
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119390                       # Number of seconds simulated
sim_ticks                                119390210820                       # Number of ticks simulated
final_tick                               684688642647                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 170871                       # Simulator instruction rate (inst/s)
host_op_rate                                   215395                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2152988                       # Simulator tick rate (ticks/s)
host_mem_usage                               67342384                       # Number of bytes of host memory used
host_seconds                                 55453.25                       # Real time elapsed on the host
sim_insts                                  9475327921                       # Number of instructions simulated
sim_ops                                   11944340464                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2186112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2108800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2125184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      3547008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2117248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3235456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1179776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3211392                       # Number of bytes read from this memory
system.physmem.bytes_read::total             19750016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      6641408                       # Number of bytes written to this memory
system.physmem.bytes_written::total           6641408                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17079                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16475                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16603                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        27711                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        16541                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        25277                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         9217                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        25089                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                154297                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           51886                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                51886                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        37524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18310647                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        42885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17663090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        39668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17800320                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43957                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     29709370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        39668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17733849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        40740                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27099843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        42885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9881681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        39668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     26898286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               165424082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        37524                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        42885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        39668                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43957                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        39668                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        40740                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        42885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        39668                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             326995                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55627743                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55627743                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55627743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        37524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18310647                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        42885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17663090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        39668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17800320                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43957                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     29709370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        39668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17733849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        40740                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27099843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        42885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9881681                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        39668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     26898286                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              221051825                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               286307461                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21806179                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19462991                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1740127                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14449011                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14204077                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310007                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52208                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230314437                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123898975                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21806179                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15514084                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27611486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5719041                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3269226                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13938153                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1708070                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    265164317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.523570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       237552831     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4201630      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133423      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4156612      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1336393      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3837886      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          608093      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          989452      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10347997      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    265164317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076164                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.432748                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228033435                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5603327                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27556627                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22153                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3948771                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2065281                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20367                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138613102                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38366                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3948771                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228293905                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3255895                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1542384                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27309954                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       813404                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138418636                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          168                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        106213                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       626501                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181436079                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627404878                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627404878                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034306                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34401747                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18574                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9386                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1868124                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24940851                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4066519                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26464                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       927520                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137708728                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128906469                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82648                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24937853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51127512                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    265164317                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486138                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.099047                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    208679911     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17765734      6.70%     85.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18891117      7.12%     92.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10980003      4.14%     96.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5676709      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1419439      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1678678      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39415      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33311      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    265164317                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215680     57.42%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         86984     23.16%     80.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        72944     19.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101098584     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012911      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22753506     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4032278      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128906469                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450238                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375608                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002914                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    523435510                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162665554                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125626651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129282077                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       101742                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5102785                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          340                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100574                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3948771                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2290284                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       100905                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137727465                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18318                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24940851                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4066519                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9383                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45674                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2132                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          340                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172157                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       672313                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1844470                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127277557                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22434767                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1628911                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   96                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26466843                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19336911                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4032076                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444549                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125654822                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125626651                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76005666                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165653167                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.438782                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458824                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615979                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25116570                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1729264                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    261215546                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431123                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.301352                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    219255138     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16500803      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10571266      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3352106      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5533568      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1079951      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       685630      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       628153      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3608931      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    261215546                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615979                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267929                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436174                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3608931                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           395338787                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279417073                       # The number of ROB writes
system.switch_cpus0.timesIdled                5126988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21143144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615979                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.863075                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.863075                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.349275                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.349275                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591556245                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163707788                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147166968                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus1.numCycles               286307461                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23390726                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19183087                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2293332                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9621061                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9138518                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2400807                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       103029                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    223321252                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132958629                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23390726                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11539325                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29250692                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6512022                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6832567                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13757847                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2275694                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    263587791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.968388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       234337099     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3172273      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3677629      1.40%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2015263      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2316264      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1273865      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          868596      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2264065      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13662737      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    263587791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081698                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464391                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       221509214                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8678511                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29006208                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       231933                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4161921                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3795645                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        21359                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     162311396                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       105099                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4161921                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       221863369                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3167096                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4521779                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28898676                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       974946                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     162215225                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          273                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        247432                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       455907                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    225464943                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    755311573                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    755311573                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    192549807                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32915091                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42299                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23517                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2605201                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15478120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8432749                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       221848                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1868686                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161981915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        42381                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        153089339                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       210971                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20225215                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46745852                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4564                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    263587791                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580791                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270253                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    199091957     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25934721      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13938069      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9652136      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8437083      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4312093      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1044421      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       671739      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       505572      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    263587791                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          40221     12.17%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        141749     42.88%     55.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148605     44.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128152035     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2395559      1.56%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18751      0.01%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14149453      9.24%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8373541      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     153089339                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534703                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             330575                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002159                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    570308011                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182250969                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    150548380                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153419914                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       384790                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2720976                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          922                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1460                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       179766                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         9377                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4161921                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2604510                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       165499                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    162024425                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61719                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15478120                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8432749                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23493                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        117519                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1460                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1330809                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1285555                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2616364                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150828441                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13286702                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2260894                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  129                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21658435                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21105154                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8371733                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526806                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             150550670                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            150548380                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89481739                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        234384044                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525828                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381774                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    113069711                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    138722480                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23303329                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37817                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2306442                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    259425870                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534729                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.353870                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    202761789     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26276722     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11009431      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6616251      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4582449      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2960064      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1534310      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1236665      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2448189      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    259425870                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    113069711                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     138722480                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21010124                       # Number of memory references committed
system.switch_cpus1.commit.loads             12757141                       # Number of loads committed
system.switch_cpus1.commit.membars              18868                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19854773                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        125062580                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2822303                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2448189                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           419002736                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          328213647                       # The number of ROB writes
system.switch_cpus1.timesIdled                3420943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22719670                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          113069711                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            138722480                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    113069711                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.532132                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.532132                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.394924                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.394924                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       680380407                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      208957692                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      151474821                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37782                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus2.numCycles               286307461                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23405417                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19193219                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2293317                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9582460                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9132054                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2397575                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       101792                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    223253655                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             133057424                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23405417                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11529629                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29267162                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6528781                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6849555                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13756760                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2276057                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    263570451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.617370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.969518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       234303289     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3173985      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3675713      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2013506      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2315709      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1272897      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          864144      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2267346      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13683862      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    263570451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081749                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464736                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       221436990                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8700846                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29021441                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       232398                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4178772                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3800558                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        21308                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     162460999                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts       105210                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4178772                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       221792516                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3105073                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4597547                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28912799                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       983740                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     162362290                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          275                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        252251                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       458688                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    225640302                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    755997487                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    755997487                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    192494727                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33145567                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42185                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23408                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2627773                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15502178                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8440121                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       222730                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1868967                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         162115528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        42241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        153130801                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       213780                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20396888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47249688                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4436                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    263570451                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580986                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270444                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    199066425     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25930955      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13936488      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9657254      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8442875      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4315959      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1045029      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       670089      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       505377      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    263570451                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          39656     11.87%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        145731     43.62%     55.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       148732     44.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128183968     83.71%     83.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2395392      1.56%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18746      0.01%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14152377      9.24%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8380318      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     153130801                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534847                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             334119                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002182                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    570379952                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182556120                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    150576149                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153464920                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       385933                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2748643                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          991                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1465                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       189476                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         9374                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4178772                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2543661                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       165365                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    162157901                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62315                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15502178                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8440121                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23356                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        115577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1465                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1325507                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1292321                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2617828                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    150862569                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13286479                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2268232                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21664607                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21108461                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8378128                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526925                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             150578331                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            150576149                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89493025                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        234502647                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525925                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381629                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    113037421                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    138682927                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23476351                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        37805                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2306445                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    259391679                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534647                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.353944                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    202747835     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     26269227     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11008196      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      6606419      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4582148      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2953128      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1539466      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1235057      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2450203      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    259391679                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    113037421                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     138682927                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21004180                       # Number of memory references committed
system.switch_cpus2.commit.loads             12753535                       # Number of loads committed
system.switch_cpus2.commit.membars              18862                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19849148                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        125026905                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2821504                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2450203                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           419100000                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          328497417                       # The number of ROB writes
system.switch_cpus2.timesIdled                3421686                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               22737010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          113037421                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            138682927                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    113037421                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.532856                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.532856                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.394811                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.394811                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       680474832                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      208989552                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      151574084                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         37770                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  30                       # Number of system calls
system.switch_cpus3.numCycles               286307461                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22318418                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20136871                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1174267                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8787488                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7996426                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1237327                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        52242                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    236822842                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             140463741                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22318418                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9233753                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27785133                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        3667891                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5348993                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13596524                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1180787                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    272421145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.932829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       244636012     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          993666      0.36%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2030820      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          850157      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         4623128      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         4108746      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          804750      0.30%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1662895      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12710971      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    272421145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077953                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.490605                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       235548005                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6637886                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27684111                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        87421                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2463717                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1960686                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          461                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     164723714                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2462                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2463717                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       235782998                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4691354                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1204800                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27549166                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       729105                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     164638643                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          120                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        309635                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       265214                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         4473                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    193282889                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    775533140                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    775533140                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171643264                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        21639607                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        19115                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         9642                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1848597                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     38872142                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     19669460                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       179420                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       949798                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         164320048                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        19175                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        158120245                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        79997                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     12482512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     29755330                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    272421145                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580426                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.377995                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    216272995     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16785096      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13808677      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5963226      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7560616      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7335236      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      4162407      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       328105      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       204787      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    272421145                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         399943     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3123851     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        90403      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     99183712     62.73%     62.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1379688      0.87%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         9470      0.01%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     37921313     23.98%     87.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     19626062     12.41%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     158120245                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.552274                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            3614197                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022857                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    592355827                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    176825790                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    156776974                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     161734442                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       285898                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1480777                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          649                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         4067                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       118471                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        14008                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2463717                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        4282292                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       203516                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    164339315                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1595                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     38872142                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     19669460                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9645                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        139200                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           95                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         4067                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       688366                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       688064                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1376430                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    157014038                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     37793938                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1106205                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   92                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            57418188                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20571560                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          19624250                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548411                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             156781836                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            156776974                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         84663955                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        166758377                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.547583                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507704                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    127405002                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    149723041                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     14631752                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        19090                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1200303                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    269957428                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.554617                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378354                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    215695794     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19774778      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9286244      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      9190586      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2498803      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     10700824      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       797970      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       582567      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1429862      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    269957428                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    127405002                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     149723041                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              56942354                       # Number of memory references committed
system.switch_cpus3.commit.loads             37391365                       # Number of loads committed
system.switch_cpus3.commit.membars               9530                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19771170                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        133140327                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1450218                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1429862                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           432881969                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          331173600                       # The number of ROB writes
system.switch_cpus3.timesIdled                5201149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               13886316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          127405002                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            149723041                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    127405002                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.247223                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.247223                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.444994                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.444994                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       776299324                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182053166                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      196202875                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         19060                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus4.numCycles               286307461                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        23398518                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19186302                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2290899                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      9627337                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         9142680                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2400652                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect       102415                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    223298496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             133005013                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           23398518                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     11543332                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             29258301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        6507515                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       6839813                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         13755530                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2273328                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    263577802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.968730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       234319501     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3173529      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3673852      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2017318      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2316212      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1274804      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          871689      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2264978      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        13665919      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    263577802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081725                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464553                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       221485951                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      8686353                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         29013578                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       232026                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       4159890                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3800168                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        21302                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     162365434                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts       105226                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       4159890                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       221840888                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        3150096                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4546416                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         28905216                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       975292                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     162266667                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          230                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        246413                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       456709                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    225519679                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    755545056                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    755545056                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    192598849                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        32920830                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        42361                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        23573                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2616355                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     15477781                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      8439923                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       223063                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1876964                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         162028105                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        42433                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        153130232                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       212017                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     20234392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     46787097                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4608                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    263577802                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580968                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270369                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    199066584     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     25936858      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13938824      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9664747      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8436320      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      4312878      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1044713      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       671487      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       505391      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    263577802                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          40258     12.21%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        141078     42.78%     54.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       148409     45.01%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    128180430     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2395380      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        18756      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     14155597      9.24%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      8380069      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     153130232                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.534845                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             329745                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002153                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    570380028                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    182306356                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    150588455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     153459977                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       385294                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2717401                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          935                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1428                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       184867                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         9380                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       4159890                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2586053                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       165008                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    162070673                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        62748                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     15477781                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      8439923                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        23539                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        117709                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1428                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1328760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1283851                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2612611                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    150873196                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     13292368                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2257036                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  135                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            21670270                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        21112518                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           8377902                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.526962                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             150590812                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            150588455                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         89496260                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        234430594                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.525968                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381760                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    113098413                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    138757768                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     23314376                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        37825                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2304098                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    259417912                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534881                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.354039                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    202740331     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     26280464     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     11014062      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      6620015      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4581326      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2962515      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1533172      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1235992      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2450035      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    259417912                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    113098413                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     138757768                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              21015436                       # Number of memory references committed
system.switch_cpus4.commit.loads             12760380                       # Number of loads committed
system.switch_cpus4.commit.membars              18872                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19859863                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        125094373                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2823027                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2450035                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           419039267                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          328304261                       # The number of ROB writes
system.switch_cpus4.timesIdled                3418331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               22729659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          113098413                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            138757768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    113098413                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.531490                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.531490                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395024                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395024                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       680567645                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      209004830                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      151527677                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         37790                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus5.numCycles               286307461                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        23289784                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     19043203                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2271807                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9859602                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         9213673                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2398751                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect       101453                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    226147174                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             132064232                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           23289784                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     11612424                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27694418                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6568255                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3903261                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         13900838                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2290285                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    261991391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.966919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       234296973     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1503061      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2374025      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3767450      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1577597      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1769947      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1859354      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1218295      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13624689      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    261991391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081345                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.461267                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       224126081                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5940966                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27607804                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        70510                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       4246028                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3822229                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          488                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     161295577                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3204                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       4246028                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       224452106                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1911370                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      3086665                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         27356536                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       938684                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     161206857                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        21229                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        277695                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       353272                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        32828                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    223800338                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    749909208                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    749909208                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    191402512                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        32397818                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        41120                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        22617                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2862560                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     15371819                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      8261612                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       249586                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1872873                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         160993023                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        41241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        152496911                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       187057                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     20220775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     44805414                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3919                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    261991391                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582068                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273638                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    197678915     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     25812830      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     14125960      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9618905      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8991512      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2597697      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2009411      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       684841      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       471320      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    261991391                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          35589     12.53%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        109791     38.65%     51.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       138705     48.83%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    127749712     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2408038      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        18502      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     14097980      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      8222679      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     152496911                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.532633                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             284085                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001863                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    567456347                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    181256720                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    150061795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     152780996                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       461330                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2740519                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          375                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1711                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       232367                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         9511                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       4246028                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1302771                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       137274                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    161034419                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        57018                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     15371819                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      8261612                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        22597                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        101388                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1711                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1329603                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1292229                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2621832                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    150341696                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     13263907                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2155207                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  155                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            21484631                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        21161939                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           8220724                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525106                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             150062917                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            150061795                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         87742115                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        229186282                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524128                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382842                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    112425432                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    137802753                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     23231872                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        37322                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2320103                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    257745363                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534647                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.388260                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    201798695     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     27094404     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     10548074      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5685110      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4259007      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2374769      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1462900      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1309634      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3212770      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    257745363                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    112425432                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     137802753                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20660536                       # Number of memory references committed
system.switch_cpus5.commit.loads             12631300                       # Number of loads committed
system.switch_cpus5.commit.membars              18620                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          19780558                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        124170529                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2799103                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3212770                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           415566464                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          326315537                       # The number of ROB writes
system.switch_cpus5.timesIdled                3640511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               24316070                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          112425432                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            137802753                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    112425432                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.546643                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.546643                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392674                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392674                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       677992550                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      208017304                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      150443340                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         37288                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  63                       # Number of system calls
system.switch_cpus6.numCycles               286307461                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        25997790                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     21646581                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2364193                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9991175                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9524390                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2795051                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect       110107                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    226307023                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             142676936                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           25997790                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     12319441                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             29738198                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6568533                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       7299726                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         14052018                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2259343                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    267527737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.655255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.030605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       237789539     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1826193      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2303835      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3661282      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1529122      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1972797      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         2303664      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1051795      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        15089510      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    267527737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090804                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498335                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       224974880                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      8760720                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         29594706                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        15440                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4181986                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3956169                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          805                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     174349837                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3900                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4181986                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       225205768                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         732809                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      7384040                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         29379464                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       643660                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     173271029                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         92469                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       449040                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    241990608                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    805756226                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    805756226                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    202655044                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        39335552                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        42135                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        22058                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2258252                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     16206090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8491141                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        99644                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1980047                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         169185731                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        42288                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        162392731                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       160769                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     20395524                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     41351006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1792                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    267527737                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.607013                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327546                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    198698357     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     31372003     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12893537      4.82%     90.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      7184051      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      9716789      3.63%     97.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2999694      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2951508      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1587557      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       124241      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    267527737                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu        1119435     79.23%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             1      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        149297     10.57%     89.80% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       144134     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    136793438     84.24%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2224579      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        20076      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     14890537      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8464101      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     162392731                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.567197                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1412867                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008700                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    593886835                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    189624439                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    158175189                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     163805598                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       122028                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      3018725                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          901                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       117087                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           83                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4181986                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         556044                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        69892                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    169228024                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       133471                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     16206090                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8491141                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        22059                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         60733                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           66                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          901                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1402766                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1324074                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2726840                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    159567703                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     14649718                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2825028                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            23113194                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        22560617                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8463476                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.557330                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             158175593                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            158175189                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         94781638                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        254494445                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.552466                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372431                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    117926342                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    145309627                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     23919055                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        40496                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2384237                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    263345751                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.551783                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.372426                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    201859447     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     31156038     11.83%     88.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     11306620      4.29%     92.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5648056      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      5148599      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2168610      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      2142859      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1022595      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2892927      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    263345751                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    117926342                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     145309627                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              21561419                       # Number of memory references committed
system.switch_cpus6.commit.loads             13187365                       # Number of loads committed
system.switch_cpus6.commit.membars              20202                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          21056325                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        130826421                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2998229                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2892927                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           429680687                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          342639404                       # The number of ROB writes
system.switch_cpus6.timesIdled                3429665                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               18779724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          117926342                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            145309627                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    117926342                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.427850                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.427850                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.411887                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.411887                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       718057539                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      220985470                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      161320899                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         40462                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus7.numCycles               286307461                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        23278707                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19034240                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2273091                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9820998                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         9204939                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2397381                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       101502                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    226162363                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             132025631                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           23278707                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11602320                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             27678066                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6574880                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       3894629                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         13901769                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2291583                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    261986955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.966864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       234308889     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1496917      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2366270      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3766752      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1574524      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1770435      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1858291      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1225963      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13618914      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    261986955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081307                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461132                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       224139599                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5933660                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         27592128                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        70174                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       4251392                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3820194                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          484                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     161266146                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         3195                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       4251392                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       224460587                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1906557                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3082202                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         27345595                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       940620                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     161182284                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        21455                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        277113                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       353919                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        33408                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    223760483                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    749791360                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    749791360                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    191349846                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        32410637                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        41079                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        22580                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2867214                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     15374613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      8259353                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       249529                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1873048                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         160984939                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        41203                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        152478251                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       187144                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     20247842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     44865128                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3893                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    261986955                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582007                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273694                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    197689558     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     25808317      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     14116202      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9611633      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8997415      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2598339      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2008710      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       685232      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       471549      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    261986955                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          35549     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        110121     38.73%     51.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       138672     48.77%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    127737842     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2407021      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        18497      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     14094435      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      8220456      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     152478251                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532568                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             284342                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001865                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    567414943                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    181275642                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    150042120                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     152762593                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       461491                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2746782                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          325                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1689                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       232297                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         9520                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       4251392                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1304549                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       137757                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    161026298                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        10061                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     15374613                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      8259353                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        22567                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        101725                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           36                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1689                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1330682                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1292632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2623314                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    150321149                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13258657                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2157102                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  156                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21477182                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        21152986                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           8218525                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525034                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             150043308                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            150042120                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         87721529                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        229178497                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524059                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382765                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    112394455                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    137764874                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     23261648                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        37310                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2321388                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    257735563                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534520                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.388197                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    201806531     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     27085665     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10548076      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5677821      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4259420      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2372331      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1463638      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1308217      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      3213864      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    257735563                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    112394455                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     137764874                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              20654887                       # Number of memory references committed
system.switch_cpus7.commit.loads             12627831                       # Number of loads committed
system.switch_cpus7.commit.membars              18614                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19775134                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        124136395                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2798340                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      3213864                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           415547467                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          326304672                       # The number of ROB writes
system.switch_cpus7.timesIdled                3641805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               24320506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          112394455                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            137764874                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    112394455                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.547345                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.547345                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392566                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392566                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       677903450                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      207988163                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      150399017                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         37276                       # number of misc regfile writes
system.l2.replacements                         154316                       # number of replacements
system.l2.tagsinuse                      32764.490962                       # Cycle average of tags in use
system.l2.total_refs                          2438551                       # Total number of references to valid blocks.
system.l2.sampled_refs                         187080                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.034803                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           218.197846                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.703988                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2781.635141                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.941028                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2775.974359                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.664736                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2780.838529                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.401624                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   4655.972844                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      5.866465                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2771.568860                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      7.076792                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3366.003460                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      6.865636                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1547.566603                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      7.344595                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   3340.916298                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1012.801944                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1097.690905                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1063.891717                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1222.369748                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1097.230817                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1114.463909                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data            717.439264                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1145.063855                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006659                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000205                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.084889                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000212                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.084716                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000203                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.084864                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000226                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.142089                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000179                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.084582                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000216                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.102722                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000210                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.047228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000224                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.101957                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.030908                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.033499                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.032467                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.037304                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.033485                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.034011                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.021895                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.034945                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999893                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        45281                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        46768                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        46597                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        63788                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        46664                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        56676                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        32224                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        56888                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  394896                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           145891                       # number of Writeback hits
system.l2.Writeback_hits::total                145891                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           82                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1243                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        45363                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        46942                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        46771                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        63878                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        46838                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        56829                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        32468                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        57040                       # number of demand (read+write) hits
system.l2.demand_hits::total                   396139                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        45363                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        46942                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        46771                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        63878                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        46838                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        56829                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        32468                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        57040                       # number of overall hits
system.l2.overall_hits::total                  396139                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        17079                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16475                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        16603                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        27711                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        16539                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        25277                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         9199                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        25089                       # number of ReadReq misses
system.l2.ReadReq_misses::total                154277                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        17079                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16475                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        16603                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        27711                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        16541                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        25277                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9217                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        25089                       # number of demand (read+write) misses
system.l2.demand_misses::total                 154297                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        17079                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16475                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        16603                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        27711                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        16541                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        25277                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9217                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        25089                       # number of overall misses
system.l2.overall_misses::total                154297                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5523722                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2856185558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6573126                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2796709512                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5940485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2816369138                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6685364                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   4620117816                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6201968                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2809162521                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5912225                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   4250966692                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6303645                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1555685574                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6060136                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   4223609738                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     25978007220                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       314135                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data      2914581                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3228716                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5523722                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2856185558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6573126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2796709512                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5940485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2816369138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6685364                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   4620117816                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6201968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2809476656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5912225                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   4250966692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6303645                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1558600155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6060136                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   4223609738                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25981235936                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5523722                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2856185558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6573126                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2796709512                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5940485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2816369138                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6685364                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   4620117816                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6201968                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2809476656                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5912225                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   4250966692                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6303645                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1558600155                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6060136                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   4223609738                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25981235936                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        62360                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        63243                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        63200                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        91499                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        63203                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        81953                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        41423                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        81977                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              549173                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       145891                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            145891                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           82                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1263                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        62442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        63417                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        63374                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        91589                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        63379                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        82106                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        41685                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        82129                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               550436                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        62442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        63417                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        63374                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        91589                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        63379                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        82106                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        41685                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        82129                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              550436                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.273877                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.260503                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.262706                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.302856                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.261681                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.308433                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.222075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.306049                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.280926                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.011364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.068702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.015835                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.273518                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.259788                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.261984                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.302558                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.260985                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.307858                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.221111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.305483                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.280318                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.273518                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.259788                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.261984                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.302558                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.260985                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.307858                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.221111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.305483                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.280318                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 157820.628571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167233.770010                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 164328.150000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 169754.750349                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 160553.648649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 169630.135397                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 163057.658537                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 166725.048392                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 167620.756757                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 169850.808453                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 155584.868421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 168175.285516                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 157591.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 169114.640070                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 163787.459459                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 168345.081032                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 168385.483384                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 157067.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 161921.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 161435.800000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 157820.628571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167233.770010                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 164328.150000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 169754.750349                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 160553.648649                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 169630.135397                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 163057.658537                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 166725.048392                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 167620.756757                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 169849.262802                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 155584.868421                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 168175.285516                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 157591.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 169100.591841                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 163787.459459                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 168345.081032                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168384.582565                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 157820.628571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167233.770010                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 164328.150000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 169754.750349                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 160553.648649                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 169630.135397                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 163057.658537                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 166725.048392                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 167620.756757                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 169849.262802                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 155584.868421                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 168175.285516                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 157591.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 169100.591841                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 163787.459459                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 168345.081032                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168384.582565                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                51886                       # number of writebacks
system.l2.writebacks::total                     51886                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        17079                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16475                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        16603                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        27711                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        16539                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        25277                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         9199                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        25089                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           154277                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        17079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        16603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        27711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        16541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        25277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         9217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        25089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            154297                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        17079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        16603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        27711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        16541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        25277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         9217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        25089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           154297                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3486447                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1861005957                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      4246265                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1837094120                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3785403                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1849322836                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      4292501                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   3006660365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      4046920                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1845740999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3703692                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2778762220                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3974817                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1019973208                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3904385                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2762342851                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  16992342986                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       197622                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data      1867640                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2065262                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3486447                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1861005957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      4246265                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1837094120                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3785403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1849322836                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      4292501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   3006660365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      4046920                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1845938621                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3703692                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2778762220                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3974817                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1021840848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3904385                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2762342851                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16994408248                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3486447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1861005957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      4246265                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1837094120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3785403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1849322836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      4292501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   3006660365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      4046920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1845938621                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3703692                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2778762220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3974817                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1021840848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3904385                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2762342851                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16994408248                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.273877                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260503                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.262706                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.302856                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.261681                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.308433                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.222075                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.306049                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.280926                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.011364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.068702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.015835                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.273518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.259788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.261984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.302558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.260985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.307858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.221111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.305483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.280318                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.273518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.259788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.261984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.302558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.260985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.307858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.221111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.305483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.280318                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99612.771429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 108964.573863                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 106156.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111507.989074                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 102308.189189                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111384.860326                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 104695.146341                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 108500.608603                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 109376.216216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 111599.310660                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 97465.578947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 109932.437394                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 99370.425000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 110878.705077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 105523.918919                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 110101.751804                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 110141.777361                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data        98811                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 103757.777778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103263.100000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 99612.771429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108964.573863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 106156.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 111507.989074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 102308.189189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 111384.860326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 104695.146341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 108500.608603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 109376.216216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 111597.764404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 97465.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 109932.437394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 99370.425000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 110864.798524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 105523.918919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 110101.751804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110140.885746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 99612.771429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108964.573863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 106156.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 111507.989074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 102308.189189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 111384.860326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 104695.146341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 108500.608603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 109376.216216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 111597.764404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 97465.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 109932.437394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 99370.425000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 110864.798524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 105523.918919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 110101.751804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110140.885746                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               559.638069                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013970377                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1801013.103020                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.532473                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.105597                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.055341                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841515                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.896856                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13938108                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13938108                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13938108                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13938108                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13938108                       # number of overall hits
system.cpu0.icache.overall_hits::total       13938108                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.cpu0.icache.overall_misses::total           45                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7124028                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7124028                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7124028                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7124028                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7124028                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7124028                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13938153                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13938153                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13938153                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13938153                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13938153                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13938153                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158311.733333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158311.733333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158311.733333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158311.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158311.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158311.733333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5939182                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5939182                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5939182                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5939182                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5939182                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5939182                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 164977.277778                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 164977.277778                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 164977.277778                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 164977.277778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 164977.277778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 164977.277778                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62442                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243199296                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62698                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3878.900380                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.065484                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.934516                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.781506                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.218494                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20489889                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20489889                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946828                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946828                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9309                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9309                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24436717                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24436717                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24436717                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24436717                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       211499                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       211499                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          395                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          395                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       211894                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        211894                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       211894                       # number of overall misses
system.cpu0.dcache.overall_misses::total       211894                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22913347837                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22913347837                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     34575590                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     34575590                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22947923427                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22947923427                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22947923427                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22947923427                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20701388                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20701388                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24648611                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24648611                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24648611                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24648611                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010217                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010217                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000100                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008597                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008597                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008597                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008597                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108337.854255                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108337.854255                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87533.139241                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87533.139241                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108299.071361                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108299.071361                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108299.071361                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108299.071361                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8209                       # number of writebacks
system.cpu0.dcache.writebacks::total             8209                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       149139                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       149139                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          313                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          313                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       149452                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       149452                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       149452                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       149452                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62360                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62360                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           82                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           82                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62442                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62442                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62442                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62442                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6022504023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6022504023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5439080                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5439080                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6027943103                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6027943103                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6027943103                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6027943103                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002533                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002533                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96576.395494                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96576.395494                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66330.243902                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66330.243902                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 96536.675683                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96536.675683                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 96536.675683                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96536.675683                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               521.159548                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088425625                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   523                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2081119.741874                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.095067                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   481.064481                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064255                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.770937                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.835192                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13757798                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13757798                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13757798                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13757798                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13757798                       # number of overall hits
system.cpu1.icache.overall_hits::total       13757798                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8423866                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8423866                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8423866                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8423866                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8423866                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8423866                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13757847                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13757847                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13757847                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13757847                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13757847                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13757847                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 171915.632653                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 171915.632653                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 171915.632653                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 171915.632653                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 171915.632653                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 171915.632653                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7138352                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7138352                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7138352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7138352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7138352                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7138352                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 174106.146341                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 174106.146341                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 174106.146341                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 174106.146341                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 174106.146341                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 174106.146341                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 63417                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               186300252                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 63673                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2925.890911                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.255218                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.744782                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915059                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084941                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9699379                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9699379                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8208727                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8208727                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19997                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19997                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18891                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18891                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17908106                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17908106                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17908106                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17908106                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       216291                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       216291                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3924                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3924                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       220215                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        220215                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       220215                       # number of overall misses
system.cpu1.dcache.overall_misses::total       220215                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26542986490                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26542986490                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    490413501                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    490413501                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27033399991                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27033399991                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27033399991                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27033399991                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9915670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9915670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8212651                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8212651                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18891                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18891                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18128321                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18128321                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18128321                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18128321                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021813                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021813                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000478                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000478                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012148                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012148                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012148                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012148                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 122718.867128                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 122718.867128                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 124977.956422                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 124977.956422                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 122759.121726                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 122759.121726                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 122759.121726                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 122759.121726                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25455                       # number of writebacks
system.cpu1.dcache.writebacks::total            25455                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       153048                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       153048                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3750                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3750                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       156798                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       156798                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       156798                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       156798                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        63243                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        63243                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          174                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        63417                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        63417                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        63417                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        63417                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6069329164                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6069329164                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     11528920                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     11528920                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6080858084                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6080858084                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6080858084                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6080858084                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006378                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006378                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003498                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003498                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003498                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003498                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95968.394352                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95968.394352                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66258.160920                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66258.160920                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95886.877083                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95886.877083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95886.877083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95886.877083                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               519.078773                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1088424540                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2093124.115385                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.078773                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059421                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.831857                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13756713                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13756713                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13756713                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13756713                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13756713                       # number of overall hits
system.cpu2.icache.overall_hits::total       13756713                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           47                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.cpu2.icache.overall_misses::total           47                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7607954                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7607954                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7607954                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7607954                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7607954                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7607954                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13756760                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13756760                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13756760                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13756760                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13756760                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13756760                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 161871.361702                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 161871.361702                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 161871.361702                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 161871.361702                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 161871.361702                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 161871.361702                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6439917                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6439917                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6439917                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6439917                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6439917                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6439917                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 169471.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 169471.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 169471.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 169471.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 169471.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 169471.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 63374                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               186298126                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 63630                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2927.834763                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.254528                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.745472                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915057                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084943                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9699659                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9699659                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8206403                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8206403                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19921                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19921                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18885                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18885                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17906062                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17906062                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17906062                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17906062                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       215514                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       215514                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3921                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3921                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       219435                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        219435                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       219435                       # number of overall misses
system.cpu2.dcache.overall_misses::total       219435                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  26407851061                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  26407851061                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    493638540                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    493638540                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  26901489601                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  26901489601                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  26901489601                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  26901489601                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9915173                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9915173                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8210324                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8210324                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18885                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18885                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18125497                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18125497                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18125497                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18125497                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021736                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021736                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000478                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000478                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012106                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012106                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012106                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012106                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 122534.271838                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 122534.271838                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 125896.082632                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 125896.082632                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 122594.342748                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 122594.342748                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 122594.342748                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 122594.342748                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25104                       # number of writebacks
system.cpu2.dcache.writebacks::total            25104                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       152314                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       152314                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3747                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3747                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       156061                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       156061                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       156061                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       156061                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        63200                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        63200                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          174                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        63374                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        63374                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        63374                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        63374                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6079033033                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6079033033                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     11401324                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     11401324                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6090434357                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6090434357                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6090434357                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6090434357                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003496                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003496                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003496                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003496                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96187.231535                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96187.231535                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65524.850575                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65524.850575                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96103.044734                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96103.044734                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96103.044734                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96103.044734                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               581.416563                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1121123787                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1916450.917949                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.391327                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.025236                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.064730                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.867028                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.931757                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13596469                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13596469                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13596469                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13596469                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13596469                       # number of overall hits
system.cpu3.icache.overall_hits::total       13596469                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      9164682                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9164682                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      9164682                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9164682                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      9164682                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9164682                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13596524                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13596524                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13596524                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13596524                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13596524                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13596524                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 166630.581818                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 166630.581818                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 166630.581818                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 166630.581818                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 166630.581818                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 166630.581818                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7228511                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7228511                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7228511                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7228511                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7228511                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7228511                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 172107.404762                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 172107.404762                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 172107.404762                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 172107.404762                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 172107.404762                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 172107.404762                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 91589                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               490426905                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 91845                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5339.723502                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.916178                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.083822                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.437173                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.562827                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     35671086                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       35671086                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     19531347                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      19531347                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         9536                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         9536                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         9530                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         9530                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     55202433                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        55202433                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     55202433                       # number of overall hits
system.cpu3.dcache.overall_hits::total       55202433                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       319918                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       319918                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          299                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          299                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       320217                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        320217                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       320217                       # number of overall misses
system.cpu3.dcache.overall_misses::total       320217                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  35894802084                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  35894802084                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     25996273                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     25996273                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  35920798357                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  35920798357                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  35920798357                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  35920798357                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     35991004                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35991004                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     19531646                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     19531646                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         9536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         9530                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         9530                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     55522650                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     55522650                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     55522650                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     55522650                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008889                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008889                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005767                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005767                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005767                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005767                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112200.007764                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112200.007764                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86944.056856                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86944.056856                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 112176.425227                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112176.425227                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 112176.425227                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112176.425227                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24871                       # number of writebacks
system.cpu3.dcache.writebacks::total            24871                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       228419                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       228419                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          209                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          209                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       228628                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       228628                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       228628                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       228628                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        91499                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        91499                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           90                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        91589                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        91589                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        91589                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        91589                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9304270596                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9304270596                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      6253791                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      6253791                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9310524387                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9310524387                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9310524387                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9310524387                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001650                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001650                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001650                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001650                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 101687.128777                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101687.128777                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69486.566667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69486.566667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 101655.486871                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101655.486871                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 101655.486871                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101655.486871                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               518.670879                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1088423310                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2093121.750000                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    36.670879                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.058767                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.831203                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13755483                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13755483                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13755483                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13755483                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13755483                       # number of overall hits
system.cpu4.icache.overall_hits::total       13755483                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total           47                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7704366                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7704366                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7704366                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7704366                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7704366                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7704366                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13755530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13755530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13755530                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13755530                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13755530                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13755530                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000003                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000003                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 163922.680851                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 163922.680851                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 163922.680851                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 163922.680851                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 163922.680851                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 163922.680851                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6720384                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6720384                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6720384                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6720384                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6720384                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6720384                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 176852.210526                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 176852.210526                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 176852.210526                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 176852.210526                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 176852.210526                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 176852.210526                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 63379                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               186306946                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 63635                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2927.743317                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   234.253734                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    21.746266                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.915054                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.084946                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9703976                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9703976                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      8210795                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       8210795                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        20022                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        20022                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        18895                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        18895                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17914771                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17914771                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17914771                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17914771                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       216050                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       216050                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         3920                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3920                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       219970                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        219970                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       219970                       # number of overall misses
system.cpu4.dcache.overall_misses::total       219970                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  26528390621                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  26528390621                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    492774608                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    492774608                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  27021165229                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  27021165229                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  27021165229                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  27021165229                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9920026                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9920026                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      8214715                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      8214715                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        20022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        20022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        18895                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        18895                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     18134741                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     18134741                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     18134741                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     18134741                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021779                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021779                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000477                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000477                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012130                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012130                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012130                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012130                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 122788.200051                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 122788.200051                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 125707.808163                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 125707.808163                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 122840.229254                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 122840.229254                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 122840.229254                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 122840.229254                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       111409                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets       111409                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        25324                       # number of writebacks
system.cpu4.dcache.writebacks::total            25324                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       152847                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       152847                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         3744                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         3744                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       156591                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       156591                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       156591                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       156591                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        63203                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        63203                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          176                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          176                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        63379                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        63379                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        63379                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        63379                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   6075097040                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   6075097040                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     11751861                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     11751861                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   6086848901                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   6086848901                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   6086848901                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   6086848901                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003495                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003495                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003495                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003495                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 96120.390488                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 96120.390488                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66771.937500                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66771.937500                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 96038.891447                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 96038.891447                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 96038.891447                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 96038.891447                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               527.628909                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1093087264                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2066327.531191                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.628909                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.060303                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.845559                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     13900787                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13900787                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     13900787                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13900787                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     13900787                       # number of overall hits
system.cpu5.icache.overall_hits::total       13900787                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8231567                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8231567                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8231567                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8231567                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8231567                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8231567                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     13900838                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13900838                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     13900838                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13900838                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     13900838                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13900838                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 161403.274510                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 161403.274510                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 161403.274510                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 161403.274510                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 161403.274510                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 161403.274510                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6454828                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6454828                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6454828                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6454828                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6454828                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6454828                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 165508.410256                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 165508.410256                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 165508.410256                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 165508.410256                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 165508.410256                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 165508.410256                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 82106                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               194795187                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 82362                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2365.109966                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.383244                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.616756                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.915560                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.084440                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9643841                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9643841                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7990640                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7990640                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        22396                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        22396                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        18644                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        18644                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17634481                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17634481                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17634481                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17634481                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       208860                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       208860                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          927                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          927                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       209787                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        209787                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       209787                       # number of overall misses
system.cpu5.dcache.overall_misses::total       209787                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  24013762082                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  24013762082                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     78527398                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     78527398                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  24092289480                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  24092289480                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  24092289480                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  24092289480                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9852701                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9852701                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7991567                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7991567                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        22396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        22396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        18644                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18644                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     17844268                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17844268                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     17844268                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     17844268                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021198                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021198                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011757                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011757                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011757                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011757                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 114975.400182                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 114975.400182                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84711.324703                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84711.324703                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 114841.670266                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 114841.670266                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 114841.670266                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 114841.670266                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        13713                       # number of writebacks
system.cpu5.dcache.writebacks::total            13713                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       126907                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       126907                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          774                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          774                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       127681                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       127681                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       127681                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       127681                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        81953                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        81953                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          153                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        82106                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        82106                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        82106                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        82106                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   8254135123                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8254135123                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     10043392                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     10043392                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   8264178515                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8264178515                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   8264178515                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8264178515                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008318                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008318                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004601                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004601                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004601                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004601                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 100717.912987                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 100717.912987                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65643.084967                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65643.084967                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 100652.552980                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 100652.552980                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 100652.552980                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 100652.552980                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               494.398376                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1090175977                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2189108.387550                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.398376                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.063138                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.792305                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     14051963                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       14051963                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     14051963                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        14051963                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     14051963                       # number of overall hits
system.cpu6.icache.overall_hits::total       14051963                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           55                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           55                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           55                       # number of overall misses
system.cpu6.icache.overall_misses::total           55                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8938627                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8938627                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8938627                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8938627                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8938627                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8938627                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     14052018                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     14052018                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     14052018                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     14052018                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     14052018                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     14052018                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 162520.490909                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 162520.490909                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 162520.490909                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 162520.490909                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 162520.490909                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 162520.490909                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           43                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           43                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6926348                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6926348                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6926348                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6926348                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6926348                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6926348                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 161077.860465                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 161077.860465                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 161077.860465                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 161077.860465                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 161077.860465                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 161077.860465                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 41685                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               177944392                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 41941                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4242.731265                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.462566                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.537434                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911963                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088037                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     11220828                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       11220828                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      8330283                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       8330283                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        21733                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        21733                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        20231                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        20231                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     19551111                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        19551111                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     19551111                       # number of overall hits
system.cpu6.dcache.overall_hits::total       19551111                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       106959                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       106959                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         2627                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2627                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       109586                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        109586                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       109586                       # number of overall misses
system.cpu6.dcache.overall_misses::total       109586                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  10745553661                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  10745553661                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    187425495                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    187425495                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  10932979156                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  10932979156                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  10932979156                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  10932979156                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     11327787                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     11327787                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      8332910                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      8332910                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        21733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        21733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        20231                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        20231                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     19660697                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     19660697                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     19660697                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     19660697                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009442                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009442                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000315                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000315                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005574                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005574                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005574                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005574                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 100464.230789                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 100464.230789                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 71345.829844                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 71345.829844                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 99766.203311                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 99766.203311                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 99766.203311                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 99766.203311                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       435815                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 48423.888889                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         9366                       # number of writebacks
system.cpu6.dcache.writebacks::total             9366                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        65536                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        65536                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         2365                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         2365                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        67901                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        67901                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        67901                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        67901                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        41423                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        41423                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          262                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          262                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        41685                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        41685                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        41685                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        41685                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   3767658789                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   3767658789                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     21149027                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     21149027                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   3788807816                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   3788807816                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   3788807816                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   3788807816                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003657                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003657                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002120                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002120                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 90955.719986                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 90955.719986                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 80721.477099                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 80721.477099                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 90891.395370                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 90891.395370                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 90891.395370                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 90891.395370                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               527.171736                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1093088197                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2070242.797348                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.171736                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059570                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.844826                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13901720                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13901720                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13901720                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13901720                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13901720                       # number of overall hits
system.cpu7.icache.overall_hits::total       13901720                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8196431                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8196431                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8196431                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8196431                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8196431                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8196431                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13901769                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13901769                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13901769                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13901769                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13901769                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13901769                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 167274.102041                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 167274.102041                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 167274.102041                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 167274.102041                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 167274.102041                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 167274.102041                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6483250                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6483250                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6483250                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6483250                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6483250                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6483250                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 170611.842105                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 170611.842105                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 170611.842105                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 170611.842105                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 170611.842105                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 170611.842105                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 82129                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               194788161                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 82385                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2364.364399                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.380905                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.619095                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.915550                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.084450                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9639017                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9639017                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7988479                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7988479                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        22361                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        22361                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        18638                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        18638                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17627496                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17627496                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17627496                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17627496                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       209116                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       209116                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          919                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          919                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       210035                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        210035                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       210035                       # number of overall misses
system.cpu7.dcache.overall_misses::total       210035                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  24048522797                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  24048522797                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     77728139                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     77728139                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  24126250936                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  24126250936                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  24126250936                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  24126250936                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9848133                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9848133                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7989398                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7989398                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        22361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        22361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18638                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18638                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     17837531                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     17837531                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     17837531                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     17837531                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021234                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021234                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011775                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011775                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011775                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011775                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 115000.874142                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 115000.874142                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84579.041349                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84579.041349                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 114867.764592                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 114867.764592                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 114867.764592                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 114867.764592                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        13849                       # number of writebacks
system.cpu7.dcache.writebacks::total            13849                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       127139                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       127139                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          767                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          767                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       127906                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       127906                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       127906                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       127906                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        81977                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        81977                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          152                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        82129                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        82129                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        82129                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        82129                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   8238251328                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   8238251328                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10003077                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10003077                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   8248254405                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   8248254405                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   8248254405                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   8248254405                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008324                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008324                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004604                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004604                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004604                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004604                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 100494.667138                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 100494.667138                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65809.717105                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65809.717105                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 100430.474071                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 100430.474071                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 100430.474071                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 100430.474071                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
