#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Apr  9 20:53:16 2025
# Process ID         : 2564
# Current directory  : C:/Vivado/banco_de_registros
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent1740 C:\Vivado\banco_de_registros\banco_de_registros.xpr
# Log file           : C:/Vivado/banco_de_registros/vivado.log
# Journal file       : C:/Vivado/banco_de_registros\vivado.jou
# Running On         : Quillo-Thinkpad
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i7-8550U CPU @ 1.80GHz
# CPU Frequency      : 1992 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8438 MB
# Swap memory        : 4422 MB
# Total Virtual      : 12860 MB
# Available Virtual  : 2687 MB
#-----------------------------------------------------------
start_gui
open_project C:/Vivado/banco_de_registros/banco_de_registros.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Vivado/banco_de_registros/banco_de_registros.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.051 ; gain = 22.512
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/imports/new/bancoderegistros1_tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/imports/new/bancoderegistros1_tb.sv
file delete -force C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/imports/new/bancoderegistros1_tb.sv
update_compile_order -fileset sim_1
update_files -from_files C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros1_tb.sv -to_files C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/imports/new/bancoderegistros_tb.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/imports/new/bancoderegistros_tb.sv' with file 'C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros1_tb.sv'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros1_tb.sv' to 'C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/imports/new/bancoderegistros1_tb.sv'.
export_ip_user_files -of_objects  [get_files C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv
file delete -force C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv
export_ip_user_files -of_objects  [get_files C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv
file delete -force C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv w ]
add_files -fileset sim_1 C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv
close [ open C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv w ]
add_files -fileset sim_1 C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv
close [ open C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv w ]
add_files -fileset sim_1 C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sources_1/new/bancoderegistros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sources_1/new/decodificadorwr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodificadorwr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sources_1/new/multiplexor16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexor16x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sources_1/new/registro16bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registro16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sources_1/new/registro8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registro8bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sources_1/new/registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sources_1/new/triestado.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triestado
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
WARNING: [VRFC 10-3609] overwriting previous definition of module 'bancoderegistros_scoreboard' [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv:23]
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
WARNING: [VRFC 10-3609] overwriting previous definition of module 'bancoderegistros_coverage' [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv:3]
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1140.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'test_reset' is not declared [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:137]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1140.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1150.914 ; gain = 10.887
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled false [get_files  C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property is_enabled false [get_files  C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv]
set_property is_enabled true [get_files  C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
set_property is_enabled true [get_files  C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
WARNING: [VRFC 10-3609] overwriting previous definition of module 'bancoderegistros_scoreboard' [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv:23]
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
WARNING: [VRFC 10-3609] overwriting previous definition of module 'bancoderegistros_coverage' [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv:3]
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_scoreboard
Compiling module xil_defaultlib.bancoderegistros_coverage
Compiling module xil_defaultlib.bancoderegistros_tb
ERROR: [XSIM 43-3122] "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" Line 148. urandom system task is not supported.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1150.914 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
WARNING: [VRFC 10-3609] overwriting previous definition of module 'bancoderegistros_scoreboard' [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv:23]
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
WARNING: [VRFC 10-3609] overwriting previous definition of module 'bancoderegistros_coverage' [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv:3]
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1150.914 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_scoreboard
Compiling module xil_defaultlib.bancoderegistros_coverage
Compiling module xil_defaultlib.bancoderegistros_tb
ERROR: [XSIM 43-3122] "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" Line 148. random system task is not supported.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1150.914 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
WARNING: [VRFC 10-3609] overwriting previous definition of module 'bancoderegistros_scoreboard' [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv:23]
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
WARNING: [VRFC 10-3609] overwriting previous definition of module 'bancoderegistros_coverage' [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv:3]
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_scoreboard
Compiling module xil_defaultlib.bancoderegistros_coverage
Compiling module xil_defaultlib.bancoderegistros_tb
ERROR: [XSIM 43-3122] "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" Line 148. random system task is not supported.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1150.914 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_scoreboard
Compiling module xil_defaultlib.bancoderegistros_coverage
Compiling module xil_defaultlib.bancoderegistros_tb
ERROR: [XSIM 43-3122] "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" Line 151. random system task is not supported.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1150.914 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_scoreboard
Compiling module xil_defaultlib.bancoderegistros_coverage
Compiling module xil_defaultlib.bancoderegistros_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bancoderegistros_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bancoderegistros_tb_behav -key {Behavioral:sim_1:Functional:bancoderegistros_tb} -tclbatch {bancoderegistros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bancoderegistros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

Iniciando simulacion...
Semilla aleatoria: 42

=== TEST 1: Reset ===
[SCOREBOARD] REG[0] OK: 0000
[SCOREBOARD] REG[1] OK: 0000
[SCOREBOARD] REG[2] OK: 0000
[SCOREBOARD] REG[3] OK: 0000
[SCOREBOARD] REG[4] OK: 0000
[SCOREBOARD] REG[5] OK: 0000
[SCOREBOARD] REG[6] OK: 0000
[SCOREBOARD] REG[7] OK: 0000
[SCOREBOARD] REG[8] OK: 0000
[SCOREBOARD] REG[9] OK: 0000
[SCOREBOARD] REG[10] OK: 0000
[SCOREBOARD] REG[11] OK: 0000
[SCOREBOARD] REG[12] OK: 0000
[SCOREBOARD] REG[13] OK: 0000
[SCOREBOARD] REG[14] OK: 0000
[SCOREBOARD] REG[15] OK: 0000

=== TEST 2: Operaciones Aleatorias (100 pruebas) ===

=== Prueba 1 ===
[SCOREBOARD] REG[a] OK: 0000

Testing AX with value 824d
[SCOREBOARD] AX_COMB OK: 824d
Error: [SCOREBOARD] Error en AX_HIGH: Esperado=0000, Obtenido=8200
Time: 225 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [SCOREBOARD] Error en AX_LOW: Esperado=0000, Obtenido=004d
Time: 235 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [AX] Mismatch: Combined=824d, High+Low=0000
Time: 240 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

Testing BX with value 45d5
[SCOREBOARD] BX_COMB OK: 45d5
Error: [SCOREBOARD] Error en BX_HIGH: Esperado=0000, Obtenido=4500
Time: 265 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [SCOREBOARD] Error en BX_LOW: Esperado=0000, Obtenido=00d5
Time: 275 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [BX] Mismatch: Combined=45d5, High+Low=0000
Time: 280 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

Testing CX with value 8ab2
[SCOREBOARD] CX_COMB OK: 8ab2
Error: [SCOREBOARD] Error en CX_HIGH: Esperado=0000, Obtenido=8a00
Time: 305 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [SCOREBOARD] Error en CX_LOW: Esperado=0000, Obtenido=00b2
Time: 315 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [CX] Mismatch: Combined=8ab2, High+Low=0000
Time: 320 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

Testing DX with value 5af4
[SCOREBOARD] DX_COMB OK: 5af4
Error: [SCOREBOARD] Error en DX_HIGH: Esperado=0000, Obtenido=5a00
Time: 345 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [SCOREBOARD] Error en DX_LOW: Esperado=0000, Obtenido=00f4
Time: 355 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [DX] Mismatch: Combined=5af4, High+Low=0000
Time: 360 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

=== Prueba 2 ===
[WRITE] SEL=1, DATA=89d8

=== Prueba 3 ===
[WRITE] SEL=3, DATA=1dbb

=== Prueba 4 ===
[WRITE] SEL=9, DATA=1a8c

=== Prueba 5 ===
[WRITE] SEL=e, DATA=5c42

=== Prueba 6 ===
[WRITE] SEL=3, DATA=798f

=== Prueba 7 ===
[WRITE] SEL=f, DATA=4bd9

=== Prueba 8 ===
[WRITE] SEL=c, DATA=cd58

=== Prueba 9 ===
[WRITE] SEL=2, DATA=22e4

=== Prueba 10 ===
[WRITE] SEL=e, DATA=527d

=== Prueba 11 ===
[WRITE] SEL=e, DATA=8beb

=== Prueba 12 ===
[WRITE] SEL=c, DATA=2d97

=== Prueba 13 ===
[SCOREBOARD] REG[d] OK: 0000

=== Prueba 14 ===
[WRITE] SEL=8, DATA=9c7f

=== Prueba 15 ===
[WRITE] SEL=e, DATA=05ca

=== Prueba 16 ===
[WRITE] SEL=f, DATA=5005

=== Prueba 17 ===
[WRITE] SEL=1, DATA=4b22

=== Prueba 18 ===
[WRITE] SEL=9, DATA=afdd

=== Prueba 19 ===
Error: [SCOREBOARD] Error en REG[b]: Esperado=5af4, Obtenido=79f4
Time: 555 ns  Iteration: 0  Process: /bancoderegistros_tb/apply_random_transaction  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29

=== Prueba 20 ===
[WRITE] SEL=b, DATA=0f4f

=== Prueba 21 ===
[SCOREBOARD] REG[d] OK: 0000

Testing AX with value c18f
[SCOREBOARD] AX_COMB OK: c18f
Error: [SCOREBOARD] Error en AX_HIGH: Esperado=0000, Obtenido=c100
Time: 615 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [SCOREBOARD] Error en AX_LOW: Esperado=0000, Obtenido=008f
Time: 625 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [AX] Mismatch: Combined=c18f, High+Low=0000
Time: 630 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

Testing BX with value fcf6
[SCOREBOARD] BX_COMB OK: fcf6
Error: [SCOREBOARD] Error en BX_HIGH: Esperado=4b22, Obtenido=fc00
Time: 655 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [SCOREBOARD] Error en BX_LOW: Esperado=0000, Obtenido=00f6
Time: 665 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [BX] Mismatch: Combined=fcf6, High+Low=2200
Time: 670 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

Testing CX with value a400
[SCOREBOARD] CX_COMB OK: a400
Error: [SCOREBOARD] Error en CX_HIGH: Esperado=22e4, Obtenido=a400
Time: 695 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
[SCOREBOARD] CX_LOW OK: 0000
Error: [CX] Mismatch: Combined=a400, High+Low=e400
Time: 710 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

Testing DX with value 96b1
[SCOREBOARD] DX_COMB OK: 96b1
Error: [SCOREBOARD] Error en DX_HIGH: Esperado=798f, Obtenido=9600
Time: 735 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [SCOREBOARD] Error en DX_LOW: Esperado=0000, Obtenido=00b1
Time: 745 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [DX] Mismatch: Combined=96b1, High+Low=8f00
Time: 750 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

=== Prueba 22 ===
Error: [SCOREBOARD] Error en REG[7]: Esperado=0000, Obtenido=00b1
Time: 765 ns  Iteration: 0  Process: /bancoderegistros_tb/apply_random_transaction  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29

=== Prueba 23 ===
[WRITE] SEL=b, DATA=3512

=== Prueba 24 ===
[WRITE] SEL=3, DATA=8f2e

=== Prueba 25 ===
[WRITE] SEL=0, DATA=b73e

=== Prueba 26 ===
[WRITE] SEL=f, DATA=3e4b

=== Prueba 27 ===
[WRITE] SEL=0, DATA=c25f

=== Prueba 28 ===
[WRITE] SEL=9, DATA=97b5

=== Prueba 29 ===
[WRITE] SEL=8, DATA=33a5

=== Prueba 30 ===
Error: [SCOREBOARD] Error en REG[4]: Esperado=0000, Obtenido=00a5
Time: 855 ns  Iteration: 0  Process: /bancoderegistros_tb/apply_random_transaction  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29

=== Prueba 31 ===
[WRITE] SEL=0, DATA=420a

=== Prueba 32 ===
[SCOREBOARD] REG[c] OK: 2d97

=== Prueba 33 ===
[WRITE] SEL=3, DATA=8f8e

=== Prueba 34 ===
[WRITE] SEL=5, DATA=6e2d

=== Prueba 35 ===
Error: [SCOREBOARD] Error en REG[9]: Esperado=97b5, Obtenido=972d
Time: 925 ns  Iteration: 0  Process: /bancoderegistros_tb/apply_random_transaction  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29

=== Prueba 36 ===
[WRITE] SEL=1, DATA=78d2

=== Prueba 37 ===
[WRITE] SEL=a, DATA=99ad

=== Prueba 38 ===
[WRITE] SEL=5, DATA=79dc

=== Prueba 39 ===
[WRITE] SEL=6, DATA=b9e9

=== Prueba 40 ===
[WRITE] SEL=c, DATA=13e2

=== Prueba 41 ===
[WRITE] SEL=7, DATA=68b0

Testing AX with value 73d3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bancoderegistros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1183.504 ; gain = 32.590
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_scoreboard
Compiling module xil_defaultlib.bancoderegistros_coverage
Compiling module xil_defaultlib.bancoderegistros_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bancoderegistros_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bancoderegistros_tb_behav -key {Behavioral:sim_1:Functional:bancoderegistros_tb} -tclbatch {bancoderegistros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bancoderegistros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

Iniciando simulacion...
Semilla aleatoria: 5

=== TEST 1: Reset ===
[SCOREBOARD] REG[0] OK: 0000
[SCOREBOARD] REG[1] OK: 0000
[SCOREBOARD] REG[2] OK: 0000
[SCOREBOARD] REG[3] OK: 0000
[SCOREBOARD] REG[4] OK: 0000
[SCOREBOARD] REG[5] OK: 0000
[SCOREBOARD] REG[6] OK: 0000
[SCOREBOARD] REG[7] OK: 0000
[SCOREBOARD] REG[8] OK: 0000
[SCOREBOARD] REG[9] OK: 0000
[SCOREBOARD] REG[10] OK: 0000
[SCOREBOARD] REG[11] OK: 0000
[SCOREBOARD] REG[12] OK: 0000
[SCOREBOARD] REG[13] OK: 0000
[SCOREBOARD] REG[14] OK: 0000
[SCOREBOARD] REG[15] OK: 0000

=== TEST 2: Operaciones Aleatorias (100 pruebas) ===

=== Prueba 1 ===
[SCOREBOARD] REG[8] OK: 0000

Testing AX with value 5f58
[SCOREBOARD] AX_COMB OK: 5f58
Error: [SCOREBOARD] Error en AX_HIGH: Esperado=0000, Obtenido=5f00
Time: 225 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [SCOREBOARD] Error en AX_LOW: Esperado=0000, Obtenido=0058
Time: 235 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [AX] Mismatch: Combined=5f58, High+Low=0000
Time: 240 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

Testing BX with value d8fa
[SCOREBOARD] BX_COMB OK: d8fa
Error: [SCOREBOARD] Error en BX_HIGH: Esperado=0000, Obtenido=d800
Time: 265 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [SCOREBOARD] Error en BX_LOW: Esperado=0000, Obtenido=00fa
Time: 275 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [BX] Mismatch: Combined=d8fa, High+Low=0000
Time: 280 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

Testing CX with value cb62
[SCOREBOARD] CX_COMB OK: cb62
Error: [SCOREBOARD] Error en CX_HIGH: Esperado=0000, Obtenido=cb00
Time: 305 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [SCOREBOARD] Error en CX_LOW: Esperado=0000, Obtenido=0062
Time: 315 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [CX] Mismatch: Combined=cb62, High+Low=0000
Time: 320 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

Testing DX with value d672
[SCOREBOARD] DX_COMB OK: d672
Error: [SCOREBOARD] Error en DX_HIGH: Esperado=0000, Obtenido=d600
Time: 345 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [SCOREBOARD] Error en DX_LOW: Esperado=0000, Obtenido=0072
Time: 355 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [DX] Mismatch: Combined=d672, High+Low=0000
Time: 360 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

=== Prueba 2 ===
[WRITE] SEL=d, DATA=81d7

=== Prueba 3 ===
[WRITE] SEL=7, DATA=ca76

=== Prueba 4 ===
Error: [SCOREBOARD] Error en REG[b]: Esperado=d672, Obtenido=d676
Time: 395 ns  Iteration: 0  Process: /bancoderegistros_tb/apply_random_transaction  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29

=== Prueba 5 ===
[WRITE] SEL=3, DATA=71d4

=== Prueba 6 ===
[WRITE] SEL=f, DATA=7f59

=== Prueba 7 ===
Error: [SCOREBOARD] Error en REG[6]: Esperado=0000, Obtenido=0062
Time: 435 ns  Iteration: 0  Process: /bancoderegistros_tb/apply_random_transaction  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29

=== Prueba 8 ===
[WRITE] SEL=9, DATA=6d3a

=== Prueba 9 ===
[WRITE] SEL=d, DATA=09aa

=== Prueba 10 ===
[WRITE] SEL=7, DATA=9cac

=== Prueba 11 ===
[WRITE] SEL=6, DATA=32a9

=== Prueba 12 ===
[WRITE] SEL=7, DATA=964a

=== Prueba 13 ===
[WRITE] SEL=d, DATA=aed6

=== Prueba 14 ===
Error: [SCOREBOARD] Error en REG[6]: Esperado=32a9, Obtenido=00a9
Time: 515 ns  Iteration: 0  Process: /bancoderegistros_tb/apply_random_transaction  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29

=== Prueba 15 ===
[WRITE] SEL=c, DATA=b028

=== Prueba 16 ===
[WRITE] SEL=c, DATA=0a9e

=== Prueba 17 ===
[WRITE] SEL=d, DATA=44f9

=== Prueba 18 ===
[WRITE] SEL=a, DATA=b582

=== Prueba 19 ===
[WRITE] SEL=f, DATA=9ef4

=== Prueba 20 ===
Error: [SCOREBOARD] Error en REG[7]: Esperado=964a, Obtenido=004a
Time: 585 ns  Iteration: 0  Process: /bancoderegistros_tb/apply_random_transaction  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29

=== Prueba 21 ===
[SCOREBOARD] REG[d] OK: 44f9

Testing AX with value e5da
[SCOREBOARD] AX_COMB OK: e5da
Error: [SCOREBOARD] Error en AX_HIGH: Esperado=0000, Obtenido=e500
Time: 635 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [SCOREBOARD] Error en AX_LOW: Esperado=0000, Obtenido=00da
Time: 645 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [AX] Mismatch: Combined=e5da, High+Low=0000
Time: 650 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

Testing BX with value 2603
[SCOREBOARD] BX_COMB OK: 2603
Error: [SCOREBOARD] Error en BX_HIGH: Esperado=0000, Obtenido=2600
Time: 675 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [SCOREBOARD] Error en BX_LOW: Esperado=0000, Obtenido=0003
Time: 685 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [BX] Mismatch: Combined=2603, High+Low=0000
Time: 690 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

Testing CX with value 14a2
[SCOREBOARD] CX_COMB OK: 14a2
Error: [SCOREBOARD] Error en CX_HIGH: Esperado=0000, Obtenido=1400
Time: 715 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [SCOREBOARD] Error en CX_LOW: Esperado=32a9, Obtenido=00a2
Time: 725 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [CX] Mismatch: Combined=14a2, High+Low=00a9
Time: 730 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

Testing DX with value b834
[SCOREBOARD] DX_COMB OK: b834
Error: [SCOREBOARD] Error en DX_HIGH: Esperado=71d4, Obtenido=b800
Time: 755 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [SCOREBOARD] Error en DX_LOW: Esperado=964a, Obtenido=0034
Time: 765 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29
Error: [DX] Mismatch: Combined=b834, High+Low=d44a
Time: 770 ns  Iteration: 0  Process: /bancoderegistros_tb/test_register_pair  Scope: bancoderegistros_tb.test_register_pair  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 108

=== Prueba 22 ===
[WRITE] SEL=c, DATA=0c65

=== Prueba 23 ===
[WRITE] SEL=1, DATA=36e6

=== Prueba 24 ===
[WRITE] SEL=7, DATA=c057

=== Prueba 25 ===
[WRITE] SEL=6, DATA=23cd

=== Prueba 26 ===
[WRITE] SEL=5, DATA=38dd

=== Prueba 27 ===
[WRITE] SEL=f, DATA=ce15

=== Prueba 28 ===
[SCOREBOARD] REG[e] OK: 0000

=== Prueba 29 ===
[SCOREBOARD] REG[f] OK: ce15

=== Prueba 30 ===
[WRITE] SEL=8, DATA=5250

=== Prueba 31 ===
[WRITE] SEL=2, DATA=e7be

=== Prueba 32 ===
[WRITE] SEL=4, DATA=391d

=== Prueba 33 ===
Error: [SCOREBOARD] Error en REG[3]: Esperado=71d4, Obtenido=b800
Time: 915 ns  Iteration: 0  Process: /bancoderegistros_tb/apply_random_transaction  Scope: bancoderegistros_tb.sb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 29

=== Prueba 34 ===
[WRITE] SEL=9, DATA=e8d2

=== Prueba 35 ===
[WRITE] SEL=0, DATA=98c6

=== Prueba 36 ===
[WRITE] SEL=1, DATA=ccb7

=== Prueba 37 ===
[WRITE] SEL=7, DATA=68d6

=== Prueba 38 ===
[WRITE] SEL=5, DATA=315f

=== Prueba 39 ===
[WRITE] SEL=2, DATA=f960

=== Prueba 40 ===
[WRITE] SEL=4, DATA=6661

=== Prueba 41 ===
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bancoderegistros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1183.504 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
WARNING: [VRFC 10-3824] variable 'addr' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:95]
WARNING: [VRFC 10-3824] variable 'val' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:96]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bancoderegistros_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bancoderegistros_tb_behav -key {Behavioral:sim_1:Functional:bancoderegistros_tb} -tclbatch {bancoderegistros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bancoderegistros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

=== Iniciando simulacion ===

=== TEST: Reset ===
[SCOREBOARD] REG[0] OK: 0000
[SCOREBOARD] REG[1] OK: 0000
[SCOREBOARD] REG[2] OK: 0000
[SCOREBOARD] REG[3] OK: 0000
[SCOREBOARD] REG[4] OK: 0000
[SCOREBOARD] REG[5] OK: 0000
[SCOREBOARD] REG[6] OK: 0000
[SCOREBOARD] REG[7] OK: 0000
[SCOREBOARD] REG[8] OK: 0000
[SCOREBOARD] REG[9] OK: 0000
[SCOREBOARD] REG[10] OK: 0000
[SCOREBOARD] REG[11] OK: 0000
[SCOREBOARD] REG[12] OK: 0000
[SCOREBOARD] REG[13] OK: 0000
[SCOREBOARD] REG[14] OK: 0000
[SCOREBOARD] REG[15] OK: 0000

=== TEST: Operaciones Aleatorias ===
[WRITE] SEL=0, DATA=5c6a
Error: [SCOREBOARD] Error en RAND_REG[0]: Esperado=5c6a, Obtenido=5c00
Time: 195 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 55
[WRITE] SEL=8, DATA=ee63
[SCOREBOARD] RAND_REG[8] OK: ee63
[WRITE] SEL=6, DATA=a649
Error: [SCOREBOARD] Error en RAND_REG[6]: Esperado=a649, Obtenido=0049
Time: 235 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 55
[WRITE] SEL=d, DATA=4351
[SCOREBOARD] RAND_REG[13] OK: 4351
[WRITE] SEL=c, DATA=6756
[SCOREBOARD] RAND_REG[12] OK: 6756
[WRITE] SEL=4, DATA=4af2
Error: [SCOREBOARD] Error en RAND_REG[4]: Esperado=4af2, Obtenido=00f2
Time: 295 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 55
[WRITE] SEL=f, DATA=acc1
[SCOREBOARD] RAND_REG[15] OK: acc1
[WRITE] SEL=3, DATA=d60c
Error: [SCOREBOARD] Error en RAND_REG[3]: Esperado=d60c, Obtenido=d600
Time: 335 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 55
[WRITE] SEL=7, DATA=bff7
Error: [SCOREBOARD] Error en RAND_REG[7]: Esperado=bff7, Obtenido=00f7
Time: 355 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 55
[WRITE] SEL=e, DATA=21b7
[SCOREBOARD] RAND_REG[14] OK: 21b7
[WRITE] SEL=9, DATA=af42
[SCOREBOARD] RAND_REG[9] OK: af42
[WRITE] SEL=3, DATA=80d0
Error: [SCOREBOARD] Error en RAND_REG[3]: Esperado=80d0, Obtenido=8000
Time: 415 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 55
[WRITE] SEL=9, DATA=18c1
[SCOREBOARD] RAND_REG[9] OK: 18c1
[WRITE] SEL=7, DATA=dbf2
Error: [SCOREBOARD] Error en RAND_REG[7]: Esperado=dbf2, Obtenido=00f2
Time: 455 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 55
[WRITE] SEL=3, DATA=9a4a
Error: [SCOREBOARD] Error en RAND_REG[3]: Esperado=9a4a, Obtenido=9a00
Time: 475 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 55
[WRITE] SEL=3, DATA=373d
Error: [SCOREBOARD] Error en RAND_REG[3]: Esperado=373d, Obtenido=3700
Time: 495 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 55
[WRITE] SEL=c, DATA=ff4a
[SCOREBOARD] RAND_REG[12] OK: ff4a
[WRITE] SEL=f, DATA=7b0f
[SCOREBOARD] RAND_REG[15] OK: 7b0f
[WRITE] SEL=5, DATA=6ff2
Error: [SCOREBOARD] Error en RAND_REG[5]: Esperado=6ff2, Obtenido=00f2
Time: 555 ns  Iteration: 0  Process: /bancoderegistros_tb/read_reg  Scope: bancoderegistros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 55
[WRITE] SEL=c, DATA=4ca1
[SCOREBOARD] RAND_REG[12] OK: 4ca1

=== TEST: Casos Extremos ===
Caso: RD y WR simultneo
Warning: [MONITOR] Conflicto RD/WR detectado en t=585000
Time: 585 ns  Iteration: 0  Process: /bancoderegistros_tb/Always141_26  Scope: bancoderegistros_tb  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 143
Warning: Conflicto RD/WR simultneo en ciclo               585000
Time: 585 ns  Iteration: 0  Process: /bancoderegistros_tb/dut/Always94_14  Scope: bancoderegistros_tb.dut  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sources_1/new/bancoderegistros.v Line: 96
Caso: Escritura durante reset
Caso: Direccin fuera de rango

=== Resumen Coverage ===
Coverage: 87.50%
=== Simulacion completada ===
$finish called at time : 610 ns : File "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" Line 137
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bancoderegistros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.504 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
WARNING: [VRFC 10-3824] variable 'addr' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:106]
WARNING: [VRFC 10-3824] variable 'val' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:107]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bancoderegistros_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bancoderegistros_tb_behav -key {Behavioral:sim_1:Functional:bancoderegistros_tb} -tclbatch {bancoderegistros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bancoderegistros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

=== Iniciando simulacion ===

=== TEST: Reset ===
[SCOREBOARD] REG[0] OK: 0000
[SCOREBOARD] REG[1] OK: 0000
[SCOREBOARD] REG[2] OK: 0000
[SCOREBOARD] REG[3] OK: 0000
[SCOREBOARD] REG[4] OK: 0000
[SCOREBOARD] REG[5] OK: 0000
[SCOREBOARD] REG[6] OK: 0000
[SCOREBOARD] REG[7] OK: 0000
[SCOREBOARD] REG[8] OK: 0000
[SCOREBOARD] REG[9] OK: 0000
[SCOREBOARD] REG[10] OK: 0000
[SCOREBOARD] REG[11] OK: 0000
[SCOREBOARD] REG[12] OK: 0000
[SCOREBOARD] REG[13] OK: 0000
[SCOREBOARD] REG[14] OK: 0000
[SCOREBOARD] REG[15] OK: 0000

=== TEST: Operaciones Aleatorias ===
[WRITE] SEL=0, DATA=5c6a
[SCOREBOARD] RAND_REG[0] OK: 5c00
[WRITE] SEL=8, DATA=ee63
[SCOREBOARD] RAND_REG[8] OK: ee63
[WRITE] SEL=6, DATA=a649
[SCOREBOARD] RAND_REG[6] OK: 0049
[WRITE] SEL=d, DATA=4351
[SCOREBOARD] RAND_REG[13] OK: 4351
[WRITE] SEL=c, DATA=6756
[SCOREBOARD] RAND_REG[12] OK: 6756
[WRITE] SEL=4, DATA=4af2
[SCOREBOARD] RAND_REG[4] OK: 00f2
[WRITE] SEL=f, DATA=acc1
[SCOREBOARD] RAND_REG[15] OK: acc1
[WRITE] SEL=3, DATA=d60c
[SCOREBOARD] RAND_REG[3] OK: d600
[WRITE] SEL=7, DATA=bff7
[SCOREBOARD] RAND_REG[7] OK: 00f7
[WRITE] SEL=e, DATA=21b7
[SCOREBOARD] RAND_REG[14] OK: 21b7
[WRITE] SEL=9, DATA=af42
[SCOREBOARD] RAND_REG[9] OK: af42
[WRITE] SEL=3, DATA=80d0
[SCOREBOARD] RAND_REG[3] OK: 8000
[WRITE] SEL=9, DATA=18c1
[SCOREBOARD] RAND_REG[9] OK: 18c1
[WRITE] SEL=7, DATA=dbf2
[SCOREBOARD] RAND_REG[7] OK: 00f2
[WRITE] SEL=3, DATA=9a4a
[SCOREBOARD] RAND_REG[3] OK: 9a00
[WRITE] SEL=3, DATA=373d
[SCOREBOARD] RAND_REG[3] OK: 3700
[WRITE] SEL=c, DATA=ff4a
[SCOREBOARD] RAND_REG[12] OK: ff4a
[WRITE] SEL=f, DATA=7b0f
[SCOREBOARD] RAND_REG[15] OK: 7b0f
[WRITE] SEL=5, DATA=6ff2
[SCOREBOARD] RAND_REG[5] OK: 00f2
[WRITE] SEL=c, DATA=4ca1
[SCOREBOARD] RAND_REG[12] OK: 4ca1

=== TEST: Casos Extremos ===
Caso: RD y WR simultneo
Warning: [MONITOR] Conflicto RD/WR detectado en t=585000
Time: 585 ns  Iteration: 0  Process: /bancoderegistros_tb/Always152_26  Scope: bancoderegistros_tb  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 154
Warning: Conflicto RD/WR simultneo en ciclo               585000
Time: 585 ns  Iteration: 0  Process: /bancoderegistros_tb/dut/Always94_14  Scope: bancoderegistros_tb.dut  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sources_1/new/bancoderegistros.v Line: 96
Caso: Escritura durante reset
Caso: Direccin fuera de rango

=== Resumen Coverage ===
Coverage: 87.50%
=== Simulacion completada ===
$finish called at time : 610 ns : File "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" Line 148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bancoderegistros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.504 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
WARNING: [VRFC 10-3824] variable 'addr' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:106]
WARNING: [VRFC 10-3824] variable 'val' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:107]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bancoderegistros_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bancoderegistros_tb_behav -key {Behavioral:sim_1:Functional:bancoderegistros_tb} -tclbatch {bancoderegistros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bancoderegistros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

=== Iniciando simulacion ===

=== TEST: Reset ===
[SCOREBOARD] REG[0] OK: 0000
[SCOREBOARD] REG[1] OK: 0000
[SCOREBOARD] REG[2] OK: 0000
[SCOREBOARD] REG[3] OK: 0000
[SCOREBOARD] REG[4] OK: 0000
[SCOREBOARD] REG[5] OK: 0000
[SCOREBOARD] REG[6] OK: 0000
[SCOREBOARD] REG[7] OK: 0000
[SCOREBOARD] REG[8] OK: 0000
[SCOREBOARD] REG[9] OK: 0000
[SCOREBOARD] REG[10] OK: 0000
[SCOREBOARD] REG[11] OK: 0000
[SCOREBOARD] REG[12] OK: 0000
[SCOREBOARD] REG[13] OK: 0000
[SCOREBOARD] REG[14] OK: 0000
[SCOREBOARD] REG[15] OK: 0000

=== TEST: Operaciones Aleatorias ===
[WRITE] SEL=0, DATA=5c6a
[SCOREBOARD] RAND_REG[0] OK: 5c00
[WRITE] SEL=8, DATA=ee63
[SCOREBOARD] RAND_REG[8] OK: ee63
[WRITE] SEL=6, DATA=a649
[SCOREBOARD] RAND_REG[6] OK: 0049
[WRITE] SEL=d, DATA=4351
[SCOREBOARD] RAND_REG[13] OK: 4351
[WRITE] SEL=c, DATA=6756
[SCOREBOARD] RAND_REG[12] OK: 6756
[WRITE] SEL=4, DATA=4af2
[SCOREBOARD] RAND_REG[4] OK: 00f2
[WRITE] SEL=f, DATA=acc1
[SCOREBOARD] RAND_REG[15] OK: acc1
[WRITE] SEL=3, DATA=d60c
[SCOREBOARD] RAND_REG[3] OK: d600
[WRITE] SEL=7, DATA=bff7
[SCOREBOARD] RAND_REG[7] OK: 00f7
[WRITE] SEL=e, DATA=21b7
[SCOREBOARD] RAND_REG[14] OK: 21b7
[WRITE] SEL=9, DATA=af42
[SCOREBOARD] RAND_REG[9] OK: af42
[WRITE] SEL=3, DATA=80d0
[SCOREBOARD] RAND_REG[3] OK: 8000
[WRITE] SEL=9, DATA=18c1
[SCOREBOARD] RAND_REG[9] OK: 18c1
[WRITE] SEL=7, DATA=dbf2
[SCOREBOARD] RAND_REG[7] OK: 00f2
[WRITE] SEL=3, DATA=9a4a
[SCOREBOARD] RAND_REG[3] OK: 9a00
[WRITE] SEL=3, DATA=373d
[SCOREBOARD] RAND_REG[3] OK: 3700
[WRITE] SEL=c, DATA=ff4a
[SCOREBOARD] RAND_REG[12] OK: ff4a
[WRITE] SEL=f, DATA=7b0f
[SCOREBOARD] RAND_REG[15] OK: 7b0f
[WRITE] SEL=5, DATA=6ff2
[SCOREBOARD] RAND_REG[5] OK: 00f2
[WRITE] SEL=c, DATA=4ca1
[SCOREBOARD] RAND_REG[12] OK: 4ca1
[WRITE] SEL=d, DATA=c57c
[SCOREBOARD] RAND_REG[13] OK: c57c
[WRITE] SEL=0, DATA=08d2
[SCOREBOARD] RAND_REG[0] OK: 0800
[WRITE] SEL=e, DATA=79fd
[SCOREBOARD] RAND_REG[14] OK: 79fd
[WRITE] SEL=3, DATA=a4ab
[SCOREBOARD] RAND_REG[3] OK: a400
[WRITE] SEL=9, DATA=1d23
[SCOREBOARD] RAND_REG[9] OK: 1d23
[WRITE] SEL=d, DATA=74e7
[SCOREBOARD] RAND_REG[13] OK: 74e7
[WRITE] SEL=0, DATA=02f0
[SCOREBOARD] RAND_REG[0] OK: 0200
[WRITE] SEL=3, DATA=d699
[SCOREBOARD] RAND_REG[3] OK: d600
[WRITE] SEL=4, DATA=c710
[SCOREBOARD] RAND_REG[4] OK: 0010
[WRITE] SEL=1, DATA=b734
[SCOREBOARD] RAND_REG[1] OK: b700
[WRITE] SEL=1, DATA=6514
[SCOREBOARD] RAND_REG[1] OK: 6500
[WRITE] SEL=e, DATA=ea15
[SCOREBOARD] RAND_REG[14] OK: ea15
[WRITE] SEL=4, DATA=d94f
[SCOREBOARD] RAND_REG[4] OK: 004f
[WRITE] SEL=9, DATA=f625
[SCOREBOARD] RAND_REG[9] OK: f625
[WRITE] SEL=3, DATA=2f17
[SCOREBOARD] RAND_REG[3] OK: 2f00
[WRITE] SEL=a, DATA=6a87
[SCOREBOARD] RAND_REG[10] OK: 6a87
[WRITE] SEL=6, DATA=8184
[SCOREBOARD] RAND_REG[6] OK: 0084
[WRITE] SEL=d, DATA=46c9
[SCOREBOARD] RAND_REG[13] OK: 46c9
[WRITE] SEL=b, DATA=40e7
[SCOREBOARD] RAND_REG[11] OK: 40e7
[WRITE] SEL=1, DATA=b902
[SCOREBOARD] RAND_REG[1] OK: b900
[WRITE] SEL=b, DATA=11fe
[SCOREBOARD] RAND_REG[11] OK: 11fe
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bancoderegistros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.504 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
WARNING: [VRFC 10-3824] variable 'addr' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:108]
WARNING: [VRFC 10-3824] variable 'val' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:109]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bancoderegistros_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bancoderegistros_tb_behav -key {Behavioral:sim_1:Functional:bancoderegistros_tb} -tclbatch {bancoderegistros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bancoderegistros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

=== Iniciando simulacion ===

=== TEST: Reset ===
[SCOREBOARD] REG[0] OK: 0000
[SCOREBOARD] REG[1] OK: 0000
[SCOREBOARD] REG[2] OK: 0000
[SCOREBOARD] REG[3] OK: 0000
[SCOREBOARD] REG[4] OK: 0000
[SCOREBOARD] REG[5] OK: 0000
[SCOREBOARD] REG[6] OK: 0000
[SCOREBOARD] REG[7] OK: 0000
[SCOREBOARD] REG[8] OK: 0000
[SCOREBOARD] REG[9] OK: 0000
[SCOREBOARD] REG[10] OK: 0000
[SCOREBOARD] REG[11] OK: 0000
[SCOREBOARD] REG[12] OK: 0000
[SCOREBOARD] REG[13] OK: 0000
[SCOREBOARD] REG[14] OK: 0000
[SCOREBOARD] REG[15] OK: 0000

=== TEST: Operaciones Aleatorias ===
[WRITE] SEL=0, DATA=5c6a
[SCOREBOARD] RAND_REG[0] OK: 5c00
[WRITE] SEL=8, DATA=ee63
[SCOREBOARD] RAND_REG[8] OK: ee63
[WRITE] SEL=6, DATA=a649
[SCOREBOARD] RAND_REG[6] OK: 0049
[WRITE] SEL=d, DATA=4351
[SCOREBOARD] RAND_REG[13] OK: 4351
[WRITE] SEL=c, DATA=6756
[SCOREBOARD] RAND_REG[12] OK: 6756
[WRITE] SEL=4, DATA=4af2
[SCOREBOARD] RAND_REG[4] OK: 00f2
[WRITE] SEL=f, DATA=acc1
[SCOREBOARD] RAND_REG[15] OK: acc1
[WRITE] SEL=3, DATA=d60c
[SCOREBOARD] RAND_REG[3] OK: d600
[WRITE] SEL=7, DATA=bff7
[SCOREBOARD] RAND_REG[7] OK: 00f7
[WRITE] SEL=e, DATA=21b7
[SCOREBOARD] RAND_REG[14] OK: 21b7
[WRITE] SEL=9, DATA=af42
[SCOREBOARD] RAND_REG[9] OK: af42
[WRITE] SEL=3, DATA=80d0
[SCOREBOARD] RAND_REG[3] OK: 8000
[WRITE] SEL=9, DATA=18c1
[SCOREBOARD] RAND_REG[9] OK: 18c1
[WRITE] SEL=7, DATA=dbf2
[SCOREBOARD] RAND_REG[7] OK: 00f2
[WRITE] SEL=3, DATA=9a4a
[SCOREBOARD] RAND_REG[3] OK: 9a00
[WRITE] SEL=3, DATA=373d
[SCOREBOARD] RAND_REG[3] OK: 3700
[WRITE] SEL=c, DATA=ff4a
[SCOREBOARD] RAND_REG[12] OK: ff4a
[WRITE] SEL=f, DATA=7b0f
[SCOREBOARD] RAND_REG[15] OK: 7b0f
[WRITE] SEL=5, DATA=6ff2
[SCOREBOARD] RAND_REG[5] OK: 00f2
[WRITE] SEL=c, DATA=4ca1
[SCOREBOARD] RAND_REG[12] OK: 4ca1
[WRITE] SEL=d, DATA=c57c
[SCOREBOARD] RAND_REG[13] OK: c57c
[WRITE] SEL=0, DATA=08d2
[SCOREBOARD] RAND_REG[0] OK: 0800
[WRITE] SEL=e, DATA=79fd
[SCOREBOARD] RAND_REG[14] OK: 79fd
[WRITE] SEL=3, DATA=a4ab
[SCOREBOARD] RAND_REG[3] OK: a400
[WRITE] SEL=9, DATA=1d23
[SCOREBOARD] RAND_REG[9] OK: 1d23
[WRITE] SEL=d, DATA=74e7
[SCOREBOARD] RAND_REG[13] OK: 74e7
[WRITE] SEL=0, DATA=02f0
[SCOREBOARD] RAND_REG[0] OK: 0200
[WRITE] SEL=3, DATA=d699
[SCOREBOARD] RAND_REG[3] OK: d600
[WRITE] SEL=4, DATA=c710
[SCOREBOARD] RAND_REG[4] OK: 0010
[WRITE] SEL=1, DATA=b734
[SCOREBOARD] RAND_REG[1] OK: b700
[WRITE] SEL=1, DATA=6514
[SCOREBOARD] RAND_REG[1] OK: 6500
[WRITE] SEL=e, DATA=ea15
[SCOREBOARD] RAND_REG[14] OK: ea15
[WRITE] SEL=4, DATA=d94f
[SCOREBOARD] RAND_REG[4] OK: 004f
[WRITE] SEL=9, DATA=f625
[SCOREBOARD] RAND_REG[9] OK: f625
[WRITE] SEL=3, DATA=2f17
[SCOREBOARD] RAND_REG[3] OK: 2f00
[WRITE] SEL=a, DATA=6a87
[SCOREBOARD] RAND_REG[10] OK: 6a87
[WRITE] SEL=6, DATA=8184
[SCOREBOARD] RAND_REG[6] OK: 0084
[WRITE] SEL=d, DATA=46c9
[SCOREBOARD] RAND_REG[13] OK: 46c9
[WRITE] SEL=b, DATA=40e7
[SCOREBOARD] RAND_REG[11] OK: 40e7
[WRITE] SEL=1, DATA=b902
[SCOREBOARD] RAND_REG[1] OK: b900
[WRITE] SEL=b, DATA=11fe
[SCOREBOARD] RAND_REG[11] OK: 11fe
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bancoderegistros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bancoderegistros_tb_behav -key {Behavioral:sim_1:Functional:bancoderegistros_tb} -tclbatch {bancoderegistros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bancoderegistros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

=== Iniciando simulacion ===

=== TEST: Reset ===
[SCOREBOARD] REG[0] OK: 0000
[SCOREBOARD] REG[1] OK: 0000
[SCOREBOARD] REG[2] OK: 0000
[SCOREBOARD] REG[3] OK: 0000
[SCOREBOARD] REG[4] OK: 0000
[SCOREBOARD] REG[5] OK: 0000
[SCOREBOARD] REG[6] OK: 0000
[SCOREBOARD] REG[7] OK: 0000
[SCOREBOARD] REG[8] OK: 0000
[SCOREBOARD] REG[9] OK: 0000
[SCOREBOARD] REG[10] OK: 0000
[SCOREBOARD] REG[11] OK: 0000
[SCOREBOARD] REG[12] OK: 0000
[SCOREBOARD] REG[13] OK: 0000
[SCOREBOARD] REG[14] OK: 0000
[SCOREBOARD] REG[15] OK: 0000

=== TEST: Operaciones Aleatorias ===
[WRITE] SEL=0, DATA=5c6a
[SCOREBOARD] RAND_REG[0] OK: 5c00
[WRITE] SEL=8, DATA=ee63
[SCOREBOARD] RAND_REG[8] OK: ee63
[WRITE] SEL=6, DATA=a649
[SCOREBOARD] RAND_REG[6] OK: 0049
[WRITE] SEL=d, DATA=4351
[SCOREBOARD] RAND_REG[13] OK: 4351
[WRITE] SEL=c, DATA=6756
[SCOREBOARD] RAND_REG[12] OK: 6756
[WRITE] SEL=4, DATA=4af2
[SCOREBOARD] RAND_REG[4] OK: 00f2
[WRITE] SEL=f, DATA=acc1
[SCOREBOARD] RAND_REG[15] OK: acc1
[WRITE] SEL=3, DATA=d60c
[SCOREBOARD] RAND_REG[3] OK: d600
[WRITE] SEL=7, DATA=bff7
[SCOREBOARD] RAND_REG[7] OK: 00f7
[WRITE] SEL=e, DATA=21b7
[SCOREBOARD] RAND_REG[14] OK: 21b7
[WRITE] SEL=9, DATA=af42
[SCOREBOARD] RAND_REG[9] OK: af42
[WRITE] SEL=3, DATA=80d0
[SCOREBOARD] RAND_REG[3] OK: 8000
[WRITE] SEL=9, DATA=18c1
[SCOREBOARD] RAND_REG[9] OK: 18c1
[WRITE] SEL=7, DATA=dbf2
[SCOREBOARD] RAND_REG[7] OK: 00f2
[WRITE] SEL=3, DATA=9a4a
[SCOREBOARD] RAND_REG[3] OK: 9a00
[WRITE] SEL=3, DATA=373d
[SCOREBOARD] RAND_REG[3] OK: 3700
[WRITE] SEL=c, DATA=ff4a
[SCOREBOARD] RAND_REG[12] OK: ff4a
[WRITE] SEL=f, DATA=7b0f
[SCOREBOARD] RAND_REG[15] OK: 7b0f
[WRITE] SEL=5, DATA=6ff2
[SCOREBOARD] RAND_REG[5] OK: 00f2
[WRITE] SEL=c, DATA=4ca1
[SCOREBOARD] RAND_REG[12] OK: 4ca1
[WRITE] SEL=d, DATA=c57c
[SCOREBOARD] RAND_REG[13] OK: c57c
[WRITE] SEL=0, DATA=08d2
[SCOREBOARD] RAND_REG[0] OK: 0800
[WRITE] SEL=e, DATA=79fd
[SCOREBOARD] RAND_REG[14] OK: 79fd
[WRITE] SEL=3, DATA=a4ab
[SCOREBOARD] RAND_REG[3] OK: a400
[WRITE] SEL=9, DATA=1d23
[SCOREBOARD] RAND_REG[9] OK: 1d23
[WRITE] SEL=d, DATA=74e7
[SCOREBOARD] RAND_REG[13] OK: 74e7
[WRITE] SEL=0, DATA=02f0
[SCOREBOARD] RAND_REG[0] OK: 0200
[WRITE] SEL=3, DATA=d699
[SCOREBOARD] RAND_REG[3] OK: d600
[WRITE] SEL=4, DATA=c710
[SCOREBOARD] RAND_REG[4] OK: 0010
[WRITE] SEL=1, DATA=b734
[SCOREBOARD] RAND_REG[1] OK: b700
[WRITE] SEL=1, DATA=6514
[SCOREBOARD] RAND_REG[1] OK: 6500
[WRITE] SEL=e, DATA=ea15
[SCOREBOARD] RAND_REG[14] OK: ea15
[WRITE] SEL=4, DATA=d94f
[SCOREBOARD] RAND_REG[4] OK: 004f
[WRITE] SEL=9, DATA=f625
[SCOREBOARD] RAND_REG[9] OK: f625
[WRITE] SEL=3, DATA=2f17
[SCOREBOARD] RAND_REG[3] OK: 2f00
[WRITE] SEL=a, DATA=6a87
[SCOREBOARD] RAND_REG[10] OK: 6a87
[WRITE] SEL=6, DATA=8184
[SCOREBOARD] RAND_REG[6] OK: 0084
[WRITE] SEL=d, DATA=46c9
[SCOREBOARD] RAND_REG[13] OK: 46c9
[WRITE] SEL=b, DATA=40e7
[SCOREBOARD] RAND_REG[11] OK: 40e7
[WRITE] SEL=1, DATA=b902
[SCOREBOARD] RAND_REG[1] OK: b900
[WRITE] SEL=b, DATA=11fe
[SCOREBOARD] RAND_REG[11] OK: 11fe
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bancoderegistros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1183.504 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module banco2registros_tb
WARNING: [VRFC 10-3824] variable 'rand_sel' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:135]
WARNING: [VRFC 10-3824] variable 'rand_val' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:136]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bancoderegistros_tb_behav -key {Behavioral:sim_1:Functional:bancoderegistros_tb} -tclbatch {bancoderegistros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bancoderegistros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

=== Iniciando simulacion ===

=== TEST: Reset ===
[SCOREBOARD] REG[0] OK: 0000
[SCOREBOARD] REG[1] OK: 0000
[SCOREBOARD] REG[2] OK: 0000
[SCOREBOARD] REG[3] OK: 0000
[SCOREBOARD] REG[4] OK: 0000
[SCOREBOARD] REG[5] OK: 0000
[SCOREBOARD] REG[6] OK: 0000
[SCOREBOARD] REG[7] OK: 0000
[SCOREBOARD] REG[8] OK: 0000
[SCOREBOARD] REG[9] OK: 0000
[SCOREBOARD] REG[10] OK: 0000
[SCOREBOARD] REG[11] OK: 0000
[SCOREBOARD] REG[12] OK: 0000
[SCOREBOARD] REG[13] OK: 0000
[SCOREBOARD] REG[14] OK: 0000
[SCOREBOARD] REG[15] OK: 0000

=== TEST: Operaciones Aleatorias ===
[WRITE] SEL=0, DATA=5c6a
[SCOREBOARD] RAND_REG[0] OK: 5c00
[WRITE] SEL=8, DATA=ee63
[SCOREBOARD] RAND_REG[8] OK: ee63
[WRITE] SEL=6, DATA=a649
[SCOREBOARD] RAND_REG[6] OK: 0049
[WRITE] SEL=d, DATA=4351
[SCOREBOARD] RAND_REG[13] OK: 4351
[WRITE] SEL=c, DATA=6756
[SCOREBOARD] RAND_REG[12] OK: 6756
[WRITE] SEL=4, DATA=4af2
[SCOREBOARD] RAND_REG[4] OK: 00f2
[WRITE] SEL=f, DATA=acc1
[SCOREBOARD] RAND_REG[15] OK: acc1
[WRITE] SEL=3, DATA=d60c
[SCOREBOARD] RAND_REG[3] OK: d600
[WRITE] SEL=7, DATA=bff7
[SCOREBOARD] RAND_REG[7] OK: 00f7
[WRITE] SEL=e, DATA=21b7
[SCOREBOARD] RAND_REG[14] OK: 21b7
[WRITE] SEL=9, DATA=af42
[SCOREBOARD] RAND_REG[9] OK: af42
[WRITE] SEL=3, DATA=80d0
[SCOREBOARD] RAND_REG[3] OK: 8000
[WRITE] SEL=9, DATA=18c1
[SCOREBOARD] RAND_REG[9] OK: 18c1
[WRITE] SEL=7, DATA=dbf2
[SCOREBOARD] RAND_REG[7] OK: 00f2
[WRITE] SEL=3, DATA=9a4a
[SCOREBOARD] RAND_REG[3] OK: 9a00
[WRITE] SEL=3, DATA=373d
[SCOREBOARD] RAND_REG[3] OK: 3700
[WRITE] SEL=c, DATA=ff4a
[SCOREBOARD] RAND_REG[12] OK: ff4a
[WRITE] SEL=f, DATA=7b0f
[SCOREBOARD] RAND_REG[15] OK: 7b0f
[WRITE] SEL=5, DATA=6ff2
[SCOREBOARD] RAND_REG[5] OK: 00f2
[WRITE] SEL=c, DATA=4ca1
[SCOREBOARD] RAND_REG[12] OK: 4ca1
[WRITE] SEL=d, DATA=c57c
[SCOREBOARD] RAND_REG[13] OK: c57c
[WRITE] SEL=0, DATA=08d2
[SCOREBOARD] RAND_REG[0] OK: 0800
[WRITE] SEL=e, DATA=79fd
[SCOREBOARD] RAND_REG[14] OK: 79fd
[WRITE] SEL=3, DATA=a4ab
[SCOREBOARD] RAND_REG[3] OK: a400
[WRITE] SEL=9, DATA=1d23
[SCOREBOARD] RAND_REG[9] OK: 1d23
[WRITE] SEL=d, DATA=74e7
[SCOREBOARD] RAND_REG[13] OK: 74e7
[WRITE] SEL=0, DATA=02f0
[SCOREBOARD] RAND_REG[0] OK: 0200
[WRITE] SEL=3, DATA=d699
[SCOREBOARD] RAND_REG[3] OK: d600
[WRITE] SEL=4, DATA=c710
[SCOREBOARD] RAND_REG[4] OK: 0010
[WRITE] SEL=1, DATA=b734
[SCOREBOARD] RAND_REG[1] OK: b700
[WRITE] SEL=1, DATA=6514
[SCOREBOARD] RAND_REG[1] OK: 6500
[WRITE] SEL=e, DATA=ea15
[SCOREBOARD] RAND_REG[14] OK: ea15
[WRITE] SEL=4, DATA=d94f
[SCOREBOARD] RAND_REG[4] OK: 004f
[WRITE] SEL=9, DATA=f625
[SCOREBOARD] RAND_REG[9] OK: f625
[WRITE] SEL=3, DATA=2f17
[SCOREBOARD] RAND_REG[3] OK: 2f00
[WRITE] SEL=a, DATA=6a87
[SCOREBOARD] RAND_REG[10] OK: 6a87
[WRITE] SEL=6, DATA=8184
[SCOREBOARD] RAND_REG[6] OK: 0084
[WRITE] SEL=d, DATA=46c9
[SCOREBOARD] RAND_REG[13] OK: 46c9
[WRITE] SEL=b, DATA=40e7
[SCOREBOARD] RAND_REG[11] OK: 40e7
[WRITE] SEL=1, DATA=b902
[SCOREBOARD] RAND_REG[1] OK: b900
[WRITE] SEL=b, DATA=11fe
[SCOREBOARD] RAND_REG[11] OK: 11fe
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bancoderegistros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1183.504 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled false [get_files  C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_coverage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\imports\new\bancoderegistros1_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado\banco_de_registros\banco_de_registros.srcs\sim_1\new\bancoderegistros_tb.sv:]
set_property is_enabled false [get_files  C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
WARNING: [VRFC 10-3824] variable 'rand_sel' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:135]
WARNING: [VRFC 10-3824] variable 'rand_val' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:136]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bancoderegistros_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bancoderegistros_tb_behav -key {Behavioral:sim_1:Functional:bancoderegistros_tb} -tclbatch {bancoderegistros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bancoderegistros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

Iniciando simulacion...

=== TEST 1: Reset ===
[OK #0] REG[0]: 0000
[OK #1] REG[1]: 0000
[OK #2] REG[2]: 0000
[OK #3] REG[3]: 0000
[OK #4] REG[4]: 0000
[OK #5] REG[5]: 0000
[OK #6] REG[6]: 0000
[OK #7] REG[7]: 0000
[OK #8] REG[8]: 0000
[OK #9] REG[9]: 0000
[OK #10] REG[10]: 0000
[OK #11] REG[11]: 0000
[OK #12] REG[12]: 0000
[OK #13] REG[13]: 0000
[OK #14] REG[14]: 0000
[OK #15] REG[15]: 0000

=== TEST 2: Operaciones Normales ===
[WRITE] SEL=8, DATA=a210
[OK #0] REG_COMB[0]: a210
[WRITE] SEL=9, DATA=5c6a
[OK #1] REG_COMB[1]: 5c6a
[WRITE] SEL=a, DATA=9ba8
[OK #2] REG_COMB[2]: 9ba8
[WRITE] SEL=b, DATA=002b
[OK #3] REG_COMB[3]: 002b
[WRITE] SEL=4, DATA=7bbf
[OK #4] REG_LOW[0]: 00bf
[WRITE] SEL=5, DATA=17a1
[OK #5] REG_LOW[1]: 00a1
[WRITE] SEL=6, DATA=0d7e
[OK #6] REG_LOW[2]: 007e
[WRITE] SEL=7, DATA=1dcf
[OK #7] REG_LOW[3]: 00cf
[WRITE] SEL=0, DATA=740b
[OK #8] REG_HIGH[0]: 7400
[WRITE] SEL=1, DATA=a926
[OK #9] REG_HIGH[1]: a900
[WRITE] SEL=2, DATA=1dfb
[OK #10] REG_HIGH[2]: 1d00
[WRITE] SEL=3, DATA=efcb
[OK #11] REG_HIGH[3]: ef00

=== TEST 3: Casos Extremos ===
Caso 1: Conflicto RD/WR simultneo
Warning: [MONITOR] Conflicto RD/WR detectado en t=425000
Time: 425 ns  Iteration: 0  Process: /bancoderegistros_tb/Always167_29  Scope: bancoderegistros_tb  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 169
Warning: Conflicto RD/WR simultneo en ciclo               425000
Time: 425 ns  Iteration: 0  Process: /bancoderegistros_tb/dut/Always94_14  Scope: bancoderegistros_tb.dut  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sources_1/new/bancoderegistros.v Line: 96
Caso 2: Escritura durante reset
Warning: [MONITOR] Conflicto RD/WR detectado en t=435000
Time: 435 ns  Iteration: 0  Process: /bancoderegistros_tb/Always167_29  Scope: bancoderegistros_tb  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 169
Warning: Conflicto RD/WR simultneo en ciclo               435000
Time: 435 ns  Iteration: 0  Process: /bancoderegistros_tb/dut/Always94_14  Scope: bancoderegistros_tb.dut  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sources_1/new/bancoderegistros.v Line: 96
Caso 3: Seleccin invlida

=== TEST 4: Pruebas Aleatorias ===
=== PRUEBA ALEATORIA #0 ===
[WRITE] SEL=0, DATA=2b79
[OK #0] RAND_SEL=0: 2b00
=== PRUEBA ALEATORIA #1 ===
[WRITE] SEL=9, DATA=09ab
[OK #1] RAND_SEL=9: 09ab
=== PRUEBA ALEATORIA #2 ===
[WRITE] SEL=9, DATA=beb4
[OK #2] RAND_SEL=9: beb4
=== PRUEBA ALEATORIA #3 ===
[WRITE] SEL=5, DATA=b9fd
[OK #3] RAND_SEL=5: 00fd
=== PRUEBA ALEATORIA #4 ===
[WRITE] SEL=4, DATA=c4da
[OK #4] RAND_SEL=4: 00da
=== PRUEBA ALEATORIA #5 ===
[WRITE] SEL=9, DATA=66c5
[OK #5] RAND_SEL=9: 66c5
=== PRUEBA ALEATORIA #6 ===
[WRITE] SEL=2, DATA=a37a
[OK #6] RAND_SEL=2: a300
=== PRUEBA ALEATORIA #7 ===
[WRITE] SEL=a, DATA=223e
[OK #7] RAND_SEL=10: 223e
=== PRUEBA ALEATORIA #8 ===
[WRITE] SEL=8, DATA=e46b
[OK #8] RAND_SEL=8: e46b
=== PRUEBA ALEATORIA #9 ===
[WRITE] SEL=7, DATA=ebe2
[OK #9] RAND_SEL=7: 00e2
=== PRUEBA ALEATORIA #10 ===
[WRITE] SEL=1, DATA=a9c5
[OK #10] RAND_SEL=1: a900
=== PRUEBA ALEATORIA #11 ===
[WRITE] SEL=8, DATA=f039
[OK #11] RAND_SEL=8: f039
=== PRUEBA ALEATORIA #12 ===
[WRITE] SEL=9, DATA=9723
[OK #12] RAND_SEL=9: 9723
=== PRUEBA ALEATORIA #13 ===
[WRITE] SEL=7, DATA=1616
[OK #13] RAND_SEL=7: 0016
=== PRUEBA ALEATORIA #14 ===
[WRITE] SEL=0, DATA=ea3b
[OK #14] RAND_SEL=0: ea00
=== PRUEBA ALEATORIA #15 ===
[WRITE] SEL=0, DATA=cf19
[OK #15] RAND_SEL=0: cf00
=== PRUEBA ALEATORIA #16 ===
[WRITE] SEL=2, DATA=e26b
[OK #16] RAND_SEL=2: e200
=== PRUEBA ALEATORIA #17 ===
[WRITE] SEL=8, DATA=c247
[OK #17] RAND_SEL=8: c247
=== PRUEBA ALEATORIA #18 ===
[WRITE] SEL=3, DATA=eb80
[OK #18] RAND_SEL=3: eb00
=== PRUEBA ALEATORIA #19 ===
[WRITE] SEL=4, DATA=4e05
[OK #19] RAND_SEL=4: 0005
=== PRUEBA ALEATORIA #20 ===
[WRITE] SEL=7, DATA=7690
[OK #20] RAND_SEL=7: 0090
=== PRUEBA ALEATORIA #21 ===
[WRITE] SEL=0, DATA=9a92
[OK #21] RAND_SEL=0: 9a00
=== PRUEBA ALEATORIA #22 ===
[WRITE] SEL=0, DATA=a1ad
[OK #22] RAND_SEL=0: a100
=== PRUEBA ALEATORIA #23 ===
[WRITE] SEL=4, DATA=2ffc
[OK #23] RAND_SEL=4: 00fc
=== PRUEBA ALEATORIA #24 ===
[WRITE] SEL=5, DATA=f8e4
[OK #24] RAND_SEL=5: 00e4
=== PRUEBA ALEATORIA #25 ===
[WRITE] SEL=a, DATA=7a4e
[OK #25] RAND_SEL=10: 7a4e
=== PRUEBA ALEATORIA #26 ===
[WRITE] SEL=9, DATA=b326
[OK #26] RAND_SEL=9: b326
=== PRUEBA ALEATORIA #27 ===
[WRITE] SEL=a, DATA=b2cf
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bancoderegistros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
WARNING: [VRFC 10-3824] variable 'rand_sel' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:135]
WARNING: [VRFC 10-3824] variable 'rand_val' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:136]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:151]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 151, File C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_bancoderegistros_tb_sv
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bancoderegistros_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bancoderegistros_tb_behav -key {Behavioral:sim_1:Functional:bancoderegistros_tb} -tclbatch {bancoderegistros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bancoderegistros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

Iniciando simulacion...

=== TEST 1: Reset ===
[OK #0] REG[0]: 0000
[OK #1] REG[1]: 0000
[OK #2] REG[2]: 0000
[OK #3] REG[3]: 0000
[OK #4] REG[4]: 0000
[OK #5] REG[5]: 0000
[OK #6] REG[6]: 0000
[OK #7] REG[7]: 0000
[OK #8] REG[8]: 0000
[OK #9] REG[9]: 0000
[OK #10] REG[10]: 0000
[OK #11] REG[11]: 0000
[OK #12] REG[12]: 0000
[OK #13] REG[13]: 0000
[OK #14] REG[14]: 0000
[OK #15] REG[15]: 0000

=== TEST 2: Operaciones Normales ===
[WRITE] SEL=8, DATA=a210
[OK #0] REG_COMB[0]: a210
[WRITE] SEL=9, DATA=5c6a
[OK #1] REG_COMB[1]: 5c6a
[WRITE] SEL=a, DATA=9ba8
[OK #2] REG_COMB[2]: 9ba8
[WRITE] SEL=b, DATA=002b
[OK #3] REG_COMB[3]: 002b
[WRITE] SEL=4, DATA=7bbf
[OK #4] REG_LOW[0]: 00bf
[WRITE] SEL=5, DATA=17a1
[OK #5] REG_LOW[1]: 00a1
[WRITE] SEL=6, DATA=0d7e
[OK #6] REG_LOW[2]: 007e
[WRITE] SEL=7, DATA=1dcf
[OK #7] REG_LOW[3]: 00cf
[WRITE] SEL=0, DATA=740b
[OK #8] REG_HIGH[0]: 7400
[WRITE] SEL=1, DATA=a926
[OK #9] REG_HIGH[1]: a900
[WRITE] SEL=2, DATA=1dfb
[OK #10] REG_HIGH[2]: 1d00
[WRITE] SEL=3, DATA=efcb
[OK #11] REG_HIGH[3]: ef00

=== TEST 3: Casos Extremos ===
Caso 1: Conflicto RD/WR simultneo
Warning: [MONITOR] Conflicto RD/WR detectado en t=425000
Time: 425 ns  Iteration: 0  Process: /bancoderegistros_tb/Always172_29  Scope: bancoderegistros_tb  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 174
Warning: Conflicto RD/WR simultneo en ciclo               425000
Time: 425 ns  Iteration: 0  Process: /bancoderegistros_tb/dut/Always94_14  Scope: bancoderegistros_tb.dut  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sources_1/new/bancoderegistros.v Line: 96
Caso 2: Escritura durante reset
Warning: [MONITOR] Conflicto RD/WR detectado en t=435000
Time: 435 ns  Iteration: 0  Process: /bancoderegistros_tb/Always172_29  Scope: bancoderegistros_tb  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 174
Warning: Conflicto RD/WR simultneo en ciclo               435000
Time: 435 ns  Iteration: 0  Process: /bancoderegistros_tb/dut/Always94_14  Scope: bancoderegistros_tb.dut  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sources_1/new/bancoderegistros.v Line: 96
Caso 3: Seleccin invlida

=== TEST 4: Pruebas Aleatorias ===
[WRITE] SEL=0, DATA=2b79
[OK #0] RAND_SEL=0: 2b00
[WRITE] SEL=9, DATA=09ab
[OK #1] RAND_SEL=9: 09ab
[WRITE] SEL=9, DATA=beb4
[OK #2] RAND_SEL=9: beb4
[WRITE] SEL=5, DATA=b9fd
[OK #3] RAND_SEL=5: 00fd
[WRITE] SEL=4, DATA=c4da
[OK #4] RAND_SEL=4: 00da
[WRITE] SEL=9, DATA=66c5
[OK #5] RAND_SEL=9: 66c5
[WRITE] SEL=2, DATA=a37a
[OK #6] RAND_SEL=2: a300
[WRITE] SEL=a, DATA=223e
[OK #7] RAND_SEL=10: 223e
[WRITE] SEL=8, DATA=e46b
[OK #8] RAND_SEL=8: e46b
[WRITE] SEL=7, DATA=ebe2
[OK #9] RAND_SEL=7: 00e2
[WRITE] SEL=1, DATA=a9c5
[OK #10] RAND_SEL=1: a900
[WRITE] SEL=8, DATA=f039
[OK #11] RAND_SEL=8: f039
[WRITE] SEL=9, DATA=9723
[OK #12] RAND_SEL=9: 9723
[WRITE] SEL=7, DATA=1616
[OK #13] RAND_SEL=7: 0016
[WRITE] SEL=0, DATA=ea3b
[OK #14] RAND_SEL=0: ea00
[WRITE] SEL=0, DATA=cf19
[OK #15] RAND_SEL=0: cf00
[WRITE] SEL=2, DATA=e26b
[OK #16] RAND_SEL=2: e200
[WRITE] SEL=8, DATA=c247
[OK #17] RAND_SEL=8: c247
[WRITE] SEL=3, DATA=eb80
[OK #18] RAND_SEL=3: eb00
[WRITE] SEL=4, DATA=4e05
[OK #19] RAND_SEL=4: 0005
[WRITE] SEL=7, DATA=7690
[OK #20] RAND_SEL=7: 0090
[WRITE] SEL=0, DATA=9a92
[OK #21] RAND_SEL=0: 9a00
[WRITE] SEL=0, DATA=a1ad
[OK #22] RAND_SEL=0: a100
[WRITE] SEL=4, DATA=2ffc
[OK #23] RAND_SEL=4: 00fc
[WRITE] SEL=5, DATA=f8e4
[OK #24] RAND_SEL=5: 00e4
[WRITE] SEL=a, DATA=7a4e
[OK #25] RAND_SEL=10: 7a4e
[WRITE] SEL=9, DATA=b326
[OK #26] RAND_SEL=9: b326
[WRITE] SEL=a, DATA=b2cf
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bancoderegistros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1183.504 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'banco2registros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'banco2registros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'banco2registros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'banco2registros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj banco2registros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module banco2registros_tb
WARNING: [VRFC 10-3824] variable 'rand_sel' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:79]
WARNING: [VRFC 10-3824] variable 'rand_val' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:80]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot banco2registros_tb_behav xil_defaultlib.banco2registros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot banco2registros_tb_behav xil_defaultlib.banco2registros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:116]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 116, File C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.banco2registros_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot banco2registros_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "banco2registros_tb_behav -key {Behavioral:sim_1:Functional:banco2registros_tb} -tclbatch {banco2registros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source banco2registros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Iniciando simulacin...

=== TEST 1: Reset ===
[SCOREBOARD] REG[0] OK: 0000
[SCOREBOARD] REG[1] OK: 0000
[SCOREBOARD] REG[2] OK: 0000
[SCOREBOARD] REG[3] OK: 0000
[SCOREBOARD] REG[4] OK: 0000
[SCOREBOARD] REG[5] OK: 0000
[SCOREBOARD] REG[6] OK: 0000
[SCOREBOARD] REG[7] OK: 0000
[SCOREBOARD] REG[8] OK: 0000
[SCOREBOARD] REG[9] OK: 0000
[SCOREBOARD] REG[10] OK: 0000
[SCOREBOARD] REG[11] OK: 0000
[SCOREBOARD] REG[12] OK: 0000
[SCOREBOARD] REG[13] OK: 0000
[SCOREBOARD] REG[14] OK: 0000
[SCOREBOARD] REG[15] OK: 0000

=== TEST 2: Pruebas Aleatorias ===
[SCOREBOARD] RAND[0] OK: ea2b
[SCOREBOARD] RAND[1] OK: ee63
Error: [SCOREBOARD] Error en RAND[2]: Esperado=a649, Obtenido=0049
Time: 235 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
[SCOREBOARD] RAND[3] OK: 4351
[SCOREBOARD] RAND[4] OK: 6756
Error: [SCOREBOARD] Error en RAND[5]: Esperado=4af2, Obtenido=00f2
Time: 295 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
[SCOREBOARD] RAND[6] OK: acc1
Error: [SCOREBOARD] Error en RAND[7]: Esperado=d60c, Obtenido=d600
Time: 335 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
Error: [SCOREBOARD] Error en RAND[8]: Esperado=bff7, Obtenido=00f7
Time: 355 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
[SCOREBOARD] RAND[9] OK: 21b7
[SCOREBOARD] RAND[10] OK: af42
Error: [SCOREBOARD] Error en RAND[11]: Esperado=80d0, Obtenido=8000
Time: 415 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
[SCOREBOARD] RAND[12] OK: 18c1
Error: [SCOREBOARD] Error en RAND[13]: Esperado=dbf2, Obtenido=00f2
Time: 455 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
Error: [SCOREBOARD] Error en RAND[14]: Esperado=9a4a, Obtenido=9a00
Time: 475 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
Error: [SCOREBOARD] Error en RAND[15]: Esperado=373d, Obtenido=3700
Time: 495 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
[SCOREBOARD] RAND[16] OK: ff4a
[SCOREBOARD] RAND[17] OK: 7b0f
Error: [SCOREBOARD] Error en RAND[18]: Esperado=6ff2, Obtenido=00f2
Time: 555 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
[SCOREBOARD] RAND[19] OK: 4ca1
[SCOREBOARD] RAND[20] OK: c57c
Error: [SCOREBOARD] Error en RAND[21]: Esperado=08d2, Obtenido=0800
Time: 615 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
[SCOREBOARD] RAND[22] OK: 79fd
Error: [SCOREBOARD] Error en RAND[23]: Esperado=a4ab, Obtenido=a400
Time: 655 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
[SCOREBOARD] RAND[24] OK: 1d23
[SCOREBOARD] RAND[25] OK: 74e7
Error: [SCOREBOARD] Error en RAND[26]: Esperado=02f0, Obtenido=0200
Time: 715 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
Error: [SCOREBOARD] Error en RAND[27]: Esperado=d699, Obtenido=d600
Time: 735 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
Error: [SCOREBOARD] Error en RAND[28]: Esperado=c710, Obtenido=0010
Time: 755 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
Error: [SCOREBOARD] Error en RAND[29]: Esperado=b734, Obtenido=b700
Time: 775 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
Error: [SCOREBOARD] Error en RAND[30]: Esperado=6514, Obtenido=6500
Time: 795 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
[SCOREBOARD] RAND[31] OK: ea15
Error: [SCOREBOARD] Error en RAND[32]: Esperado=d94f, Obtenido=004f
Time: 835 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
[SCOREBOARD] RAND[33] OK: f625
Error: [SCOREBOARD] Error en RAND[34]: Esperado=2f17, Obtenido=2f00
Time: 875 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
[SCOREBOARD] RAND[35] OK: 6a87
Error: [SCOREBOARD] Error en RAND[36]: Esperado=8184, Obtenido=0084
Time: 915 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
[SCOREBOARD] RAND[37] OK: 46c9
[SCOREBOARD] RAND[38] OK: 40e7
Error: [SCOREBOARD] Error en RAND[39]: Esperado=b902, Obtenido=b900
Time: 975 ns  Iteration: 0  Process: /banco2registros_tb/read_reg  Scope: banco2registros_tb.check_scoreboard  File: C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv Line: 37
[SCOREBOARD] RAND[40] OK: 11fe
INFO: [USF-XSim-96] XSim completed. Design snapshot 'banco2registros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.504 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'banco2registros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'banco2registros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj banco2registros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module banco2registros_tb
WARNING: [VRFC 10-3824] variable 'rand_sel' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:82]
WARNING: [VRFC 10-3824] variable 'rand_val' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:83]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot banco2registros_tb_behav xil_defaultlib.banco2registros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot banco2registros_tb_behav xil_defaultlib.banco2registros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:117]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 117, File C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.banco2registros_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot banco2registros_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "banco2registros_tb_behav -key {Behavioral:sim_1:Functional:banco2registros_tb} -tclbatch {banco2registros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source banco2registros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

Iniciando simulacin...

=== TEST 1: Reset ===
[SCOREBOARD] REG[0] OK (Prueba #-1): 0000
[SCOREBOARD] REG[1] OK (Prueba #-1): 0000
[SCOREBOARD] REG[2] OK (Prueba #-1): 0000
[SCOREBOARD] REG[3] OK (Prueba #-1): 0000
[SCOREBOARD] REG[4] OK (Prueba #-1): 0000
[SCOREBOARD] REG[5] OK (Prueba #-1): 0000
[SCOREBOARD] REG[6] OK (Prueba #-1): 0000
[SCOREBOARD] REG[7] OK (Prueba #-1): 0000
[SCOREBOARD] REG[8] OK (Prueba #-1): 0000
[SCOREBOARD] REG[9] OK (Prueba #-1): 0000
[SCOREBOARD] REG[10] OK (Prueba #-1): 0000
[SCOREBOARD] REG[11] OK (Prueba #-1): 0000
[SCOREBOARD] REG[12] OK (Prueba #-1): 0000
[SCOREBOARD] REG[13] OK (Prueba #-1): 0000
[SCOREBOARD] REG[14] OK (Prueba #-1): 0000
[SCOREBOARD] REG[15] OK (Prueba #-1): 0000

=== TEST 2: Pruebas Aleatorias ===
[SCOREBOARD] REG[11] OK (Prueba #0): ea2b
[SCOREBOARD] REG[4] OK (Prueba #1): 007a
[SCOREBOARD] REG[8] OK (Prueba #2): ee63
[SCOREBOARD] REG[2] OK (Prueba #3): b200
[SCOREBOARD] REG[6] OK (Prueba #4): 0049
[SCOREBOARD] REG[6] OK (Prueba #5): 0073
[SCOREBOARD] REG[13] OK (Prueba #6): 4351
[SCOREBOARD] REG[0] OK (Prueba #7): a000
[SCOREBOARD] REG[12] OK (Prueba #8): 6756
[SCOREBOARD] REG[14] OK (Prueba #9): baf3
[SCOREBOARD] REG[4] OK (Prueba #10): 00f2
[SCOREBOARD] REG[4] OK (Prueba #11): 00f4
[SCOREBOARD] REG[15] OK (Prueba #12): acc1
[SCOREBOARD] REG[6] OK (Prueba #13): 00c4
[SCOREBOARD] REG[3] OK (Prueba #14): d600
[SCOREBOARD] REG[15] OK (Prueba #15): 7c54
[SCOREBOARD] REG[7] OK (Prueba #16): 00f7
[SCOREBOARD] REG[7] OK (Prueba #17): 00d3
[SCOREBOARD] REG[14] OK (Prueba #18): 21b7
[SCOREBOARD] REG[9] OK (Prueba #19): 4c1e
[SCOREBOARD] REG[9] OK (Prueba #20): af42
[SCOREBOARD] REG[7] OK (Prueba #21): 0048
[SCOREBOARD] REG[3] OK (Prueba #22): 8000
[SCOREBOARD] REG[2] OK (Prueba #23): c900
[SCOREBOARD] REG[9] OK (Prueba #24): 18c1
[SCOREBOARD] REG[11] OK (Prueba #25): a6bb
[SCOREBOARD] REG[7] OK (Prueba #26): 00f2
[SCOREBOARD] REG[13] OK (Prueba #27): 66b2
[SCOREBOARD] REG[3] OK (Prueba #28): 9a00
[SCOREBOARD] REG[3] OK (Prueba #29): dd00
[SCOREBOARD] REG[3] OK (Prueba #30): 3700
[SCOREBOARD] REG[1] OK (Prueba #31): bc00
[SCOREBOARD] REG[12] OK (Prueba #32): ff4a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'banco2registros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'banco2registros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'banco2registros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj banco2registros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module banco2registros_tb
WARNING: [VRFC 10-3824] variable 'rand_sel' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:82]
WARNING: [VRFC 10-3824] variable 'rand_val' must explicitly be declared as automatic or static [C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv:83]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot banco2registros_tb_behav xil_defaultlib.banco2registros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot banco2registros_tb_behav xil_defaultlib.banco2registros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.banco2registros_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot banco2registros_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "banco2registros_tb_behav -key {Behavioral:sim_1:Functional:banco2registros_tb} -tclbatch {banco2registros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source banco2registros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

Iniciando simulacin...

=== TEST 1: Reset ===
[SCOREBOARD] REG[0] OK (Prueba #-1): 0000
[SCOREBOARD] REG[1] OK (Prueba #-1): 0000
[SCOREBOARD] REG[2] OK (Prueba #-1): 0000
[SCOREBOARD] REG[3] OK (Prueba #-1): 0000
[SCOREBOARD] REG[4] OK (Prueba #-1): 0000
[SCOREBOARD] REG[5] OK (Prueba #-1): 0000
[SCOREBOARD] REG[6] OK (Prueba #-1): 0000
[SCOREBOARD] REG[7] OK (Prueba #-1): 0000
[SCOREBOARD] REG[8] OK (Prueba #-1): 0000
[SCOREBOARD] REG[9] OK (Prueba #-1): 0000
[SCOREBOARD] REG[10] OK (Prueba #-1): 0000
[SCOREBOARD] REG[11] OK (Prueba #-1): 0000
[SCOREBOARD] REG[12] OK (Prueba #-1): 0000
[SCOREBOARD] REG[13] OK (Prueba #-1): 0000
[SCOREBOARD] REG[14] OK (Prueba #-1): 0000
[SCOREBOARD] REG[15] OK (Prueba #-1): 0000

=== TEST 2: Pruebas Aleatorias ===
[SCOREBOARD] REG[11] OK (Prueba #0): ea2b
[SCOREBOARD] REG[4] OK (Prueba #1): 007a
[SCOREBOARD] REG[8] OK (Prueba #2): ee63
[SCOREBOARD] REG[2] OK (Prueba #3): b200
[SCOREBOARD] REG[6] OK (Prueba #4): 0049
[SCOREBOARD] REG[6] OK (Prueba #5): 0073
[SCOREBOARD] REG[13] OK (Prueba #6): 4351
[SCOREBOARD] REG[0] OK (Prueba #7): a000
[SCOREBOARD] REG[12] OK (Prueba #8): 6756
[SCOREBOARD] REG[14] OK (Prueba #9): baf3
[SCOREBOARD] REG[4] OK (Prueba #10): 00f2
[SCOREBOARD] REG[4] OK (Prueba #11): 00f4
[SCOREBOARD] REG[15] OK (Prueba #12): acc1
[SCOREBOARD] REG[6] OK (Prueba #13): 00c4
[SCOREBOARD] REG[3] OK (Prueba #14): d600
[SCOREBOARD] REG[15] OK (Prueba #15): 7c54
[SCOREBOARD] REG[7] OK (Prueba #16): 00f7
[SCOREBOARD] REG[7] OK (Prueba #17): 00d3
[SCOREBOARD] REG[14] OK (Prueba #18): 21b7
[SCOREBOARD] REG[9] OK (Prueba #19): 4c1e
[SCOREBOARD] REG[9] OK (Prueba #20): af42
[SCOREBOARD] REG[7] OK (Prueba #21): 0048
[SCOREBOARD] REG[3] OK (Prueba #22): 8000
[SCOREBOARD] REG[2] OK (Prueba #23): c900
[SCOREBOARD] REG[9] OK (Prueba #24): 18c1
[SCOREBOARD] REG[11] OK (Prueba #25): a6bb
[SCOREBOARD] REG[7] OK (Prueba #26): 00f2
[SCOREBOARD] REG[13] OK (Prueba #27): 66b2
[SCOREBOARD] REG[3] OK (Prueba #28): 9a00
[SCOREBOARD] REG[3] OK (Prueba #29): dd00
[SCOREBOARD] REG[3] OK (Prueba #30): 3700
[SCOREBOARD] REG[1] OK (Prueba #31): bc00
[SCOREBOARD] REG[12] OK (Prueba #32): ff4a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'banco2registros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.504 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled false [get_files  C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv]
set_property is_enabled true [get_files  C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv]
set_property is_enabled true [get_files  C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv]
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_scoreboard
Compiling module xil_defaultlib.bancoderegistros_coverage
Compiling module xil_defaultlib.bancoderegistros_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bancoderegistros_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bancoderegistros_tb_behav -key {Behavioral:sim_1:Functional:bancoderegistros_tb} -tclbatch {bancoderegistros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bancoderegistros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

Iniciando simulacion...
[SCOREBOARD] Modelo reseteado

=== TEST 1: Reset ===
[SCOREBOARD] Modelo reseteado
[SCOREBOARD] REG[0] OK: 0000
[SCOREBOARD] REG[1] OK: 0000
[SCOREBOARD] REG[2] OK: 0000
[SCOREBOARD] REG[3] OK: 0000
[SCOREBOARD] REG[4] OK: 0000
[SCOREBOARD] REG[5] OK: 0000
[SCOREBOARD] REG[6] OK: 0000
[SCOREBOARD] REG[7] OK: 0000
[SCOREBOARD] REG[8] OK: 0000
[SCOREBOARD] REG[9] OK: 0000
[SCOREBOARD] REG[a] OK: 0000
[SCOREBOARD] REG[b] OK: 0000
[SCOREBOARD] REG[c] OK: 0000
[SCOREBOARD] REG[d] OK: 0000
[SCOREBOARD] REG[e] OK: 0000
[SCOREBOARD] REG[f] OK: 0000

=== TEST 2: Operaciones Aleatorias (100 pruebas) ===

=== Prueba 1 ===
[SCOREBOARD] REG[a] OK: 0000
[WRITE] SEL=8, DATA=824d
[AX] Combinacin correcta: 824d = 824d
[WRITE] SEL=9, DATA=45d5
[BX] Combinacin correcta: 45d5 = 45d5
[WRITE] SEL=a, DATA=8ab2
[CX] Combinacin correcta: 8ab2 = 8ab2
[WRITE] SEL=b, DATA=5af4
[DX] Combinacin correcta: 5af4 = 5af4

=== Prueba 2 ===
[WRITE] SEL=1, DATA=89d8

=== Prueba 3 ===
[WRITE] SEL=3, DATA=1dbb

=== Prueba 4 ===
[WRITE] SEL=9, DATA=1a8c

=== Prueba 5 ===
[WRITE] SEL=e, DATA=5c42

=== Prueba 6 ===
[WRITE] SEL=3, DATA=798f

=== Prueba 7 ===
[WRITE] SEL=f, DATA=4bd9

=== Prueba 8 ===
[WRITE] SEL=c, DATA=cd58

=== Prueba 9 ===
[WRITE] SEL=2, DATA=22e4

=== Prueba 10 ===
[WRITE] SEL=e, DATA=527d

=== Prueba 11 ===
[WRITE] SEL=e, DATA=8beb

=== Prueba 12 ===
[WRITE] SEL=c, DATA=2d97

=== Prueba 13 ===
[SCOREBOARD] REG[d] OK: 0000

=== Prueba 14 ===
[WRITE] SEL=8, DATA=9c7f

=== Prueba 15 ===
[WRITE] SEL=e, DATA=05ca

=== Prueba 16 ===
[WRITE] SEL=f, DATA=5005

=== Prueba 17 ===
[WRITE] SEL=1, DATA=4b22

=== Prueba 18 ===
[WRITE] SEL=9, DATA=afdd

=== Prueba 19 ===
[SCOREBOARD] REG[b] OK: 79f4

=== Prueba 20 ===
[WRITE] SEL=b, DATA=0f4f

=== Prueba 21 ===
[SCOREBOARD] REG[d] OK: 0000
[WRITE] SEL=8, DATA=c18f
[AX] Combinacin correcta: c18f = c18f
[WRITE] SEL=9, DATA=fcf6
[BX] Combinacin correcta: fcf6 = fcf6
[WRITE] SEL=a, DATA=a400
[CX] Combinacin correcta: a400 = a400
[WRITE] SEL=b, DATA=96b1
[DX] Combinacin correcta: 96b1 = 96b1

=== Prueba 22 ===
[SCOREBOARD] REG[7] OK: 00b1

=== Prueba 23 ===
[WRITE] SEL=b, DATA=3512

=== Prueba 24 ===
[WRITE] SEL=3, DATA=8f2e

=== Prueba 25 ===
[WRITE] SEL=0, DATA=b73e

=== Prueba 26 ===
[WRITE] SEL=f, DATA=3e4b

=== Prueba 27 ===
[WRITE] SEL=0, DATA=c25f

=== Prueba 28 ===
[WRITE] SEL=9, DATA=97b5

=== Prueba 29 ===
[WRITE] SEL=8, DATA=33a5

=== Prueba 30 ===
[SCOREBOARD] REG[4] OK: 00a5

=== Prueba 31 ===
[WRITE] SEL=0, DATA=420a

=== Prueba 32 ===
[SCOREBOARD] REG[c] OK: 2d97

=== Prueba 33 ===
[WRITE] SEL=3, DATA=8f8e

=== Prueba 34 ===
[WRITE] SEL=5, DATA=6e2d

=== Prueba 35 ===
[SCOREBOARD] REG[9] OK: 972d

=== Prueba 36 ===
[WRITE] SEL=1, DATA=78d2

=== Prueba 37 ===
[WRITE] SEL=a, DATA=99ad

=== Prueba 38 ===
[WRITE] SEL=5, DATA=79dc

=== Prueba 39 ===
[WRITE] SEL=6, DATA=b9e9

=== Prueba 40 ===
[WRITE] SEL=c, DATA=13e2

=== Prueba 41 ===
[WRITE] SEL=7, DATA=68b0
[WRITE] SEL=8, DATA=73d3
[AX] Combinacin correcta: 73d3 = 73d3
[WRITE] SEL=9, DATA=97a0
[BX] Combinacin correcta: 97a0 = 97a0
[WRITE] SEL=a, DATA=4c6a
[CX] Combinacin correcta: 4c6a = 4c6a
[WRITE] SEL=b, DATA=acaf
[DX] Combinacin correcta: acaf = acaf

=== Prueba 42 ===
[SCOREBOARD] REG[a] OK: 4c6a

=== Prueba 43 ===
[SCOREBOARD] REG[e] OK: 05ca

=== Prueba 44 ===
[WRITE] SEL=1, DATA=04da

=== Prueba 45 ===
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bancoderegistros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1183.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_scoreboard
Compiling module xil_defaultlib.bancoderegistros_coverage
Compiling module xil_defaultlib.bancoderegistros_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bancoderegistros_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bancoderegistros_tb_behav -key {Behavioral:sim_1:Functional:bancoderegistros_tb} -tclbatch {bancoderegistros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bancoderegistros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

Iniciando simulacion...
[SCOREBOARD] Modelo reseteado

=== TEST 1: Reset ===
[SCOREBOARD] Modelo reseteado
[SCOREBOARD] REG[0] OK: 0000
[SCOREBOARD] REG[1] OK: 0000
[SCOREBOARD] REG[2] OK: 0000
[SCOREBOARD] REG[3] OK: 0000
[SCOREBOARD] REG[4] OK: 0000
[SCOREBOARD] REG[5] OK: 0000
[SCOREBOARD] REG[6] OK: 0000
[SCOREBOARD] REG[7] OK: 0000
[SCOREBOARD] REG[8] OK: 0000
[SCOREBOARD] REG[9] OK: 0000
[SCOREBOARD] REG[a] OK: 0000
[SCOREBOARD] REG[b] OK: 0000
[SCOREBOARD] REG[c] OK: 0000
[SCOREBOARD] REG[d] OK: 0000
[SCOREBOARD] REG[e] OK: 0000
[SCOREBOARD] REG[f] OK: 0000

=== TEST 2: Operaciones Aleatorias (100 pruebas) ===

=== Prueba 1 ===
[SCOREBOARD] REG[a] OK: 0000

=== Prueba 2 ===
[WRITE] SEL=4, DATA=8ab2

=== Prueba 3 ===
[WRITE] SEL=c, DATA=1f44

=== Prueba 4 ===
[WRITE] SEL=a, DATA=366d

=== Prueba 5 ===
[SCOREBOARD] REG[5] OK: 0000

=== Prueba 6 ===
[WRITE] SEL=1, DATA=71db

=== Prueba 7 ===
[WRITE] SEL=5, DATA=80a3

=== Prueba 8 ===
[SCOREBOARD] REG[7] OK: 0000

=== Prueba 9 ===
[WRITE] SEL=f, DATA=4bd9

=== Prueba 10 ===
[WRITE] SEL=c, DATA=cd58

=== Prueba 11 ===
[WRITE] SEL=2, DATA=22e4

=== Prueba 12 ===
[WRITE] SEL=e, DATA=527d

=== Prueba 13 ===
[WRITE] SEL=e, DATA=8beb

=== Prueba 14 ===
[WRITE] SEL=c, DATA=2d97

=== Prueba 15 ===
[SCOREBOARD] REG[d] OK: 0000

=== Prueba 16 ===
[WRITE] SEL=8, DATA=9c7f

=== Prueba 17 ===
[WRITE] SEL=e, DATA=05ca

=== Prueba 18 ===
[WRITE] SEL=f, DATA=5005

=== Prueba 19 ===
[WRITE] SEL=1, DATA=4b22

=== Prueba 20 ===
[WRITE] SEL=9, DATA=afdd

=== Prueba 21 ===
[SCOREBOARD] REG[b] OK: 0000
[WRITE] SEL=8, DATA=65da
[AX] Combinacin correcta: 65da = 65da
[WRITE] SEL=9, DATA=b086
[BX] Combinacin correcta: b086 = b086
[WRITE] SEL=a, DATA=0f4f
[CX] Combinacin correcta: 0f4f = 0f4f
[WRITE] SEL=b, DATA=3b82
[DX] Combinacin correcta: 3b82 = 3b82

=== Prueba 22 ===
[WRITE] SEL=c, DATA=fcf6

=== Prueba 23 ===
[WRITE] SEL=9, DATA=01f6

=== Prueba 24 ===
[WRITE] SEL=6, DATA=bd5d

=== Prueba 25 ===
[SCOREBOARD] REG[c] OK: fcf6

=== Prueba 26 ===
[SCOREBOARD] REG[8] OK: 65da

=== Prueba 27 ===
[WRITE] SEL=0, DATA=b73e

=== Prueba 28 ===
[WRITE] SEL=f, DATA=3e4b

=== Prueba 29 ===
[WRITE] SEL=0, DATA=c25f

=== Prueba 30 ===
[WRITE] SEL=9, DATA=97b5

=== Prueba 31 ===
[WRITE] SEL=8, DATA=33a5

=== Prueba 32 ===
[SCOREBOARD] REG[4] OK: 00a5

=== Prueba 33 ===
[WRITE] SEL=0, DATA=420a

=== Prueba 34 ===
[SCOREBOARD] REG[c] OK: fcf6

=== Prueba 35 ===
[WRITE] SEL=3, DATA=8f8e

=== Prueba 36 ===
[WRITE] SEL=5, DATA=6e2d

=== Prueba 37 ===
[SCOREBOARD] REG[9] OK: 972d

=== Prueba 38 ===
[WRITE] SEL=1, DATA=78d2

=== Prueba 39 ===
[WRITE] SEL=a, DATA=99ad

=== Prueba 40 ===
[WRITE] SEL=5, DATA=79dc

=== Prueba 41 ===
[WRITE] SEL=6, DATA=b9e9
[WRITE] SEL=8, DATA=bf6a
[AX] Combinacin correcta: bf6a = bf6a
[WRITE] SEL=9, DATA=cd56
[BX] Combinacin correcta: cd56 = cd56
[WRITE] SEL=a, DATA=13e2
[CX] Combinacin correcta: 13e2 = 13e2
[WRITE] SEL=b, DATA=6f89
[DX] Combinacin correcta: 6f89 = 6f89

=== Prueba 42 ===
[WRITE] SEL=6, DATA=73d3

=== Prueba 43 ===
[WRITE] SEL=4, DATA=acaf

=== Prueba 44 ===
[SCOREBOARD] REG[a] OK: 13d3

=== Prueba 45 ===
[SCOREBOARD] REG[e] OK: 05ca

=== Prueba 46 ===
[WRITE] SEL=1, DATA=04da

=== Prueba 47 ===
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bancoderegistros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_scoreboard
Compiling module xil_defaultlib.bancoderegistros_coverage
Compiling module xil_defaultlib.bancoderegistros_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bancoderegistros_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bancoderegistros_tb_behav -key {Behavioral:sim_1:Functional:bancoderegistros_tb} -tclbatch {bancoderegistros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bancoderegistros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

Iniciando simulacion...
[SCOREBOARD] Modelo reseteado
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bancoderegistros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bancoderegistros_tb_behav -key {Behavioral:sim_1:Functional:bancoderegistros_tb} -tclbatch {bancoderegistros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bancoderegistros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

Iniciando simulacion...
[SCOREBOARD] Modelo reseteado
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bancoderegistros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bancoderegistros_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bancoderegistros_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj bancoderegistros_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_coverage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_coverage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/banco_de_registros/banco_de_registros.srcs/sim_1/new/bancoderegistros_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bancoderegistros_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bancoderegistros_tb_behav xil_defaultlib.bancoderegistros_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificadorwr
Compiling module xil_defaultlib.registro8bits
Compiling module xil_defaultlib.registro16bits
Compiling module xil_defaultlib.registros
Compiling module xil_defaultlib.multiplexor16x16
Compiling module xil_defaultlib.triestado
Compiling module xil_defaultlib.bancoderegistros
Compiling module xil_defaultlib.bancoderegistros_scoreboard
Compiling module xil_defaultlib.bancoderegistros_coverage
Compiling module xil_defaultlib.bancoderegistros_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bancoderegistros_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/banco_de_registros/banco_de_registros.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bancoderegistros_tb_behav -key {Behavioral:sim_1:Functional:bancoderegistros_tb} -tclbatch {bancoderegistros_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bancoderegistros_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

Iniciando simulacion...
[SCOREBOARD] Modelo reseteado

=== TEST 1: Reset ===
[SCOREBOARD] Modelo reseteado
[SCOREBOARD] REG[0] OK: 0000
[SCOREBOARD] REG[1] OK: 0000
[SCOREBOARD] REG[2] OK: 0000
[SCOREBOARD] REG[3] OK: 0000
[SCOREBOARD] REG[4] OK: 0000
[SCOREBOARD] REG[5] OK: 0000
[SCOREBOARD] REG[6] OK: 0000
[SCOREBOARD] REG[7] OK: 0000
[SCOREBOARD] REG[8] OK: 0000
[SCOREBOARD] REG[9] OK: 0000
[SCOREBOARD] REG[a] OK: 0000
[SCOREBOARD] REG[b] OK: 0000
[SCOREBOARD] REG[c] OK: 0000
[SCOREBOARD] REG[d] OK: 0000
[SCOREBOARD] REG[e] OK: 0000
[SCOREBOARD] REG[f] OK: 0000

=== TEST 2: Operaciones Aleatorias (100 pruebas) ===

=== Prueba 1 ===
[SCOREBOARD] REG[a] OK: 0000

=== Prueba 2 ===
[WRITE] SEL=4, DATA=8ab2

=== Prueba 3 ===
[WRITE] SEL=c, DATA=1f44

=== Prueba 4 ===
[WRITE] SEL=a, DATA=366d

=== Prueba 5 ===
[SCOREBOARD] REG[5] OK: 0000

=== Prueba 6 ===
[WRITE] SEL=1, DATA=71db

=== Prueba 7 ===
[WRITE] SEL=5, DATA=80a3

=== Prueba 8 ===
[SCOREBOARD] REG[7] OK: 0000

=== Prueba 9 ===
[WRITE] SEL=f, DATA=4bd9

=== Prueba 10 ===
[WRITE] SEL=c, DATA=cd58

=== Prueba 11 ===
[WRITE] SEL=2, DATA=22e4

=== Prueba 12 ===
[WRITE] SEL=e, DATA=527d

=== Prueba 13 ===
[WRITE] SEL=e, DATA=8beb

=== Prueba 14 ===
[WRITE] SEL=c, DATA=2d97

=== Prueba 15 ===
[SCOREBOARD] REG[d] OK: 0000

=== Prueba 16 ===
[WRITE] SEL=8, DATA=9c7f

=== Prueba 17 ===
[WRITE] SEL=e, DATA=05ca

=== Prueba 18 ===
[WRITE] SEL=f, DATA=5005

=== Prueba 19 ===
[WRITE] SEL=1, DATA=4b22

=== Prueba 20 ===
[WRITE] SEL=9, DATA=afdd

=== Prueba 21 ===
[SCOREBOARD] REG[b] OK: 0000
[WRITE] SEL=8, DATA=65da
[AX] Combinacin correcta: 65da = 65da
[WRITE] SEL=9, DATA=b086
[BX] Combinacin correcta: b086 = b086
[WRITE] SEL=a, DATA=0f4f
[CX] Combinacin correcta: 0f4f = 0f4f
[WRITE] SEL=b, DATA=3b82
[DX] Combinacin correcta: 3b82 = 3b82

=== Prueba 22 ===
[WRITE] SEL=c, DATA=fcf6

=== Prueba 23 ===
[WRITE] SEL=9, DATA=01f6

=== Prueba 24 ===
[WRITE] SEL=6, DATA=bd5d

=== Prueba 25 ===
[SCOREBOARD] REG[c] OK: fcf6

=== Prueba 26 ===
[SCOREBOARD] REG[8] OK: 65da

=== Prueba 27 ===
[WRITE] SEL=0, DATA=b73e

=== Prueba 28 ===
[WRITE] SEL=f, DATA=3e4b

=== Prueba 29 ===
[WRITE] SEL=0, DATA=c25f

=== Prueba 30 ===
[WRITE] SEL=9, DATA=97b5

=== Prueba 31 ===
[WRITE] SEL=8, DATA=33a5

=== Prueba 32 ===
[SCOREBOARD] REG[4] OK: 00a5

=== Prueba 33 ===
[WRITE] SEL=0, DATA=420a

=== Prueba 34 ===
[SCOREBOARD] REG[c] OK: fcf6

=== Prueba 35 ===
[WRITE] SEL=3, DATA=8f8e

=== Prueba 36 ===
[WRITE] SEL=5, DATA=6e2d

=== Prueba 37 ===
[SCOREBOARD] REG[9] OK: 972d

=== Prueba 38 ===
[WRITE] SEL=1, DATA=78d2

=== Prueba 39 ===
[WRITE] SEL=a, DATA=99ad

=== Prueba 40 ===
[WRITE] SEL=5, DATA=79dc

=== Prueba 41 ===
[WRITE] SEL=6, DATA=b9e9
[WRITE] SEL=8, DATA=bf6a
[AX] Combinacin correcta: bf6a = bf6a
[WRITE] SEL=9, DATA=cd56
[BX] Combinacin correcta: cd56 = cd56
[WRITE] SEL=a, DATA=13e2
[CX] Combinacin correcta: 13e2 = 13e2
[WRITE] SEL=b, DATA=6f89
[DX] Combinacin correcta: 6f89 = 6f89

=== Prueba 42 ===
[WRITE] SEL=6, DATA=73d3

=== Prueba 43 ===
[WRITE] SEL=4, DATA=acaf

=== Prueba 44 ===
[SCOREBOARD] REG[a] OK: 13d3

=== Prueba 45 ===
[SCOREBOARD] REG[e] OK: 05ca

=== Prueba 46 ===
[WRITE] SEL=1, DATA=04da

=== Prueba 47 ===
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bancoderegistros_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 22:57:49 2025...
