
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.195146                       # Number of seconds simulated
sim_ticks                                3195145973000                       # Number of ticks simulated
final_tick                               3195145973000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1500119                       # Simulator instruction rate (inst/s)
host_op_rate                                  1707849                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2558812196                       # Simulator tick rate (ticks/s)
host_mem_usage                                 879712                       # Number of bytes of host memory used
host_seconds                                  1248.68                       # Real time elapsed on the host
sim_insts                                  1873173642                       # Number of instructions simulated
sim_ops                                    2132561985                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu4.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu5.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu6.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu7.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           356                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu2.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu3.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu4.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu5.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu6.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu7.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          356                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu4.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu5.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu6.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu7.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             89                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu4.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu5.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu6.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu7.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total              111                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst            6                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu2.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu3.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu4.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu5.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu6.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu7.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total          111                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu4.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu5.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu6.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu7.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total             111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::realview.ide       316096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker        74688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker        65984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst        4994212                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       39462256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker        64640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker        66368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1672224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       15862843                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker        91328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker        93696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst      161862580                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       68124951                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker        25024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker        31552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst      321177336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data      112709187                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker        74112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker        71744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst      482365588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data      173546679                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker        23296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker        15936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst      640633312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data      217462011                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker        61440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker        56768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst      802121088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data      281371803                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker        75328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker        78656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst      961708744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data      335425436                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4621786906                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      4994212                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1672224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst    161862580                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst    321177336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst    482365588                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst    640633312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst    802121088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst    961708744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    3376535084                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     95813120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide     10927616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data        18064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu4.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu5.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu6.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu7.data           40                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       106759164                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::realview.ide         4939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker         1167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker         1031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst           86488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          617225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker         1010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker         1037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           26286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          247888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker         1427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker         1464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst        40034890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data        13566360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker          391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker          493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst        80035944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data        26766909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker         1158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker         1121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst       120055747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data        40217907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker          364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker          249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst       160033168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data        53405580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker          960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker          887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst       200062182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data        66906093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker         1177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker         1229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst       240061501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data        80252595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1122396867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1497080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide       170744                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data           4522                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu4.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu5.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu6.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu7.data             10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1672440                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::realview.ide          98930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker        23375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        20651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           1563062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          12350690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker        20231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        20772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            523364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4964669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker        28583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker        29324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          50658900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          21321389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker         7832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker         9875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         100520395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          35275129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker        23195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker        22454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst         150968247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          54315728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker         7291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker         4988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst         200502048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          68060118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker        19229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker        17767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst         251043644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          88062269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker        23576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker        24617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst         300990550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data         104979691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1446502584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1563062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       523364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     50658900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    100520395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst    150968247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst    200502048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst    251043644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst    300990550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1056770211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        29987087                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       3420068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data             5654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu4.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu5.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu6.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu7.data               13                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33412922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        29987087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       3518998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        23375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        20651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1563062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         12356343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker        20231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        20772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           523364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4964686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker        28583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker        29324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         50658900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         21321406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker         7832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker         9875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        100520395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         35275146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker        23195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker        22454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst        150968247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         54315745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker         7291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker         4988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst        200502048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         68060135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker        19229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker        17767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst        251043644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         88062286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker        23576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker        24617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst        300990550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data        104979703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1479915506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   3088449631250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    106692820000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        208691155920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        208691155920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         69118481295                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         69118481295                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1856455215750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1856455215750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2134264852965                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2134264852965                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq         1140583285                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp        1140583303                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             49736                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            49736                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          4150411                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFReq               18                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFResp              18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          299581                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        212648                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         512229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2335349                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2335349                       # Transaction distribution
system.tol2bus.trans_dist::LoadLockedReq           18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondReq            18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondResp           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      7039290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5014829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       148148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       388934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3643696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2713290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       108792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       235572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     83506224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     29622401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       133392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       297264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side    161991674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     54605243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       147368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       282762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side    243789172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side     82497315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side       216448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       480684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side    321446644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side    107896991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        55734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       143200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side    402864674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side    135752777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side       109242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       242808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side    482994496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side    162385407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side        97980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       259266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            2291111717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    224715960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    183172896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       296296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       777868                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    116587472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     96935636                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       217584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       471144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    271828068                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    161620820                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       266784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       594528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    382609768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    153158174                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side       294736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       565524                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side    600050564                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    251416171                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side       432896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       961368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side    684802448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    257628481                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side       111468                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       286400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side    889810288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side    354956326                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side       218484                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       485616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side   1053595832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side    407583382                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side       195960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       518532                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6097167474                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          181762                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         27511824                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.006503                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080376                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              27332928     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::48                178896      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27511824                       # Request fanout histogram
system.membus.trans_dist::ReadReq          1121281139                       # Transaction distribution
system.membus.trans_dist::ReadResp         1121281157                       # Transaction distribution
system.membus.trans_dist::WriteReq              49736                       # Transaction distribution
system.membus.trans_dist::WriteResp             49736                       # Transaction distribution
system.membus.trans_dist::Writeback           1497080                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                18                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               18                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       170744                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       170744                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           304555                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         209335                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          140820                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1296690                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1173738                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            18                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             18                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            18                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       357792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       357792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       157478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.nvmem.port          178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        42286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2247067830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total   2247267772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2247625564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11449344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11449344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       192648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.nvmem.port          356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        84572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4717302358                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   4717579934                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4729029278                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4511197                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4511197    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4511197                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      8                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                      371712                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           314                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2443                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   10927616                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         3184                       # Number of DMA write transactions.
system.l2.tags.replacements                   2179764                       # number of replacements
system.l2.tags.tagsinuse                 32129.832195                       # Cycle average of tags in use
system.l2.tags.total_refs                    14453368                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2179764                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.630703                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3163942500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17230.281836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     3.262780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     0.453418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      4906.410532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      4344.779253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     0.241502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.354697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       531.863426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      3465.082961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     1.293652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     0.489055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       115.665424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        79.577644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     0.351602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     0.402445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        30.493086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        21.014364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker     2.344875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.itb.walker     0.712659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        92.245040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        86.936626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     2.696703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     0.146293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       406.752390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        78.610879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     0.271708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker     0.281033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst       438.296284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       156.500689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.dtb.walker     0.272773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker     0.324926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        78.316258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        53.105385                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.525826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.149732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.132592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.016231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.105746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.003530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.itb.walker     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.002815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.002653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.012413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.002399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.013376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.004776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.002390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.001621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980525                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6867                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14790                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6207                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001251                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921112                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 211243492                       # Number of tag accesses
system.l2.tags.data_accesses                211243492                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker        145304                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker         53411                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst             3433152                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              797644                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker         82129                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker         35599                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst             1795550                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              459106                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker        102941                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker         42985                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst             1718210                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              580932                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker        120457                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker         61765                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst              959881                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              257488                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.dtb.walker        206278                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.itb.walker         92366                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst             1838827                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data              526323                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker         50937                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker         17521                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst              690142                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data              262132                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker         85719                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker         36591                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst             1370143                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data              457984                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker         98741                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker         34170                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst             1435735                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data              447820                       # number of ReadReq hits
system.l2.ReadReq_hits::total                18297983                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4150411                       # number of Writeback hits
system.l2.Writeback_hits::total               4150411                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data             3491                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data             3432                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data             4265                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data             1461                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data             2568                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data             1034                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data             3329                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data             2257                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                21837                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            928                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            399                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            477                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            220                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data            370                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data            119                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data            396                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data            404                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3313                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data            196608                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data            119833                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data            178754                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data             73190                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data            121451                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data             86202                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data            120064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data            115746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1011848                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker         145304                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker          53411                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst              3433152                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               994252                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker          82129                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker          35599                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst              1795550                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               578939                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker         102941                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker          42985                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst              1718210                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               759686                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker         120457                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker          61765                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst               959881                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               330678                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.dtb.walker         206278                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.itb.walker          92366                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst              1838827                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data               647774                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker          50937                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker          17521                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst               690142                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data               348334                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker          85719                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker          36591                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst              1370143                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data               578048                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker          98741                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker          34170                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst              1435735                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data               563566                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19309831                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker        145304                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker         53411                       # number of overall hits
system.l2.overall_hits::cpu0.inst             3433152                       # number of overall hits
system.l2.overall_hits::cpu0.data              994252                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker         82129                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker         35599                       # number of overall hits
system.l2.overall_hits::cpu1.inst             1795550                       # number of overall hits
system.l2.overall_hits::cpu1.data              578939                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker        102941                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker         42985                       # number of overall hits
system.l2.overall_hits::cpu2.inst             1718210                       # number of overall hits
system.l2.overall_hits::cpu2.data              759686                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker        120457                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker         61765                       # number of overall hits
system.l2.overall_hits::cpu3.inst              959881                       # number of overall hits
system.l2.overall_hits::cpu3.data              330678                       # number of overall hits
system.l2.overall_hits::cpu4.dtb.walker        206278                       # number of overall hits
system.l2.overall_hits::cpu4.itb.walker         92366                       # number of overall hits
system.l2.overall_hits::cpu4.inst             1838827                       # number of overall hits
system.l2.overall_hits::cpu4.data              647774                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker         50937                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker         17521                       # number of overall hits
system.l2.overall_hits::cpu5.inst              690142                       # number of overall hits
system.l2.overall_hits::cpu5.data              348334                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker         85719                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker         36591                       # number of overall hits
system.l2.overall_hits::cpu6.inst             1370143                       # number of overall hits
system.l2.overall_hits::cpu6.data              578048                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker         98741                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker         34170                       # number of overall hits
system.l2.overall_hits::cpu7.inst             1435735                       # number of overall hits
system.l2.overall_hits::cpu7.data              563566                       # number of overall hits
system.l2.overall_hits::total                19309831                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker         1167                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker         1031                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst             77471                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data            267359                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker         1010                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker         1037                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst             26118                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             87590                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker         1427                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker         1464                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst             28717                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             85311                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker          391                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker          493                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst             17226                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             33488                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.dtb.walker         1158                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.itb.walker         1121                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst             35710                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             89677                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker          364                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker          249                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst              8344                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data             21811                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker          960                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.itb.walker          887                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst             31206                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data             85957                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.dtb.walker         1177                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.itb.walker         1229                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst             24379                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data             89112                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1024641                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data          18076                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          14204                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          15891                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data           7464                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          11322                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data           7362                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          12669                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          11202                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              98190                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data         3353                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         2811                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         2228                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data         1026                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data         2052                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data          481                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data         1824                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data         2044                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            15819                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data          354075                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data          163872                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data          150906                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data           62294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data          124259                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data           44313                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data          146963                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data          153867                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1200549                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker         1167                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker         1031                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst              77471                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             621434                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker         1010                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker         1037                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst              26118                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data             251462                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker         1427                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker         1464                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst              28717                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data             236217                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker          391                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker          493                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst              17226                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              95782                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.dtb.walker         1158                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.itb.walker         1121                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst              35710                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data             213936                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker          364                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker          249                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst               8344                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data              66124                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker          960                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.itb.walker          887                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst              31206                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data             232920                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.dtb.walker         1177                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.itb.walker         1229                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst              24379                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data             242979                       # number of demand (read+write) misses
system.l2.demand_misses::total                2225190                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker         1167                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker         1031                       # number of overall misses
system.l2.overall_misses::cpu0.inst             77471                       # number of overall misses
system.l2.overall_misses::cpu0.data            621434                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker         1010                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker         1037                       # number of overall misses
system.l2.overall_misses::cpu1.inst             26118                       # number of overall misses
system.l2.overall_misses::cpu1.data            251462                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker         1427                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker         1464                       # number of overall misses
system.l2.overall_misses::cpu2.inst             28717                       # number of overall misses
system.l2.overall_misses::cpu2.data            236217                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker          391                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker          493                       # number of overall misses
system.l2.overall_misses::cpu3.inst             17226                       # number of overall misses
system.l2.overall_misses::cpu3.data             95782                       # number of overall misses
system.l2.overall_misses::cpu4.dtb.walker         1158                       # number of overall misses
system.l2.overall_misses::cpu4.itb.walker         1121                       # number of overall misses
system.l2.overall_misses::cpu4.inst             35710                       # number of overall misses
system.l2.overall_misses::cpu4.data            213936                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker          364                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker          249                       # number of overall misses
system.l2.overall_misses::cpu5.inst              8344                       # number of overall misses
system.l2.overall_misses::cpu5.data             66124                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker          960                       # number of overall misses
system.l2.overall_misses::cpu6.itb.walker          887                       # number of overall misses
system.l2.overall_misses::cpu6.inst             31206                       # number of overall misses
system.l2.overall_misses::cpu6.data            232920                       # number of overall misses
system.l2.overall_misses::cpu7.dtb.walker         1177                       # number of overall misses
system.l2.overall_misses::cpu7.itb.walker         1229                       # number of overall misses
system.l2.overall_misses::cpu7.inst             24379                       # number of overall misses
system.l2.overall_misses::cpu7.data            242979                       # number of overall misses
system.l2.overall_misses::total               2225190                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker       146471                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker        54442                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst         3510623                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data         1065003                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker        83139                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker        36636                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst         1821668                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          546696                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker       104368                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker        44449                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst         1746927                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          666243                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker       120848                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker        62258                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst          977107                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          290976                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.dtb.walker       207436                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.itb.walker        93487                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst         1874537                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          616000                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker        51301                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker        17770                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst          698486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data          283943                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker        86679                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker        37478                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst         1401349                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data          543941                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker        99918                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker        35399                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst         1460114                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data          536932                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            19322624                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4150411                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4150411                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data        21567                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        17636                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        20156                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data         8925                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        13890                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data         8396                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        15998                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        13459                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           120027                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data         4281                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         3210                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         2705                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data         1246                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data         2422                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data          600                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data         2220                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data         2448                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          19132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        550683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data        283705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data        329660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data        135484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data        245710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data        130515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data        267027                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data        269613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2212397                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker       146471                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker        54442                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst          3510623                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data          1615686                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker        83139                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker        36636                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst          1821668                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           830401                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker       104368                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker        44449                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst          1746927                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           995903                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker       120848                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker        62258                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst           977107                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           426460                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.dtb.walker       207436                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.itb.walker        93487                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst          1874537                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           861710                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker        51301                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker        17770                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst           698486                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data           414458                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker        86679                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker        37478                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst          1401349                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data           810968                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker        99918                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker        35399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst          1460114                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data           806545                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21535021                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker       146471                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker        54442                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst         3510623                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data         1615686                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker        83139                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker        36636                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst         1821668                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          830401                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker       104368                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker        44449                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst         1746927                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          995903                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker       120848                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker        62258                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst          977107                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          426460                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.dtb.walker       207436                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.itb.walker        93487                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst         1874537                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          861710                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker        51301                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker        17770                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst          698486                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data          414458                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker        86679                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker        37478                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst         1401349                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data          810968                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker        99918                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker        35399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst         1460114                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data          806545                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21535021                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.007967                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.018938                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.022068                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.251041                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.012148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.028305                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.014337                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.160217                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.013673                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.032937                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.016439                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.128048                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.003235                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.007919                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.017630                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.115089                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.dtb.walker     0.005582                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.itb.walker     0.011991                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.019050                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.145580                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.007095                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.014012                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.011946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.076815                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.011075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.itb.walker     0.023667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.022269                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.158026                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.dtb.walker     0.011780                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.itb.walker     0.034718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.016697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.165965                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.053028                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.838132                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.805398                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.788400                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.836303                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.815119                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.876846                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.791911                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.832306                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.818066                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.783228                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.875701                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.823660                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.823435                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.847234                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.801667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.821622                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.834967                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.826835                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.642974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.577614                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.457763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.459789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.505714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.339524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.550368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.570696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.542646                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.007967                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.018938                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.022068                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.384625                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.012148                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.028305                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.014337                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.302820                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.013673                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.032937                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.016439                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.237189                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.003235                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.007919                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.017630                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.224598                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.dtb.walker     0.005582                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.itb.walker     0.011991                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.019050                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.248269                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.007095                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.014012                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.011946                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.159543                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.011075                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.itb.walker     0.023667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.022269                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.287212                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.dtb.walker     0.011780                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.itb.walker     0.034718                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.016697                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.301259                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.103329                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.007967                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.018938                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.022068                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.384625                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.012148                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.028305                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.014337                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.302820                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.013673                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.032937                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.016439                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.237189                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.003235                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.007919                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.017630                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.224598                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.dtb.walker     0.005582                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.itb.walker     0.011991                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.019050                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.248269                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.007095                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.014012                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.011946                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.159543                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.011075                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.itb.walker     0.023667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.022269                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.287212                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.dtb.walker     0.011780                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.itb.walker     0.034718                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.016697                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.301259                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.103329                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1497080                       # number of writebacks
system.l2.writebacks::total                   1497080                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                51548                       # Transaction distribution
system.iobus.trans_dist::ReadResp               51548                       # Transaction distribution
system.iobus.trans_dist::WriteReq              206087                       # Transaction distribution
system.iobus.trans_dist::WriteResp              35343                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       170744                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        59064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        54352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       157478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       357792                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       357792                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  515270                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        74746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        31391                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       192648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side     11318080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total     11318080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11510728                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    72517622                       # DTB read hits
system.cpu0.dtb.read_misses                    101539                       # DTB read misses
system.cpu0.dtb.write_hits                   51588503                       # DTB write hits
system.cpu0.dtb.write_misses                    11292                       # DTB write misses
system.cpu0.dtb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                   53039                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  7013                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     1574                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                72619161                       # DTB read accesses
system.cpu0.dtb.write_accesses               51599795                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        124106125                       # DTB hits
system.cpu0.dtb.misses                         112831                       # DTB misses
system.cpu0.dtb.accesses                    124218956                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   332311309                       # ITB inst hits
system.cpu0.itb.inst_misses                     39259                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                   29077                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               332350568                       # ITB inst accesses
system.cpu0.itb.hits                        332311309                       # DTB hits
system.cpu0.itb.misses                          39259                       # DTB misses
system.cpu0.itb.accesses                    332350568                       # DTB accesses
system.cpu0.numCycles                      6390295926                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  318055728                       # Number of instructions committed
system.cpu0.committedOps                    387699342                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            341383316                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 35897                       # Number of float alu accesses
system.cpu0.num_func_calls                   30912907                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     43611904                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   341383316                       # number of integer instructions
system.cpu0.num_fp_insts                        35897                       # number of float instructions
system.cpu0.num_int_register_reads          615361161                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         238003926                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               29847                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               6601                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          1168461243                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          149134213                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    127009707                       # number of memory refs
system.cpu0.num_load_insts                   73313417                       # Number of load instructions
system.cpu0.num_store_insts                  53696290                       # Number of store instructions
system.cpu0.num_idle_cycles              5988293664.555336                       # Number of idle cycles
system.cpu0.num_busy_cycles              402002261.444664                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.062908                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.937092                       # Percentage of idle cycles
system.cpu0.Branches                         77217192                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 2684      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                265461868     67.51%     67.51% # Class of executed instruction
system.cpu0.op_class::IntMult                  719604      0.18%     67.70% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  8      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                 71      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                 17      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  6      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             14368      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 8      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.70% # Class of executed instruction
system.cpu0.op_class::MemRead                73313417     18.64%     86.34% # Class of executed instruction
system.cpu0.op_class::MemWrite               53696290     13.66%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 393208341                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    3979                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements          3510102                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.714200                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          328795165                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3510102                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            93.671114                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      12135494000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.714200                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999442                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999442                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        668202019                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       668202019                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst    328835075                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      328835075                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    328835075                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       328835075                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    328835075                       # number of overall hits
system.cpu0.icache.overall_hits::total      328835075                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      3510623                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3510623                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      3510623                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3510623                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      3510623                       # number of overall misses
system.cpu0.icache.overall_misses::total      3510623                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst    332345698                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    332345698                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    332345698                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    332345698                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    332345698                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    332345698                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.010563                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010563                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.010563                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010563                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.010563                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010563                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          1635227                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          952.952945                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          121889888                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1635227                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            74.540041                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         40045500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   952.952945                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.930618                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.930618                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1007                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          415                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.983398                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        250027968                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       250027968                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     69562299                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       69562299                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     49900485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      49900485                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data       797725                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       797725                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1016976                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1016976                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       976514                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       976514                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data    119462784                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       119462784                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data    120260509                       # number of overall hits
system.cpu0.dcache.overall_hits::total      120260509                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       945383                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       945383                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       637694                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       637694                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data       231610                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       231610                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        15291                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        15291                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        45954                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        45954                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1583077                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1583077                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1814687                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1814687                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     70507682                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70507682                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     50538179                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     50538179                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data      1029335                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1029335                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      1032267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1032267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      1022468                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1022468                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data    121045861                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    121045861                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data    122075196                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    122075196                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.013408                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013408                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.012618                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.012618                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.225009                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.225009                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.014813                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.014813                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.044944                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044944                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.013078                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013078                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.014865                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014865                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1090269                       # number of writebacks
system.cpu0.dcache.writebacks::total          1090269                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    22108649                       # DTB read hits
system.cpu1.dtb.read_misses                     59629                       # DTB read misses
system.cpu1.dtb.write_hits                   19786574                       # DTB write hits
system.cpu1.dtb.write_misses                     9545                       # DTB write misses
system.cpu1.dtb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                   36914                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  4379                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                     1807                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                22168278                       # DTB read accesses
system.cpu1.dtb.write_accesses               19796119                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         41895223                       # DTB hits
system.cpu1.dtb.misses                          69174                       # DTB misses
system.cpu1.dtb.accesses                     41964397                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    95599800                       # ITB inst hits
system.cpu1.itb.inst_misses                     28807                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                   20409                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                95628607                       # ITB inst accesses
system.cpu1.itb.hits                         95599800                       # DTB hits
system.cpu1.itb.misses                          28807                       # DTB misses
system.cpu1.itb.accesses                     95628607                       # DTB accesses
system.cpu1.numCycles                      6390238696                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   92150429                       # Number of instructions committed
system.cpu1.committedOps                    115845291                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            101981064                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 20827                       # Number of float alu accesses
system.cpu1.num_func_calls                    5189630                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     12355865                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   101981064                       # number of integer instructions
system.cpu1.num_fp_insts                        20827                       # number of float instructions
system.cpu1.num_int_register_reads          180150546                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          68956150                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               16201                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               4624                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           344682751                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           43904781                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     43069480                       # number of memory refs
system.cpu1.num_load_insts                   22515713                       # Number of load instructions
system.cpu1.num_store_insts                  20553767                       # Number of store instructions
system.cpu1.num_idle_cycles              6270917388.645123                       # Number of idle cycles
system.cpu1.num_busy_cycles              119321307.354877                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.018672                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.981328                       # Percentage of idle cycles
system.cpu1.Branches                         18579330                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                  596      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 72970921     62.83%     62.83% # Class of executed instruction
system.cpu1.op_class::IntMult                   87845      0.08%     62.91% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc              6087      0.01%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.91% # Class of executed instruction
system.cpu1.op_class::MemRead                22515713     19.39%     82.30% # Class of executed instruction
system.cpu1.op_class::MemWrite               20553767     17.70%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 116134929                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4367                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements          1821155                       # number of replacements
system.cpu1.icache.tags.tagsinuse          497.922810                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           93753463                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1821155                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            51.480222                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     211020494500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   497.922810                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.972505                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972505                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        193069446                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       193069446                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     93802221                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       93802221                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     93802221                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        93802221                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     93802221                       # number of overall hits
system.cpu1.icache.overall_hits::total       93802221                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst      1821668                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1821668                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst      1821668                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1821668                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst      1821668                       # number of overall misses
system.cpu1.icache.overall_misses::total      1821668                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     95623889                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     95623889                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     95623889                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     95623889                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     95623889                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     95623889                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.019050                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019050                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.019050                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019050                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.019050                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019050                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           872916                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          913.182422                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           40911881                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           872916                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            46.868062                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     232120360500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   913.182422                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.891780                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891780                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          928                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          668                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         84890238                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        84890238                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     20753294                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20753294                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     18948608                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18948608                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data       272616                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       272616                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       462785                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       462785                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       427408                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       427408                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     39701902                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        39701902                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     39974518                       # number of overall hits
system.cpu1.dcache.overall_hits::total       39974518                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       513431                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       513431                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       371173                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       371173                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data       147728                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       147728                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        11680                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        11680                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        43334                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        43334                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       884604                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        884604                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1032332                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1032332                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data     21266725                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21266725                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     19319781                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     19319781                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       420344                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       420344                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       474465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       474465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       470742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       470742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     40586506                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     40586506                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     41006850                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41006850                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.024142                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024142                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.019212                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.019212                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.351445                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.351445                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.024617                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.024617                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.092055                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.092055                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.021796                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021796                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.025175                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025175                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       528204                       # number of writebacks
system.cpu1.dcache.writebacks::total           528204                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    22906488                       # DTB read hits
system.cpu2.dtb.read_misses                     75687                       # DTB read misses
system.cpu2.dtb.write_hits                   19956303                       # DTB write hits
system.cpu2.dtb.write_misses                    11762                       # DTB write misses
system.cpu2.dtb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                   44371                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                  5128                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                     2124                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                22982175                       # DTB read accesses
system.cpu2.dtb.write_accesses               19968065                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         42862791                       # DTB hits
system.cpu2.dtb.misses                          87449                       # DTB misses
system.cpu2.dtb.accesses                     42950240                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    98980811                       # ITB inst hits
system.cpu2.itb.inst_misses                     35333                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                   24861                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                99016144                       # ITB inst accesses
system.cpu2.itb.hits                         98980811                       # DTB hits
system.cpu2.itb.misses                          35333                       # DTB misses
system.cpu2.itb.accesses                     99016144                       # DTB accesses
system.cpu2.numCycles                      6390294063                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  134815835                       # Number of instructions committed
system.cpu2.committedOps                    158840449                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            130795849                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 30703                       # Number of float alu accesses
system.cpu2.num_func_calls                    5001821                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     26443370                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   130795849                       # number of integer instructions
system.cpu2.num_fp_insts                        30703                       # number of float instructions
system.cpu2.num_int_register_reads          236265340                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          83655605                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               23665                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               7010                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           472889903                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           87019254                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     57176301                       # number of memory refs
system.cpu2.num_load_insts                   36578537                       # Number of load instructions
system.cpu2.num_store_insts                  20597764                       # Number of store instructions
system.cpu2.num_idle_cycles              6227247735.999467                       # Number of idle cycles
system.cpu2.num_busy_cycles              163046327.000533                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.025515                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.974485                       # Percentage of idle cycles
system.cpu2.Branches                         32576175                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  871      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                101851278     64.01%     64.01% # Class of executed instruction
system.cpu2.op_class::IntMult                   80264      0.05%     64.06% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc              4391      0.00%     64.07% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     64.07% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     64.07% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     64.07% # Class of executed instruction
system.cpu2.op_class::MemRead                36578537     22.99%     87.05% # Class of executed instruction
system.cpu2.op_class::MemWrite               20597764     12.95%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 159113105                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    2116                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements          1746415                       # number of replacements
system.cpu2.icache.tags.tagsinuse          493.081759                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           97227786                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1746415                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            55.672785                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2925321261500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   493.081759                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.963050                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.963050                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          384                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        199767323                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       199767323                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     97263271                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       97263271                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     97263271                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        97263271                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     97263271                       # number of overall hits
system.cpu2.icache.overall_hits::total       97263271                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst      1746927                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1746927                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst      1746927                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1746927                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst      1746927                       # number of overall misses
system.cpu2.icache.overall_misses::total      1746927                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst     99010198                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     99010198                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     99010198                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     99010198                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     99010198                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     99010198                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.017644                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.017644                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.017644                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.017644                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.017644                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.017644                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements          1022737                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          527.370618                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           41737849                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1022737                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            40.809953                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2964335380500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   527.370618                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.515010                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.515010                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1003                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          415                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.979492                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         86983288                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        86983288                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     21506837                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       21506837                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     19125172                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      19125172                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data       273820                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       273820                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       439224                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       439224                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       414074                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       414074                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     40632009                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        40632009                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     40905829                       # number of overall hits
system.cpu2.dcache.overall_hits::total       40905829                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       587575                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       587575                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       392961                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       392961                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data       159808                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       159808                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         8626                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         8626                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        30884                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        30884                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       980536                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        980536                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1140344                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1140344                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data     22094412                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22094412                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     19518133                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     19518133                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data       433628                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       433628                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       447850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       447850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       444958                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       444958                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     41612545                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     41612545                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     42046173                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     42046173                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.026594                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.026594                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.020133                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.020133                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.368537                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.368537                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.019261                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.019261                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.069409                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.069409                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.023563                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.023563                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.027121                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.027121                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       586397                       # number of writebacks
system.cpu2.dcache.writebacks::total           586397                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    21699641                       # DTB read hits
system.cpu3.dtb.read_misses                     71032                       # DTB read misses
system.cpu3.dtb.write_hits                   19376320                       # DTB write hits
system.cpu3.dtb.write_misses                     8117                       # DTB write misses
system.cpu3.dtb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   38386                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  2757                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                      819                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                21770673                       # DTB read accesses
system.cpu3.dtb.write_accesses               19384437                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         41075961                       # DTB hits
system.cpu3.dtb.misses                          79149                       # DTB misses
system.cpu3.dtb.accesses                     41155110                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    89185334                       # ITB inst hits
system.cpu3.itb.inst_misses                     38342                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                   26529                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                89223676                       # ITB inst accesses
system.cpu3.itb.hits                         89185334                       # DTB hits
system.cpu3.itb.misses                          38342                       # DTB misses
system.cpu3.itb.accesses                     89223676                       # DTB accesses
system.cpu3.numCycles                      6385192819                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  163186929                       # Number of instructions committed
system.cpu3.committedOps                    187499734                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            149279648                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 10571                       # Number of float alu accesses
system.cpu3.num_func_calls                    5940768                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     37667068                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   149279648                       # number of integer instructions
system.cpu3.num_fp_insts                        10571                       # number of float instructions
system.cpu3.num_int_register_reads          269339133                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          90978449                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                6355                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               4216                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           556102802                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          121787183                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     68501107                       # number of memory refs
system.cpu3.num_load_insts                   48590642                       # Number of load instructions
system.cpu3.num_store_insts                  19910465                       # Number of store instructions
system.cpu3.num_idle_cycles              6191792517.765652                       # Number of idle cycles
system.cpu3.num_busy_cycles              193400301.234348                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.030289                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.969711                       # Percentage of idle cycles
system.cpu3.Branches                         45440872                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  332      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                119047535     63.46%     63.46% # Class of executed instruction
system.cpu3.op_class::IntMult                   34501      0.02%     63.48% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  2      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  1      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc              1752      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::MemRead                48590642     25.90%     89.39% # Class of executed instruction
system.cpu3.op_class::MemWrite               19910465     10.61%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 187585231                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1346                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           976595                       # number of replacements
system.cpu3.icache.tags.tagsinuse          462.031757                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           88184623                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           976595                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            90.298049                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3028833328500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   462.031757                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.902406                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.902406                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        179418983                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       179418983                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     88243831                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       88243831                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     88243831                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        88243831                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     88243831                       # number of overall hits
system.cpu3.icache.overall_hits::total       88243831                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       977107                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       977107                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       977107                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        977107                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       977107                       # number of overall misses
system.cpu3.icache.overall_misses::total       977107                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     89220938                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     89220938                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     89220938                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     89220938                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     89220938                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     89220938                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.010952                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010952                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.010952                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010952                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.010952                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010952                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           434497                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          297.773104                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           40579764                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           434497                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            93.394808                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3029987675000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   297.773104                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.290794                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.290794                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          684                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          684                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         82772279                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        82772279                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data     21009073                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       21009073                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     18938491                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      18938491                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data       148320                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       148320                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       280746                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       280746                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data       272003                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       272003                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     39947564                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        39947564                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     40095884                       # number of overall hits
system.cpu3.dcache.overall_hits::total       40095884                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       265015                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       265015                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       161268                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       161268                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data        61269                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        61269                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         3276                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3276                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        10724                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        10724                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       426283                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        426283                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       487552                       # number of overall misses
system.cpu3.dcache.overall_misses::total       487552                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data     21274088                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     21274088                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     19099759                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     19099759                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data       209589                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       209589                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       284022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       284022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       282727                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       282727                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     40373847                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     40373847                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     40583436                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     40583436                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.012457                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012457                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.008443                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008443                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.292329                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.292329                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.011534                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.011534                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.037931                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.037931                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.010558                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.010558                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.012014                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012014                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       254065                       # number of writebacks
system.cpu3.dcache.writebacks::total           254065                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    28970971                       # DTB read hits
system.cpu4.dtb.read_misses                    120014                       # DTB read misses
system.cpu4.dtb.write_hits                   25618257                       # DTB write hits
system.cpu4.dtb.write_misses                    14926                       # DTB write misses
system.cpu4.dtb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                   42939                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                  4625                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                     2096                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                29090985                       # DTB read accesses
system.cpu4.dtb.write_accesses               25633183                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         54589228                       # DTB hits
system.cpu4.dtb.misses                         134940                       # DTB misses
system.cpu4.dtb.accesses                     54724168                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                   118993104                       # ITB inst hits
system.cpu4.itb.inst_misses                     55877                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                   27169                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses               119048981                       # ITB inst accesses
system.cpu4.itb.hits                        118993104                       # DTB hits
system.cpu4.itb.misses                          55877                       # DTB misses
system.cpu4.itb.accesses                    119048981                       # DTB accesses
system.cpu4.numCycles                      6383880507                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  232654881                       # Number of instructions committed
system.cpu4.committedOps                    264868477                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            208716832                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                 16594                       # Number of float alu accesses
system.cpu4.num_func_calls                    7481350                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     55605503                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   208716832                       # number of integer instructions
system.cpu4.num_fp_insts                        16594                       # number of float instructions
system.cpu4.num_int_register_reads          380937875                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         126335315                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads               12096                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes               4496                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           786253531                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes          175582804                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     95804710                       # number of memory refs
system.cpu4.num_load_insts                   69359472                       # Number of load instructions
system.cpu4.num_store_insts                  26445238                       # Number of store instructions
system.cpu4.num_idle_cycles              6112870585.862522                       # Number of idle cycles
system.cpu4.num_busy_cycles              271009921.137478                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.042452                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.957548                       # Percentage of idle cycles
system.cpu4.Branches                         65246432                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                  444      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                169203512     63.83%     63.83% # Class of executed instruction
system.cpu4.op_class::IntMult                   60021      0.02%     63.86% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc              3848      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     63.86% # Class of executed instruction
system.cpu4.op_class::MemRead                69359472     26.17%     90.02% # Class of executed instruction
system.cpu4.op_class::MemWrite               26445238      9.98%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 265072535                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    1875                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements          1874025                       # number of replacements
system.cpu4.icache.tags.tagsinuse          485.644099                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          116956901                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          1874025                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            62.409467                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3028946636000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   485.644099                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.948524                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.948524                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          453                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        239964707                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       239964707                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst    117170548                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      117170548                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst    117170548                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       117170548                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst    117170548                       # number of overall hits
system.cpu4.icache.overall_hits::total      117170548                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst      1874537                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      1874537                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst      1874537                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       1874537                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst      1874537                       # number of overall misses
system.cpu4.icache.overall_misses::total      1874537                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst    119045085                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    119045085                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst    119045085                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    119045085                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst    119045085                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    119045085                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.015746                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.015746                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.015746                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.015746                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.015746                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.015746                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           872446                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          650.785581                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           53676494                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           872446                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            61.524145                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3029344446000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   650.785581                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.635533                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.635533                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          656                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          652                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        110371571                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       110371571                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data     27737788                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       27737788                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data     24922495                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      24922495                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data       248357                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total       248357                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       415014                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       415014                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data       395918                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       395918                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     52660283                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        52660283                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     52908640                       # number of overall hits
system.cpu4.dcache.overall_hits::total       52908640                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       564833                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       564833                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       287235                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       287235                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data       112341                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total       112341                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data         8375                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         8375                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        23308                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        23308                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       852068                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        852068                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       964409                       # number of overall misses
system.cpu4.dcache.overall_misses::total       964409                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data     28302621                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     28302621                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data     25209730                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     25209730                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data       360698                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total       360698                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       423389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       423389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       419226                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       419226                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     53512351                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     53512351                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     53873049                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     53873049                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.019957                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019957                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.011394                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.011394                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.311454                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.311454                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.019781                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.019781                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.055598                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.055598                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.015923                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.015923                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.017902                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.017902                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       487607                       # number of writebacks
system.cpu4.dcache.writebacks::total           487607                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    36000906                       # DTB read hits
system.cpu5.dtb.read_misses                     34473                       # DTB read misses
system.cpu5.dtb.write_hits                   10110253                       # DTB write hits
system.cpu5.dtb.write_misses                     6366                       # DTB write misses
system.cpu5.dtb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                   25727                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                  2486                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                      635                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                36035379                       # DTB read accesses
system.cpu5.dtb.write_accesses               10116619                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         46111159                       # DTB hits
system.cpu5.dtb.misses                          40839                       # DTB misses
system.cpu5.dtb.accesses                     46151998                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   163122940                       # ITB inst hits
system.cpu5.itb.inst_misses                     14739                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                   10883                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               163137679                       # ITB inst accesses
system.cpu5.itb.hits                        163122940                       # DTB hits
system.cpu5.itb.misses                          14739                       # DTB misses
system.cpu5.itb.accesses                    163137679                       # DTB accesses
system.cpu5.numCycles                      6389922441                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  313398660                       # Number of instructions committed
system.cpu5.committedOps                    353247895                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            274762499                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                 15061                       # Number of float alu accesses
system.cpu5.num_func_calls                   12926575                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     83079878                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   274762499                       # number of integer instructions
system.cpu5.num_fp_insts                        15061                       # number of float instructions
system.cpu5.num_int_register_reads          451255984                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         170646207                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads               12166                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes               3032                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads          1039987869                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes          269583487                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     99881257                       # number of memory refs
system.cpu5.num_load_insts                   89493672                       # Number of load instructions
system.cpu5.num_store_insts                  10387585                       # Number of store instructions
system.cpu5.num_idle_cycles              6026931979.204959                       # Number of idle cycles
system.cpu5.num_busy_cycles              362990461.795042                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.056807                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.943193                       # Percentage of idle cycles
system.cpu5.Branches                        102135141                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                  384      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                253508111     71.73%     71.73% # Class of executed instruction
system.cpu5.op_class::IntMult                   32097      0.01%     71.74% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  1      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                 27      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                 36      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  4      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc              2310      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                13      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     71.74% # Class of executed instruction
system.cpu5.op_class::MemRead                89493672     25.32%     97.06% # Class of executed instruction
system.cpu5.op_class::MemWrite               10387585      2.94%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 353424240                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     793                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           697974                       # number of replacements
system.cpu5.icache.tags.tagsinuse          484.826257                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          162393481                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           697974                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           232.664083                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3029190185500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   484.826257                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.946926                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.946926                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        326967966                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       326967966                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst    162436254                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      162436254                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst    162436254                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       162436254                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst    162436254                       # number of overall hits
system.cpu5.icache.overall_hits::total      162436254                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       698486                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       698486                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       698486                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        698486                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       698486                       # number of overall misses
system.cpu5.icache.overall_misses::total       698486                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst    163134740                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    163134740                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst    163134740                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    163134740                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst    163134740                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    163134740                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.004282                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004282                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.004282                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004282                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.004282                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004282                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           427294                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          629.906175                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           45652926                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           427294                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           106.841954                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3029394756500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   629.906175                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.615143                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.615143                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          931                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          916                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.909180                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         92751021                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        92751021                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data     35409656                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       35409656                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      9793618                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       9793618                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data       145790                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total       145790                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data       158684                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       158684                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data       149738                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       149738                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     45203274                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        45203274                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     45349064                       # number of overall hits
system.cpu5.dcache.overall_hits::total       45349064                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       252897                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       252897                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data       160914                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       160914                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data        62223                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        62223                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data         2394                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         2394                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         9945                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         9945                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       413811                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        413811                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       476034                       # number of overall misses
system.cpu5.dcache.overall_misses::total       476034                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data     35662553                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     35662553                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      9954532                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      9954532                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data       208013                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total       208013                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data       161078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       161078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data       159683                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       159683                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     45617085                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     45617085                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     45825098                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     45825098                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.007091                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.007091                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.016165                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016165                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.299130                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.299130                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.014862                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.014862                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.062280                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.062280                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.009071                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.009071                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.010388                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.010388                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       232177                       # number of writebacks
system.cpu5.dcache.writebacks::total           232177                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    25313937                       # DTB read hits
system.cpu6.dtb.read_misses                     61681                       # DTB read misses
system.cpu6.dtb.write_hits                   17965349                       # DTB write hits
system.cpu6.dtb.write_misses                     9785                       # DTB write misses
system.cpu6.dtb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                   39514                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                  4695                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                     1717                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                25375618                       # DTB read accesses
system.cpu6.dtb.write_accesses               17975134                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         43279286                       # DTB hits
system.cpu6.dtb.misses                          71466                       # DTB misses
system.cpu6.dtb.accesses                     43350752                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                   108034211                       # ITB inst hits
system.cpu6.itb.inst_misses                     28986                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                   21266                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses               108063197                       # ITB inst accesses
system.cpu6.itb.hits                        108034211                       # DTB hits
system.cpu6.itb.misses                          28986                       # DTB misses
system.cpu6.itb.accesses                    108063197                       # DTB accesses
system.cpu6.numCycles                      6390186302                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                  302667149                       # Number of instructions committed
system.cpu6.committedOps                    328625028                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses            245613182                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                 19627                       # Number of float alu accesses
system.cpu6.num_func_calls                    5700134                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts     82864147                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                   245613182                       # number of integer instructions
system.cpu6.num_fp_insts                        19627                       # number of float instructions
system.cpu6.num_int_register_reads          456152121                       # number of times the integer registers were read
system.cpu6.num_int_register_writes         142842739                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads               14024                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               5586                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           977939158                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes          256142006                       # number of times the CC registers were written
system.cpu6.num_mem_refs                    110857624                       # number of memory refs
system.cpu6.num_load_insts                   92304756                       # Number of load instructions
system.cpu6.num_store_insts                  18552868                       # Number of store instructions
system.cpu6.num_idle_cycles              6056140368.512755                       # Number of idle cycles
system.cpu6.num_busy_cycles              334045933.487244                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.052275                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.947725                       # Percentage of idle cycles
system.cpu6.Branches                         90343316                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  648      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                217880177     66.25%     66.25% # Class of executed instruction
system.cpu6.op_class::IntMult                  125602      0.04%     66.29% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc              3882      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     66.29% # Class of executed instruction
system.cpu6.op_class::MemRead                92304756     28.07%     94.36% # Class of executed instruction
system.cpu6.op_class::MemWrite               18552868      5.64%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                 328867933                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    2040                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements          1400837                       # number of replacements
system.cpu6.icache.tags.tagsinuse          483.300977                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          106520954                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs          1400837                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            76.040934                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     372482301500                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   483.300977                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.943947                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.943947                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          398                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        217518857                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       217518857                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst    106657405                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      106657405                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst    106657405                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       106657405                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst    106657405                       # number of overall hits
system.cpu6.icache.overall_hits::total      106657405                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst      1401349                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total      1401349                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst      1401349                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total       1401349                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst      1401349                       # number of overall misses
system.cpu6.icache.overall_misses::total      1401349                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst    108058754                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    108058754                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst    108058754                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    108058754                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst    108058754                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    108058754                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.012968                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.012968                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.012968                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.012968                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.012968                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.012968                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           824495                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          527.940085                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           42409055                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           824495                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            51.436400                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3032252759000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   527.940085                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.515566                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.515566                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          912                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          717                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         87576283                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        87576283                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data     24148848                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       24148848                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data     17284082                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17284082                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data       238815                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total       238815                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       367487                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       367487                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data       347662                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       347662                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     41432930                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        41432930                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     41671745                       # number of overall hits
system.cpu6.dcache.overall_hits::total       41671745                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       478407                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       478407                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       314588                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       314588                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data       129269                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total       129269                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data         7569                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         7569                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data        24298                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        24298                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       792995                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        792995                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       922264                       # number of overall misses
system.cpu6.dcache.overall_misses::total       922264                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data     24627255                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     24627255                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data     17598670                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17598670                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data       368084                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total       368084                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       375056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       375056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data       371960                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       371960                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     42225925                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     42225925                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     42594009                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     42594009                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.019426                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019426                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.017876                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.017876                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.351194                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.351194                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.020181                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.020181                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.065324                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.065324                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.018780                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.018780                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.021652                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.021652                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       484507                       # number of writebacks
system.cpu6.dcache.writebacks::total           484507                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    18179300                       # DTB read hits
system.cpu7.dtb.read_misses                     65754                       # DTB read misses
system.cpu7.dtb.write_hits                   16317154                       # DTB write hits
system.cpu7.dtb.write_misses                    10171                       # DTB write misses
system.cpu7.dtb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                   34599                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                  4237                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                     1706                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                18245054                       # DTB read accesses
system.cpu7.dtb.write_accesses               16327325                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         34496454                       # DTB hits
system.cpu7.dtb.misses                          75925                       # DTB misses
system.cpu7.dtb.accesses                     34572379                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    79725880                       # ITB inst hits
system.cpu7.itb.inst_misses                     25944                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                        1215                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                   25909                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                   19692                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                79751824                       # ITB inst accesses
system.cpu7.itb.hits                         79725880                       # DTB hits
system.cpu7.itb.misses                          25944                       # DTB misses
system.cpu7.itb.accesses                     79751824                       # DTB accesses
system.cpu7.numCycles                      6390179388                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                  316244031                       # Number of instructions committed
system.cpu7.committedOps                    335935769                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses            244148525                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                 23531                       # Number of float alu accesses
system.cpu7.num_func_calls                    4133573                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts     90549773                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                   244148525                       # number of integer instructions
system.cpu7.num_fp_insts                        23531                       # number of float instructions
system.cpu7.num_int_register_reads          467588224                       # number of times the integer registers were read
system.cpu7.num_int_register_writes         136646919                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads               18404                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes               5126                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads          1005333545                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes          278270536                       # number of times the CC registers were written
system.cpu7.num_mem_refs                    115326363                       # number of memory refs
system.cpu7.num_load_insts                   98459355                       # Number of load instructions
system.cpu7.num_store_insts                  16867008                       # Number of store instructions
system.cpu7.num_idle_cycles              6050705244.494996                       # Number of idle cycles
system.cpu7.num_busy_cycles              339474143.505005                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.053124                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.946876                       # Percentage of idle cycles
system.cpu7.Branches                         95631737                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                  558      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                220779881     65.67%     65.67% # Class of executed instruction
system.cpu7.op_class::IntMult                   74239      0.02%     65.69% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc              3066      0.00%     65.70% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.70% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.70% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.70% # Class of executed instruction
system.cpu7.op_class::MemRead                98459355     29.29%     94.98% # Class of executed instruction
system.cpu7.op_class::MemWrite               16867008      5.02%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                 336184107                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    1712                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements          1459602                       # number of replacements
system.cpu7.icache.tags.tagsinuse          479.757222                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           78154627                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs          1459602                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            53.545163                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3029847612500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   479.757222                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.937026                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.937026                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1          396                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        160956376                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       160956376                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst     78288017                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       78288017                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst     78288017                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        78288017                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst     78288017                       # number of overall hits
system.cpu7.icache.overall_hits::total       78288017                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst      1460114                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total      1460114                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst      1460114                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total       1460114                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst      1460114                       # number of overall misses
system.cpu7.icache.overall_misses::total      1460114                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst     79748131                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     79748131                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst     79748131                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     79748131                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst     79748131                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     79748131                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.018309                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.018309                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.018309                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.018309                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.018309                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.018309                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements           818003                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          611.405584                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           33609844                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           818003                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            41.087678                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3049880905500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   611.405584                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.597076                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.597076                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          860                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          360                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          184                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         70008638                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        70008638                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data     17058142                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       17058142                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data     15643631                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      15643631                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data       215505                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total       215505                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data       365783                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       365783                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data       346411                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       346411                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     32701773                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        32701773                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     32917278                       # number of overall hits
system.cpu7.dcache.overall_hits::total       32917278                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       467089                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       467089                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data       309097                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       309097                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data       127066                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total       127066                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data         7176                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         7176                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data        24201                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        24201                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       776186                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        776186                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       903252                       # number of overall misses
system.cpu7.dcache.overall_misses::total       903252                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data     17525231                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     17525231                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data     15952728                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     15952728                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data       342571                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total       342571                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data       372959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       372959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data       370612                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       370612                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     33477959                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     33477959                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     33820530                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     33820530                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.026652                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026652                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.019376                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.019376                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.370919                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.370919                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.019241                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.019241                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.065300                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.065300                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.023185                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.023185                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.026707                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.026707                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       487185                       # number of writebacks
system.cpu7.dcache.writebacks::total           487185                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements               178675                       # number of replacements
system.iocache.tags.tagsinuse               14.084069                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               178675                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         372782058509                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    14.084069                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.880254                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.880254                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1610064                       # Number of tag accesses
system.iocache.tags.data_accesses             1610064                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide       170744                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total       170744                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide         8152                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             8152                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide         8152                       # number of demand (read+write) misses
system.iocache.demand_misses::total              8152                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide         8152                       # number of overall misses
system.iocache.overall_misses::total             8152                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide         8152                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           8152                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide       170744                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       170744                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide         8152                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            8152                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide         8152                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           8152                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                     170744                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010199                       # Number of seconds simulated
sim_ticks                                 10199348500                       # Number of ticks simulated
final_tick                               3205345321500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               52357662                       # Simulator instruction rate (inst/s)
host_op_rate                                 59591317                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              277023120                       # Simulator tick rate (ticks/s)
host_mem_usage                                 887904                       # Number of bytes of host memory used
host_seconds                                    36.82                       # Real time elapsed on the host
sim_insts                                  1927686609                       # Number of instructions simulated
sim_ops                                    2194013474                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.dtb.walker         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst          71168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         939520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          15104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         118272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          83200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         328512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           8064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          86528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data          98304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst          14528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data         391360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst          12864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data         798656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           7232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data          37504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3020160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        71168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        83200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         8064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst        14528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst        12864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         7232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        215872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1410496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide         8192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1418688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst            1112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           14680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            5133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            1352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data            1536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst             227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data            6115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst             201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data           12479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst             113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data             586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               47190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         22039                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide          128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22167                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker       131773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        31375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           6977701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          92115688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker         6275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        12550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1480879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          11596035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker        50199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           8157384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          32209116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker        18825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        18825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            790639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           8483679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker        25100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker        12550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst            363945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           9638263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker       150598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker        37649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst           1424405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          38371078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker        25100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker        18825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst           1261257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          78304609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker        12550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst            709065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           3677098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             296113031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      6977701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1480879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      8157384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       790639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst       363945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst      1424405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst      1261257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst       709065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21165273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       138292755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide        803189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            139095943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       138292755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide        803189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker       131773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        31375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          6977701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         92115688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker         6275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        12550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1480879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         11596035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker        50199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          8157384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         32209116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker        18825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        18825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           790639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          8483679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker        25100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker        12550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst           363945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          9638263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker       150598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker        37649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst          1424405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         38371078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker        25100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker        18825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst          1261257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         78304609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker        12550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst           709065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          3677098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            435208974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     9859387500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       340600000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        209357369520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        209357369520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         69339131145                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         69339131145                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1862381655750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1862381655750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2141078156415                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2141078156415                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq             522434                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            522434                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               329                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              329                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           148904                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13826                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6002                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          19828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            95671                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           95671                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        23892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        55248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side         2508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side         6740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        35174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        50829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side         3812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         5962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       321116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       292568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side         9064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        25126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side          262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side          460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         2020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side         8110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side          350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side         1038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        55582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        77575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side         2764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side         5038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       112082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       193455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side         7072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side        12468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        40512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        53556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side         4276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side         7198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1425428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       764544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2153743                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side         5016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        13480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1125568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1708344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side         7624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        11924                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10275712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     10802180                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side        18128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        50252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       100736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       205304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side          524                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side          920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side        64640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       269940                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side          700                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side         2076                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1778624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      2922736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side         5528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        10076                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      3586624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      7176464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side        14144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side        24936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      1296384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      1829228                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side         8552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side        14396                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               46249047                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             132                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           786693                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.000165                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012854                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                786563     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::48                   130      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             786693                       # Request fanout histogram
system.membus.trans_dist::ReadReq               14771                       # Transaction distribution
system.membus.trans_dist::ReadResp              14771                       # Transaction distribution
system.membus.trans_dist::WriteReq                329                       # Transaction distribution
system.membus.trans_dist::WriteResp               329                       # Transaction distribution
system.membus.trans_dist::Writeback             22039                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          128                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            14185                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5857                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            7398                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39529                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32695                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       150693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       151899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 152159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port         8320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total         8320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          219                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4430656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4432803                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4441123                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             96235                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   96235    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               96235                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     2                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                       8192                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            2                       # Number of DMA write transactions.
system.l2.tags.replacements                     45066                       # number of replacements
system.l2.tags.tagsinuse                 31052.693836                       # Cycle average of tags in use
system.l2.tags.total_refs                     7192261                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     76725                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     93.740775                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    19330.201749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     4.384894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     3.145512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      1917.131078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       979.925688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     4.768624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     6.844605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       991.855590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      1241.920742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     1.574524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       954.773677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      1212.715109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     1.095497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     0.365671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       377.463838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       577.198026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker     2.794335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.itb.walker     0.587727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst       394.767332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       465.686151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     2.343886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     4.222037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       386.219890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data       565.657062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     0.003496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker     0.016199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst       395.622727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       564.665717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker     0.065004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst       372.774585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data       290.902865                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.589911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.058506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.029905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.030269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.037900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.029137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.037009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.011519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.017615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.itb.walker     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.012047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.014212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.011786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.017262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.012073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.017232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.011376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.008878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.947653                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31636                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17846                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6585                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.000702                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.965454                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5912174                       # Number of tag accesses
system.l2.tags.data_accesses                  5912174                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker          2899                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker          1214                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst               10834                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                2413                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker          1087                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker           615                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst               17351                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                7189                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker          6473                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker          1992                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst              159258                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               73783                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker           208                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker           114                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                1448                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                 686                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.dtb.walker           496                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.itb.walker           163                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                 952                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                1194                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker          2132                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker          1354                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst               27564                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data               12936                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker          2934                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker          1642                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst               55840                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data               33225                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker          1574                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker           841                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst               20143                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data               10559                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  461113                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           148904                       # number of Writeback hits
system.l2.Writeback_hits::total                148904                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data               62                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data               68                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              171                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data                6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data              157                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data              841                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data              125                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1438                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data             58                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data              8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data              9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data             37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data             13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                145                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data               503                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              3983                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data             26605                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data              6176                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data             13422                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data              3579                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 54345                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker           2899                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker           1214                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst                10834                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 2916                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker           1087                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker            615                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                17351                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                11172                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker           6473                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker           1992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               159258                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               100388                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker            208                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker            114                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 1448                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                  739                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.dtb.walker            496                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.itb.walker            163                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                  952                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                 1218                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker           2132                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker           1354                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                27564                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                19112                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker           2934                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker           1642                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                55840                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                46647                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker           1574                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker            841                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                20143                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                14138                       # number of demand (read+write) hits
system.l2.demand_hits::total                   515458                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker          2899                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker          1214                       # number of overall hits
system.l2.overall_hits::cpu0.inst               10834                       # number of overall hits
system.l2.overall_hits::cpu0.data                2916                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker          1087                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker           615                       # number of overall hits
system.l2.overall_hits::cpu1.inst               17351                       # number of overall hits
system.l2.overall_hits::cpu1.data               11172                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker          6473                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker          1992                       # number of overall hits
system.l2.overall_hits::cpu2.inst              159258                       # number of overall hits
system.l2.overall_hits::cpu2.data              100388                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker           208                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker           114                       # number of overall hits
system.l2.overall_hits::cpu3.inst                1448                       # number of overall hits
system.l2.overall_hits::cpu3.data                 739                       # number of overall hits
system.l2.overall_hits::cpu4.dtb.walker           496                       # number of overall hits
system.l2.overall_hits::cpu4.itb.walker           163                       # number of overall hits
system.l2.overall_hits::cpu4.inst                 952                       # number of overall hits
system.l2.overall_hits::cpu4.data                1218                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker          2132                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker          1354                       # number of overall hits
system.l2.overall_hits::cpu5.inst               27564                       # number of overall hits
system.l2.overall_hits::cpu5.data               19112                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker          2934                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker          1642                       # number of overall hits
system.l2.overall_hits::cpu6.inst               55840                       # number of overall hits
system.l2.overall_hits::cpu6.data               46647                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker          1574                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker           841                       # number of overall hits
system.l2.overall_hits::cpu7.inst               20143                       # number of overall hits
system.l2.overall_hits::cpu7.data               14138                       # number of overall hits
system.l2.overall_hits::total                  515458                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker           21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst              1112                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data              1875                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               236                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               794                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker            8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst              1300                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data              3460                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               126                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data              1268                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.dtb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                58                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data              1434                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker           24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst               227                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data               908                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst               201                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data              1083                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst               113                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data               212                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14495                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data            224                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data            677                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data           1670                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data             37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data             24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data            302                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data           1378                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data           1023                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5335                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data           56                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data           81                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              266                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data           12821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            2258                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data              84                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data            5430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data           12189                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             489                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34492                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker           21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst               1112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data              14696                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                236                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1913                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               1300                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               5718                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                126                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               1352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data               1536                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker           24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                227                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data               6338                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                201                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data              13272                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                701                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48987                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker           21                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker            5                       # number of overall misses
system.l2.overall_misses::cpu0.inst              1112                       # number of overall misses
system.l2.overall_misses::cpu0.data             14696                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker            2                       # number of overall misses
system.l2.overall_misses::cpu1.inst               236                       # number of overall misses
system.l2.overall_misses::cpu1.data              1913                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker            8                       # number of overall misses
system.l2.overall_misses::cpu2.inst              1300                       # number of overall misses
system.l2.overall_misses::cpu2.data              5718                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker            3                       # number of overall misses
system.l2.overall_misses::cpu3.inst               126                       # number of overall misses
system.l2.overall_misses::cpu3.data              1352                       # number of overall misses
system.l2.overall_misses::cpu4.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::cpu4.itb.walker            2                       # number of overall misses
system.l2.overall_misses::cpu4.inst                58                       # number of overall misses
system.l2.overall_misses::cpu4.data              1536                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker           24                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker            6                       # number of overall misses
system.l2.overall_misses::cpu5.inst               227                       # number of overall misses
system.l2.overall_misses::cpu5.data              6338                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::cpu6.itb.walker            3                       # number of overall misses
system.l2.overall_misses::cpu6.inst               201                       # number of overall misses
system.l2.overall_misses::cpu6.data             13272                       # number of overall misses
system.l2.overall_misses::cpu7.itb.walker            2                       # number of overall misses
system.l2.overall_misses::cpu7.inst               113                       # number of overall misses
system.l2.overall_misses::cpu7.data               701                       # number of overall misses
system.l2.overall_misses::total                 48987                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker         2920                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker         1219                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst           11946                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            4288                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker         1088                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker          617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst           17587                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data            7983                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker         6481                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker         1992                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst          160558                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           77243                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker          211                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker          117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            1574                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data            1954                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.dtb.walker          500                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.itb.walker          165                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            1010                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data            2628                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker         2156                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker         1360                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst           27791                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data           13844                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker         2938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker         1645                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst           56041                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data           34308                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker         1574                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker          843                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst           20256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data           10771                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              475608                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       148904                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            148904                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          286                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data          745                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data         1841                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data          459                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data         2219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data         1148                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6773                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data          112                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data          118                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            411                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         13324                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          5102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data         28863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data         11606                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data         25611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data          4068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             88837                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker         2920                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker         1219                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst            11946                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            17612                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker         1088                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker          617                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            17587                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            13085                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker         6481                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker         1992                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           160558                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           106106                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker          211                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker          117                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             1574                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             2091                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.dtb.walker          500                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.itb.walker          165                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             1010                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data             2754                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker         2156                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker         1360                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst            27791                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data            25450                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker         2938                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker         1645                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst            56041                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data            59919                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker         1574                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker          843                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst            20256                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data            14839                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               564445                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker         2920                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker         1219                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst           11946                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           17612                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker         1088                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker          617                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           17587                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           13085                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker         6481                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker         1992                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          160558                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          106106                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker          211                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker          117                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            1574                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            2091                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.dtb.walker          500                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.itb.walker          165                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            1010                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data            2754                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker         2156                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker         1360                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst           27791                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data           25450                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker         2938                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker         1645                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst           56041                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data           59919                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker         1574                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker          843                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst           20256                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data           14839                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              564445                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.007192                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.004102                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.093086                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.437267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.000919                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.003241                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.013419                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.099461                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.001234                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.008097                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.044794                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.014218                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.025641                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.080051                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.648925                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.dtb.walker     0.008000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.itb.walker     0.012121                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.057426                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.545662                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.011132                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.004412                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.008168                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.065588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.001361                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.itb.walker     0.001824                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.003587                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.031567                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.itb.walker     0.002372                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.005579                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.019682                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.030477                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.783217                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.908725                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.907116                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.822222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.657952                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.621000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.891115                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.787686                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.482143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.466667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.686441                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.606061                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.647202                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.962249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.219326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.078232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.613139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.809524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.467861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.475928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.120206                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.388262                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.007192                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.004102                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.093086                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.834431                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.000919                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.003241                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.013419                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.146198                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.001234                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.008097                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.053890                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.014218                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.025641                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.080051                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.646581                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.dtb.walker     0.008000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.itb.walker     0.012121                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.057426                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.557734                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.011132                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.004412                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.008168                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.249037                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.001361                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.itb.walker     0.001824                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.003587                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.221499                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.itb.walker     0.002372                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.005579                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.047240                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086788                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.007192                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.004102                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.093086                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.834431                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.000919                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.003241                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.013419                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.146198                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.001234                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.008097                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.053890                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.014218                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.025641                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.080051                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.646581                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.dtb.walker     0.008000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.itb.walker     0.012121                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.057426                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.557734                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.011132                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.004412                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.008168                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.249037                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.001361                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.itb.walker     0.001824                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.003587                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.221499                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.itb.walker     0.002372                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.005579                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.047240                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086788                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                22039                       # number of writebacks
system.l2.writebacks::total                     22039                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                   27                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  27                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 224                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 96                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          128                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          242                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     502                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          190                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio           29                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          219                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side         8208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total         8208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     8427                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     2538112                       # DTB read hits
system.cpu0.dtb.read_misses                      1292                       # DTB read misses
system.cpu0.dtb.write_hits                    2297612                       # DTB write hits
system.cpu0.dtb.write_misses                      815                       # DTB write misses
system.cpu0.dtb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                    1822                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                   120                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 2539404                       # DTB read accesses
system.cpu0.dtb.write_accesses                2298427                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          4835724                       # DTB hits
system.cpu0.dtb.misses                           2107                       # DTB misses
system.cpu0.dtb.accesses                      4837831                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    17447457                       # ITB inst hits
system.cpu0.itb.inst_misses                       740                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                     784                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                17448197                       # ITB inst accesses
system.cpu0.itb.hits                         17447457                       # DTB hits
system.cpu0.itb.misses                            740                       # DTB misses
system.cpu0.itb.accesses                     17448197                       # DTB accesses
system.cpu0.numCycles                        20398707                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   17443736                       # Number of instructions committed
system.cpu0.committedOps                     20000140                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             18779111                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                   576                       # Number of float alu accesses
system.cpu0.num_func_calls                    1702288                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1389065                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    18779111                       # number of integer instructions
system.cpu0.num_fp_insts                          576                       # number of float instructions
system.cpu0.num_int_register_reads           28904141                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          13949651                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                 576                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            60016639                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            8369863                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      4843918                       # number of memory refs
system.cpu0.num_load_insts                    2542356                       # Number of load instructions
system.cpu0.num_store_insts                   2301562                       # Number of store instructions
system.cpu0.num_idle_cycles              394097.243159                       # Number of idle cycles
system.cpu0.num_busy_cycles              20004609.756841                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.980680                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.019320                       # Percentage of idle cycles
system.cpu0.Branches                          2932543                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    8      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 14728328     73.62%     73.62% # Class of executed instruction
system.cpu0.op_class::IntMult                  432279      2.16%     75.79% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                56      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     75.79% # Class of executed instruction
system.cpu0.op_class::MemRead                 2542356     12.71%     88.49% # Class of executed instruction
system.cpu0.op_class::MemWrite                2301562     11.51%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  20004589                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            11946                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17476149                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            12458                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1402.805346                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          202                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         34908316                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        34908316                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     17436239                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       17436239                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     17436239                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        17436239                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     17436239                       # number of overall hits
system.cpu0.icache.overall_hits::total       17436239                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        11946                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11946                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        11946                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11946                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        11946                       # number of overall misses
system.cpu0.icache.overall_misses::total        11946                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst     17448185                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     17448185                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     17448185                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     17448185                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     17448185                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     17448185                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000685                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000685                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000685                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000685                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000685                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000685                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            17993                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1014.657484                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5289476                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            18983                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           278.642786                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1014.657484                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.990876                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990876                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          990                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          803                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          9693839                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         9693839                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      2512476                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2512476                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      2280914                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2280914                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data        18571                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        18571                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         2849                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2849                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         2622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      4793390                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4793390                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      4811961                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4811961                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         3404                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3404                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        14286                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14286                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data         1949                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1949                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          112                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          112                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          318                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          318                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        17690                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17690                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        19639                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19639                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2515880                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2515880                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      2295200                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2295200                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data        20520                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        20520                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         2961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         2940                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2940                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      4811080                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4811080                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      4831600                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4831600                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.001353                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001353                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.006224                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006224                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.094981                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.094981                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037825                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037825                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.108163                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.108163                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.003677                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003677                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.004065                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004065                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14810                       # number of writebacks
system.cpu0.dcache.writebacks::total            14810                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                      542584                       # DTB read hits
system.cpu1.dtb.read_misses                      1475                       # DTB read misses
system.cpu1.dtb.write_hits                     338022                       # DTB write hits
system.cpu1.dtb.write_misses                      309                       # DTB write misses
system.cpu1.dtb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                    1413                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                   124                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                       72                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                  544059                       # DTB read accesses
system.cpu1.dtb.write_accesses                 338331                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                           880606                       # DTB hits
system.cpu1.dtb.misses                           1784                       # DTB misses
system.cpu1.dtb.accesses                       882390                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                     4037733                       # ITB inst hits
system.cpu1.itb.inst_misses                      1015                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                     691                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                 4038748                       # ITB inst accesses
system.cpu1.itb.hits                          4037733                       # DTB hits
system.cpu1.itb.misses                           1015                       # DTB misses
system.cpu1.itb.accesses                      4038748                       # DTB accesses
system.cpu1.numCycles                        19628848                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    4021895                       # Number of instructions committed
system.cpu1.committedOps                      4342029                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              3801777                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  2030                       # Number of float alu accesses
system.cpu1.num_func_calls                     194894                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       542118                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     3801777                       # number of integer instructions
system.cpu1.num_fp_insts                         2030                       # number of float instructions
system.cpu1.num_int_register_reads            6045302                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           2631084                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                1134                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                896                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            13023808                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            2937855                       # number of times the CC registers were written
system.cpu1.num_mem_refs                       897442                       # number of memory refs
system.cpu1.num_load_insts                     549979                       # Number of load instructions
system.cpu1.num_store_insts                    347463                       # Number of store instructions
system.cpu1.num_idle_cycles              15434505.299786                       # Number of idle cycles
system.cpu1.num_busy_cycles              4194342.700214                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.213683                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.786317                       # Percentage of idle cycles
system.cpu1.Branches                           716807                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                   11      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                  3431015     78.95%     78.95% # Class of executed instruction
system.cpu1.op_class::IntMult                   17395      0.40%     79.35% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc               196      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     79.35% # Class of executed instruction
system.cpu1.op_class::MemRead                  549979     12.65%     92.01% # Class of executed instruction
system.cpu1.op_class::MemWrite                 347463      7.99%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   4346059                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      57                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            17587                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4069557                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            18099                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           224.849826                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8094359                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8094359                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      4020799                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4020799                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      4020799                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4020799                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      4020799                       # number of overall hits
system.cpu1.icache.overall_hits::total        4020799                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        17587                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17587                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        17587                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17587                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        17587                       # number of overall misses
system.cpu1.icache.overall_misses::total        17587                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst      4038386                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4038386                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      4038386                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4038386                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      4038386                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4038386                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.004355                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004355                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.004355                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004355                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.004355                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004355                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            13256                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          790.640613                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             852399                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            13994                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            60.911748                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   790.640613                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.772110                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.772110                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          738                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          631                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1782616                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1782616                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       516497                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         516497                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       323955                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        323955                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data         7013                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         7013                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         6900                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6900                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         6131                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         6131                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       840452                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          840452                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       847465                       # number of overall hits
system.cpu1.dcache.overall_hits::total         847465                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         7533                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7533                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         7309                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7309                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data         5710                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         5710                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           85                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           85                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          773                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          773                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        14842                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14842                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        20552                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20552                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data       524030                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       524030                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       331264                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       331264                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        12723                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        12723                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         6985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         6904                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         6904                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       855294                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       855294                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       868017                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       868017                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.014375                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014375                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.022064                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.022064                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.448794                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.448794                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.012169                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.012169                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.111964                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.111964                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.017353                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017353                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.023677                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023677                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7885                       # number of writebacks
system.cpu1.dcache.writebacks::total             7885                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     2434653                       # DTB read hits
system.cpu2.dtb.read_misses                      6364                       # DTB read misses
system.cpu2.dtb.write_hits                    1856026                       # DTB write hits
system.cpu2.dtb.write_misses                      874                       # DTB write misses
system.cpu2.dtb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                    1760                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                   457                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                       91                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 2441017                       # DTB read accesses
system.cpu2.dtb.write_accesses                1856900                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          4290679                       # DTB hits
system.cpu2.dtb.misses                           7238                       # DTB misses
system.cpu2.dtb.accesses                      4297917                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    12397917                       # ITB inst hits
system.cpu2.itb.inst_misses                      2364                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                     969                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                12400281                       # ITB inst accesses
system.cpu2.itb.hits                         12397917                       # DTB hits
system.cpu2.itb.misses                           2364                       # DTB misses
system.cpu2.itb.accesses                     12400281                       # DTB accesses
system.cpu2.numCycles                        20398776                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   11952607                       # Number of instructions committed
system.cpu2.committedOps                     14040268                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             12226632                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  2989                       # Number of float alu accesses
system.cpu2.num_func_calls                     509483                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1662087                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    12226632                       # number of integer instructions
system.cpu2.num_fp_insts                         2989                       # number of float instructions
system.cpu2.num_int_register_reads           20833089                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           8249364                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                2157                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                832                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            41571279                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            6989389                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      4379484                       # number of memory refs
system.cpu2.num_load_insts                    2470218                       # Number of load instructions
system.cpu2.num_store_insts                   1909266                       # Number of store instructions
system.cpu2.num_idle_cycles              5910793.018630                       # Number of idle cycles
system.cpu2.num_busy_cycles              14487982.981370                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.710238                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.289762                       # Percentage of idle cycles
system.cpu2.Branches                          2212629                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  101      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                  9653365     68.68%     68.68% # Class of executed instruction
system.cpu2.op_class::IntMult                   22058      0.16%     68.84% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc               277      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     68.84% # Class of executed instruction
system.cpu2.op_class::MemRead                 2470218     17.58%     86.42% # Class of executed instruction
system.cpu2.op_class::MemWrite                1909266     13.58%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  14055285                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      79                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           160558                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12274306                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           161070                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            76.204793                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          219                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         24959316                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        24959316                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     12238821                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12238821                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     12238821                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12238821                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     12238821                       # number of overall hits
system.cpu2.icache.overall_hits::total       12238821                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       160558                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       160558                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       160558                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        160558                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       160558                       # number of overall misses
system.cpu2.icache.overall_misses::total       160558                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst     12399379                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12399379                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     12399379                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12399379                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     12399379                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12399379                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.012949                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.012949                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.012949                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.012949                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.012949                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.012949                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           111679                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          991.766295                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4278865                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           112703                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            37.965848                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   991.766295                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.968522                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968522                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          516                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          8707392                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         8707392                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      2294927                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2294927                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1781775                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1781775                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data        25146                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        25146                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        38724                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        38724                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        37537                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        37537                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      4076702                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4076702                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      4101848                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4101848                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        66871                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        66871                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        35670                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        35670                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data        14013                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        14013                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          587                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          587                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1567                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1567                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       102541                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        102541                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       116554                       # number of overall misses
system.cpu2.dcache.overall_misses::total       116554                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2361798                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2361798                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1817445                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1817445                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data        39159                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        39159                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        39311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        39311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        39104                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        39104                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      4179243                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4179243                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      4218402                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4218402                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.028314                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.028314                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.019626                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.019626                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.357849                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.357849                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.014932                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.014932                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.040073                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.040073                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.024536                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.024536                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.027630                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.027630                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        55022                       # number of writebacks
system.cpu2.dcache.writebacks::total            55022                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                      304820                       # DTB read hits
system.cpu3.dtb.read_misses                       132                       # DTB read misses
system.cpu3.dtb.write_hits                     100688                       # DTB write hits
system.cpu3.dtb.write_misses                       19                       # DTB write misses
system.cpu3.dtb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                     151                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                    40                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                  304952                       # DTB read accesses
system.cpu3.dtb.write_accesses                 100707                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                           405508                       # DTB hits
system.cpu3.dtb.misses                            151                       # DTB misses
system.cpu3.dtb.accesses                       405659                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                     3043588                       # ITB inst hits
system.cpu3.itb.inst_misses                        76                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                      76                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                 3043664                       # ITB inst accesses
system.cpu3.itb.hits                          3043588                       # DTB hits
system.cpu3.itb.misses                             76                       # DTB misses
system.cpu3.itb.accesses                      3043664                       # DTB accesses
system.cpu3.numCycles                        24343163                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    3043509                       # Number of instructions committed
system.cpu3.committedOps                      3067288                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              2667987                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                   290                       # Number of float alu accesses
system.cpu3.num_func_calls                     139203                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       430164                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     2667987                       # number of integer instructions
system.cpu3.num_fp_insts                          290                       # number of float instructions
system.cpu3.num_int_register_reads            3988709                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           1828171                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                 162                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                128                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads             9203268                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            2543386                       # number of times the CC registers were written
system.cpu3.num_mem_refs                       408721                       # number of memory refs
system.cpu3.num_load_insts                     306596                       # Number of load instructions
system.cpu3.num_store_insts                    102125                       # Number of store instructions
system.cpu3.num_idle_cycles              20682581.492099                       # Number of idle cycles
system.cpu3.num_busy_cycles              3660581.507901                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.150374                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.849626                       # Percentage of idle cycles
system.cpu3.Branches                           536770                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                  2642177     86.14%     86.14% # Class of executed instruction
system.cpu3.op_class::IntMult                   16510      0.54%     86.67% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                34      0.00%     86.68% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     86.68% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     86.68% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     86.68% # Class of executed instruction
system.cpu3.op_class::MemRead                  306596     10.00%     96.67% # Class of executed instruction
system.cpu3.op_class::MemWrite                 102125      3.33%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   3067443                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             1574                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3101298                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2086                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1486.720038                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6088902                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6088902                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      3042090                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3042090                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      3042090                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3042090                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      3042090                       # number of overall hits
system.cpu3.icache.overall_hits::total        3042090                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1574                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1574                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1574                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1574                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1574                       # number of overall misses
system.cpu3.icache.overall_misses::total         1574                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst      3043664                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3043664                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      3043664                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3043664                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      3043664                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3043664                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000517                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000517                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000517                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000517                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000517                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000517                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements             1836                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          763.744316                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             455466                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2796                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           162.899142                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   763.744316                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.745844                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.745844                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          960                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          641                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           813872                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          813872                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       299114                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         299114                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        99871                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         99871                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data         3029                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         3029                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data          409                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          409                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data          337                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          337                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       398985                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          398985                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       402014                       # number of overall hits
system.cpu3.dcache.overall_hits::total         402014                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          968                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          968                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data          313                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          313                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data         1300                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         1300                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          123                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          181                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         1281                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1281                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         2581                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2581                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data       300082                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       300082                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       100184                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       100184                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data         4329                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         4329                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data          518                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          518                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       400266                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       400266                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       404595                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       404595                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.003226                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.003226                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.003124                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003124                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.300300                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.300300                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.231203                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.231203                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.349421                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.349421                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.003200                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003200                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.006379                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006379                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          625                       # number of writebacks
system.cpu3.dcache.writebacks::total              625                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                      321913                       # DTB read hits
system.cpu4.dtb.read_misses                       286                       # DTB read misses
system.cpu4.dtb.write_hits                     103679                       # DTB write hits
system.cpu4.dtb.write_misses                       22                       # DTB write misses
system.cpu4.dtb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                     174                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                    52                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                  322199                       # DTB read accesses
system.cpu4.dtb.write_accesses                 103701                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                           425592                       # DTB hits
system.cpu4.dtb.misses                            308                       # DTB misses
system.cpu4.dtb.accesses                       425900                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                     3811000                       # ITB inst hits
system.cpu4.itb.inst_misses                       103                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                      93                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                 3811103                       # ITB inst accesses
system.cpu4.itb.hits                          3811000                       # DTB hits
system.cpu4.itb.misses                            103                       # DTB misses
system.cpu4.itb.accesses                      3811103                       # DTB accesses
system.cpu4.numCycles                        26812015                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    3811000                       # Number of instructions committed
system.cpu4.committedOps                      3836161                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              3353607                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu4.num_func_calls                     187825                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       524727                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     3353607                       # number of integer instructions
system.cpu4.num_fp_insts                          145                       # number of float instructions
system.cpu4.num_int_register_reads            4899824                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           2267954                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            11509788                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes            3105563                       # number of times the CC registers were written
system.cpu4.num_mem_refs                       428750                       # number of memory refs
system.cpu4.num_load_insts                     324059                       # Number of load instructions
system.cpu4.num_store_insts                    104691                       # Number of store instructions
system.cpu4.num_idle_cycles              21769640.167644                       # Number of idle cycles
system.cpu4.num_busy_cycles              5042374.832356                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.188064                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.811936                       # Percentage of idle cycles
system.cpu4.Branches                           668139                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                  3384960     88.24%     88.24% # Class of executed instruction
system.cpu4.op_class::IntMult                   22536      0.59%     88.82% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                17      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     88.82% # Class of executed instruction
system.cpu4.op_class::MemRead                  324059      8.45%     97.27% # Class of executed instruction
system.cpu4.op_class::MemWrite                 104691      2.73%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   3836264                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             1010                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            4023740                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1522                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          2643.718791                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          236                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          7623216                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         7623216                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      3810093                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        3810093                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      3810093                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         3810093                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      3810093                       # number of overall hits
system.cpu4.icache.overall_hits::total        3810093                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         1010                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1010                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         1010                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1010                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         1010                       # number of overall misses
system.cpu4.icache.overall_misses::total         1010                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst      3811103                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      3811103                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      3811103                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      3811103                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      3811103                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      3811103                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000265                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000265                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000265                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000265                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000265                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000265                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements             2553                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          754.500958                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             521191                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             3553                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           146.690402                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   754.500958                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.736817                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.736817                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1000                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          499                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          335                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           855069                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          855069                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       314319                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         314319                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       102660                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        102660                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data         4111                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         4111                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data          633                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          633                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data          577                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          577                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data       416979                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          416979                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       421090                       # number of overall hits
system.cpu4.dcache.overall_hits::total         421090                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         1192                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1192                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data          305                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          305                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data         1825                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total         1825                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          111                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          151                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data         1497                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1497                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data         3322                       # number of overall misses
system.cpu4.dcache.overall_misses::total         3322                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data       315511                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       315511                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data       102965                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       102965                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data         5936                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         5936                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data          744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data          728                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          728                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data       418476                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       418476                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data       424412                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       424412                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.003778                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.003778                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.002962                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.002962                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.307446                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.307446                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.149194                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.149194                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.207418                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.207418                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.003577                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.003577                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.007827                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.007827                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          916                       # number of writebacks
system.cpu4.dcache.writebacks::total              916                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                      540830                       # DTB read hits
system.cpu5.dtb.read_misses                      1382                       # DTB read misses
system.cpu5.dtb.write_hits                     437513                       # DTB write hits
system.cpu5.dtb.write_misses                      320                       # DTB write misses
system.cpu5.dtb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                    1687                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                   184                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                      108                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                  542212                       # DTB read accesses
system.cpu5.dtb.write_accesses                 437833                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                           978343                       # DTB hits
system.cpu5.dtb.misses                           1702                       # DTB misses
system.cpu5.dtb.accesses                       980045                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                     3921593                       # ITB inst hits
system.cpu5.itb.inst_misses                       785                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                     785                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                 3922378                       # ITB inst accesses
system.cpu5.itb.hits                          3921593                       # DTB hits
system.cpu5.itb.misses                            785                       # DTB misses
system.cpu5.itb.accesses                      3922378                       # DTB accesses
system.cpu5.numCycles                        19610173                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                    3898557                       # Number of instructions committed
system.cpu5.committedOps                      4344854                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses              3839060                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                  2909                       # Number of float alu accesses
system.cpu5.num_func_calls                     187104                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts       526158                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                     3839060                       # number of integer instructions
system.cpu5.num_fp_insts                         2909                       # number of float instructions
system.cpu5.num_int_register_reads            6174436                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           2605812                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                2781                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                128                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            13007646                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes            2809479                       # number of times the CC registers were written
system.cpu5.num_mem_refs                       989146                       # number of memory refs
system.cpu5.num_load_insts                     545681                       # Number of load instructions
system.cpu5.num_store_insts                    443465                       # Number of store instructions
system.cpu5.num_idle_cycles              15410402.571146                       # Number of idle cycles
system.cpu5.num_busy_cycles              4199770.428854                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.214163                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.785837                       # Percentage of idle cycles
system.cpu5.Branches                           689892                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                   36      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                  3341149     76.85%     76.85% # Class of executed instruction
system.cpu5.op_class::IntMult                   17249      0.40%     77.24% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     77.24% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc               294      0.01%     77.25% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     77.25% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     77.25% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     77.25% # Class of executed instruction
system.cpu5.op_class::MemRead                  545681     12.55%     89.80% # Class of executed instruction
system.cpu5.op_class::MemWrite                 443465     10.20%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                   4347874                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      74                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            27791                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            3937360                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            28303                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           139.114581                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          7872547                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         7872547                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst      3894587                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        3894587                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst      3894587                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         3894587                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst      3894587                       # number of overall hits
system.cpu5.icache.overall_hits::total        3894587                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst        27791                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        27791                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst        27791                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         27791                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst        27791                       # number of overall misses
system.cpu5.icache.overall_misses::total        27791                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst      3922378                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      3922378                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst      3922378                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      3922378                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst      3922378                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      3922378                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.007085                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.007085                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.007085                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.007085                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.007085                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.007085                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            25059                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          916.878407                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             948824                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            25968                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            36.538201                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   916.878407                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.895389                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.895389                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          909                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          569                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.887695                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          1987491                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         1987491                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       509671                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         509671                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data       418671                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        418671                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data        10805                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        10805                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         5799                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         5799                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         5128                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         5128                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data       928342                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          928342                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data       939147                       # number of overall hits
system.cpu5.dcache.overall_hits::total         939147                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         7800                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         7800                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        13135                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        13135                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data         7945                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total         7945                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          138                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          138                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          750                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          750                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        20935                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         20935                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        28880                       # number of overall misses
system.cpu5.dcache.overall_misses::total        28880                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data       517471                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       517471                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data       431806                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       431806                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data        18750                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        18750                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         5937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         5937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data       949277                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       949277                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data       968027                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       968027                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.015073                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015073                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.030419                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.030419                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.423733                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.423733                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.023244                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.023244                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.127594                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.127594                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.022054                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.022054                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.029834                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.029834                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        17855                       # number of writebacks
system.cpu5.dcache.writebacks::total            17855                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     1074152                       # DTB read hits
system.cpu6.dtb.read_misses                      3327                       # DTB read misses
system.cpu6.dtb.write_hits                    1020174                       # DTB write hits
system.cpu6.dtb.write_misses                      700                       # DTB write misses
system.cpu6.dtb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                    3589                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                   568                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                      264                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 1077479                       # DTB read accesses
system.cpu6.dtb.write_accesses                1020874                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                          2094326                       # DTB hits
system.cpu6.dtb.misses                           4027                       # DTB misses
system.cpu6.dtb.accesses                      2098353                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                     6004062                       # ITB inst hits
system.cpu6.itb.inst_misses                      1952                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                    1520                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                 6006014                       # ITB inst accesses
system.cpu6.itb.hits                          6004062                       # DTB hits
system.cpu6.itb.misses                           1952                       # DTB misses
system.cpu6.itb.accesses                      6006014                       # DTB accesses
system.cpu6.numCycles                        19631006                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                    5982288                       # Number of instructions committed
system.cpu6.committedOps                      7103907                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses              6302669                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                  2851                       # Number of float alu accesses
system.cpu6.num_func_calls                     291314                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts       751208                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                     6302669                       # number of integer instructions
system.cpu6.num_fp_insts                         2851                       # number of float instructions
system.cpu6.num_int_register_reads           10761153                       # number of times the integer registers were read
system.cpu6.num_int_register_writes           4328145                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                1815                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               1024                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads            21335923                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes            3612924                       # number of times the CC registers were written
system.cpu6.num_mem_refs                      2128599                       # number of memory refs
system.cpu6.num_load_insts                    1088622                       # Number of load instructions
system.cpu6.num_store_insts                   1039977                       # Number of store instructions
system.cpu6.num_idle_cycles              12771674.049227                       # Number of idle cycles
system.cpu6.num_busy_cycles              6859331.950773                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.349413                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.650587                       # Percentage of idle cycles
system.cpu6.Branches                          1036456                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  108      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                  4966050     69.81%     69.81% # Class of executed instruction
system.cpu6.op_class::IntMult                   18735      0.26%     70.07% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     70.07% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc               347      0.00%     70.08% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     70.08% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     70.08% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     70.08% # Class of executed instruction
system.cpu6.op_class::MemRead                 1088622     15.30%     85.38% # Class of executed instruction
system.cpu6.op_class::MemWrite                1039977     14.62%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                   7113839                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     205                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements            56041                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            6085980                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            56553                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           107.615511                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         12067181                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        12067181                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      5949529                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        5949529                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      5949529                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         5949529                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      5949529                       # number of overall hits
system.cpu6.icache.overall_hits::total        5949529                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst        56041                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        56041                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst        56041                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         56041                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst        56041                       # number of overall misses
system.cpu6.icache.overall_misses::total        56041                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst      6005570                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      6005570                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      6005570                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      6005570                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      6005570                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      6005570                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.009332                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009332                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.009332                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009332                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.009332                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009332                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements            61756                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          816.873265                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            2060806                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            62503                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            32.971313                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   816.873265                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.797728                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.797728                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          747                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          747                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.729492                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          4264836                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         4264836                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       991445                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         991445                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data       967864                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        967864                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data        22893                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total        22893                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data        20704                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        20704                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data        19334                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        19334                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      1959309                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1959309                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      1982202                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1982202                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data        22580                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        22580                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data        31718                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        31718                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data        19146                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total        19146                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          333                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          333                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         1571                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1571                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        54298                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         54298                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        73444                       # number of overall misses
system.cpu6.dcache.overall_misses::total        73444                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data      1014025                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1014025                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data       999582                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       999582                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data        42039                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total        42039                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data        21037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        21037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data        20905                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        20905                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      2013607                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2013607                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      2055646                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2055646                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.022268                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.022268                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.031731                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.031731                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.455434                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.455434                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.015829                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.015829                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.075149                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.075149                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.026966                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.026966                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.035728                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.035728                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        42463                       # number of writebacks
system.cpu6.dcache.writebacks::total            42463                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                      607066                       # DTB read hits
system.cpu7.dtb.read_misses                      1916                       # DTB read misses
system.cpu7.dtb.write_hits                     378450                       # DTB write hits
system.cpu7.dtb.write_misses                      320                       # DTB write misses
system.cpu7.dtb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                    1714                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                   121                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                       72                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                  608982                       # DTB read accesses
system.cpu7.dtb.write_accesses                 378770                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                           985516                       # DTB hits
system.cpu7.dtb.misses                           2236                       # DTB misses
system.cpu7.dtb.accesses                       987752                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                     4374981                       # ITB inst hits
system.cpu7.itb.inst_misses                      1161                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                          87                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                    1332                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                     782                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                 4376142                       # ITB inst accesses
system.cpu7.itb.hits                          4374981                       # DTB hits
system.cpu7.itb.misses                           1161                       # DTB misses
system.cpu7.itb.accesses                      4376142                       # DTB accesses
system.cpu7.numCycles                        19630847                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                    4359375                       # Number of instructions committed
system.cpu7.committedOps                      4716842                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses              4122311                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                  1981                       # Number of float alu accesses
system.cpu7.num_func_calls                     216722                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts       579784                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                     4122311                       # number of integer instructions
system.cpu7.num_fp_insts                         1981                       # number of float instructions
system.cpu7.num_int_register_reads            6585525                       # number of times the integer registers were read
system.cpu7.num_int_register_writes           2852113                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 861                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes               1120                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads            14155242                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes            3021322                       # number of times the CC registers were written
system.cpu7.num_mem_refs                      1004457                       # number of memory refs
system.cpu7.num_load_insts                     616959                       # Number of load instructions
system.cpu7.num_store_insts                    387498                       # Number of store instructions
system.cpu7.num_idle_cycles              15075444.136261                       # Number of idle cycles
system.cpu7.num_busy_cycles              4555402.863739                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.232053                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.767947                       # Percentage of idle cycles
system.cpu7.Branches                           776624                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                   36      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                  3699862     78.35%     78.36% # Class of executed instruction
system.cpu7.op_class::IntMult                   17385      0.37%     78.72% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc               189      0.00%     78.73% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     78.73% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     78.73% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     78.73% # Class of executed instruction
system.cpu7.op_class::MemRead                  616959     13.07%     91.79% # Class of executed instruction
system.cpu7.op_class::MemWrite                 387498      8.21%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                   4721929                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements            20256                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            4488892                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            20768                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           216.144646                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          466                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          8771772                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         8771772                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      4355502                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        4355502                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      4355502                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         4355502                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      4355502                       # number of overall hits
system.cpu7.icache.overall_hits::total        4355502                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst        20256                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        20256                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst        20256                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         20256                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst        20256                       # number of overall misses
system.cpu7.icache.overall_misses::total        20256                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst      4375758                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      4375758                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      4375758                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      4375758                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      4375758                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      4375758                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.004629                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004629                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.004629                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004629                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.004629                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004629                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements            14336                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          822.583409                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            1032039                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            15149                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            68.125883                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   822.583409                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.803304                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.803304                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          813                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          646                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.793945                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          1993672                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         1993672                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       574333                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         574333                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data       360109                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        360109                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data         7963                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total         7963                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data        11704                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        11704                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data        11047                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        11047                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data       934442                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          934442                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data       942405                       # number of overall hits
system.cpu7.dcache.overall_hits::total         942405                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data        10033                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        10033                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         6761                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         6761                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data         4425                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total         4425                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          145                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data          691                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          691                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        16794                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         16794                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        21219                       # number of overall misses
system.cpu7.dcache.overall_misses::total        21219                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data       584366                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       584366                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data       366870                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       366870                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data        12388                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total        12388                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data        11849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        11849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data        11738                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        11738                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data       951236                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       951236                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data       963624                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       963624                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.017169                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.017169                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.018429                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.018429                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.357201                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.357201                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.012237                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.012237                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.058869                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.058869                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.017655                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017655                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.022020                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.022020                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         9328                       # number of writebacks
system.cpu7.dcache.writebacks::total             9328                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                  130                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  146                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1170                       # Number of tag accesses
system.iocache.tags.data_accesses                1170                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide          128                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total          128                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide            2                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                2                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide            2                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 2                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide            2                       # number of overall misses
system.iocache.overall_misses::total                2                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide            2                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              2                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide          128                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          128                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide            2                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               2                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide            2                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              2                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                        128                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
