
boot_up.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <vector_table>:
 8000000:	20004000 	andcs	r4, r0, r0
 8000004:	0800014d 	stmdaeq	r0, {r0, r2, r3, r6, r8}
	...

080000a4 <delay>:
 80000a4:	b082      	sub	sp, #8
 80000a6:	23ff      	movs	r3, #255	; 0xff
 80000a8:	031b      	lsls	r3, r3, #12
 80000aa:	9301      	str	r3, [sp, #4]
 80000ac:	9b01      	ldr	r3, [sp, #4]
 80000ae:	2b00      	cmp	r3, #0
 80000b0:	d006      	beq.n	80000c0 <delay+0x1c>
 80000b2:	46c0      	nop			; (mov r8, r8)
 80000b4:	9b01      	ldr	r3, [sp, #4]
 80000b6:	3b01      	subs	r3, #1
 80000b8:	9301      	str	r3, [sp, #4]
 80000ba:	9b01      	ldr	r3, [sp, #4]
 80000bc:	2b00      	cmp	r3, #0
 80000be:	d1f8      	bne.n	80000b2 <delay+0xe>
 80000c0:	b002      	add	sp, #8
 80000c2:	4770      	bx	lr

080000c4 <main>:
 80000c4:	b530      	push	{r4, r5, lr}
 80000c6:	b083      	sub	sp, #12
 80000c8:	4a19      	ldr	r2, [pc, #100]	; (8000130 <main+0x6c>)
 80000ca:	6811      	ldr	r1, [r2, #0]
 80000cc:	2380      	movs	r3, #128	; 0x80
 80000ce:	031b      	lsls	r3, r3, #12
 80000d0:	430b      	orrs	r3, r1
 80000d2:	6013      	str	r3, [r2, #0]
 80000d4:	4b17      	ldr	r3, [pc, #92]	; (8000134 <main+0x70>)
 80000d6:	681a      	ldr	r2, [r3, #0]
 80000d8:	4917      	ldr	r1, [pc, #92]	; (8000138 <main+0x74>)
 80000da:	400a      	ands	r2, r1
 80000dc:	601a      	str	r2, [r3, #0]
 80000de:	6819      	ldr	r1, [r3, #0]
 80000e0:	2280      	movs	r2, #128	; 0x80
 80000e2:	0152      	lsls	r2, r2, #5
 80000e4:	430a      	orrs	r2, r1
 80000e6:	601a      	str	r2, [r3, #0]
 80000e8:	4a14      	ldr	r2, [pc, #80]	; (800013c <main+0x78>)
 80000ea:	6813      	ldr	r3, [r2, #0]
 80000ec:	2140      	movs	r1, #64	; 0x40
 80000ee:	438b      	bics	r3, r1
 80000f0:	6013      	str	r3, [r2, #0]
 80000f2:	4a13      	ldr	r2, [pc, #76]	; (8000140 <main+0x7c>)
 80000f4:	6813      	ldr	r3, [r2, #0]
 80000f6:	021b      	lsls	r3, r3, #8
 80000f8:	0a1b      	lsrs	r3, r3, #8
 80000fa:	6013      	str	r3, [r2, #0]
 80000fc:	4a11      	ldr	r2, [pc, #68]	; (8000144 <main+0x80>)
 80000fe:	6813      	ldr	r3, [r2, #0]
 8000100:	021b      	lsls	r3, r3, #8
 8000102:	0a1b      	lsrs	r3, r3, #8
 8000104:	6013      	str	r3, [r2, #0]
 8000106:	4c10      	ldr	r4, [pc, #64]	; (8000148 <main+0x84>)
 8000108:	25f0      	movs	r5, #240	; 0xf0
 800010a:	6823      	ldr	r3, [r4, #0]
 800010c:	9301      	str	r3, [sp, #4]
 800010e:	9b01      	ldr	r3, [sp, #4]
 8000110:	432b      	orrs	r3, r5
 8000112:	9301      	str	r3, [sp, #4]
 8000114:	9b01      	ldr	r3, [sp, #4]
 8000116:	6023      	str	r3, [r4, #0]
 8000118:	f7ff ffc4 	bl	80000a4 <delay>
 800011c:	6823      	ldr	r3, [r4, #0]
 800011e:	9301      	str	r3, [sp, #4]
 8000120:	9b01      	ldr	r3, [sp, #4]
 8000122:	43ab      	bics	r3, r5
 8000124:	9301      	str	r3, [sp, #4]
 8000126:	9b01      	ldr	r3, [sp, #4]
 8000128:	6023      	str	r3, [r4, #0]
 800012a:	f7ff ffbb 	bl	80000a4 <delay>
 800012e:	e7ec      	b.n	800010a <main+0x46>
 8000130:	40021014 	andmi	r1, r2, r4, lsl r0
 8000134:	48000800 	stmdami	r0, {fp}
 8000138:	000ff0ff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
 800013c:	48000804 	stmdami	r0, {r2, fp}
 8000140:	48000808 	stmdami	r0, {r3, fp}
 8000144:	4800080c 	stmdami	r0, {r2, r3, fp}
 8000148:	48000814 	stmdami	r0, {r2, r4, fp}

0800014c <reset_handler>:
 800014c:	b510      	push	{r4, lr}
 800014e:	4a0d      	ldr	r2, [pc, #52]	; (8000184 <reset_handler+0x38>)
 8000150:	4b0d      	ldr	r3, [pc, #52]	; (8000188 <reset_handler+0x3c>)
 8000152:	429a      	cmp	r2, r3
 8000154:	d208      	bcs.n	8000168 <reset_handler+0x1c>
 8000156:	4a0d      	ldr	r2, [pc, #52]	; (800018c <reset_handler+0x40>)
 8000158:	4b0a      	ldr	r3, [pc, #40]	; (8000184 <reset_handler+0x38>)
 800015a:	480b      	ldr	r0, [pc, #44]	; (8000188 <reset_handler+0x3c>)
 800015c:	7811      	ldrb	r1, [r2, #0]
 800015e:	7019      	strb	r1, [r3, #0]
 8000160:	3201      	adds	r2, #1
 8000162:	3301      	adds	r3, #1
 8000164:	4283      	cmp	r3, r0
 8000166:	d1f9      	bne.n	800015c <reset_handler+0x10>
 8000168:	4a09      	ldr	r2, [pc, #36]	; (8000190 <reset_handler+0x44>)
 800016a:	4b0a      	ldr	r3, [pc, #40]	; (8000194 <reset_handler+0x48>)
 800016c:	429a      	cmp	r2, r3
 800016e:	d206      	bcs.n	800017e <reset_handler+0x32>
 8000170:	0013      	movs	r3, r2
 8000172:	4908      	ldr	r1, [pc, #32]	; (8000194 <reset_handler+0x48>)
 8000174:	2200      	movs	r2, #0
 8000176:	701a      	strb	r2, [r3, #0]
 8000178:	3301      	adds	r3, #1
 800017a:	4299      	cmp	r1, r3
 800017c:	d1fb      	bne.n	8000176 <reset_handler+0x2a>
 800017e:	f7ff ffa1 	bl	80000c4 <main>
 8000182:	46c0      	nop			; (mov r8, r8)
 8000184:	20000000 	andcs	r0, r0, r0
 8000188:	20000000 	andcs	r0, r0, r0
 800018c:	08000198 	stmdaeq	r0, {r3, r4, r7, r8}
 8000190:	20000000 	andcs	r0, r0, r0
 8000194:	20000000 	andcs	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001e6 	andeq	r0, r0, r6, ror #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000001d 	andeq	r0, r0, sp, lsl r0
  10:	0000130c 	andeq	r1, r0, ip, lsl #6
  14:	0000de00 	andeq	sp, r0, r0, lsl #28
  18:	0000a400 	andeq	sl, r0, r0, lsl #8
  1c:	0000f408 	andeq	pc, r0, r8, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	000000a8 	andeq	r0, r0, r8, lsr #1
  2c:	48050202 	stmdami	r5, {r1, r9}
  30:	02000001 	andeq	r0, r0, #1
  34:	013f0504 	teqeq	pc, r4, lsl #10
  38:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
  3c:	00013a05 	andeq	r3, r1, r5, lsl #20
  40:	011d0300 	tsteq	sp, r0, lsl #6
  44:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
  48:	00004d18 	andeq	r4, r0, r8, lsl sp
  4c:	08010200 	stmdaeq	r1, {r9}
  50:	000000a6 	andeq	r0, r0, r6, lsr #1
  54:	c0070202 	andgt	r0, r7, r2, lsl #4
  58:	03000000 	movweq	r0, #0
  5c:	00000152 	andeq	r0, r0, r2, asr r1
  60:	71193402 	tstvc	r9, r2, lsl #8
  64:	04000000 	streq	r0, [r0], #-0
  68:	0000005b 	andeq	r0, r0, fp, asr r0
  6c:	00005b05 	andeq	r5, r0, r5, lsl #22
  70:	07040200 	streq	r0, [r4, -r0, lsl #4]
  74:	0000010b 	andeq	r0, r0, fp, lsl #2
  78:	06070802 	streq	r0, [r7], -r2, lsl #16
  7c:	06000001 	streq	r0, [r0], -r1
  80:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  84:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
  88:	00011007 	andeq	r1, r1, r7
  8c:	01250700 			; <UNDEFINED> instruction: 0x01250700
  90:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
  94:	00005b11 	andeq	r5, r0, r1, lsl fp
  98:	00000700 	andeq	r0, r0, r0, lsl #14
  9c:	6a010000 	bvs	400a4 <vector_table-0x7fbff5c>
  a0:	00005b11 	andeq	r5, r0, r1, lsl fp
  a4:	00b40700 	adcseq	r0, r4, r0, lsl #14
  a8:	6b010000 	blvs	400b0 <vector_table-0x7fbff50>
  ac:	00005b11 	andeq	r5, r0, r1, lsl fp
  b0:	00070700 	andeq	r0, r7, r0, lsl #14
  b4:	6c010000 	stcvs	0, cr0, [r1], {-0}
  b8:	00005b11 	andeq	r5, r0, r1, lsl fp
  bc:	000d0700 	andeq	r0, sp, r0, lsl #14
  c0:	6d010000 	stcvs	0, cr0, [r1, #-0]
  c4:	00005b11 	andeq	r5, r0, r1, lsl fp
  c8:	00410800 	subeq	r0, r1, r0, lsl #16
  cc:	00d90000 	sbcseq	r0, r9, r0
  d0:	86090000 	strhi	r0, [r9], -r0
  d4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  d8:	00d30a00 	sbcseq	r0, r3, r0, lsl #20
  dc:	70010000 	andvc	r0, r1, r0
  e0:	0000c910 	andeq	ip, r0, r0, lsl r9
  e4:	005b0800 	subseq	r0, fp, r0, lsl #16
  e8:	00f50000 	rscseq	r0, r5, r0
  ec:	86090000 	strhi	r0, [r9], -r0
  f0:	02000000 	andeq	r0, r0, #0
  f4:	00fd0b00 	rscseq	r0, sp, r0, lsl #22
  f8:	73010000 	movwvc	r0, #4096	; 0x1000
  fc:	0000e511 	andeq	lr, r0, r1, lsl r5
 100:	04d20c00 	ldrbeq	r0, [r2], #3072	; 0xc00
 104:	09290000 	stmdbeq	r9!, {}	; <UNPREDICTABLE>
 108:	02a60000 	adceq	r0, r6, #0
 10c:	67080000 	strvs	r0, [r8, -r0]
 110:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 114:	09000001 	stmdbeq	r0, {r0}
 118:	00000086 	andeq	r0, r0, r6, lsl #1
 11c:	0e040028 	cdpeq	0, 0, cr0, cr4, cr8, {1}
 120:	0c000001 	stceq	0, cr0, [r0], {1}
 124:	0000008e 	andeq	r0, r0, lr, lsl #1
 128:	1e107f01 	cdpne	15, 1, cr7, cr0, cr1, {0}
 12c:	05000001 	streq	r0, [r0, #-1]
 130:	00000003 	andeq	r0, r0, r3
 134:	00d90d08 	sbcseq	r0, r9, r8, lsl #26
 138:	a0010000 	andge	r0, r1, r0
 13c:	00007f05 	andeq	r7, r0, r5, lsl #30
 140:	0000c400 	andeq	ip, r0, r0, lsl #8
 144:	00008808 	andeq	r8, r0, r8, lsl #16
 148:	719c0100 	orrsvc	r0, ip, r0, lsl #2
 14c:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 150:	000000bb 	strheq	r0, [r0], -fp
 154:	6c17b101 	ldfvsd	f3, [r7], {1}
 158:	02000000 	andeq	r0, r0, #0
 15c:	1c0f6c91 	stcne	12, cr6, [pc], {145}	; 0x91
 160:	bf080001 	svclt	0x00080001
 164:	0f000001 	svceq	0x00000001
 168:	0800012e 	stmdaeq	r0, {r1, r2, r3, r5, r8}
 16c:	000001bf 			; <UNDEFINED> instruction: 0x000001bf
 170:	012c1000 			; <UNDEFINED> instruction: 0x012c1000
 174:	8d010000 	stchi	0, cr0, [r1, #-0]
 178:	00014c06 	andeq	r4, r1, r6, lsl #24
 17c:	00004c08 	andeq	r4, r0, r8, lsl #24
 180:	b99c0100 	ldmiblt	ip, {r8}
 184:	11000001 	tstne	r0, r1
 188:	00637273 	rsbeq	r7, r3, r3, ror r2
 18c:	b90e8f01 	stmdblt	lr, {r0, r8, r9, sl, fp, pc}
 190:	06000001 	streq	r0, [r0], -r1
 194:	00000000 	andeq	r0, r0, r0
 198:	12000000 	andne	r0, r0, #0
 19c:	0000009b 	muleq	r0, fp, r0
 1a0:	b90e9001 	stmdblt	lr, {r0, ip, pc}
 1a4:	37000001 	strcc	r0, [r0, -r1]
 1a8:	31000000 	mrscc	r0, (UNDEF: 0)
 1ac:	0f000000 	svceq	0x00000000
 1b0:	08000182 	stmdaeq	r0, {r1, r7, r8}
 1b4:	00000135 	andeq	r0, r0, r5, lsr r1
 1b8:	41041300 	mrsmi	r1, LR_abt
 1bc:	14000000 	strne	r0, [r0], #-0
 1c0:	000000a0 	andeq	r0, r0, r0, lsr #1
 1c4:	a40d8601 	strge	r8, [sp], #-1537	; 0xfffff9ff
 1c8:	20080000 	andcs	r0, r8, r0
 1cc:	01000000 	mrseq	r0, (UNDEF: 0)
 1d0:	00a6159c 	umlaleq	r1, r6, ip, r5
 1d4:	001a0800 	andseq	r0, sl, r0, lsl #16
 1d8:	69160000 	ldmdbvs	r6, {}	; <UNPREDICTABLE>
 1dc:	1b870100 	blne	fe1c05e4 <_ebss+0xde1c05e4>
 1e0:	0000006c 	andeq	r0, r0, ip, rrx
 1e4:	007c9102 	rsbseq	r9, ip, r2, lsl #2
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <vector_table-0x7d3ff54>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <vector_table-0x7c7f3d8>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00260400 	eoreq	r0, r6, r0, lsl #8
  30:	00001349 	andeq	r1, r0, r9, asr #6
  34:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0b0b0024 	bleq	2c00d4 <vector_table-0x7d3ff2c>
  40:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  44:	34070000 	strcc	r0, [r7], #-0
  48:	3a0e0300 	bcc	380c50 <vector_table-0x7c7f3b0>
  4c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  50:	3f13490b 	svccc	0x0013490b
  54:	00193c19 	andseq	r3, r9, r9, lsl ip
  58:	01010800 	tsteq	r1, r0, lsl #16
  5c:	13011349 	movwne	r1, #4937	; 0x1349
  60:	21090000 	mrscs	r0, (UNDEF: 9)
  64:	2f134900 	svccs	0x00134900
  68:	0a00000b 	beq	9c <vector_table-0x7ffff64>
  6c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  70:	0b3b0b3a 	bleq	ec2d60 <vector_table-0x713d2a0>
  74:	13490b39 	movtne	r0, #39737	; 0x9b39
  78:	340b0000 	strcc	r0, [fp], #-0
  7c:	3a0e0300 	bcc	380c84 <vector_table-0x7c7f37c>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  88:	0c00000a 	stceq	0, cr0, [r0], {10}
  8c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  90:	0b3b0b3a 	bleq	ec2d80 <vector_table-0x713d280>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  9c:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
  a0:	03193f01 	tsteq	r9, #1, 30
  a4:	3b0b3a0e 	blcc	2ce8e4 <vector_table-0x7d3171c>
  a8:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  ac:	11134919 	tstne	r3, r9, lsl r9
  b0:	40061201 	andmi	r1, r6, r1, lsl #4
  b4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  b8:	00001301 	andeq	r1, r0, r1, lsl #6
  bc:	0300340e 	movweq	r3, #1038	; 0x40e
  c0:	3b0b3a0e 	blcc	2ce900 <vector_table-0x7d31700>
  c4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  c8:	00180213 	andseq	r0, r8, r3, lsl r2
  cc:	82890f00 	addhi	r0, r9, #0, 30
  d0:	01110001 	tsteq	r1, r1
  d4:	00001331 	andeq	r1, r0, r1, lsr r3
  d8:	3f012e10 	svccc	0x00012e10
  dc:	3a0e0319 	bcc	380d48 <vector_table-0x7c7f2b8>
  e0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e4:	1119270b 	tstne	r9, fp, lsl #14
  e8:	40061201 	andmi	r1, r6, r1, lsl #4
  ec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  f0:	00001301 	andeq	r1, r0, r1, lsl #6
  f4:	03003411 	movweq	r3, #1041	; 0x411
  f8:	3b0b3a08 	blcc	2ce920 <vector_table-0x7d316e0>
  fc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 100:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 104:	00001742 	andeq	r1, r0, r2, asr #14
 108:	03003412 	movweq	r3, #1042	; 0x412
 10c:	3b0b3a0e 	blcc	2ce94c <vector_table-0x7d316b4>
 110:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 114:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 118:	00001742 	andeq	r1, r0, r2, asr #14
 11c:	0b000f13 	bleq	3d70 <vector_table-0x7ffc290>
 120:	0013490b 	andseq	r4, r3, fp, lsl #18
 124:	012e1400 			; <UNDEFINED> instruction: 0x012e1400
 128:	0b3a0e03 	bleq	e8393c <vector_table-0x717c6c4>
 12c:	0b390b3b 	bleq	e42e20 <vector_table-0x71bd1e0>
 130:	01111927 	tsteq	r1, r7, lsr #18
 134:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 138:	00194297 	mulseq	r9, r7, r2
 13c:	010b1500 	tsteq	fp, r0, lsl #10
 140:	06120111 			; <UNDEFINED> instruction: 0x06120111
 144:	34160000 	ldrcc	r0, [r6], #-0
 148:	3a080300 	bcc	200d50 <vector_table-0x7dff2b0>
 14c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 150:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 154:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	00b80000 	adcseq	r0, r8, r0
   8:	00b80000 	adcseq	r0, r8, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	0000b852 	andeq	fp, r0, r2, asr r8
  14:	0000be00 	andeq	fp, r0, r0, lsl #28
  18:	72000300 	andvc	r0, r0, #0, 6
  1c:	00be9f01 	adcseq	r9, lr, r1, lsl #30
  20:	00c40000 	sbceq	r0, r4, r0
  24:	00010000 	andeq	r0, r1, r0
  28:	00000052 	andeq	r0, r0, r2, asr r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	01010000 	mrseq	r0, (UNDEF: 1)
  34:	d2000000 	andle	r0, r0, #0
  38:	d2000000 	andle	r0, r0, #0
  3c:	01000000 	mrseq	r0, (UNDEF: 0)
  40:	00d25300 	sbcseq	r5, r2, r0, lsl #6
  44:	00d60000 	sbcseq	r0, r6, r0
  48:	00030000 	andeq	r0, r3, r0
  4c:	d69f0173 			; <UNDEFINED> instruction: 0xd69f0173
  50:	da000000 	ble	58 <vector_table-0x7ffffa8>
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00005300 	andeq	r5, r0, r0, lsl #6
  5c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	080000a4 	stmdaeq	r0, {r2, r5, r7}
  14:	000000f4 	strdeq	r0, [r0], -r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001b1 			; <UNDEFINED> instruction: 0x000001b1
   4:	00560003 	subseq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	2f727375 	svccs	0x00727375
  20:	2f62696c 	svccs	0x0062696c
  24:	2f636367 	svccs	0x00636367
  28:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  2c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  30:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  34:	30312f69 	eorscc	r2, r1, r9, ror #30
  38:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  3c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  40:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  44:	6f620000 	svcvs	0x00620000
  48:	755f746f 	ldrbvc	r7, [pc, #-1135]	; fffffbe1 <_ebss+0xdffffbe1>
  4c:	00632e70 	rsbeq	r2, r3, r0, ror lr
  50:	73000000 	movwvc	r0, #0
  54:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  58:	00682e74 	rsbeq	r2, r8, r4, ror lr
  5c:	00000001 	andeq	r0, r0, r1
  60:	05001905 	streq	r1, [r0, #-2309]	; 0xfffff6fb
  64:	0000a402 	andeq	sl, r0, r2, lsl #8
  68:	01850308 	orreq	r0, r5, r8, lsl #6
  6c:	21050501 	tstcs	r5, r1, lsl #10
  70:	05010905 	streq	r0, [r1, #-2309]	; 0xfffff6fb
  74:	0501061b 	streq	r0, [r1, #-1563]	; 0xfffff9e5
  78:	053c062b 	ldreq	r0, [ip, #-1579]!	; 0xfffff9d5
  7c:	0501062d 	streq	r0, [r1, #-1581]	; 0xfffff9d3
  80:	09052005 	stmdbeq	r5, {r0, r2, sp}
  84:	03040200 	movweq	r0, #16896	; 0x4200
  88:	32052f06 	andcc	r2, r5, #6, 30
  8c:	03040200 	movweq	r0, #16896	; 0x4200
  90:	0033051f 	eorseq	r0, r3, pc, lsl r5
  94:	06030402 	streq	r0, [r3], -r2, lsl #8
  98:	002b0501 	eoreq	r0, fp, r1, lsl #10
  9c:	06030402 	streq	r0, [r3], -r2, lsl #8
  a0:	002d053c 	eoreq	r0, sp, ip, lsr r5
  a4:	06030402 	streq	r0, [r3], -r2, lsl #8
  a8:	00050501 	andeq	r0, r5, r1, lsl #10
  ac:	20030402 	andcs	r0, r3, r2, lsl #8
  b0:	05310105 	ldreq	r0, [r1, #-261]!	; 0xfffffefb
  b4:	16030610 			; <UNDEFINED> instruction: 0x16030610
  b8:	3005052e 	andcc	r0, r5, lr, lsr #10
  bc:	01061005 	tsteq	r6, r5
  c0:	69060505 	stmdbvs	r6, {r0, r2, r8, sl}
  c4:	01061105 	tsteq	r6, r5, lsl #2
  c8:	59060505 	stmdbpl	r6, {r0, r2, r8, sl}
  cc:	01061105 	tsteq	r6, r5, lsl #2
  d0:	5b060505 	blpl	1814ec <vector_table-0x7e7eb14>
  d4:	01061205 	tsteq	r6, r5, lsl #4
  d8:	5b060505 	blpl	1814f4 <vector_table-0x7e7eb0c>
  dc:	01061305 	tsteq	r6, r5, lsl #6
  e0:	5b060505 	blpl	1814fc <vector_table-0x7e7eb04>
  e4:	01061105 	tsteq	r6, r5, lsl #2
  e8:	055e1005 	ldrbeq	r1, [lr, #-5]
  ec:	0505210e 	streq	r2, [r5, #-270]	; 0xfffffef2
  f0:	01040200 	mrseq	r0, R12_usr
  f4:	02001b06 	andeq	r1, r0, #6144	; 0x1800
  f8:	05150104 	ldreq	r0, [r5, #-260]	; 0xfffffefc
  fc:	04020009 	streq	r0, [r2], #-9
 100:	10051301 	andne	r1, r5, r1, lsl #6
 104:	01040200 	mrseq	r0, R12_usr
 108:	0e050106 	adfeqs	f0, f5, f6
 10c:	01040200 	mrseq	r0, R12_usr
 110:	00090520 	andeq	r0, r9, r0, lsr #10
 114:	06010402 	streq	r0, [r1], -r2, lsl #8
 118:	000e0521 	andeq	r0, lr, r1, lsr #10
 11c:	06010402 	streq	r0, [r1], -r2, lsl #8
 120:	00090501 	andeq	r0, r9, r1, lsl #10
 124:	06010402 	streq	r0, [r1], -r2, lsl #8
 128:	0013053d 	andseq	r0, r3, sp, lsr r5
 12c:	06010402 	streq	r0, [r1], -r2, lsl #8
 130:	00090501 	andeq	r0, r9, r1, lsl #10
 134:	06010402 	streq	r0, [r1], -r2, lsl #8
 138:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 13c:	10053001 	andne	r3, r5, r1
 140:	01040200 	mrseq	r0, R12_usr
 144:	0e050106 	adfeqs	f0, f5, f6
 148:	01040200 	mrseq	r0, R12_usr
 14c:	00090520 	andeq	r0, r9, r0, lsr #10
 150:	06010402 	streq	r0, [r1], -r2, lsl #8
 154:	000e0521 	andeq	r0, lr, r1, lsr #10
 158:	06010402 	streq	r0, [r1], -r2, lsl #8
 15c:	00090501 	andeq	r0, r9, r1, lsl #10
 160:	06010402 	streq	r0, [r1], -r2, lsl #8
 164:	0013053d 	andseq	r0, r3, sp, lsr r5
 168:	06010402 	streq	r0, [r1], -r2, lsl #8
 16c:	00090501 	andeq	r0, r9, r1, lsl #10
 170:	06010402 	streq	r0, [r1], -r2, lsl #8
 174:	000a052f 	andeq	r0, sl, pc, lsr #10
 178:	03010402 	movweq	r0, #5122	; 0x1402
 17c:	1a052e77 	bne	14bb60 <vector_table-0x7eb44a0>
 180:	05e45903 	strbeq	r5, [r4, #2307]!	; 0x903
 184:	13132205 	tstne	r3, #1342177280	; 0x50000000
 188:	05010b05 	streq	r0, [r1, #-2821]	; 0xfffff4fb
 18c:	11057509 	tstne	r5, r9, lsl #10
 190:	0b050106 	bleq	1405b0 <vector_table-0x7ebfa50>
 194:	20062d06 	andcs	r2, r6, r6, lsl #26
 198:	11054206 	tstne	r5, r6, lsl #4
 19c:	09056706 	stmdbeq	r5, {r1, r2, r8, r9, sl, sp, lr}
 1a0:	11052006 	tstne	r5, r6
 1a4:	0b050106 	bleq	1405c4 <vector_table-0x7ebfa3c>
 1a8:	20061f06 	andcs	r1, r6, r6, lsl #30
 1ac:	32060505 	andcc	r0, r6, #20971520	; 0x1400000
 1b0:	01000d02 	tsteq	r0, r2, lsl #26
 1b4:	Address 0x00000000000001b4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6164735f 	cmnvs	r4, pc, asr r3
   4:	5f006174 	svcpl	0x00006174
   8:	73736273 	cmnvc	r3, #805306375	; 0x30000007
   c:	62655f00 	rsbvs	r5, r5, #0, 30
  10:	62007373 	andvs	r7, r0, #-872415231	; 0xcc000001
  14:	5f746f6f 	svcpl	0x00746f6f
  18:	632e7075 			; <UNDEFINED> instruction: 0x632e7075
  1c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  20:	37314320 	ldrcc	r4, [r1, -r0, lsr #6]!
  24:	2e303120 	rsfcssp	f3, f0, f0
  28:	20312e33 	eorscs	r2, r1, r3, lsr lr
  2c:	31323032 	teqcc	r2, r2, lsr r0
  30:	31323630 	teqcc	r2, r0, lsr r6
  34:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  38:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  3c:	2d202965 			; <UNDEFINED> instruction: 0x2d202965
  40:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0xfffffb93
  44:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
  48:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  4c:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
  50:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  54:	2d20306d 	stccs	0, cr3, [r0, #-436]!	; 0xfffffe4c
  58:	6f6c666d 	svcvs	0x006c666d
  5c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  60:	733d6962 	teqvc	sp, #1605632	; 0x188000
  64:	2074666f 	rsbscs	r6, r4, pc, ror #12
  68:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  6c:	613d6863 	teqvs	sp, r3, ror #16
  70:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
  74:	206d2d73 	rsbcs	r2, sp, r3, ror sp
  78:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
  7c:	2d20314f 	stfcss	f3, [r0, #-316]!	; 0xfffffec4
  80:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
  84:	61747365 	cmnvs	r4, r5, ror #6
  88:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  8c:	65760067 	ldrbvs	r0, [r6, #-103]!	; 0xffffff99
  90:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  94:	6261745f 	rsbvs	r7, r1, #1593835520	; 0x5f000000
  98:	6400656c 	strvs	r6, [r0], #-1388	; 0xfffffa94
  9c:	00747365 	rsbseq	r7, r4, r5, ror #6
  a0:	616c6564 	cmnvs	ip, r4, ror #10
  a4:	6e750079 	mrcvs	0, 3, r0, cr5, cr9, {3}
  a8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  ac:	63206465 			; <UNDEFINED> instruction: 0x63206465
  b0:	00726168 	rsbseq	r6, r2, r8, ror #2
  b4:	6164655f 	cmnvs	r4, pc, asr r5
  b8:	74006174 	strvc	r6, [r0], #-372	; 0xfffffe8c
  bc:	00706d65 	rsbseq	r6, r0, r5, ror #26
  c0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  c4:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  c8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  cc:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d0:	6100746e 	tstvs	r0, lr, ror #8
  d4:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
  d8:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  dc:	682f006e 	stmdavs	pc!, {r1, r2, r3, r5, r6}	; <UNPREDICTABLE>
  e0:	2f656d6f 	svccs	0x00656d6f
  e4:	72626174 	rsbvc	r6, r2, #116, 2
  e8:	442f7a65 	strtmi	r7, [pc], #-2661	; f0 <vector_table-0x7ffff10>
  ec:	6c6e776f 	stclvs	7, cr7, [lr], #-444	; 0xfffffe44
  f0:	7364616f 	cmnvc	r4, #-1073741797	; 0xc000001b
  f4:	6f6f622f 	svcvs	0x006f622f
  f8:	70755f74 	rsbsvc	r5, r5, r4, ror pc
  fc:	74616400 	strbtvc	r6, [r1], #-1024	; 0xfffffc00
 100:	61765f61 	cmnvs	r6, r1, ror #30
 104:	6f6c006c 	svcvs	0x006c006c
 108:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 10c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 110:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 114:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 118:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 11c:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 120:	745f3874 	ldrbvc	r3, [pc], #-2164	; 128 <vector_table-0x7fffed8>
 124:	74655f00 	strbtvc	r5, [r5], #-3840	; 0xfffff100
 128:	00747865 	rsbseq	r7, r4, r5, ror #16
 12c:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
 130:	61685f74 	smcvs	34292	; 0x85f4
 134:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 138:	6f6c0072 	svcvs	0x006c0072
 13c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 140:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 144:	00746e69 	rsbseq	r6, r4, r9, ror #28
 148:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 14c:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 150:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 154:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 158:	Address 0x0000000000000158 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <vector_table-0x6f2f2dc>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	2e30313a 	mrccs	1, 1, r3, cr0, cr10, {1}
   c:	30322d33 	eorscc	r2, r2, r3, lsr sp
  10:	302e3132 	eorcc	r3, lr, r2, lsr r1
  14:	29342d37 	ldmdbcs	r4!, {r0, r1, r2, r4, r5, r8, sl, fp, sp}
  18:	2e303120 	rsfcssp	f3, f0, f0
  1c:	20312e33 	eorscs	r2, r1, r3, lsr lr
  20:	31323032 	teqcc	r2, r2, lsr r0
  24:	31323630 	teqcc	r2, r0, lsr r6
  28:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  2c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002b41 	andeq	r2, r0, r1, asr #22
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000021 	andeq	r0, r0, r1, lsr #32
  10:	2d533605 	ldclcs	6, cr3, [r3, #-20]	; 0xffffffec
  14:	0c06004d 	stceq	0, cr0, [r6], {77}	; 0x4d
  18:	01094d07 	tsteq	r9, r7, lsl #26
  1c:	01140412 	tsteq	r4, r2, lsl r4
  20:	03170115 	tsteq	r7, #1073741829	; 0x40000005
  24:	01190118 	tsteq	r9, r8, lsl r1
  28:	011e011a 	tsteq	lr, sl, lsl r1

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000010 	andeq	r0, r0, r0, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	080000a4 	stmdaeq	r0, {r2, r5, r7}
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	00080e41 	andeq	r0, r8, r1, asr #28
  24:	00000018 	andeq	r0, r0, r8, lsl r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	080000c4 	stmdaeq	r0, {r2, r6, r7}
  30:	00000088 	andeq	r0, r0, r8, lsl #1
  34:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
  38:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  3c:	180e4101 	stmdane	lr, {r0, r8, lr}
  40:	00000014 	andeq	r0, r0, r4, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	0800014c 	stmdaeq	r0, {r2, r3, r6, r8}
  4c:	0000004c 	andeq	r0, r0, ip, asr #32
  50:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
  54:	00018e02 	andeq	r8, r1, r2, lsl #28
