Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sun Jan 11 19:44:04 2026
| Host         : volatile_knight running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       56          
SYNTH-10   Warning           Wide multiplier                                                   10          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (111)
5. checking no_input_delay (3)
6. checking no_output_delay (7)
7. checking multiple_clock (172)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: m_i2s2/count_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (111)
--------------------------------------------------
 There are 111 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (172)
--------------------------------
 There are 172 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.989        0.000                      0                  481        0.033        0.000                      0                  481        2.000        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 4.000}        8.000           125.000         
  axis_clk_clk_wiz_0    {0.000 22.133}       44.265          22.591          
  clkfbout_clk_wiz_0    {0.000 24.000}       48.000          20.833          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  axis_clk_clk_wiz_0_1  {0.000 22.133}       44.265          22.591          
  clkfbout_clk_wiz_0_1  {0.000 24.000}       48.000          20.833          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       2.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         30.989        0.000                      0                  481        0.168        0.000                      0                  481       21.633        0.000                       0                   168  
  clkfbout_clk_wiz_0                                                                                                                                                     45.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       30.995        0.000                      0                  481        0.168        0.000                      0                  481       21.633        0.000                       0                   168  
  clkfbout_clk_wiz_0_1                                                                                                                                                   45.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0         30.989        0.000                      0                  481        0.033        0.000                      0                  481  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1       30.989        0.000                      0                  481        0.033        0.000                      0                  481  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.989ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.525ns  (logic 7.435ns (59.361%)  route 5.090ns (40.639%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.604 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.433    11.037    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.306    11.343 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.563    11.906    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                 30.989    

Slack (MET) :             31.122ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.392ns  (logic 7.346ns (59.280%)  route 5.046ns (40.720%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.520 r  m_vc/unamedDSP__4_i_16/O[2]
                         net (fo=1, routed)           0.411    10.930    m_vc/unamedDSP__4_i_16_n_5
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.301    11.231 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.541    11.773    m_vc/unamedDSP__4_i_3_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                 31.122    

Slack (MET) :             31.132ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.382ns  (logic 7.203ns (58.174%)  route 5.179ns (41.826%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.383 r  m_vc/unamedDSP__4_i_17/O[0]
                         net (fo=1, routed)           0.671    11.054    m_vc/unamedDSP__4_i_17_n_7
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.295    11.349 r  m_vc/unamedDSP__4_i_9/O
                         net (fo=2, routed)           0.414    11.762    m_vc/unamedDSP__4_i_9_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                 31.132    

Slack (MET) :             31.135ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.655ns  (logic 7.203ns (56.916%)  route 5.452ns (43.084%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.383 r  m_vc/unamedDSP__4_i_17/O[0]
                         net (fo=1, routed)           0.671    11.054    m_vc/unamedDSP__4_i_17_n_7
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.295    11.349 r  m_vc/unamedDSP__4_i_9/O
                         net (fo=2, routed)           0.687    12.036    m_vc/unamedDSP__4_i_9_n_0
    SLICE_X26Y9          FDRE                                         r  m_vc/data_reg[1][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X26Y9          FDRE                                         r  m_vc/data_reg[1][40]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.135    43.252    
    SLICE_X26Y9          FDRE (Setup_fdre_C_D)       -0.081    43.171    m_vc/data_reg[1][40]
  -------------------------------------------------------------------
                         required time                         43.171    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                 31.135    

Slack (MET) :             31.141ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.374ns  (logic 7.428ns (60.031%)  route 4.946ns (39.969%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.596 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.439    11.034    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.307    11.341 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.413    11.754    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                 31.141    

Slack (MET) :             31.196ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.631ns  (logic 7.435ns (58.863%)  route 5.196ns (41.137%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.604 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.433    11.037    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.306    11.343 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.669    12.012    m_vc/unamedDSP__4_i_4_n_0
    SLICE_X30Y10         FDRE                                         r  m_vc/data_reg[1][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X30Y10         FDRE                                         r  m_vc/data_reg[1][45]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.135    43.252    
    SLICE_X30Y10         FDRE (Setup_fdre_C_D)       -0.045    43.207    m_vc/data_reg[1][45]
  -------------------------------------------------------------------
                         required time                         43.207    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                 31.196    

Slack (MET) :             31.292ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.222ns  (logic 7.311ns (59.816%)  route 4.911ns (40.184%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.479 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.404    10.883    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.307    11.190 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.413    11.603    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                 31.292    

Slack (MET) :             31.316ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 7.311ns (58.501%)  route 5.186ns (41.499%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.479 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.404    10.883    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.307    11.190 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.688    11.878    m_vc/unamedDSP__4_i_6_n_0
    SLICE_X31Y10         FDRE                                         r  m_vc/data_reg[1][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X31Y10         FDRE                                         r  m_vc/data_reg[1][43]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.135    43.252    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)       -0.058    43.194    m_vc/data_reg[1][43]
  -------------------------------------------------------------------
                         required time                         43.194    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                 31.316    

Slack (MET) :             31.328ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.186ns  (logic 7.229ns (59.323%)  route 4.957ns (40.677%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.403 r  m_vc/unamedDSP__4_i_17/O[2]
                         net (fo=1, routed)           0.294    10.697    m_vc/unamedDSP__4_i_17_n_5
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.301    10.998 r  m_vc/unamedDSP__4_i_7/O
                         net (fo=2, routed)           0.569    11.567    m_vc/unamedDSP__4_i_7_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                 31.328    

Slack (MET) :             31.346ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.464ns  (logic 7.229ns (57.998%)  route 5.235ns (42.002%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.403 r  m_vc/unamedDSP__4_i_17/O[2]
                         net (fo=1, routed)           0.294    10.697    m_vc/unamedDSP__4_i_17_n_5
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.301    10.998 r  m_vc/unamedDSP__4_i_7/O
                         net (fo=2, routed)           0.847    11.845    m_vc/unamedDSP__4_i_7_n_0
    SLICE_X27Y10         FDRE                                         r  m_vc/data_reg[1][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X27Y10         FDRE                                         r  m_vc/data_reg[1][42]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.135    43.252    
    SLICE_X27Y10         FDRE (Setup_fdre_C_D)       -0.061    43.191    m_vc/data_reg[1][42]
  -------------------------------------------------------------------
                         required time                         43.191    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                 31.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.563    -0.532    m_i2s2/axis_clk
    SLICE_X26Y11         FDRE                                         r  m_i2s2/tx_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  m_i2s2/tx_data_r_reg[6]/Q
                         net (fo=1, routed)           0.086    -0.305    m_i2s2/tx_data_r_reg_n_0_[6]
    SLICE_X27Y11         LUT3 (Prop_lut3_I1_O)        0.045    -0.260 r  m_i2s2/tx_data_r_shift[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    m_i2s2/tx_data_r_shift[6]_i_1_n_0
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.831    -0.766    m_i2s2/axis_clk
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/C
                         clock pessimism              0.247    -0.519    
    SLICE_X27Y11         FDRE (Hold_fdre_C_D)         0.091    -0.428    m_i2s2/tx_data_r_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.353%)  route 0.144ns (43.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.561    -0.534    m_i2s2/axis_clk
    SLICE_X27Y14         FDRE                                         r  m_i2s2/tx_data_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  m_i2s2/tx_data_r_reg[20]/Q
                         net (fo=1, routed)           0.144    -0.249    m_i2s2/tx_data_r_reg_n_0_[20]
    SLICE_X28Y14         LUT3 (Prop_lut3_I1_O)        0.045    -0.204 r  m_i2s2/tx_data_r_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[20]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.828    -0.769    m_i2s2/axis_clk
    SLICE_X28Y14         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
                         clock pessimism              0.269    -0.500    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.120    -0.380    m_i2s2/tx_data_r_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 m_vc/sw_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/sw_sync_r_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.558    -0.537    m_vc/clk
    SLICE_X22Y14         FDRE                                         r  m_vc/sw_sync_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  m_vc/sw_sync_r_reg[0][0]/Q
                         net (fo=1, routed)           0.126    -0.270    m_vc/sw_sync_r_reg_n_0_[0][0]
    SLICE_X22Y12         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.826    -0.771    m_vc/clk
    SLICE_X22Y12         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/C
                         clock pessimism              0.250    -0.521    
    SLICE_X22Y12         FDRE (Hold_fdre_C_D)         0.070    -0.451    m_vc/sw_sync_r_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.558    -0.537    m_i2s2/axis_clk
    SLICE_X24Y13         FDRE                                         r  m_i2s2/tx_data_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  m_i2s2/tx_data_r_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.291    m_i2s2/tx_data_r_reg_n_0_[10]
    SLICE_X25Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.246 r  m_i2s2/tx_data_r_shift[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    m_i2s2/tx_data_r_shift[10]_i_1_n_0
    SLICE_X25Y13         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.825    -0.772    m_i2s2/axis_clk
    SLICE_X25Y13         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
                         clock pessimism              0.248    -0.524    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.091    -0.433    m_i2s2/tx_data_r_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.560    -0.535    m_i2s2/axis_clk
    SLICE_X24Y11         FDRE                                         r  m_i2s2/tx_data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  m_i2s2/tx_data_r_reg[8]/Q
                         net (fo=1, routed)           0.082    -0.289    m_i2s2/tx_data_r_reg_n_0_[8]
    SLICE_X25Y11         LUT3 (Prop_lut3_I1_O)        0.045    -0.244 r  m_i2s2/tx_data_r_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    m_i2s2/tx_data_r_shift[8]_i_1_n_0
    SLICE_X25Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.828    -0.769    m_i2s2/axis_clk
    SLICE_X25Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/C
                         clock pessimism              0.247    -0.522    
    SLICE_X25Y11         FDRE (Hold_fdre_C_D)         0.091    -0.431    m_i2s2/tx_data_r_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.559    -0.536    m_i2s2/axis_clk
    SLICE_X24Y12         FDRE                                         r  m_i2s2/tx_data_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  m_i2s2/tx_data_l_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.290    m_i2s2/tx_data_l_reg_n_0_[10]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.045    -0.245 r  m_i2s2/tx_data_l_shift[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    m_i2s2/tx_data_l_shift[10]_i_1_n_0
    SLICE_X25Y12         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.826    -0.771    m_i2s2/axis_clk
    SLICE_X25Y12         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/C
                         clock pessimism              0.248    -0.523    
    SLICE_X25Y12         FDRE (Hold_fdre_C_D)         0.091    -0.432    m_i2s2/tx_data_l_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.563    -0.532    m_i2s2/axis_clk
    SLICE_X26Y11         FDRE                                         r  m_i2s2/tx_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  m_i2s2/tx_data_r_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.254    m_i2s2/tx_data_r_reg_n_0_[7]
    SLICE_X27Y11         LUT3 (Prop_lut3_I0_O)        0.046    -0.208 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.831    -0.766    m_i2s2/axis_clk
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.247    -0.519    
    SLICE_X27Y11         FDRE (Hold_fdre_C_D)         0.107    -0.412    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.751%)  route 0.104ns (33.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.559    -0.536    m_i2s2/axis_clk
    SLICE_X28Y17         FDRE                                         r  m_i2s2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  m_i2s2/count_reg[7]/Q
                         net (fo=7, routed)           0.104    -0.268    m_i2s2/count_reg[7]
    SLICE_X29Y17         LUT4 (Prop_lut4_I2_O)        0.045    -0.223 r  m_i2s2/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    m_i2s2/count[8]_i_1_n_0
    SLICE_X29Y17         FDRE                                         r  m_i2s2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.825    -0.772    m_i2s2/axis_clk
    SLICE_X29Y17         FDRE                                         r  m_i2s2/count_reg[8]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.091    -0.432    m_i2s2/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.560    -0.535    m_i2s2/axis_clk
    SLICE_X28Y16         FDRE                                         r  m_i2s2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.148    -0.387 r  m_i2s2/count_reg[4]/Q
                         net (fo=8, routed)           0.086    -0.301    m_i2s2/count_reg[4]
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.098    -0.203 r  m_i2s2/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    m_i2s2/count[5]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  m_i2s2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.826    -0.771    m_i2s2/axis_clk
    SLICE_X28Y16         FDRE                                         r  m_i2s2/count_reg[5]/C
                         clock pessimism              0.236    -0.535    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.121    -0.414    m_i2s2/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.558    -0.537    m_i2s2/axis_clk
    SLICE_X24Y14         FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.143    -0.229    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X24Y15         LUT3 (Prop_lut3_I1_O)        0.045    -0.184 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    m_i2s2/tx_data_l_shift[16]_i_1_n_0
    SLICE_X24Y15         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.824    -0.773    m_i2s2/axis_clk
    SLICE_X24Y15         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X24Y15         FDRE (Hold_fdre_C_D)         0.120    -0.403    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.133 }
Period(ns):         44.265
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.265      42.110     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.265      42.111     DSP48_X1Y5       m_vc/unamedDSP__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.265      42.111     DSP48_X0Y3       m_vc/unamedDSP__3/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.265      42.111     DSP48_X1Y1       m_vc/unamedDSP__6/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.265      42.111     DSP48_X0Y0       m_vc/unamedDSP__8/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.265      43.016     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X27Y15     m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X26Y17     m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X26Y17     m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X28Y16     m_i2s2/count_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.265      169.095    MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X27Y15     m_i2s2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X27Y15     m_i2s2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X27Y15     m_i2s2/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X27Y15     m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 24.000 }
Period(ns):         48.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         48.000      45.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         48.000      46.751     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         48.000      46.751     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       48.000      52.000     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       48.000      165.360    MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.995ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.525ns  (logic 7.435ns (59.361%)  route 5.090ns (40.639%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.604 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.433    11.037    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.306    11.343 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.563    11.906    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.129    43.351    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.901    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.901    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                 30.995    

Slack (MET) :             31.128ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.392ns  (logic 7.346ns (59.280%)  route 5.046ns (40.720%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.520 r  m_vc/unamedDSP__4_i_16/O[2]
                         net (fo=1, routed)           0.411    10.930    m_vc/unamedDSP__4_i_16_n_5
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.301    11.231 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.541    11.773    m_vc/unamedDSP__4_i_3_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.129    43.351    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.901    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.901    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                 31.128    

Slack (MET) :             31.138ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.382ns  (logic 7.203ns (58.174%)  route 5.179ns (41.826%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.383 r  m_vc/unamedDSP__4_i_17/O[0]
                         net (fo=1, routed)           0.671    11.054    m_vc/unamedDSP__4_i_17_n_7
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.295    11.349 r  m_vc/unamedDSP__4_i_9/O
                         net (fo=2, routed)           0.414    11.762    m_vc/unamedDSP__4_i_9_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.129    43.351    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.901    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.901    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                 31.138    

Slack (MET) :             31.141ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.655ns  (logic 7.203ns (56.916%)  route 5.452ns (43.084%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.383 r  m_vc/unamedDSP__4_i_17/O[0]
                         net (fo=1, routed)           0.671    11.054    m_vc/unamedDSP__4_i_17_n_7
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.295    11.349 r  m_vc/unamedDSP__4_i_9/O
                         net (fo=2, routed)           0.687    12.036    m_vc/unamedDSP__4_i_9_n_0
    SLICE_X26Y9          FDRE                                         r  m_vc/data_reg[1][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X26Y9          FDRE                                         r  m_vc/data_reg[1][40]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.129    43.258    
    SLICE_X26Y9          FDRE (Setup_fdre_C_D)       -0.081    43.177    m_vc/data_reg[1][40]
  -------------------------------------------------------------------
                         required time                         43.177    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                 31.141    

Slack (MET) :             31.146ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.374ns  (logic 7.428ns (60.031%)  route 4.946ns (39.969%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.596 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.439    11.034    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.307    11.341 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.413    11.754    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.129    43.351    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.901    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.901    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                 31.146    

Slack (MET) :             31.201ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.631ns  (logic 7.435ns (58.863%)  route 5.196ns (41.137%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.604 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.433    11.037    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.306    11.343 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.669    12.012    m_vc/unamedDSP__4_i_4_n_0
    SLICE_X30Y10         FDRE                                         r  m_vc/data_reg[1][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X30Y10         FDRE                                         r  m_vc/data_reg[1][45]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.129    43.258    
    SLICE_X30Y10         FDRE (Setup_fdre_C_D)       -0.045    43.213    m_vc/data_reg[1][45]
  -------------------------------------------------------------------
                         required time                         43.213    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                 31.201    

Slack (MET) :             31.297ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.222ns  (logic 7.311ns (59.816%)  route 4.911ns (40.184%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.479 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.404    10.883    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.307    11.190 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.413    11.603    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.129    43.351    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.901    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.901    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                 31.297    

Slack (MET) :             31.322ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 7.311ns (58.501%)  route 5.186ns (41.499%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.479 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.404    10.883    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.307    11.190 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.688    11.878    m_vc/unamedDSP__4_i_6_n_0
    SLICE_X31Y10         FDRE                                         r  m_vc/data_reg[1][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X31Y10         FDRE                                         r  m_vc/data_reg[1][43]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.129    43.258    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)       -0.058    43.200    m_vc/data_reg[1][43]
  -------------------------------------------------------------------
                         required time                         43.200    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                 31.322    

Slack (MET) :             31.334ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.186ns  (logic 7.229ns (59.323%)  route 4.957ns (40.677%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.403 r  m_vc/unamedDSP__4_i_17/O[2]
                         net (fo=1, routed)           0.294    10.697    m_vc/unamedDSP__4_i_17_n_5
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.301    10.998 r  m_vc/unamedDSP__4_i_7/O
                         net (fo=2, routed)           0.569    11.567    m_vc/unamedDSP__4_i_7_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.129    43.351    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    42.901    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.901    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                 31.334    

Slack (MET) :             31.352ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.464ns  (logic 7.229ns (57.998%)  route 5.235ns (42.002%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.403 r  m_vc/unamedDSP__4_i_17/O[2]
                         net (fo=1, routed)           0.294    10.697    m_vc/unamedDSP__4_i_17_n_5
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.301    10.998 r  m_vc/unamedDSP__4_i_7/O
                         net (fo=2, routed)           0.847    11.845    m_vc/unamedDSP__4_i_7_n_0
    SLICE_X27Y10         FDRE                                         r  m_vc/data_reg[1][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X27Y10         FDRE                                         r  m_vc/data_reg[1][42]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.129    43.258    
    SLICE_X27Y10         FDRE (Setup_fdre_C_D)       -0.061    43.197    m_vc/data_reg[1][42]
  -------------------------------------------------------------------
                         required time                         43.197    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                 31.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.563    -0.532    m_i2s2/axis_clk
    SLICE_X26Y11         FDRE                                         r  m_i2s2/tx_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  m_i2s2/tx_data_r_reg[6]/Q
                         net (fo=1, routed)           0.086    -0.305    m_i2s2/tx_data_r_reg_n_0_[6]
    SLICE_X27Y11         LUT3 (Prop_lut3_I1_O)        0.045    -0.260 r  m_i2s2/tx_data_r_shift[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    m_i2s2/tx_data_r_shift[6]_i_1_n_0
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.831    -0.766    m_i2s2/axis_clk
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/C
                         clock pessimism              0.247    -0.519    
    SLICE_X27Y11         FDRE (Hold_fdre_C_D)         0.091    -0.428    m_i2s2/tx_data_r_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.353%)  route 0.144ns (43.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.561    -0.534    m_i2s2/axis_clk
    SLICE_X27Y14         FDRE                                         r  m_i2s2/tx_data_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  m_i2s2/tx_data_r_reg[20]/Q
                         net (fo=1, routed)           0.144    -0.249    m_i2s2/tx_data_r_reg_n_0_[20]
    SLICE_X28Y14         LUT3 (Prop_lut3_I1_O)        0.045    -0.204 r  m_i2s2/tx_data_r_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[20]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.828    -0.769    m_i2s2/axis_clk
    SLICE_X28Y14         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
                         clock pessimism              0.269    -0.500    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.120    -0.380    m_i2s2/tx_data_r_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 m_vc/sw_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/sw_sync_r_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.558    -0.537    m_vc/clk
    SLICE_X22Y14         FDRE                                         r  m_vc/sw_sync_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  m_vc/sw_sync_r_reg[0][0]/Q
                         net (fo=1, routed)           0.126    -0.270    m_vc/sw_sync_r_reg_n_0_[0][0]
    SLICE_X22Y12         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.826    -0.771    m_vc/clk
    SLICE_X22Y12         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/C
                         clock pessimism              0.250    -0.521    
    SLICE_X22Y12         FDRE (Hold_fdre_C_D)         0.070    -0.451    m_vc/sw_sync_r_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.558    -0.537    m_i2s2/axis_clk
    SLICE_X24Y13         FDRE                                         r  m_i2s2/tx_data_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  m_i2s2/tx_data_r_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.291    m_i2s2/tx_data_r_reg_n_0_[10]
    SLICE_X25Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.246 r  m_i2s2/tx_data_r_shift[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    m_i2s2/tx_data_r_shift[10]_i_1_n_0
    SLICE_X25Y13         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.825    -0.772    m_i2s2/axis_clk
    SLICE_X25Y13         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
                         clock pessimism              0.248    -0.524    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.091    -0.433    m_i2s2/tx_data_r_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.560    -0.535    m_i2s2/axis_clk
    SLICE_X24Y11         FDRE                                         r  m_i2s2/tx_data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  m_i2s2/tx_data_r_reg[8]/Q
                         net (fo=1, routed)           0.082    -0.289    m_i2s2/tx_data_r_reg_n_0_[8]
    SLICE_X25Y11         LUT3 (Prop_lut3_I1_O)        0.045    -0.244 r  m_i2s2/tx_data_r_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    m_i2s2/tx_data_r_shift[8]_i_1_n_0
    SLICE_X25Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.828    -0.769    m_i2s2/axis_clk
    SLICE_X25Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/C
                         clock pessimism              0.247    -0.522    
    SLICE_X25Y11         FDRE (Hold_fdre_C_D)         0.091    -0.431    m_i2s2/tx_data_r_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.559    -0.536    m_i2s2/axis_clk
    SLICE_X24Y12         FDRE                                         r  m_i2s2/tx_data_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  m_i2s2/tx_data_l_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.290    m_i2s2/tx_data_l_reg_n_0_[10]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.045    -0.245 r  m_i2s2/tx_data_l_shift[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    m_i2s2/tx_data_l_shift[10]_i_1_n_0
    SLICE_X25Y12         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.826    -0.771    m_i2s2/axis_clk
    SLICE_X25Y12         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/C
                         clock pessimism              0.248    -0.523    
    SLICE_X25Y12         FDRE (Hold_fdre_C_D)         0.091    -0.432    m_i2s2/tx_data_l_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.563    -0.532    m_i2s2/axis_clk
    SLICE_X26Y11         FDRE                                         r  m_i2s2/tx_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  m_i2s2/tx_data_r_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.254    m_i2s2/tx_data_r_reg_n_0_[7]
    SLICE_X27Y11         LUT3 (Prop_lut3_I0_O)        0.046    -0.208 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.831    -0.766    m_i2s2/axis_clk
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.247    -0.519    
    SLICE_X27Y11         FDRE (Hold_fdre_C_D)         0.107    -0.412    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.751%)  route 0.104ns (33.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.559    -0.536    m_i2s2/axis_clk
    SLICE_X28Y17         FDRE                                         r  m_i2s2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  m_i2s2/count_reg[7]/Q
                         net (fo=7, routed)           0.104    -0.268    m_i2s2/count_reg[7]
    SLICE_X29Y17         LUT4 (Prop_lut4_I2_O)        0.045    -0.223 r  m_i2s2/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    m_i2s2/count[8]_i_1_n_0
    SLICE_X29Y17         FDRE                                         r  m_i2s2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.825    -0.772    m_i2s2/axis_clk
    SLICE_X29Y17         FDRE                                         r  m_i2s2/count_reg[8]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.091    -0.432    m_i2s2/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.560    -0.535    m_i2s2/axis_clk
    SLICE_X28Y16         FDRE                                         r  m_i2s2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.148    -0.387 r  m_i2s2/count_reg[4]/Q
                         net (fo=8, routed)           0.086    -0.301    m_i2s2/count_reg[4]
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.098    -0.203 r  m_i2s2/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    m_i2s2/count[5]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  m_i2s2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.826    -0.771    m_i2s2/axis_clk
    SLICE_X28Y16         FDRE                                         r  m_i2s2/count_reg[5]/C
                         clock pessimism              0.236    -0.535    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.121    -0.414    m_i2s2/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.558    -0.537    m_i2s2/axis_clk
    SLICE_X24Y14         FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.143    -0.229    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X24Y15         LUT3 (Prop_lut3_I1_O)        0.045    -0.184 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    m_i2s2/tx_data_l_shift[16]_i_1_n_0
    SLICE_X24Y15         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.824    -0.773    m_i2s2/axis_clk
    SLICE_X24Y15         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X24Y15         FDRE (Hold_fdre_C_D)         0.120    -0.403    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 22.133 }
Period(ns):         44.265
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.265      42.110     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.265      42.111     DSP48_X1Y5       m_vc/unamedDSP__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.265      42.111     DSP48_X0Y3       m_vc/unamedDSP__3/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.265      42.111     DSP48_X1Y1       m_vc/unamedDSP__6/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         44.265      42.111     DSP48_X0Y0       m_vc/unamedDSP__8/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.265      43.016     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X27Y15     m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X26Y17     m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X26Y17     m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X28Y16     m_i2s2/count_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.265      169.095    MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X27Y15     m_i2s2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X27Y15     m_i2s2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X27Y15     m_i2s2/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X27Y15     m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X26Y17     m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X28Y16     m_i2s2/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 24.000 }
Period(ns):         48.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         48.000      45.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         48.000      46.751     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         48.000      46.751     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       48.000      52.000     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       48.000      165.360    MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.989ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.525ns  (logic 7.435ns (59.361%)  route 5.090ns (40.639%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.604 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.433    11.037    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.306    11.343 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.563    11.906    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                 30.989    

Slack (MET) :             31.122ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.392ns  (logic 7.346ns (59.280%)  route 5.046ns (40.720%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.520 r  m_vc/unamedDSP__4_i_16/O[2]
                         net (fo=1, routed)           0.411    10.930    m_vc/unamedDSP__4_i_16_n_5
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.301    11.231 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.541    11.773    m_vc/unamedDSP__4_i_3_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                 31.122    

Slack (MET) :             31.132ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.382ns  (logic 7.203ns (58.174%)  route 5.179ns (41.826%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.383 r  m_vc/unamedDSP__4_i_17/O[0]
                         net (fo=1, routed)           0.671    11.054    m_vc/unamedDSP__4_i_17_n_7
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.295    11.349 r  m_vc/unamedDSP__4_i_9/O
                         net (fo=2, routed)           0.414    11.762    m_vc/unamedDSP__4_i_9_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                 31.132    

Slack (MET) :             31.135ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.655ns  (logic 7.203ns (56.916%)  route 5.452ns (43.084%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.383 r  m_vc/unamedDSP__4_i_17/O[0]
                         net (fo=1, routed)           0.671    11.054    m_vc/unamedDSP__4_i_17_n_7
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.295    11.349 r  m_vc/unamedDSP__4_i_9/O
                         net (fo=2, routed)           0.687    12.036    m_vc/unamedDSP__4_i_9_n_0
    SLICE_X26Y9          FDRE                                         r  m_vc/data_reg[1][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X26Y9          FDRE                                         r  m_vc/data_reg[1][40]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.135    43.252    
    SLICE_X26Y9          FDRE (Setup_fdre_C_D)       -0.081    43.171    m_vc/data_reg[1][40]
  -------------------------------------------------------------------
                         required time                         43.171    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                 31.135    

Slack (MET) :             31.141ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.374ns  (logic 7.428ns (60.031%)  route 4.946ns (39.969%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.596 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.439    11.034    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.307    11.341 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.413    11.754    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                 31.141    

Slack (MET) :             31.196ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.631ns  (logic 7.435ns (58.863%)  route 5.196ns (41.137%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.604 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.433    11.037    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.306    11.343 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.669    12.012    m_vc/unamedDSP__4_i_4_n_0
    SLICE_X30Y10         FDRE                                         r  m_vc/data_reg[1][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X30Y10         FDRE                                         r  m_vc/data_reg[1][45]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.135    43.252    
    SLICE_X30Y10         FDRE (Setup_fdre_C_D)       -0.045    43.207    m_vc/data_reg[1][45]
  -------------------------------------------------------------------
                         required time                         43.207    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                 31.196    

Slack (MET) :             31.292ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.222ns  (logic 7.311ns (59.816%)  route 4.911ns (40.184%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.479 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.404    10.883    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.307    11.190 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.413    11.603    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                 31.292    

Slack (MET) :             31.316ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 7.311ns (58.501%)  route 5.186ns (41.499%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.479 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.404    10.883    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.307    11.190 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.688    11.878    m_vc/unamedDSP__4_i_6_n_0
    SLICE_X31Y10         FDRE                                         r  m_vc/data_reg[1][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X31Y10         FDRE                                         r  m_vc/data_reg[1][43]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.135    43.252    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)       -0.058    43.194    m_vc/data_reg[1][43]
  -------------------------------------------------------------------
                         required time                         43.194    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                 31.316    

Slack (MET) :             31.328ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.186ns  (logic 7.229ns (59.323%)  route 4.957ns (40.677%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.403 r  m_vc/unamedDSP__4_i_17/O[2]
                         net (fo=1, routed)           0.294    10.697    m_vc/unamedDSP__4_i_17_n_5
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.301    10.998 r  m_vc/unamedDSP__4_i_7/O
                         net (fo=2, routed)           0.569    11.567    m_vc/unamedDSP__4_i_7_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                 31.328    

Slack (MET) :             31.346ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.464ns  (logic 7.229ns (57.998%)  route 5.235ns (42.002%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.403 r  m_vc/unamedDSP__4_i_17/O[2]
                         net (fo=1, routed)           0.294    10.697    m_vc/unamedDSP__4_i_17_n_5
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.301    10.998 r  m_vc/unamedDSP__4_i_7/O
                         net (fo=2, routed)           0.847    11.845    m_vc/unamedDSP__4_i_7_n_0
    SLICE_X27Y10         FDRE                                         r  m_vc/data_reg[1][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X27Y10         FDRE                                         r  m_vc/data_reg[1][42]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.135    43.252    
    SLICE_X27Y10         FDRE (Setup_fdre_C_D)       -0.061    43.191    m_vc/data_reg[1][42]
  -------------------------------------------------------------------
                         required time                         43.191    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                 31.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.563    -0.532    m_i2s2/axis_clk
    SLICE_X26Y11         FDRE                                         r  m_i2s2/tx_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  m_i2s2/tx_data_r_reg[6]/Q
                         net (fo=1, routed)           0.086    -0.305    m_i2s2/tx_data_r_reg_n_0_[6]
    SLICE_X27Y11         LUT3 (Prop_lut3_I1_O)        0.045    -0.260 r  m_i2s2/tx_data_r_shift[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    m_i2s2/tx_data_r_shift[6]_i_1_n_0
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.831    -0.766    m_i2s2/axis_clk
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/C
                         clock pessimism              0.247    -0.519    
                         clock uncertainty            0.135    -0.384    
    SLICE_X27Y11         FDRE (Hold_fdre_C_D)         0.091    -0.293    m_i2s2/tx_data_r_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.353%)  route 0.144ns (43.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.561    -0.534    m_i2s2/axis_clk
    SLICE_X27Y14         FDRE                                         r  m_i2s2/tx_data_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  m_i2s2/tx_data_r_reg[20]/Q
                         net (fo=1, routed)           0.144    -0.249    m_i2s2/tx_data_r_reg_n_0_[20]
    SLICE_X28Y14         LUT3 (Prop_lut3_I1_O)        0.045    -0.204 r  m_i2s2/tx_data_r_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[20]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.828    -0.769    m_i2s2/axis_clk
    SLICE_X28Y14         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
                         clock pessimism              0.269    -0.500    
                         clock uncertainty            0.135    -0.365    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.120    -0.245    m_i2s2/tx_data_r_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 m_vc/sw_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/sw_sync_r_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.558    -0.537    m_vc/clk
    SLICE_X22Y14         FDRE                                         r  m_vc/sw_sync_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  m_vc/sw_sync_r_reg[0][0]/Q
                         net (fo=1, routed)           0.126    -0.270    m_vc/sw_sync_r_reg_n_0_[0][0]
    SLICE_X22Y12         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.826    -0.771    m_vc/clk
    SLICE_X22Y12         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/C
                         clock pessimism              0.250    -0.521    
                         clock uncertainty            0.135    -0.386    
    SLICE_X22Y12         FDRE (Hold_fdre_C_D)         0.070    -0.316    m_vc/sw_sync_r_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.558    -0.537    m_i2s2/axis_clk
    SLICE_X24Y13         FDRE                                         r  m_i2s2/tx_data_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  m_i2s2/tx_data_r_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.291    m_i2s2/tx_data_r_reg_n_0_[10]
    SLICE_X25Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.246 r  m_i2s2/tx_data_r_shift[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    m_i2s2/tx_data_r_shift[10]_i_1_n_0
    SLICE_X25Y13         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.825    -0.772    m_i2s2/axis_clk
    SLICE_X25Y13         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
                         clock pessimism              0.248    -0.524    
                         clock uncertainty            0.135    -0.389    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.091    -0.298    m_i2s2/tx_data_r_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.560    -0.535    m_i2s2/axis_clk
    SLICE_X24Y11         FDRE                                         r  m_i2s2/tx_data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  m_i2s2/tx_data_r_reg[8]/Q
                         net (fo=1, routed)           0.082    -0.289    m_i2s2/tx_data_r_reg_n_0_[8]
    SLICE_X25Y11         LUT3 (Prop_lut3_I1_O)        0.045    -0.244 r  m_i2s2/tx_data_r_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    m_i2s2/tx_data_r_shift[8]_i_1_n_0
    SLICE_X25Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.828    -0.769    m_i2s2/axis_clk
    SLICE_X25Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/C
                         clock pessimism              0.247    -0.522    
                         clock uncertainty            0.135    -0.387    
    SLICE_X25Y11         FDRE (Hold_fdre_C_D)         0.091    -0.296    m_i2s2/tx_data_r_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.559    -0.536    m_i2s2/axis_clk
    SLICE_X24Y12         FDRE                                         r  m_i2s2/tx_data_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  m_i2s2/tx_data_l_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.290    m_i2s2/tx_data_l_reg_n_0_[10]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.045    -0.245 r  m_i2s2/tx_data_l_shift[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    m_i2s2/tx_data_l_shift[10]_i_1_n_0
    SLICE_X25Y12         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.826    -0.771    m_i2s2/axis_clk
    SLICE_X25Y12         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/C
                         clock pessimism              0.248    -0.523    
                         clock uncertainty            0.135    -0.388    
    SLICE_X25Y12         FDRE (Hold_fdre_C_D)         0.091    -0.297    m_i2s2/tx_data_l_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.563    -0.532    m_i2s2/axis_clk
    SLICE_X26Y11         FDRE                                         r  m_i2s2/tx_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  m_i2s2/tx_data_r_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.254    m_i2s2/tx_data_r_reg_n_0_[7]
    SLICE_X27Y11         LUT3 (Prop_lut3_I0_O)        0.046    -0.208 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.831    -0.766    m_i2s2/axis_clk
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.247    -0.519    
                         clock uncertainty            0.135    -0.384    
    SLICE_X27Y11         FDRE (Hold_fdre_C_D)         0.107    -0.277    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.751%)  route 0.104ns (33.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.559    -0.536    m_i2s2/axis_clk
    SLICE_X28Y17         FDRE                                         r  m_i2s2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  m_i2s2/count_reg[7]/Q
                         net (fo=7, routed)           0.104    -0.268    m_i2s2/count_reg[7]
    SLICE_X29Y17         LUT4 (Prop_lut4_I2_O)        0.045    -0.223 r  m_i2s2/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    m_i2s2/count[8]_i_1_n_0
    SLICE_X29Y17         FDRE                                         r  m_i2s2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.825    -0.772    m_i2s2/axis_clk
    SLICE_X29Y17         FDRE                                         r  m_i2s2/count_reg[8]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.135    -0.388    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.091    -0.297    m_i2s2/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.560    -0.535    m_i2s2/axis_clk
    SLICE_X28Y16         FDRE                                         r  m_i2s2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.148    -0.387 r  m_i2s2/count_reg[4]/Q
                         net (fo=8, routed)           0.086    -0.301    m_i2s2/count_reg[4]
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.098    -0.203 r  m_i2s2/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    m_i2s2/count[5]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  m_i2s2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.826    -0.771    m_i2s2/axis_clk
    SLICE_X28Y16         FDRE                                         r  m_i2s2/count_reg[5]/C
                         clock pessimism              0.236    -0.535    
                         clock uncertainty            0.135    -0.400    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.121    -0.279    m_i2s2/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.558    -0.537    m_i2s2/axis_clk
    SLICE_X24Y14         FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.143    -0.229    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X24Y15         LUT3 (Prop_lut3_I1_O)        0.045    -0.184 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    m_i2s2/tx_data_l_shift[16]_i_1_n_0
    SLICE_X24Y15         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.824    -0.773    m_i2s2/axis_clk
    SLICE_X24Y15         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.250    -0.523    
                         clock uncertainty            0.135    -0.388    
    SLICE_X24Y15         FDRE (Hold_fdre_C_D)         0.120    -0.268    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.989ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.525ns  (logic 7.435ns (59.361%)  route 5.090ns (40.639%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.604 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.433    11.037    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.306    11.343 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.563    11.906    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                 30.989    

Slack (MET) :             31.122ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.392ns  (logic 7.346ns (59.280%)  route 5.046ns (40.720%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.520 r  m_vc/unamedDSP__4_i_16/O[2]
                         net (fo=1, routed)           0.411    10.930    m_vc/unamedDSP__4_i_16_n_5
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.301    11.231 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.541    11.773    m_vc/unamedDSP__4_i_3_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                 31.122    

Slack (MET) :             31.132ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.382ns  (logic 7.203ns (58.174%)  route 5.179ns (41.826%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.383 r  m_vc/unamedDSP__4_i_17/O[0]
                         net (fo=1, routed)           0.671    11.054    m_vc/unamedDSP__4_i_17_n_7
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.295    11.349 r  m_vc/unamedDSP__4_i_9/O
                         net (fo=2, routed)           0.414    11.762    m_vc/unamedDSP__4_i_9_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                 31.132    

Slack (MET) :             31.135ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.655ns  (logic 7.203ns (56.916%)  route 5.452ns (43.084%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.383 r  m_vc/unamedDSP__4_i_17/O[0]
                         net (fo=1, routed)           0.671    11.054    m_vc/unamedDSP__4_i_17_n_7
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.295    11.349 r  m_vc/unamedDSP__4_i_9/O
                         net (fo=2, routed)           0.687    12.036    m_vc/unamedDSP__4_i_9_n_0
    SLICE_X26Y9          FDRE                                         r  m_vc/data_reg[1][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X26Y9          FDRE                                         r  m_vc/data_reg[1][40]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.135    43.252    
    SLICE_X26Y9          FDRE (Setup_fdre_C_D)       -0.081    43.171    m_vc/data_reg[1][40]
  -------------------------------------------------------------------
                         required time                         43.171    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                 31.135    

Slack (MET) :             31.141ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.374ns  (logic 7.428ns (60.031%)  route 4.946ns (39.969%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.596 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.439    11.034    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.307    11.341 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.413    11.754    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                 31.141    

Slack (MET) :             31.196ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.631ns  (logic 7.435ns (58.863%)  route 5.196ns (41.137%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.281    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.604 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.433    11.037    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.306    11.343 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.669    12.012    m_vc/unamedDSP__4_i_4_n_0
    SLICE_X30Y10         FDRE                                         r  m_vc/data_reg[1][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X30Y10         FDRE                                         r  m_vc/data_reg[1][45]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.135    43.252    
    SLICE_X30Y10         FDRE (Setup_fdre_C_D)       -0.045    43.207    m_vc/data_reg[1][45]
  -------------------------------------------------------------------
                         required time                         43.207    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                 31.196    

Slack (MET) :             31.292ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.222ns  (logic 7.311ns (59.816%)  route 4.911ns (40.184%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.479 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.404    10.883    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.307    11.190 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.413    11.603    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                 31.292    

Slack (MET) :             31.316ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 7.311ns (58.501%)  route 5.186ns (41.499%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.479 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.404    10.883    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.307    11.190 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.688    11.878    m_vc/unamedDSP__4_i_6_n_0
    SLICE_X31Y10         FDRE                                         r  m_vc/data_reg[1][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X31Y10         FDRE                                         r  m_vc/data_reg[1][43]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.135    43.252    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)       -0.058    43.194    m_vc/data_reg[1][43]
  -------------------------------------------------------------------
                         required time                         43.194    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                 31.316    

Slack (MET) :             31.328ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.186ns  (logic 7.229ns (59.323%)  route 4.957ns (40.677%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 42.992 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.403 r  m_vc/unamedDSP__4_i_17/O[2]
                         net (fo=1, routed)           0.294    10.697    m_vc/unamedDSP__4_i_17_n_5
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.301    10.998 r  m_vc/unamedDSP__4_i_7/O
                         net (fo=2, routed)           0.569    11.567    m_vc/unamedDSP__4_i_7_n_0
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.593    42.992    m_vc/clk
    DSP48_X1Y2           DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.487    43.480    
                         clock uncertainty           -0.135    43.345    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    42.895    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.895    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                 31.328    

Slack (MET) :             31.346ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.464ns  (logic 7.229ns (57.998%)  route 5.235ns (42.002%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 42.900 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.774    -0.619    m_vc/clk
    DSP48_X0Y1           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.390 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.449     4.839    m_vc/unamedDSP__7_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[42]_P[21])
                                                      1.820     6.659 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.937     8.596    m_vc/unamedDSP__8_n_84
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.153     8.749 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.708     9.457    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I3_O)        0.331     9.788 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     9.788    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.164 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.164    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.403 r  m_vc/unamedDSP__4_i_17/O[2]
                         net (fo=1, routed)           0.294    10.697    m_vc/unamedDSP__4_i_17_n_5
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.301    10.998 r  m_vc/unamedDSP__4_i_7/O
                         net (fo=2, routed)           0.847    11.845    m_vc/unamedDSP__4_i_7_n_0
    SLICE_X27Y10         FDRE                                         r  m_vc/data_reg[1][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500    42.900    m_vc/clk
    SLICE_X27Y10         FDRE                                         r  m_vc/data_reg[1][42]/C
                         clock pessimism              0.487    43.387    
                         clock uncertainty           -0.135    43.252    
    SLICE_X27Y10         FDRE (Setup_fdre_C_D)       -0.061    43.191    m_vc/data_reg[1][42]
  -------------------------------------------------------------------
                         required time                         43.191    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                 31.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.563    -0.532    m_i2s2/axis_clk
    SLICE_X26Y11         FDRE                                         r  m_i2s2/tx_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  m_i2s2/tx_data_r_reg[6]/Q
                         net (fo=1, routed)           0.086    -0.305    m_i2s2/tx_data_r_reg_n_0_[6]
    SLICE_X27Y11         LUT3 (Prop_lut3_I1_O)        0.045    -0.260 r  m_i2s2/tx_data_r_shift[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    m_i2s2/tx_data_r_shift[6]_i_1_n_0
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.831    -0.766    m_i2s2/axis_clk
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/C
                         clock pessimism              0.247    -0.519    
                         clock uncertainty            0.135    -0.384    
    SLICE_X27Y11         FDRE (Hold_fdre_C_D)         0.091    -0.293    m_i2s2/tx_data_r_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.353%)  route 0.144ns (43.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.561    -0.534    m_i2s2/axis_clk
    SLICE_X27Y14         FDRE                                         r  m_i2s2/tx_data_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  m_i2s2/tx_data_r_reg[20]/Q
                         net (fo=1, routed)           0.144    -0.249    m_i2s2/tx_data_r_reg_n_0_[20]
    SLICE_X28Y14         LUT3 (Prop_lut3_I1_O)        0.045    -0.204 r  m_i2s2/tx_data_r_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[20]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.828    -0.769    m_i2s2/axis_clk
    SLICE_X28Y14         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
                         clock pessimism              0.269    -0.500    
                         clock uncertainty            0.135    -0.365    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.120    -0.245    m_i2s2/tx_data_r_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 m_vc/sw_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/sw_sync_r_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.558    -0.537    m_vc/clk
    SLICE_X22Y14         FDRE                                         r  m_vc/sw_sync_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  m_vc/sw_sync_r_reg[0][0]/Q
                         net (fo=1, routed)           0.126    -0.270    m_vc/sw_sync_r_reg_n_0_[0][0]
    SLICE_X22Y12         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.826    -0.771    m_vc/clk
    SLICE_X22Y12         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/C
                         clock pessimism              0.250    -0.521    
                         clock uncertainty            0.135    -0.386    
    SLICE_X22Y12         FDRE (Hold_fdre_C_D)         0.070    -0.316    m_vc/sw_sync_r_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.558    -0.537    m_i2s2/axis_clk
    SLICE_X24Y13         FDRE                                         r  m_i2s2/tx_data_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  m_i2s2/tx_data_r_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.291    m_i2s2/tx_data_r_reg_n_0_[10]
    SLICE_X25Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.246 r  m_i2s2/tx_data_r_shift[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    m_i2s2/tx_data_r_shift[10]_i_1_n_0
    SLICE_X25Y13         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.825    -0.772    m_i2s2/axis_clk
    SLICE_X25Y13         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
                         clock pessimism              0.248    -0.524    
                         clock uncertainty            0.135    -0.389    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.091    -0.298    m_i2s2/tx_data_r_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.560    -0.535    m_i2s2/axis_clk
    SLICE_X24Y11         FDRE                                         r  m_i2s2/tx_data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  m_i2s2/tx_data_r_reg[8]/Q
                         net (fo=1, routed)           0.082    -0.289    m_i2s2/tx_data_r_reg_n_0_[8]
    SLICE_X25Y11         LUT3 (Prop_lut3_I1_O)        0.045    -0.244 r  m_i2s2/tx_data_r_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    m_i2s2/tx_data_r_shift[8]_i_1_n_0
    SLICE_X25Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.828    -0.769    m_i2s2/axis_clk
    SLICE_X25Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/C
                         clock pessimism              0.247    -0.522    
                         clock uncertainty            0.135    -0.387    
    SLICE_X25Y11         FDRE (Hold_fdre_C_D)         0.091    -0.296    m_i2s2/tx_data_r_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.559    -0.536    m_i2s2/axis_clk
    SLICE_X24Y12         FDRE                                         r  m_i2s2/tx_data_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  m_i2s2/tx_data_l_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.290    m_i2s2/tx_data_l_reg_n_0_[10]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.045    -0.245 r  m_i2s2/tx_data_l_shift[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    m_i2s2/tx_data_l_shift[10]_i_1_n_0
    SLICE_X25Y12         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.826    -0.771    m_i2s2/axis_clk
    SLICE_X25Y12         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[10]/C
                         clock pessimism              0.248    -0.523    
                         clock uncertainty            0.135    -0.388    
    SLICE_X25Y12         FDRE (Hold_fdre_C_D)         0.091    -0.297    m_i2s2/tx_data_l_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.563    -0.532    m_i2s2/axis_clk
    SLICE_X26Y11         FDRE                                         r  m_i2s2/tx_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  m_i2s2/tx_data_r_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.254    m_i2s2/tx_data_r_reg_n_0_[7]
    SLICE_X27Y11         LUT3 (Prop_lut3_I0_O)        0.046    -0.208 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.831    -0.766    m_i2s2/axis_clk
    SLICE_X27Y11         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.247    -0.519    
                         clock uncertainty            0.135    -0.384    
    SLICE_X27Y11         FDRE (Hold_fdre_C_D)         0.107    -0.277    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.751%)  route 0.104ns (33.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.559    -0.536    m_i2s2/axis_clk
    SLICE_X28Y17         FDRE                                         r  m_i2s2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  m_i2s2/count_reg[7]/Q
                         net (fo=7, routed)           0.104    -0.268    m_i2s2/count_reg[7]
    SLICE_X29Y17         LUT4 (Prop_lut4_I2_O)        0.045    -0.223 r  m_i2s2/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    m_i2s2/count[8]_i_1_n_0
    SLICE_X29Y17         FDRE                                         r  m_i2s2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.825    -0.772    m_i2s2/axis_clk
    SLICE_X29Y17         FDRE                                         r  m_i2s2/count_reg[8]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.135    -0.388    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.091    -0.297    m_i2s2/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.560    -0.535    m_i2s2/axis_clk
    SLICE_X28Y16         FDRE                                         r  m_i2s2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.148    -0.387 r  m_i2s2/count_reg[4]/Q
                         net (fo=8, routed)           0.086    -0.301    m_i2s2/count_reg[4]
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.098    -0.203 r  m_i2s2/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    m_i2s2/count[5]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  m_i2s2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.826    -0.771    m_i2s2/axis_clk
    SLICE_X28Y16         FDRE                                         r  m_i2s2/count_reg[5]/C
                         clock pessimism              0.236    -0.535    
                         clock uncertainty            0.135    -0.400    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.121    -0.279    m_i2s2/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.558    -0.537    m_i2s2/axis_clk
    SLICE_X24Y14         FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.143    -0.229    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X24Y15         LUT3 (Prop_lut3_I1_O)        0.045    -0.184 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    m_i2s2/tx_data_l_shift[16]_i_1_n_0
    SLICE_X24Y15         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=174, routed)         0.824    -0.773    m_i2s2/axis_clk
    SLICE_X24Y15         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.250    -0.523    
                         clock uncertainty            0.135    -0.388    
    SLICE_X24Y15         FDRE (Hold_fdre_C_D)         0.120    -0.268    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.083    





