// Seed: 210796022
module module_0;
  assign id_1 = 1'b0 !== id_1;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input wand id_2,
    input uwire id_3,
    input supply1 id_4,
    output supply0 id_5,
    input wand id_6
    , id_37,
    input wire id_7,
    input wire id_8,
    input uwire id_9
    , id_38,
    input uwire id_10,
    input supply0 id_11,
    output wire id_12,
    input tri0 id_13,
    output wand id_14,
    output wand id_15,
    input wand id_16,
    input supply0 id_17,
    input tri1 id_18,
    input uwire id_19,
    input tri0 id_20,
    output wor id_21,
    input tri0 id_22,
    output uwire id_23,
    input tri0 id_24,
    input wand id_25,
    output tri id_26,
    output tri0 id_27,
    input wire id_28,
    input supply0 id_29,
    input uwire id_30,
    output wand id_31,
    input supply0 id_32,
    input tri1 id_33
    , id_39,
    input tri id_34,
    output wor id_35
);
  assign id_37 = 1;
  assign id_15 = id_8;
  module_0();
endmodule
