

================================================================
== Vitis HLS Report for 'matrix_mult'
================================================================
* Date:           Sun Sep 19 17:24:54 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        matrix_mult_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.967 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       78|       78|  0.780 us|  0.780 us|   79|   79|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       76|       76|         5|          3|          1|    25|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    329|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    187|    -|
|Register         |        -|    -|     102|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     102|    516|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_356_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln10_2_fu_366_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln10_3_fu_435_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln10_4_fu_445_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln10_5_fu_243_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln10_fu_252_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln12_fu_331_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln13_1_fu_465_p2     |         +|   0|  0|   7|           5|           5|
    |add_ln13_fu_421_p2       |         +|   0|  0|   7|           5|           5|
    |add_ln16_10_fu_284_p2    |         +|   0|  0|  13|           5|           5|
    |add_ln16_11_fu_320_p2    |         +|   0|  0|  13|           4|           3|
    |add_ln16_12_fu_379_p2    |         +|   0|  0|  13|           5|           4|
    |add_ln16_13_fu_390_p2    |         +|   0|  0|  13|           5|           4|
    |add_ln16_14_fu_455_p2    |         +|   0|  0|  13|           5|           5|
    |add_ln16_1_fu_474_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln16_2_fu_484_p2     |         +|   0|  0|  13|          10|          10|
    |add_ln16_3_fu_515_p2     |         +|   0|  0|  12|          11|          11|
    |add_ln16_4_fu_521_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln16_5_fu_527_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln16_6_fu_537_p2     |         +|   0|  0|  13|          10|          10|
    |add_ln16_7_fu_556_p2     |         +|   0|  0|  12|          11|          11|
    |add_ln16_8_fu_566_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln16_9_fu_231_p2     |         +|   0|  0|  13|           5|           5|
    |add_ln16_fu_405_p2       |         +|   0|  0|  14|           9|           9|
    |ap_condition_197         |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_237_p2      |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln12_fu_258_p2      |      icmp|   0|  0|   8|           3|           3|
    |select_ln10_1_fu_290_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln10_2_fu_298_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln10_fu_264_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 329|         173|         156|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |a_address0                            |  20|          4|    5|         20|
    |a_address1                            |  14|          3|    5|         15|
    |ap_NS_fsm                             |  20|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                  |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load               |   9|          2|    3|          6|
    |b_address0                            |  20|          4|    5|         20|
    |b_address1                            |  14|          3|    5|         15|
    |i_fu_74                               |   9|          2|    3|          6|
    |indvar_flatten_fu_78                  |   9|          2|    5|         10|
    |j_fu_70                               |   9|          2|    3|          6|
    |reg_193                               |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 187|         40|   55|        142|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln13_1_reg_682           |   5|   0|    5|          0|
    |add_ln16_2_reg_692           |  10|   0|   10|          0|
    |add_ln16_3_reg_697           |  11|   0|   11|          0|
    |add_ln16_4_reg_702           |   9|   0|    9|          0|
    |add_ln16_6_reg_707           |  10|   0|   10|          0|
    |add_ln16_reg_662             |   9|   0|    9|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |b_load_3_reg_687             |   8|   0|    8|          0|
    |i_fu_74                      |   3|   0|    3|          0|
    |icmp_ln10_reg_598            |   1|   0|    1|          0|
    |indvar_flatten_fu_78         |   5|   0|    5|          0|
    |j_fu_70                      |   3|   0|    3|          0|
    |reg_193                      |   8|   0|    8|          0|
    |select_ln10_1_reg_607        |   3|   0|    3|          0|
    |select_ln10_2_reg_613        |   5|   0|    5|          0|
    |select_ln10_reg_602          |   3|   0|    3|          0|
    |zext_ln16_7_reg_646          |   3|   0|    5|          2|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 102|   0|  104|          2|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|a_address0     |  out|    5|   ap_memory|             a|         array|
|a_ce0          |  out|    1|   ap_memory|             a|         array|
|a_q0           |   in|    8|   ap_memory|             a|         array|
|a_address1     |  out|    5|   ap_memory|             a|         array|
|a_ce1          |  out|    1|   ap_memory|             a|         array|
|a_q1           |   in|    8|   ap_memory|             a|         array|
|b_address0     |  out|    5|   ap_memory|             b|         array|
|b_ce0          |  out|    1|   ap_memory|             b|         array|
|b_q0           |   in|    8|   ap_memory|             b|         array|
|b_address1     |  out|    5|   ap_memory|             b|         array|
|b_ce1          |  out|    1|   ap_memory|             b|         array|
|b_q1           |   in|    8|   ap_memory|             b|         array|
|prod_address0  |  out|    5|   ap_memory|          prod|         array|
|prod_ce0       |  out|    1|   ap_memory|          prod|         array|
|prod_we0       |  out|    1|   ap_memory|          prod|         array|
|prod_d0        |  out|   16|   ap_memory|          prod|         array|
+---------------+-----+-----+------------+--------------+--------------+

