<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<!-- saved from url=(0016)http://localhost -->
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="DC.Type" content="topic"/>
<meta name="DC.Title" content="Performance Enhancements"/>
<meta name="DC.Relation" scheme="URI" content="GUID-08595766-B4CC-41D8-BB68-AF153377A5BF.html"/>
<meta name="DC.Relation" scheme="URI" content="http://www.intel.com/software/products/softwaredocs_feedback"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="GUID-4D8605DA-A315-411C-8348-A262C1DBA5C4"/>
<meta name="DC.Language" content="en-US"/>
<link rel="stylesheet" type="text/css" href="intel_css_styles.css"/>
<title>Performance Enhancements</title>

</head>
<body id="GUID-4D8605DA-A315-411C-8348-A262C1DBA5C4">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; oneAPI Math Kernel Library Developer Reference - Fortran</em></p>


<h1 class="topictitle1">Performance Enhancements</h1>
<div><p>The Intel&reg; oneAPI Math Kernel Library has been optimized by exploiting both processor and system features and capabilities. Special care has been given to those routines that most profit from cache-management techniques. These especially include matrix-matrix operation routines such as<span class="option">dgemm()</span>. 
  </p>
<p>In addition, code optimization techniques have been applied to minimize dependencies of scheduling integer and floating-point units on the results within the processor. 
  </p>
<p>The major optimization techniques used throughout the library include: 
  </p>
<ul class="bullet" id="GUID-C2A66CF5-BD6E-4143-8A1C-BBE8B2B59CA5"><li><p>Loop unrolling to minimize loop management costs 
      </p>
</li>
<li><p>Blocking of data to improve data reuse opportunities 
      </p>
</li>
<li><p>Copying to reduce chances of data eviction from cache 
      </p>
</li>
<li><p>Data prefetching to help hide memory latency 
      </p>
</li>
<li><p>Multiple simultaneous operations (for example, dot products in 
  <span class="option">dgemm</span>) to eliminate stalls due to arithmetic unit pipelines 
  </p>
</li>
<li><p>Use of hardware features such as the SIMD arithmetic units, where appropriate 
    </p>
</li>
</ul>
<p>These are techniques from which the arithmetic code benefits the most. 
  </p>
<p id="P_CF_128498338457233">
<div class="tablenoborder"><table cellpadding="4" summary="" id="d433e46" frame="border" border="1" cellspacing="0" rules="all"><thead align="left"><tr><th class="cellrowborder" align="left" valign="top" width="100%" id="d600961e60"><p id="d433e52">Optimization Notice 
              </p>
</th>
</tr>
</thead>
<tbody><tr><td class="bgcolor(#f5f5f5)" bgcolor="#f5f5f5" valign="top" width="100%" headers="d600961e60 "><p>Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. 
              </p>
<p> Notice revision #20110804 
              </p>
</td>
</tr>
</tbody>
</table>
</div>
 This notice covers the following instruction sets: SSE2, SSE4.2, AVX2, AVX-512. 
    </p>
</div>

<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong> <a href="GUID-08595766-B4CC-41D8-BB68-AF153377A5BF.html">Overview</a></div>
</div>
<div/>
</body>
</html>
