CPU DP PLL warmup = 20uS
CPU FDI transmitter PLL warmup = 10us DMI latency = 20uS
FDI training pattern 1 time = 0.5uS
FDI training pattern 2 time = 1.5uS
FDI idle pattern time = 31uS
Enable sequence
1. Enable panel power as needed to retrieve panel configuration (use AUX VDD enable bit
2. Enable PCH clock reference source and PCH SSC modulator, wait for warmup (Can be done anytime before enabling port)
ironlake_crtc_enable {
3. If enabling CPU embedded DisplayPort A: (Can be done anytime before enabling CPU pipe or port)
a. Enable PCH 120MHz clock source output to CPU, wait for DMI latency
b. Configure and enable CPU DisplayPort PLL in the DisplayPort A register, wait for warmup
4. If enabling port on PCH: (Must be done before enabling CPU pipe or FDI)
a. Enable PCH FDI Receiver PLL, wait for warmup plus DMI latency
b. Switch from Rawclk to PCDclk in FDI Receiver (FDI A OR FDI B)
c. [DevSNB] Enable CPU FDI Transmitter PLL, wait for warmup
d. [DevILK] CPU FDI PLL is always on and does not need to be enabled

	5. Enable CPU panel fitter if needed for hires, required for VGA (Can be done anytime before enabling CPU pipe)
	6. Configure CPU pipe timings, M/N/TU, and other pipe settings (Can be done anytime before enabling CPU pipe)
	7. Enable CPU pipe
	8. Configure and enable CPU planes (VGA or hires)
}

9. If enabling port on PCH:
a. Program PCH FDI Receiver TU size same as Transmitter TU size for TU error checking
b. Train FDI
i. Set pre-emphasis and voltage (iterate if training steps fail)
ii. Enable CPU FDI Transmitter and PCH FDI Receiver with Training Pattern 1 enabled.
8
Doc Ref #: IHD-OS-V3 Pt2 – 05 11
￼
￼
iii. Wait for FDI training pattern 1 time
iv. Read PCH FDI Receiver ISR ([DevIBX-B+] IIR) for bit lock in bit 8 (retry at least once if no lock)
v. Enable training pattern 2 on CPU FDI Transmitter and PCH FDI Receiver
vi. Wait for FDI training pattern 2 time
vii. Read PCH FDI Receiver ISR ([DevIBX-B+] IIR) for symbol lock in bit 9 (retry at least once if no lock)
viii. Enable normal pixel output on CPU FDI Transmitter and PCH FDI Receiver
ix. Wait for FDI idle pattern time for link to become active
c. Configure and enable PCH DPLL, wait for PCH DPLL warmup (Can be done anytime before enabling PCH transcoder)
d. [DevCPT] Configure DPLL SEL to set the DPLL to transcoder mapping and enable DPLL to the transcoder.
e. [DevCPT] Configure DPLL_CTL DPLL_HDMI_multipler.
f. Configure PCH transcoder timings, M/N/TU, and other transcoder settings (should match CPU settings).
g. [DevCPT] Configure and enable Transcoder DisplayPort Control if DisplayPort will be used
h. Enable PCH transcoder
10. Enableports(DisplayPortmustenableintrainingpattern1)
11. Enablepanelpowerthroughpanelpowersequencing
12. Waitforpanelpowersequencingtoreachenabledsteadystate 
13. Disable panel power override
14. IfDisplayPort,completelinktraining
15. Enablepanelbacklight

