* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:31:43

* File Generated:     Jun 12 2021 20:04:48

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : myBlinker.M_counter_qZ0Z_1
T_15_9_wire_logic_cluster/lc_0/out
T_16_9_lc_trk_g1_0
T_16_9_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_15_9_lc_trk_g1_0
T_15_9_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_16_12_0_
T_16_12_wire_logic_cluster/carry_in_mux/cout
T_16_12_wire_logic_cluster/lc_0/in_3

End 

Net : myBlinker.M_counter_qZ0Z_0
T_15_9_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g0_4
T_16_9_input_2_0
T_16_9_wire_logic_cluster/lc_0/in_2

T_15_9_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g1_4
T_15_9_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g1_4
T_15_9_wire_logic_cluster/lc_4/in_3

End 

Net : myBlinker.M_counter_qZ0Z_2
T_16_9_wire_logic_cluster/lc_1/out
T_16_9_lc_trk_g2_1
T_16_9_input_2_1
T_16_9_wire_logic_cluster/lc_1/in_2

End 

Net : myBlinker.M_counter_qZ0Z_3
T_16_9_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g0_2
T_16_9_input_2_2
T_16_9_wire_logic_cluster/lc_2/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_23
T_16_11_wire_logic_cluster/lc_6/cout
T_16_11_wire_logic_cluster/lc_7/in_3

Net : myBlinker.M_counter_qZ0Z_4
T_16_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g0_3
T_16_9_input_2_3
T_16_9_wire_logic_cluster/lc_3/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_22
T_16_11_wire_logic_cluster/lc_5/cout
T_16_11_wire_logic_cluster/lc_6/in_3

Net : myBlinker.M_counter_qZ0Z_5
T_16_9_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g2_4
T_16_9_input_2_4
T_16_9_wire_logic_cluster/lc_4/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_21
T_16_11_wire_logic_cluster/lc_4/cout
T_16_11_wire_logic_cluster/lc_5/in_3

Net : myBlinker.M_counter_qZ0Z_6
T_16_9_wire_logic_cluster/lc_5/out
T_16_9_lc_trk_g0_5
T_16_9_input_2_5
T_16_9_wire_logic_cluster/lc_5/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_20
T_16_11_wire_logic_cluster/lc_3/cout
T_16_11_wire_logic_cluster/lc_4/in_3

Net : myBlinker.M_counter_qZ0Z_7
T_16_9_wire_logic_cluster/lc_6/out
T_16_9_lc_trk_g0_6
T_16_9_input_2_6
T_16_9_wire_logic_cluster/lc_6/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_19
T_16_11_wire_logic_cluster/lc_2/cout
T_16_11_wire_logic_cluster/lc_3/in_3

Net : myBlinker.M_counter_qZ0Z_8
T_16_9_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g2_7
T_16_9_input_2_7
T_16_9_wire_logic_cluster/lc_7/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_18
T_16_11_wire_logic_cluster/lc_1/cout
T_16_11_wire_logic_cluster/lc_2/in_3

Net : myBlinker.un1_M_counter_d_cry_17
T_16_11_wire_logic_cluster/lc_0/cout
T_16_11_wire_logic_cluster/lc_1/in_3

Net : myBlinker.M_counter_qZ0Z_9
T_16_10_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g0_0
T_16_10_input_2_0
T_16_10_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_16_11_0_
T_16_11_wire_logic_cluster/carry_in_mux/cout
T_16_11_wire_logic_cluster/lc_0/in_3

Net : myBlinker.M_counter_qZ0Z_10
T_16_10_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g2_1
T_16_10_input_2_1
T_16_10_wire_logic_cluster/lc_1/in_2

End 

Net : myBlinker.M_counter_qZ0Z_11
T_16_10_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g0_2
T_16_10_input_2_2
T_16_10_wire_logic_cluster/lc_2/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_15
T_16_10_wire_logic_cluster/lc_6/cout
T_16_10_wire_logic_cluster/lc_7/in_3

Net : myBlinker.M_counter_qZ0Z_12
T_16_10_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g0_3
T_16_10_input_2_3
T_16_10_wire_logic_cluster/lc_3/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_14
T_16_10_wire_logic_cluster/lc_5/cout
T_16_10_wire_logic_cluster/lc_6/in_3

Net : myBlinker.M_counter_qZ0Z_13
T_16_10_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g2_4
T_16_10_input_2_4
T_16_10_wire_logic_cluster/lc_4/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_13
T_16_10_wire_logic_cluster/lc_4/cout
T_16_10_wire_logic_cluster/lc_5/in_3

Net : myBlinker.M_counter_qZ0Z_14
T_16_10_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g0_5
T_16_10_input_2_5
T_16_10_wire_logic_cluster/lc_5/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_12
T_16_10_wire_logic_cluster/lc_3/cout
T_16_10_wire_logic_cluster/lc_4/in_3

Net : myBlinker.M_counter_qZ0Z_15
T_16_10_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g0_6
T_16_10_input_2_6
T_16_10_wire_logic_cluster/lc_6/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_11
T_16_10_wire_logic_cluster/lc_2/cout
T_16_10_wire_logic_cluster/lc_3/in_3

Net : myBlinker.M_counter_qZ0Z_16
T_16_10_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g2_7
T_16_10_input_2_7
T_16_10_wire_logic_cluster/lc_7/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_10
T_16_10_wire_logic_cluster/lc_1/cout
T_16_10_wire_logic_cluster/lc_2/in_3

Net : myBlinker.un1_M_counter_d_cry_9
T_16_10_wire_logic_cluster/lc_0/cout
T_16_10_wire_logic_cluster/lc_1/in_3

Net : myBlinker.M_counter_qZ0Z_17
T_16_11_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g0_0
T_16_11_input_2_0
T_16_11_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_16_10_0_
T_16_10_wire_logic_cluster/carry_in_mux/cout
T_16_10_wire_logic_cluster/lc_0/in_3

Net : myBlinker.M_counter_qZ0Z_18
T_16_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g2_1
T_16_11_input_2_1
T_16_11_wire_logic_cluster/lc_1/in_2

End 

Net : myBlinker.M_counter_qZ0Z_19
T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g0_2
T_16_11_input_2_2
T_16_11_wire_logic_cluster/lc_2/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_7
T_16_9_wire_logic_cluster/lc_6/cout
T_16_9_wire_logic_cluster/lc_7/in_3

Net : myBlinker.M_counter_qZ0Z_20
T_16_11_wire_logic_cluster/lc_3/out
T_16_11_lc_trk_g0_3
T_16_11_input_2_3
T_16_11_wire_logic_cluster/lc_3/in_2

End 

Net : reset_cond.M_reset_cond_out_0
T_17_32_wire_logic_cluster/lc_2/out
T_16_33_lc_trk_g1_2
T_16_33_wire_gbuf/in

End 

Net : M_reset_cond_out_g_0
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_9_wire_logic_cluster/lc_5/s_r

End 

Net : myBlinker.un1_M_counter_d_cry_6
T_16_9_wire_logic_cluster/lc_5/cout
T_16_9_wire_logic_cluster/lc_6/in_3

Net : myBlinker.M_counter_qZ0Z_21
T_16_11_wire_logic_cluster/lc_4/out
T_16_11_lc_trk_g2_4
T_16_11_input_2_4
T_16_11_wire_logic_cluster/lc_4/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_5
T_16_9_wire_logic_cluster/lc_4/cout
T_16_9_wire_logic_cluster/lc_5/in_3

Net : myBlinker.M_counter_qZ0Z_22
T_16_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g0_5
T_16_11_input_2_5
T_16_11_wire_logic_cluster/lc_5/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_4
T_16_9_wire_logic_cluster/lc_3/cout
T_16_9_wire_logic_cluster/lc_4/in_3

Net : myBlinker.M_counter_qZ0Z_23
T_16_11_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g0_6
T_16_11_input_2_6
T_16_11_wire_logic_cluster/lc_6/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_3
T_16_9_wire_logic_cluster/lc_2/cout
T_16_9_wire_logic_cluster/lc_3/in_3

Net : myBlinker.M_counter_qZ0Z_24
T_16_11_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g2_7
T_16_11_input_2_7
T_16_11_wire_logic_cluster/lc_7/in_2

End 

Net : myBlinker.un1_M_counter_d_cry_2
T_16_9_wire_logic_cluster/lc_1/cout
T_16_9_wire_logic_cluster/lc_2/in_3

Net : myBlinker.un1_M_counter_d_cry_1
T_16_9_wire_logic_cluster/lc_0/cout
T_16_9_wire_logic_cluster/lc_1/in_3

Net : led_c_3
T_16_12_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g1_0
T_16_12_wire_logic_cluster/lc_0/in_1

T_16_12_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_44
T_18_10_sp4_h_l_2
T_22_10_sp4_h_l_10
T_26_10_sp4_h_l_10
T_29_6_sp4_v_t_47
T_30_6_sp4_h_l_3
T_33_6_lc_trk_g0_6
T_33_6_wire_io_cluster/io_0/D_OUT_0

T_16_12_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_44
T_18_10_sp4_h_l_2
T_22_10_sp4_h_l_10
T_26_10_sp4_h_l_10
T_30_10_sp4_h_l_6
T_33_6_span4_vert_t_15
T_33_2_span4_vert_t_15
T_33_5_lc_trk_g1_7
T_33_5_wire_io_cluster/io_0/D_OUT_0

T_16_12_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_44
T_18_10_sp4_h_l_2
T_22_10_sp4_h_l_10
T_26_10_sp4_h_l_10
T_30_10_sp4_h_l_6
T_33_6_span4_vert_t_15
T_33_2_span4_vert_t_15
T_33_4_lc_trk_g1_3
T_33_4_wire_io_cluster/io_0/D_OUT_0

T_16_12_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_44
T_18_10_sp4_h_l_2
T_22_10_sp4_h_l_10
T_26_10_sp4_h_l_10
T_30_10_sp4_h_l_6
T_33_6_span4_vert_t_15
T_33_2_span4_vert_t_15
T_33_4_lc_trk_g0_3
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : reset_cond.M_stage_qZ0Z_2
T_17_32_wire_logic_cluster/lc_3/out
T_17_32_lc_trk_g0_3
T_17_32_wire_logic_cluster/lc_2/in_3

End 

Net : reset_cond.M_stage_qZ0Z_1
T_17_32_wire_logic_cluster/lc_5/out
T_17_32_lc_trk_g1_5
T_17_32_wire_logic_cluster/lc_3/in_3

End 

Net : reset_cond.M_stage_qZ0Z_0
T_17_32_wire_logic_cluster/lc_7/out
T_17_32_lc_trk_g1_7
T_17_32_wire_logic_cluster/lc_5/in_3

End 

Net : clk_c_g
T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_32_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_32_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_32_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_32_wire_logic_cluster/lc_3/clk

End 

Net : usb_rx_c
T_33_1_wire_io_cluster/io_1/D_IN_0
T_23_1_sp12_h_l_0
T_22_0_span12_vert_0
T_22_0_lc_trk_g1_0
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : rst_n_c
T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_32_lc_trk_g3_3
T_17_32_wire_logic_cluster/lc_7/in_3

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_32_lc_trk_g3_3
T_17_32_wire_logic_cluster/lc_5/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_32_lc_trk_g3_3
T_17_32_wire_logic_cluster/lc_3/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_32_lc_trk_g3_3
T_17_32_wire_logic_cluster/lc_2/in_0

End 

