Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jun 02 11:53:01 2024
| Host         : Stefi running 64-bit major release  (build 9200)
| Command      : report_methodology -file Calculator_methodology_drc_routed.rpt -rpx Calculator_methodology_drc_routed.rpx
| Design       : Calculator
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 39
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 39         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on back relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on nextbtn relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on switches[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on switches[10] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on switches[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on switches[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on switches[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on switches[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on switches[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on switches[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on switches[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on switches[8] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on switches[9] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on anodes[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on anodes[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on anodes[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on anodes[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on cathodes[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on cathodes[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on cathodes[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on cathodes[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on cathodes[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on cathodes[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on cathodes[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on done relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on operation_leds[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on operation_leds[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on overflow_led relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on result_leds[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on result_leds[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on result_leds[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on result_leds[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on result_leds[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on result_leds[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on result_leds[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on result_leds[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on result_leds[8] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on underflow_led relative to clock(s) sys_clk_pin 
Related violations: <none>


