

================================================================
== Vitis HLS Report for 'cnn_hls'
================================================================
* Date:           Thu Feb 27 14:44:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       cnn_hls_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.390 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238  |cnn_hls_Pipeline_VITIS_LOOP_165_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253  |cnn_hls_Pipeline_VITIS_LOOP_153_2  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262  |cnn_hls_Pipeline_VITIS_LOOP_105_2  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272  |cnn_hls_Pipeline_VITIS_LOOP_125_2  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_123_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_103_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_151_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      847|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    12|     5577|     4501|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      364|    -|
|Register             |        -|     -|      815|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    13|     6392|     5712|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262  |cnn_hls_Pipeline_VITIS_LOOP_105_2  |        0|   1|   255|   302|    0|
    |grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272  |cnn_hls_Pipeline_VITIS_LOOP_125_2  |        0|   0|    70|   157|    0|
    |grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253  |cnn_hls_Pipeline_VITIS_LOOP_153_2  |        0|   1|   145|   290|    0|
    |grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238  |cnn_hls_Pipeline_VITIS_LOOP_165_1  |        0|   2|  4777|  3646|    0|
    |mul_13s_13s_13_1_1_U32                        |mul_13s_13s_13_1_1                 |        0|   1|     0|     4|    0|
    |mul_13s_13s_13_1_1_U33                        |mul_13s_13s_13_1_1                 |        0|   1|     0|     4|    0|
    |mul_32s_32s_32_2_1_U30                        |mul_32s_32s_32_2_1                 |        0|   3|   165|    49|    0|
    |mul_32s_32s_32_2_1_U31                        |mul_32s_32s_32_2_1                 |        0|   3|   165|    49|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                         |                                   |        0|  12|  5577|  4501|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    +--------------------------------+----------------------------+--------------+
    |            Instance            |           Module           |  Expression  |
    +--------------------------------+----------------------------+--------------+
    |mac_muladd_6s_6s_6ns_6_4_1_U34  |mac_muladd_6s_6s_6ns_6_4_1  |  i0 * i1 + i2|
    +--------------------------------+----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_478_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln104_fu_484_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln123_fu_519_p2     |         +|   0|  0|  38|          31|           1|
    |add_ln128_1_fu_567_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln128_fu_370_p2     |         +|   0|  0|  20|          13|           2|
    |add_ln139_fu_390_p2     |         +|   0|  0|  38|          31|           1|
    |add_ln151_fu_443_p2     |         +|   0|  0|  38|          31|           1|
    |add_ln156_fu_550_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln75_fu_320_p2      |         +|   0|  0|  39|          32|          32|
    |c0_1_fu_422_p2          |         +|   0|  0|  39|          32|           1|
    |core_rheight_fu_356_p2  |         +|   0|  0|  39|          32|           2|
    |core_rwidth_fu_310_p2   |         +|   0|  0|  39|          32|          32|
    |r0_1_fu_494_p2          |         +|   0|  0|  39|          32|           2|
    |r0_2_fu_458_p2          |         +|   0|  0|  39|          32|           1|
    |sub_i11_fu_326_p2       |         +|   0|  0|  39|          32|           3|
    |target_fu_304_p2        |         +|   0|  0|  39|          32|           2|
    |y_1_fu_361_p2           |         +|   0|  0|  39|          32|           3|
    |ap_condition_454        |       and|   0|  0|   2|           1|           1|
    |ap_condition_457        |       and|   0|  0|   2|           1|           1|
    |ap_condition_734        |       and|   0|  0|   2|           1|           1|
    |ap_condition_738        |       and|   0|  0|   2|           1|           1|
    |ap_condition_750        |       and|   0|  0|   2|           1|           1|
    |ap_condition_754        |       and|   0|  0|   2|           1|           1|
    |ap_condition_757        |       and|   0|  0|   2|           1|           1|
    |icmp_ln103_fu_473_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln123_fu_514_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln139_fu_385_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln144_fu_400_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln146_fu_417_p2    |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln151_fu_438_p2    |      icmp|   0|  0|  39|          32|          32|
    |pixel_we1               |        or|   0|  0|   2|           1|           1|
    |target_3_fu_427_p3      |    select|   0|  0|  32|           1|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 847|         647|         324|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  113|         23|    1|         23|
    |c0_fu_94              |    9|          2|   32|         64|
    |i_fu_86               |    9|          2|   31|         62|
    |pixel_address0        |   26|          5|   13|         65|
    |pixel_address0_local  |   20|          4|   13|         52|
    |pixel_address1        |   20|          4|   13|         52|
    |pixel_address1_local  |   20|          4|   13|         52|
    |pixel_ce0             |   26|          5|    1|          5|
    |pixel_ce1             |   20|          4|    1|          4|
    |pixel_d1              |   20|          4|    8|         32|
    |pixel_we1             |   20|          4|    1|          4|
    |r0_fu_90              |   20|          4|   32|        128|
    |target_1_fu_98        |   14|          3|   32|         96|
    |x_1_reg_204           |    9|          2|   31|         62|
    |x_reg_215             |    9|          2|   13|         26|
    |y_reg_227             |    9|          2|   31|         62|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  364|         74|  266|        789|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |add_ln103_reg_779                                          |  13|   0|   13|          0|
    |add_ln123_reg_792                                          |  31|   0|   31|          0|
    |add_ln128_1_reg_814                                        |  13|   0|   13|          0|
    |add_ln128_reg_700                                          |  13|   0|   13|          0|
    |add_ln139_reg_711                                          |  31|   0|   31|          0|
    |add_ln151_reg_760                                          |  31|   0|   31|          0|
    |add_ln156_reg_804                                          |  13|   0|   13|          0|
    |add_ln75_reg_658                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                  |  22|   0|   22|          0|
    |c0_1_reg_747                                               |  32|   0|   32|          0|
    |c0_fu_94                                                   |  32|   0|   32|          0|
    |clear_reg_190                                              |   1|   0|    1|          0|
    |core_rheight_reg_674                                       |  32|   0|   32|          0|
    |core_rwidth_reg_641                                        |  32|   0|   32|          0|
    |empty_reg_669                                              |  13|   0|   13|          0|
    |filter_1_reg_738                                           |   8|   0|    8|          0|
    |grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262_ap_start_reg  |   1|   0|    1|          0|
    |grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272_ap_start_reg  |   1|   0|    1|          0|
    |grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253_ap_start_reg  |   1|   0|    1|          0|
    |grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_86                                                    |  31|   0|   31|          0|
    |icmp_ln144_reg_721                                         |   1|   0|    1|          0|
    |icmp_ln146_reg_743                                         |   1|   0|    1|          0|
    |mul_i_reg_684                                              |  32|   0|   32|          0|
    |mul_ln124_reg_797                                          |  13|   0|   13|          0|
    |mul_ln139_reg_694                                          |  13|   0|   13|          0|
    |mul_reg_679                                                |  32|   0|   32|          0|
    |r0_fu_90                                                   |  32|   0|   32|          0|
    |reg_295                                                    |   8|   0|    8|          0|
    |sub_i11_reg_664                                            |  32|   0|   32|          0|
    |target_1_fu_98                                             |  32|   0|   32|          0|
    |target_3_reg_752                                           |  32|   0|   32|          0|
    |target_reg_636                                             |  32|   0|   32|          0|
    |trunc_ln117_reg_631                                        |   6|   0|    6|          0|
    |trunc_ln132_reg_648                                        |  13|   0|   13|          0|
    |trunc_ln151_reg_765                                        |  13|   0|   13|          0|
    |width_read_reg_625                                         |  32|   0|   32|          0|
    |x_1_reg_204                                                |  31|   0|   31|          0|
    |x_reg_215                                                  |  13|   0|   13|          0|
    |y_1_reg_689                                                |  32|   0|   32|          0|
    |y_reg_227                                                  |  31|   0|   31|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 815|   0|  815|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|       cnn_hls|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|       cnn_hls|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|       cnn_hls|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|       cnn_hls|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|       cnn_hls|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|       cnn_hls|  return value|
|ap_ce                |   in|    1|  ap_ctrl_hs|       cnn_hls|  return value|
|ap_core              |   in|    8|     ap_none|       ap_core|        scalar|
|ap_part              |   in|    8|     ap_none|       ap_part|        scalar|
|ap_parent            |   in|    8|     ap_none|     ap_parent|        scalar|
|width                |   in|   32|     ap_none|         width|        scalar|
|height               |   in|   32|     ap_none|        height|        scalar|
|filter               |   in|   32|     ap_none|        filter|        scalar|
|pixel_address0       |  out|   13|   ap_memory|         pixel|         array|
|pixel_ce0            |  out|    1|   ap_memory|         pixel|         array|
|pixel_q0             |   in|    8|   ap_memory|         pixel|         array|
|pixel_address1       |  out|   13|   ap_memory|         pixel|         array|
|pixel_ce1            |  out|    1|   ap_memory|         pixel|         array|
|pixel_we1            |  out|    1|   ap_memory|         pixel|         array|
|pixel_d1             |  out|    8|   ap_memory|         pixel|         array|
|filter_map_address0  |  out|    6|   ap_memory|    filter_map|         array|
|filter_map_ce0       |  out|    1|   ap_memory|    filter_map|         array|
|filter_map_q0        |   in|    8|   ap_memory|    filter_map|         array|
|sum_address0         |  out|   12|   ap_memory|           sum|         array|
|sum_ce0              |  out|    1|   ap_memory|           sum|         array|
|sum_we0              |  out|    1|   ap_memory|           sum|         array|
|sum_d0               |  out|   32|   ap_memory|           sum|         array|
|sum_q0               |   in|   32|   ap_memory|           sum|         array|
|sum_address1         |  out|   12|   ap_memory|           sum|         array|
|sum_ce1              |  out|    1|   ap_memory|           sum|         array|
|sum_we1              |  out|    1|   ap_memory|           sum|         array|
|sum_d1               |  out|   32|   ap_memory|           sum|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 14 18 3 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 9 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r0 = alloca i32 1" [../tutorial_example/source/hls.cpp:130]   --->   Operation 24 'alloca' 'r0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%c0 = alloca i32 1" [../tutorial_example/source/hls.cpp:130]   --->   Operation 25 'alloca' 'c0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%target_1 = alloca i32 1" [../tutorial_example/source/hls.cpp:130]   --->   Operation 26 'alloca' 'target_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%filter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter" [../tutorial_example/source/hls.cpp:117]   --->   Operation 27 'read' 'filter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %height" [../tutorial_example/source/hls.cpp:117]   --->   Operation 28 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width" [../tutorial_example/source/hls.cpp:117]   --->   Operation 29 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %filter_read" [../tutorial_example/source/hls.cpp:117]   --->   Operation 30 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.88ns)   --->   "%target = add i32 %filter_read, i32 4294967295" [../tutorial_example/source/cnn.h:74->../tutorial_example/source/hls.cpp:134]   --->   Operation 31 'add' 'target' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.88ns)   --->   "%core_rwidth = add i32 %target, i32 %width_read" [../tutorial_example/source/cnn.h:74->../tutorial_example/source/hls.cpp:134]   --->   Operation 32 'add' 'core_rwidth' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i32 %core_rwidth" [../tutorial_example/source/hls.cpp:132]   --->   Operation 33 'trunc' 'trunc_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.88ns)   --->   "%add_ln75 = add i32 %filter_read, i32 %height_read" [../tutorial_example/source/cnn.h:75->../tutorial_example/source/hls.cpp:134]   --->   Operation 34 'add' 'add_ln75' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [2/2] (2.29ns)   --->   "%mul = mul i32 %filter_read, i32 %filter_read" [../tutorial_example/source/hls.cpp:117]   --->   Operation 35 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [2/2] (2.29ns)   --->   "%mul_i = mul i32 %height_read, i32 %width_read" [../tutorial_example/source/hls.cpp:117]   --->   Operation 36 'mul' 'mul_i' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.88ns)   --->   "%sub_i11 = add i32 %add_ln75, i32 4294967294" [../tutorial_example/source/cnn.h:75->../tutorial_example/source/hls.cpp:134]   --->   Operation 37 'add' 'sub_i11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty = trunc i32 %sub_i11" [../tutorial_example/source/cnn.h:75->../tutorial_example/source/hls.cpp:134]   --->   Operation 38 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%store_ln130 = store i32 %target, i32 %target_1" [../tutorial_example/source/hls.cpp:130]   --->   Operation 39 'store' 'store_ln130' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln130 = store i32 0, i32 %c0" [../tutorial_example/source/hls.cpp:130]   --->   Operation 40 'store' 'store_ln130' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.45ns)   --->   "%store_ln130 = store i32 0, i32 %r0" [../tutorial_example/source/hls.cpp:130]   --->   Operation 41 'store' 'store_ln130' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln117 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../tutorial_example/source/hls.cpp:117]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_core"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_core, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_part"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_part, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_parent"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_parent, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pixel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pixel, i64 666, i64 208, i64 4294967295"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pixel"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %filter_map, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %filter_map"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sum"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.88ns)   --->   "%core_rheight = add i32 %add_ln75, i32 4294967295" [../tutorial_example/source/cnn.h:75->../tutorial_example/source/hls.cpp:134]   --->   Operation 63 'add' 'core_rheight' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/2] (2.29ns)   --->   "%mul = mul i32 %filter_read, i32 %filter_read" [../tutorial_example/source/hls.cpp:117]   --->   Operation 64 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/2] (2.29ns)   --->   "%mul_i = mul i32 %height_read, i32 %width_read" [../tutorial_example/source/hls.cpp:117]   --->   Operation 65 'mul' 'mul_i' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.88ns)   --->   "%y_1 = add i32 %add_ln75, i32 4294967293" [../tutorial_example/source/cnn.h:75->../tutorial_example/source/hls.cpp:134]   --->   Operation 66 'add' 'y_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.89ns)   --->   "%mul_ln139 = mul i13 %empty, i13 %trunc_ln132" [../tutorial_example/source/hls.cpp:139]   --->   Operation 67 'mul' 'mul_ln139' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.75ns)   --->   "%add_ln128 = add i13 %trunc_ln132, i13 8191" [../tutorial_example/source/cnn.h:128->../tutorial_example/source/hls.cpp:147]   --->   Operation 68 'add' 'add_ln128' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%br_ln139 = br void %for.body" [../tutorial_example/source/hls.cpp:139]   --->   Operation 69 'br' 'br_ln139' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%clear = phi i1 1, void %entry, i1 0, void %for.inc"   --->   Operation 70 'phi' 'clear' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [../tutorial_example/source/hls.cpp:139]   --->   Operation 71 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%target_2 = load i32 %target_1"   --->   Operation 72 'load' 'target_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i31 %i_load" [../tutorial_example/source/hls.cpp:139]   --->   Operation 73 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.88ns)   --->   "%icmp_ln139 = icmp_slt  i32 %zext_ln139, i32 %mul" [../tutorial_example/source/hls.cpp:139]   --->   Operation 74 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.87ns)   --->   "%add_ln139 = add i31 %i_load, i31 1" [../tutorial_example/source/hls.cpp:139]   --->   Operation 75 'add' 'add_ln139' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %for.end.loopexit, void %for.body.split" [../tutorial_example/source/hls.cpp:139]   --->   Operation 76 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%r0_load = load i32 %r0" [../tutorial_example/source/hls.cpp:139]   --->   Operation 77 'load' 'r0_load' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln139_1 = trunc i32 %r0_load" [../tutorial_example/source/hls.cpp:139]   --->   Operation 78 'trunc' 'trunc_ln139_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_3 : Operation 79 [3/3] (0.99ns) (grouped into DSP with root node add_ln141)   --->   "%mul_ln141 = mul i6 %trunc_ln139_1, i6 %trunc_ln117" [../tutorial_example/source/hls.cpp:141]   --->   Operation 79 'mul' 'mul_ln141' <Predicate = (icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (0.88ns)   --->   "%icmp_ln144 = icmp_eq  i32 %r0_load, i32 %target_2" [../tutorial_example/source/hls.cpp:144]   --->   Operation 80 'icmp' 'icmp_ln144' <Predicate = (icmp_ln139)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln157 = ret" [../tutorial_example/source/hls.cpp:157]   --->   Operation 81 'ret' 'ret_ln157' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 82 [2/3] (0.99ns) (grouped into DSP with root node add_ln141)   --->   "%mul_ln141 = mul i6 %trunc_ln139_1, i6 %trunc_ln117" [../tutorial_example/source/hls.cpp:141]   --->   Operation 82 'mul' 'mul_ln141' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.64>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%c0_load = load i32 %c0" [../tutorial_example/source/hls.cpp:139]   --->   Operation 83 'load' 'c0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i32 %c0_load" [../tutorial_example/source/hls.cpp:139]   --->   Operation 84 'trunc' 'trunc_ln139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln141)   --->   "%mul_ln141 = mul i6 %trunc_ln139_1, i6 %trunc_ln117" [../tutorial_example/source/hls.cpp:141]   --->   Operation 85 'mul' 'mul_ln141' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln141 = add i6 %mul_ln141, i6 %trunc_ln139" [../tutorial_example/source/hls.cpp:141]   --->   Operation 86 'add' 'add_ln141' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.31>
ST_6 : Operation 87 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln141 = add i6 %mul_ln141, i6 %trunc_ln139" [../tutorial_example/source/hls.cpp:141]   --->   Operation 87 'add' 'add_ln141' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i6 %add_ln141" [../tutorial_example/source/hls.cpp:141]   --->   Operation 88 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%filter_map_addr = getelementptr i8 %filter_map, i64 0, i64 %zext_ln141" [../tutorial_example/source/hls.cpp:141]   --->   Operation 89 'getelementptr' 'filter_map_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [2/2] (0.66ns)   --->   "%filter_1 = load i6 %filter_map_addr" [../tutorial_example/source/hls.cpp:141]   --->   Operation 90 'load' 'filter_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 1.83>
ST_7 : Operation 91 [1/2] ( I:0.66ns O:0.66ns )   --->   "%filter_1 = load i6 %filter_map_addr" [../tutorial_example/source/hls.cpp:141]   --->   Operation 91 'load' 'filter_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_7 : Operation 92 [2/2] (1.16ns)   --->   "%call_ln117 = call void @cnn_hls_Pipeline_VITIS_LOOP_165_1, i32 %mul_i, i32 %width_read, i13 %trunc_ln132, i8 %pixel, i8 %filter_1, i32 %sum, i1 %clear" [../tutorial_example/source/hls.cpp:117]   --->   Operation 92 'call' 'call_ln117' <Predicate = true> <Delay = 1.16> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 1.26>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../tutorial_example/source/hls.cpp:139]   --->   Operation 93 'specloopname' 'specloopname_ln139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln117 = call void @cnn_hls_Pipeline_VITIS_LOOP_165_1, i32 %mul_i, i32 %width_read, i13 %trunc_ln132, i8 %pixel, i8 %filter_1, i32 %sum, i1 %clear" [../tutorial_example/source/hls.cpp:117]   --->   Operation 94 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 95 [1/1] (0.88ns)   --->   "%icmp_ln146 = icmp_eq  i32 %target_2, i32 0" [../tutorial_example/source/hls.cpp:146]   --->   Operation 95 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %if.else, void %if.then" [../tutorial_example/source/hls.cpp:144]   --->   Operation 96 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln146, void %for.body.i8.preheader, void %for.body.i29.preheader" [../tutorial_example/source/hls.cpp:148]   --->   Operation 97 'br' 'br_ln148' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln151 = br void %for.body.i8" [../tutorial_example/source/cnn.h:151->../tutorial_example/source/hls.cpp:152]   --->   Operation 98 'br' 'br_ln151' <Predicate = (!icmp_ln144 & !icmp_ln146)> <Delay = 0.38>
ST_8 : Operation 99 [1/1] (0.38ns)   --->   "%br_ln103 = br void %for.body.i29" [../tutorial_example/source/cnn.h:103->../tutorial_example/source/hls.cpp:149]   --->   Operation 99 'br' 'br_ln103' <Predicate = (!icmp_ln144 & icmp_ln146)> <Delay = 0.38>
ST_8 : Operation 100 [1/1] (0.88ns)   --->   "%c0_1 = add i32 %c0_load, i32 1" [../tutorial_example/source/hls.cpp:145]   --->   Operation 100 'add' 'c0_1' <Predicate = (icmp_ln144)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.22ns)   --->   "%target_3 = select i1 %icmp_ln146, i32 %target, i32 0" [../tutorial_example/source/hls.cpp:146]   --->   Operation 101 'select' 'target_3' <Predicate = (icmp_ln144)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.38ns)   --->   "%br_ln123 = br void %for.body.i" [../tutorial_example/source/cnn.h:123->../tutorial_example/source/hls.cpp:147]   --->   Operation 102 'br' 'br_ln123' <Predicate = (icmp_ln144)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 2.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%x_1 = phi i31 %add_ln151, void %for.body.i8.split, i31 0, void %for.body.i8.preheader" [../tutorial_example/source/cnn.h:151->../tutorial_example/source/hls.cpp:152]   --->   Operation 103 'phi' 'x_1' <Predicate = (!icmp_ln144 & !icmp_ln146)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i31 %x_1" [../tutorial_example/source/cnn.h:151->../tutorial_example/source/hls.cpp:152]   --->   Operation 104 'zext' 'zext_ln151_1' <Predicate = (!icmp_ln144 & !icmp_ln146)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.88ns)   --->   "%icmp_ln151 = icmp_slt  i32 %zext_ln151_1, i32 %core_rwidth" [../tutorial_example/source/cnn.h:151->../tutorial_example/source/hls.cpp:152]   --->   Operation 105 'icmp' 'icmp_ln151' <Predicate = (!icmp_ln144 & !icmp_ln146)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.87ns)   --->   "%add_ln151 = add i31 %x_1, i31 1" [../tutorial_example/source/cnn.h:151->../tutorial_example/source/hls.cpp:152]   --->   Operation 106 'add' 'add_ln151' <Predicate = (!icmp_ln144 & !icmp_ln146)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %_ZN7cnnCore9shiftDownEv.exit.loopexit, void %for.body.i8.split" [../tutorial_example/source/cnn.h:151->../tutorial_example/source/hls.cpp:152]   --->   Operation 107 'br' 'br_ln151' <Predicate = (!icmp_ln144 & !icmp_ln146)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i31 %x_1" [../tutorial_example/source/cnn.h:151->../tutorial_example/source/hls.cpp:152]   --->   Operation 108 'zext' 'zext_ln151' <Predicate = (!icmp_ln144 & !icmp_ln146 & icmp_ln151)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i31 %x_1" [../tutorial_example/source/cnn.h:151->../tutorial_example/source/hls.cpp:152]   --->   Operation 109 'trunc' 'trunc_ln151' <Predicate = (!icmp_ln144 & !icmp_ln146 & icmp_ln151)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%pixel_addr_3 = getelementptr i8 %pixel, i64 0, i64 %zext_ln151" [../tutorial_example/source/cnn.h:152->../tutorial_example/source/hls.cpp:152]   --->   Operation 110 'getelementptr' 'pixel_addr_3' <Predicate = (!icmp_ln144 & !icmp_ln146 & icmp_ln151)> <Delay = 0.00>
ST_9 : Operation 111 [2/2] (1.24ns)   --->   "%tmp_pixel_2 = load i13 %pixel_addr_3" [../tutorial_example/source/cnn.h:152->../tutorial_example/source/hls.cpp:152]   --->   Operation 111 'load' 'tmp_pixel_2' <Predicate = (!icmp_ln144 & !icmp_ln146 & icmp_ln151)> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%r0_load_2 = load i32 %r0" [../tutorial_example/source/hls.cpp:153]   --->   Operation 112 'load' 'r0_load_2' <Predicate = (!icmp_ln144 & !icmp_ln146 & !icmp_ln151)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.88ns)   --->   "%r0_2 = add i32 %r0_load_2, i32 1" [../tutorial_example/source/hls.cpp:153]   --->   Operation 113 'add' 'r0_2' <Predicate = (!icmp_ln144 & !icmp_ln146 & !icmp_ln151)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.45ns)   --->   "%store_ln130 = store i32 %r0_2, i32 %r0" [../tutorial_example/source/hls.cpp:130]   --->   Operation 114 'store' 'store_ln130' <Predicate = (!icmp_ln144 & !icmp_ln146 & !icmp_ln151)> <Delay = 0.45>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!icmp_ln144 & !icmp_ln146 & !icmp_ln151)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%x = phi i13 %add_ln103, void %for.body.i29.split, i13 0, void %for.body.i29.preheader" [../tutorial_example/source/cnn.h:103->../tutorial_example/source/hls.cpp:149]   --->   Operation 116 'phi' 'x' <Predicate = (!icmp_ln144 & icmp_ln146)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i13 %x" [../tutorial_example/source/cnn.h:103->../tutorial_example/source/hls.cpp:149]   --->   Operation 117 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln144 & icmp_ln146)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.88ns)   --->   "%icmp_ln103 = icmp_slt  i32 %zext_ln103_1, i32 %core_rwidth" [../tutorial_example/source/cnn.h:103->../tutorial_example/source/hls.cpp:149]   --->   Operation 118 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln144 & icmp_ln146)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.75ns)   --->   "%add_ln103 = add i13 %x, i13 1" [../tutorial_example/source/cnn.h:103->../tutorial_example/source/hls.cpp:149]   --->   Operation 119 'add' 'add_ln103' <Predicate = (!icmp_ln144 & icmp_ln146)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %_ZN7cnnCore7shiftUpEv.exit.loopexit, void %for.body.i29.split" [../tutorial_example/source/cnn.h:103->../tutorial_example/source/hls.cpp:149]   --->   Operation 120 'br' 'br_ln103' <Predicate = (!icmp_ln144 & icmp_ln146)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.75ns)   --->   "%add_ln104 = add i13 %x, i13 %mul_ln139" [../tutorial_example/source/cnn.h:104->../tutorial_example/source/hls.cpp:149]   --->   Operation 121 'add' 'add_ln104' <Predicate = (!icmp_ln144 & icmp_ln146 & icmp_ln103)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i13 %add_ln104" [../tutorial_example/source/cnn.h:104->../tutorial_example/source/hls.cpp:149]   --->   Operation 122 'zext' 'zext_ln104' <Predicate = (!icmp_ln144 & icmp_ln146 & icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%pixel_addr_2 = getelementptr i8 %pixel, i64 0, i64 %zext_ln104" [../tutorial_example/source/cnn.h:104->../tutorial_example/source/hls.cpp:149]   --->   Operation 123 'getelementptr' 'pixel_addr_2' <Predicate = (!icmp_ln144 & icmp_ln146 & icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 124 [2/2] (1.24ns)   --->   "%tmp_pixel_1 = load i13 %pixel_addr_2" [../tutorial_example/source/cnn.h:104->../tutorial_example/source/hls.cpp:149]   --->   Operation 124 'load' 'tmp_pixel_1' <Predicate = (!icmp_ln144 & icmp_ln146 & icmp_ln103)> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%r0_load_1 = load i32 %r0" [../tutorial_example/source/hls.cpp:150]   --->   Operation 125 'load' 'r0_load_1' <Predicate = (!icmp_ln144 & icmp_ln146 & !icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.88ns)   --->   "%r0_1 = add i32 %r0_load_1, i32 4294967295" [../tutorial_example/source/hls.cpp:150]   --->   Operation 126 'add' 'r0_1' <Predicate = (!icmp_ln144 & icmp_ln146 & !icmp_ln103)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.41ns)   --->   "%store_ln130 = store i32 0, i32 %target_1" [../tutorial_example/source/hls.cpp:130]   --->   Operation 127 'store' 'store_ln130' <Predicate = (!icmp_ln144 & icmp_ln146 & !icmp_ln103)> <Delay = 0.41>
ST_9 : Operation 128 [1/1] (0.45ns)   --->   "%store_ln130 = store i32 %r0_1, i32 %r0" [../tutorial_example/source/hls.cpp:130]   --->   Operation 128 'store' 'store_ln130' <Predicate = (!icmp_ln144 & icmp_ln146 & !icmp_ln103)> <Delay = 0.45>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln151 = br void %for.inc" [../tutorial_example/source/hls.cpp:151]   --->   Operation 129 'br' 'br_ln151' <Predicate = (!icmp_ln144 & icmp_ln146 & !icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%y = phi i31 0, void %if.then, i31 %add_ln123, void %for.body.i.split" [../tutorial_example/source/cnn.h:123->../tutorial_example/source/hls.cpp:147]   --->   Operation 130 'phi' 'y' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i31 %y" [../tutorial_example/source/cnn.h:123->../tutorial_example/source/hls.cpp:147]   --->   Operation 131 'zext' 'zext_ln123' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.88ns)   --->   "%icmp_ln123 = icmp_slt  i32 %zext_ln123, i32 %core_rheight" [../tutorial_example/source/cnn.h:123->../tutorial_example/source/hls.cpp:147]   --->   Operation 132 'icmp' 'icmp_ln123' <Predicate = (icmp_ln144)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.87ns)   --->   "%add_ln123 = add i31 %y, i31 1" [../tutorial_example/source/cnn.h:123->../tutorial_example/source/hls.cpp:147]   --->   Operation 133 'add' 'add_ln123' <Predicate = (icmp_ln144)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.inc.loopexit, void %for.body.i.split" [../tutorial_example/source/cnn.h:123->../tutorial_example/source/hls.cpp:147]   --->   Operation 134 'br' 'br_ln123' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i31 %y" [../tutorial_example/source/cnn.h:123->../tutorial_example/source/hls.cpp:147]   --->   Operation 135 'trunc' 'trunc_ln123' <Predicate = (icmp_ln144 & icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (1.89ns)   --->   "%mul_ln124 = mul i13 %trunc_ln123, i13 %trunc_ln132" [../tutorial_example/source/cnn.h:124->../tutorial_example/source/hls.cpp:147]   --->   Operation 136 'mul' 'mul_ln124' <Predicate = (icmp_ln144 & icmp_ln123)> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.41ns)   --->   "%store_ln130 = store i32 %target_3, i32 %target_1" [../tutorial_example/source/hls.cpp:130]   --->   Operation 137 'store' 'store_ln130' <Predicate = (icmp_ln144 & !icmp_ln123)> <Delay = 0.41>
ST_9 : Operation 138 [1/1] (0.38ns)   --->   "%store_ln130 = store i32 %c0_1, i32 %c0" [../tutorial_example/source/hls.cpp:130]   --->   Operation 138 'store' 'store_ln130' <Predicate = (icmp_ln144 & !icmp_ln123)> <Delay = 0.38>
ST_9 : Operation 139 [1/1] (0.45ns)   --->   "%store_ln130 = store i32 %target_2, i32 %r0" [../tutorial_example/source/hls.cpp:130]   --->   Operation 139 'store' 'store_ln130' <Predicate = (icmp_ln144 & !icmp_ln123)> <Delay = 0.45>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 140 'br' 'br_ln0' <Predicate = (icmp_ln144 & !icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.38ns)   --->   "%store_ln139 = store i31 %add_ln139, i31 %i" [../tutorial_example/source/hls.cpp:139]   --->   Operation 141 'store' 'store_ln139' <Predicate = (icmp_ln144 & !icmp_ln123) | (!icmp_ln144 & icmp_ln146 & !icmp_ln103) | (!icmp_ln144 & !icmp_ln146 & !icmp_ln151)> <Delay = 0.38>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.body" [../tutorial_example/source/hls.cpp:139]   --->   Operation 142 'br' 'br_ln139' <Predicate = (icmp_ln144 & !icmp_ln123) | (!icmp_ln144 & icmp_ln146 & !icmp_ln103) | (!icmp_ln144 & !icmp_ln146 & !icmp_ln151)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.24>
ST_10 : Operation 143 [1/2] ( I:1.24ns O:1.24ns )   --->   "%tmp_pixel_2 = load i13 %pixel_addr_3" [../tutorial_example/source/cnn.h:152->../tutorial_example/source/hls.cpp:152]   --->   Operation 143 'load' 'tmp_pixel_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>

State 11 <SV = 10> <Delay = 1.26>
ST_11 : Operation 144 [2/2] (1.26ns)   --->   "%call_ln75 = call void @cnn_hls_Pipeline_VITIS_LOOP_153_2, i32 %sub_i11, i13 %trunc_ln132, i13 %trunc_ln151, i8 %pixel" [../tutorial_example/source/cnn.h:75->../tutorial_example/source/hls.cpp:134]   --->   Operation 144 'call' 'call_ln75' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 145 [1/1] (0.75ns)   --->   "%add_ln156 = add i13 %trunc_ln151, i13 %mul_ln139" [../tutorial_example/source/cnn.h:156->../tutorial_example/source/hls.cpp:152]   --->   Operation 145 'add' 'add_ln156' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln75 = call void @cnn_hls_Pipeline_VITIS_LOOP_153_2, i32 %sub_i11, i13 %trunc_ln132, i13 %trunc_ln151, i8 %pixel" [../tutorial_example/source/cnn.h:75->../tutorial_example/source/hls.cpp:134]   --->   Operation 146 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 1.24>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../tutorial_example/source/cnn.h:151->../tutorial_example/source/hls.cpp:152]   --->   Operation 147 'specloopname' 'specloopname_ln151' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i13 %add_ln156" [../tutorial_example/source/cnn.h:156->../tutorial_example/source/hls.cpp:152]   --->   Operation 148 'zext' 'zext_ln156' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%pixel_addr_5 = getelementptr i8 %pixel, i64 0, i64 %zext_ln156" [../tutorial_example/source/cnn.h:156->../tutorial_example/source/hls.cpp:152]   --->   Operation 149 'getelementptr' 'pixel_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] ( I:1.24ns O:1.24ns )   --->   "%store_ln156 = store i8 %tmp_pixel_2, i13 %pixel_addr_5" [../tutorial_example/source/cnn.h:156->../tutorial_example/source/hls.cpp:152]   --->   Operation 150 'store' 'store_ln156' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln151 = br void %for.body.i8" [../tutorial_example/source/cnn.h:151->../tutorial_example/source/hls.cpp:152]   --->   Operation 151 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 1.24>
ST_14 : Operation 152 [1/2] ( I:1.24ns O:1.24ns )   --->   "%tmp_pixel_1 = load i13 %pixel_addr_2" [../tutorial_example/source/cnn.h:104->../tutorial_example/source/hls.cpp:149]   --->   Operation 152 'load' 'tmp_pixel_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>

State 15 <SV = 10> <Delay = 0.38>
ST_15 : Operation 153 [2/2] (0.38ns)   --->   "%call_ln75 = call void @cnn_hls_Pipeline_VITIS_LOOP_105_2, i32 %y_1, i13 %trunc_ln132, i13 %x, i8 %pixel" [../tutorial_example/source/cnn.h:75->../tutorial_example/source/hls.cpp:134]   --->   Operation 153 'call' 'call_ln75' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 11> <Delay = 0.00>
ST_16 : Operation 154 [1/2] (0.00ns)   --->   "%call_ln75 = call void @cnn_hls_Pipeline_VITIS_LOOP_105_2, i32 %y_1, i13 %trunc_ln132, i13 %x, i8 %pixel" [../tutorial_example/source/cnn.h:75->../tutorial_example/source/hls.cpp:134]   --->   Operation 154 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 12> <Delay = 1.24>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i13 %x" [../tutorial_example/source/cnn.h:103->../tutorial_example/source/hls.cpp:149]   --->   Operation 155 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../tutorial_example/source/cnn.h:103->../tutorial_example/source/hls.cpp:149]   --->   Operation 156 'specloopname' 'specloopname_ln103' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%pixel_addr_4 = getelementptr i8 %pixel, i64 0, i64 %zext_ln103" [../tutorial_example/source/cnn.h:108->../tutorial_example/source/hls.cpp:149]   --->   Operation 157 'getelementptr' 'pixel_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [1/1] ( I:1.24ns O:1.24ns )   --->   "%store_ln108 = store i8 %tmp_pixel_1, i13 %pixel_addr_4" [../tutorial_example/source/cnn.h:108->../tutorial_example/source/hls.cpp:149]   --->   Operation 158 'store' 'store_ln108' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.body.i29" [../tutorial_example/source/cnn.h:103->../tutorial_example/source/hls.cpp:149]   --->   Operation 159 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>

State 18 <SV = 9> <Delay = 1.24>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i13 %mul_ln124" [../tutorial_example/source/cnn.h:124->../tutorial_example/source/hls.cpp:147]   --->   Operation 160 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%pixel_addr_1 = getelementptr i8 %pixel, i64 0, i64 %zext_ln124" [../tutorial_example/source/cnn.h:124->../tutorial_example/source/hls.cpp:147]   --->   Operation 161 'getelementptr' 'pixel_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 162 [2/2] (1.24ns)   --->   "%tmp_pixel = load i13 %pixel_addr_1" [../tutorial_example/source/cnn.h:124->../tutorial_example/source/hls.cpp:147]   --->   Operation 162 'load' 'tmp_pixel' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>

State 19 <SV = 10> <Delay = 1.24>
ST_19 : Operation 163 [1/2] ( I:1.24ns O:1.24ns )   --->   "%tmp_pixel = load i13 %pixel_addr_1" [../tutorial_example/source/cnn.h:124->../tutorial_example/source/hls.cpp:147]   --->   Operation 163 'load' 'tmp_pixel' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>

State 20 <SV = 11> <Delay = 2.00>
ST_20 : Operation 164 [2/2] (2.00ns)   --->   "%call_ln74 = call void @cnn_hls_Pipeline_VITIS_LOOP_125_2, i32 %core_rwidth, i13 %mul_ln124, i8 %pixel" [../tutorial_example/source/cnn.h:74->../tutorial_example/source/hls.cpp:134]   --->   Operation 164 'call' 'call_ln74' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 165 [1/1] (0.75ns)   --->   "%add_ln128_1 = add i13 %add_ln128, i13 %mul_ln124" [../tutorial_example/source/cnn.h:128->../tutorial_example/source/hls.cpp:147]   --->   Operation 165 'add' 'add_ln128_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 0.00>
ST_21 : Operation 166 [1/2] (0.00ns)   --->   "%call_ln74 = call void @cnn_hls_Pipeline_VITIS_LOOP_125_2, i32 %core_rwidth, i13 %mul_ln124, i8 %pixel" [../tutorial_example/source/cnn.h:74->../tutorial_example/source/hls.cpp:134]   --->   Operation 166 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 13> <Delay = 1.24>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../tutorial_example/source/cnn.h:123->../tutorial_example/source/hls.cpp:147]   --->   Operation 167 'specloopname' 'specloopname_ln123' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i13 %add_ln128_1" [../tutorial_example/source/cnn.h:128->../tutorial_example/source/hls.cpp:147]   --->   Operation 168 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "%pixel_addr = getelementptr i8 %pixel, i64 0, i64 %zext_ln128" [../tutorial_example/source/cnn.h:128->../tutorial_example/source/hls.cpp:147]   --->   Operation 169 'getelementptr' 'pixel_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 170 [1/1] ( I:1.24ns O:1.24ns )   --->   "%store_ln128 = store i8 %tmp_pixel, i13 %pixel_addr" [../tutorial_example/source/cnn.h:128->../tutorial_example/source/hls.cpp:147]   --->   Operation 170 'store' 'store_ln128' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.body.i" [../tutorial_example/source/cnn.h:123->../tutorial_example/source/hls.cpp:147]   --->   Operation 171 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ ap_core]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_part]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_parent]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ filter_map]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca       ) [ 01111111111111111111111]
r0                  (alloca       ) [ 01111111111111111111111]
c0                  (alloca       ) [ 01111111111111111111111]
target_1            (alloca       ) [ 01111111111111111111111]
filter_read         (read         ) [ 00100000000000000000000]
height_read         (read         ) [ 00100000000000000000000]
width_read          (read         ) [ 00111111111111111111111]
trunc_ln117         (trunc        ) [ 00111111111111111111111]
target              (add          ) [ 00111111111111111111111]
core_rwidth         (add          ) [ 00111111111111111111111]
trunc_ln132         (trunc        ) [ 00111111111111111111111]
add_ln75            (add          ) [ 00100000000000000000000]
sub_i11             (add          ) [ 00111111111111111111111]
empty               (trunc        ) [ 00100000000000000000000]
store_ln130         (store        ) [ 00000000000000000000000]
store_ln130         (store        ) [ 00000000000000000000000]
store_ln130         (store        ) [ 00000000000000000000000]
store_ln0           (store        ) [ 00000000000000000000000]
spectopmodule_ln117 (spectopmodule) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000]
specmemcore_ln0     (specmemcore  ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000]
core_rheight        (add          ) [ 00011111111111111111111]
mul                 (mul          ) [ 00011111111111111111111]
mul_i               (mul          ) [ 00011111111111111111111]
y_1                 (add          ) [ 00011111111111111111111]
mul_ln139           (mul          ) [ 00011111111111111111111]
add_ln128           (add          ) [ 00011111111111111111111]
br_ln139            (br           ) [ 00111111111111111111111]
clear               (phi          ) [ 00011111100000000000000]
i_load              (load         ) [ 00000000000000000000000]
target_2            (load         ) [ 00001111111111111111111]
zext_ln139          (zext         ) [ 00000000000000000000000]
icmp_ln139          (icmp         ) [ 00011111111111111111111]
add_ln139           (add          ) [ 00001111111111111111111]
br_ln139            (br           ) [ 00000000000000000000000]
r0_load             (load         ) [ 00000000000000000000000]
trunc_ln139_1       (trunc        ) [ 00001100000000000000000]
icmp_ln144          (icmp         ) [ 00001111111111111111111]
ret_ln157           (ret          ) [ 00000000000000000000000]
c0_load             (load         ) [ 00000011100000000000000]
trunc_ln139         (trunc        ) [ 00000010000000000000000]
mul_ln141           (mul          ) [ 00000010000000000000000]
add_ln141           (add          ) [ 00000000000000000000000]
zext_ln141          (zext         ) [ 00000000000000000000000]
filter_map_addr     (getelementptr) [ 00000001000000000000000]
filter_1            (load         ) [ 00000000100000000000000]
specloopname_ln139  (specloopname ) [ 00000000000000000000000]
call_ln117          (call         ) [ 00000000000000000000000]
icmp_ln146          (icmp         ) [ 00011111111111111111111]
br_ln144            (br           ) [ 00000000000000000000000]
br_ln148            (br           ) [ 00000000000000000000000]
br_ln151            (br           ) [ 00011111111111111111111]
br_ln103            (br           ) [ 00011111111111111111111]
c0_1                (add          ) [ 00000000011111111111111]
target_3            (select       ) [ 00000000011111111111111]
br_ln123            (br           ) [ 00011111111111111111111]
x_1                 (phi          ) [ 00000000010000000000000]
zext_ln151_1        (zext         ) [ 00000000000000000000000]
icmp_ln151          (icmp         ) [ 00011111111111111111111]
add_ln151           (add          ) [ 00011111111111111111111]
br_ln151            (br           ) [ 00000000000000000000000]
zext_ln151          (zext         ) [ 00000000000000000000000]
trunc_ln151         (trunc        ) [ 00000000001110000000000]
pixel_addr_3        (getelementptr) [ 00000000001000000000000]
r0_load_2           (load         ) [ 00000000000000000000000]
r0_2                (add          ) [ 00000000000000000000000]
store_ln130         (store        ) [ 00000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000]
x                   (phi          ) [ 00000000011111111111111]
zext_ln103_1        (zext         ) [ 00000000000000000000000]
icmp_ln103          (icmp         ) [ 00011111111111111111111]
add_ln103           (add          ) [ 00011111111111111111111]
br_ln103            (br           ) [ 00000000000000000000000]
add_ln104           (add          ) [ 00000000000000000000000]
zext_ln104          (zext         ) [ 00000000000000000000000]
pixel_addr_2        (getelementptr) [ 00000000000000100000000]
r0_load_1           (load         ) [ 00000000000000000000000]
r0_1                (add          ) [ 00000000000000000000000]
store_ln130         (store        ) [ 00000000000000000000000]
store_ln130         (store        ) [ 00000000000000000000000]
br_ln151            (br           ) [ 00000000000000000000000]
y                   (phi          ) [ 00000000010000000000000]
zext_ln123          (zext         ) [ 00000000000000000000000]
icmp_ln123          (icmp         ) [ 00011111111111111111111]
add_ln123           (add          ) [ 00011111111111111111111]
br_ln123            (br           ) [ 00000000000000000000000]
trunc_ln123         (trunc        ) [ 00000000000000000000000]
mul_ln124           (mul          ) [ 00000000000000000011110]
store_ln130         (store        ) [ 00000000000000000000000]
store_ln130         (store        ) [ 00000000000000000000000]
store_ln130         (store        ) [ 00000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000]
store_ln139         (store        ) [ 00000000000000000000000]
br_ln139            (br           ) [ 00111111111111111111111]
tmp_pixel_2         (load         ) [ 00000000000111000000000]
add_ln156           (add          ) [ 00000000000011000000000]
call_ln75           (call         ) [ 00000000000000000000000]
specloopname_ln151  (specloopname ) [ 00000000000000000000000]
zext_ln156          (zext         ) [ 00000000000000000000000]
pixel_addr_5        (getelementptr) [ 00000000000000000000000]
store_ln156         (store        ) [ 00000000000000000000000]
br_ln151            (br           ) [ 00011111111111111111111]
tmp_pixel_1         (load         ) [ 00000000000000011100000]
call_ln75           (call         ) [ 00000000000000000000000]
zext_ln103          (zext         ) [ 00000000000000000000000]
specloopname_ln103  (specloopname ) [ 00000000000000000000000]
pixel_addr_4        (getelementptr) [ 00000000000000000000000]
store_ln108         (store        ) [ 00000000000000000000000]
br_ln103            (br           ) [ 00011111111111111111111]
zext_ln124          (zext         ) [ 00000000000000000000000]
pixel_addr_1        (getelementptr) [ 00000000000000000001000]
tmp_pixel           (load         ) [ 00000000000000000000111]
add_ln128_1         (add          ) [ 00000000000000000000011]
call_ln74           (call         ) [ 00000000000000000000000]
specloopname_ln123  (specloopname ) [ 00000000000000000000000]
zext_ln128          (zext         ) [ 00000000000000000000000]
pixel_addr          (getelementptr) [ 00000000000000000000000]
store_ln128         (store        ) [ 00000000000000000000000]
br_ln123            (br           ) [ 00011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ap_core">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_core"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ap_part">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_part"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ap_parent">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_parent"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="filter">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pixel">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="filter_map">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_map"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sum">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_hls_Pipeline_VITIS_LOOP_165_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_hls_Pipeline_VITIS_LOOP_153_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_hls_Pipeline_VITIS_LOOP_105_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_hls_Pipeline_VITIS_LOOP_125_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="r0_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="c0_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="target_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="target_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="filter_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="height_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="width_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="filter_map_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_map_addr/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filter_1/6 "/>
</bind>
</comp>

<comp id="133" class="1004" name="pixel_addr_3_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="31" slack="0"/>
<pin id="137" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixel_addr_3/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="13" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="161" dir="0" index="4" bw="13" slack="3"/>
<pin id="162" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="8" slack="3"/>
<pin id="164" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_pixel_2/9 tmp_pixel_1/9 store_ln156/13 store_ln108/17 tmp_pixel/18 store_ln128/22 "/>
</bind>
</comp>

<comp id="146" class="1004" name="pixel_addr_2_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="13" slack="0"/>
<pin id="150" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixel_addr_2/9 "/>
</bind>
</comp>

<comp id="154" class="1004" name="pixel_addr_5_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="13" slack="0"/>
<pin id="158" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixel_addr_5/13 "/>
</bind>
</comp>

<comp id="166" class="1004" name="pixel_addr_4_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="13" slack="0"/>
<pin id="170" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixel_addr_4/17 "/>
</bind>
</comp>

<comp id="174" class="1004" name="pixel_addr_1_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="13" slack="0"/>
<pin id="178" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixel_addr_1/18 "/>
</bind>
</comp>

<comp id="182" class="1004" name="pixel_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="13" slack="0"/>
<pin id="186" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixel_addr/22 "/>
</bind>
</comp>

<comp id="190" class="1005" name="clear_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="clear (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="clear_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="clear/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="x_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="1"/>
<pin id="206" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="x_1 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="x_1_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1/9 "/>
</bind>
</comp>

<comp id="215" class="1005" name="x_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="13" slack="1"/>
<pin id="217" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="x_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="13" slack="0"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="1" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/9 "/>
</bind>
</comp>

<comp id="227" class="1005" name="y_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="1"/>
<pin id="229" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="y_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="31" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/9 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="5"/>
<pin id="241" dir="0" index="2" bw="32" slack="6"/>
<pin id="242" dir="0" index="3" bw="13" slack="6"/>
<pin id="243" dir="0" index="4" bw="8" slack="0"/>
<pin id="244" dir="0" index="5" bw="8" slack="0"/>
<pin id="245" dir="0" index="6" bw="32" slack="0"/>
<pin id="246" dir="0" index="7" bw="1" slack="4"/>
<pin id="247" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/7 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="10"/>
<pin id="256" dir="0" index="2" bw="13" slack="10"/>
<pin id="257" dir="0" index="3" bw="13" slack="2"/>
<pin id="258" dir="0" index="4" bw="8" slack="0"/>
<pin id="259" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/11 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="9"/>
<pin id="265" dir="0" index="2" bw="13" slack="10"/>
<pin id="266" dir="0" index="3" bw="13" slack="2"/>
<pin id="267" dir="0" index="4" bw="8" slack="0"/>
<pin id="268" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/15 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="11"/>
<pin id="275" dir="0" index="2" bw="13" slack="3"/>
<pin id="276" dir="0" index="3" bw="8" slack="0"/>
<pin id="277" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/20 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r0_load/3 r0_load_2/9 r0_load_1/9 "/>
</bind>
</comp>

<comp id="295" class="1005" name="reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="3"/>
<pin id="297" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_pixel_2 tmp_pixel_1 tmp_pixel "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln117_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="target_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="target/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="core_rwidth_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="core_rwidth/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln132_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln132/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln75_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sub_i11_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i11/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="empty_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln130_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln130_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln130_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln0_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="31" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="core_rheight_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="core_rheight/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="y_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="0" index="1" bw="3" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="mul_ln139_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="13" slack="1"/>
<pin id="368" dir="0" index="1" bw="13" slack="1"/>
<pin id="369" dir="1" index="2" bw="13" slack="7"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln139/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln128_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="13" slack="1"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="13" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="i_load_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="31" slack="2"/>
<pin id="377" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="target_2_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="target_2/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln139_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="31" slack="0"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln139_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="1"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln139_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="31" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="31" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln139_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln139_1/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln144_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="c0_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="4"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c0_load/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln139_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln139/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln141_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln146_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="c0_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c0_1/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="target_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="7"/>
<pin id="430" dir="0" index="2" bw="32" slack="0"/>
<pin id="431" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="target_3/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln151_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="31" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151_1/9 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln151_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="8"/>
<pin id="441" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/9 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln151_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="31" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln151_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="31" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/9 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln151_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="31" slack="0"/>
<pin id="456" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln151/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="r0_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r0_2/9 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln130_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="8"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln103_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="13" slack="0"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1/9 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln103_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="8"/>
<pin id="476" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/9 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln103_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="13" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln104_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="13" slack="0"/>
<pin id="486" dir="0" index="1" bw="13" slack="7"/>
<pin id="487" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln104_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="13" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="r0_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r0_1/9 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln130_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="8"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/9 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln130_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="8"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/9 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln123_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="31" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln123_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="7"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/9 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln123_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="31" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/9 "/>
</bind>
</comp>

<comp id="525" class="1004" name="trunc_ln123_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="31" slack="0"/>
<pin id="527" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln123/9 "/>
</bind>
</comp>

<comp id="529" class="1004" name="mul_ln124_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="13" slack="0"/>
<pin id="531" dir="0" index="1" bw="13" slack="8"/>
<pin id="532" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln124/9 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln130_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="0" index="1" bw="32" slack="8"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln130_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="0" index="1" bw="32" slack="8"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/9 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln130_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="544" dir="0" index="1" bw="32" slack="8"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln139_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="31" slack="6"/>
<pin id="548" dir="0" index="1" bw="31" slack="8"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/9 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln156_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="13" slack="2"/>
<pin id="552" dir="0" index="1" bw="13" slack="9"/>
<pin id="553" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/11 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln156_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="13" slack="2"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/13 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln103_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="13" slack="4"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/17 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln124_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="13" slack="1"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/18 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln128_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="13" slack="10"/>
<pin id="569" dir="0" index="1" bw="13" slack="3"/>
<pin id="570" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128_1/20 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln128_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="13" slack="2"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/22 "/>
</bind>
</comp>

<comp id="575" class="1007" name="grp_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="0" index="1" bw="6" slack="1"/>
<pin id="578" dir="0" index="2" bw="6" slack="0"/>
<pin id="579" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln141/3 add_ln141/5 "/>
</bind>
</comp>

<comp id="583" class="1005" name="i_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="31" slack="0"/>
<pin id="585" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="590" class="1005" name="r0_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r0 "/>
</bind>
</comp>

<comp id="599" class="1005" name="c0_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c0 "/>
</bind>
</comp>

<comp id="606" class="1005" name="target_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="target_1 "/>
</bind>
</comp>

<comp id="614" class="1005" name="filter_read_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_read "/>
</bind>
</comp>

<comp id="620" class="1005" name="height_read_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="625" class="1005" name="width_read_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="631" class="1005" name="trunc_ln117_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="6" slack="2"/>
<pin id="633" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln117 "/>
</bind>
</comp>

<comp id="636" class="1005" name="target_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="7"/>
<pin id="638" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="target "/>
</bind>
</comp>

<comp id="641" class="1005" name="core_rwidth_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="8"/>
<pin id="643" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="core_rwidth "/>
</bind>
</comp>

<comp id="648" class="1005" name="trunc_ln132_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="13" slack="1"/>
<pin id="650" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln132 "/>
</bind>
</comp>

<comp id="658" class="1005" name="add_ln75_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln75 "/>
</bind>
</comp>

<comp id="664" class="1005" name="sub_i11_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="10"/>
<pin id="666" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="sub_i11 "/>
</bind>
</comp>

<comp id="669" class="1005" name="empty_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="13" slack="1"/>
<pin id="671" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="674" class="1005" name="core_rheight_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="7"/>
<pin id="676" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="core_rheight "/>
</bind>
</comp>

<comp id="679" class="1005" name="mul_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="684" class="1005" name="mul_i_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="5"/>
<pin id="686" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="689" class="1005" name="y_1_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="9"/>
<pin id="691" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="694" class="1005" name="mul_ln139_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="13" slack="7"/>
<pin id="696" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opset="mul_ln139 "/>
</bind>
</comp>

<comp id="700" class="1005" name="add_ln128_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="13" slack="10"/>
<pin id="702" dir="1" index="1" bw="13" slack="10"/>
</pin_list>
<bind>
<opset="add_ln128 "/>
</bind>
</comp>

<comp id="711" class="1005" name="add_ln139_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="31" slack="6"/>
<pin id="713" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opset="add_ln139 "/>
</bind>
</comp>

<comp id="716" class="1005" name="trunc_ln139_1_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="6" slack="1"/>
<pin id="718" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln139_1 "/>
</bind>
</comp>

<comp id="721" class="1005" name="icmp_ln144_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="5"/>
<pin id="723" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="728" class="1005" name="trunc_ln139_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="6" slack="1"/>
<pin id="730" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln139 "/>
</bind>
</comp>

<comp id="733" class="1005" name="filter_map_addr_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="6" slack="1"/>
<pin id="735" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="filter_map_addr "/>
</bind>
</comp>

<comp id="738" class="1005" name="filter_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="1"/>
<pin id="740" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="filter_1 "/>
</bind>
</comp>

<comp id="743" class="1005" name="icmp_ln146_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="1"/>
<pin id="745" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln146 "/>
</bind>
</comp>

<comp id="747" class="1005" name="c0_1_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c0_1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="target_3_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="target_3 "/>
</bind>
</comp>

<comp id="760" class="1005" name="add_ln151_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="31" slack="0"/>
<pin id="762" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln151 "/>
</bind>
</comp>

<comp id="765" class="1005" name="trunc_ln151_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="13" slack="2"/>
<pin id="767" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln151 "/>
</bind>
</comp>

<comp id="771" class="1005" name="pixel_addr_3_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="13" slack="1"/>
<pin id="773" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="pixel_addr_3 "/>
</bind>
</comp>

<comp id="779" class="1005" name="add_ln103_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="13" slack="0"/>
<pin id="781" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="784" class="1005" name="pixel_addr_2_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="13" slack="1"/>
<pin id="786" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="pixel_addr_2 "/>
</bind>
</comp>

<comp id="792" class="1005" name="add_ln123_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="31" slack="0"/>
<pin id="794" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln123 "/>
</bind>
</comp>

<comp id="797" class="1005" name="mul_ln124_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="13" slack="1"/>
<pin id="799" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln124 "/>
</bind>
</comp>

<comp id="804" class="1005" name="add_ln156_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="13" slack="2"/>
<pin id="806" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="add_ln156 "/>
</bind>
</comp>

<comp id="809" class="1005" name="pixel_addr_1_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="13" slack="1"/>
<pin id="811" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="pixel_addr_1 "/>
</bind>
</comp>

<comp id="814" class="1005" name="add_ln128_1_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="13" slack="2"/>
<pin id="816" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="add_ln128_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="62" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="62" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="62" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="62" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="62" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="174" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="62" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="190" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="190" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="195" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="218"><net_src comp="70" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="250"><net_src comp="127" pin="3"/><net_sink comp="238" pin=5"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="238" pin=6"/></net>

<net id="252"><net_src comp="190" pin="1"/><net_sink comp="238" pin=7"/></net>

<net id="260"><net_src comp="74" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="253" pin=4"/></net>

<net id="269"><net_src comp="78" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="215" pin="1"/><net_sink comp="262" pin=3"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="278"><net_src comp="82" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="12" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="284"><net_src comp="102" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="102" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="108" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="114" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="140" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="303"><net_src comp="102" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="102" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="114" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="102" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="108" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="24" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="304" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="26" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="26" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="28" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="22" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="52" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="384"><net_src comp="375" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="375" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="60" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="292" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="292" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="378" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="413" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="421"><net_src comp="26" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="18" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="417" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="26" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="437"><net_src comp="208" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="208" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="60" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="208" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="457"><net_src comp="208" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="292" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="18" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="219" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="469" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="219" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="72" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="219" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="498"><net_src comp="292" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="22" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="26" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="494" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="231" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="231" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="60" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="231" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="557"><net_src comp="554" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="561"><net_src comp="215" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="566"><net_src comp="563" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="574"><net_src comp="571" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="580"><net_src comp="396" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="409" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="582"><net_src comp="575" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="586"><net_src comp="86" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="593"><net_src comp="90" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="596"><net_src comp="590" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="597"><net_src comp="590" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="602"><net_src comp="94" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="609"><net_src comp="98" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="613"><net_src comp="606" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="617"><net_src comp="102" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="623"><net_src comp="108" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="628"><net_src comp="114" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="634"><net_src comp="300" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="639"><net_src comp="304" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="644"><net_src comp="310" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="651"><net_src comp="316" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="654"><net_src comp="648" pin="1"/><net_sink comp="238" pin=3"/></net>

<net id="655"><net_src comp="648" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="656"><net_src comp="648" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="657"><net_src comp="648" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="661"><net_src comp="320" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="667"><net_src comp="326" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="672"><net_src comp="332" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="677"><net_src comp="356" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="682"><net_src comp="280" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="687"><net_src comp="286" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="692"><net_src comp="361" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="697"><net_src comp="366" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="703"><net_src comp="370" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="714"><net_src comp="390" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="719"><net_src comp="396" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="724"><net_src comp="400" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="731"><net_src comp="409" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="736"><net_src comp="120" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="741"><net_src comp="127" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="238" pin=5"/></net>

<net id="746"><net_src comp="417" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="422" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="755"><net_src comp="427" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="763"><net_src comp="443" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="768"><net_src comp="454" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="253" pin=3"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="774"><net_src comp="133" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="782"><net_src comp="478" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="787"><net_src comp="146" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="795"><net_src comp="519" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="800"><net_src comp="529" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="803"><net_src comp="797" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="807"><net_src comp="550" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="812"><net_src comp="174" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="817"><net_src comp="567" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="571" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pixel | {11 12 13 15 16 17 20 21 22 }
	Port: sum | {7 8 }
 - Input state : 
	Port: cnn_hls : width | {1 }
	Port: cnn_hls : height | {1 }
	Port: cnn_hls : filter | {1 }
	Port: cnn_hls : pixel | {7 8 9 10 11 12 14 15 16 18 19 20 21 }
	Port: cnn_hls : filter_map | {6 7 }
	Port: cnn_hls : sum | {7 8 }
  - Chain level:
	State 1
		core_rwidth : 1
		trunc_ln132 : 2
		sub_i11 : 1
		empty : 2
		store_ln130 : 1
		store_ln130 : 1
		store_ln130 : 1
		store_ln0 : 1
	State 2
	State 3
		zext_ln139 : 1
		icmp_ln139 : 2
		add_ln139 : 1
		br_ln139 : 3
		trunc_ln139_1 : 1
		mul_ln141 : 2
		icmp_ln144 : 1
	State 4
	State 5
		trunc_ln139 : 1
		add_ln141 : 2
	State 6
		zext_ln141 : 1
		filter_map_addr : 2
		filter_1 : 3
	State 7
		call_ln117 : 1
	State 8
		br_ln148 : 1
		target_3 : 1
	State 9
		zext_ln151_1 : 1
		icmp_ln151 : 2
		add_ln151 : 1
		br_ln151 : 3
		zext_ln151 : 1
		trunc_ln151 : 1
		pixel_addr_3 : 2
		tmp_pixel_2 : 3
		r0_2 : 1
		store_ln130 : 2
		zext_ln103_1 : 1
		icmp_ln103 : 2
		add_ln103 : 1
		br_ln103 : 3
		add_ln104 : 1
		zext_ln104 : 2
		pixel_addr_2 : 3
		tmp_pixel_1 : 4
		r0_1 : 1
		store_ln130 : 2
		zext_ln123 : 1
		icmp_ln123 : 2
		add_ln123 : 1
		br_ln123 : 3
		trunc_ln123 : 1
		mul_ln124 : 2
	State 10
	State 11
	State 12
	State 13
		pixel_addr_5 : 1
		store_ln156 : 2
	State 14
	State 15
	State 16
	State 17
		pixel_addr_4 : 1
		store_ln108 : 2
	State 18
		pixel_addr_1 : 1
		tmp_pixel : 2
	State 19
	State 20
	State 21
	State 22
		pixel_addr : 1
		store_ln128 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          | grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238 |    2    | 2.35486 |   4839  |   3594  |
|   call   | grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253 |    1    | 1.19386 |   241   |   228   |
|          | grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262 |    1    |  0.387  |   338   |   217   |
|          | grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272 |    0    |  0.387  |    66   |   126   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                 target_fu_304                |    0    |    0    |    0    |    39   |
|          |              core_rwidth_fu_310              |    0    |    0    |    0    |    39   |
|          |                add_ln75_fu_320               |    0    |    0    |    0    |    39   |
|          |                sub_i11_fu_326                |    0    |    0    |    0    |    39   |
|          |              core_rheight_fu_356             |    0    |    0    |    0    |    39   |
|          |                  y_1_fu_361                  |    0    |    0    |    0    |    39   |
|          |               add_ln128_fu_370               |    0    |    0    |    0    |    20   |
|          |               add_ln139_fu_390               |    0    |    0    |    0    |    38   |
|    add   |                  c0_1_fu_422                 |    0    |    0    |    0    |    39   |
|          |               add_ln151_fu_443               |    0    |    0    |    0    |    38   |
|          |                  r0_2_fu_458                 |    0    |    0    |    0    |    39   |
|          |               add_ln103_fu_478               |    0    |    0    |    0    |    20   |
|          |               add_ln104_fu_484               |    0    |    0    |    0    |    20   |
|          |                  r0_1_fu_494                 |    0    |    0    |    0    |    39   |
|          |               add_ln123_fu_519               |    0    |    0    |    0    |    38   |
|          |               add_ln156_fu_550               |    0    |    0    |    0    |    20   |
|          |              add_ln128_1_fu_567              |    0    |    0    |    0    |    20   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                  grp_fu_280                  |    3    |    0    |   165   |    49   |
|    mul   |                  grp_fu_286                  |    3    |    0    |   165   |    49   |
|          |               mul_ln139_fu_366               |    1    |    0    |    0    |    4    |
|          |               mul_ln124_fu_529               |    1    |    0    |    0    |    4    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln139_fu_385              |    0    |    0    |    0    |    39   |
|          |               icmp_ln144_fu_400              |    0    |    0    |    0    |    39   |
|   icmp   |               icmp_ln146_fu_417              |    0    |    0    |    0    |    39   |
|          |               icmp_ln151_fu_438              |    0    |    0    |    0    |    39   |
|          |               icmp_ln103_fu_473              |    0    |    0    |    0    |    39   |
|          |               icmp_ln123_fu_514              |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|  select  |                target_3_fu_427               |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|  muladd  |                  grp_fu_575                  |    1    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |            filter_read_read_fu_102           |    0    |    0    |    0    |    0    |
|   read   |            height_read_read_fu_108           |    0    |    0    |    0    |    0    |
|          |            width_read_read_fu_114            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln117_fu_300              |    0    |    0    |    0    |    0    |
|          |              trunc_ln132_fu_316              |    0    |    0    |    0    |    0    |
|          |                 empty_fu_332                 |    0    |    0    |    0    |    0    |
|   trunc  |             trunc_ln139_1_fu_396             |    0    |    0    |    0    |    0    |
|          |              trunc_ln139_fu_409              |    0    |    0    |    0    |    0    |
|          |              trunc_ln151_fu_454              |    0    |    0    |    0    |    0    |
|          |              trunc_ln123_fu_525              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln139_fu_381              |    0    |    0    |    0    |    0    |
|          |               zext_ln141_fu_413              |    0    |    0    |    0    |    0    |
|          |              zext_ln151_1_fu_434             |    0    |    0    |    0    |    0    |
|          |               zext_ln151_fu_449              |    0    |    0    |    0    |    0    |
|          |              zext_ln103_1_fu_469             |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln104_fu_489              |    0    |    0    |    0    |    0    |
|          |               zext_ln123_fu_510              |    0    |    0    |    0    |    0    |
|          |               zext_ln156_fu_554              |    0    |    0    |    0    |    0    |
|          |               zext_ln103_fu_558              |    0    |    0    |    0    |    0    |
|          |               zext_ln124_fu_563              |    0    |    0    |    0    |    0    |
|          |               zext_ln128_fu_571              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    13   | 4.32271 |   5814  |   5102  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln103_reg_779   |   13   |
|   add_ln123_reg_792   |   31   |
|  add_ln128_1_reg_814  |   13   |
|   add_ln128_reg_700   |   13   |
|   add_ln139_reg_711   |   31   |
|   add_ln151_reg_760   |   31   |
|   add_ln156_reg_804   |   13   |
|    add_ln75_reg_658   |   32   |
|      c0_1_reg_747     |   32   |
|       c0_reg_599      |   32   |
|     clear_reg_190     |    1   |
|  core_rheight_reg_674 |   32   |
|  core_rwidth_reg_641  |   32   |
|     empty_reg_669     |   13   |
|    filter_1_reg_738   |    8   |
|filter_map_addr_reg_733|    6   |
|  filter_read_reg_614  |   32   |
|  height_read_reg_620  |   32   |
|       i_reg_583       |   31   |
|   icmp_ln144_reg_721  |    1   |
|   icmp_ln146_reg_743  |    1   |
|     mul_i_reg_684     |   32   |
|   mul_ln124_reg_797   |   13   |
|   mul_ln139_reg_694   |   13   |
|      mul_reg_679      |   32   |
|  pixel_addr_1_reg_809 |   13   |
|  pixel_addr_2_reg_784 |   13   |
|  pixel_addr_3_reg_771 |   13   |
|       r0_reg_590      |   32   |
|        reg_295        |    8   |
|    sub_i11_reg_664    |   32   |
|    target_1_reg_606   |   32   |
|    target_3_reg_752   |   32   |
|     target_reg_636    |   32   |
|  trunc_ln117_reg_631  |    6   |
|  trunc_ln132_reg_648  |   13   |
| trunc_ln139_1_reg_716 |    6   |
|  trunc_ln139_reg_728  |    6   |
|  trunc_ln151_reg_765  |   13   |
|   width_read_reg_625  |   32   |
|      x_1_reg_204      |   31   |
|       x_reg_215       |   13   |
|      y_1_reg_689      |   32   |
|       y_reg_227       |   31   |
+-----------------------+--------+
|         Total         |   910  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
|               grp_access_fu_127              |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|               grp_access_fu_140              |  p0  |   6  |  13  |   78   ||    0    ||    31   |
|               grp_access_fu_140              |  p2  |   3  |   0  |    0   ||    0    ||    14   |
|                 clear_reg_190                |  p0  |   3  |   1  |    3   ||    0    ||    9    |
|                   x_reg_215                  |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238 |  p5  |   2  |   8  |   16   ||    0    ||    9    |
|                  grp_fu_280                  |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|                  grp_fu_280                  |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|                  grp_fu_286                  |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|                  grp_fu_286                  |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|                  grp_fu_575                  |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|                  grp_fu_575                  |  p1  |   2  |   6  |   12   ||    0    ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Total                    |      |      |      |   415  || 4.84114 ||    0    ||   135   |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    4   |  5814  |  5102  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   135  |
|  Register |    -   |    -   |   910  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |    9   |  6724  |  5237  |
+-----------+--------+--------+--------+--------+
