(S (NP (NP (DT The) (JJ current) (NN state)) (PP (IN of) (NP (NP (DT the) (NN art)) (PP (IN of) (NP (NP (NP (JJ Simultaneous) (NNP Localisation) (CC and) (NNP Mapping)) (, ,) (CC or) (NP (NNP SLAM)) (, ,)) (PP (IN on) (NP (JJ low) (NN power) (VBN embedded) (NNS systems)))))))) (VP (VBZ is) (PP (IN about) (NP (NP (NP (JJ sparse) (NN localisation) (CC and) (VBG mapping)) (PP (IN with) (NP (JJ low) (NN resolution) (NNS results)))) (PP (IN in) (NP (NP (DT the) (NN name)) (PP (IN of) (NP (NN efficiency)))))))) (. .))
(S (ADVP (RB Meanwhile)) (, ,) (NP (NP (NN research)) (PP (IN in) (NP (DT this) (NN field)))) (VP (VBZ has) (VP (VBN provided) (NP (NP (NP (JJ many) (NNS advances)) (PP (IN for) (NP (NP (ADJP (NN information) (JJ rich)) (NN processing)) (CC and) (NP (JJ semantic) (NN understanding))))) (, ,) (VP (VBN combined) (PP (IN with) (NP (NP (JJ high) (JJ computational) (NNS requirements)) (PP (IN for) (NP (JJ real-time) (NN processing))))))))) (. .))
(S (NP (DT This) (NN work)) (VP (VBZ provides) (NP (NP (NP (DT a) (NN solution)) (PP (TO to) (S (VP (VBG bridging) (NP (DT this) (NN gap)))))) (, ,) (PP (IN in) (NP (NP (DT the) (NN form)) (PP (IN of) (NP (NP (DT a) (JJ scalable) (JJ SLAM-specific) (NN architecture)) (PP (IN for) (NP (NP (JJ depth) (NN estimation)) (PP (IN for) (NP (JJ direct) (JJ semi-dense) (NNP SLAM))))))))))) (. .))
(S (S (VP (VBG Targeting) (NP (DT an) (JJ off-the-shelf) (NN FPGA-SoC)))) (NP (DT this) (NN accelerator) (NN architecture)) (VP (VBZ achieves) (NP (NP (DT a) (NN rate)) (PP (IN of) (NP (QP (JJR more) (IN than) (CD 60)) (VBD mapped) (NN frames/sec)))) (PP (IN at) (NP (NP (DT a) (NN resolution)) (PP (IN of) (NP (CD 640x480))))) (S (VP (VBG achieving) (NP (NP (NN performance)) (PP (IN on) (NP (NP (NN par)) (PP (TO to) (NP (NP (DT a) (JJ highly-optimised) (JJ parallel) (NN implementation)) (PP (IN on) (NP (DT a) (JJ high-end) (NN desktop) (NNP CPU)))))))) (PP (IN with) (NP (NP (NP (DT an) (NN order)) (PP (IN of) (NP (NN magnitude)))) (JJ improved) (NN power) (NN consumption)))))) (. .))
(S (ADVP (RB Furthermore)) (, ,) (NP (DT the) (JJ developed) (NN architecture)) (VP (VBZ is) (VP (VBN combined) (PP (IN with) (NP (NP (PRP$ our) (JJ previous) (NN work)) (PP (IN for) (NP (NP (DT the) (NN task)) (PP (IN of) (NP (VBG tracking))))))) (, ,) (S (VP (TO to) (VP (VB form) (NP (NP (DT the) (JJ first) (JJ complete) (NN accelerator)) (PP (IN for) (NP (NP (JJ semi-dense) (NNP SLAM)) (PP (IN on) (NP (NNP FPGAs))))))))) (, ,) (S (VP (VBG establishing) (NP (NP (DT the) (NN state)) (PP (IN of) (NP (DT the) (NN art))) (PP (IN in) (NP (NP (DT the) (NN area)) (PP (IN of) (NP (JJ embedded) (JJ low-power) (NNS systems)))))))))) (. .))
