{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576280167733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576280167733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 03:06:07 2019 " "Processing started: Sat Dec 14 03:06:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576280167733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576280167733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calabp3 -c calabp3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off calabp3 -c calabp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576280167733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576280168368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter3bit " "Found entity 1: Counter3bit" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "../WB_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Imm imm Val2Generate.v(4) " "Verilog HDL Declaration information at Val2Generate.v(4): object \"Imm\" differs only in case from object \"imm\" in the same scope" {  } { { "../Val2Generate.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Val2Generate.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576280168441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/val2generate.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/val2generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2Generate " "Found entity 1: Val2Generate" {  } { { "../Val2Generate.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Val2Generate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168441 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(41) " "Verilog HDL warning at SRAM_Controller.v(41): extended using \"x\" or \"z\"" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280168445 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(46) " "Verilog HDL warning at SRAM_Controller.v(46): extended using \"x\" or \"z\"" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280168445 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(55) " "Verilog HDL warning at SRAM_Controller.v(55): extended using \"x\" or \"z\"" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280168445 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(66) " "Verilog HDL warning at SRAM_Controller.v(66): extended using \"x\" or \"z\"" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280168445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/sarmtb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/sarmtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SARMTB " "Found entity 1: SARMTB" {  } { { "../SARMTB.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SARMTB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/sarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/sarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SARM " "Found entity 1: SARM" {  } { { "../SARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SARM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../RegisterFile.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/reg4neg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/reg4neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg4neg " "Found entity 1: reg4neg" {  } { { "../reg4neg.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg4neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/mem_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/mem_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage_Reg " "Found entity 1: MEM_Stage_Reg" {  } { { "../MEM_Stage_Reg.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/MEM_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage " "Found entity 1: MEM_Stage" {  } { { "../MEM_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/MEM_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/if_stage_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/if_stage_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 iftb " "Found entity 1: iftb" {  } { { "../IF_stage_tb.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_stage_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/if_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/if_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage_Reg " "Found entity 1: IF_Stage_Reg" {  } { { "../IF_Stage_Reg.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc IF_Stage.v(4) " "Verilog HDL Declaration information at IF_Stage.v(4): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576280168488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage " "Found entity 1: IF_Stage" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/id_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/id_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage_Reg " "Found entity 1: ID_Stage_Reg" {  } { { "../ID_Stage_Reg.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ID_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage " "Found entity 1: ID_Stage" {  } { { "../ID_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ID_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit " "Found entity 1: Hazard_Detection_Unit" {  } { { "../Hazard_Detection_Unit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "../Forwarding_Unit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Forwarding_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/exe_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/exe_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage_Reg " "Found entity 1: EXE_Stage_Reg" {  } { { "../EXE_Stage_Reg.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/EXE_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168508 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EXE_Stage.v(28) " "Verilog HDL warning at EXE_Stage.v(28): extended using \"x\" or \"z\"" {  } { { "../EXE_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/EXE_Stage.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280168512 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EXE_Stage.v(30) " "Verilog HDL warning at EXE_Stage.v(30): extended using \"x\" or \"z\"" {  } { { "../EXE_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/EXE_Stage.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280168512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage " "Found entity 1: EXE_Stage" {  } { { "../EXE_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/EXE_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168512 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(14) " "Verilog HDL warning at ControlUnit.v(14): extended using \"x\" or \"z\"" {  } { { "../ControlUnit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ControlUnit.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280168516 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(18) " "Verilog HDL warning at ControlUnit.v(18): extended using \"x\" or \"z\"" {  } { { "../ControlUnit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ControlUnit.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280168516 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(42) " "Verilog HDL warning at ControlUnit.v(42): extended using \"x\" or \"z\"" {  } { { "../ControlUnit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ControlUnit.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280168516 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(44) " "Verilog HDL warning at ControlUnit.v(44): extended using \"x\" or \"z\"" {  } { { "../ControlUnit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ControlUnit.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280168516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s S ControlUnit.v(2) " "Verilog HDL Declaration information at ControlUnit.v(2): object \"s\" differs only in case from object \"S\" in the same scope" {  } { { "../ControlUnit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ControlUnit.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576280168516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../ControlUnit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "../ConditionCheck.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ConditionCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/arm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(6) " "Verilog HDL warning at ALU.v(6): extended using \"x\" or \"z\"" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 6 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280168529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C ALU.v(1) " "Verilog HDL Declaration information at ALU.v(1): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576280168529 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(44) " "Verilog HDL warning at ALU.v(44): extended using \"x\" or \"z\"" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280168529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C ALU.v(38) " "Verilog HDL Declaration information at ALU.v(38): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576280168530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/alu.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168530 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALUTB " "Found entity 2: ALUTB" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280168530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280168530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_clk SARM.v(79) " "Verilog HDL Implicit Net warning at SARM.v(79): created implicit net for \"out_clk\"" {  } { { "../SARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SARM.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280168530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ID_SR SARM.v(157) " "Verilog HDL Implicit Net warning at SARM.v(157): created implicit net for \"ID_SR\"" {  } { { "../SARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SARM.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280168531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_clk ARM.v(394) " "Verilog HDL Implicit Net warning at ARM.v(394): created implicit net for \"out_clk\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 394 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280168531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ID_SR ARM.v(483) " "Verilog HDL Implicit Net warning at ARM.v(483): created implicit net for \"ID_SR\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 483 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280168531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM " "Elaborating entity \"ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576280168779 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 ARM.v(609) " "Verilog HDL assignment warning at ARM.v(609): truncated value with size 16 to match size of target (9)" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280168784 "|ARM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 ARM.v(610) " "Verilog HDL assignment warning at ARM.v(610): truncated value with size 32 to match size of target (18)" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280168784 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ARM.v(190) " "Output port \"HEX0\" at ARM.v(190) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168784 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ARM.v(191) " "Output port \"HEX1\" at ARM.v(191) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168784 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ARM.v(192) " "Output port \"HEX2\" at ARM.v(192) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ARM.v(193) " "Output port \"HEX3\" at ARM.v(193) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 ARM.v(194) " "Output port \"HEX4\" at ARM.v(194) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ARM.v(195) " "Output port \"HEX5\" at ARM.v(195) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 ARM.v(196) " "Output port \"HEX6\" at ARM.v(196) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 ARM.v(197) " "Output port \"HEX7\" at ARM.v(197) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR ARM.v(209) " "Output port \"DRAM_ADDR\" at ARM.v(209) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR ARM.v(222) " "Output port \"FL_ADDR\" at ARM.v(222) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR ARM.v(237) " "Output port \"OTG_ADDR\" at ARM.v(237) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R ARM.v(279) " "Output port \"VGA_R\" at ARM.v(279) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G ARM.v(280) " "Output port \"VGA_G\" at ARM.v(280) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B ARM.v(281) " "Output port \"VGA_B\" at ARM.v(281) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM ARM.v(210) " "Output port \"DRAM_LDQM\" at ARM.v(210) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM ARM.v(211) " "Output port \"DRAM_UDQM\" at ARM.v(211) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N ARM.v(212) " "Output port \"DRAM_WE_N\" at ARM.v(212) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N ARM.v(213) " "Output port \"DRAM_CAS_N\" at ARM.v(213) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N ARM.v(214) " "Output port \"DRAM_RAS_N\" at ARM.v(214) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N ARM.v(215) " "Output port \"DRAM_CS_N\" at ARM.v(215) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168785 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 ARM.v(216) " "Output port \"DRAM_BA_0\" at ARM.v(216) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 ARM.v(217) " "Output port \"DRAM_BA_1\" at ARM.v(217) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK ARM.v(218) " "Output port \"DRAM_CLK\" at ARM.v(218) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE ARM.v(219) " "Output port \"DRAM_CKE\" at ARM.v(219) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N ARM.v(223) " "Output port \"FL_WE_N\" at ARM.v(223) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N ARM.v(224) " "Output port \"FL_RST_N\" at ARM.v(224) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N ARM.v(225) " "Output port \"FL_OE_N\" at ARM.v(225) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N ARM.v(226) " "Output port \"FL_CE_N\" at ARM.v(226) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N ARM.v(238) " "Output port \"OTG_CS_N\" at ARM.v(238) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N ARM.v(239) " "Output port \"OTG_RD_N\" at ARM.v(239) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N ARM.v(240) " "Output port \"OTG_WR_N\" at ARM.v(240) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N ARM.v(241) " "Output port \"OTG_RST_N\" at ARM.v(241) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED ARM.v(242) " "Output port \"OTG_FSPEED\" at ARM.v(242) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED ARM.v(243) " "Output port \"OTG_LSPEED\" at ARM.v(243) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N ARM.v(248) " "Output port \"OTG_DACK0_N\" at ARM.v(248) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N ARM.v(249) " "Output port \"OTG_DACK1_N\" at ARM.v(249) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON ARM.v(252) " "Output port \"LCD_ON\" at ARM.v(252) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON ARM.v(253) " "Output port \"LCD_BLON\" at ARM.v(253) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168786 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW ARM.v(254) " "Output port \"LCD_RW\" at ARM.v(254) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 254 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN ARM.v(255) " "Output port \"LCD_EN\" at ARM.v(255) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS ARM.v(256) " "Output port \"LCD_RS\" at ARM.v(256) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 256 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO ARM.v(272) " "Output port \"TDO\" at ARM.v(272) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK ARM.v(264) " "Output port \"I2C_SCLK\" at ARM.v(264) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK ARM.v(274) " "Output port \"VGA_CLK\" at ARM.v(274) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS ARM.v(275) " "Output port \"VGA_HS\" at ARM.v(275) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS ARM.v(276) " "Output port \"VGA_VS\" at ARM.v(276) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK ARM.v(277) " "Output port \"VGA_BLANK\" at ARM.v(277) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC ARM.v(278) " "Output port \"VGA_SYNC\" at ARM.v(278) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD ARM.v(288) " "Output port \"ENET_CMD\" at ARM.v(288) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N ARM.v(289) " "Output port \"ENET_CS_N\" at ARM.v(289) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N ARM.v(290) " "Output port \"ENET_WR_N\" at ARM.v(290) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N ARM.v(291) " "Output port \"ENET_RD_N\" at ARM.v(291) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N ARM.v(292) " "Output port \"ENET_RST_N\" at ARM.v(292) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK ARM.v(294) " "Output port \"ENET_CLK\" at ARM.v(294) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT ARM.v(299) " "Output port \"AUD_DACDAT\" at ARM.v(299) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168787 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK ARM.v(301) " "Output port \"AUD_XCK\" at ARM.v(301) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168788 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET ARM.v(306) " "Output port \"TD_RESET\" at ARM.v(306) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 306 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280168788 "|ARM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage IF_Stage:if_stage " "Elaborating entity \"IF_Stage\" for hierarchy \"IF_Stage:if_stage\"" {  } { { "../ARM.v" "if_stage" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280168791 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "IF_Stage.v(13) " "Verilog HDL Case Statement warning at IF_Stage.v(13): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1576280168793 "|ARM|IF_Stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IF_Stage.v(13) " "Verilog HDL Case Statement warning at IF_Stage.v(13): incomplete case statement has no default case item" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1576280168793 "|ARM|IF_Stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ins IF_Stage.v(13) " "Verilog HDL Always Construct warning at IF_Stage.v(13): inferring latch(es) for variable \"ins\", which holds its previous value in one or more paths through the always construct" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576280168793 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[0\] IF_Stage.v(13) " "Inferred latch for \"ins\[0\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168793 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[1\] IF_Stage.v(13) " "Inferred latch for \"ins\[1\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168793 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[2\] IF_Stage.v(13) " "Inferred latch for \"ins\[2\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[3\] IF_Stage.v(13) " "Inferred latch for \"ins\[3\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[4\] IF_Stage.v(13) " "Inferred latch for \"ins\[4\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[5\] IF_Stage.v(13) " "Inferred latch for \"ins\[5\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[6\] IF_Stage.v(13) " "Inferred latch for \"ins\[6\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[7\] IF_Stage.v(13) " "Inferred latch for \"ins\[7\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[8\] IF_Stage.v(13) " "Inferred latch for \"ins\[8\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[9\] IF_Stage.v(13) " "Inferred latch for \"ins\[9\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[10\] IF_Stage.v(13) " "Inferred latch for \"ins\[10\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[11\] IF_Stage.v(13) " "Inferred latch for \"ins\[11\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[12\] IF_Stage.v(13) " "Inferred latch for \"ins\[12\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[13\] IF_Stage.v(13) " "Inferred latch for \"ins\[13\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[14\] IF_Stage.v(13) " "Inferred latch for \"ins\[14\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[15\] IF_Stage.v(13) " "Inferred latch for \"ins\[15\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[16\] IF_Stage.v(13) " "Inferred latch for \"ins\[16\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[17\] IF_Stage.v(13) " "Inferred latch for \"ins\[17\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[18\] IF_Stage.v(13) " "Inferred latch for \"ins\[18\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168794 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[19\] IF_Stage.v(13) " "Inferred latch for \"ins\[19\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168795 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[20\] IF_Stage.v(13) " "Inferred latch for \"ins\[20\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168795 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[21\] IF_Stage.v(13) " "Inferred latch for \"ins\[21\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168795 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[22\] IF_Stage.v(13) " "Inferred latch for \"ins\[22\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168795 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[23\] IF_Stage.v(13) " "Inferred latch for \"ins\[23\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168795 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[24\] IF_Stage.v(13) " "Inferred latch for \"ins\[24\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168795 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[25\] IF_Stage.v(13) " "Inferred latch for \"ins\[25\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168795 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[26\] IF_Stage.v(13) " "Inferred latch for \"ins\[26\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168795 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[27\] IF_Stage.v(13) " "Inferred latch for \"ins\[27\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168795 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[28\] IF_Stage.v(13) " "Inferred latch for \"ins\[28\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168795 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[29\] IF_Stage.v(13) " "Inferred latch for \"ins\[29\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168795 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[30\] IF_Stage.v(13) " "Inferred latch for \"ins\[30\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168795 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[31\] IF_Stage.v(13) " "Inferred latch for \"ins\[31\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168795 "|ARM|IF_Stage:if_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 IF_Stage:if_stage\|reg32:pc " "Elaborating entity \"reg32\" for hierarchy \"IF_Stage:if_stage\|reg32:pc\"" {  } { { "../IF_Stage.v" "pc" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280168798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage_Reg IF_Stage_Reg:if_stage_reg " "Elaborating entity \"IF_Stage_Reg\" for hierarchy \"IF_Stage_Reg:if_stage_reg\"" {  } { { "../ARM.v" "if_stage_reg" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280168801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage ID_Stage:id_stage " "Elaborating entity \"ID_Stage\" for hierarchy \"ID_Stage:id_stage\"" {  } { { "../ARM.v" "id_stage" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280168806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ID_Stage:id_stage\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ID_Stage:id_stage\|ControlUnit:CU\"" {  } { { "../ID_Stage.v" "CU" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ID_Stage.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280168811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(31) " "Verilog HDL assignment warning at ControlUnit.v(31): truncated value with size 32 to match size of target (4)" {  } { { "../ControlUnit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ControlUnit.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280168812 "|ARM|ID_Stage:id_stage|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ID_Stage:id_stage\|ConditionCheck:CC " "Elaborating entity \"ConditionCheck\" for hierarchy \"ID_Stage:id_stage\|ConditionCheck:CC\"" {  } { { "../ID_Stage.v" "CC" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ID_Stage.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280168815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ID_Stage:id_stage\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"ID_Stage:id_stage\|RegisterFile:RF\"" {  } { { "../ID_Stage.v" "RF" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ID_Stage.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280168818 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(24) " "Verilog HDL Always Construct warning at RegisterFile.v(24): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../RegisterFile.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/RegisterFile.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576280168824 "|ARM|ID_Stage:id_stage|RegisterFile:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage_Reg ID_Stage_Reg:id_stage_reg " "Elaborating entity \"ID_Stage_Reg\" for hierarchy \"ID_Stage_Reg:id_stage_reg\"" {  } { { "../ARM.v" "id_stage_reg" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280168827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage EXE_Stage:exe_stage " "Elaborating entity \"EXE_Stage\" for hierarchy \"EXE_Stage:exe_stage\"" {  } { { "../ARM.v" "exe_stage" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280168833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE_Stage:exe_stage\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"EXE_Stage:exe_stage\|ALU:alu\"" {  } { { "../EXE_Stage.v" "alu" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/EXE_Stage.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280168837 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(22) " "Verilog HDL Case Statement warning at ALU.v(22): case item expression covers a value already covered by a previous case item" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 22 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1576280168839 "|ARM|EXE_Stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(23) " "Verilog HDL Case Statement warning at ALU.v(23): case item expression covers a value already covered by a previous case item" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 23 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1576280168839 "|ARM|EXE_Stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(24) " "Verilog HDL Case Statement warning at ALU.v(24): case item expression covers a value already covered by a previous case item" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 24 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1576280168839 "|ARM|EXE_Stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(12) " "Verilog HDL Case Statement warning at ALU.v(12): incomplete case statement has no default case item" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1576280168839 "|ARM|EXE_Stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(28) " "Verilog HDL assignment warning at ALU.v(28): truncated value with size 32 to match size of target (1)" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280168839 "|ARM|EXE_Stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(29) " "Verilog HDL assignment warning at ALU.v(29): truncated value with size 32 to match size of target (1)" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280168839 "|ARM|EXE_Stage:exe_stage|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2Generate EXE_Stage:exe_stage\|Val2Generate:v2g " "Elaborating entity \"Val2Generate\" for hierarchy \"EXE_Stage:exe_stage\|Val2Generate:v2g\"" {  } { { "../EXE_Stage.v" "v2g" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/EXE_Stage.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280168842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage_Reg EXE_Stage_Reg:exe_stage_reg " "Elaborating entity \"EXE_Stage_Reg\" for hierarchy \"EXE_Stage_Reg:exe_stage_reg\"" {  } { { "../ARM.v" "exe_stage_reg" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280168848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage MEM_Stage:mem_stage " "Elaborating entity \"MEM_Stage\" for hierarchy \"MEM_Stage:mem_stage\"" {  } { { "../ARM.v" "mem_stage" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280168852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller MEM_Stage:mem_stage\|SRAM_Controller:sram_controller " "Elaborating entity \"SRAM_Controller\" for hierarchy \"MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\"" {  } { { "../MEM_Stage.v" "sram_controller" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/MEM_Stage.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280168856 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 SRAM_Controller.v(40) " "Verilog HDL assignment warning at SRAM_Controller.v(40): truncated value with size 32 to match size of target (18)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280168858 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 SRAM_Controller.v(45) " "Verilog HDL assignment warning at SRAM_Controller.v(45): truncated value with size 32 to match size of target (18)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280168858 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 SRAM_Controller.v(56) " "Verilog HDL assignment warning at SRAM_Controller.v(56): truncated value with size 32 to match size of target (18)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280168858 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT_SRAM_DQ SRAM_Controller.v(37) " "Verilog HDL Always Construct warning at SRAM_Controller.v(37): inferring latch(es) for variable \"OUT_SRAM_DQ\", which holds its previous value in one or more paths through the always construct" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576280168858 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_ADDR SRAM_Controller.v(37) " "Verilog HDL Always Construct warning at SRAM_Controller.v(37): inferring latch(es) for variable \"SRAM_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576280168858 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData SRAM_Controller.v(37) " "Verilog HDL Always Construct warning at SRAM_Controller.v(37): inferring latch(es) for variable \"readData\", which holds its previous value in one or more paths through the always construct" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576280168858 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[0\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[0\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168858 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[1\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[1\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168858 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[2\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[2\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168858 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[3\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[3\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168858 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[4\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[4\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168858 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[5\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[5\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168858 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[6\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[6\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[7\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[7\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[8\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[8\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[9\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[9\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[10\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[10\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[11\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[11\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[12\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[12\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[13\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[13\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[14\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[14\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[15\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[15\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[16\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[16\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[17\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[17\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[18\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[18\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[19\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[19\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[20\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[20\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[21\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[21\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168859 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[22\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[22\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[23\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[23\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[24\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[24\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[25\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[25\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[26\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[26\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[27\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[27\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[28\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[28\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[29\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[29\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[30\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[30\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[31\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[31\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[0\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[0\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[1\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[1\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[2\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[2\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[3\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[3\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[4\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[4\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[5\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[5\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[6\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[6\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168860 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[7\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[7\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168861 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[8\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[8\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168861 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[9\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[9\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168861 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[10\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[10\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168861 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[11\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[11\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168861 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[12\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[12\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168861 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[13\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[13\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168861 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[14\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[14\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168861 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[15\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[15\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168861 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[16\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[16\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168861 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[17\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[17\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168861 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[0\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[0\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168861 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[1\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[1\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168861 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[2\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[2\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168861 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[3\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[3\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168861 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[4\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[4\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168862 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[5\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[5\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168862 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[6\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[6\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168862 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[7\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[7\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168862 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[8\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[8\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168862 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[9\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[9\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168862 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[10\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[10\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168862 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[11\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[11\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168862 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[12\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[12\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168862 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[13\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[13\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168862 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[14\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[14\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168862 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[15\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[15\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168862 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter3bit MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter " "Elaborating entity \"Counter3bit\" for hierarchy \"MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\"" {  } { { "../SRAM_Controller.v" "counter" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280168865 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "Counter.v(4) " "Verilog HDL Conditional Statement error at Counter.v(4): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 4 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1576280168866 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c Counter.v(3) " "Verilog HDL Always Construct warning at Counter.v(3): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576280168866 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout Counter.v(3) " "Verilog HDL Always Construct warning at Counter.v(3): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576280168866 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[0\] Counter.v(3) " "Inferred latch for \"cout\[0\]\" at Counter.v(3)" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168866 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[1\] Counter.v(3) " "Inferred latch for \"cout\[1\]\" at Counter.v(3)" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168867 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[2\] Counter.v(3) " "Inferred latch for \"cout\[2\]\" at Counter.v(3)" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168867 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c Counter.v(3) " "Inferred latch for \"c\" at Counter.v(3)" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280168867 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter " "Can't elaborate user hierarchy \"MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\"" {  } { { "../SRAM_Controller.v" "counter" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 33 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280168867 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/output_files/calabp3.map.smsg " "Generated suppressed messages file C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/output_files/calabp3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1576280168967 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 82 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576280169389 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 14 03:06:09 2019 " "Processing ended: Sat Dec 14 03:06:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576280169389 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576280169389 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576280169389 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576280169389 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 82 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 82 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576280170021 ""}
