#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001bf738cd900 .scope module, "tb_edge_detect" "tb_edge_detect" 2 3518;
 .timescale -9 -12;
P_000001bf739199a0 .param/l "PERIOD" 0 2 3521, +C4<00000000000000000000000000001010>;
v000001bf73913900_0 .var "a", 0 0;
v000001bf739139a0_0 .var "clk", 0 0;
v000001bf73913a40_0 .net "down", 0 0, v000001bf738e3120_0;  1 drivers
v000001bf73913ae0_0 .net "rise", 0 0, v000001bf738cdc20_0;  1 drivers
v000001bf73913b80_0 .var "rst_n", 0 0;
S_000001bf738cda90 .scope module, "u_edge_detect" "edge_detect" 2 3544, 2 3489 0, S_000001bf738cd900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 1 "rise";
    .port_info 4 /OUTPUT 1 "down";
v000001bf738e35c0_0 .net "a", 0 0, v000001bf73913900_0;  1 drivers
v000001bf738cc580_0 .net "clk", 0 0, v000001bf739139a0_0;  1 drivers
v000001bf738e3120_0 .var "down", 0 0;
v000001bf738cb250_0 .var "pedge", 0 0;
v000001bf738cdc20_0 .var "rise", 0 0;
v000001bf738cdcc0_0 .net "rst_n", 0 0, v000001bf73913b80_0;  1 drivers
E_000001bf73919be0/0 .event negedge, v000001bf738cdcc0_0;
E_000001bf73919be0/1 .event posedge, v000001bf738cc580_0;
E_000001bf73919be0 .event/or E_000001bf73919be0/0, E_000001bf73919be0/1;
    .scope S_000001bf738cda90;
T_0 ;
    %wait E_000001bf73919be0;
    %load/vec4 v000001bf738cdcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf738cb250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf738cdc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf738e3120_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bf738e35c0_0;
    %assign/vec4 v000001bf738cb250_0, 0;
    %load/vec4 v000001bf738cb250_0;
    %nor/r;
    %load/vec4 v000001bf738e35c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %pad/s 1;
    %assign/vec4 v000001bf738cdc20_0, 0;
    %load/vec4 v000001bf738cb250_0;
    %load/vec4 v000001bf738e35c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %pad/s 1;
    %assign/vec4 v000001bf738e3120_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bf738cd900;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf739139a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf73913b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf73913900_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001bf738cd900;
T_2 ;
    %vpi_call 2 3534 "$dumpfile", "HDL_bit_wave.vcd" {0 0 0};
    %vpi_call 2 3535 "$dumpvars" {0 0 0};
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v000001bf739139a0_0;
    %inv;
    %store/vec4 v000001bf739139a0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001bf738cd900;
T_3 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf73913b80_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001bf738cd900;
T_4 ;
    %delay 1, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf73913900_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf73913900_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf73913900_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf73913900_0, 0, 1;
    %vpi_call 2 3561 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "verilog_HDLbits.v";
