0.6
2019.2
Nov  6 2019
21:57:16
D:/University/CPU/pipeline_CPU/SingleCycle.gen/sources_1/ip/async_mem_1/sim/async_mem_1.v,1623403320,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/blk_mem/sim/blk_mem.v,,async_mem_1,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sim_1/new/singlecycle_tb.v,1626156187,verilog,,,,singlecycle_tb,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/Inst_mem_0/sim/Inst_mem_0.v,1626070378,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ALU.v,,Inst_mem_0,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/async_mem/sim/async_mem.v,1623649538,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/blk_mem/sim/blk_mem.v,,async_mem,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/blk_mem/sim/blk_mem.v,1623649985,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ALU.v,,blk_mem,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ALU.v,1626144100,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/Control.v,,ALU,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/Control.v,1623552766,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/D_Trigger.v,,Control,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/D_Trigger.v,1622712177,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/DataRoad.v,,D_Trigger,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/DataRoad.v,1626155562,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/Forward_detect.v,,DataRoad,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/Extend.v,1621428557,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/Forward_detect.v,,Extend,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/Forward_detect.v,1623490072,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/Mem.v,,Forward_detect,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/Mem.v,1626155614,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/PC.v,,Mem,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/PC.v,1626155598,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/Registers.v,,PC,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/Registers.v,1626155424,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/SingleCycle.v,,Registers,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/SingleCycle.v,1626140472,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/adder.v,,SingleCycle,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/adder.v,1616761769,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/base_sram_control.v,,adder,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/base_sram_control.v,1625988499,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ext_sram_control.v,,base_sram_control,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ext_sram_control.v,1625987792,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sim_1/new/singlecycle_tb.v,,ext_sram_control,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/mux2to1.v,1619861486,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/mux3to1.v,,mux2to1,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/mux3to1.v,1619861553,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/mux4to1.v,,mux3to1,,,,,,,,
D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/mux4to1.v,1622287820,verilog,,D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sim_1/new/singlecycle_tb.v,,mux4to1,,,,,,,,
