;redcode
;assert 1
	SPL 0, <753
	CMP -209, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	ADD <300, 90
	SLT 210, 64
	SLT 210, 64
	SUB -277, <-126
	ADD #290, <1
	SUB 0, @12
	ADD #290, <1
	JMN <121, 103
	SUB @127, 106
	CMP 0, -0
	DJN -1, @-20
	SUB @127, 106
	JMP @300, 90
	JMN -277, @-126
	JMN <-129, 100
	CMP @121, 103
	DJN -1, @-20
	ADD #290, <1
	MOV @-127, @100
	SUB -277, <-26
	DJN -1, @-20
	CMP #290, <1
	ADD <303, 94
	CMP -279, <-120
	ADD <303, 94
	SPL 0, #1
	SUB @-129, 100
	JMN 0, <753
	CMP 100, 600
	SPL 0, #1
	SUB @127, -106
	SPL 0, <753
	SUB @0, @1
	SPL 0, <753
	SLT 210, 60
	DAT #0, <753
	ADD <300, 90
	SPL 0, <753
	SPL 0, <753
	MOV 10, 60
	CMP -209, <-120
	MOV -307, <-20
	SUB @-129, 100
	CMP -209, <-120
	MOV -307, <-20
	SUB @-129, 100
	SUB -209, <-120
	SUB -277, <-126
