# Working Zone Encoder
Final project for the Logic Networks course, academic year 2019/2020, graded 30/30.

The project consists in designing a synthetatizable VHDL component that can encode addresses using to the _Working Zones_ method.
