#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000215a1625a90 .scope module, "Mux2" "Mux2" 2 11;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel2";
    .port_info 1 /INPUT 32 "A2";
    .port_info 2 /INPUT 32 "B2";
    .port_info 3 /OUTPUT 32 "Mux2_out";
o00000215a1696d28 .functor BUFZ 1, C4<z>; HiZ drive
L_00000215a1712938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000215a168bb50 .functor XNOR 1, o00000215a1696d28, L_00000215a1712938, C4<0>, C4<0>;
o00000215a1696c38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000215a168d140_0 .net "A2", 31 0, o00000215a1696c38;  0 drivers
o00000215a1696c68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000215a168d320_0 .net "B2", 31 0, o00000215a1696c68;  0 drivers
v00000215a168d8c0_0 .net "Mux2_out", 31 0, L_00000215a17112e0;  1 drivers
v00000215a168da00_0 .net/2u *"_ivl_0", 0 0, L_00000215a1712938;  1 drivers
v00000215a168daa0_0 .net *"_ivl_2", 0 0, L_00000215a168bb50;  1 drivers
v00000215a168e540_0 .net "sel2", 0 0, o00000215a1696d28;  0 drivers
L_00000215a17112e0 .functor MUXZ 32, o00000215a1696c68, o00000215a1696c38, L_00000215a168bb50, C4<>;
S_00000215a1625c20 .scope module, "RISCV_TOP" "RISCV_TOP" 3 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v00000215a1711f60_0 .net "ALUOpTop", 1 0, v00000215a168d280_0;  1 drivers
v00000215a1710160_0 .net "ALUSrc_top", 0 0, v00000215a168cb00_0;  1 drivers
v00000215a17116a0_0 .net "EXALUOpTop", 1 0, v00000215a170abd0_0;  1 drivers
v00000215a1710340_0 .net "EXALUSrc_top", 0 0, v00000215a170b350_0;  1 drivers
v00000215a17103e0_0 .net "EXImmExt_top", 31 0, v00000215a170be90_0;  1 drivers
v00000215a1711a60_0 .net "EXMemRead_top", 0 0, v00000215a170a630_0;  1 drivers
v00000215a1711740_0 .net "EXMemWrite_top", 0 0, v00000215a170b530_0;  1 drivers
v00000215a1711ce0_0 .net "EXMemtoReg_top", 0 0, v00000215a170b5d0_0;  1 drivers
v00000215a17117e0_0 .net "EXPC_top", 31 0, v00000215a170a6d0_0;  1 drivers
v00000215a1711e20_0 .net "EXRd1_top", 31 0, v00000215a170b670_0;  1 drivers
v00000215a1710480_0 .net "EXRd2_top", 31 0, v00000215a170b0d0_0;  1 drivers
v00000215a1710840_0 .net "EXRd_top", 4 0, v00000215a170adb0_0;  1 drivers
v00000215a1711880_0 .net "EXRegWrite_top", 0 0, v00000215a170a8b0_0;  1 drivers
v00000215a1710200_0 .net "EXSum_out_top", 31 0, L_00000215a176be40;  1 drivers
v00000215a1710f20_0 .net "EXbranch_top", 0 0, v00000215a170b210_0;  1 drivers
v00000215a1711420_0 .net "EXfunc3_top", 2 0, v00000215a170aa90_0;  1 drivers
v00000215a1711920_0 .net "EXfunc7_top", 0 0, v00000215a170b710_0;  1 drivers
v00000215a17111a0_0 .net "ImmExt_top", 31 0, v00000215a170f7d0_0;  1 drivers
v00000215a1710e80_0 .net "Instruction_ID", 31 0, v00000215a170faf0_0;  1 drivers
v00000215a17108e0_0 .net "MemRead_top", 0 0, v00000215a168cc40_0;  1 drivers
v00000215a1710de0_0 .net "MemWrite_top", 0 0, v00000215a168cd80_0;  1 drivers
v00000215a1711c40_0 .net "Memdata_top", 31 0, L_00000215a176c520;  1 drivers
v00000215a1710c00_0 .net "MemtoReg_top", 0 0, v00000215a168ce20_0;  1 drivers
v00000215a1710fc0_0 .net "NextoPc_top", 31 0, L_00000215a17102a0;  1 drivers
v00000215a17119c0_0 .net "PCID_wire", 31 0, v00000215a170fb90_0;  1 drivers
v00000215a1711060_0 .net "PC_top", 31 0, v00000215a170ff50_0;  1 drivers
o00000215a16988e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000215a17105c0_0 .net "PCin_top", 31 0, o00000215a16988e8;  0 drivers
v00000215a1711b00_0 .net "Rd1_top", 31 0, L_00000215a168bbc0;  1 drivers
v00000215a17114c0_0 .net "Rd2_top", 31 0, L_00000215a168be60;  1 drivers
v00000215a1710520_0 .net "RegWrite_top", 0 0, v00000215a168d640_0;  1 drivers
v00000215a1710660_0 .net "WriteBack_top", 31 0, L_00000215a176c840;  1 drivers
v00000215a1710980_0 .net "address_top", 31 0, v00000215a168ddc0_0;  1 drivers
v00000215a1711560_0 .net "branch_top", 0 0, v00000215a168cba0_0;  1 drivers
o00000215a16978f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000215a17107a0_0 .net "clk", 0 0, o00000215a16978f8;  0 drivers
v00000215a1710a20_0 .net "control_top", 3 0, v00000215a168dc80_0;  1 drivers
v00000215a1711ba0_0 .net "instruction_Top", 31 0, L_00000215a1710d40;  1 drivers
v00000215a1711100_0 .net "mux1_top", 31 0, L_00000215a176c200;  1 drivers
o00000215a1697958 .functor BUFZ 1, C4<z>; HiZ drive
v00000215a1711d80_0 .net "reset", 0 0, o00000215a1697958;  0 drivers
v00000215a1712000_0 .net "sel2_top", 0 0, L_00000215a168ba00;  1 drivers
v00000215a1711240_0 .net "zero_top", 0 0, v00000215a168de60_0;  1 drivers
L_00000215a176acc0 .part v00000215a170faf0_0, 15, 5;
L_00000215a176ad60 .part v00000215a170faf0_0, 20, 5;
L_00000215a176b1c0 .part v00000215a170faf0_0, 7, 5;
L_00000215a176b120 .part v00000215a170faf0_0, 0, 7;
L_00000215a176b620 .part v00000215a170faf0_0, 0, 7;
L_00000215a176c3e0 .part v00000215a170faf0_0, 12, 3;
L_00000215a176c700 .part v00000215a170faf0_0, 30, 1;
L_00000215a176b300 .part v00000215a170faf0_0, 7, 5;
S_00000215a1632bb0 .scope module, "ALU_Control" "ALU_Control" 3 80, 4 1 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 1 "fun7";
    .port_info 2 /INPUT 3 "fun3";
    .port_info 3 /OUTPUT 4 "Control_out";
v00000215a168c920_0 .net "ALUOp", 1 0, v00000215a170abd0_0;  alias, 1 drivers
v00000215a168dc80_0 .var "Control_out", 3 0;
v00000215a168c9c0_0 .net "fun3", 2 0, v00000215a170aa90_0;  alias, 1 drivers
v00000215a168d000_0 .net "fun7", 0 0, v00000215a170b710_0;  alias, 1 drivers
E_00000215a1695870 .event anyedge, v00000215a168c920_0, v00000215a168c9c0_0, v00000215a168d000_0;
S_00000215a1632d40 .scope module, "ALU_mux" "Mux1" 3 95, 2 1 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel1";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /INPUT 32 "B1";
    .port_info 3 /OUTPUT 32 "Mux1_out";
L_00000215a1712b30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000215a168bc30 .functor XNOR 1, v00000215a170b350_0, L_00000215a1712b30, C4<0>, C4<0>;
v00000215a168e180_0 .net "A1", 31 0, v00000215a170b0d0_0;  alias, 1 drivers
v00000215a168d500_0 .net "B1", 31 0, v00000215a170be90_0;  alias, 1 drivers
v00000215a168dd20_0 .net "Mux1_out", 31 0, L_00000215a176c200;  alias, 1 drivers
v00000215a168c7e0_0 .net/2u *"_ivl_0", 0 0, L_00000215a1712b30;  1 drivers
v00000215a168db40_0 .net *"_ivl_2", 0 0, L_00000215a168bc30;  1 drivers
v00000215a168dbe0_0 .net "sel1", 0 0, v00000215a170b350_0;  alias, 1 drivers
L_00000215a176c200 .functor MUXZ 32, v00000215a170be90_0, v00000215a170b0d0_0, L_00000215a168bc30, C4<>;
S_00000215a163ab00 .scope module, "ALU_unit" "ALU_unit" 3 65, 5 1 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Control_in";
    .port_info 3 /OUTPUT 32 "ALU_Result";
    .port_info 4 /OUTPUT 1 "zero";
v00000215a168d820_0 .net "A", 31 0, v00000215a170b670_0;  alias, 1 drivers
v00000215a168ddc0_0 .var "ALU_Result", 31 0;
v00000215a168d5a0_0 .net "B", 31 0, L_00000215a176c200;  alias, 1 drivers
v00000215a168e680_0 .net "Control_in", 3 0, v00000215a168dc80_0;  alias, 1 drivers
v00000215a168de60_0 .var "zero", 0 0;
E_00000215a1694ef0 .event anyedge, v00000215a168dd20_0, v00000215a168d820_0, v00000215a168dc80_0;
S_00000215a163ac90 .scope module, "AND" "AND_logic" 3 100, 6 1 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "and_out";
L_00000215a168ba00 .functor AND 1, v00000215a168cba0_0, v00000215a168de60_0, C4<1>, C4<1>;
v00000215a168ca60_0 .net "and_out", 0 0, L_00000215a168ba00;  alias, 1 drivers
v00000215a168df00_0 .net "branch", 0 0, v00000215a168cba0_0;  alias, 1 drivers
v00000215a168d460_0 .net "zero", 0 0, v00000215a168de60_0;  alias, 1 drivers
S_00000215a163a5d0 .scope module, "Adder" "Adder" 3 104, 6 9 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /OUTPUT 32 "Sum_out";
v00000215a168c880_0 .net "Sum_out", 31 0, L_00000215a176be40;  alias, 1 drivers
v00000215a168e040_0 .net "in_1", 31 0, v00000215a170a6d0_0;  alias, 1 drivers
v00000215a168e220_0 .net "in_2", 31 0, v00000215a170be90_0;  alias, 1 drivers
L_00000215a176be40 .arith/sum 32, v00000215a170a6d0_0, v00000215a170be90_0;
S_00000215a163a760 .scope module, "Control_Unit" "Control_Unit" 3 85, 7 1 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v00000215a168d280_0 .var "ALUOp", 1 0;
v00000215a168cb00_0 .var "ALUSrc", 0 0;
v00000215a168cba0_0 .var "Branch", 0 0;
v00000215a168cc40_0 .var "MemRead", 0 0;
v00000215a168cd80_0 .var "MemWrite", 0 0;
v00000215a168ce20_0 .var "MemtoReg", 0 0;
v00000215a168d640_0 .var "RegWrite", 0 0;
v00000215a168d6e0_0 .net "instruction", 6 0, L_00000215a176b620;  1 drivers
E_00000215a1694f30 .event anyedge, v00000215a168d6e0_0;
S_00000215a1638880 .scope module, "Data_Memory" "Data_Memory" 3 72, 8 1 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 32 "read_address";
    .port_info 5 /INPUT 32 "Write_data";
    .port_info 6 /OUTPUT 32 "MemData_out";
v00000215a168cec0 .array "D_Memory", 0 63, 31 0;
v00000215a168d3c0_0 .net "MemData_out", 31 0, L_00000215a176c520;  alias, 1 drivers
v00000215a168d0a0_0 .net "MemRead", 0 0, v00000215a168cc40_0;  alias, 1 drivers
v00000215a168e0e0_0 .net "MemWrite", 0 0, v00000215a168cd80_0;  alias, 1 drivers
v00000215a168cf60_0 .net "Write_data", 31 0, L_00000215a168be60;  alias, 1 drivers
v00000215a168e2c0_0 .net *"_ivl_0", 31 0, L_00000215a176aae0;  1 drivers
v00000215a168d1e0_0 .net *"_ivl_2", 31 0, L_00000215a176b260;  1 drivers
v00000215a168e360_0 .net *"_ivl_4", 29 0, L_00000215a176aea0;  1 drivers
L_00000215a1712aa0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215a168d780_0 .net *"_ivl_6", 1 0, L_00000215a1712aa0;  1 drivers
L_00000215a1712ae8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215a168e400_0 .net/2u *"_ivl_8", 31 0, L_00000215a1712ae8;  1 drivers
v00000215a168e4a0_0 .net "clk", 0 0, o00000215a16978f8;  alias, 0 drivers
v00000215a170a310_0 .var/i "k", 31 0;
v00000215a170bd50_0 .net "read_address", 31 0, v00000215a168ddc0_0;  alias, 1 drivers
v00000215a170a3b0_0 .net "reset", 0 0, o00000215a1697958;  alias, 0 drivers
E_00000215a1695530 .event posedge, v00000215a170a3b0_0, v00000215a168e4a0_0;
L_00000215a176aae0 .array/port v00000215a168cec0, L_00000215a176b260;
L_00000215a176aea0 .part v00000215a168ddc0_0, 2, 30;
L_00000215a176b260 .concat [ 30 2 0 0], L_00000215a176aea0, L_00000215a1712aa0;
L_00000215a176c520 .functor MUXZ 32, L_00000215a1712ae8, L_00000215a176aae0, v00000215a168cc40_0, C4<>;
S_00000215a1638a10 .scope module, "EXMEM_Reg" "EXMEM_Reg" 3 154, 9 1 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "EXMemtoReg_in";
    .port_info 3 /INPUT 1 "EXRegWrite_in";
    .port_info 4 /INPUT 1 "EXMemRead_in";
    .port_info 5 /INPUT 1 "EXMemWrite_in";
    .port_info 6 /INPUT 1 "EXBranch_in";
    .port_info 7 /INPUT 32 "EXADD_in";
    .port_info 8 /INPUT 32 "EXALURes_in";
    .port_info 9 /INPUT 32 "EXRd2_in";
    .port_info 10 /INPUT 5 "EXRd_in";
    .port_info 11 /INPUT 1 "EXZero_in";
    .port_info 12 /OUTPUT 1 "MEMMemtoReg_out";
    .port_info 13 /OUTPUT 1 "MEMRegWrite_out";
    .port_info 14 /OUTPUT 1 "MEMMemRead_out";
    .port_info 15 /OUTPUT 1 "MEMMemWrite_out";
    .port_info 16 /OUTPUT 1 "MEMBranch_out";
    .port_info 17 /OUTPUT 32 "MEMADD_out";
    .port_info 18 /OUTPUT 32 "MEMALURes_out";
    .port_info 19 /OUTPUT 5 "MEMRd2_out";
    .port_info 20 /OUTPUT 5 "MEMRd_out";
    .port_info 21 /OUTPUT 1 "MEMZero_out";
v00000215a170a4f0_0 .net "EXADD_in", 31 0, L_00000215a176be40;  alias, 1 drivers
v00000215a170bad0_0 .net "EXALURes_in", 31 0, v00000215a168ddc0_0;  alias, 1 drivers
v00000215a170b990_0 .net "EXBranch_in", 0 0, v00000215a170b210_0;  alias, 1 drivers
v00000215a170a1d0_0 .net "EXMemRead_in", 0 0, v00000215a170a630_0;  alias, 1 drivers
v00000215a170bdf0_0 .net "EXMemWrite_in", 0 0, v00000215a170b530_0;  alias, 1 drivers
v00000215a170ac70_0 .net "EXMemtoReg_in", 0 0, v00000215a170b5d0_0;  alias, 1 drivers
v00000215a170a270_0 .net "EXRd2_in", 31 0, v00000215a170b0d0_0;  alias, 1 drivers
v00000215a170b7b0_0 .net "EXRd_in", 4 0, v00000215a170adb0_0;  alias, 1 drivers
v00000215a170a770_0 .net "EXRegWrite_in", 0 0, v00000215a170a8b0_0;  alias, 1 drivers
v00000215a170a9f0_0 .net "EXZero_in", 0 0, v00000215a168de60_0;  alias, 1 drivers
v00000215a170a810_0 .var "MEMADD_out", 31 0;
v00000215a170b490_0 .var "MEMALURes_out", 31 0;
v00000215a170a450_0 .var "MEMBranch_out", 0 0;
v00000215a170b2b0_0 .var "MEMMemRead_out", 0 0;
v00000215a170bb70_0 .var "MEMMemWrite_out", 0 0;
v00000215a170ad10_0 .var "MEMMemtoReg_out", 0 0;
v00000215a170ba30_0 .var "MEMRd2_out", 4 0;
v00000215a170af90_0 .var "MEMRd_out", 4 0;
v00000215a170b3f0_0 .var "MEMRegWrite_out", 0 0;
v00000215a170a590_0 .var "MEMZero_out", 0 0;
v00000215a170b850_0 .net "clk", 0 0, o00000215a16978f8;  alias, 0 drivers
v00000215a170a950_0 .net "rst", 0 0, o00000215a1697958;  alias, 0 drivers
S_00000215a1634a70 .scope module, "IDEXE_Reg" "IDEXE_Reg" 3 126, 10 1 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "IDALUSrc_in";
    .port_info 3 /INPUT 1 "IDMemtoReg_in";
    .port_info 4 /INPUT 1 "IDRegWrite_in";
    .port_info 5 /INPUT 1 "IDMemRead_in";
    .port_info 6 /INPUT 1 "IDMemWrite_in";
    .port_info 7 /INPUT 1 "IDBranch_in";
    .port_info 8 /INPUT 2 "IDALUOp_in";
    .port_info 9 /INPUT 32 "IDPC_in";
    .port_info 10 /INPUT 32 "IDRd1_in";
    .port_info 11 /INPUT 32 "IDRd2_in";
    .port_info 12 /INPUT 32 "IDImmGen_in";
    .port_info 13 /INPUT 3 "IDfunc3_in";
    .port_info 14 /INPUT 1 "IDfunc7_in";
    .port_info 15 /INPUT 5 "IDRd_in";
    .port_info 16 /OUTPUT 1 "EXEALUSrc_out";
    .port_info 17 /OUTPUT 1 "EXEMemtoReg_out";
    .port_info 18 /OUTPUT 1 "EXERegWrite_out";
    .port_info 19 /OUTPUT 1 "EXEMemRead_out";
    .port_info 20 /OUTPUT 1 "EXEMemWrite_out";
    .port_info 21 /OUTPUT 1 "EXEBranch_out";
    .port_info 22 /OUTPUT 2 "EXEALUOp_out";
    .port_info 23 /OUTPUT 32 "EXEPC_out";
    .port_info 24 /OUTPUT 32 "EXERd1_out";
    .port_info 25 /OUTPUT 32 "EXERd2_out";
    .port_info 26 /OUTPUT 32 "EXEImmGen_out";
    .port_info 27 /OUTPUT 3 "EXEfunc3_out";
    .port_info 28 /OUTPUT 1 "EXEfunc7_out";
    .port_info 29 /OUTPUT 5 "EXERd_out";
v00000215a170abd0_0 .var "EXEALUOp_out", 1 0;
v00000215a170b350_0 .var "EXEALUSrc_out", 0 0;
v00000215a170b210_0 .var "EXEBranch_out", 0 0;
v00000215a170be90_0 .var "EXEImmGen_out", 31 0;
v00000215a170a630_0 .var "EXEMemRead_out", 0 0;
v00000215a170b530_0 .var "EXEMemWrite_out", 0 0;
v00000215a170b5d0_0 .var "EXEMemtoReg_out", 0 0;
v00000215a170a6d0_0 .var "EXEPC_out", 31 0;
v00000215a170b670_0 .var "EXERd1_out", 31 0;
v00000215a170b0d0_0 .var "EXERd2_out", 31 0;
v00000215a170adb0_0 .var "EXERd_out", 4 0;
v00000215a170a8b0_0 .var "EXERegWrite_out", 0 0;
v00000215a170aa90_0 .var "EXEfunc3_out", 2 0;
v00000215a170b710_0 .var "EXEfunc7_out", 0 0;
v00000215a170b8f0_0 .net "IDALUOp_in", 1 0, v00000215a168d280_0;  alias, 1 drivers
v00000215a170bc10_0 .net "IDALUSrc_in", 0 0, v00000215a168cb00_0;  alias, 1 drivers
v00000215a170bf30_0 .net "IDBranch_in", 0 0, v00000215a168cba0_0;  alias, 1 drivers
v00000215a170bfd0_0 .net "IDImmGen_in", 31 0, v00000215a170f7d0_0;  alias, 1 drivers
v00000215a170ab30_0 .net "IDMemRead_in", 0 0, v00000215a168cc40_0;  alias, 1 drivers
v00000215a170bcb0_0 .net "IDMemWrite_in", 0 0, v00000215a168cd80_0;  alias, 1 drivers
v00000215a170ae50_0 .net "IDMemtoReg_in", 0 0, v00000215a168ce20_0;  alias, 1 drivers
v00000215a170b170_0 .net "IDPC_in", 31 0, v00000215a170fb90_0;  alias, 1 drivers
v00000215a170aef0_0 .net "IDRd1_in", 31 0, L_00000215a168bbc0;  alias, 1 drivers
v00000215a170a130_0 .net "IDRd2_in", 31 0, L_00000215a168be60;  alias, 1 drivers
v00000215a170b030_0 .net "IDRd_in", 4 0, L_00000215a176b300;  1 drivers
v00000215a170fa50_0 .net "IDRegWrite_in", 0 0, v00000215a168d640_0;  alias, 1 drivers
v00000215a170f4b0_0 .net "IDfunc3_in", 2 0, L_00000215a176c3e0;  1 drivers
v00000215a170ec90_0 .net "IDfunc7_in", 0 0, L_00000215a176c700;  1 drivers
v00000215a170fc30_0 .net "clk", 0 0, o00000215a16978f8;  alias, 0 drivers
v00000215a170eab0_0 .net "rst", 0 0, o00000215a1697958;  alias, 0 drivers
S_00000215a1641cb0 .scope module, "IFID_Reg" "IFID_Reg" 3 118, 11 1 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "IFPCin";
    .port_info 3 /INPUT 32 "IFProgMem_in";
    .port_info 4 /OUTPUT 32 "IDPCout";
    .port_info 5 /OUTPUT 32 "IDProgMem_out";
v00000215a170fb90_0 .var "IDPCout", 31 0;
v00000215a170faf0_0 .var "IDProgMem_out", 31 0;
v00000215a170fe10_0 .net "IFPCin", 31 0, o00000215a16988e8;  alias, 0 drivers
v00000215a170f550_0 .net "IFProgMem_in", 31 0, L_00000215a1710d40;  alias, 1 drivers
v00000215a170ed30_0 .net "clk", 0 0, o00000215a16978f8;  alias, 0 drivers
v00000215a170f730_0 .net "rst", 0 0, o00000215a1697958;  alias, 0 drivers
S_00000215a164a2e0 .scope module, "ImmGen" "ImmGen" 3 61, 12 1 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "ImmExt";
v00000215a170f7d0_0 .var "ImmExt", 31 0;
v00000215a170ebf0_0 .net "Opcode", 6 0, L_00000215a176b120;  1 drivers
v00000215a170f5f0_0 .net "instruction", 31 0, v00000215a170faf0_0;  alias, 1 drivers
E_00000215a16950f0 .event anyedge, v00000215a170ebf0_0, v00000215a170faf0_0;
S_00000215a164a470 .scope module, "Inst_Memory" "Instruction_Memory" 3 45, 13 1 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "read_address";
    .port_info 3 /OUTPUT 32 "instruction_out";
v00000215a170fcd0 .array "I_Mem", 63 0, 31 0;
v00000215a170f190_0 .net *"_ivl_1", 0 0, L_00000215a1710ac0;  1 drivers
v00000215a170edd0_0 .net *"_ivl_2", 31 0, L_00000215a1710b60;  1 drivers
v00000215a170f690_0 .net *"_ivl_5", 29 0, L_00000215a1710ca0;  1 drivers
L_00000215a17129c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215a170f870_0 .net/2u *"_ivl_6", 31 0, L_00000215a17129c8;  1 drivers
v00000215a170fd70_0 .net "clk", 0 0, o00000215a16978f8;  alias, 0 drivers
v00000215a170e5b0_0 .net "instruction_out", 31 0, L_00000215a1710d40;  alias, 1 drivers
v00000215a170f9b0_0 .net "read_address", 31 0, v00000215a170ff50_0;  alias, 1 drivers
v00000215a170f0f0_0 .net "reset", 0 0, o00000215a1697958;  alias, 0 drivers
L_00000215a1710ac0 .reduce/nor o00000215a1697958;
L_00000215a1710b60 .array/port v00000215a170fcd0, L_00000215a1710ca0;
L_00000215a1710ca0 .part v00000215a170ff50_0, 2, 30;
L_00000215a1710d40 .functor MUXZ 32, L_00000215a17129c8, L_00000215a1710b60, L_00000215a1710ac0, C4<>;
S_00000215a1651e40 .scope module, "Memory_mux" "Mux3" 3 113, 2 21 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel3";
    .port_info 1 /INPUT 32 "A3";
    .port_info 2 /INPUT 32 "B3";
    .port_info 3 /OUTPUT 32 "Mux3_out";
L_00000215a1712b78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000215a168c330 .functor XNOR 1, v00000215a168ce20_0, L_00000215a1712b78, C4<0>, C4<0>;
v00000215a170e650_0 .net "A3", 31 0, v00000215a168ddc0_0;  alias, 1 drivers
v00000215a170e150_0 .net "B3", 31 0, L_00000215a176c520;  alias, 1 drivers
v00000215a170fff0_0 .net "Mux3_out", 31 0, L_00000215a176c840;  alias, 1 drivers
v00000215a170ea10_0 .net/2u *"_ivl_0", 0 0, L_00000215a1712b78;  1 drivers
v00000215a170e1f0_0 .net *"_ivl_2", 0 0, L_00000215a168c330;  1 drivers
v00000215a170e6f0_0 .net "sel3", 0 0, v00000215a168ce20_0;  alias, 1 drivers
L_00000215a176c840 .functor MUXZ 32, L_00000215a176c520, v00000215a168ddc0_0, L_00000215a168c330, C4<>;
S_00000215a1651fd0 .scope module, "PC_Adder" "PCplus4" 3 42, 14 1 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "fromPC";
    .port_info 1 /OUTPUT 32 "NextoPC";
v00000215a170f910_0 .net "NextoPC", 31 0, L_00000215a17102a0;  alias, 1 drivers
L_00000215a1712980 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000215a170e790_0 .net/2u *"_ivl_0", 31 0, L_00000215a1712980;  1 drivers
v00000215a170e3d0_0 .net "fromPC", 31 0, v00000215a170ff50_0;  alias, 1 drivers
L_00000215a17102a0 .arith/sum 32, L_00000215a1712980, v00000215a170ff50_0;
S_00000215a161be80 .scope module, "Program_Counter" "Program_Counter" 3 35, 15 1 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
v00000215a170feb0_0 .net "PC_in", 31 0, o00000215a16988e8;  alias, 0 drivers
v00000215a170ff50_0 .var "PC_out", 31 0;
v00000215a170e290_0 .net "clk", 0 0, o00000215a16978f8;  alias, 0 drivers
v00000215a170e330_0 .net "reset", 0 0, o00000215a1697958;  alias, 0 drivers
S_00000215a16cdcd0 .scope module, "Register_File" "Register_File" 3 51, 16 1 0, S_00000215a1625c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "Rs1";
    .port_info 3 /INPUT 5 "Rs2";
    .port_info 4 /INPUT 5 "Rd";
    .port_info 5 /INPUT 32 "Write_data";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_00000215a168bbc0 .functor BUFZ 32, L_00000215a1711380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000215a168be60 .functor BUFZ 32, L_00000215a176c160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000215a170e470_0 .net "Rd", 4 0, L_00000215a176b1c0;  1 drivers
v00000215a170e510_0 .net "RegWrite", 0 0, v00000215a168d640_0;  alias, 1 drivers
v00000215a170e970 .array "Registers", 0 31, 31 0;
v00000215a170e830_0 .net "Rs1", 4 0, L_00000215a176acc0;  1 drivers
v00000215a170e8d0_0 .net "Rs2", 4 0, L_00000215a176ad60;  1 drivers
v00000215a170ee70_0 .net "Write_data", 31 0, L_00000215a176c840;  alias, 1 drivers
v00000215a170ef10_0 .net *"_ivl_0", 31 0, L_00000215a1711380;  1 drivers
v00000215a170efb0_0 .net *"_ivl_10", 6 0, L_00000215a176c020;  1 drivers
L_00000215a1712a58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215a170f050_0 .net *"_ivl_13", 1 0, L_00000215a1712a58;  1 drivers
v00000215a170f230_0 .net *"_ivl_2", 6 0, L_00000215a176bda0;  1 drivers
L_00000215a1712a10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215a170f2d0_0 .net *"_ivl_5", 1 0, L_00000215a1712a10;  1 drivers
v00000215a170f370_0 .net *"_ivl_8", 31 0, L_00000215a176c160;  1 drivers
v00000215a170f410_0 .net "clk", 0 0, o00000215a16978f8;  alias, 0 drivers
v00000215a1710700_0 .net "read_data1", 31 0, L_00000215a168bbc0;  alias, 1 drivers
v00000215a1711600_0 .net "read_data2", 31 0, L_00000215a168be60;  alias, 1 drivers
v00000215a1711ec0_0 .net "reset", 0 0, o00000215a1697958;  alias, 0 drivers
L_00000215a1711380 .array/port v00000215a170e970, L_00000215a176bda0;
L_00000215a176bda0 .concat [ 5 2 0 0], L_00000215a176acc0, L_00000215a1712a10;
L_00000215a176c160 .array/port v00000215a170e970, L_00000215a176c020;
L_00000215a176c020 .concat [ 5 2 0 0], L_00000215a176ad60, L_00000215a1712a58;
    .scope S_00000215a161be80;
T_0 ;
    %wait E_00000215a1695530;
    %load/vec4 v00000215a170e330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000215a170ff50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000215a170feb0_0;
    %assign/vec4 v00000215a170ff50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000215a164a470;
T_1 ;
    %vpi_call 13 17 "$readmemh", "inst.hex", v00000215a170fcd0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000215a16cdcd0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 45, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 45, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 78, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 89, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 33, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 44, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 55, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 66, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 77, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 88, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 99, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 122, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 133, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 144, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 155, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 166, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 177, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 188, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 199, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 200, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %pushi/vec4 255, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a170e970, 4, 0;
    %end;
    .thread T_2;
    .scope S_00000215a16cdcd0;
T_3 ;
    %wait E_00000215a1695530;
    %load/vec4 v00000215a170e510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v00000215a170e470_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000215a170ee70_0;
    %load/vec4 v00000215a170e470_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215a170e970, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000215a164a2e0;
T_4 ;
    %wait E_00000215a16950f0;
    %load/vec4 v00000215a170ebf0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000215a170f7d0_0, 0;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v00000215a170f5f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000215a170f5f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000215a170f7d0_0, 0;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v00000215a170f5f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000215a170f5f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000215a170f7d0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v00000215a170f5f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000215a170f5f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000215a170f7d0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v00000215a170f5f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000215a170f5f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000215a170f5f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000215a170f7d0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v00000215a170f5f0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v00000215a170f5f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000215a170f5f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000215a170f5f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000215a170f5f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000215a170f7d0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000215a163ab00;
T_5 ;
    %wait E_00000215a1694ef0;
    %load/vec4 v00000215a168e680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000215a168ddc0_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %load/vec4 v00000215a168d820_0;
    %load/vec4 v00000215a168d5a0_0;
    %and;
    %store/vec4 v00000215a168ddc0_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v00000215a168d820_0;
    %load/vec4 v00000215a168d5a0_0;
    %or;
    %store/vec4 v00000215a168ddc0_0, 0, 32;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v00000215a168d820_0;
    %load/vec4 v00000215a168d5a0_0;
    %add;
    %assign/vec4 v00000215a168ddc0_0, 0;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v00000215a168d820_0;
    %load/vec4 v00000215a168d5a0_0;
    %xor;
    %store/vec4 v00000215a168ddc0_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v00000215a168d820_0;
    %load/vec4 v00000215a168d5a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %store/vec4 v00000215a168ddc0_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v00000215a168d820_0;
    %load/vec4 v00000215a168d5a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000215a168ddc0_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v00000215a168d820_0;
    %load/vec4 v00000215a168d5a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000215a168ddc0_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v00000215a168d820_0;
    %load/vec4 v00000215a168d5a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000215a168ddc0_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v00000215a168d820_0;
    %load/vec4 v00000215a168d5a0_0;
    %sub;
    %store/vec4 v00000215a168ddc0_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %load/vec4 v00000215a168ddc0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %pad/s 1;
    %store/vec4 v00000215a168de60_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000215a1638880;
T_6 ;
    %pushi/vec4 32, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215a168cec0, 4, 0;
    %end;
    .thread T_6;
    .scope S_00000215a1638880;
T_7 ;
    %wait E_00000215a1695530;
    %load/vec4 v00000215a170a3b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000215a170a310_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000215a170a310_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v00000215a170a310_0;
    %ix/getv/s 3, v00000215a170a310_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215a168cec0, 0, 4;
    %load/vec4 v00000215a170a310_0;
    %addi 1, 0, 32;
    %store/vec4 v00000215a170a310_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000215a168e0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000215a168cf60_0;
    %load/vec4 v00000215a170bd50_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215a168cec0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000215a1632bb0;
T_8 ;
    %wait E_00000215a1695870;
    %load/vec4 v00000215a168c920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000215a168dc80_0, 0, 4;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v00000215a168c9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v00000215a168d000_0;
    %load/vec4 v00000215a168c9c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.21;
T_8.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.21;
T_8.12 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.21;
T_8.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.21;
T_8.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.21;
T_8.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.21;
T_8.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.21;
T_8.17 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.21;
T_8.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.21;
T_8.19 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000215a168dc80_0, 0;
    %jmp T_8.21;
T_8.21 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000215a163a760;
T_9 ;
    %wait E_00000215a1694f30;
    %load/vec4 v00000215a168d6e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000215a168d280_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000215a168cba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cd80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cc40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168ce20_0, 0, 1;
    %store/vec4 v00000215a168cb00_0, 0, 1;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 34, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000215a168d280_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000215a168cba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cd80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cc40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168ce20_0, 0, 1;
    %store/vec4 v00000215a168cb00_0, 0, 1;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 240, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000215a168d280_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000215a168cba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cd80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cc40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168ce20_0, 0, 1;
    %store/vec4 v00000215a168cb00_0, 0, 1;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 136, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000215a168d280_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000215a168cba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cd80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cc40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168ce20_0, 0, 1;
    %store/vec4 v00000215a168cb00_0, 0, 1;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 160, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000215a168d280_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000215a168cba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cd80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cc40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168ce20_0, 0, 1;
    %store/vec4 v00000215a168cb00_0, 0, 1;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 5, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000215a168d280_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000215a168cba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cd80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cc40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168ce20_0, 0, 1;
    %store/vec4 v00000215a168cb00_0, 0, 1;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 160, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000215a168d280_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000215a168cba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cd80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cc40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168ce20_0, 0, 1;
    %store/vec4 v00000215a168cb00_0, 0, 1;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 160, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000215a168d280_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000215a168cba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cd80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168cc40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168d640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215a168ce20_0, 0, 1;
    %store/vec4 v00000215a168cb00_0, 0, 1;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000215a1641cb0;
T_10 ;
    %wait E_00000215a1695530;
    %load/vec4 v00000215a170f730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000215a170fb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000215a170faf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000215a170fe10_0;
    %assign/vec4 v00000215a170fb90_0, 0;
    %load/vec4 v00000215a170f550_0;
    %assign/vec4 v00000215a170faf0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000215a1634a70;
T_11 ;
    %wait E_00000215a1695530;
    %load/vec4 v00000215a170eab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215a170b350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215a170b5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215a170a8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215a170a630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215a170b530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215a170b210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000215a170abd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000215a170a6d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000215a170b670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000215a170b0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000215a170be90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000215a170aa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215a170b710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000215a170adb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000215a170bc10_0;
    %assign/vec4 v00000215a170b350_0, 0;
    %load/vec4 v00000215a170ae50_0;
    %assign/vec4 v00000215a170b5d0_0, 0;
    %load/vec4 v00000215a170fa50_0;
    %assign/vec4 v00000215a170a8b0_0, 0;
    %load/vec4 v00000215a170ab30_0;
    %assign/vec4 v00000215a170a630_0, 0;
    %load/vec4 v00000215a170bcb0_0;
    %assign/vec4 v00000215a170b530_0, 0;
    %load/vec4 v00000215a170bf30_0;
    %assign/vec4 v00000215a170b210_0, 0;
    %load/vec4 v00000215a170b8f0_0;
    %assign/vec4 v00000215a170abd0_0, 0;
    %load/vec4 v00000215a170b170_0;
    %assign/vec4 v00000215a170a6d0_0, 0;
    %load/vec4 v00000215a170aef0_0;
    %assign/vec4 v00000215a170b670_0, 0;
    %load/vec4 v00000215a170a130_0;
    %assign/vec4 v00000215a170b0d0_0, 0;
    %load/vec4 v00000215a170bfd0_0;
    %assign/vec4 v00000215a170be90_0, 0;
    %load/vec4 v00000215a170f4b0_0;
    %assign/vec4 v00000215a170aa90_0, 0;
    %load/vec4 v00000215a170ec90_0;
    %assign/vec4 v00000215a170b710_0, 0;
    %load/vec4 v00000215a170b030_0;
    %assign/vec4 v00000215a170adb0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000215a1638a10;
T_12 ;
    %wait E_00000215a1695530;
    %load/vec4 v00000215a170a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215a170ad10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215a170b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215a170b2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215a170bb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215a170a450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000215a170a810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000215a170b490_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000215a170ba30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000215a170af90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215a170a590_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000215a170ac70_0;
    %assign/vec4 v00000215a170ad10_0, 0;
    %load/vec4 v00000215a170a770_0;
    %assign/vec4 v00000215a170b3f0_0, 0;
    %load/vec4 v00000215a170a1d0_0;
    %assign/vec4 v00000215a170b2b0_0, 0;
    %load/vec4 v00000215a170bdf0_0;
    %assign/vec4 v00000215a170bb70_0, 0;
    %load/vec4 v00000215a170b990_0;
    %assign/vec4 v00000215a170a450_0, 0;
    %load/vec4 v00000215a170a4f0_0;
    %assign/vec4 v00000215a170a810_0, 0;
    %load/vec4 v00000215a170bad0_0;
    %assign/vec4 v00000215a170b490_0, 0;
    %load/vec4 v00000215a170a270_0;
    %pad/u 5;
    %assign/vec4 v00000215a170ba30_0, 0;
    %load/vec4 v00000215a170b7b0_0;
    %assign/vec4 v00000215a170af90_0, 0;
    %load/vec4 v00000215a170a9f0_0;
    %assign/vec4 v00000215a170a590_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "./Mux.v";
    "RISCV_TOP.v";
    "./ALU_Control.v";
    "./ALU.v";
    "./AND_logic.v";
    "./Control_Unit.v";
    "./Data_Memory.v";
    "./EXMEM_Reg.v";
    "./IDEXE_Reg.v";
    "./IFID_Reg.v";
    "./ImmGen.v";
    "./Instruction_Memory.v";
    "./PCplus4.v";
    "./Program_Counter.v";
    "./Register_File.v";
