<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="Biquadv2Start" solutionName="solution1" date="2024-12-24T00:32:01.362+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="Biquadv2Start" solutionName="solution1" date="2024-12-24T00:24:24.333+0100"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'biquadv2start/array' to 'biquadv2start/array_r' to avoid the conflict with HDL keywords or other object names." projectName="Biquadv2Start" solutionName="solution1" date="2024-12-23T23:05:00.973+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
