Release 7.1.03i - xst H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 3.95 s | Elapsed : 0.00 / 3.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 3.95 s | Elapsed : 0.00 / 3.00 s
 
--> Reading design: hdvb0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hdvb0.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hdvb0"
Output Format                      : NGC
Target Device                      : xc4vfx20-12-ff672

---- Source Options
Top Module Name                    : hdvb0
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : Default
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : hdvb0.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
use_dsp48                          : auto
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Auto
use_sync_set                       : Auto
use_sync_reset                     : Auto
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/hdsdgen_x21/pack_reverse_bit_order.vhd" in Library work.
Architecture pack_reverse_bit_order of Entity pack_reverse_bit_order is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/hdsdgen_x21/crc.vhd" in Library work.
Architecture pack_crc of Entity pack_crc is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/hdsdgen_x21/state_counter.vhd" in Library work.
Architecture behavioral of Entity state_counter is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/hdsdgen_x21/color_lut.vhd" in Library work.
Architecture behavioral of Entity color_lut is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/hdsdgen_x21/scramtx20.vhd" in Library work.
Architecture archscram of Entity scram20 is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/hdsdgen_x21/hd_framegenerator.vhd" in Library work.
Architecture behavioral of Entity hd_framegenerator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/hdsdgen_x21/RktIO_backup.vhd" in Library work.
Architecture behavioral of Entity my_gt11 is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/hdsdgen_x21/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/hdsdgen_x21/hd_frame.vhd" in Library work.
Architecture behavioral of Entity hd_frame is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/hdsdgen_x21/scramtx20_top.vhd" in Library work.
Architecture behavior of Entity scram20_top is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/hdsdgen_x21/video_sm.vhd" in Library work.
Architecture behavioral of Entity video_sm is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/hdsdgen_x21/os_controller.vhd" in Library work.
Architecture behavioral of Entity os_controller is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/hdsdgen_x21/hdvb0.vhd" in Library work.
Architecture a of Entity hdvb0 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hdvb0> (Architecture <a>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/hdsdgen_x21/hdvb0.vhd" line 199: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/hdsdgen_x21/hdvb0.vhd" line 201: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/hdsdgen_x21/hdvb0.vhd" line 203: Generating a Black Box for component <BUFG>.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/hdsdgen_x21/hdvb0.vhd" line 206: Unconnected output port 'RXRECCLK1_OUT' of component 'MY_GT11'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/hdsdgen_x21/hdvb0.vhd" line 206: Unconnected output port 'RXDATA_OUT' of component 'MY_GT11'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/hdsdgen_x21/hdvb0.vhd" line 222: Unconnected output port 'RXRECCLK1_OUT' of component 'MY_GT11'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/hdsdgen_x21/hdvb0.vhd" line 222: Unconnected output port 'RXDATA_OUT' of component 'MY_GT11'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/hdsdgen_x21/hdvb0.vhd" line 238: Unconnected output port 'offset' of component 'serial_interface'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/hdsdgen_x21/hdvb0.vhd" line 238: Unconnected output port 'new_delay' of component 'serial_interface'.
Entity <hdvb0> analyzed. Unit <hdvb0> generated.

Analyzing Entity <MY_GT11> (Architecture <behavioral>).
WARNING:Xst:1537 - "F:/PT8612/VHDL/xilinx/hdsdgen_x21/RktIO_backup.vhd" line 57: Generic <IN_DELAY> of type Time is ignored.
WARNING:Xst:1537 - "F:/PT8612/VHDL/xilinx/hdsdgen_x21/RktIO_backup.vhd" line 57: Generic <IN_DELAY> of type Time is ignored.
WARNING:Xst:1537 - "F:/PT8612/VHDL/xilinx/hdsdgen_x21/RktIO_backup.vhd" line 5723: Generic <IN_DELAY> of type Time is ignored.
WARNING:Xst:1961 - The length of the hexa value for the attribute COMMA_10B_MASK on instance GT11_CUSTOM_INST should be 10 bits long. The current value set is 12 bits long.  Value has been truncated
WARNING:Xst:1961 - The length of the hexa value for the attribute RXCTRL1 on instance GT11_CUSTOM_INST should be 10 bits long. The current value set is 12 bits long.  Value has been truncated
WARNING:Xst:1961 - The length of the hexa value for the attribute TXCTRL1 on instance GT11_CUSTOM_INST should be 10 bits long. The current value set is 12 bits long.  Value has been truncated
Entity <MY_GT11> analyzed. Unit <MY_GT11> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <hd_frame> (Architecture <behavioral>).
Entity <hd_frame> analyzed. Unit <hd_frame> generated.

Analyzing Entity <hd_framegenerator> (Architecture <behavioral>).
Entity <hd_framegenerator> analyzed. Unit <hd_framegenerator> generated.

Analyzing Entity <scram20_top> (Architecture <behavior>).
Entity <scram20_top> analyzed. Unit <scram20_top> generated.

Analyzing Entity <scram20> (Architecture <archscram>).
Entity <scram20> analyzed. Unit <scram20> generated.

Analyzing Entity <video_sm> (Architecture <behavioral>).
Entity <video_sm> analyzed. Unit <video_sm> generated.

Analyzing Entity <state_counter> (Architecture <behavioral>).
Entity <state_counter> analyzed. Unit <state_counter> generated.

Analyzing Entity <color_lut> (Architecture <behavioral>).
Entity <color_lut> analyzed. Unit <color_lut> generated.

Analyzing Entity <os_controller> (Architecture <behavioral>).
Entity <os_controller> analyzed. Unit <os_controller> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <color_lut>.
    Related source file is "F:/PT8612/VHDL/xilinx/hdsdgen_x21/color_lut.vhd".
    Found 10-bit 8-to-1 multiplexer for signal <rp219_option2_y>.
    Found 10-bit 4-to-1 multiplexer for signal <v1h3_y>.
    Found 10-bit 4-to-1 multiplexer for signal <v1h5_y>.
    Found 10-bit 4-to-1 multiplexer for signal <v1h7_y>.
    Found 10-bit up counter for signal <yramp>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 Multiplexer(s).
Unit <color_lut> synthesized.


Synthesizing Unit <state_counter>.
    Related source file is "F:/PT8612/VHDL/xilinx/hdsdgen_x21/state_counter.vhd".
    Found 11-bit register for signal <count>.
    Found 11-bit 4-to-1 multiplexer for signal <$n0002>.
    Found 11-bit subtractor for signal <$n0004> created at line 52.
    Found 1-bit register for signal <load>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <state_counter> synthesized.


Synthesizing Unit <scram20>.
    Related source file is "F:/PT8612/VHDL/xilinx/hdsdgen_x21/scramtx20.vhd".
    Found 1-bit xor2 for signal <$n0001> created at line 222.
    Found 1-bit xor2 for signal <$n0002> created at line 224.
    Found 1-bit xor2 for signal <$n0003> created at line 226.
    Found 1-bit xor2 for signal <$n0004> created at line 228.
    Found 1-bit xor2 for signal <$n0005> created at line 160.
    Found 1-bit xor6 for signal <$n0006> created at line 134.
    Found 1-bit xor5 for signal <$n0007> created at line 137.
    Found 1-bit xor5 for signal <$n0008> created at line 139.
    Found 1-bit xor5 for signal <$n0009> created at line 141.
    Found 1-bit xor5 for signal <$n0010> created at line 143.
    Found 1-bit xor4 for signal <$n0011> created at line 145.
    Found 1-bit xor3 for signal <$n0012> created at line 147.
    Found 1-bit xor3 for signal <$n0013> created at line 148.
    Found 1-bit xor4 for signal <$n0014> created at line 149.
    Found 1-bit xor2 for signal <$n0015> created at line 230.
    Found 1-bit xor2 for signal <$n0016> created at line 232.
    Found 1-bit xor2 for signal <$n0017> created at line 234.
    Found 1-bit xor2 for signal <$n0018> created at line 236.
    Found 1-bit xor2 for signal <$n0019> created at line 238.
    Found 1-bit xor2 for signal <$n0020> created at line 239.
    Found 1-bit xor2 for signal <$n0021> created at line 240.
    Found 1-bit xor2 for signal <$n0022> created at line 241.
    Found 1-bit xor4 for signal <$n0023> created at line 150.
    Found 1-bit xor2 for signal <$n0024> created at line 242.
    Found 1-bit xor3 for signal <$n0025> created at line 151.
    Found 1-bit xor2 for signal <$n0026> created at line 243.
    Found 1-bit xor3 for signal <$n0027> created at line 152.
    Found 1-bit xor3 for signal <$n0028> created at line 153.
    Found 1-bit xor2 for signal <$n0029> created at line 154.
    Found 1-bit xor3 for signal <$n0030> created at line 155.
    Found 1-bit xor2 for signal <$n0031> created at line 156.
    Found 1-bit xor2 for signal <$n0032> created at line 157.
    Found 1-bit xor2 for signal <$n0033> created at line 158.
    Found 1-bit xor2 for signal <$n0035> created at line 159.
    Found 1-bit xor2 for signal <$n0036> created at line 244.
    Found 1-bit xor2 for signal <$n0037> created at line 207.
    Found 1-bit xor2 for signal <$n0038> created at line 210.
    Found 1-bit xor2 for signal <$n0039> created at line 213.
    Found 1-bit xor2 for signal <$n0040> created at line 216.
    Found 1-bit xor16 for signal <$n0041> created at line 219.
    Found 1-bit xor2 for signal <$n0042> created at line 160.
    Found 1-bit xor2 for signal <$n0043> created at line 134.
    Found 1-bit xor2 for signal <$n0045> created at line 134.
    Found 1-bit xor2 for signal <$n0046> created at line 137.
    Found 1-bit xor2 for signal <$n0047> created at line 137.
    Found 1-bit xor2 for signal <$n0048> created at line 137.
    Found 1-bit xor2 for signal <$n0049> created at line 139.
    Found 1-bit xor2 for signal <$n0050> created at line 139.
    Found 1-bit xor2 for signal <$n0051> created at line 141.
    Found 1-bit xor2 for signal <$n0052> created at line 143.
    Found 1-bit xor2 for signal <$n0053> created at line 143.
    Found 1-bit xor2 for signal <$n0056> created at line 147.
    Found 1-bit xor2 for signal <$n0057> created at line 148.
    Found 1-bit xor2 for signal <$n0059> created at line 149.
    Found 1-bit xor2 for signal <$n0060> created at line 149.
    Found 1-bit xor2 for signal <$n0062> created at line 150.
    Found 20-bit register for signal <A>.
    Found 1-bit register for signal <bypassl>.
    Found 20-bit register for signal <dout>.
    Found 20-bit register for signal <N>.
    Found 20-bit register for signal <N2>.
    Found 20-bit register for signal <S>.
    Summary:
	inferred 101 D-type flip-flop(s).
	inferred  15 Xor(s).
Unit <scram20> synthesized.


Synthesizing Unit <hd_framegenerator>.
    Related source file is "F:/PT8612/VHDL/xilinx/hdsdgen_x21/hd_framegenerator.vhd".
WARNING:Xst:1778 - Inout <line> is assigned but never used.
WARNING:Xst:1778 - Inout <sample> is assigned but never used.
WARNING:Xst:646 - Signal <luma_crc0<17:9>> is assigned but never used.
WARNING:Xst:646 - Signal <chroma_crc0<17:9>> is assigned but never used.
    Found 3-bit register for signal <fvh_out>.
    Found 1-bit register for signal <line_clk>.
    Found 10-bit register for signal <luma>.
    Found 10-bit register for signal <chroma>.
    Found 1-bit register for signal <sav>.
    Found 1-bit xor2 for signal <$n0031> created at line 73.
    Found 1-bit xor2 for signal <$n0032> created at line 74.
    Found 1-bit xor2 for signal <$n0033> created at line 75.
    Found 1-bit xor2 for signal <$n0034> created at line 76.
    Found 1-bit xor2 for signal <$n0035> created at line 77.
    Found 1-bit xor3 for signal <$n0036> created at line 78.
    Found 1-bit xor3 for signal <$n0037> created at line 79.
    Found 1-bit xor3 for signal <$n0038> created at line 80.
    Found 1-bit xor3 for signal <$n0039> created at line 81.
    Found 1-bit xor3 for signal <$n0040> created at line 82.
    Found 1-bit xor3 for signal <$n0041> created at line 83.
    Found 1-bit xor3 for signal <$n0042> created at line 84.
    Found 1-bit xor3 for signal <$n0043> created at line 85.
    Found 1-bit xor3 for signal <$n0044> created at line 86.
    Found 1-bit xor2 for signal <$n0045> created at line 87.
    Found 1-bit xor2 for signal <$n0047> created at line 73.
    Found 1-bit xor2 for signal <$n0048> created at line 74.
    Found 1-bit xor2 for signal <$n0049> created at line 75.
    Found 1-bit xor2 for signal <$n0050> created at line 76.
    Found 1-bit xor2 for signal <$n0051> created at line 77.
    Found 1-bit xor3 for signal <$n0052> created at line 78.
    Found 1-bit xor3 for signal <$n0053> created at line 79.
    Found 1-bit xor3 for signal <$n0054> created at line 80.
    Found 1-bit xor3 for signal <$n0055> created at line 81.
    Found 1-bit xor3 for signal <$n0056> created at line 82.
    Found 1-bit xor3 for signal <$n0057> created at line 83.
    Found 1-bit xor3 for signal <$n0058> created at line 84.
    Found 1-bit xor3 for signal <$n0059> created at line 85.
    Found 1-bit xor3 for signal <$n0060> created at line 86.
    Found 1-bit xor2 for signal <$n0061> created at line 87.
    Found 12-bit adder for signal <$n0081> created at line 180.
    Found 12-bit adder for signal <$n0082> created at line 178.
    Found 12-bit subtractor for signal <$n0083> created at line 111.
    Found 12-bit adder for signal <$n0084> created at line 119.
    Found 12-bit adder for signal <$n0085> created at line 119.
    Found 12-bit subtractor for signal <$n0086> created at line 119.
    Found 12-bit subtractor for signal <$n0087> created at line 119.
    Found 12-bit subtractor for signal <$n0088> created at line 74.
    Found 12-bit adder for signal <$n0089> created at line 123.
    Found 12-bit adder for signal <$n0090> created at line 128.
    Found 12-bit adder for signal <$n0091> created at line 132.
    Found 11-bit adder for signal <$n0092> created at line 96.
    Found 12-bit comparator equal for signal <$n0094> created at line 111.
    Found 12-bit comparator equal for signal <$n0095> created at line 76.
    Found 11-bit comparator not equal for signal <$n0096> created at line 95.
    Found 10-bit comparator equal for signal <$n0097> created at line 195.
    Found 12-bit comparator greater for signal <$n0098> created at line 232.
    Found 12-bit comparator not equal for signal <$n0100> created at line 180.
    Found 12-bit comparator greater for signal <$n0101> created at line 178.
    Found 13-bit comparator lessequal for signal <$n0102> created at line 178.
    Found 12-bit comparator not equal for signal <$n0103> created at line 119.
    Found 12-bit comparator not equal for signal <$n0104> created at line 119.
    Found 12-bit comparator not equal for signal <$n0105> created at line 119.
    Found 12-bit comparator not equal for signal <$n0106> created at line 119.
    Found 12-bit comparator not equal for signal <$n0107> created at line 111.
    Found 12-bit comparator equal for signal <$n0108> created at line 74.
    Found 12-bit comparator equal for signal <$n0109> created at line 119.
    Found 12-bit comparator equal for signal <$n0110> created at line 119.
    Found 12-bit comparator equal for signal <$n0111> created at line 119.
    Found 12-bit comparator equal for signal <$n0112> created at line 119.
    Found 12-bit comparator equal for signal <$n0113> created at line 123.
    Found 12-bit comparator equal for signal <$n0114> created at line 128.
    Found 12-bit comparator equal for signal <$n0115> created at line 132.
    Found 12-bit comparator equal for signal <$n0116> created at line 136.
    Found 12-bit comparator equal for signal <$n0117> created at line 140.
    Found 12-bit comparator greater for signal <$n0118> created at line 144.
    Found 11-bit comparator less for signal <$n0119> created at line 148.
    Found 11-bit comparator greatequal for signal <$n0120> created at line 148.
    Found 11-bit comparator less for signal <$n0121> created at line 148.
    Found 11-bit comparator greatequal for signal <$n0122> created at line 148.
    Found 11-bit comparator equal for signal <$n0124> created at line 216.
    Found 11-bit comparator equal for signal <$n0125> created at line 214.
    Found 11-bit comparator equal for signal <$n0126> created at line 212.
    Found 11-bit comparator equal for signal <$n0127> created at line 211.
    Found 12-bit comparator not equal for signal <$n0128> created at line 123.
    Found 12-bit comparator not equal for signal <$n0129> created at line 123.
    Found 12-bit comparator lessequal for signal <$n0130> created at line 178.
    Found 13-bit comparator greater for signal <$n0131> created at line 178.
    Found 1-bit xor2 for signal <$n0148> created at line 82.
    Found 1-bit xor2 for signal <$n0149> created at line 82.
    Found 1-bit xor2 for signal <$n0150> created at line 82.
    Found 1-bit xor2 for signal <$n0151> created at line 83.
    Found 1-bit xor2 for signal <$n0152> created at line 84.
    Found 1-bit xor2 for signal <$n0153> created at line 85.
    Found 1-bit xor2 for signal <$n0155> created at line 77.
    Found 1-bit xor2 for signal <$n0157> created at line 78.
    Found 1-bit xor2 for signal <$n0159> created at line 79.
    Found 1-bit xor2 for signal <$n0160> created at line 80.
    Found 1-bit xor2 for signal <$n0161> created at line 86.
    Found 1-bit xor2 for signal <$n0162> created at line 86.
    Found 18-bit register for signal <chroma_crc>.
    Found 10-bit register for signal <chroma_out>.
    Found 1-bit register for signal <f>.
    Found 1-bit register for signal <h>.
    Found 11-bit register for signal <linecount>.
    Found 18-bit register for signal <luma_crc>.
    Found 10-bit register for signal <luma_out>.
    Found 4-bit 8-to-1 multiplexer for signal <parity>.
    Found 12-bit up counter for signal <samplecount>.
    Found 1-bit register for signal <v>.
    Summary:
	inferred   1 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred  36 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred  18 Xor(s).
Unit <hd_framegenerator> synthesized.


Synthesizing Unit <os_controller>.
    Related source file is "F:/PT8612/VHDL/xilinx/hdsdgen_x21/os_controller.vhd".
INFO:Xst:1799 - State s2 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s3 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s4 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s5 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s6 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s7 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s8 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s9 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s10 is never reached in FSM <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 2                                              |
    | Inputs             | 0                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_148 (rising_edge)                          |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <os_controller> synthesized.


Synthesizing Unit <video_sm>.
    Related source file is "F:/PT8612/VHDL/xilinx/hdsdgen_x21/video_sm.vhd".
WARNING:Xst:647 - Input <sd_hd> is never used.
WARNING:Xst:646 - Signal <field> is assigned but never used.
WARNING:Xst:653 - Signal <timeout> is used but never assigned. Tied to value 00000000000.
    Found finite state machine <FSM_1> for signal <h_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 27                                             |
    | Inputs             | 4                                              |
    | Outputs            | 16                                             |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | video_en (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | h0                                             |
    | Power Up State     | h0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <v_state>.
    Found 4-bit 8-to-1 multiplexer for signal <$n0037> created at line 191.
    Found 11-bit up counter for signal <active_line>.
    Found 11-bit register for signal <load_val>.
    Found 1-bit 4-to-1 multiplexer for signal <smpte274>.
    Found 4-bit register for signal <v_state>.
    Found 1-bit register for signal <yramp_en>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <video_sm> synthesized.


Synthesizing Unit <scram20_top>.
    Related source file is "F:/PT8612/VHDL/xilinx/hdsdgen_x21/scramtx20_top.vhd".
WARNING:Xst:647 - Input <tx_oe> is never used.
    Found 1-bit register for signal <bypass_int>.
    Found 1-bit register for signal <reset_sync>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <scram20_top> synthesized.


Synthesizing Unit <hd_frame>.
    Related source file is "F:/PT8612/VHDL/xilinx/hdsdgen_x21/hd_frame.vhd".
WARNING:Xst:1778 - Inout <scan_format> is assigned but never used.
WARNING:Xst:1780 - Signal <vert> is never used or assigned.
WARNING:Xst:1780 - Signal <activeline> is never used or assigned.
WARNING:Xst:1780 - Signal <horz> is never used or assigned.
WARNING:Xst:1780 - Signal <statecnt> is never used or assigned.
WARNING:Xst:1780 - Signal <loadval> is never used or assigned.
    Found 16x67-bit ROM for signal <$n0003>.
    Found 11-bit 4-to-1 multiplexer for signal <lpf>.
    Summary:
	inferred   1 ROM(s).
	inferred  11 Multiplexer(s).
Unit <hd_frame> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is "F:/PT8612/VHDL/xilinx/hdsdgen_x21/serial_interface.vhd".
    Found 8-bit register for signal <pattern>.
    Found 24-bit register for signal <offset>.
    Found 1-bit register for signal <sd_hd>.
    Found 1-bit register for signal <new_delay>.
    Found 1-bit register for signal <sd_format>.
    Found 1-bit register for signal <hd_clk>.
    Found 1-bit register for signal <scan_format>.
    Found 1-bit register for signal <tp>.
    Found 8-bit register for signal <tp_option>.
    Found 6-bit up counter for signal <bitptr>.
    Found 4-bit register for signal <hd_format_tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred  50 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <MY_GT11>.
    Related source file is "F:/PT8612/VHDL/xilinx/hdsdgen_x21/RktIO_backup.vhd".
WARNING:Xst:1780 - Signal <RXRUNDISP_OUT_FLOAT> is never used or assigned.
WARNING:Xst:1780 - Signal <RXNOTINTABLE_OUT_FLOAT> is never used or assigned.
WARNING:Xst:1780 - Signal <RXDATA_OUT_FLOAT<64>> is never used or assigned.
WARNING:Xst:646 - Signal <RXDATA_OUT_FLOAT<63:8>> is assigned but never used.
WARNING:Xst:1780 - Signal <RXDATA_OUT_FLOAT<7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <TXKERR_OUT_FLOAT> is never used or assigned.
WARNING:Xst:1780 - Signal <RXDISPERR_OUT_FLOAT> is never used or assigned.
WARNING:Xst:1780 - Signal <TXRUNDISP_OUT_FLOAT> is never used or assigned.
WARNING:Xst:1780 - Signal <RXCHARISK_OUT_FLOAT> is never used or assigned.
WARNING:Xst:1780 - Signal <RXCHARISCOMMA_OUT_FLOAT> is never used or assigned.
Unit <MY_GT11> synthesized.


Synthesizing Unit <hdvb0>.
    Related source file is "F:/PT8612/VHDL/xilinx/hdsdgen_x21/hdvb0.vhd".
WARNING:Xst:1306 - Output <Debug9<9:5>> is never assigned.
WARNING:Xst:647 - Input <f7417> is never used.
WARNING:Xst:647 - Input <f7425> is never used.
WARNING:Xst:646 - Signal <pattern<7:3>> is assigned but never used.
WARNING:Xst:646 - Signal <sif_scan_format> is assigned but never used.
WARNING:Xst:646 - Signal <tx_clk2_out_113b> is assigned but never used.
WARNING:Xst:646 - Signal <sif_pattern<7:3>> is assigned but never used.
WARNING:Xst:646 - Signal <sif_option<7:3>> is assigned but never used.
WARNING:Xst:646 - Signal <sif_hd_clk> is assigned but never used.
WARNING:Xst:646 - Signal <tx_clk1_out_113b> is assigned but never used.
WARNING:Xst:646 - Signal <option<7:3>> is assigned but never used.
WARNING:Xst:646 - Signal <sif_tp> is assigned but never used.
WARNING:Xst:1780 - Signal <scan_format> is never used or assigned.
WARNING:Xst:646 - Signal <tp> is assigned but never used.
WARNING:Xst:1780 - Signal <sif_sck> is never used or assigned.
WARNING:Xst:646 - Signal <loadval> is assigned but never used.
WARNING:Xst:1780 - Signal <txclka_RIO> is never used or assigned.
WARNING:Xst:646 - Signal <sif_pal_nntsca> is assigned but never used.
    Found 1-bit register for signal <sif_rst>.
    Found 20-bit register for signal <tx292data_ina>.
    Found 20-bit register for signal <txda>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <hdvb0> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <FSM_1> on signal <h_state[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 h0    | 0000
 h1    | 0001
 h2    | 0010
 h3    | 0011
 h4    | 0100
 h5    | 0101
 h6    | 0110
 h7    | 0111
 h8    | 1001
 h9    | 1010
 h10   | 1000
 h11   | 1011
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:1]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0
 s1    | 1
 s2    | unreached
 s3    | unreached
 s4    | unreached
 s5    | unreached
 s6    | unreached
 s7    | unreached
 s8    | unreached
 s9    | unreached
 s10   | unreached
-------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 2
# ROMs                             : 1
 16x67-bit ROM                     : 1
# Adders/Subtractors               : 13
 11-bit adder                      : 1
 11-bit subtractor                 : 1
 12-bit adder                      : 7
 12-bit subtractor                 : 4
# Counters                         : 4
 10-bit up counter                 : 1
 11-bit up counter                 : 1
 12-bit up counter                 : 1
 6-bit up counter                  : 1
# Registers                        : 141
 1-bit register                    : 126
 10-bit register                   : 4
 11-bit register                   : 3
 18-bit register                   : 2
 20-bit register                   : 4
 3-bit register                    : 1
 4-bit register                    : 1
# Comparators                      : 36
 10-bit comparator equal           : 1
 11-bit comparator equal           : 4
 11-bit comparator greatequal      : 2
 11-bit comparator less            : 2
 11-bit comparator not equal       : 1
 12-bit comparator equal           : 12
 12-bit comparator greater         : 3
 12-bit comparator lessequal       : 1
 12-bit comparator not equal       : 8
 13-bit comparator greater         : 1
 13-bit comparator lessequal       : 1
# Multiplexers                     : 9
 1-bit 4-to-1 multiplexer          : 1
 10-bit 4-to-1 multiplexer         : 3
 10-bit 8-to-1 multiplexer         : 1
 11-bit 4-to-1 multiplexer         : 2
 4-bit 8-to-1 multiplexer          : 2
# Xors                             : 98
 1-bit xor16                       : 1
 1-bit xor2                        : 65
 1-bit xor3                        : 24
 1-bit xor4                        : 3
 1-bit xor5                        : 4
 1-bit xor6                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <bypass_int> (without init value) has a constant value of 0 in block <scram20_top>.
WARNING:Xst:1710 - FF/Latch  <load_val_10> (without init value) has a constant value of 0 in block <video_sm>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <load_val_9> (without init value) has a constant value of 0 in block <video_sm>.
WARNING:Xst:1291 - FF/Latch <fvh_out_2> is unconnected in block <hdframe>.
WARNING:Xst:1291 - FF/Latch <tp_option_4> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_12> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_11> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <tp_option_7> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_10> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <new_delay> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_13> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_14> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_15> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_20> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_0> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_16> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_21> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_1> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_17> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_22> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_2> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <sd_format> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_18> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_23> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_3> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_19> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_4> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_5> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_6> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_7> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_8> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <offset_9> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <tp_option_6> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <tp_option_5> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <tp_option_3> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <scan_format> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <tp> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <mod0>.
WARNING:Xst:1291 - FF/Latch <hd_clk> is unconnected in block <mod0>.
WARNING:Xst:1989 - Unit <scram20>: instances <Mxor__n0047>, <Mxor__n0005> of unit <LPM_XOR2_1> are equivalent, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0094>, <Mcompar__n0107> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_5> are dual, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0100>, <Mcompar__n0117> of unit <LPM_COMPARE_5> and unit <LPM_COMPARE_1> are dual, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0101>, <Mcompar__n0130> of unit <LPM_COMPARE_4> and unit <LPM_COMPARE_10> are dual, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0102>, <Mcompar__n0131> of unit <LPM_COMPARE_6> and unit <LPM_COMPARE_11> are dual, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0103>, <Mcompar__n0109> of unit <LPM_COMPARE_5> and unit <LPM_COMPARE_1> are dual, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0104>, <Mcompar__n0110> of unit <LPM_COMPARE_5> and unit <LPM_COMPARE_1> are dual, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0105>, <Mcompar__n0111> of unit <LPM_COMPARE_5> and unit <LPM_COMPARE_1> are dual, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0106>, <Mcompar__n0112> of unit <LPM_COMPARE_5> and unit <LPM_COMPARE_1> are dual, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0108>, <Mcompar__n0129> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_5> are dual, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0113>, <Mcompar__n0128> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_5> are dual, second instance is removed
WARNING:Xst:1710 - FF/Latch  <bypassl> (without init value) has a constant value of 0 in block <scram20>.

Optimizing unit <hdvb0> ...

Optimizing unit <scram20> ...

Optimizing unit <os_controller> ...

Optimizing unit <video_sm> ...

Optimizing unit <hd_frame> ...

Optimizing unit <color_lut> ...

Optimizing unit <hd_framegenerator> ...

Optimizing unit <state_counter> ...

Optimizing unit <serial_interface> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/Xilinx71.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <mod5_hdframe_fvh_out_2> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_tp_option_4> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_12> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_11> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_tp_option_7> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_10> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_new_delay> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_13> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_14> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_15> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_20> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_0> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_16> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_21> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_1> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_17> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_22> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_2> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_sd_format> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_18> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_23> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_3> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_19> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_4> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_5> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_6> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_7> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_8> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_offset_9> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_tp_option_6> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_tp_option_5> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_tp_option_3> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_pattern_7> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_scan_format> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_pattern_6> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_tp> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_pattern_5> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_pattern_4> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_pattern_3> is unconnected in block <hdvb0>.
WARNING:Xst:1291 - FF/Latch <mod0_hd_clk> is unconnected in block <hdvb0>.
Building and optimizing final netlist ...
Register <txda_1> equivalent to <txda_0> has been removed
Register <txda_3> equivalent to <txda_2> has been removed
Register <txda_5> equivalent to <txda_4> has been removed
Register <txda_7> equivalent to <txda_6> has been removed
Register <txda_9> equivalent to <txda_8> has been removed
Register <txda_11> equivalent to <txda_10> has been removed
Register <txda_13> equivalent to <txda_12> has been removed
Register <txda_15> equivalent to <txda_14> has been removed
Register <txda_17> equivalent to <txda_16> has been removed
Register <txda_19> equivalent to <txda_18> has been removed
Found area constraint ratio of 100 (+ 5) on block hdvb0, actual ratio is 11.
FlipFlop mod5_hdframe_samplecount_0 has been replicated 2 time(s)
FlipFlop mod7_h_state_FFd1 has been replicated 5 time(s)
FlipFlop mod7_h_state_FFd2 has been replicated 5 time(s)
FlipFlop mod7_h_state_FFd3 has been replicated 5 time(s)
FlipFlop mod7_h_state_FFd4 has been replicated 4 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hdvb0.ngr
Top Level Output File Name         : hdvb0
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 26

Macro Statistics :
# ROMs                             : 1
#      16x67-bit ROM               : 1
# Registers                        : 161
#      1-bit register              : 149
#      10-bit register             : 4
#      11-bit register             : 1
#      18-bit register             : 2
#      20-bit register             : 4
#      3-bit register              : 1
# Multiplexers                     : 9
#      1-bit 4-to-1 multiplexer    : 1
#      10-bit 4-to-1 multiplexer   : 3
#      10-bit 8-to-1 multiplexer   : 1
#      11-bit 4-to-1 multiplexer   : 2
#      4-bit 8-to-1 multiplexer    : 2
# Adders/Subtractors               : 17
#      10-bit adder                : 4
#      11-bit adder                : 1
#      11-bit subtractor           : 1
#      12-bit adder                : 7
#      12-bit subtractor           : 4
# Comparators                      : 36
#      10-bit comparator equal     : 1
#      11-bit comparator equal     : 4
#      11-bit comparator greatequal: 2
#      11-bit comparator less      : 2
#      11-bit comparator not equal : 1
#      12-bit comparator equal     : 12
#      12-bit comparator greater   : 3
#      12-bit comparator lessequal : 1
#      12-bit comparator not equal : 8
#      13-bit comparator greater   : 1
#      13-bit comparator lessequal : 1
# Xors                             : 33
#      1-bit xor16                 : 1
#      1-bit xor3                  : 24
#      1-bit xor4                  : 3
#      1-bit xor5                  : 4
#      1-bit xor6                  : 1

Cell Usage :
# BELS                             : 1941
#      GND                         : 1
#      INV                         : 45
#      LUT1                        : 52
#      LUT1_L                      : 5
#      LUT2                        : 158
#      LUT2_D                      : 9
#      LUT2_L                      : 27
#      LUT3                        : 173
#      LUT3_D                      : 17
#      LUT3_L                      : 43
#      LUT4                        : 742
#      LUT4_D                      : 56
#      LUT4_L                      : 249
#      MUXCY                       : 231
#      MUXF5                       : 40
#      MUXF6                       : 4
#      VCC                         : 1
#      XORCY                       : 88
# FlipFlops/Latches                : 328
#      FD                          : 10
#      FD_1                        : 2
#      FDC                         : 16
#      FDC_1                       : 15
#      FDCE                        : 197
#      FDCE_1                      : 9
#      FDCPE                       : 25
#      FDE                         : 47
#      FDE_1                       : 1
#      FDP                         : 2
#      FDP_1                       : 2
#      FDPE                        : 2
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      IBUFG                       : 2
#      OBUF                        : 9
# GigabitIOs                       : 2
#      GT11                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-12 

 Number of Slices:                     860  out of   8544    10%  
 Number of Slice Flip Flops:           328  out of  17088     1%  
 Number of 4 input LUTs:              1531  out of  17088     8%  
 Number of bonded IOBs:                 26  out of    360     7%  
 Number of GCLKs:                        4  out of     32    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485                              | IBUFG+BUFG             | 273   |
XST_GND:G                          | NONE                   | 2     |
mgt113a_GT11_CUSTOM_INST:TXOUTCLK1 | BUFG                   | 12    |
mod5_hdframe_line_clk:Q            | NONE                   | 17    |
mod5_hdframe_fvh_out_0:Q           | NONE                   | 11    |
SCK                                | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -12

   Minimum period: 5.780ns (Maximum Frequency: 173.001MHz)
   Minimum input arrival time before clock: 3.728ns
   Maximum output required time after clock: 5.849ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'f1485'
  Clock period: 5.318ns (frequency: 188.025MHz)
  Total number of paths / destination ports: 14118 / 542
-------------------------------------------------------------------------
Delay:               5.318ns (Levels of Logic = 13)
  Source:            mod5_hdframe_samplecount_3 (FF)
  Destination:       mod5_hdframe_luma_out_6 (FF)
  Source Clock:      f1485 rising
  Destination Clock: f1485 rising

  Data Path: mod5_hdframe_samplecount_3 to mod5_hdframe_luma_out_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q           17   0.265   0.751  mod5_hdframe_samplecount_3 (mod5_hdframe_samplecount_3)
     LUT4_L:I0->LO         1   0.143   0.000  mod5_hdframe_norlut25 (mod5_hdframe_N218)
     MUXCY:S->O            1   0.270   0.000  mod5_hdframe_norcy_rn_24 (mod5_hdframe_nor_cyo24)
     MUXCY:CI->O           1   0.033   0.000  mod5_hdframe_XNor_stagecy_rn_51 (mod5_hdframe_XNor_stage_cyo50)
     MUXCY:CI->O           1   0.033   0.000  mod5_hdframe_XNor_stagecy_rn_52 (mod5_hdframe_XNor_stage_cyo51)
     MUXCY:CI->O           1   0.033   0.000  mod5_hdframe_XNor_stagecy_rn_53 (mod5_hdframe_XNor_stage_cyo52)
     MUXCY:CI->O           1   0.033   0.000  mod5_hdframe_XNor_stagecy_rn_54 (mod5_hdframe_XNor_stage_cyo53)
     MUXCY:CI->O           4   0.272   0.536  mod5_hdframe_norcy_rn_25 (mod5_hdframe_nor_cyo25)
     LUT4:I1->O            1   0.143   0.403  mod5_hdframe__n0070<6>213 (CHOICE15137)
     LUT4:I3->O            1   0.143   0.525  mod5_hdframe__n0070<6>332 (CHOICE15161)
     LUT4:I1->O            1   0.143   0.403  mod5_hdframe__n0070<6>468 (CHOICE15191)
     LUT4_L:I3->LO         1   0.143   0.000  mod5_hdframe__n0070<6>5231_G (N8579)
     MUXF5:I1->O           1   0.210   0.403  mod5_hdframe__n0070<6>5231 (CHOICE15198)
     LUT4_L:I3->LO         1   0.143   0.000  mod5_hdframe__n0070<6>565 (mod5_hdframe__n0070<6>)
     FDCE:D                    0.288          mod5_hdframe_luma_out_6
    ----------------------------------------
    Total                      5.318ns (2.295ns logic, 3.023ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mgt113a_GT11_CUSTOM_INST:TXOUTCLK1'
  Clock period: 1.165ns (frequency: 858.369MHz)
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            txda_18 (FF)
  Destination:       mgt113a_GT11_CUSTOM_INST (HSIO)
  Source Clock:      mgt113a_GT11_CUSTOM_INST:TXOUTCLK1 rising
  Destination Clock: mgt113a_GT11_CUSTOM_INST:TXOUTCLK1 rising

  Data Path: txda_18 to mgt113a_GT11_CUSTOM_INST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               0   0.265   0.000  txda_18 (txda_18)
     GT11:TXCHARDISPVAL1        0.900          mgt113b_GT11_CUSTOM_INST
    ----------------------------------------
    Total                      1.165ns (1.165ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mod5_hdframe_line_clk:Q'
  Clock period: 5.780ns (frequency: 173.001MHz)
  Total number of paths / destination ports: 288 / 17
-------------------------------------------------------------------------
Delay:               2.890ns (Levels of Logic = 9)
  Source:            mod5_hdframe_linecount_0 (FF)
  Destination:       mod5_hdframe_v (FF)
  Source Clock:      mod5_hdframe_line_clk:Q rising
  Destination Clock: mod5_hdframe_line_clk:Q falling

  Data Path: mod5_hdframe_linecount_0 to mod5_hdframe_v
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             15   0.265   0.600  mod5_hdframe_linecount_0 (mod5_hdframe_linecount_0)
     LUT4_L:I3->LO         1   0.143   0.000  mod5_hdframe_Eq_stagelut7 (mod5_hdframe_N120)
     MUXCY:S->O            1   0.270   0.000  mod5_hdframe_Eq_stagecy_rn_6 (mod5_hdframe_Eq_stage_cyo5)
     MUXCY:CI->O           1   0.033   0.000  mod5_hdframe_Eq_stagecy_rn_7 (mod5_hdframe_Eq_stage_cyo6)
     MUXCY:CI->O           1   0.033   0.000  mod5_hdframe_Eq_stagecy_rn_8 (mod5_hdframe_Eq_stage_cyo7)
     MUXCY:CI->O           1   0.033   0.000  mod5_hdframe_Eq_stagecy_rn_9 (mod5_hdframe_Eq_stage_cyo8)
     MUXCY:CI->O           1   0.033   0.000  mod5_hdframe_Eq_stagecy_rn_10 (mod5_hdframe_Eq_stage_cyo9)
     MUXCY:CI->O           1   0.272   0.525  mod5_hdframe_Eq_stagecy_rn_11 (mod5_hdframe__n0124)
     LUT2_L:I1->LO         1   0.143   0.109  mod5_hdframe_v1_SW0 (N8120)
     LUT4_L:I3->LO         1   0.143   0.000  mod5_hdframe_v1 (N8101)
     FDP_1:D                   0.288          mod5_hdframe_v
    ----------------------------------------
    Total                      2.890ns (1.656ns logic, 1.234ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mod5_hdframe_fvh_out_0:Q'
  Clock period: 2.766ns (frequency: 361.594MHz)
  Total number of paths / destination ports: 66 / 11
-------------------------------------------------------------------------
Delay:               2.766ns (Levels of Logic = 10)
  Source:            mod7_active_line_2 (FF)
  Destination:       mod7_active_line_10 (FF)
  Source Clock:      mod5_hdframe_fvh_out_0:Q falling
  Destination Clock: mod5_hdframe_fvh_out_0:Q falling

  Data Path: mod7_active_line_2 to mod7_active_line_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q          127   0.226   1.343  mod7_active_line_2 (mod7_active_line_2)
     LUT1:I0->O            1   0.143   0.000  mod7_active_line_2_rt (mod7_active_line_2_rt)
     MUXCY:S->O            1   0.270   0.000  mod7_video_sm_active_line__n0000<2>cy (mod7_video_sm_active_line__n0000<2>_cyo)
     MUXCY:CI->O           1   0.033   0.000  mod7_video_sm_active_line__n0000<3>cy (mod7_video_sm_active_line__n0000<3>_cyo)
     MUXCY:CI->O           1   0.033   0.000  mod7_video_sm_active_line__n0000<4>cy (mod7_video_sm_active_line__n0000<4>_cyo)
     MUXCY:CI->O           1   0.033   0.000  mod7_video_sm_active_line__n0000<5>cy (mod7_video_sm_active_line__n0000<5>_cyo)
     MUXCY:CI->O           1   0.033   0.000  mod7_video_sm_active_line__n0000<6>cy (mod7_video_sm_active_line__n0000<6>_cyo)
     MUXCY:CI->O           1   0.033   0.000  mod7_video_sm_active_line__n0000<7>cy (mod7_video_sm_active_line__n0000<7>_cyo)
     MUXCY:CI->O           1   0.033   0.000  mod7_video_sm_active_line__n0000<8>cy (mod7_video_sm_active_line__n0000<8>_cyo)
     MUXCY:CI->O           0   0.033   0.000  mod7_video_sm_active_line__n0000<9>cy (mod7_video_sm_active_line__n0000<9>_cyo)
     XORCY:CI->O           1   0.265   0.000  mod7_video_sm_active_line__n0000<10>_xor (mod7_active_line__n0000<10>)
     FDC_1:D                   0.288          mod7_active_line_10
    ----------------------------------------
    Total                      2.766ns (1.423ns logic, 1.343ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCK'
  Clock period: 5.077ns (frequency: 196.978MHz)
  Total number of paths / destination ports: 89 / 17
-------------------------------------------------------------------------
Delay:               2.538ns (Levels of Logic = 2)
  Source:            mod0_bitptr_5 (FF)
  Destination:       mod0_tp_option_0 (FF)
  Source Clock:      SCK rising
  Destination Clock: SCK falling

  Data Path: mod0_bitptr_5 to mod0_tp_option_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.265   0.483  mod0_bitptr_5 (mod0_bitptr_5)
     LUT3:I2->O            1   0.143   0.564  mod0_Ker51 (mod0_N5)
     LUT4:I0->O            1   0.143   0.394  mod0__n0046 (mod0__n0046)
     FDE_1:CE                  0.546          mod0_tp_option_0
    ----------------------------------------
    Total                      2.538ns (1.097ns logic, 1.441ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'f1485'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.774ns (Levels of Logic = 1)
  Source:            CS (PAD)
  Destination:       sif_rst (FF)
  Destination Clock: f1485 rising

  Data Path: CS to sif_rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.954   0.532  CS_IBUF (CS_IBUF)
     FDE:D                     0.288          sif_rst
    ----------------------------------------
    Total                      1.774ns (1.242ns logic, 0.532ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCK'
  Total number of paths / destination ports: 25 / 20
-------------------------------------------------------------------------
Offset:              3.728ns (Levels of Logic = 5)
  Source:            CS (PAD)
  Destination:       mod0_tp_option_1 (FF)
  Destination Clock: SCK falling

  Data Path: CS to mod0_tp_option_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.954   0.663  CS_IBUF (CS_IBUF)
     LUT2:I1->O            1   0.143   0.564  mod0_Ker51_SW0 (N8124)
     LUT4:I0->O            2   0.143   0.417  mod0_Ker11 (mod0_N11)
     LUT4_L:I3->LO         1   0.143   0.270  mod0__n00471 (mod0__n0047)
     LUT3_L:I0->LO         1   0.143   0.000  mod0_tp_option_11 (N8127)
     FD_1:D                    0.288          mod0_tp_option_1
    ----------------------------------------
    Total                      3.728ns (1.814ns logic, 1.914ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'f1485'
  Total number of paths / destination ports: 9 / 5
-------------------------------------------------------------------------
Offset:              5.616ns (Levels of Logic = 2)
  Source:            mod8_current_state_FFd1 (FF)
  Destination:       TP1 (PAD)
  Source Clock:      f1485 rising

  Data Path: mod8_current_state_FFd1 to TP1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q            250   0.265   1.738  mod8_current_state_FFd1 (mod8_current_state_FFd1)
     LUT3:I0->O            3   0.143   0.406  mod8__n00271 (Debug9_4_OBUF)
     OBUF:I->O                 3.064          TP1_OBUF (TP1)
    ----------------------------------------
    Total                      5.616ns (3.472ns logic, 2.144ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mod5_hdframe_line_clk:Q'
  Total number of paths / destination ports: 11 / 1
-------------------------------------------------------------------------
Offset:              5.849ns (Levels of Logic = 4)
  Source:            mod5_hdframe_linecount_8 (FF)
  Destination:       TP4 (PAD)
  Source Clock:      mod5_hdframe_line_clk:Q rising

  Data Path: mod5_hdframe_linecount_8 to TP4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.265   0.722  mod5_hdframe_linecount_8 (mod5_hdframe_linecount_8)
     LUT4:I1->O            1   0.143   0.449  mod5_hdframe_Ker8912 (CHOICE14718)
     LUT4_D:I2->O          1   0.143   0.525  mod5_hdframe_Ker8934 (mod5_hdframe_N891)
     LUT3:I1->O            1   0.143   0.394  mod5_hdframe__n00931 (TP4_OBUF)
     OBUF:I->O                 3.064          TP4_OBUF (TP4)
    ----------------------------------------
    Total                      5.849ns (3.758ns logic, 2.091ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
CPU : 135.69 / 139.83 s | Elapsed : 136.00 / 139.00 s
 
--> 

Total memory usage is 198608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  152 (   0 filtered)
Number of infos    :   10 (   0 filtered)

