{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 15:02:04 2017 " "Info: Processing started: Thu Feb 09 15:02:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uniciclo -c Uniciclo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Uniciclo -c Uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_calc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file address_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_calc-Behavioral " "Info: Found design unit 1: address_calc-Behavioral" {  } { { "address_calc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/address_calc.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 address_calc " "Info: Found entity 1: address_calc" {  } { { "address_calc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/address_calc.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxshamt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file muxshamt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxShamt-Behavioral " "Info: Found design unit 1: muxShamt-Behavioral" {  } { { "muxShamt.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/muxShamt.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 muxShamt " "Info: Found entity 1: muxShamt" {  } { { "muxShamt.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/muxShamt.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatshamt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file concatshamt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatShamt-Behavioral " "Info: Found design unit 1: concatShamt-Behavioral" {  } { { "concatShamt.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/concatShamt.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 concatShamt " "Info: Found entity 1: concatShamt" {  } { { "concatShamt.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/concatShamt.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_saida_instruction.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modulo_saida_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODULO_SAIDA_INSTRUCTION-Behavioral " "Info: Found design unit 1: MODULO_SAIDA_INSTRUCTION-Behavioral" {  } { { "MODULO_SAIDA_INSTRUCTION.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MODULO_SAIDA_INSTRUCTION.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MODULO_SAIDA_INSTRUCTION " "Info: Found entity 1: MODULO_SAIDA_INSTRUCTION" {  } { { "MODULO_SAIDA_INSTRUCTION.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MODULO_SAIDA_INSTRUCTION.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_saida_secundario.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modulo_saida_secundario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODULO_SAIDA_SECUNDARIO-Behavioral " "Info: Found design unit 1: MODULO_SAIDA_SECUNDARIO-Behavioral" {  } { { "MODULO_SAIDA_SECUNDARIO.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MODULO_SAIDA_SECUNDARIO.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MODULO_SAIDA_SECUNDARIO " "Info: Found entity 1: MODULO_SAIDA_SECUNDARIO" {  } { { "MODULO_SAIDA_SECUNDARIO.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MODULO_SAIDA_SECUNDARIO.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_saida.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modulo_saida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODULO_SAIDA-Behavioral " "Info: Found design unit 1: MODULO_SAIDA-Behavioral" {  } { { "MODULO_SAIDA.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MODULO_SAIDA.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MODULO_SAIDA " "Info: Found entity 1: MODULO_SAIDA" {  } { { "MODULO_SAIDA.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MODULO_SAIDA.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uniciclo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uniciclo_tb-Uniciclo_arch " "Info: Found design unit 1: Uniciclo_tb-Uniciclo_arch" {  } { { "Uniciclo_tb.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo_tb.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo_tb " "Info: Found entity 1: Uniciclo_tb" {  } { { "Uniciclo_tb.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo_tb.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orbne.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file orbne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORBne-Behavioral " "Info: Found design unit 1: ORBne-Behavioral" {  } { { "ORBne.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ORBne.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ORBne " "Info: Found entity 1: ORBne" {  } { { "ORBne.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ORBne.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andbne.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file andbne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDBne-Behavioral " "Info: Found design unit 1: ANDBne-Behavioral" {  } { { "ANDBne.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ANDBne.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ANDBne " "Info: Found entity 1: ANDBne" {  } { { "ANDBne.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ANDBne.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addicomplete.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addicomplete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addiComplete-comportamental " "Info: Found design unit 1: addiComplete-comportamental" {  } { { "addiComplete.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/addiComplete.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addiComplete " "Info: Found entity 1: addiComplete" {  } { { "addiComplete.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/addiComplete.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-Behavioral " "Info: Found design unit 1: controle-Behavioral" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Info: Found entity 1: controle" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andport.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file andport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andPort-Behavioral " "Info: Found design unit 1: andPort-Behavioral" {  } { { "andPort.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/andPort.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 andPort " "Info: Found entity 1: andPort" {  } { { "andPort.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/andPort.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-Behavioral " "Info: Found design unit 1: pc-Behavioral" {  } { { "pc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/pc.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/pc.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orjump.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file orjump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orJump-comportamental " "Info: Found design unit 1: orJump-comportamental" {  } { { "orJump.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/orJump.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 orJump " "Info: Found entity 1: orJump" {  } { { "orJump.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/orJump.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl2_jump.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shiftl2_jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftL2_Jump-comportamental " "Info: Found design unit 1: shiftL2_Jump-comportamental" {  } { { "shiftL2_Jump.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/shiftL2_Jump.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shiftL2_Jump " "Info: Found entity 1: shiftL2_Jump" {  } { { "shiftL2_Jump.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/shiftL2_Jump.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumbranch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sumbranch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumBranch-Behavioral " "Info: Found design unit 1: sumBranch-Behavioral" {  } { { "sumBranch.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/sumBranch.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sumBranch " "Info: Found entity 1: sumBranch" {  } { { "sumBranch.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/sumBranch.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumpc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sumpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumPC-Behavioral " "Info: Found design unit 1: sumPC-Behavioral" {  } { { "sumPC.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/sumPC.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sumPC " "Info: Found entity 1: sumPC" {  } { { "sumPC.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/sumPC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxjump.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file muxjump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxJump-Behavioral " "Info: Found design unit 1: muxJump-Behavioral" {  } { { "muxJump.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/muxJump.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 muxJump " "Info: Found entity 1: muxJump" {  } { { "muxJump.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/muxJump.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbranch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file muxbranch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxBranch-Behavioral " "Info: Found design unit 1: muxBranch-Behavioral" {  } { { "muxBranch.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/muxBranch.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 muxBranch " "Info: Found entity 1: muxBranch" {  } { { "muxBranch.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/muxBranch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file signextd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtd-Behavioral " "Info: Found design unit 1: signExtd-Behavioral" {  } { { "signExtd.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/signExtd.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signExtd " "Info: Found entity 1: signExtd" {  } { { "signExtd.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/signExtd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl2_sign.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shiftl2_sign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftL2_Sign-comportamental " "Info: Found design unit 1: shiftL2_Sign-comportamental" {  } { { "shiftL2_Sign.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/shiftL2_Sign.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shiftL2_Sign " "Info: Found entity 1: shiftL2_Sign" {  } { { "shiftL2_Sign.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/shiftL2_Sign.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_memreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_MemReg-Behavioral " "Info: Found design unit 1: mux_MemReg-Behavioral" {  } { { "mux_MemReg.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_MemReg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_MemReg " "Info: Found entity 1: mux_MemReg" {  } { { "mux_MemReg.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_MemReg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_alusrc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ALUSrc-Behavioral " "Info: Found design unit 1: mux_ALUSrc-Behavioral" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_ALUSrc " "Info: Found entity 1: mux_ALUSrc" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regdst.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_regdst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_regdst-Behavioral " "Info: Found design unit 1: mux_regdst-Behavioral" {  } { { "mux_regdst.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_regdst.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_regdst " "Info: Found entity 1: mux_regdst" {  } { { "mux_regdst.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_regdst.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MI-SYN " "Info: Found design unit 1: MI-SYN" {  } { { "MI.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MI.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MI " "Info: Found entity 1: MI" {  } { { "MI.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MI.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MD-SYN " "Info: Found design unit 1: MD-SYN" {  } { { "MD.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MD.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MD " "Info: Found entity 1: MD" {  } { { "MD.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MD.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-behavioral " "Info: Found design unit 1: ula-behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ula.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Info: Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ula.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file mips_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_pkg " "Info: Found design unit 1: mips_pkg" {  } { { "mips_pkg.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mips_pkg.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file breg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breg-rtl " "Info: Found design unit 1: breg-rtl" {  } { { "breg.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/breg.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 breg " "Info: Found entity 1: breg" {  } { { "breg.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/breg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uniciclo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uniciclo-rtl " "Info: Found design unit 1: Uniciclo-rtl" {  } { { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo " "Info: Found entity 1: Uniciclo" {  } { { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uniciclo " "Info: Elaborating entity \"Uniciclo\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula " "Info: Elaborating entity \"ula\" for hierarchy \"ula:ula\"" {  } { { "Uniciclo.vhd" "ula" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_B_sum ula.vhd(44) " "Warning (10492): VHDL Process Statement warning at ula.vhd(44): signal \"A_B_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ula.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_B_sub ula.vhd(45) " "Warning (10492): VHDL Process Statement warning at ula.vhd(45): signal \"A_B_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ula.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breg breg:breg " "Info: Elaborating entity \"breg\" for hierarchy \"breg:breg\"" {  } { { "Uniciclo.vhd" "breg" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD MD:MD " "Info: Elaborating entity \"MD\" for hierarchy \"MD:MD\"" {  } { { "Uniciclo.vhd" "MD" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MD:MD\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"MD:MD\|altsyncram:altsyncram_component\"" {  } { { "MD.vhd" "altsyncram_component" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MD.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MD:MD\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"MD:MD\|altsyncram:altsyncram_component\"" {  } { { "MD.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MD.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MD:MD\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"MD:MD\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Info: Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MD.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MD.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lnc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lnc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lnc1 " "Info: Found entity 1: altsyncram_lnc1" {  } { { "db/altsyncram_lnc1.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_lnc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lnc1 MD:MD\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated " "Info: Elaborating entity \"altsyncram_lnc1\" for hierarchy \"MD:MD\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MI MI:MI " "Info: Elaborating entity \"MI\" for hierarchy \"MI:MI\"" {  } { { "Uniciclo.vhd" "MI" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MI:MI\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"MI:MI\|altsyncram:altsyncram_component\"" {  } { { "MI.vhd" "altsyncram_component" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MI.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MI:MI\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"MI:MI\|altsyncram:altsyncram_component\"" {  } { { "MI.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MI.vhd" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MI:MI\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"MI:MI\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file text.mif " "Info: Parameter \"init_file\" = \"text.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MI.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MI.vhd" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tl71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tl71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tl71 " "Info: Found entity 1: altsyncram_tl71" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tl71 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated " "Info: Elaborating entity \"altsyncram_tl71\" for hierarchy \"MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regdst mux_regdst:mux_regdst " "Info: Elaborating entity \"mux_regdst\" for hierarchy \"mux_regdst:mux_regdst\"" {  } { { "Uniciclo.vhd" "mux_regdst" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ALUSrc mux_ALUSrc:mux_ALUSrc " "Info: Elaborating entity \"mux_ALUSrc\" for hierarchy \"mux_ALUSrc:mux_ALUSrc\"" {  } { { "Uniciclo.vhd" "mux_ALUSrc" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WriteR mux_ALUSrc.vhd(20) " "Warning (10631): VHDL Process Statement warning at mux_ALUSrc.vhd(20): inferring latch(es) for signal or variable \"WriteR\", which holds its previous value in one or more paths through the process" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[0\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[0\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[1\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[1\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[2\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[2\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[3\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[3\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[4\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[4\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[5\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[5\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[6\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[6\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[7\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[7\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[8\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[8\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[9\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[9\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[10\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[10\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[11\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[11\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[12\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[12\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[13\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[13\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[14\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[14\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[15\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[15\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[16\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[16\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[17\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[17\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[18\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[18\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[19\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[19\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[20\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[20\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[21\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[21\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[22\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[22\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[23\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[23\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[24\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[24\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[25\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[25\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[26\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[26\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[27\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[27\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[28\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[28\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[29\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[29\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[30\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[30\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[31\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[31\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_MemReg mux_MemReg:mux_MemReg " "Info: Elaborating entity \"mux_MemReg\" for hierarchy \"mux_MemReg:mux_MemReg\"" {  } { { "Uniciclo.vhd" "mux_MemReg" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftL2_Sign shiftL2_Sign:shiftL2_Sign " "Info: Elaborating entity \"shiftL2_Sign\" for hierarchy \"shiftL2_Sign:shiftL2_Sign\"" {  } { { "Uniciclo.vhd" "shiftL2_Sign" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtd signExtd:signExtd " "Info: Elaborating entity \"signExtd\" for hierarchy \"signExtd:signExtd\"" {  } { { "Uniciclo.vhd" "signExtd" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxBranch muxBranch:muxBranch " "Info: Elaborating entity \"muxBranch\" for hierarchy \"muxBranch:muxBranch\"" {  } { { "Uniciclo.vhd" "muxBranch" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxJump muxJump:muxJump " "Info: Elaborating entity \"muxJump\" for hierarchy \"muxJump:muxJump\"" {  } { { "Uniciclo.vhd" "muxJump" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumPC sumPC:sumPC " "Info: Elaborating entity \"sumPC\" for hierarchy \"sumPC:sumPC\"" {  } { { "Uniciclo.vhd" "sumPC" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumBranch sumBranch:sumBranch " "Info: Elaborating entity \"sumBranch\" for hierarchy \"sumBranch:sumBranch\"" {  } { { "Uniciclo.vhd" "sumBranch" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftL2_Jump shiftL2_Jump:shiftL2_Jump " "Info: Elaborating entity \"shiftL2_Jump\" for hierarchy \"shiftL2_Jump:shiftL2_Jump\"" {  } { { "Uniciclo.vhd" "shiftL2_Jump" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orJump orJump:orJump " "Info: Elaborating entity \"orJump\" for hierarchy \"orJump:orJump\"" {  } { { "Uniciclo.vhd" "orJump" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Info: Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "Uniciclo.vhd" "pc" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andPort andPort:andPort " "Info: Elaborating entity \"andPort\" for hierarchy \"andPort:andPort\"" {  } { { "Uniciclo.vhd" "andPort" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:controle " "Info: Elaborating entity \"controle\" for hierarchy \"controle:controle\"" {  } { { "Uniciclo.vhd" "controle" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ulasrc1 controle.vhd(32) " "Warning (10036): Verilog HDL or VHDL warning at controle.vhd(32): object \"ulasrc1\" assigned a value but never read" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "controles controle.vhd(38) " "Warning (10631): VHDL Process Statement warning at controle.vhd(38): inferring latch(es) for signal or variable \"controles\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ULAsrc controle.vhd(95) " "Warning (10631): VHDL Process Statement warning at controle.vhd(95): inferring latch(es) for signal or variable \"ULAsrc\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAsrc\[0\] controle.vhd(95) " "Info (10041): Inferred latch for \"ULAsrc\[0\]\" at controle.vhd(95)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAsrc\[1\] controle.vhd(95) " "Info (10041): Inferred latch for \"ULAsrc\[1\]\" at controle.vhd(95)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[0\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[0\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[1\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[1\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[2\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[2\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[3\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[3\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[4\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[4\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[5\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[5\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[6\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[6\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[7\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[7\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[8\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[8\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[9\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[9\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[10\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[10\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[11\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[11\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addiComplete addiComplete:addiComplete " "Info: Elaborating entity \"addiComplete\" for hierarchy \"addiComplete:addiComplete\"" {  } { { "Uniciclo.vhd" "addiComplete" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDBne ANDBne:ANDBne " "Info: Elaborating entity \"ANDBne\" for hierarchy \"ANDBne:ANDBne\"" {  } { { "Uniciclo.vhd" "ANDBne" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 219 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORBne ORBne:ORBne " "Info: Elaborating entity \"ORBne\" for hierarchy \"ORBne:ORBne\"" {  } { { "Uniciclo.vhd" "ORBne" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODULO_SAIDA MODULO_SAIDA:MODULO_SAIDA " "Info: Elaborating entity \"MODULO_SAIDA\" for hierarchy \"MODULO_SAIDA:MODULO_SAIDA\"" {  } { { "Uniciclo.vhd" "MODULO_SAIDA" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 231 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODULO_SAIDA_SECUNDARIO MODULO_SAIDA_SECUNDARIO:MODULO_SAIDA_SECUNDARIO " "Info: Elaborating entity \"MODULO_SAIDA_SECUNDARIO\" for hierarchy \"MODULO_SAIDA_SECUNDARIO:MODULO_SAIDA_SECUNDARIO\"" {  } { { "Uniciclo.vhd" "MODULO_SAIDA_SECUNDARIO" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 249 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODULO_SAIDA_INSTRUCTION MODULO_SAIDA_INSTRUCTION:MODULO_SAIDA_INSTRUCTION " "Info: Elaborating entity \"MODULO_SAIDA_INSTRUCTION\" for hierarchy \"MODULO_SAIDA_INSTRUCTION:MODULO_SAIDA_INSTRUCTION\"" {  } { { "Uniciclo.vhd" "MODULO_SAIDA_INSTRUCTION" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatShamt concatShamt:concatShamt " "Info: Elaborating entity \"concatShamt\" for hierarchy \"concatShamt:concatShamt\"" {  } { { "Uniciclo.vhd" "concatShamt" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 284 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxShamt muxShamt:MuxShamt " "Info: Elaborating entity \"muxShamt\" for hierarchy \"muxShamt:MuxShamt\"" {  } { { "Uniciclo.vhd" "MuxShamt" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 289 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_calc address_calc:address_calc " "Info: Elaborating entity \"address_calc\" for hierarchy \"address_calc:address_calc\"" {  } { { "Uniciclo.vhd" "address_calc" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 296 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "breg:breg\|breg " "Info: RAM logic \"breg:breg\|breg\" is uninferred due to asynchronous read logic" {  } { { "breg.vhd" "breg" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/breg.vhd" 25 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "controle:controle\|controles\[5\] controle:controle\|controles\[7\] " "Info: Duplicate LATCH primitive \"controle:controle\|controles\[5\]\" merged with LATCH primitive \"controle:controle\|controles\[7\]\"" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[0\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[11\] " "Warning: Latch controle:controle\|controles\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[2\] " "Warning: Latch controle:controle\|controles\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[1\] " "Warning: Latch controle:controle\|controles\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[1\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[2\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[3\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[4\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[5\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[6\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[7\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[8\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[9\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[10\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[11\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[12\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[13\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[14\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[15\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[16\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[17\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[18\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[19\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[20\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[21\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[22\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[23\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[24\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[25\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[26\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[27\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[28\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[29\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[30\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[31\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[7\] " "Warning: Latch controle:controle\|controles\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[9\] " "Warning: Latch controle:controle\|controles\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[10\] " "Warning: Latch controle:controle\|controles\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[8\] " "Warning: Latch controle:controle\|controles\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[6\] " "Warning: Latch controle:controle\|controles\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[4\] " "Warning: Latch controle:controle\|controles\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[3\] " "Warning: Latch controle:controle\|controles\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[0\] " "Warning: Latch controle:controle\|controles\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3964 " "Info: Implemented 3964 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info: Implemented 34 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "412 " "Info: Implemented 412 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3454 " "Info: Implemented 3454 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "296 " "Info: Peak virtual memory: 296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 15:02:22 2017 " "Info: Processing ended: Thu Feb 09 15:02:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 15:02:23 2017 " "Info: Processing started: Thu Feb 09 15:02:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Uniciclo -c Uniciclo " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Uniciclo -c Uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Uniciclo EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"Uniciclo\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 5248 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 5249 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 5250 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "446 446 " "Critical Warning: No exact pin location assignment(s) for 446 pins of 446 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[0\] " "Info: Pin VSAIDA_PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 87 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[1\] " "Info: Pin VSAIDA_PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 88 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[2\] " "Info: Pin VSAIDA_PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 89 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[3\] " "Info: Pin VSAIDA_PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 90 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[4\] " "Info: Pin VSAIDA_PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 91 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[5\] " "Info: Pin VSAIDA_PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 92 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[6\] " "Info: Pin VSAIDA_PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[6] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 93 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[7\] " "Info: Pin VSAIDA_PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[7] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 94 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[8\] " "Info: Pin VSAIDA_PC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[8] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 95 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[9\] " "Info: Pin VSAIDA_PC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[9] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 96 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[10\] " "Info: Pin VSAIDA_PC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[10] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 97 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[11\] " "Info: Pin VSAIDA_PC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[11] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 98 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[12\] " "Info: Pin VSAIDA_PC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[12] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 99 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[13\] " "Info: Pin VSAIDA_PC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[13] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 100 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[14\] " "Info: Pin VSAIDA_PC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[14] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 101 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[15\] " "Info: Pin VSAIDA_PC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[15] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 102 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[16\] " "Info: Pin VSAIDA_PC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[16] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 103 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[17\] " "Info: Pin VSAIDA_PC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[17] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 104 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[18\] " "Info: Pin VSAIDA_PC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[18] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 105 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[19\] " "Info: Pin VSAIDA_PC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[19] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 106 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[20\] " "Info: Pin VSAIDA_PC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[20] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 107 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[21\] " "Info: Pin VSAIDA_PC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[21] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 108 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[22\] " "Info: Pin VSAIDA_PC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[22] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 109 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[23\] " "Info: Pin VSAIDA_PC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[23] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 110 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[24\] " "Info: Pin VSAIDA_PC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[24] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 111 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[25\] " "Info: Pin VSAIDA_PC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[25] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 112 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[26\] " "Info: Pin VSAIDA_PC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[26] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 113 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[27\] " "Info: Pin VSAIDA_PC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[27] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 114 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[28\] " "Info: Pin VSAIDA_PC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[28] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 115 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[29\] " "Info: Pin VSAIDA_PC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[29] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 116 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[30\] " "Info: Pin VSAIDA_PC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[30] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 117 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_PC\[31\] " "Info: Pin VSAIDA_PC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_PC[31] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 118 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[0\] " "Info: Pin VSAIDA_MI\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 119 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[1\] " "Info: Pin VSAIDA_MI\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 120 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[2\] " "Info: Pin VSAIDA_MI\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 121 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[3\] " "Info: Pin VSAIDA_MI\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 122 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[4\] " "Info: Pin VSAIDA_MI\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 123 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[5\] " "Info: Pin VSAIDA_MI\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 124 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[6\] " "Info: Pin VSAIDA_MI\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[6] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 125 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[7\] " "Info: Pin VSAIDA_MI\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[7] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 126 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[8\] " "Info: Pin VSAIDA_MI\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[8] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 127 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[9\] " "Info: Pin VSAIDA_MI\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[9] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 128 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[10\] " "Info: Pin VSAIDA_MI\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[10] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 129 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[11\] " "Info: Pin VSAIDA_MI\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[11] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 130 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[12\] " "Info: Pin VSAIDA_MI\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[12] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 131 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[13\] " "Info: Pin VSAIDA_MI\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[13] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 132 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[14\] " "Info: Pin VSAIDA_MI\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[14] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 133 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[15\] " "Info: Pin VSAIDA_MI\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[15] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 134 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[16\] " "Info: Pin VSAIDA_MI\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[16] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 135 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[17\] " "Info: Pin VSAIDA_MI\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[17] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 136 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[18\] " "Info: Pin VSAIDA_MI\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[18] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 137 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[19\] " "Info: Pin VSAIDA_MI\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[19] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 138 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[20\] " "Info: Pin VSAIDA_MI\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[20] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 139 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[21\] " "Info: Pin VSAIDA_MI\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[21] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 140 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[22\] " "Info: Pin VSAIDA_MI\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[22] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 141 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[23\] " "Info: Pin VSAIDA_MI\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[23] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 142 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[24\] " "Info: Pin VSAIDA_MI\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[24] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 143 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[25\] " "Info: Pin VSAIDA_MI\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[25] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 144 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[26\] " "Info: Pin VSAIDA_MI\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[26] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 145 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[27\] " "Info: Pin VSAIDA_MI\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[27] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 146 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[28\] " "Info: Pin VSAIDA_MI\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[28] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 147 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[29\] " "Info: Pin VSAIDA_MI\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[29] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 148 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[30\] " "Info: Pin VSAIDA_MI\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[30] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 149 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MI\[31\] " "Info: Pin VSAIDA_MI\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MI[31] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MI[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 150 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[0\] " "Info: Pin VSAIDA_MD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 151 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[1\] " "Info: Pin VSAIDA_MD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 152 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[2\] " "Info: Pin VSAIDA_MD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 153 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[3\] " "Info: Pin VSAIDA_MD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 154 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[4\] " "Info: Pin VSAIDA_MD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 155 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[5\] " "Info: Pin VSAIDA_MD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 156 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[6\] " "Info: Pin VSAIDA_MD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[6] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 157 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[7\] " "Info: Pin VSAIDA_MD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[7] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 158 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[8\] " "Info: Pin VSAIDA_MD\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[8] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 159 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[9\] " "Info: Pin VSAIDA_MD\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[9] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 160 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[10\] " "Info: Pin VSAIDA_MD\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[10] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 161 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[11\] " "Info: Pin VSAIDA_MD\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[11] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 162 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[12\] " "Info: Pin VSAIDA_MD\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[12] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 163 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[13\] " "Info: Pin VSAIDA_MD\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[13] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 164 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[14\] " "Info: Pin VSAIDA_MD\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[14] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 165 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[15\] " "Info: Pin VSAIDA_MD\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[15] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 166 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[16\] " "Info: Pin VSAIDA_MD\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[16] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 167 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[17\] " "Info: Pin VSAIDA_MD\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[17] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 168 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[18\] " "Info: Pin VSAIDA_MD\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[18] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 169 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[19\] " "Info: Pin VSAIDA_MD\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[19] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 170 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[20\] " "Info: Pin VSAIDA_MD\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[20] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 171 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[21\] " "Info: Pin VSAIDA_MD\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[21] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 172 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[22\] " "Info: Pin VSAIDA_MD\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[22] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 173 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[23\] " "Info: Pin VSAIDA_MD\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[23] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 174 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[24\] " "Info: Pin VSAIDA_MD\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[24] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 175 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[25\] " "Info: Pin VSAIDA_MD\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[25] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 176 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[26\] " "Info: Pin VSAIDA_MD\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[26] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 177 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[27\] " "Info: Pin VSAIDA_MD\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[27] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 178 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[28\] " "Info: Pin VSAIDA_MD\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[28] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 179 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[29\] " "Info: Pin VSAIDA_MD\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[29] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 180 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[30\] " "Info: Pin VSAIDA_MD\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[30] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 181 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MD\[31\] " "Info: Pin VSAIDA_MD\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MD[31] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 15 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MD[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 182 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[0\] " "Info: Pin VSAIDA_BREG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 183 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[1\] " "Info: Pin VSAIDA_BREG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 184 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[2\] " "Info: Pin VSAIDA_BREG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 185 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[3\] " "Info: Pin VSAIDA_BREG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 186 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[4\] " "Info: Pin VSAIDA_BREG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 187 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[5\] " "Info: Pin VSAIDA_BREG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 188 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[6\] " "Info: Pin VSAIDA_BREG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[6] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 189 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[7\] " "Info: Pin VSAIDA_BREG\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[7] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 190 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[8\] " "Info: Pin VSAIDA_BREG\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[8] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 191 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[9\] " "Info: Pin VSAIDA_BREG\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[9] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 192 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[10\] " "Info: Pin VSAIDA_BREG\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[10] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 193 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[11\] " "Info: Pin VSAIDA_BREG\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[11] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 194 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[12\] " "Info: Pin VSAIDA_BREG\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[12] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 195 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[13\] " "Info: Pin VSAIDA_BREG\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[13] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 196 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[14\] " "Info: Pin VSAIDA_BREG\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[14] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 197 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[15\] " "Info: Pin VSAIDA_BREG\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[15] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 198 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[16\] " "Info: Pin VSAIDA_BREG\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[16] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 199 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[17\] " "Info: Pin VSAIDA_BREG\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[17] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 200 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[18\] " "Info: Pin VSAIDA_BREG\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[18] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 201 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[19\] " "Info: Pin VSAIDA_BREG\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[19] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 202 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[20\] " "Info: Pin VSAIDA_BREG\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[20] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 203 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[21\] " "Info: Pin VSAIDA_BREG\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[21] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 204 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[22\] " "Info: Pin VSAIDA_BREG\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[22] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 205 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[23\] " "Info: Pin VSAIDA_BREG\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[23] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 206 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[24\] " "Info: Pin VSAIDA_BREG\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[24] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 207 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[25\] " "Info: Pin VSAIDA_BREG\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[25] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 208 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[26\] " "Info: Pin VSAIDA_BREG\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[26] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 209 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[27\] " "Info: Pin VSAIDA_BREG\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[27] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 210 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[28\] " "Info: Pin VSAIDA_BREG\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[28] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 211 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[29\] " "Info: Pin VSAIDA_BREG\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[29] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 212 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[30\] " "Info: Pin VSAIDA_BREG\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[30] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 213 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_BREG\[31\] " "Info: Pin VSAIDA_BREG\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_BREG[31] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 16 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_BREG[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 214 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[0\] " "Info: Pin VSAIDA_ULA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 215 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[1\] " "Info: Pin VSAIDA_ULA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 216 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[2\] " "Info: Pin VSAIDA_ULA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 217 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[3\] " "Info: Pin VSAIDA_ULA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 218 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[4\] " "Info: Pin VSAIDA_ULA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 219 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[5\] " "Info: Pin VSAIDA_ULA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 220 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[6\] " "Info: Pin VSAIDA_ULA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[6] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 221 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[7\] " "Info: Pin VSAIDA_ULA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[7] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 222 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[8\] " "Info: Pin VSAIDA_ULA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[8] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 223 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[9\] " "Info: Pin VSAIDA_ULA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[9] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 224 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[10\] " "Info: Pin VSAIDA_ULA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[10] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 225 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[11\] " "Info: Pin VSAIDA_ULA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[11] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 226 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[12\] " "Info: Pin VSAIDA_ULA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[12] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 227 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[13\] " "Info: Pin VSAIDA_ULA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[13] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 228 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[14\] " "Info: Pin VSAIDA_ULA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[14] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 229 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[15\] " "Info: Pin VSAIDA_ULA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[15] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 230 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[16\] " "Info: Pin VSAIDA_ULA\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[16] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 231 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[17\] " "Info: Pin VSAIDA_ULA\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[17] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 232 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[18\] " "Info: Pin VSAIDA_ULA\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[18] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 233 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[19\] " "Info: Pin VSAIDA_ULA\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[19] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 234 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[20\] " "Info: Pin VSAIDA_ULA\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[20] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 235 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[21\] " "Info: Pin VSAIDA_ULA\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[21] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 236 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[22\] " "Info: Pin VSAIDA_ULA\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[22] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 237 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[23\] " "Info: Pin VSAIDA_ULA\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[23] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 238 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[24\] " "Info: Pin VSAIDA_ULA\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[24] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 239 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[25\] " "Info: Pin VSAIDA_ULA\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[25] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 240 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[26\] " "Info: Pin VSAIDA_ULA\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[26] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 241 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[27\] " "Info: Pin VSAIDA_ULA\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[27] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 242 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[28\] " "Info: Pin VSAIDA_ULA\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[28] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 243 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[29\] " "Info: Pin VSAIDA_ULA\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[29] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 244 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[30\] " "Info: Pin VSAIDA_ULA\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[30] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 245 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_ULA\[31\] " "Info: Pin VSAIDA_ULA\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_ULA[31] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 17 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_ULA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 246 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[0\] " "Info: Pin VSAIDA_SUMDESVIO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 247 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[1\] " "Info: Pin VSAIDA_SUMDESVIO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 248 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[2\] " "Info: Pin VSAIDA_SUMDESVIO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 249 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[3\] " "Info: Pin VSAIDA_SUMDESVIO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 250 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[4\] " "Info: Pin VSAIDA_SUMDESVIO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 251 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[5\] " "Info: Pin VSAIDA_SUMDESVIO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 252 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[6\] " "Info: Pin VSAIDA_SUMDESVIO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[6] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 253 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[7\] " "Info: Pin VSAIDA_SUMDESVIO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[7] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 254 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[8\] " "Info: Pin VSAIDA_SUMDESVIO\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[8] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 255 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[9\] " "Info: Pin VSAIDA_SUMDESVIO\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[9] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 256 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[10\] " "Info: Pin VSAIDA_SUMDESVIO\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[10] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 257 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[11\] " "Info: Pin VSAIDA_SUMDESVIO\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[11] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 258 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[12\] " "Info: Pin VSAIDA_SUMDESVIO\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[12] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 259 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[13\] " "Info: Pin VSAIDA_SUMDESVIO\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[13] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 260 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[14\] " "Info: Pin VSAIDA_SUMDESVIO\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[14] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 261 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[15\] " "Info: Pin VSAIDA_SUMDESVIO\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[15] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 262 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[16\] " "Info: Pin VSAIDA_SUMDESVIO\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[16] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 263 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[17\] " "Info: Pin VSAIDA_SUMDESVIO\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[17] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 264 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[18\] " "Info: Pin VSAIDA_SUMDESVIO\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[18] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 265 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[19\] " "Info: Pin VSAIDA_SUMDESVIO\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[19] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 266 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[20\] " "Info: Pin VSAIDA_SUMDESVIO\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[20] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 267 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[21\] " "Info: Pin VSAIDA_SUMDESVIO\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[21] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 268 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[22\] " "Info: Pin VSAIDA_SUMDESVIO\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[22] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 269 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[23\] " "Info: Pin VSAIDA_SUMDESVIO\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[23] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 270 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[24\] " "Info: Pin VSAIDA_SUMDESVIO\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[24] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 271 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[25\] " "Info: Pin VSAIDA_SUMDESVIO\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[25] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 272 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[26\] " "Info: Pin VSAIDA_SUMDESVIO\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[26] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 273 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[27\] " "Info: Pin VSAIDA_SUMDESVIO\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[27] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 274 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[28\] " "Info: Pin VSAIDA_SUMDESVIO\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[28] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 275 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[29\] " "Info: Pin VSAIDA_SUMDESVIO\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[29] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 276 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[30\] " "Info: Pin VSAIDA_SUMDESVIO\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[30] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 277 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMDESVIO\[31\] " "Info: Pin VSAIDA_SUMDESVIO\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMDESVIO[31] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 18 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMDESVIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 278 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[0\] " "Info: Pin VSAIDA_SUMPC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 279 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[1\] " "Info: Pin VSAIDA_SUMPC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 280 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[2\] " "Info: Pin VSAIDA_SUMPC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 281 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[3\] " "Info: Pin VSAIDA_SUMPC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 282 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[4\] " "Info: Pin VSAIDA_SUMPC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 283 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[5\] " "Info: Pin VSAIDA_SUMPC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 284 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[6\] " "Info: Pin VSAIDA_SUMPC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[6] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 285 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[7\] " "Info: Pin VSAIDA_SUMPC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[7] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 286 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[8\] " "Info: Pin VSAIDA_SUMPC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[8] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 287 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[9\] " "Info: Pin VSAIDA_SUMPC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[9] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 288 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[10\] " "Info: Pin VSAIDA_SUMPC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[10] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 289 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[11\] " "Info: Pin VSAIDA_SUMPC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[11] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 290 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[12\] " "Info: Pin VSAIDA_SUMPC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[12] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 291 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[13\] " "Info: Pin VSAIDA_SUMPC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[13] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 292 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[14\] " "Info: Pin VSAIDA_SUMPC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[14] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 293 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[15\] " "Info: Pin VSAIDA_SUMPC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[15] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 294 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[16\] " "Info: Pin VSAIDA_SUMPC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[16] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 295 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[17\] " "Info: Pin VSAIDA_SUMPC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[17] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 296 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[18\] " "Info: Pin VSAIDA_SUMPC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[18] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 297 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[19\] " "Info: Pin VSAIDA_SUMPC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[19] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 298 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[20\] " "Info: Pin VSAIDA_SUMPC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[20] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 299 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[21\] " "Info: Pin VSAIDA_SUMPC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[21] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 300 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[22\] " "Info: Pin VSAIDA_SUMPC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[22] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 301 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[23\] " "Info: Pin VSAIDA_SUMPC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[23] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 302 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[24\] " "Info: Pin VSAIDA_SUMPC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[24] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 303 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[25\] " "Info: Pin VSAIDA_SUMPC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[25] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 304 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[26\] " "Info: Pin VSAIDA_SUMPC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[26] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 305 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[27\] " "Info: Pin VSAIDA_SUMPC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[27] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 306 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[28\] " "Info: Pin VSAIDA_SUMPC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[28] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 307 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[29\] " "Info: Pin VSAIDA_SUMPC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[29] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 308 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[30\] " "Info: Pin VSAIDA_SUMPC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[30] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 309 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_SUMPC\[31\] " "Info: Pin VSAIDA_SUMPC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_SUMPC[31] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_SUMPC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 310 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXRD\[0\] " "Info: Pin VSAIDA_MUXRD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXRD[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 22 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXRD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 311 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXRD\[1\] " "Info: Pin VSAIDA_MUXRD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXRD[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 22 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXRD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 312 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXRD\[2\] " "Info: Pin VSAIDA_MUXRD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXRD[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 22 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXRD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 313 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXRD\[3\] " "Info: Pin VSAIDA_MUXRD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXRD[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 22 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXRD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 314 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXRD\[4\] " "Info: Pin VSAIDA_MUXRD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXRD[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 22 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXRD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 315 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[0\] " "Info: Pin VSAIDA_MUXALU\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 316 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[1\] " "Info: Pin VSAIDA_MUXALU\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 317 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[2\] " "Info: Pin VSAIDA_MUXALU\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 318 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[3\] " "Info: Pin VSAIDA_MUXALU\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 319 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[4\] " "Info: Pin VSAIDA_MUXALU\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 320 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[5\] " "Info: Pin VSAIDA_MUXALU\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 321 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[6\] " "Info: Pin VSAIDA_MUXALU\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[6] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 322 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[7\] " "Info: Pin VSAIDA_MUXALU\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[7] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 323 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[8\] " "Info: Pin VSAIDA_MUXALU\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[8] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 324 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[9\] " "Info: Pin VSAIDA_MUXALU\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[9] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 325 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[10\] " "Info: Pin VSAIDA_MUXALU\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[10] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 326 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[11\] " "Info: Pin VSAIDA_MUXALU\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[11] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 327 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[12\] " "Info: Pin VSAIDA_MUXALU\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[12] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 328 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[13\] " "Info: Pin VSAIDA_MUXALU\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[13] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 329 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[14\] " "Info: Pin VSAIDA_MUXALU\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[14] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 330 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[15\] " "Info: Pin VSAIDA_MUXALU\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[15] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 331 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[16\] " "Info: Pin VSAIDA_MUXALU\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[16] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 332 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[17\] " "Info: Pin VSAIDA_MUXALU\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[17] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 333 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[18\] " "Info: Pin VSAIDA_MUXALU\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[18] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 334 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[19\] " "Info: Pin VSAIDA_MUXALU\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[19] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 335 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[20\] " "Info: Pin VSAIDA_MUXALU\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[20] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 336 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[21\] " "Info: Pin VSAIDA_MUXALU\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[21] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 337 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[22\] " "Info: Pin VSAIDA_MUXALU\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[22] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 338 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[23\] " "Info: Pin VSAIDA_MUXALU\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[23] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 339 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[24\] " "Info: Pin VSAIDA_MUXALU\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[24] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 340 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[25\] " "Info: Pin VSAIDA_MUXALU\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[25] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 341 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[26\] " "Info: Pin VSAIDA_MUXALU\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[26] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 342 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[27\] " "Info: Pin VSAIDA_MUXALU\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[27] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 343 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[28\] " "Info: Pin VSAIDA_MUXALU\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[28] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 344 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[29\] " "Info: Pin VSAIDA_MUXALU\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[29] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 345 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[30\] " "Info: Pin VSAIDA_MUXALU\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[30] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 346 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXALU\[31\] " "Info: Pin VSAIDA_MUXALU\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXALU[31] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 23 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXALU[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 347 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_CONTROLE\[0\] " "Info: Pin VSAIDA_CONTROLE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_CONTROLE[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 24 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_CONTROLE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 348 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_CONTROLE\[1\] " "Info: Pin VSAIDA_CONTROLE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_CONTROLE[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 24 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_CONTROLE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 349 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_CONTROLE\[2\] " "Info: Pin VSAIDA_CONTROLE\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_CONTROLE[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 24 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_CONTROLE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 350 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_CONTROLE\[3\] " "Info: Pin VSAIDA_CONTROLE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_CONTROLE[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 24 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_CONTROLE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 351 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_CONTROLE\[4\] " "Info: Pin VSAIDA_CONTROLE\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_CONTROLE[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 24 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_CONTROLE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 352 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_CONTROLE\[5\] " "Info: Pin VSAIDA_CONTROLE\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_CONTROLE[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 24 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_CONTROLE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 353 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_CONTROLE\[6\] " "Info: Pin VSAIDA_CONTROLE\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_CONTROLE[6] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 24 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_CONTROLE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 354 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_CONTROLE\[7\] " "Info: Pin VSAIDA_CONTROLE\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_CONTROLE[7] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 24 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_CONTROLE[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 355 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_CONTROLE\[8\] " "Info: Pin VSAIDA_CONTROLE\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_CONTROLE[8] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 24 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_CONTROLE[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 356 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_CONTROLE\[9\] " "Info: Pin VSAIDA_CONTROLE\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_CONTROLE[9] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 24 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_CONTROLE[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 357 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_CONTROLE\[10\] " "Info: Pin VSAIDA_CONTROLE\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_CONTROLE[10] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 24 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_CONTROLE[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 358 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_CONTROLE\[11\] " "Info: Pin VSAIDA_CONTROLE\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_CONTROLE[11] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 24 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_CONTROLE[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 359 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[0\] " "Info: Pin VSAIDA_MUXAB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 360 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[1\] " "Info: Pin VSAIDA_MUXAB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 361 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[2\] " "Info: Pin VSAIDA_MUXAB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 362 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[3\] " "Info: Pin VSAIDA_MUXAB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 363 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[4\] " "Info: Pin VSAIDA_MUXAB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 364 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[5\] " "Info: Pin VSAIDA_MUXAB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 365 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[6\] " "Info: Pin VSAIDA_MUXAB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[6] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 366 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[7\] " "Info: Pin VSAIDA_MUXAB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[7] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 367 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[8\] " "Info: Pin VSAIDA_MUXAB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[8] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 368 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[9\] " "Info: Pin VSAIDA_MUXAB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[9] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 369 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[10\] " "Info: Pin VSAIDA_MUXAB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[10] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 370 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[11\] " "Info: Pin VSAIDA_MUXAB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[11] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 371 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[12\] " "Info: Pin VSAIDA_MUXAB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[12] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 372 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[13\] " "Info: Pin VSAIDA_MUXAB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[13] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 373 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[14\] " "Info: Pin VSAIDA_MUXAB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[14] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 374 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[15\] " "Info: Pin VSAIDA_MUXAB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[15] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 375 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[16\] " "Info: Pin VSAIDA_MUXAB\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[16] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 376 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[17\] " "Info: Pin VSAIDA_MUXAB\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[17] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 377 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[18\] " "Info: Pin VSAIDA_MUXAB\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[18] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 378 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[19\] " "Info: Pin VSAIDA_MUXAB\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[19] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 379 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[20\] " "Info: Pin VSAIDA_MUXAB\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[20] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 380 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[21\] " "Info: Pin VSAIDA_MUXAB\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[21] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 381 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[22\] " "Info: Pin VSAIDA_MUXAB\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[22] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 382 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[23\] " "Info: Pin VSAIDA_MUXAB\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[23] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 383 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[24\] " "Info: Pin VSAIDA_MUXAB\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[24] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 384 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[25\] " "Info: Pin VSAIDA_MUXAB\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[25] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 385 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[26\] " "Info: Pin VSAIDA_MUXAB\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[26] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 386 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[27\] " "Info: Pin VSAIDA_MUXAB\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[27] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 387 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[28\] " "Info: Pin VSAIDA_MUXAB\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[28] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 388 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[29\] " "Info: Pin VSAIDA_MUXAB\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[29] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 389 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[30\] " "Info: Pin VSAIDA_MUXAB\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[30] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 390 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXAB\[31\] " "Info: Pin VSAIDA_MUXAB\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXAB[31] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 25 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXAB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 391 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[0\] " "Info: Pin VSAIDA_MUXB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 392 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[1\] " "Info: Pin VSAIDA_MUXB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 393 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[2\] " "Info: Pin VSAIDA_MUXB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 394 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[3\] " "Info: Pin VSAIDA_MUXB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 395 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[4\] " "Info: Pin VSAIDA_MUXB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 396 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[5\] " "Info: Pin VSAIDA_MUXB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 397 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[6\] " "Info: Pin VSAIDA_MUXB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[6] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 398 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[7\] " "Info: Pin VSAIDA_MUXB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[7] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 399 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[8\] " "Info: Pin VSAIDA_MUXB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[8] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 400 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[9\] " "Info: Pin VSAIDA_MUXB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[9] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 401 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[10\] " "Info: Pin VSAIDA_MUXB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[10] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 402 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[11\] " "Info: Pin VSAIDA_MUXB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[11] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 403 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[12\] " "Info: Pin VSAIDA_MUXB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[12] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 404 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[13\] " "Info: Pin VSAIDA_MUXB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[13] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 405 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[14\] " "Info: Pin VSAIDA_MUXB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[14] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 406 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[15\] " "Info: Pin VSAIDA_MUXB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[15] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 407 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[16\] " "Info: Pin VSAIDA_MUXB\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[16] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 408 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[17\] " "Info: Pin VSAIDA_MUXB\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[17] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 409 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[18\] " "Info: Pin VSAIDA_MUXB\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[18] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 410 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[19\] " "Info: Pin VSAIDA_MUXB\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[19] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 411 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[20\] " "Info: Pin VSAIDA_MUXB\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[20] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 412 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[21\] " "Info: Pin VSAIDA_MUXB\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[21] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 413 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[22\] " "Info: Pin VSAIDA_MUXB\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[22] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 414 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[23\] " "Info: Pin VSAIDA_MUXB\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[23] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 415 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[24\] " "Info: Pin VSAIDA_MUXB\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[24] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 416 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[25\] " "Info: Pin VSAIDA_MUXB\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[25] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 417 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[26\] " "Info: Pin VSAIDA_MUXB\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[26] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 418 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[27\] " "Info: Pin VSAIDA_MUXB\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[27] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 419 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[28\] " "Info: Pin VSAIDA_MUXB\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[28] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 420 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[29\] " "Info: Pin VSAIDA_MUXB\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[29] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 421 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[30\] " "Info: Pin VSAIDA_MUXB\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[30] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 422 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_MUXB\[31\] " "Info: Pin VSAIDA_MUXB\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_MUXB[31] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 26 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_MUXB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 423 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_RS\[0\] " "Info: Pin VSAIDA_INS_RS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_RS[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 29 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_RS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 424 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_RS\[1\] " "Info: Pin VSAIDA_INS_RS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_RS[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 29 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_RS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 425 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_RS\[2\] " "Info: Pin VSAIDA_INS_RS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_RS[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 29 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_RS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 426 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_RS\[3\] " "Info: Pin VSAIDA_INS_RS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_RS[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 29 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_RS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 427 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_RS\[4\] " "Info: Pin VSAIDA_INS_RS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_RS[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 29 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_RS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 428 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_RT\[0\] " "Info: Pin VSAIDA_INS_RT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_RT[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 30 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_RT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 429 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_RT\[1\] " "Info: Pin VSAIDA_INS_RT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_RT[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 30 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_RT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 430 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_RT\[2\] " "Info: Pin VSAIDA_INS_RT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_RT[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 30 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_RT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 431 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_RT\[3\] " "Info: Pin VSAIDA_INS_RT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_RT[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 30 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_RT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 432 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_RT\[4\] " "Info: Pin VSAIDA_INS_RT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_RT[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 30 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_RT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 433 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_RD\[0\] " "Info: Pin VSAIDA_INS_RD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_RD[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 31 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_RD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 434 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_RD\[1\] " "Info: Pin VSAIDA_INS_RD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_RD[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 31 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_RD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 435 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_RD\[2\] " "Info: Pin VSAIDA_INS_RD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_RD[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 31 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_RD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 436 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_RD\[3\] " "Info: Pin VSAIDA_INS_RD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_RD[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 31 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_RD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 437 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_RD\[4\] " "Info: Pin VSAIDA_INS_RD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_RD[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 31 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_RD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 438 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_SHAMT\[0\] " "Info: Pin VSAIDA_INS_SHAMT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_SHAMT[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 32 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_SHAMT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 439 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_SHAMT\[1\] " "Info: Pin VSAIDA_INS_SHAMT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_SHAMT[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 32 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_SHAMT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 440 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_SHAMT\[2\] " "Info: Pin VSAIDA_INS_SHAMT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_SHAMT[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 32 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_SHAMT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 441 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_SHAMT\[3\] " "Info: Pin VSAIDA_INS_SHAMT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_SHAMT[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 32 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_SHAMT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 442 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_SHAMT\[4\] " "Info: Pin VSAIDA_INS_SHAMT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_SHAMT[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 32 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_SHAMT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 443 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_FUNCT\[0\] " "Info: Pin VSAIDA_INS_FUNCT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_FUNCT[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 33 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_FUNCT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 444 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_FUNCT\[1\] " "Info: Pin VSAIDA_INS_FUNCT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_FUNCT[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 33 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_FUNCT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 445 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_FUNCT\[2\] " "Info: Pin VSAIDA_INS_FUNCT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_FUNCT[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 33 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_FUNCT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 446 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_FUNCT\[3\] " "Info: Pin VSAIDA_INS_FUNCT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_FUNCT[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 33 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_FUNCT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 447 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_FUNCT\[4\] " "Info: Pin VSAIDA_INS_FUNCT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_FUNCT[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 33 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_FUNCT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 448 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_FUNCT\[5\] " "Info: Pin VSAIDA_INS_FUNCT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_FUNCT[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 33 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_FUNCT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 449 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_OPCODE\[0\] " "Info: Pin VSAIDA_INS_OPCODE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_OPCODE[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 34 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_OPCODE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 450 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_OPCODE\[1\] " "Info: Pin VSAIDA_INS_OPCODE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_OPCODE[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 34 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_OPCODE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 451 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_OPCODE\[2\] " "Info: Pin VSAIDA_INS_OPCODE\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_OPCODE[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 34 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_OPCODE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 452 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_OPCODE\[3\] " "Info: Pin VSAIDA_INS_OPCODE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_OPCODE[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 34 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_OPCODE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 453 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_OPCODE\[4\] " "Info: Pin VSAIDA_INS_OPCODE\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_OPCODE[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 34 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_OPCODE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 454 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_OPCODE\[5\] " "Info: Pin VSAIDA_INS_OPCODE\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_OPCODE[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 34 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_OPCODE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 455 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[0\] " "Info: Pin VSAIDA_INS_IMM16\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 456 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[1\] " "Info: Pin VSAIDA_INS_IMM16\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 457 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[2\] " "Info: Pin VSAIDA_INS_IMM16\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 458 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[3\] " "Info: Pin VSAIDA_INS_IMM16\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 459 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[4\] " "Info: Pin VSAIDA_INS_IMM16\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 460 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[5\] " "Info: Pin VSAIDA_INS_IMM16\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 461 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[6\] " "Info: Pin VSAIDA_INS_IMM16\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[6] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 462 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[7\] " "Info: Pin VSAIDA_INS_IMM16\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[7] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 463 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[8\] " "Info: Pin VSAIDA_INS_IMM16\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[8] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 464 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[9\] " "Info: Pin VSAIDA_INS_IMM16\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[9] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 465 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[10\] " "Info: Pin VSAIDA_INS_IMM16\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[10] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 466 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[11\] " "Info: Pin VSAIDA_INS_IMM16\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[11] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 467 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[12\] " "Info: Pin VSAIDA_INS_IMM16\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[12] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 468 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[13\] " "Info: Pin VSAIDA_INS_IMM16\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[13] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 469 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[14\] " "Info: Pin VSAIDA_INS_IMM16\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[14] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 470 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM16\[15\] " "Info: Pin VSAIDA_INS_IMM16\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM16[15] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 35 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM16[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 471 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[0\] " "Info: Pin VSAIDA_INS_IMM26\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 472 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[1\] " "Info: Pin VSAIDA_INS_IMM26\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 473 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[2\] " "Info: Pin VSAIDA_INS_IMM26\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 474 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[3\] " "Info: Pin VSAIDA_INS_IMM26\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 475 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[4\] " "Info: Pin VSAIDA_INS_IMM26\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 476 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[5\] " "Info: Pin VSAIDA_INS_IMM26\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 477 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[6\] " "Info: Pin VSAIDA_INS_IMM26\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[6] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 478 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[7\] " "Info: Pin VSAIDA_INS_IMM26\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[7] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 479 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[8\] " "Info: Pin VSAIDA_INS_IMM26\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[8] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 480 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[9\] " "Info: Pin VSAIDA_INS_IMM26\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[9] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 481 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[10\] " "Info: Pin VSAIDA_INS_IMM26\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[10] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 482 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[11\] " "Info: Pin VSAIDA_INS_IMM26\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[11] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 483 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[12\] " "Info: Pin VSAIDA_INS_IMM26\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[12] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 484 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[13\] " "Info: Pin VSAIDA_INS_IMM26\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[13] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 485 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[14\] " "Info: Pin VSAIDA_INS_IMM26\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[14] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 486 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[15\] " "Info: Pin VSAIDA_INS_IMM26\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[15] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 487 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[16\] " "Info: Pin VSAIDA_INS_IMM26\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[16] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 488 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[17\] " "Info: Pin VSAIDA_INS_IMM26\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[17] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 489 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[18\] " "Info: Pin VSAIDA_INS_IMM26\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[18] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 490 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[19\] " "Info: Pin VSAIDA_INS_IMM26\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[19] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 491 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[20\] " "Info: Pin VSAIDA_INS_IMM26\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[20] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 492 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[21\] " "Info: Pin VSAIDA_INS_IMM26\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[21] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 493 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[22\] " "Info: Pin VSAIDA_INS_IMM26\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[22] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 494 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[23\] " "Info: Pin VSAIDA_INS_IMM26\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[23] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 495 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[24\] " "Info: Pin VSAIDA_INS_IMM26\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[24] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 496 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSAIDA_INS_IMM26\[25\] " "Info: Pin VSAIDA_INS_IMM26\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { VSAIDA_INS_IMM26[25] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 36 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSAIDA_INS_IMM26[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 497 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemRead " "Info: Pin MemRead not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { MemRead } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 38 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemRead } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 500 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[0\] " "Info: Pin quatro\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[0] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 55 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[1\] " "Info: Pin quatro\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[1] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 56 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[2\] " "Info: Pin quatro\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[2] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 57 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[3\] " "Info: Pin quatro\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[3] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 58 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[4\] " "Info: Pin quatro\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[4] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 59 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[5\] " "Info: Pin quatro\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[5] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 60 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[6\] " "Info: Pin quatro\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[6] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 61 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[7\] " "Info: Pin quatro\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[7] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 62 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[8\] " "Info: Pin quatro\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[8] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 63 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[9\] " "Info: Pin quatro\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[9] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 64 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[10\] " "Info: Pin quatro\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[10] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 65 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[11\] " "Info: Pin quatro\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[11] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 66 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[12\] " "Info: Pin quatro\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[12] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 67 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[13\] " "Info: Pin quatro\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[13] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 68 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[14\] " "Info: Pin quatro\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[14] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 69 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[15\] " "Info: Pin quatro\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[15] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 70 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[16\] " "Info: Pin quatro\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[16] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 71 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[17\] " "Info: Pin quatro\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[17] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 72 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[18\] " "Info: Pin quatro\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[18] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 73 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[19\] " "Info: Pin quatro\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[19] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 74 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[20\] " "Info: Pin quatro\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[20] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 75 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[21\] " "Info: Pin quatro\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[21] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 76 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[22\] " "Info: Pin quatro\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[22] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 77 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[23\] " "Info: Pin quatro\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[23] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 78 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[24\] " "Info: Pin quatro\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[24] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 79 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[25\] " "Info: Pin quatro\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[25] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 80 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[26\] " "Info: Pin quatro\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[26] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 81 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[27\] " "Info: Pin quatro\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[27] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 82 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[28\] " "Info: Pin quatro\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[28] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 83 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[29\] " "Info: Pin quatro\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[29] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 84 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[30\] " "Info: Pin quatro\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[30] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 85 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "quatro\[31\] " "Info: Pin quatro\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { quatro[31] } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quatro[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 86 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { clk } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 9 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 498 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_mem " "Info: Pin clk_mem not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { clk_mem } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 10 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 499 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[0\]\|combout " "Warning: Node \"controle\|controles\[0\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[3\]\|combout " "Warning: Node \"controle\|controles\[3\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[10\]\|combout " "Warning: Node \"controle\|controles\[10\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[31\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[31\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[2\]\|combout " "Warning: Node \"controle\|controles\[2\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[1\]\|combout " "Warning: Node \"controle\|controles\[1\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[2\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[2\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[11\]\|combout " "Warning: Node \"controle\|controles\[11\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[5\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[5\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[4\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[4\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[3\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[3\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[6\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[6\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[14\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[14\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[24\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[24\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[25\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[25\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[26\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[26\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[27\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[27\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[17\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[17\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[18\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[18\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[19\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[19\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[20\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[20\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[21\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[21\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[22\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[22\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[8\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[8\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[23\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[23\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[30\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[30\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[0\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[0\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[15\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[15\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[16\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[16\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|ULAsrc\[1\]\|combout " "Warning: Node \"controle\|ULAsrc\[1\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[13\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[13\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[12\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[12\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[9\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[9\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[28\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[28\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[29\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[29\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[10\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[10\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[11\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[11\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[7\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[7\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[1\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[1\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[7\]\|combout " "Warning: Node \"controle\|controles\[7\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[6\]\|combout " "Warning: Node \"controle\|controles\[6\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[4\]\|combout " "Warning: Node \"controle\|controles\[4\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[9\]\|combout " "Warning: Node \"controle\|controles\[9\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[8\]\|combout " "Warning: Node \"controle\|controles\[8\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Uniciclo.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Uniciclo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  to: MI\|altsyncram_component\|auto_generated\|ram_block1a26\|portadataout\[0\] " "Info: From: MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  to: MI\|altsyncram_component\|auto_generated\|ram_block1a26\|portadataout\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:pc\|ExitPC\[0\] " "Info: Destination node pc:pc\|ExitPC\[0\]" {  } { { "pc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/pc.vhd" 28 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:pc|ExitPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 564 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:pc\|ExitPC\[1\] " "Info: Destination node pc:pc\|ExitPC\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/pc.vhd" 28 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:pc|ExitPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 565 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:pc\|ExitPC\[2\] " "Info: Destination node pc:pc\|ExitPC\[2\]" {  } { { "pc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/pc.vhd" 28 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:pc|ExitPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 566 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:pc\|ExitPC\[3\] " "Info: Destination node pc:pc\|ExitPC\[3\]" {  } { { "pc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/pc.vhd" 28 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:pc|ExitPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 567 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:pc\|ExitPC\[4\] " "Info: Destination node pc:pc\|ExitPC\[4\]" {  } { { "pc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/pc.vhd" 28 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:pc|ExitPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 568 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:pc\|ExitPC\[5\] " "Info: Destination node pc:pc\|ExitPC\[5\]" {  } { { "pc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/pc.vhd" 28 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:pc|ExitPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 569 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:pc\|ExitPC\[6\] " "Info: Destination node pc:pc\|ExitPC\[6\]" {  } { { "pc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/pc.vhd" 28 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:pc|ExitPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 570 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:pc\|ExitPC\[7\] " "Info: Destination node pc:pc\|ExitPC\[7\]" {  } { { "pc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/pc.vhd" 28 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:pc|ExitPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 571 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:pc\|ExitPC\[8\] " "Info: Destination node pc:pc\|ExitPC\[8\]" {  } { { "pc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/pc.vhd" 28 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:pc|ExitPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 572 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:pc\|ExitPC\[9\] " "Info: Destination node pc:pc\|ExitPC\[9\]" {  } { { "pc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/pc.vhd" 28 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:pc|ExitPC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 573 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { clk } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 9 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 498 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_mem (placed in PIN T3 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node clk_mem (placed in PIN T3 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26 " "Info: Destination node MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 554 2 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI:MI|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|q_a[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 823 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a27 " "Info: Destination node MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 574 2 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI:MI|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|q_a[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 824 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a28 " "Info: Destination node MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 594 2 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI:MI|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|q_a[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 825 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a29 " "Info: Destination node MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 614 2 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI:MI|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|q_a[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 826 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a30 " "Info: Destination node MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 634 2 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI:MI|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|q_a[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 827 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a31 " "Info: Destination node MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 654 2 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI:MI|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|q_a[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 828 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { clk_mem } } } { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 10 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 499 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux_ALUSrc:mux_ALUSrc\|WriteR\[31\]~1  " "Info: Automatically promoted node mux_ALUSrc:mux_ALUSrc\|WriteR\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_ALUSrc:mux_ALUSrc|WriteR[31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 3855 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controle:controle\|controles\[9\]~4  " "Info: Automatically promoted node controle:controle\|controles\[9\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:controle\|controles\[2\] " "Info: Destination node controle:controle\|controles\[2\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { controle:controle|controles[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 547 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:controle\|controles\[1\] " "Info: Destination node controle:controle\|controles\[1\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { controle:controle|controles[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 540 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { controle:controle|controles[9]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/" { { 0 { 0 ""} 0 3851 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "444 unused 3.3V 32 412 0 " "Info: Number of I/O pins in group: 444 (unused VREF, 3.3V VCCIO, 32 input, 412 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 83 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info: Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Info: Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X48_Y26 X59_Y38 " "Info: Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Info: Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "412 " "Warning: Found 412 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[0\] 0 " "Info: Pin \"VSAIDA_PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[1\] 0 " "Info: Pin \"VSAIDA_PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[2\] 0 " "Info: Pin \"VSAIDA_PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[3\] 0 " "Info: Pin \"VSAIDA_PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[4\] 0 " "Info: Pin \"VSAIDA_PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[5\] 0 " "Info: Pin \"VSAIDA_PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[6\] 0 " "Info: Pin \"VSAIDA_PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[7\] 0 " "Info: Pin \"VSAIDA_PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[8\] 0 " "Info: Pin \"VSAIDA_PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[9\] 0 " "Info: Pin \"VSAIDA_PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[10\] 0 " "Info: Pin \"VSAIDA_PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[11\] 0 " "Info: Pin \"VSAIDA_PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[12\] 0 " "Info: Pin \"VSAIDA_PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[13\] 0 " "Info: Pin \"VSAIDA_PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[14\] 0 " "Info: Pin \"VSAIDA_PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[15\] 0 " "Info: Pin \"VSAIDA_PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[16\] 0 " "Info: Pin \"VSAIDA_PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[17\] 0 " "Info: Pin \"VSAIDA_PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[18\] 0 " "Info: Pin \"VSAIDA_PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[19\] 0 " "Info: Pin \"VSAIDA_PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[20\] 0 " "Info: Pin \"VSAIDA_PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[21\] 0 " "Info: Pin \"VSAIDA_PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[22\] 0 " "Info: Pin \"VSAIDA_PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[23\] 0 " "Info: Pin \"VSAIDA_PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[24\] 0 " "Info: Pin \"VSAIDA_PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[25\] 0 " "Info: Pin \"VSAIDA_PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[26\] 0 " "Info: Pin \"VSAIDA_PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[27\] 0 " "Info: Pin \"VSAIDA_PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[28\] 0 " "Info: Pin \"VSAIDA_PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[29\] 0 " "Info: Pin \"VSAIDA_PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[30\] 0 " "Info: Pin \"VSAIDA_PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_PC\[31\] 0 " "Info: Pin \"VSAIDA_PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[0\] 0 " "Info: Pin \"VSAIDA_MI\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[1\] 0 " "Info: Pin \"VSAIDA_MI\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[2\] 0 " "Info: Pin \"VSAIDA_MI\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[3\] 0 " "Info: Pin \"VSAIDA_MI\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[4\] 0 " "Info: Pin \"VSAIDA_MI\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[5\] 0 " "Info: Pin \"VSAIDA_MI\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[6\] 0 " "Info: Pin \"VSAIDA_MI\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[7\] 0 " "Info: Pin \"VSAIDA_MI\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[8\] 0 " "Info: Pin \"VSAIDA_MI\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[9\] 0 " "Info: Pin \"VSAIDA_MI\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[10\] 0 " "Info: Pin \"VSAIDA_MI\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[11\] 0 " "Info: Pin \"VSAIDA_MI\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[12\] 0 " "Info: Pin \"VSAIDA_MI\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[13\] 0 " "Info: Pin \"VSAIDA_MI\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[14\] 0 " "Info: Pin \"VSAIDA_MI\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[15\] 0 " "Info: Pin \"VSAIDA_MI\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[16\] 0 " "Info: Pin \"VSAIDA_MI\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[17\] 0 " "Info: Pin \"VSAIDA_MI\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[18\] 0 " "Info: Pin \"VSAIDA_MI\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[19\] 0 " "Info: Pin \"VSAIDA_MI\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[20\] 0 " "Info: Pin \"VSAIDA_MI\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[21\] 0 " "Info: Pin \"VSAIDA_MI\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[22\] 0 " "Info: Pin \"VSAIDA_MI\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[23\] 0 " "Info: Pin \"VSAIDA_MI\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[24\] 0 " "Info: Pin \"VSAIDA_MI\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[25\] 0 " "Info: Pin \"VSAIDA_MI\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[26\] 0 " "Info: Pin \"VSAIDA_MI\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[27\] 0 " "Info: Pin \"VSAIDA_MI\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[28\] 0 " "Info: Pin \"VSAIDA_MI\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[29\] 0 " "Info: Pin \"VSAIDA_MI\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[30\] 0 " "Info: Pin \"VSAIDA_MI\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MI\[31\] 0 " "Info: Pin \"VSAIDA_MI\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[0\] 0 " "Info: Pin \"VSAIDA_MD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[1\] 0 " "Info: Pin \"VSAIDA_MD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[2\] 0 " "Info: Pin \"VSAIDA_MD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[3\] 0 " "Info: Pin \"VSAIDA_MD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[4\] 0 " "Info: Pin \"VSAIDA_MD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[5\] 0 " "Info: Pin \"VSAIDA_MD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[6\] 0 " "Info: Pin \"VSAIDA_MD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[7\] 0 " "Info: Pin \"VSAIDA_MD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[8\] 0 " "Info: Pin \"VSAIDA_MD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[9\] 0 " "Info: Pin \"VSAIDA_MD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[10\] 0 " "Info: Pin \"VSAIDA_MD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[11\] 0 " "Info: Pin \"VSAIDA_MD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[12\] 0 " "Info: Pin \"VSAIDA_MD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[13\] 0 " "Info: Pin \"VSAIDA_MD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[14\] 0 " "Info: Pin \"VSAIDA_MD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[15\] 0 " "Info: Pin \"VSAIDA_MD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[16\] 0 " "Info: Pin \"VSAIDA_MD\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[17\] 0 " "Info: Pin \"VSAIDA_MD\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[18\] 0 " "Info: Pin \"VSAIDA_MD\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[19\] 0 " "Info: Pin \"VSAIDA_MD\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[20\] 0 " "Info: Pin \"VSAIDA_MD\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[21\] 0 " "Info: Pin \"VSAIDA_MD\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[22\] 0 " "Info: Pin \"VSAIDA_MD\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[23\] 0 " "Info: Pin \"VSAIDA_MD\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[24\] 0 " "Info: Pin \"VSAIDA_MD\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[25\] 0 " "Info: Pin \"VSAIDA_MD\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[26\] 0 " "Info: Pin \"VSAIDA_MD\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[27\] 0 " "Info: Pin \"VSAIDA_MD\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[28\] 0 " "Info: Pin \"VSAIDA_MD\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[29\] 0 " "Info: Pin \"VSAIDA_MD\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[30\] 0 " "Info: Pin \"VSAIDA_MD\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MD\[31\] 0 " "Info: Pin \"VSAIDA_MD\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[0\] 0 " "Info: Pin \"VSAIDA_BREG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[1\] 0 " "Info: Pin \"VSAIDA_BREG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[2\] 0 " "Info: Pin \"VSAIDA_BREG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[3\] 0 " "Info: Pin \"VSAIDA_BREG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[4\] 0 " "Info: Pin \"VSAIDA_BREG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[5\] 0 " "Info: Pin \"VSAIDA_BREG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[6\] 0 " "Info: Pin \"VSAIDA_BREG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[7\] 0 " "Info: Pin \"VSAIDA_BREG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[8\] 0 " "Info: Pin \"VSAIDA_BREG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[9\] 0 " "Info: Pin \"VSAIDA_BREG\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[10\] 0 " "Info: Pin \"VSAIDA_BREG\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[11\] 0 " "Info: Pin \"VSAIDA_BREG\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[12\] 0 " "Info: Pin \"VSAIDA_BREG\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[13\] 0 " "Info: Pin \"VSAIDA_BREG\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[14\] 0 " "Info: Pin \"VSAIDA_BREG\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[15\] 0 " "Info: Pin \"VSAIDA_BREG\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[16\] 0 " "Info: Pin \"VSAIDA_BREG\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[17\] 0 " "Info: Pin \"VSAIDA_BREG\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[18\] 0 " "Info: Pin \"VSAIDA_BREG\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[19\] 0 " "Info: Pin \"VSAIDA_BREG\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[20\] 0 " "Info: Pin \"VSAIDA_BREG\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[21\] 0 " "Info: Pin \"VSAIDA_BREG\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[22\] 0 " "Info: Pin \"VSAIDA_BREG\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[23\] 0 " "Info: Pin \"VSAIDA_BREG\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[24\] 0 " "Info: Pin \"VSAIDA_BREG\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[25\] 0 " "Info: Pin \"VSAIDA_BREG\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[26\] 0 " "Info: Pin \"VSAIDA_BREG\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[27\] 0 " "Info: Pin \"VSAIDA_BREG\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[28\] 0 " "Info: Pin \"VSAIDA_BREG\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[29\] 0 " "Info: Pin \"VSAIDA_BREG\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[30\] 0 " "Info: Pin \"VSAIDA_BREG\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_BREG\[31\] 0 " "Info: Pin \"VSAIDA_BREG\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[0\] 0 " "Info: Pin \"VSAIDA_ULA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[1\] 0 " "Info: Pin \"VSAIDA_ULA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[2\] 0 " "Info: Pin \"VSAIDA_ULA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[3\] 0 " "Info: Pin \"VSAIDA_ULA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[4\] 0 " "Info: Pin \"VSAIDA_ULA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[5\] 0 " "Info: Pin \"VSAIDA_ULA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[6\] 0 " "Info: Pin \"VSAIDA_ULA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[7\] 0 " "Info: Pin \"VSAIDA_ULA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[8\] 0 " "Info: Pin \"VSAIDA_ULA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[9\] 0 " "Info: Pin \"VSAIDA_ULA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[10\] 0 " "Info: Pin \"VSAIDA_ULA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[11\] 0 " "Info: Pin \"VSAIDA_ULA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[12\] 0 " "Info: Pin \"VSAIDA_ULA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[13\] 0 " "Info: Pin \"VSAIDA_ULA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[14\] 0 " "Info: Pin \"VSAIDA_ULA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[15\] 0 " "Info: Pin \"VSAIDA_ULA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[16\] 0 " "Info: Pin \"VSAIDA_ULA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[17\] 0 " "Info: Pin \"VSAIDA_ULA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[18\] 0 " "Info: Pin \"VSAIDA_ULA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[19\] 0 " "Info: Pin \"VSAIDA_ULA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[20\] 0 " "Info: Pin \"VSAIDA_ULA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[21\] 0 " "Info: Pin \"VSAIDA_ULA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[22\] 0 " "Info: Pin \"VSAIDA_ULA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[23\] 0 " "Info: Pin \"VSAIDA_ULA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[24\] 0 " "Info: Pin \"VSAIDA_ULA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[25\] 0 " "Info: Pin \"VSAIDA_ULA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[26\] 0 " "Info: Pin \"VSAIDA_ULA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[27\] 0 " "Info: Pin \"VSAIDA_ULA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[28\] 0 " "Info: Pin \"VSAIDA_ULA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[29\] 0 " "Info: Pin \"VSAIDA_ULA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[30\] 0 " "Info: Pin \"VSAIDA_ULA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_ULA\[31\] 0 " "Info: Pin \"VSAIDA_ULA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[0\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[1\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[2\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[3\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[4\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[5\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[6\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[7\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[8\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[9\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[10\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[11\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[12\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[13\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[14\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[15\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[16\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[17\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[18\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[19\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[20\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[21\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[22\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[23\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[24\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[25\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[26\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[27\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[28\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[29\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[30\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMDESVIO\[31\] 0 " "Info: Pin \"VSAIDA_SUMDESVIO\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[0\] 0 " "Info: Pin \"VSAIDA_SUMPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[1\] 0 " "Info: Pin \"VSAIDA_SUMPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[2\] 0 " "Info: Pin \"VSAIDA_SUMPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[3\] 0 " "Info: Pin \"VSAIDA_SUMPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[4\] 0 " "Info: Pin \"VSAIDA_SUMPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[5\] 0 " "Info: Pin \"VSAIDA_SUMPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[6\] 0 " "Info: Pin \"VSAIDA_SUMPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[7\] 0 " "Info: Pin \"VSAIDA_SUMPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[8\] 0 " "Info: Pin \"VSAIDA_SUMPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[9\] 0 " "Info: Pin \"VSAIDA_SUMPC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[10\] 0 " "Info: Pin \"VSAIDA_SUMPC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[11\] 0 " "Info: Pin \"VSAIDA_SUMPC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[12\] 0 " "Info: Pin \"VSAIDA_SUMPC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[13\] 0 " "Info: Pin \"VSAIDA_SUMPC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[14\] 0 " "Info: Pin \"VSAIDA_SUMPC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[15\] 0 " "Info: Pin \"VSAIDA_SUMPC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[16\] 0 " "Info: Pin \"VSAIDA_SUMPC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[17\] 0 " "Info: Pin \"VSAIDA_SUMPC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[18\] 0 " "Info: Pin \"VSAIDA_SUMPC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[19\] 0 " "Info: Pin \"VSAIDA_SUMPC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[20\] 0 " "Info: Pin \"VSAIDA_SUMPC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[21\] 0 " "Info: Pin \"VSAIDA_SUMPC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[22\] 0 " "Info: Pin \"VSAIDA_SUMPC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[23\] 0 " "Info: Pin \"VSAIDA_SUMPC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[24\] 0 " "Info: Pin \"VSAIDA_SUMPC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[25\] 0 " "Info: Pin \"VSAIDA_SUMPC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[26\] 0 " "Info: Pin \"VSAIDA_SUMPC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[27\] 0 " "Info: Pin \"VSAIDA_SUMPC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[28\] 0 " "Info: Pin \"VSAIDA_SUMPC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[29\] 0 " "Info: Pin \"VSAIDA_SUMPC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[30\] 0 " "Info: Pin \"VSAIDA_SUMPC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_SUMPC\[31\] 0 " "Info: Pin \"VSAIDA_SUMPC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXRD\[0\] 0 " "Info: Pin \"VSAIDA_MUXRD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXRD\[1\] 0 " "Info: Pin \"VSAIDA_MUXRD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXRD\[2\] 0 " "Info: Pin \"VSAIDA_MUXRD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXRD\[3\] 0 " "Info: Pin \"VSAIDA_MUXRD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXRD\[4\] 0 " "Info: Pin \"VSAIDA_MUXRD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[0\] 0 " "Info: Pin \"VSAIDA_MUXALU\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[1\] 0 " "Info: Pin \"VSAIDA_MUXALU\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[2\] 0 " "Info: Pin \"VSAIDA_MUXALU\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[3\] 0 " "Info: Pin \"VSAIDA_MUXALU\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[4\] 0 " "Info: Pin \"VSAIDA_MUXALU\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[5\] 0 " "Info: Pin \"VSAIDA_MUXALU\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[6\] 0 " "Info: Pin \"VSAIDA_MUXALU\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[7\] 0 " "Info: Pin \"VSAIDA_MUXALU\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[8\] 0 " "Info: Pin \"VSAIDA_MUXALU\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[9\] 0 " "Info: Pin \"VSAIDA_MUXALU\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[10\] 0 " "Info: Pin \"VSAIDA_MUXALU\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[11\] 0 " "Info: Pin \"VSAIDA_MUXALU\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[12\] 0 " "Info: Pin \"VSAIDA_MUXALU\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[13\] 0 " "Info: Pin \"VSAIDA_MUXALU\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[14\] 0 " "Info: Pin \"VSAIDA_MUXALU\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[15\] 0 " "Info: Pin \"VSAIDA_MUXALU\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[16\] 0 " "Info: Pin \"VSAIDA_MUXALU\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[17\] 0 " "Info: Pin \"VSAIDA_MUXALU\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[18\] 0 " "Info: Pin \"VSAIDA_MUXALU\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[19\] 0 " "Info: Pin \"VSAIDA_MUXALU\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[20\] 0 " "Info: Pin \"VSAIDA_MUXALU\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[21\] 0 " "Info: Pin \"VSAIDA_MUXALU\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[22\] 0 " "Info: Pin \"VSAIDA_MUXALU\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[23\] 0 " "Info: Pin \"VSAIDA_MUXALU\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[24\] 0 " "Info: Pin \"VSAIDA_MUXALU\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[25\] 0 " "Info: Pin \"VSAIDA_MUXALU\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[26\] 0 " "Info: Pin \"VSAIDA_MUXALU\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[27\] 0 " "Info: Pin \"VSAIDA_MUXALU\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[28\] 0 " "Info: Pin \"VSAIDA_MUXALU\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[29\] 0 " "Info: Pin \"VSAIDA_MUXALU\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[30\] 0 " "Info: Pin \"VSAIDA_MUXALU\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXALU\[31\] 0 " "Info: Pin \"VSAIDA_MUXALU\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_CONTROLE\[0\] 0 " "Info: Pin \"VSAIDA_CONTROLE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_CONTROLE\[1\] 0 " "Info: Pin \"VSAIDA_CONTROLE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_CONTROLE\[2\] 0 " "Info: Pin \"VSAIDA_CONTROLE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_CONTROLE\[3\] 0 " "Info: Pin \"VSAIDA_CONTROLE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_CONTROLE\[4\] 0 " "Info: Pin \"VSAIDA_CONTROLE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_CONTROLE\[5\] 0 " "Info: Pin \"VSAIDA_CONTROLE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_CONTROLE\[6\] 0 " "Info: Pin \"VSAIDA_CONTROLE\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_CONTROLE\[7\] 0 " "Info: Pin \"VSAIDA_CONTROLE\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_CONTROLE\[8\] 0 " "Info: Pin \"VSAIDA_CONTROLE\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_CONTROLE\[9\] 0 " "Info: Pin \"VSAIDA_CONTROLE\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_CONTROLE\[10\] 0 " "Info: Pin \"VSAIDA_CONTROLE\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_CONTROLE\[11\] 0 " "Info: Pin \"VSAIDA_CONTROLE\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[0\] 0 " "Info: Pin \"VSAIDA_MUXAB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[1\] 0 " "Info: Pin \"VSAIDA_MUXAB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[2\] 0 " "Info: Pin \"VSAIDA_MUXAB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[3\] 0 " "Info: Pin \"VSAIDA_MUXAB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[4\] 0 " "Info: Pin \"VSAIDA_MUXAB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[5\] 0 " "Info: Pin \"VSAIDA_MUXAB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[6\] 0 " "Info: Pin \"VSAIDA_MUXAB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[7\] 0 " "Info: Pin \"VSAIDA_MUXAB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[8\] 0 " "Info: Pin \"VSAIDA_MUXAB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[9\] 0 " "Info: Pin \"VSAIDA_MUXAB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[10\] 0 " "Info: Pin \"VSAIDA_MUXAB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[11\] 0 " "Info: Pin \"VSAIDA_MUXAB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[12\] 0 " "Info: Pin \"VSAIDA_MUXAB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[13\] 0 " "Info: Pin \"VSAIDA_MUXAB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[14\] 0 " "Info: Pin \"VSAIDA_MUXAB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[15\] 0 " "Info: Pin \"VSAIDA_MUXAB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[16\] 0 " "Info: Pin \"VSAIDA_MUXAB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[17\] 0 " "Info: Pin \"VSAIDA_MUXAB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[18\] 0 " "Info: Pin \"VSAIDA_MUXAB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[19\] 0 " "Info: Pin \"VSAIDA_MUXAB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[20\] 0 " "Info: Pin \"VSAIDA_MUXAB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[21\] 0 " "Info: Pin \"VSAIDA_MUXAB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[22\] 0 " "Info: Pin \"VSAIDA_MUXAB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[23\] 0 " "Info: Pin \"VSAIDA_MUXAB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[24\] 0 " "Info: Pin \"VSAIDA_MUXAB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[25\] 0 " "Info: Pin \"VSAIDA_MUXAB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[26\] 0 " "Info: Pin \"VSAIDA_MUXAB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[27\] 0 " "Info: Pin \"VSAIDA_MUXAB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[28\] 0 " "Info: Pin \"VSAIDA_MUXAB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[29\] 0 " "Info: Pin \"VSAIDA_MUXAB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[30\] 0 " "Info: Pin \"VSAIDA_MUXAB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXAB\[31\] 0 " "Info: Pin \"VSAIDA_MUXAB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[0\] 0 " "Info: Pin \"VSAIDA_MUXB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[1\] 0 " "Info: Pin \"VSAIDA_MUXB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[2\] 0 " "Info: Pin \"VSAIDA_MUXB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[3\] 0 " "Info: Pin \"VSAIDA_MUXB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[4\] 0 " "Info: Pin \"VSAIDA_MUXB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[5\] 0 " "Info: Pin \"VSAIDA_MUXB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[6\] 0 " "Info: Pin \"VSAIDA_MUXB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[7\] 0 " "Info: Pin \"VSAIDA_MUXB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[8\] 0 " "Info: Pin \"VSAIDA_MUXB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[9\] 0 " "Info: Pin \"VSAIDA_MUXB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[10\] 0 " "Info: Pin \"VSAIDA_MUXB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[11\] 0 " "Info: Pin \"VSAIDA_MUXB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[12\] 0 " "Info: Pin \"VSAIDA_MUXB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[13\] 0 " "Info: Pin \"VSAIDA_MUXB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[14\] 0 " "Info: Pin \"VSAIDA_MUXB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[15\] 0 " "Info: Pin \"VSAIDA_MUXB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[16\] 0 " "Info: Pin \"VSAIDA_MUXB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[17\] 0 " "Info: Pin \"VSAIDA_MUXB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[18\] 0 " "Info: Pin \"VSAIDA_MUXB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[19\] 0 " "Info: Pin \"VSAIDA_MUXB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[20\] 0 " "Info: Pin \"VSAIDA_MUXB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[21\] 0 " "Info: Pin \"VSAIDA_MUXB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[22\] 0 " "Info: Pin \"VSAIDA_MUXB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[23\] 0 " "Info: Pin \"VSAIDA_MUXB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[24\] 0 " "Info: Pin \"VSAIDA_MUXB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[25\] 0 " "Info: Pin \"VSAIDA_MUXB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[26\] 0 " "Info: Pin \"VSAIDA_MUXB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[27\] 0 " "Info: Pin \"VSAIDA_MUXB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[28\] 0 " "Info: Pin \"VSAIDA_MUXB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[29\] 0 " "Info: Pin \"VSAIDA_MUXB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[30\] 0 " "Info: Pin \"VSAIDA_MUXB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_MUXB\[31\] 0 " "Info: Pin \"VSAIDA_MUXB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_RS\[0\] 0 " "Info: Pin \"VSAIDA_INS_RS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_RS\[1\] 0 " "Info: Pin \"VSAIDA_INS_RS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_RS\[2\] 0 " "Info: Pin \"VSAIDA_INS_RS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_RS\[3\] 0 " "Info: Pin \"VSAIDA_INS_RS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_RS\[4\] 0 " "Info: Pin \"VSAIDA_INS_RS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_RT\[0\] 0 " "Info: Pin \"VSAIDA_INS_RT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_RT\[1\] 0 " "Info: Pin \"VSAIDA_INS_RT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_RT\[2\] 0 " "Info: Pin \"VSAIDA_INS_RT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_RT\[3\] 0 " "Info: Pin \"VSAIDA_INS_RT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_RT\[4\] 0 " "Info: Pin \"VSAIDA_INS_RT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_RD\[0\] 0 " "Info: Pin \"VSAIDA_INS_RD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_RD\[1\] 0 " "Info: Pin \"VSAIDA_INS_RD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_RD\[2\] 0 " "Info: Pin \"VSAIDA_INS_RD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_RD\[3\] 0 " "Info: Pin \"VSAIDA_INS_RD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_RD\[4\] 0 " "Info: Pin \"VSAIDA_INS_RD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_SHAMT\[0\] 0 " "Info: Pin \"VSAIDA_INS_SHAMT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_SHAMT\[1\] 0 " "Info: Pin \"VSAIDA_INS_SHAMT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_SHAMT\[2\] 0 " "Info: Pin \"VSAIDA_INS_SHAMT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_SHAMT\[3\] 0 " "Info: Pin \"VSAIDA_INS_SHAMT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_SHAMT\[4\] 0 " "Info: Pin \"VSAIDA_INS_SHAMT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_FUNCT\[0\] 0 " "Info: Pin \"VSAIDA_INS_FUNCT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_FUNCT\[1\] 0 " "Info: Pin \"VSAIDA_INS_FUNCT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_FUNCT\[2\] 0 " "Info: Pin \"VSAIDA_INS_FUNCT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_FUNCT\[3\] 0 " "Info: Pin \"VSAIDA_INS_FUNCT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_FUNCT\[4\] 0 " "Info: Pin \"VSAIDA_INS_FUNCT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_FUNCT\[5\] 0 " "Info: Pin \"VSAIDA_INS_FUNCT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_OPCODE\[0\] 0 " "Info: Pin \"VSAIDA_INS_OPCODE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_OPCODE\[1\] 0 " "Info: Pin \"VSAIDA_INS_OPCODE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_OPCODE\[2\] 0 " "Info: Pin \"VSAIDA_INS_OPCODE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_OPCODE\[3\] 0 " "Info: Pin \"VSAIDA_INS_OPCODE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_OPCODE\[4\] 0 " "Info: Pin \"VSAIDA_INS_OPCODE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_OPCODE\[5\] 0 " "Info: Pin \"VSAIDA_INS_OPCODE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[0\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[1\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[2\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[3\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[4\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[5\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[6\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[7\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[8\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[9\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[10\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[11\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[12\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[13\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[14\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM16\[15\] 0 " "Info: Pin \"VSAIDA_INS_IMM16\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[0\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[1\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[2\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[3\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[4\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[5\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[6\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[7\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[8\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[9\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[10\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[11\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[12\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[13\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[14\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[15\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[16\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[17\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[18\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[19\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[20\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[21\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[22\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[23\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[24\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSAIDA_INS_IMM26\[25\] 0 " "Info: Pin \"VSAIDA_INS_IMM26\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemRead 0 " "Info: Pin \"MemRead\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 50 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Info: Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 15:03:11 2017 " "Info: Processing ended: Thu Feb 09 15:03:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Info: Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Info: Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 15:03:12 2017 " "Info: Processing started: Thu Feb 09 15:03:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Uniciclo -c Uniciclo " "Info: Command: quartus_sta Uniciclo -c Uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 15:03:13 2017 " "Info: Processing started: Thu Feb 09 15:03:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Uniciclo -c Uniciclo " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Uniciclo -c Uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[0\]\|combout " "Warning: Node \"controle\|controles\[0\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[10\]\|combout " "Warning: Node \"controle\|controles\[10\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[3\]\|combout " "Warning: Node \"controle\|controles\[3\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[31\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[31\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[1\]\|combout " "Warning: Node \"controle\|controles\[1\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[2\]\|combout " "Warning: Node \"controle\|controles\[2\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[5\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[5\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[4\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[4\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[11\]\|combout " "Warning: Node \"controle\|controles\[11\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[2\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[2\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[3\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[3\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[6\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[6\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[14\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[14\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[24\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[24\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[25\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[25\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[27\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[27\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[26\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[26\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[8\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[8\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[18\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[18\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[17\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[17\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[19\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[19\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[20\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[20\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[22\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[22\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[21\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[21\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[23\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[23\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[30\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[30\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[15\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[15\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[16\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[16\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[0\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[0\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|ULAsrc\[1\]\|combout " "Warning: Node \"controle\|ULAsrc\[1\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[12\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[12\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[13\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[13\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[9\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[9\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[7\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[7\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[10\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[10\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[11\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[11\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[1\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[1\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[28\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[28\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[29\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[29\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[7\]\|combout " "Warning: Node \"controle\|controles\[7\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[6\]\|combout " "Warning: Node \"controle\|controles\[6\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[4\]\|combout " "Warning: Node \"controle\|controles\[4\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[9\]\|combout " "Warning: Node \"controle\|controles\[9\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[8\]\|combout " "Warning: Node \"controle\|controles\[8\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Uniciclo.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Uniciclo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_mem clk_mem " "Info: create_clock -period 1.000 -name clk_mem clk_mem" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 " "Info: create_clock -period 1.000 -name MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:controle\|ULAsrc\[1\] controle:controle\|ULAsrc\[1\] " "Info: create_clock -period 1.000 -name controle:controle\|ULAsrc\[1\] controle:controle\|ULAsrc\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  to: MI\|altsyncram_component\|auto_generated\|ram_block1a26\|portadataout\[5\] " "Info: From: MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  to: MI\|altsyncram_component\|auto_generated\|ram_block1a26\|portadataout\[5\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controle\|controles\[1\]~2  from: dataa  to: combout " "Info: Cell: controle\|controles\[1\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controle\|controles\[1\]~2  from: datab  to: combout " "Info: Cell: controle\|controles\[1\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.356 " "Info: Worst-case setup slack is -21.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.356    -20619.968 clk  " "Info:   -21.356    -20619.968 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.360      -678.021 clk_mem  " "Info:   -18.360      -678.021 clk_mem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.745      -261.923 controle:controle\|ULAsrc\[1\]  " "Info:    -9.745      -261.923 controle:controle\|ULAsrc\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.743       -31.028 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  " "Info:    -4.743       -31.028 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.788 " "Info: Worst-case hold slack is -5.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.788       -46.759 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  " "Info:    -5.788       -46.759 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.413       -72.644 controle:controle\|ULAsrc\[1\]  " "Info:    -3.413       -72.644 controle:controle\|ULAsrc\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469         0.000 clk  " "Info:     0.469         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572         0.000 clk_mem  " "Info:     0.572         0.000 clk_mem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.146 " "Info: Worst-case minimum pulse width slack is -2.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.146      -156.436 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  " "Info:    -2.146      -156.436 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -397.684 clk_mem  " "Info:    -2.000      -397.684 clk_mem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1057.380 clk  " "Info:    -1.380     -1057.380 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controle:controle\|ULAsrc\[1\]  " "Info:     0.500         0.000 controle:controle\|ULAsrc\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  to: MI\|altsyncram_component\|auto_generated\|ram_block1a26\|portadataout\[5\] " "Info: From: MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  to: MI\|altsyncram_component\|auto_generated\|ram_block1a26\|portadataout\[5\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controle\|controles\[1\]~2  from: dataa  to: combout " "Info: Cell: controle\|controles\[1\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controle\|controles\[1\]~2  from: datab  to: combout " "Info: Cell: controle\|controles\[1\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.625 " "Info: Worst-case setup slack is -9.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.625     -9374.621 clk  " "Info:    -9.625     -9374.621 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.305      -319.436 clk_mem  " "Info:    -8.305      -319.436 clk_mem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.586      -122.377 controle:controle\|ULAsrc\[1\]  " "Info:    -4.586      -122.377 controle:controle\|ULAsrc\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.035        -8.836 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  " "Info:    -2.035        -8.836 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.040 " "Info: Worst-case hold slack is -3.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.040       -24.852 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  " "Info:    -3.040       -24.852 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.950       -45.219 controle:controle\|ULAsrc\[1\]  " "Info:    -1.950       -45.219 controle:controle\|ULAsrc\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017        -0.124 clk  " "Info:    -0.017        -0.124 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448         0.000 clk_mem  " "Info:     0.448         0.000 clk_mem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Info: Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -397.684 clk_mem  " "Info:    -2.000      -397.684 clk_mem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1057.380 clk  " "Info:    -1.380     -1057.380 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.705       -44.700 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  " "Info:    -0.705       -44.700 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controle:controle\|ULAsrc\[1\]  " "Info:     0.500         0.000 controle:controle\|ULAsrc\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Info: Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 15:03:21 2017 " "Info: Processing ended: Thu Feb 09 15:03:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 48 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "298 " "Info: Peak virtual memory: 298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 15:03:23 2017 " "Info: Processing ended: Thu Feb 09 15:03:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 15:03:27 2017 " "Info: Processing started: Thu Feb 09 15:03:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Uniciclo -c Uniciclo " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Uniciclo -c Uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Uniciclo.vho\", \"Uniciclo_fast.vho Uniciclo_vhd.sdo Uniciclo_vhd_fast.sdo C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/simulation/modelsim/ simulation " "Info: Generated files \"Uniciclo.vho\", \"Uniciclo_fast.vho\", \"Uniciclo_vhd.sdo\" and \"Uniciclo_vhd_fast.sdo\" in directory \"C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 15:03:31 2017 " "Info: Processing ended: Thu Feb 09 15:03:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 190 s " "Info: Quartus II Full Compilation was successful. 0 errors, 190 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
