#-----------------------------------------------------------
# Webtalk v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Mar  6 00:34:34 2018
# Process ID: 3960
# Current directory: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim
# Command line: wbtcv.exe -mode batch -source C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim/xsim.dir/project_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim/webtalk.log
# Journal file: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim/xsim.dir/project_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim/xsim.dir/project_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  6 00:34:44 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 51.852 ; gain = 1.211
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  6 00:34:44 2018...
