#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 14 20:03:46 2025
# Process ID: 50892
# Current directory: C:/Users/liuyx/Desktop/zynq_tdc20250311/tdc_system_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33704 C:\Users\liuyx\Desktop\zynq_tdc20250311\tdc_system_prj\tdc_system_prj.xpr
# Log file: C:/Users/liuyx/Desktop/zynq_tdc20250311/tdc_system_prj/vivado.log
# Journal file: C:/Users/liuyx/Desktop/zynq_tdc20250311/tdc_system_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liuyx/Desktop/zynq_tdc20250311/tdc_system_prj/tdc_system_prj.xpr
INFO: [Project 1-313] Project file moved from 'D:/zynq_tdc/tdc_system_prj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liuyx/Desktop/zynq_tdc20250311/tdc_ip_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 909.738 ; gain = 191.922
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 14 20:04:43 2025...
prj/tdc_system_prj.sdk -hwspec C:/Users/liuyx/Desktop/zynq_tdc20250311/tdc_system_prj/tdc_system_prj.sdk/zynq_blk_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/liuyx/Desktop/zynq_tdc20250311/tdc_system_prj/tdc_system_prj.sdk -hwspec C:/Users/liuyx/Desktop/zynq_tdc20250311/tdc_system_prj/tdc_system_prj.sdk/zynq_blk_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/liuyx/Desktop/zynq_tdc20250311/tdc_system_prj/tdc_system_prj.srcs/sources_1/bd/zynq_blk/zynq_blk.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_rst_clk2
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:user:TDCchannel:1.0 - TDCchannel_start
Adding cell -- xilinx.com:user:TDCchannel:1.0 - TDCchannel_stop
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_rst_clk3
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:user:tdc_ctl_fromps:1.0 - tdc_ctl_sig_0
Adding cell -- xilinx.com:module_ref:tdc_control:1.0 - tdc_control_0
Adding cell -- xilinx.com:module_ref:hit_src_chg:1.0 - hit_src_chg_0
Adding cell -- xilinx.com:module_ref:hit_src_chg:1.0 - hit_src_chg_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /tdc_ctl_sig_0/clk_sys(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_calib1(clk) and /hit_src_chg_0/clk_calib(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_calib1(clk) and /hit_src_chg_1/clk_calib(undef)
Successfully read diagram <zynq_blk> from BD file <C:/Users/liuyx/Desktop/zynq_tdc20250311/tdc_system_prj/tdc_system_prj.srcs/sources_1/bd/zynq_blk/zynq_blk.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 14 20:06:16 2025...
