
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002820  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  080029b0  080029b0  000039b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a74  08002a74  00004088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002a74  08002a74  00003a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002a7c  08002a7c  00004088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a7c  08002a7c  00003a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002a80  08002a80  00003a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08002a84  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00004088  2**0
                  CONTENTS
 10 .bss          00000640  20000088  20000088  00004088  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200006c8  200006c8  00004088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004088  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001ac4  00000000  00000000  000040b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000068f  00000000  00000000  00005b7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001c8  00000000  00000000  00006210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000147  00000000  00000000  000063d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000313b  00000000  00000000  0000651f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002720  00000000  00000000  0000965a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000b983  00000000  00000000  0000bd7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000176fd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001178  00000000  00000000  00017740  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  000188b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002998 	.word	0x08002998

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08002998 	.word	0x08002998

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <USART2_Init>:
uint8_t g_data = 0;

extern void initialise_monitor_handles(void);

void USART2_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
	usart2_handle.pUSARTx = USART2;
 8000284:	4b0d      	ldr	r3, [pc, #52]	@ (80002bc <USART2_Init+0x3c>)
 8000286:	4a0e      	ldr	r2, [pc, #56]	@ (80002c0 <USART2_Init+0x40>)
 8000288:	601a      	str	r2, [r3, #0]
	usart2_handle.USART_Config.USART_Baud = USART_STD_BAUD_115200;
 800028a:	4b0c      	ldr	r3, [pc, #48]	@ (80002bc <USART2_Init+0x3c>)
 800028c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000290:	609a      	str	r2, [r3, #8]
	usart2_handle.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CTRL_NONE;
 8000292:	4b0a      	ldr	r3, [pc, #40]	@ (80002bc <USART2_Init+0x3c>)
 8000294:	2200      	movs	r2, #0
 8000296:	73da      	strb	r2, [r3, #15]
	usart2_handle.USART_Config.USART_Mode = USART_MODE_TXRX;
 8000298:	4b08      	ldr	r3, [pc, #32]	@ (80002bc <USART2_Init+0x3c>)
 800029a:	2202      	movs	r2, #2
 800029c:	711a      	strb	r2, [r3, #4]
	usart2_handle.USART_Config.USART_NoOfStopBits = USART_STOPBITS_1;
 800029e:	4b07      	ldr	r3, [pc, #28]	@ (80002bc <USART2_Init+0x3c>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	731a      	strb	r2, [r3, #12]
	usart2_handle.USART_Config.USART_WordLength = USART_WORDLEN_8BITS;
 80002a4:	4b05      	ldr	r3, [pc, #20]	@ (80002bc <USART2_Init+0x3c>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	735a      	strb	r2, [r3, #13]
	usart2_handle.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 80002aa:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <USART2_Init+0x3c>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	739a      	strb	r2, [r3, #14]
	USART_Init(&usart2_handle);
 80002b0:	4802      	ldr	r0, [pc, #8]	@ (80002bc <USART2_Init+0x3c>)
 80002b2:	f000 fd41 	bl	8000d38 <USART_Init>
}
 80002b6:	bf00      	nop
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	200004a4 	.word	0x200004a4
 80002c0:	40004400 	.word	0x40004400

080002c4 <USART2_GPIOInit>:

void USART2_GPIOInit(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b084      	sub	sp, #16
 80002c8:	af00      	add	r7, sp, #0
	GPIO_Handle_t usart_gpios;

	usart_gpios.pGPIOx = GPIOA;
 80002ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000304 <USART2_GPIOInit+0x40>)
 80002cc:	607b      	str	r3, [r7, #4]
	usart_gpios.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80002ce:	2302      	movs	r3, #2
 80002d0:	727b      	strb	r3, [r7, #9]
	usart_gpios.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80002d2:	2300      	movs	r3, #0
 80002d4:	733b      	strb	r3, [r7, #12]
	usart_gpios.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 80002d6:	2301      	movs	r3, #1
 80002d8:	72fb      	strb	r3, [r7, #11]
	usart_gpios.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002da:	2302      	movs	r3, #2
 80002dc:	72bb      	strb	r3, [r7, #10]
	usart_gpios.GPIO_PinConfig.GPIO_PinAltFunMode =7;
 80002de:	2307      	movs	r3, #7
 80002e0:	737b      	strb	r3, [r7, #13]

	usart_gpios.GPIO_PinConfig.GPIO_PinNumber  = GPIO_PIN_NO_2;
 80002e2:	2302      	movs	r3, #2
 80002e4:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 80002e6:	1d3b      	adds	r3, r7, #4
 80002e8:	4618      	mov	r0, r3
 80002ea:	f000 f955 	bl	8000598 <GPIO_Init>

	usart_gpios.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3;
 80002ee:	2303      	movs	r3, #3
 80002f0:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 80002f2:	1d3b      	adds	r3, r7, #4
 80002f4:	4618      	mov	r0, r3
 80002f6:	f000 f94f 	bl	8000598 <GPIO_Init>

}
 80002fa:	bf00      	nop
 80002fc:	3710      	adds	r7, #16
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
 8000302:	bf00      	nop
 8000304:	40020000 	.word	0x40020000

08000308 <GPIO_ButtonInit>:

void GPIO_ButtonInit(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b086      	sub	sp, #24
 800030c:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOBtn,GpioLed;

	//this is btn gpio configuration
	GPIOBtn.pGPIOx = GPIOA;
 800030e:	4b13      	ldr	r3, [pc, #76]	@ (800035c <GPIO_ButtonInit+0x54>)
 8000310:	60fb      	str	r3, [r7, #12]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 8000312:	2300      	movs	r3, #0
 8000314:	743b      	strb	r3, [r7, #16]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 8000316:	2300      	movs	r3, #0
 8000318:	747b      	strb	r3, [r7, #17]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800031a:	2302      	movs	r3, #2
 800031c:	74bb      	strb	r3, [r7, #18]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800031e:	2300      	movs	r3, #0
 8000320:	74fb      	strb	r3, [r7, #19]


	GPIO_Init(&GPIOBtn);
 8000322:	f107 030c 	add.w	r3, r7, #12
 8000326:	4618      	mov	r0, r3
 8000328:	f000 f936 	bl	8000598 <GPIO_Init>

	//this is led gpio configuration
	GpioLed.pGPIOx = GPIOD;
 800032c:	4b0c      	ldr	r3, [pc, #48]	@ (8000360 <GPIO_ButtonInit+0x58>)
 800032e:	603b      	str	r3, [r7, #0]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 8000330:	230c      	movs	r3, #12
 8000332:	713b      	strb	r3, [r7, #4]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000334:	2301      	movs	r3, #1
 8000336:	717b      	strb	r3, [r7, #5]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000338:	2302      	movs	r3, #2
 800033a:	71bb      	strb	r3, [r7, #6]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 800033c:	2301      	movs	r3, #1
 800033e:	723b      	strb	r3, [r7, #8]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000340:	2300      	movs	r3, #0
 8000342:	71fb      	strb	r3, [r7, #7]

	GPIO_PeriClockControl(GPIOD,ENABLE);
 8000344:	2101      	movs	r1, #1
 8000346:	4806      	ldr	r0, [pc, #24]	@ (8000360 <GPIO_ButtonInit+0x58>)
 8000348:	f000 faca 	bl	80008e0 <GPIO_PeriClockControl>

	GPIO_Init(&GpioLed);
 800034c:	463b      	mov	r3, r7
 800034e:	4618      	mov	r0, r3
 8000350:	f000 f922 	bl	8000598 <GPIO_Init>

}
 8000354:	bf00      	nop
 8000356:	3718      	adds	r7, #24
 8000358:	46bd      	mov	sp, r7
 800035a:	bd80      	pop	{r7, pc}
 800035c:	40020000 	.word	0x40020000
 8000360:	40020c00 	.word	0x40020c00

08000364 <delay>:

void delay(void)
{
 8000364:	b480      	push	{r7}
 8000366:	b083      	sub	sp, #12
 8000368:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 500000/2 ; i ++);
 800036a:	2300      	movs	r3, #0
 800036c:	607b      	str	r3, [r7, #4]
 800036e:	e002      	b.n	8000376 <delay+0x12>
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	3301      	adds	r3, #1
 8000374:	607b      	str	r3, [r7, #4]
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	4a04      	ldr	r2, [pc, #16]	@ (800038c <delay+0x28>)
 800037a:	4293      	cmp	r3, r2
 800037c:	d9f8      	bls.n	8000370 <delay+0xc>
}
 800037e:	bf00      	nop
 8000380:	bf00      	nop
 8000382:	370c      	adds	r7, #12
 8000384:	46bd      	mov	sp, r7
 8000386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038a:	4770      	bx	lr
 800038c:	0003d08f 	.word	0x0003d08f

08000390 <main>:


int main(void)
{
 8000390:	b590      	push	{r4, r7, lr}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
	uint32_t cnt = 0;
 8000396:	2300      	movs	r3, #0
 8000398:	607b      	str	r3, [r7, #4]


	initialise_monitor_handles();
 800039a:	f002 fa7f 	bl	800289c <initialise_monitor_handles>

	GPIO_ButtonInit();
 800039e:	f7ff ffb3 	bl	8000308 <GPIO_ButtonInit>

	USART2_GPIOInit();
 80003a2:	f7ff ff8f 	bl	80002c4 <USART2_GPIOInit>

    USART2_Init();
 80003a6:	f7ff ff6b 	bl	8000280 <USART2_Init>

    USART_IRQInterruptConfig(IRQ_NO_USART2,ENABLE);
 80003aa:	2101      	movs	r1, #1
 80003ac:	2026      	movs	r0, #38	@ 0x26
 80003ae:	f000 fe91 	bl	80010d4 <USART_IRQInterruptConfig>

    USART_PeripheralControl(USART2,ENABLE);
 80003b2:	2101      	movs	r1, #1
 80003b4:	482f      	ldr	r0, [pc, #188]	@ (8000474 <main+0xe4>)
 80003b6:	f000 fde5 	bl	8000f84 <USART_PeripheralControl>

    printf("Application is running\n");
 80003ba:	482f      	ldr	r0, [pc, #188]	@ (8000478 <main+0xe8>)
 80003bc:	f001 f9ee 	bl	800179c <puts>

    //do forever
    while(1)
    {
		//wait till button is pressed
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 80003c0:	bf00      	nop
 80003c2:	2100      	movs	r1, #0
 80003c4:	482d      	ldr	r0, [pc, #180]	@ (800047c <main+0xec>)
 80003c6:	f000 fb77 	bl	8000ab8 <GPIO_ReadFromInputPin>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d0f8      	beq.n	80003c2 <main+0x32>

		//to avoid button de-bouncing related issues 200ms of delay
		delay();
 80003d0:	f7ff ffc8 	bl	8000364 <delay>

		// Next message index ; make sure that cnt value doesn't cross 2
		cnt = cnt % 3;
 80003d4:	687a      	ldr	r2, [r7, #4]
 80003d6:	4b2a      	ldr	r3, [pc, #168]	@ (8000480 <main+0xf0>)
 80003d8:	fba3 1302 	umull	r1, r3, r3, r2
 80003dc:	0859      	lsrs	r1, r3, #1
 80003de:	460b      	mov	r3, r1
 80003e0:	005b      	lsls	r3, r3, #1
 80003e2:	440b      	add	r3, r1
 80003e4:	1ad3      	subs	r3, r2, r3
 80003e6:	607b      	str	r3, [r7, #4]


		//First lets enable the reception in interrupt mode
		//this code enables the receive interrupt
		while ( USART_ReceiveDataIT(&usart2_handle,(uint8_t*)rx_buf,strlen(msg[cnt])) != USART_READY );
 80003e8:	bf00      	nop
 80003ea:	4a26      	ldr	r2, [pc, #152]	@ (8000484 <main+0xf4>)
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003f2:	4618      	mov	r0, r3
 80003f4:	f7ff feec 	bl	80001d0 <strlen>
 80003f8:	4603      	mov	r3, r0
 80003fa:	461a      	mov	r2, r3
 80003fc:	4922      	ldr	r1, [pc, #136]	@ (8000488 <main+0xf8>)
 80003fe:	4823      	ldr	r0, [pc, #140]	@ (800048c <main+0xfc>)
 8000400:	f000 fe3e 	bl	8001080 <USART_ReceiveDataIT>
 8000404:	4603      	mov	r3, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d1ef      	bne.n	80003ea <main+0x5a>

		//Send the msg indexed by cnt in blocking mode
    	USART_SendData(&usart2_handle,(uint8_t*)msg[cnt],strlen(msg[cnt]));
 800040a:	4a1e      	ldr	r2, [pc, #120]	@ (8000484 <main+0xf4>)
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000412:	4a1c      	ldr	r2, [pc, #112]	@ (8000484 <main+0xf4>)
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800041a:	4618      	mov	r0, r3
 800041c:	f7ff fed8 	bl	80001d0 <strlen>
 8000420:	4603      	mov	r3, r0
 8000422:	461a      	mov	r2, r3
 8000424:	4621      	mov	r1, r4
 8000426:	4819      	ldr	r0, [pc, #100]	@ (800048c <main+0xfc>)
 8000428:	f000 fddc 	bl	8000fe4 <USART_SendData>

    	printf("Transmitted : %s\n",msg[cnt]);
 800042c:	4a15      	ldr	r2, [pc, #84]	@ (8000484 <main+0xf4>)
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000434:	4619      	mov	r1, r3
 8000436:	4816      	ldr	r0, [pc, #88]	@ (8000490 <main+0x100>)
 8000438:	f001 f948 	bl	80016cc <iprintf>

    	//Now lets wait until all the bytes are received from the arduino .
    	//When all the bytes are received rxCmplt will be SET in application callback


    	while(rxCmplt != SET);
 800043c:	bf00      	nop
 800043e:	4b15      	ldr	r3, [pc, #84]	@ (8000494 <main+0x104>)
 8000440:	781b      	ldrb	r3, [r3, #0]
 8000442:	2b01      	cmp	r3, #1
 8000444:	d1fb      	bne.n	800043e <main+0xae>
    	//USART_ReceiveData(&usart2_handle,(uint8_t*)rx_buf,strlen(msg[cnt]));

    	//just make sure that last byte should be null otherwise %s fails while printing
    	rx_buf[strlen(msg[cnt])+ 1] = '\0';
 8000446:	4a0f      	ldr	r2, [pc, #60]	@ (8000484 <main+0xf4>)
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800044e:	4618      	mov	r0, r3
 8000450:	f7ff febe 	bl	80001d0 <strlen>
 8000454:	4603      	mov	r3, r0
 8000456:	3301      	adds	r3, #1
 8000458:	4a0b      	ldr	r2, [pc, #44]	@ (8000488 <main+0xf8>)
 800045a:	2100      	movs	r1, #0
 800045c:	54d1      	strb	r1, [r2, r3]

    	//Print what we received from the arduino
    	printf("Received    : %s\n",rx_buf);
 800045e:	490a      	ldr	r1, [pc, #40]	@ (8000488 <main+0xf8>)
 8000460:	480d      	ldr	r0, [pc, #52]	@ (8000498 <main+0x108>)
 8000462:	f001 f933 	bl	80016cc <iprintf>

    	//invalidate the flag
    	rxCmplt = RESET;
 8000466:	4b0b      	ldr	r3, [pc, #44]	@ (8000494 <main+0x104>)
 8000468:	2200      	movs	r2, #0
 800046a:	701a      	strb	r2, [r3, #0]

    	//move on to next message indexed in msg[]
    	cnt ++;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	3301      	adds	r3, #1
 8000470:	607b      	str	r3, [r7, #4]
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 8000472:	e7a5      	b.n	80003c0 <main+0x30>
 8000474:	40004400 	.word	0x40004400
 8000478:	080029e8 	.word	0x080029e8
 800047c:	40020000 	.word	0x40020000
 8000480:	aaaaaaab 	.word	0xaaaaaaab
 8000484:	20000000 	.word	0x20000000
 8000488:	200000a4 	.word	0x200000a4
 800048c:	200004a4 	.word	0x200004a4
 8000490:	08002a00 	.word	0x08002a00
 8000494:	200004c8 	.word	0x200004c8
 8000498:	08002a14 	.word	0x08002a14

0800049c <USART2_IRQHandler>:
	return 0;
}


void USART2_IRQHandler(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
	USART_IRQHandling(&usart2_handle);
 80004a0:	4802      	ldr	r0, [pc, #8]	@ (80004ac <USART2_IRQHandler+0x10>)
 80004a2:	f000 fea1 	bl	80011e8 <USART_IRQHandling>
}
 80004a6:	bf00      	nop
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	200004a4 	.word	0x200004a4

080004b0 <USART_ApplicationEventCallback>:




void USART_ApplicationEventCallback( USART_Handle_t *pUSARTHandle,uint8_t ApEv)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b083      	sub	sp, #12
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	460b      	mov	r3, r1
 80004ba:	70fb      	strb	r3, [r7, #3]
   if(ApEv == USART_EVENT_RX_CMPLT)
 80004bc:	78fb      	ldrb	r3, [r7, #3]
 80004be:	2b01      	cmp	r3, #1
 80004c0:	d102      	bne.n	80004c8 <USART_ApplicationEventCallback+0x18>
   {
			rxCmplt = SET;
 80004c2:	4b04      	ldr	r3, [pc, #16]	@ (80004d4 <USART_ApplicationEventCallback+0x24>)
 80004c4:	2201      	movs	r2, #1
 80004c6:	701a      	strb	r2, [r3, #0]

   }else if (ApEv == USART_EVENT_TX_CMPLT)
   {
	   ;
   }
}
 80004c8:	bf00      	nop
 80004ca:	370c      	adds	r7, #12
 80004cc:	46bd      	mov	sp, r7
 80004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d2:	4770      	bx	lr
 80004d4:	200004c8 	.word	0x200004c8

080004d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b086      	sub	sp, #24
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80004e0:	4a14      	ldr	r2, [pc, #80]	@ (8000534 <_sbrk+0x5c>)
 80004e2:	4b15      	ldr	r3, [pc, #84]	@ (8000538 <_sbrk+0x60>)
 80004e4:	1ad3      	subs	r3, r2, r3
 80004e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80004e8:	697b      	ldr	r3, [r7, #20]
 80004ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80004ec:	4b13      	ldr	r3, [pc, #76]	@ (800053c <_sbrk+0x64>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d102      	bne.n	80004fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80004f4:	4b11      	ldr	r3, [pc, #68]	@ (800053c <_sbrk+0x64>)
 80004f6:	4a12      	ldr	r2, [pc, #72]	@ (8000540 <_sbrk+0x68>)
 80004f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80004fa:	4b10      	ldr	r3, [pc, #64]	@ (800053c <_sbrk+0x64>)
 80004fc:	681a      	ldr	r2, [r3, #0]
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	4413      	add	r3, r2
 8000502:	693a      	ldr	r2, [r7, #16]
 8000504:	429a      	cmp	r2, r3
 8000506:	d207      	bcs.n	8000518 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000508:	f001 fa76 	bl	80019f8 <__errno>
 800050c:	4603      	mov	r3, r0
 800050e:	220c      	movs	r2, #12
 8000510:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000512:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000516:	e009      	b.n	800052c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000518:	4b08      	ldr	r3, [pc, #32]	@ (800053c <_sbrk+0x64>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800051e:	4b07      	ldr	r3, [pc, #28]	@ (800053c <_sbrk+0x64>)
 8000520:	681a      	ldr	r2, [r3, #0]
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	4413      	add	r3, r2
 8000526:	4a05      	ldr	r2, [pc, #20]	@ (800053c <_sbrk+0x64>)
 8000528:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800052a:	68fb      	ldr	r3, [r7, #12]
}
 800052c:	4618      	mov	r0, r3
 800052e:	3718      	adds	r7, #24
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}
 8000534:	20020000 	.word	0x20020000
 8000538:	00000400 	.word	0x00000400
 800053c:	200004cc 	.word	0x200004cc
 8000540:	200006c8 	.word	0x200006c8

08000544 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000544:	480d      	ldr	r0, [pc, #52]	@ (800057c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000546:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000548:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800054c:	480c      	ldr	r0, [pc, #48]	@ (8000580 <LoopForever+0x6>)
  ldr r1, =_edata
 800054e:	490d      	ldr	r1, [pc, #52]	@ (8000584 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000550:	4a0d      	ldr	r2, [pc, #52]	@ (8000588 <LoopForever+0xe>)
  movs r3, #0
 8000552:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000554:	e002      	b.n	800055c <LoopCopyDataInit>

08000556 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000556:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000558:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800055a:	3304      	adds	r3, #4

0800055c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800055c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800055e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000560:	d3f9      	bcc.n	8000556 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000562:	4a0a      	ldr	r2, [pc, #40]	@ (800058c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000564:	4c0a      	ldr	r4, [pc, #40]	@ (8000590 <LoopForever+0x16>)
  movs r3, #0
 8000566:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000568:	e001      	b.n	800056e <LoopFillZerobss>

0800056a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800056a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800056c:	3204      	adds	r2, #4

0800056e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800056e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000570:	d3fb      	bcc.n	800056a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000572:	f001 fa47 	bl	8001a04 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000576:	f7ff ff0b 	bl	8000390 <main>

0800057a <LoopForever>:

LoopForever:
  b LoopForever
 800057a:	e7fe      	b.n	800057a <LoopForever>
  ldr   r0, =_estack
 800057c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000580:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000584:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8000588:	08002a84 	.word	0x08002a84
  ldr r2, =_sbss
 800058c:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8000590:	200006c8 	.word	0x200006c8

08000594 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000594:	e7fe      	b.n	8000594 <ADC_IRQHandler>
	...

08000598 <GPIO_Init>:
 * @return                     -none
 *
 * @Note                       -none
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b086      	sub	sp, #24
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	617b      	str	r3, [r7, #20]

	//enable peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	2101      	movs	r1, #1
 80005aa:	4618      	mov	r0, r3
 80005ac:	f000 f998 	bl	80008e0 <GPIO_PeriClockControl>

	//1. config GPIO pin mode

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	795b      	ldrb	r3, [r3, #5]
 80005b4:	2b03      	cmp	r3, #3
 80005b6:	d820      	bhi.n	80005fa <GPIO_Init+0x62>
	{
		temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	795b      	ldrb	r3, [r3, #5]
 80005bc:	461a      	mov	r2, r3
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	791b      	ldrb	r3, [r3, #4]
 80005c2:	005b      	lsls	r3, r3, #1
 80005c4:	fa02 f303 	lsl.w	r3, r2, r3
 80005c8:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear specified register bits
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	681a      	ldr	r2, [r3, #0]
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	791b      	ldrb	r3, [r3, #4]
 80005d4:	005b      	lsls	r3, r3, #1
 80005d6:	2103      	movs	r1, #3
 80005d8:	fa01 f303 	lsl.w	r3, r1, r3
 80005dc:	43db      	mvns	r3, r3
 80005de:	4619      	mov	r1, r3
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	400a      	ands	r2, r1
 80005e6:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; // set specified register bits
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	6819      	ldr	r1, [r3, #0]
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	697a      	ldr	r2, [r7, #20]
 80005f4:	430a      	orrs	r2, r1
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	e0cb      	b.n	8000792 <GPIO_Init+0x1fa>
	}

	else
	{
		// code for interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	795b      	ldrb	r3, [r3, #5]
 80005fe:	2b04      	cmp	r3, #4
 8000600:	d117      	bne.n	8000632 <GPIO_Init+0x9a>
		{
			// configure the FTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000602:	4b4b      	ldr	r3, [pc, #300]	@ (8000730 <GPIO_Init+0x198>)
 8000604:	68db      	ldr	r3, [r3, #12]
 8000606:	687a      	ldr	r2, [r7, #4]
 8000608:	7912      	ldrb	r2, [r2, #4]
 800060a:	4611      	mov	r1, r2
 800060c:	2201      	movs	r2, #1
 800060e:	408a      	lsls	r2, r1
 8000610:	4611      	mov	r1, r2
 8000612:	4a47      	ldr	r2, [pc, #284]	@ (8000730 <GPIO_Init+0x198>)
 8000614:	430b      	orrs	r3, r1
 8000616:	60d3      	str	r3, [r2, #12]

		    // clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000618:	4b45      	ldr	r3, [pc, #276]	@ (8000730 <GPIO_Init+0x198>)
 800061a:	689b      	ldr	r3, [r3, #8]
 800061c:	687a      	ldr	r2, [r7, #4]
 800061e:	7912      	ldrb	r2, [r2, #4]
 8000620:	4611      	mov	r1, r2
 8000622:	2201      	movs	r2, #1
 8000624:	408a      	lsls	r2, r1
 8000626:	43d2      	mvns	r2, r2
 8000628:	4611      	mov	r1, r2
 800062a:	4a41      	ldr	r2, [pc, #260]	@ (8000730 <GPIO_Init+0x198>)
 800062c:	400b      	ands	r3, r1
 800062e:	6093      	str	r3, [r2, #8]
 8000630:	e035      	b.n	800069e <GPIO_Init+0x106>

		}

		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	795b      	ldrb	r3, [r3, #5]
 8000636:	2b05      	cmp	r3, #5
 8000638:	d117      	bne.n	800066a <GPIO_Init+0xd2>
		{
			// configure the RTSR bit
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800063a:	4b3d      	ldr	r3, [pc, #244]	@ (8000730 <GPIO_Init+0x198>)
 800063c:	689b      	ldr	r3, [r3, #8]
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	7912      	ldrb	r2, [r2, #4]
 8000642:	4611      	mov	r1, r2
 8000644:	2201      	movs	r2, #1
 8000646:	408a      	lsls	r2, r1
 8000648:	4611      	mov	r1, r2
 800064a:	4a39      	ldr	r2, [pc, #228]	@ (8000730 <GPIO_Init+0x198>)
 800064c:	430b      	orrs	r3, r1
 800064e:	6093      	str	r3, [r2, #8]

			// clear the corresponding FTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000650:	4b37      	ldr	r3, [pc, #220]	@ (8000730 <GPIO_Init+0x198>)
 8000652:	68db      	ldr	r3, [r3, #12]
 8000654:	687a      	ldr	r2, [r7, #4]
 8000656:	7912      	ldrb	r2, [r2, #4]
 8000658:	4611      	mov	r1, r2
 800065a:	2201      	movs	r2, #1
 800065c:	408a      	lsls	r2, r1
 800065e:	43d2      	mvns	r2, r2
 8000660:	4611      	mov	r1, r2
 8000662:	4a33      	ldr	r2, [pc, #204]	@ (8000730 <GPIO_Init+0x198>)
 8000664:	400b      	ands	r3, r1
 8000666:	60d3      	str	r3, [r2, #12]
 8000668:	e019      	b.n	800069e <GPIO_Init+0x106>
		}

		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	795b      	ldrb	r3, [r3, #5]
 800066e:	2b06      	cmp	r3, #6
 8000670:	d115      	bne.n	800069e <GPIO_Init+0x106>
		{
			// configure both the FTSR and the RTSR

			// configure the RTSR bit
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000672:	4b2f      	ldr	r3, [pc, #188]	@ (8000730 <GPIO_Init+0x198>)
 8000674:	689b      	ldr	r3, [r3, #8]
 8000676:	687a      	ldr	r2, [r7, #4]
 8000678:	7912      	ldrb	r2, [r2, #4]
 800067a:	4611      	mov	r1, r2
 800067c:	2201      	movs	r2, #1
 800067e:	408a      	lsls	r2, r1
 8000680:	4611      	mov	r1, r2
 8000682:	4a2b      	ldr	r2, [pc, #172]	@ (8000730 <GPIO_Init+0x198>)
 8000684:	430b      	orrs	r3, r1
 8000686:	6093      	str	r3, [r2, #8]

			// configure FTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000688:	4b29      	ldr	r3, [pc, #164]	@ (8000730 <GPIO_Init+0x198>)
 800068a:	68db      	ldr	r3, [r3, #12]
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	7912      	ldrb	r2, [r2, #4]
 8000690:	4611      	mov	r1, r2
 8000692:	2201      	movs	r2, #1
 8000694:	408a      	lsls	r2, r1
 8000696:	4611      	mov	r1, r2
 8000698:	4a25      	ldr	r2, [pc, #148]	@ (8000730 <GPIO_Init+0x198>)
 800069a:	430b      	orrs	r3, r1
 800069c:	60d3      	str	r3, [r2, #12]
		}

		// configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	791b      	ldrb	r3, [r3, #4]
 80006a2:	089b      	lsrs	r3, r3, #2
 80006a4:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	791b      	ldrb	r3, [r3, #4]
 80006aa:	f003 0303 	and.w	r3, r3, #3
 80006ae:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a1f      	ldr	r2, [pc, #124]	@ (8000734 <GPIO_Init+0x19c>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d04e      	beq.n	8000758 <GPIO_Init+0x1c0>
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4a1e      	ldr	r2, [pc, #120]	@ (8000738 <GPIO_Init+0x1a0>)
 80006c0:	4293      	cmp	r3, r2
 80006c2:	d032      	beq.n	800072a <GPIO_Init+0x192>
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a1c      	ldr	r2, [pc, #112]	@ (800073c <GPIO_Init+0x1a4>)
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d02b      	beq.n	8000726 <GPIO_Init+0x18e>
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	4a1b      	ldr	r2, [pc, #108]	@ (8000740 <GPIO_Init+0x1a8>)
 80006d4:	4293      	cmp	r3, r2
 80006d6:	d024      	beq.n	8000722 <GPIO_Init+0x18a>
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a19      	ldr	r2, [pc, #100]	@ (8000744 <GPIO_Init+0x1ac>)
 80006de:	4293      	cmp	r3, r2
 80006e0:	d01d      	beq.n	800071e <GPIO_Init+0x186>
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	4a18      	ldr	r2, [pc, #96]	@ (8000748 <GPIO_Init+0x1b0>)
 80006e8:	4293      	cmp	r3, r2
 80006ea:	d016      	beq.n	800071a <GPIO_Init+0x182>
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a16      	ldr	r2, [pc, #88]	@ (800074c <GPIO_Init+0x1b4>)
 80006f2:	4293      	cmp	r3, r2
 80006f4:	d00f      	beq.n	8000716 <GPIO_Init+0x17e>
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a15      	ldr	r2, [pc, #84]	@ (8000750 <GPIO_Init+0x1b8>)
 80006fc:	4293      	cmp	r3, r2
 80006fe:	d008      	beq.n	8000712 <GPIO_Init+0x17a>
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a13      	ldr	r2, [pc, #76]	@ (8000754 <GPIO_Init+0x1bc>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d101      	bne.n	800070e <GPIO_Init+0x176>
 800070a:	2308      	movs	r3, #8
 800070c:	e025      	b.n	800075a <GPIO_Init+0x1c2>
 800070e:	2300      	movs	r3, #0
 8000710:	e023      	b.n	800075a <GPIO_Init+0x1c2>
 8000712:	2307      	movs	r3, #7
 8000714:	e021      	b.n	800075a <GPIO_Init+0x1c2>
 8000716:	2306      	movs	r3, #6
 8000718:	e01f      	b.n	800075a <GPIO_Init+0x1c2>
 800071a:	2305      	movs	r3, #5
 800071c:	e01d      	b.n	800075a <GPIO_Init+0x1c2>
 800071e:	2304      	movs	r3, #4
 8000720:	e01b      	b.n	800075a <GPIO_Init+0x1c2>
 8000722:	2303      	movs	r3, #3
 8000724:	e019      	b.n	800075a <GPIO_Init+0x1c2>
 8000726:	2302      	movs	r3, #2
 8000728:	e017      	b.n	800075a <GPIO_Init+0x1c2>
 800072a:	2301      	movs	r3, #1
 800072c:	e015      	b.n	800075a <GPIO_Init+0x1c2>
 800072e:	bf00      	nop
 8000730:	40013c00 	.word	0x40013c00
 8000734:	40020000 	.word	0x40020000
 8000738:	40020400 	.word	0x40020400
 800073c:	40020800 	.word	0x40020800
 8000740:	40020c00 	.word	0x40020c00
 8000744:	40021000 	.word	0x40021000
 8000748:	40021400 	.word	0x40021400
 800074c:	40021800 	.word	0x40021800
 8000750:	40021c00 	.word	0x40021c00
 8000754:	40022000 	.word	0x40022000
 8000758:	2300      	movs	r3, #0
 800075a:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 800075c:	4b5d      	ldr	r3, [pc, #372]	@ (80008d4 <GPIO_Init+0x33c>)
 800075e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000760:	4a5c      	ldr	r2, [pc, #368]	@ (80008d4 <GPIO_Init+0x33c>)
 8000762:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000766:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << (temp2 * 4);
 8000768:	7c7a      	ldrb	r2, [r7, #17]
 800076a:	7cbb      	ldrb	r3, [r7, #18]
 800076c:	009b      	lsls	r3, r3, #2
 800076e:	fa02 f103 	lsl.w	r1, r2, r3
 8000772:	4a59      	ldr	r2, [pc, #356]	@ (80008d8 <GPIO_Init+0x340>)
 8000774:	7cfb      	ldrb	r3, [r7, #19]
 8000776:	3302      	adds	r3, #2
 8000778:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		// enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800077c:	4b57      	ldr	r3, [pc, #348]	@ (80008dc <GPIO_Init+0x344>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	687a      	ldr	r2, [r7, #4]
 8000782:	7912      	ldrb	r2, [r2, #4]
 8000784:	4611      	mov	r1, r2
 8000786:	2201      	movs	r2, #1
 8000788:	408a      	lsls	r2, r1
 800078a:	4611      	mov	r1, r2
 800078c:	4a53      	ldr	r2, [pc, #332]	@ (80008dc <GPIO_Init+0x344>)
 800078e:	430b      	orrs	r3, r1
 8000790:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 8000792:	2300      	movs	r3, #0
 8000794:	617b      	str	r3, [r7, #20]

	//2. config speed
	temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	799b      	ldrb	r3, [r3, #6]
 800079a:	461a      	mov	r2, r3
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	791b      	ldrb	r3, [r3, #4]
 80007a0:	005b      	lsls	r3, r3, #1
 80007a2:	fa02 f303 	lsl.w	r3, r2, r3
 80007a6:	617b      	str	r3, [r7, #20]
	        pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear specified register bits
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	689a      	ldr	r2, [r3, #8]
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	791b      	ldrb	r3, [r3, #4]
 80007b2:	005b      	lsls	r3, r3, #1
 80007b4:	2103      	movs	r1, #3
 80007b6:	fa01 f303 	lsl.w	r3, r1, r3
 80007ba:	43db      	mvns	r3, r3
 80007bc:	4619      	mov	r1, r3
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	400a      	ands	r2, r1
 80007c4:	609a      	str	r2, [r3, #8]
			pGPIOHandle->pGPIOx->OSPEEDR |= temp;  //set specified register bits
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	6899      	ldr	r1, [r3, #8]
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	697a      	ldr	r2, [r7, #20]
 80007d2:	430a      	orrs	r2, r1
 80007d4:	609a      	str	r2, [r3, #8]

	temp = 0;
 80007d6:	2300      	movs	r3, #0
 80007d8:	617b      	str	r3, [r7, #20]

	//3. config pu/pd settings
	temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	79db      	ldrb	r3, [r3, #7]
 80007de:	461a      	mov	r2, r3
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	791b      	ldrb	r3, [r3, #4]
 80007e4:	005b      	lsls	r3, r3, #1
 80007e6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ea:	617b      	str	r3, [r7, #20]
	        pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear specified register bits
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	68da      	ldr	r2, [r3, #12]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	791b      	ldrb	r3, [r3, #4]
 80007f6:	005b      	lsls	r3, r3, #1
 80007f8:	2103      	movs	r1, #3
 80007fa:	fa01 f303 	lsl.w	r3, r1, r3
 80007fe:	43db      	mvns	r3, r3
 8000800:	4619      	mov	r1, r3
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	400a      	ands	r2, r1
 8000808:	60da      	str	r2, [r3, #12]
			pGPIOHandle->pGPIOx->PUPDR |= temp;  //set specified register bits
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	68d9      	ldr	r1, [r3, #12]
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	697a      	ldr	r2, [r7, #20]
 8000816:	430a      	orrs	r2, r1
 8000818:	60da      	str	r2, [r3, #12]

	temp = 0;
 800081a:	2300      	movs	r3, #0
 800081c:	617b      	str	r3, [r7, #20]


	//4. config output type
	temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	7a1b      	ldrb	r3, [r3, #8]
 8000822:	461a      	mov	r2, r3
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	791b      	ldrb	r3, [r3, #4]
 8000828:	fa02 f303 	lsl.w	r3, r2, r3
 800082c:	617b      	str	r3, [r7, #20]
	        pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << ( pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear specified register bits
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	685a      	ldr	r2, [r3, #4]
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	791b      	ldrb	r3, [r3, #4]
 8000838:	4619      	mov	r1, r3
 800083a:	2301      	movs	r3, #1
 800083c:	408b      	lsls	r3, r1
 800083e:	43db      	mvns	r3, r3
 8000840:	4619      	mov	r1, r3
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	400a      	ands	r2, r1
 8000848:	605a      	str	r2, [r3, #4]
			pGPIOHandle->pGPIOx->OTYPER |= temp;  //set specified register bits
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	6859      	ldr	r1, [r3, #4]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	697a      	ldr	r2, [r7, #20]
 8000856:	430a      	orrs	r2, r1
 8000858:	605a      	str	r2, [r3, #4]

	temp = 0;
 800085a:	2300      	movs	r3, #0
 800085c:	617b      	str	r3, [r7, #20]

	//5. config alternate functionality (if needed)
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	795b      	ldrb	r3, [r3, #5]
 8000862:	2b02      	cmp	r3, #2
 8000864:	d131      	bne.n	80008ca <GPIO_Init+0x332>
	{
		// config alt function registers
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8; // result is 0 (low register) or 1 (high register).
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	791b      	ldrb	r3, [r3, #4]
 800086a:	08db      	lsrs	r3, r3, #3
 800086c:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8; // result is 0,1,2,3,4,5,6 or 7. Used to determine port in high or low register.
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	791b      	ldrb	r3, [r3, #4]
 8000872:	f003 0307 	and.w	r3, r3, #7
 8000876:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2)); // clear specified register bits
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	7c3a      	ldrb	r2, [r7, #16]
 800087e:	3208      	adds	r2, #8
 8000880:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000884:	7bfb      	ldrb	r3, [r7, #15]
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	220f      	movs	r2, #15
 800088a:	fa02 f303 	lsl.w	r3, r2, r3
 800088e:	43db      	mvns	r3, r3
 8000890:	4618      	mov	r0, r3
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	7c3a      	ldrb	r2, [r7, #16]
 8000898:	4001      	ands	r1, r0
 800089a:	3208      	adds	r2, #8
 800089c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * temp2) ); //set specified register bits
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	7c3a      	ldrb	r2, [r7, #16]
 80008a6:	3208      	adds	r2, #8
 80008a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	7a5b      	ldrb	r3, [r3, #9]
 80008b0:	461a      	mov	r2, r3
 80008b2:	7bfb      	ldrb	r3, [r7, #15]
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ba:	4618      	mov	r0, r3
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	7c3a      	ldrb	r2, [r7, #16]
 80008c2:	4301      	orrs	r1, r0
 80008c4:	3208      	adds	r2, #8
 80008c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}
}
 80008ca:	bf00      	nop
 80008cc:	3718      	adds	r7, #24
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	40023800 	.word	0x40023800
 80008d8:	40013800 	.word	0x40013800
 80008dc:	40013c00 	.word	0x40013c00

080008e0 <GPIO_PeriClockControl>:
 * @return                     -none
 *
 * @Note                       -none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	460b      	mov	r3, r1
 80008ea:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80008ec:	78fb      	ldrb	r3, [r7, #3]
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	d162      	bne.n	80009b8 <GPIO_PeriClockControl+0xd8>
	{
		if(pGPIOx == GPIOA)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	4a66      	ldr	r2, [pc, #408]	@ (8000a90 <GPIO_PeriClockControl+0x1b0>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d106      	bne.n	8000908 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 80008fa:	4b66      	ldr	r3, [pc, #408]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	4a65      	ldr	r2, [pc, #404]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000900:	f043 0301 	orr.w	r3, r3, #1
 8000904:	6313      	str	r3, [r2, #48]	@ 0x30
		else if(pGPIOx == GPIOI)
		{
			GPIOI_PCLK_DI();
		}
	}
}
 8000906:	e0bc      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOB)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	4a63      	ldr	r2, [pc, #396]	@ (8000a98 <GPIO_PeriClockControl+0x1b8>)
 800090c:	4293      	cmp	r3, r2
 800090e:	d106      	bne.n	800091e <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000910:	4b60      	ldr	r3, [pc, #384]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000914:	4a5f      	ldr	r2, [pc, #380]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000916:	f043 0302 	orr.w	r3, r3, #2
 800091a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800091c:	e0b1      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOC)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4a5e      	ldr	r2, [pc, #376]	@ (8000a9c <GPIO_PeriClockControl+0x1bc>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d106      	bne.n	8000934 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000926:	4b5b      	ldr	r3, [pc, #364]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092a:	4a5a      	ldr	r2, [pc, #360]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 800092c:	f043 0304 	orr.w	r3, r3, #4
 8000930:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000932:	e0a6      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOD)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	4a5a      	ldr	r2, [pc, #360]	@ (8000aa0 <GPIO_PeriClockControl+0x1c0>)
 8000938:	4293      	cmp	r3, r2
 800093a:	d106      	bne.n	800094a <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 800093c:	4b55      	ldr	r3, [pc, #340]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 800093e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000940:	4a54      	ldr	r2, [pc, #336]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000942:	f043 0308 	orr.w	r3, r3, #8
 8000946:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000948:	e09b      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOE)
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4a55      	ldr	r2, [pc, #340]	@ (8000aa4 <GPIO_PeriClockControl+0x1c4>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d106      	bne.n	8000960 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000952:	4b50      	ldr	r3, [pc, #320]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000956:	4a4f      	ldr	r2, [pc, #316]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000958:	f043 0310 	orr.w	r3, r3, #16
 800095c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800095e:	e090      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOF)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	4a51      	ldr	r2, [pc, #324]	@ (8000aa8 <GPIO_PeriClockControl+0x1c8>)
 8000964:	4293      	cmp	r3, r2
 8000966:	d106      	bne.n	8000976 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000968:	4b4a      	ldr	r3, [pc, #296]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 800096a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096c:	4a49      	ldr	r2, [pc, #292]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 800096e:	f043 0320 	orr.w	r3, r3, #32
 8000972:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000974:	e085      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOG)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4a4c      	ldr	r2, [pc, #304]	@ (8000aac <GPIO_PeriClockControl+0x1cc>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d106      	bne.n	800098c <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 800097e:	4b45      	ldr	r3, [pc, #276]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000982:	4a44      	ldr	r2, [pc, #272]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000984:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000988:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800098a:	e07a      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOH)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	4a48      	ldr	r2, [pc, #288]	@ (8000ab0 <GPIO_PeriClockControl+0x1d0>)
 8000990:	4293      	cmp	r3, r2
 8000992:	d106      	bne.n	80009a2 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000994:	4b3f      	ldr	r3, [pc, #252]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000998:	4a3e      	ldr	r2, [pc, #248]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 800099a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800099e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80009a0:	e06f      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOI)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	4a43      	ldr	r2, [pc, #268]	@ (8000ab4 <GPIO_PeriClockControl+0x1d4>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d16b      	bne.n	8000a82 <GPIO_PeriClockControl+0x1a2>
			GPIOI_PCLK_EN();
 80009aa:	4b3a      	ldr	r3, [pc, #232]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	4a39      	ldr	r2, [pc, #228]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 80009b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009b4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80009b6:	e064      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
	else if(EnorDi == DISABLE)
 80009b8:	78fb      	ldrb	r3, [r7, #3]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d161      	bne.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		if(pGPIOx == GPIOA)
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	4a33      	ldr	r2, [pc, #204]	@ (8000a90 <GPIO_PeriClockControl+0x1b0>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d106      	bne.n	80009d4 <GPIO_PeriClockControl+0xf4>
			GPIOA_PCLK_DI();
 80009c6:	4b33      	ldr	r3, [pc, #204]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	4a32      	ldr	r2, [pc, #200]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 80009cc:	f023 0301 	bic.w	r3, r3, #1
 80009d0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80009d2:	e056      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOB)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	4a30      	ldr	r2, [pc, #192]	@ (8000a98 <GPIO_PeriClockControl+0x1b8>)
 80009d8:	4293      	cmp	r3, r2
 80009da:	d106      	bne.n	80009ea <GPIO_PeriClockControl+0x10a>
			GPIOB_PCLK_DI();
 80009dc:	4b2d      	ldr	r3, [pc, #180]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 80009de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e0:	4a2c      	ldr	r2, [pc, #176]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 80009e2:	f023 0302 	bic.w	r3, r3, #2
 80009e6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80009e8:	e04b      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOC)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4a2b      	ldr	r2, [pc, #172]	@ (8000a9c <GPIO_PeriClockControl+0x1bc>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d106      	bne.n	8000a00 <GPIO_PeriClockControl+0x120>
			GPIOC_PCLK_DI();
 80009f2:	4b28      	ldr	r3, [pc, #160]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f6:	4a27      	ldr	r2, [pc, #156]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 80009f8:	f023 0304 	bic.w	r3, r3, #4
 80009fc:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80009fe:	e040      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOD)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	4a27      	ldr	r2, [pc, #156]	@ (8000aa0 <GPIO_PeriClockControl+0x1c0>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d106      	bne.n	8000a16 <GPIO_PeriClockControl+0x136>
			GPIOD_PCLK_DI();
 8000a08:	4b22      	ldr	r3, [pc, #136]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0c:	4a21      	ldr	r2, [pc, #132]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000a0e:	f023 0308 	bic.w	r3, r3, #8
 8000a12:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a14:	e035      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOE)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	4a22      	ldr	r2, [pc, #136]	@ (8000aa4 <GPIO_PeriClockControl+0x1c4>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d106      	bne.n	8000a2c <GPIO_PeriClockControl+0x14c>
			GPIOE_PCLK_DI();
 8000a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a22:	4a1c      	ldr	r2, [pc, #112]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000a24:	f023 0310 	bic.w	r3, r3, #16
 8000a28:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a2a:	e02a      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOF)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	4a1e      	ldr	r2, [pc, #120]	@ (8000aa8 <GPIO_PeriClockControl+0x1c8>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d106      	bne.n	8000a42 <GPIO_PeriClockControl+0x162>
			GPIOF_PCLK_DI();
 8000a34:	4b17      	ldr	r3, [pc, #92]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a38:	4a16      	ldr	r2, [pc, #88]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000a3a:	f023 0320 	bic.w	r3, r3, #32
 8000a3e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a40:	e01f      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOG)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4a19      	ldr	r2, [pc, #100]	@ (8000aac <GPIO_PeriClockControl+0x1cc>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d106      	bne.n	8000a58 <GPIO_PeriClockControl+0x178>
			GPIOG_PCLK_DI();
 8000a4a:	4b12      	ldr	r3, [pc, #72]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	4a11      	ldr	r2, [pc, #68]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000a50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000a54:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a56:	e014      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOH)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	4a15      	ldr	r2, [pc, #84]	@ (8000ab0 <GPIO_PeriClockControl+0x1d0>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d106      	bne.n	8000a6e <GPIO_PeriClockControl+0x18e>
			GPIOH_PCLK_DI();
 8000a60:	4b0c      	ldr	r3, [pc, #48]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a64:	4a0b      	ldr	r2, [pc, #44]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000a66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000a6a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a6c:	e009      	b.n	8000a82 <GPIO_PeriClockControl+0x1a2>
		else if(pGPIOx == GPIOI)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	4a10      	ldr	r2, [pc, #64]	@ (8000ab4 <GPIO_PeriClockControl+0x1d4>)
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d105      	bne.n	8000a82 <GPIO_PeriClockControl+0x1a2>
			GPIOI_PCLK_DI();
 8000a76:	4b07      	ldr	r3, [pc, #28]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7a:	4a06      	ldr	r2, [pc, #24]	@ (8000a94 <GPIO_PeriClockControl+0x1b4>)
 8000a7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000a80:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a82:	bf00      	nop
 8000a84:	370c      	adds	r7, #12
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	40020000 	.word	0x40020000
 8000a94:	40023800 	.word	0x40023800
 8000a98:	40020400 	.word	0x40020400
 8000a9c:	40020800 	.word	0x40020800
 8000aa0:	40020c00 	.word	0x40020c00
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	40021400 	.word	0x40021400
 8000aac:	40021800 	.word	0x40021800
 8000ab0:	40021c00 	.word	0x40021c00
 8000ab4:	40022000 	.word	0x40022000

08000ab8 <GPIO_ReadFromInputPin>:
 * @return                     -0 or 1
 *
 * @Note                       -none
 */
uint8_t  GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b085      	sub	sp, #20
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	460b      	mov	r3, r1
 8000ac2:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t)((pGPIOx->IDR >> PinNumber) & 0x00000001 );
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	691a      	ldr	r2, [r3, #16]
 8000ac8:	78fb      	ldrb	r3, [r7, #3]
 8000aca:	fa22 f303 	lsr.w	r3, r2, r3
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	f003 0301 	and.w	r3, r3, #1
 8000ad4:	73fb      	strb	r3, [r7, #15]
	return value;
 8000ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3714      	adds	r7, #20
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr

08000ae4 <RCC_GetPLLOutputClock>:
uint16_t AHB_PreScaler[8] = {2,4,8,16,64,128,256,512};
uint8_t APB1_PreScaler[4] = {2,4,8,16};
uint8_t APB2_PreScaler[4] = {2,4,8,16};

uint32_t RCC_GetPLLOutputClock()
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
	return 0;
 8000ae8:	2300      	movs	r3, #0
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr

08000af4 <RCC_GetPCLK1Value>:


uint32_t RCC_GetPCLK1Value(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af00      	add	r7, sp, #0
	uint32_t pclk1, SystemClk;

	uint8_t clksrc, temp, ahbp, apb1p;

	clksrc = ((RCC->RCC_CFGR >>2) & 0x3);
 8000afa:	4b25      	ldr	r3, [pc, #148]	@ (8000b90 <RCC_GetPCLK1Value+0x9c>)
 8000afc:	689b      	ldr	r3, [r3, #8]
 8000afe:	089b      	lsrs	r3, r3, #2
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	f003 0303 	and.w	r3, r3, #3
 8000b06:	727b      	strb	r3, [r7, #9]

	if(clksrc == 0)
 8000b08:	7a7b      	ldrb	r3, [r7, #9]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d102      	bne.n	8000b14 <RCC_GetPCLK1Value+0x20>
	{
		// HSI
		SystemClk = 16000000;
 8000b0e:	4b21      	ldr	r3, [pc, #132]	@ (8000b94 <RCC_GetPCLK1Value+0xa0>)
 8000b10:	60fb      	str	r3, [r7, #12]
 8000b12:	e00b      	b.n	8000b2c <RCC_GetPCLK1Value+0x38>
	}

	else if(clksrc == 1)
 8000b14:	7a7b      	ldrb	r3, [r7, #9]
 8000b16:	2b01      	cmp	r3, #1
 8000b18:	d102      	bne.n	8000b20 <RCC_GetPCLK1Value+0x2c>
	{
		// HSE
		SystemClk = 8000000;
 8000b1a:	4b1f      	ldr	r3, [pc, #124]	@ (8000b98 <RCC_GetPCLK1Value+0xa4>)
 8000b1c:	60fb      	str	r3, [r7, #12]
 8000b1e:	e005      	b.n	8000b2c <RCC_GetPCLK1Value+0x38>
	}

	else if(clksrc == 2)
 8000b20:	7a7b      	ldrb	r3, [r7, #9]
 8000b22:	2b02      	cmp	r3, #2
 8000b24:	d102      	bne.n	8000b2c <RCC_GetPCLK1Value+0x38>
	{
		// PLL
		SystemClk = RCC_GetPLLOutputClock();
 8000b26:	f7ff ffdd 	bl	8000ae4 <RCC_GetPLLOutputClock>
 8000b2a:	60f8      	str	r0, [r7, #12]
	}


	// for AHB prescaler

	temp = ((RCC->RCC_CFGR >> 4) & 0xF);
 8000b2c:	4b18      	ldr	r3, [pc, #96]	@ (8000b90 <RCC_GetPCLK1Value+0x9c>)
 8000b2e:	689b      	ldr	r3, [r3, #8]
 8000b30:	091b      	lsrs	r3, r3, #4
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	f003 030f 	and.w	r3, r3, #15
 8000b38:	723b      	strb	r3, [r7, #8]

	if(temp < 8)
 8000b3a:	7a3b      	ldrb	r3, [r7, #8]
 8000b3c:	2b07      	cmp	r3, #7
 8000b3e:	d802      	bhi.n	8000b46 <RCC_GetPCLK1Value+0x52>
	{
		ahbp = 1;
 8000b40:	2301      	movs	r3, #1
 8000b42:	72fb      	strb	r3, [r7, #11]
 8000b44:	e005      	b.n	8000b52 <RCC_GetPCLK1Value+0x5e>
	}

	else
	{
		ahbp = AHB_PreScaler[temp-8];
 8000b46:	7a3b      	ldrb	r3, [r7, #8]
 8000b48:	3b08      	subs	r3, #8
 8000b4a:	4a14      	ldr	r2, [pc, #80]	@ (8000b9c <RCC_GetPCLK1Value+0xa8>)
 8000b4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b50:	72fb      	strb	r3, [r7, #11]
	}

	// for APB1 (low speed) prescaler

	temp = ((RCC->RCC_CFGR >> 10) & 0x7);
 8000b52:	4b0f      	ldr	r3, [pc, #60]	@ (8000b90 <RCC_GetPCLK1Value+0x9c>)
 8000b54:	689b      	ldr	r3, [r3, #8]
 8000b56:	0a9b      	lsrs	r3, r3, #10
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	f003 0307 	and.w	r3, r3, #7
 8000b5e:	723b      	strb	r3, [r7, #8]

	if(temp < 4)
 8000b60:	7a3b      	ldrb	r3, [r7, #8]
 8000b62:	2b03      	cmp	r3, #3
 8000b64:	d802      	bhi.n	8000b6c <RCC_GetPCLK1Value+0x78>
	{
		apb1p = 1;
 8000b66:	2301      	movs	r3, #1
 8000b68:	72bb      	strb	r3, [r7, #10]
 8000b6a:	e004      	b.n	8000b76 <RCC_GetPCLK1Value+0x82>
	}

	else
	{
		apb1p = APB1_PreScaler[temp-4];
 8000b6c:	7a3b      	ldrb	r3, [r7, #8]
 8000b6e:	3b04      	subs	r3, #4
 8000b70:	4a0b      	ldr	r2, [pc, #44]	@ (8000ba0 <RCC_GetPCLK1Value+0xac>)
 8000b72:	5cd3      	ldrb	r3, [r2, r3]
 8000b74:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 = (SystemClk/ahbp) /apb1p;
 8000b76:	7afb      	ldrb	r3, [r7, #11]
 8000b78:	68fa      	ldr	r2, [r7, #12]
 8000b7a:	fbb2 f2f3 	udiv	r2, r2, r3
 8000b7e:	7abb      	ldrb	r3, [r7, #10]
 8000b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b84:	607b      	str	r3, [r7, #4]

	return pclk1;
 8000b86:	687b      	ldr	r3, [r7, #4]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3710      	adds	r7, #16
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40023800 	.word	0x40023800
 8000b94:	00f42400 	.word	0x00f42400
 8000b98:	007a1200 	.word	0x007a1200
 8000b9c:	2000000c 	.word	0x2000000c
 8000ba0:	2000001c 	.word	0x2000001c

08000ba4 <RCC_GetPCLK2Value>:


uint32_t RCC_GetPCLK2Value(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
	uint32_t pclk2, SystemClk;

	uint8_t clksrc, temp, ahbp, apb2p;

	clksrc = ((RCC->RCC_CFGR >>2) & 0x3);
 8000baa:	4b25      	ldr	r3, [pc, #148]	@ (8000c40 <RCC_GetPCLK2Value+0x9c>)
 8000bac:	689b      	ldr	r3, [r3, #8]
 8000bae:	089b      	lsrs	r3, r3, #2
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	f003 0303 	and.w	r3, r3, #3
 8000bb6:	727b      	strb	r3, [r7, #9]

	if(clksrc == 0)
 8000bb8:	7a7b      	ldrb	r3, [r7, #9]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d102      	bne.n	8000bc4 <RCC_GetPCLK2Value+0x20>
	{
		// HSI
		SystemClk = 16000000;
 8000bbe:	4b21      	ldr	r3, [pc, #132]	@ (8000c44 <RCC_GetPCLK2Value+0xa0>)
 8000bc0:	60fb      	str	r3, [r7, #12]
 8000bc2:	e00b      	b.n	8000bdc <RCC_GetPCLK2Value+0x38>
	}

	else if(clksrc == 1)
 8000bc4:	7a7b      	ldrb	r3, [r7, #9]
 8000bc6:	2b01      	cmp	r3, #1
 8000bc8:	d102      	bne.n	8000bd0 <RCC_GetPCLK2Value+0x2c>
	{
		// HSE
		SystemClk = 8000000;
 8000bca:	4b1f      	ldr	r3, [pc, #124]	@ (8000c48 <RCC_GetPCLK2Value+0xa4>)
 8000bcc:	60fb      	str	r3, [r7, #12]
 8000bce:	e005      	b.n	8000bdc <RCC_GetPCLK2Value+0x38>
	}

	else if(clksrc == 2)
 8000bd0:	7a7b      	ldrb	r3, [r7, #9]
 8000bd2:	2b02      	cmp	r3, #2
 8000bd4:	d102      	bne.n	8000bdc <RCC_GetPCLK2Value+0x38>
	{
		// PLL
		SystemClk = RCC_GetPLLOutputClock();
 8000bd6:	f7ff ff85 	bl	8000ae4 <RCC_GetPLLOutputClock>
 8000bda:	60f8      	str	r0, [r7, #12]
	}


	// for AHB prescaler

	temp = ((RCC->RCC_CFGR >> 4) & 0xF);
 8000bdc:	4b18      	ldr	r3, [pc, #96]	@ (8000c40 <RCC_GetPCLK2Value+0x9c>)
 8000bde:	689b      	ldr	r3, [r3, #8]
 8000be0:	091b      	lsrs	r3, r3, #4
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	f003 030f 	and.w	r3, r3, #15
 8000be8:	723b      	strb	r3, [r7, #8]

	if(temp < 8)
 8000bea:	7a3b      	ldrb	r3, [r7, #8]
 8000bec:	2b07      	cmp	r3, #7
 8000bee:	d802      	bhi.n	8000bf6 <RCC_GetPCLK2Value+0x52>
	{
		ahbp = 1;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	72fb      	strb	r3, [r7, #11]
 8000bf4:	e005      	b.n	8000c02 <RCC_GetPCLK2Value+0x5e>
	}

	else
	{
		ahbp = AHB_PreScaler[temp-8];
 8000bf6:	7a3b      	ldrb	r3, [r7, #8]
 8000bf8:	3b08      	subs	r3, #8
 8000bfa:	4a14      	ldr	r2, [pc, #80]	@ (8000c4c <RCC_GetPCLK2Value+0xa8>)
 8000bfc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c00:	72fb      	strb	r3, [r7, #11]
	}

	// for APB2 (high speed) prescaler

	temp = ((RCC->RCC_CFGR >> 13) & 0x7);
 8000c02:	4b0f      	ldr	r3, [pc, #60]	@ (8000c40 <RCC_GetPCLK2Value+0x9c>)
 8000c04:	689b      	ldr	r3, [r3, #8]
 8000c06:	0b5b      	lsrs	r3, r3, #13
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	f003 0307 	and.w	r3, r3, #7
 8000c0e:	723b      	strb	r3, [r7, #8]

	if(temp < 4)
 8000c10:	7a3b      	ldrb	r3, [r7, #8]
 8000c12:	2b03      	cmp	r3, #3
 8000c14:	d802      	bhi.n	8000c1c <RCC_GetPCLK2Value+0x78>
	{
		apb2p = 1;
 8000c16:	2301      	movs	r3, #1
 8000c18:	72bb      	strb	r3, [r7, #10]
 8000c1a:	e004      	b.n	8000c26 <RCC_GetPCLK2Value+0x82>
	}

	else
	{
		apb2p = APB2_PreScaler[temp-4];
 8000c1c:	7a3b      	ldrb	r3, [r7, #8]
 8000c1e:	3b04      	subs	r3, #4
 8000c20:	4a0b      	ldr	r2, [pc, #44]	@ (8000c50 <RCC_GetPCLK2Value+0xac>)
 8000c22:	5cd3      	ldrb	r3, [r2, r3]
 8000c24:	72bb      	strb	r3, [r7, #10]
	}

	pclk2 = (SystemClk/ahbp) /apb2p;
 8000c26:	7afb      	ldrb	r3, [r7, #11]
 8000c28:	68fa      	ldr	r2, [r7, #12]
 8000c2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c2e:	7abb      	ldrb	r3, [r7, #10]
 8000c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c34:	607b      	str	r3, [r7, #4]

	return pclk2;
 8000c36:	687b      	ldr	r3, [r7, #4]
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3710      	adds	r7, #16
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40023800 	.word	0x40023800
 8000c44:	00f42400 	.word	0x00f42400
 8000c48:	007a1200 	.word	0x007a1200
 8000c4c:	2000000c 	.word	0x2000000c
 8000c50:	20000020 	.word	0x20000020

08000c54 <USART_SetBaudRate>:
 *
 * @Note              -  Resolve all the TODOs

 */
void USART_SetBaudRate(USART_RegDef_t *pUSARTx, uint32_t BaudRate)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b088      	sub	sp, #32
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	6039      	str	r1, [r7, #0]
	uint32_t usartdiv;

	//variables to hold Mantissa and Fraction values
	uint32_t M_part,F_part;

  uint32_t tempreg=0;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	613b      	str	r3, [r7, #16]

  //Get the value of APB bus clock in to the variable PCLKx
  if(pUSARTx == USART1 || pUSARTx == USART6)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a31      	ldr	r2, [pc, #196]	@ (8000d2c <USART_SetBaudRate+0xd8>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d003      	beq.n	8000c72 <USART_SetBaudRate+0x1e>
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4a30      	ldr	r2, [pc, #192]	@ (8000d30 <USART_SetBaudRate+0xdc>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d103      	bne.n	8000c7a <USART_SetBaudRate+0x26>
  {
	   //USART1 and USART6 are hanging on APB2 bus
	   PCLKx = RCC_GetPCLK2Value();
 8000c72:	f7ff ff97 	bl	8000ba4 <RCC_GetPCLK2Value>
 8000c76:	61f8      	str	r0, [r7, #28]
 8000c78:	e002      	b.n	8000c80 <USART_SetBaudRate+0x2c>
  }else
  {
	   PCLKx = RCC_GetPCLK1Value();
 8000c7a:	f7ff ff3b 	bl	8000af4 <RCC_GetPCLK1Value>
 8000c7e:	61f8      	str	r0, [r7, #28]
  }

  //Check for OVER8 configuration bit
  if(pUSARTx->CR1 & (1 << USART_CR1_OVER8))
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	68db      	ldr	r3, [r3, #12]
 8000c84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d00b      	beq.n	8000ca4 <USART_SetBaudRate+0x50>
  {
	   //OVER8 = 1 , over sampling by 8
	   usartdiv = ((25 * PCLKx) / (2 *BaudRate));
 8000c8c:	69fa      	ldr	r2, [r7, #28]
 8000c8e:	4613      	mov	r3, r2
 8000c90:	009b      	lsls	r3, r3, #2
 8000c92:	4413      	add	r3, r2
 8000c94:	009a      	lsls	r2, r3, #2
 8000c96:	441a      	add	r2, r3
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ca0:	61bb      	str	r3, [r7, #24]
 8000ca2:	e00a      	b.n	8000cba <USART_SetBaudRate+0x66>
  }else
  {
	   //over sampling by 16
	  usartdiv = ((25 * PCLKx) / (4 *BaudRate));
 8000ca4:	69fa      	ldr	r2, [r7, #28]
 8000ca6:	4613      	mov	r3, r2
 8000ca8:	009b      	lsls	r3, r3, #2
 8000caa:	4413      	add	r3, r2
 8000cac:	009a      	lsls	r2, r3, #2
 8000cae:	441a      	add	r2, r3
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	009b      	lsls	r3, r3, #2
 8000cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cb8:	61bb      	str	r3, [r7, #24]
  }

  //Calculate the Mantissa part
  M_part = usartdiv/100;
 8000cba:	69bb      	ldr	r3, [r7, #24]
 8000cbc:	4a1d      	ldr	r2, [pc, #116]	@ (8000d34 <USART_SetBaudRate+0xe0>)
 8000cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8000cc2:	095b      	lsrs	r3, r3, #5
 8000cc4:	60fb      	str	r3, [r7, #12]

  //Place the Mantissa part in appropriate bit position . refer USART_BRR
  tempreg |= M_part << 4;
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	011b      	lsls	r3, r3, #4
 8000cca:	693a      	ldr	r2, [r7, #16]
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	613b      	str	r3, [r7, #16]

  //Extract the fraction part
  F_part = (usartdiv - (M_part * 100));
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	2264      	movs	r2, #100	@ 0x64
 8000cd4:	fb02 f303 	mul.w	r3, r2, r3
 8000cd8:	69ba      	ldr	r2, [r7, #24]
 8000cda:	1ad3      	subs	r3, r2, r3
 8000cdc:	617b      	str	r3, [r7, #20]

  //Calculate the final fractional
  if(pUSARTx->CR1 & ( 1 << USART_CR1_OVER8))
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	68db      	ldr	r3, [r3, #12]
 8000ce2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d00a      	beq.n	8000d00 <USART_SetBaudRate+0xac>
   {
	  //OVER8 = 1 , over sampling by 8
	  F_part = ((( F_part * 8)+ 50) / 100)& ((uint8_t)0x07);
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	00db      	lsls	r3, r3, #3
 8000cee:	3332      	adds	r3, #50	@ 0x32
 8000cf0:	4a10      	ldr	r2, [pc, #64]	@ (8000d34 <USART_SetBaudRate+0xe0>)
 8000cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8000cf6:	095b      	lsrs	r3, r3, #5
 8000cf8:	f003 0307 	and.w	r3, r3, #7
 8000cfc:	617b      	str	r3, [r7, #20]
 8000cfe:	e009      	b.n	8000d14 <USART_SetBaudRate+0xc0>

   }else
   {
	   //over sampling by 16
	   F_part = ((( F_part * 16)+ 50) / 100) & ((uint8_t)0x0F);
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	011b      	lsls	r3, r3, #4
 8000d04:	3332      	adds	r3, #50	@ 0x32
 8000d06:	4a0b      	ldr	r2, [pc, #44]	@ (8000d34 <USART_SetBaudRate+0xe0>)
 8000d08:	fba2 2303 	umull	r2, r3, r2, r3
 8000d0c:	095b      	lsrs	r3, r3, #5
 8000d0e:	f003 030f 	and.w	r3, r3, #15
 8000d12:	617b      	str	r3, [r7, #20]

   }

  //Place the fractional part in appropriate bit position . refer USART_BRR
  tempreg |= F_part;
 8000d14:	693a      	ldr	r2, [r7, #16]
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	613b      	str	r3, [r7, #16]

  //copy the value of tempreg in to BRR register
  pUSARTx->BRR = tempreg;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	609a      	str	r2, [r3, #8]
}
 8000d22:	bf00      	nop
 8000d24:	3720      	adds	r7, #32
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40011000 	.word	0x40011000
 8000d30:	40011400 	.word	0x40011400
 8000d34:	51eb851f 	.word	0x51eb851f

08000d38 <USART_Init>:
 *
 * @Note              - Resolve all the TODOs

 */
void USART_Init(USART_Handle_t *pUSARTHandle)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]

	//Temporary variable
	uint32_t tempreg=0;
 8000d40:	2300      	movs	r3, #0
 8000d42:	60fb      	str	r3, [r7, #12]

/******************************** Configuration of CR1******************************************/

	//Implement the code to enable the Clock for given USART peripheral
	USART_PeriClockControl(pUSARTHandle->pUSARTx , ENABLE);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	2101      	movs	r1, #1
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f000 f876 	bl	8000e3c <USART_PeriClockControl>

	//Enable USART Tx and Rx engines according to the USART_Mode configuration item
	if ( pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_RX)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	791b      	ldrb	r3, [r3, #4]
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d104      	bne.n	8000d62 <USART_Init+0x2a>
	{
		//Implement the code to enable the Receiver bit field
		tempreg|= (1 << USART_CR1_RE);
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	f043 0304 	orr.w	r3, r3, #4
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	e010      	b.n	8000d84 <USART_Init+0x4c>
	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_TX)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	791b      	ldrb	r3, [r3, #4]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d104      	bne.n	8000d74 <USART_Init+0x3c>
	{
		//Implement the code to enable the Transmitter bit field
		tempreg |= (1 << USART_CR1_TE);
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	f043 0308 	orr.w	r3, r3, #8
 8000d70:	60fb      	str	r3, [r7, #12]
 8000d72:	e007      	b.n	8000d84 <USART_Init+0x4c>

	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_TXRX)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	791b      	ldrb	r3, [r3, #4]
 8000d78:	2b02      	cmp	r3, #2
 8000d7a:	d103      	bne.n	8000d84 <USART_Init+0x4c>
	{
		//Implement the code to enable the both Transmitter and Receiver bit fields
		tempreg |= (( 1 << USART_CR1_RE) | ( 1 << USART_CR1_TE));
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	f043 030c 	orr.w	r3, r3, #12
 8000d82:	60fb      	str	r3, [r7, #12]

	}

    //Implement the code to configure the Word length configuration item
	tempreg |= (pUSARTHandle->USART_Config.USART_WordLength << USART_CR1_M);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	7b5b      	ldrb	r3, [r3, #13]
 8000d88:	031b      	lsls	r3, r3, #12
 8000d8a:	68fa      	ldr	r2, [r7, #12]
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	60fb      	str	r3, [r7, #12]
	{
		tempreg |= (1 << USART_CR1_M);
	}*/

    //Configuration of parity control bit fields
	if ( pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_EVEN)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	7b9b      	ldrb	r3, [r3, #14]
 8000d94:	2b01      	cmp	r3, #1
 8000d96:	d104      	bne.n	8000da2 <USART_Init+0x6a>
	{
		//Implement the code to enable the parity control
		tempreg |= ( 1 << USART_CR1_PCE);
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	e00b      	b.n	8000dba <USART_Init+0x82>

		//Implement the code to enable EVEN parity
		//Not required because by default EVEN parity will be selected once you enable the parity control

	}else if (pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_ODD )
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	7b9b      	ldrb	r3, [r3, #14]
 8000da6:	2b02      	cmp	r3, #2
 8000da8:	d107      	bne.n	8000dba <USART_Init+0x82>
	{
		//Implement the code to enable the parity control
	    tempreg |= ( 1 << USART_CR1_PCE);
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000db0:	60fb      	str	r3, [r7, #12]

	    //Implement the code to enable ODD parity
	    tempreg |= ( 1 << USART_CR1_PS);
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000db8:	60fb      	str	r3, [r7, #12]

	}

   //Program the CR1 register
	pUSARTHandle->pUSARTx->CR1 = tempreg;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	68fa      	ldr	r2, [r7, #12]
 8000dc0:	60da      	str	r2, [r3, #12]

/******************************** Configuration of CR2******************************************/

	tempreg=0;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	60fb      	str	r3, [r7, #12]

	//Implement the code to configure the number of stop bits inserted during USART frame transmission
	tempreg |= (pUSARTHandle->USART_Config.USART_NoOfStopBits << USART_CR2_STOP);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	7b1b      	ldrb	r3, [r3, #12]
 8000dca:	031b      	lsls	r3, r3, #12
 8000dcc:	68fa      	ldr	r2, [r7, #12]
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	60fb      	str	r3, [r7, #12]

	//Program the CR2 register
	pUSARTHandle->pUSARTx->CR2 = tempreg;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	68fa      	ldr	r2, [r7, #12]
 8000dd8:	611a      	str	r2, [r3, #16]

/******************************** Configuration of CR3******************************************/

	tempreg=0;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	60fb      	str	r3, [r7, #12]

	//Configuration of USART hardware flow control
	if ( pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS)
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	7bdb      	ldrb	r3, [r3, #15]
 8000de2:	2b01      	cmp	r3, #1
 8000de4:	d104      	bne.n	8000df0 <USART_Init+0xb8>
	{
		//Implement the code to enable CTS flow control
		tempreg |= ( 1 << USART_CR3_CTSE);
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	e014      	b.n	8000e1a <USART_Init+0xe2>


	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_RTS)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	7bdb      	ldrb	r3, [r3, #15]
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	d104      	bne.n	8000e02 <USART_Init+0xca>
	{
		//Implement the code to enable RTS flow control
		tempreg |= ( 1 << USART_CR3_RTSE);
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	e00b      	b.n	8000e1a <USART_Init+0xe2>

	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS_RTS)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	7bdb      	ldrb	r3, [r3, #15]
 8000e06:	2b03      	cmp	r3, #3
 8000e08:	d107      	bne.n	8000e1a <USART_Init+0xe2>
	{
		//Implement the code to enable both CTS and RTS Flow control
		tempreg |= ( 1 << USART_CR3_CTSE);
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e10:	60fb      	str	r3, [r7, #12]
		tempreg |= ( 1 << USART_CR3_RTSE);
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e18:	60fb      	str	r3, [r7, #12]
	}

	// program the CR3 register
	pUSARTHandle->pUSARTx->CR3 = tempreg;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	68fa      	ldr	r2, [r7, #12]
 8000e20:	615a      	str	r2, [r3, #20]

/******************************** Configuration of BRR(Baudrate register)******************************************/

	//Implement the code to configure the baud rate
	USART_SetBaudRate(pUSARTHandle->pUSARTx, pUSARTHandle->USART_Config.USART_Baud);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	689b      	ldr	r3, [r3, #8]
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4610      	mov	r0, r2
 8000e2e:	f7ff ff11 	bl	8000c54 <USART_SetBaudRate>

}
 8000e32:	bf00      	nop
 8000e34:	3710      	adds	r7, #16
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
	...

08000e3c <USART_PeriClockControl>:


void USART_PeriClockControl(USART_RegDef_t *pUSARTx, uint8_t EnorDi)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
 8000e44:	460b      	mov	r3, r1
 8000e46:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000e48:	78fb      	ldrb	r3, [r7, #3]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d141      	bne.n	8000ed2 <USART_PeriClockControl+0x96>
		{
			if(pUSARTx == USART1)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	4a45      	ldr	r2, [pc, #276]	@ (8000f68 <USART_PeriClockControl+0x12c>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d106      	bne.n	8000e64 <USART_PeriClockControl+0x28>
			{
				USART1_PCLK_EN();
 8000e56:	4b45      	ldr	r3, [pc, #276]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e5a:	4a44      	ldr	r2, [pc, #272]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000e5c:	f043 0310 	orr.w	r3, r3, #16
 8000e60:	6453      	str	r3, [r2, #68]	@ 0x44
				USART6_PCLK_DI();
			}

		}

}
 8000e62:	e07a      	b.n	8000f5a <USART_PeriClockControl+0x11e>
			else if(pUSARTx == USART2)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	4a42      	ldr	r2, [pc, #264]	@ (8000f70 <USART_PeriClockControl+0x134>)
 8000e68:	4293      	cmp	r3, r2
 8000e6a:	d106      	bne.n	8000e7a <USART_PeriClockControl+0x3e>
				USART2_PCLK_EN();
 8000e6c:	4b3f      	ldr	r3, [pc, #252]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e70:	4a3e      	ldr	r2, [pc, #248]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000e72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e76:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000e78:	e06f      	b.n	8000f5a <USART_PeriClockControl+0x11e>
			else if(pUSARTx == USART3)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4a3d      	ldr	r2, [pc, #244]	@ (8000f74 <USART_PeriClockControl+0x138>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d106      	bne.n	8000e90 <USART_PeriClockControl+0x54>
				USART3_PCLK_EN();
 8000e82:	4b3a      	ldr	r3, [pc, #232]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e86:	4a39      	ldr	r2, [pc, #228]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000e88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e8c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000e8e:	e064      	b.n	8000f5a <USART_PeriClockControl+0x11e>
			else if(pUSARTx == UART4)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	4a39      	ldr	r2, [pc, #228]	@ (8000f78 <USART_PeriClockControl+0x13c>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d106      	bne.n	8000ea6 <USART_PeriClockControl+0x6a>
				UART4_PCLK_EN();
 8000e98:	4b34      	ldr	r3, [pc, #208]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e9c:	4a33      	ldr	r2, [pc, #204]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000e9e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000ea2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000ea4:	e059      	b.n	8000f5a <USART_PeriClockControl+0x11e>
			else if(pUSARTx == UART5)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4a34      	ldr	r2, [pc, #208]	@ (8000f7c <USART_PeriClockControl+0x140>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d106      	bne.n	8000ebc <USART_PeriClockControl+0x80>
				UART5_PCLK_EN();
 8000eae:	4b2f      	ldr	r3, [pc, #188]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb2:	4a2e      	ldr	r2, [pc, #184]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000eb4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000eb8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000eba:	e04e      	b.n	8000f5a <USART_PeriClockControl+0x11e>
			else if(pUSARTx == USART6)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	4a30      	ldr	r2, [pc, #192]	@ (8000f80 <USART_PeriClockControl+0x144>)
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	d14a      	bne.n	8000f5a <USART_PeriClockControl+0x11e>
				USART6_PCLK_EN();
 8000ec4:	4b29      	ldr	r3, [pc, #164]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000ec6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ec8:	4a28      	ldr	r2, [pc, #160]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000eca:	f043 0320 	orr.w	r3, r3, #32
 8000ece:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000ed0:	e043      	b.n	8000f5a <USART_PeriClockControl+0x11e>
		else if(EnorDi == DISABLE)
 8000ed2:	78fb      	ldrb	r3, [r7, #3]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d140      	bne.n	8000f5a <USART_PeriClockControl+0x11e>
			if(pUSARTx == USART1)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	4a23      	ldr	r2, [pc, #140]	@ (8000f68 <USART_PeriClockControl+0x12c>)
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d106      	bne.n	8000eee <USART_PeriClockControl+0xb2>
				USART1_PCLK_DI();
 8000ee0:	4b22      	ldr	r3, [pc, #136]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000ee2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ee4:	4a21      	ldr	r2, [pc, #132]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000ee6:	f023 0310 	bic.w	r3, r3, #16
 8000eea:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000eec:	e035      	b.n	8000f5a <USART_PeriClockControl+0x11e>
			else if(pUSARTx == USART2)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4a1f      	ldr	r2, [pc, #124]	@ (8000f70 <USART_PeriClockControl+0x134>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d106      	bne.n	8000f04 <USART_PeriClockControl+0xc8>
				USART2_PCLK_DI();
 8000ef6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efa:	4a1c      	ldr	r2, [pc, #112]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000efc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000f00:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000f02:	e02a      	b.n	8000f5a <USART_PeriClockControl+0x11e>
			else if(pUSARTx == USART3)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	4a1b      	ldr	r2, [pc, #108]	@ (8000f74 <USART_PeriClockControl+0x138>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d106      	bne.n	8000f1a <USART_PeriClockControl+0xde>
				USART3_PCLK_DI();
 8000f0c:	4b17      	ldr	r3, [pc, #92]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f10:	4a16      	ldr	r2, [pc, #88]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000f12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f16:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000f18:	e01f      	b.n	8000f5a <USART_PeriClockControl+0x11e>
			else if(pUSARTx == UART4)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a16      	ldr	r2, [pc, #88]	@ (8000f78 <USART_PeriClockControl+0x13c>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d106      	bne.n	8000f30 <USART_PeriClockControl+0xf4>
				UART4_PCLK_DI();
 8000f22:	4b12      	ldr	r3, [pc, #72]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f26:	4a11      	ldr	r2, [pc, #68]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000f28:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8000f2c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000f2e:	e014      	b.n	8000f5a <USART_PeriClockControl+0x11e>
			else if(pUSARTx == UART5)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	4a12      	ldr	r2, [pc, #72]	@ (8000f7c <USART_PeriClockControl+0x140>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d106      	bne.n	8000f46 <USART_PeriClockControl+0x10a>
				UART5_PCLK_DI();
 8000f38:	4b0c      	ldr	r3, [pc, #48]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f3c:	4a0b      	ldr	r2, [pc, #44]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000f3e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8000f42:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000f44:	e009      	b.n	8000f5a <USART_PeriClockControl+0x11e>
			else if(pUSARTx == USART6)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a0d      	ldr	r2, [pc, #52]	@ (8000f80 <USART_PeriClockControl+0x144>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d105      	bne.n	8000f5a <USART_PeriClockControl+0x11e>
				USART6_PCLK_DI();
 8000f4e:	4b07      	ldr	r3, [pc, #28]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f52:	4a06      	ldr	r2, [pc, #24]	@ (8000f6c <USART_PeriClockControl+0x130>)
 8000f54:	f023 0320 	bic.w	r3, r3, #32
 8000f58:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000f5a:	bf00      	nop
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	40011000 	.word	0x40011000
 8000f6c:	40023800 	.word	0x40023800
 8000f70:	40004400 	.word	0x40004400
 8000f74:	40004800 	.word	0x40004800
 8000f78:	40004c00 	.word	0x40004c00
 8000f7c:	40005000 	.word	0x40005000
 8000f80:	40011400 	.word	0x40011400

08000f84 <USART_PeripheralControl>:

void USART_PeripheralControl(USART_RegDef_t *pUSARTx, uint8_t EnOrDi)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000f90:	78fb      	ldrb	r3, [r7, #3]
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d106      	bne.n	8000fa4 <USART_PeripheralControl+0x20>
	{
		pUSARTx->CR1 |= (1 << USART_CR1_UE);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	68db      	ldr	r3, [r3, #12]
 8000f9a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	60da      	str	r2, [r3, #12]

	else
	{
		pUSARTx->CR1 &= ~(1 << USART_CR1_UE);
	}
}
 8000fa2:	e005      	b.n	8000fb0 <USART_PeripheralControl+0x2c>
		pUSARTx->CR1 &= ~(1 << USART_CR1_UE);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	60da      	str	r2, [r3, #12]
}
 8000fb0:	bf00      	nop
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <USART_GetFlagStatus>:
	}
}


uint8_t USART_GetFlagStatus(USART_RegDef_t *pUSARTx , uint32_t FlagName)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	6039      	str	r1, [r7, #0]
	if(pUSARTx->SR & FlagName)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <USART_GetFlagStatus+0x1a>
	    {
	    	return SET;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e000      	b.n	8000fd8 <USART_GetFlagStatus+0x1c>
	    }

	   return RESET;
 8000fd6:	2300      	movs	r3, #0
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr

08000fe4 <USART_SendData>:
 *
 * @Note              - Resolve all the TODOs

 */
void USART_SendData(USART_Handle_t *pUSARTHandle, uint8_t *pTxBuffer, uint32_t Len)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]

	uint16_t *pdata;
   //Loop over until "Len" number of bytes are transferred
	for(uint32_t i = 0 ; i < Len; i++)
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	617b      	str	r3, [r7, #20]
 8000ff4:	e031      	b.n	800105a <USART_SendData+0x76>
	{
		//Implement the code to wait until TXE flag is set in the SR
		while(! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_TXE));
 8000ff6:	bf00      	nop
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2180      	movs	r1, #128	@ 0x80
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff ffdc 	bl	8000fbc <USART_GetFlagStatus>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d0f6      	beq.n	8000ff8 <USART_SendData+0x14>

         //Check the USART_WordLength item for 9BIT or 8BIT in a frame
		if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	7b5b      	ldrb	r3, [r3, #13]
 800100e:	2b01      	cmp	r3, #1
 8001010:	d118      	bne.n	8001044 <USART_SendData+0x60>
		{
			//if 9BIT, load the DR with 2bytes masking the bits other than first 9 bits
			pdata = (uint16_t*) pTxBuffer;
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	613b      	str	r3, [r7, #16]
			pUSARTHandle->pUSARTx->DR = (*pdata & (uint16_t)0x01FF);
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	881b      	ldrh	r3, [r3, #0]
 800101a:	461a      	mov	r2, r3
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001024:	605a      	str	r2, [r3, #4]

			//check for USART_ParityControl
			if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	7b9b      	ldrb	r3, [r3, #14]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d106      	bne.n	800103c <USART_SendData+0x58>
			{
				//No parity is used in this transfer. so, 9bits of user data will be sent
				//Implement the code to increment pTxBuffer twice
				pTxBuffer++;
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	3301      	adds	r3, #1
 8001032:	60bb      	str	r3, [r7, #8]
				pTxBuffer++;
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	3301      	adds	r3, #1
 8001038:	60bb      	str	r3, [r7, #8]
 800103a:	e00b      	b.n	8001054 <USART_SendData+0x70>
			}
			else
			{
				//Parity bit is used in this transfer . so , 8bits of user data will be sent
				//The 9th bit will be replaced by parity bit by the hardware
				pTxBuffer++;
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	3301      	adds	r3, #1
 8001040:	60bb      	str	r3, [r7, #8]
 8001042:	e007      	b.n	8001054 <USART_SendData+0x70>
			}
		}
		else
		{
			//This is 8bit data transfer
			pUSARTHandle->pUSARTx->DR = (*pTxBuffer  & (uint8_t)0xFF);
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	781a      	ldrb	r2, [r3, #0]
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]

			//Implement the code to increment the buffer address
			pTxBuffer++;
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	3301      	adds	r3, #1
 8001052:	60bb      	str	r3, [r7, #8]
	for(uint32_t i = 0 ; i < Len; i++)
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	3301      	adds	r3, #1
 8001058:	617b      	str	r3, [r7, #20]
 800105a:	697a      	ldr	r2, [r7, #20]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	429a      	cmp	r2, r3
 8001060:	d3c9      	bcc.n	8000ff6 <USART_SendData+0x12>
		}
	}

	//Implement the code to wait till TC flag is set in the SR
	while( ! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_TC));
 8001062:	bf00      	nop
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2140      	movs	r1, #64	@ 0x40
 800106a:	4618      	mov	r0, r3
 800106c:	f7ff ffa6 	bl	8000fbc <USART_GetFlagStatus>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d0f6      	beq.n	8001064 <USART_SendData+0x80>
}
 8001076:	bf00      	nop
 8001078:	bf00      	nop
 800107a:	3718      	adds	r7, #24
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}

08001080 <USART_ReceiveDataIT>:
 *
 * @Note              - Resolve all the TODOs

 */
uint8_t USART_ReceiveDataIT(USART_Handle_t *pUSARTHandle,uint8_t *pRxBuffer, uint32_t Len)
{
 8001080:	b480      	push	{r7}
 8001082:	b087      	sub	sp, #28
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	607a      	str	r2, [r7, #4]
	uint8_t rxstate = pUSARTHandle->RxBusyState;
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001092:	75fb      	strb	r3, [r7, #23]

	if((rxstate != USART_BUSY_IN_RX))
 8001094:	7dfb      	ldrb	r3, [r7, #23]
 8001096:	2b01      	cmp	r3, #1
 8001098:	d014      	beq.n	80010c4 <USART_ReceiveDataIT+0x44>
	{
		pUSARTHandle->RxLen = Len;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	61da      	str	r2, [r3, #28]
		pUSARTHandle->pRxBuffer = pRxBuffer;
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	68ba      	ldr	r2, [r7, #8]
 80010a4:	615a      	str	r2, [r3, #20]
		pUSARTHandle->RxBusyState = USART_BUSY_IN_RX;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	2201      	movs	r2, #1
 80010aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

		(void)pUSARTHandle->pUSARTx->DR;
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]

		//Implement the code to enable interrupt for RXNE
		pUSARTHandle->pUSARTx->CR1 |= (1 << USART_CR1_RXNEIE);
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	68da      	ldr	r2, [r3, #12]
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f042 0220 	orr.w	r2, r2, #32
 80010c2:	60da      	str	r2, [r3, #12]

	}



	return rxstate;
 80010c4:	7dfb      	ldrb	r3, [r7, #23]

}
 80010c6:	4618      	mov	r0, r3
 80010c8:	371c      	adds	r7, #28
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
	...

080010d4 <USART_IRQInterruptConfig>:
{
	pUSARTx->SR &= ~( StatusFlagName);
}

void USART_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	460a      	mov	r2, r1
 80010de:	71fb      	strb	r3, [r7, #7]
 80010e0:	4613      	mov	r3, r2
 80010e2:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE)
 80010e4:	79bb      	ldrb	r3, [r7, #6]
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d13b      	bne.n	8001162 <USART_IRQInterruptConfig+0x8e>
	{
		if(IRQNumber <= 31)
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	2b1f      	cmp	r3, #31
 80010ee:	d80a      	bhi.n	8001106 <USART_IRQInterruptConfig+0x32>
		{
			//program ISER0 register
			*NVIC_ISER0 |= ( 1 << IRQNumber );
 80010f0:	4b39      	ldr	r3, [pc, #228]	@ (80011d8 <USART_IRQInterruptConfig+0x104>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	79fa      	ldrb	r2, [r7, #7]
 80010f6:	2101      	movs	r1, #1
 80010f8:	fa01 f202 	lsl.w	r2, r1, r2
 80010fc:	4611      	mov	r1, r2
 80010fe:	4a36      	ldr	r2, [pc, #216]	@ (80011d8 <USART_IRQInterruptConfig+0x104>)
 8001100:	430b      	orrs	r3, r1
 8001102:	6013      	str	r3, [r2, #0]
		{
			//program ICER2 register
			*NVIC_ICER0 |= ( (1 << IRQNumber % 64) );
		}
	}
}
 8001104:	e061      	b.n	80011ca <USART_IRQInterruptConfig+0xf6>
		else if(IRQNumber > 31 && IRQNumber < 64)
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	2b1f      	cmp	r3, #31
 800110a:	d913      	bls.n	8001134 <USART_IRQInterruptConfig+0x60>
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001110:	d810      	bhi.n	8001134 <USART_IRQInterruptConfig+0x60>
			*NVIC_ISER1 |= ( (1 << IRQNumber) % 32 );
 8001112:	4b32      	ldr	r3, [pc, #200]	@ (80011dc <USART_IRQInterruptConfig+0x108>)
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	2101      	movs	r1, #1
 800111a:	fa01 f303 	lsl.w	r3, r1, r3
 800111e:	4259      	negs	r1, r3
 8001120:	f003 031f 	and.w	r3, r3, #31
 8001124:	f001 011f 	and.w	r1, r1, #31
 8001128:	bf58      	it	pl
 800112a:	424b      	negpl	r3, r1
 800112c:	492b      	ldr	r1, [pc, #172]	@ (80011dc <USART_IRQInterruptConfig+0x108>)
 800112e:	4313      	orrs	r3, r2
 8001130:	600b      	str	r3, [r1, #0]
 8001132:	e04a      	b.n	80011ca <USART_IRQInterruptConfig+0xf6>
		else if(IRQNumber > 64 && IRQNumber < 96)
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	2b40      	cmp	r3, #64	@ 0x40
 8001138:	d947      	bls.n	80011ca <USART_IRQInterruptConfig+0xf6>
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	2b5f      	cmp	r3, #95	@ 0x5f
 800113e:	d844      	bhi.n	80011ca <USART_IRQInterruptConfig+0xf6>
			*NVIC_ISER2 |= ( (1 << IRQNumber) % 64 );
 8001140:	4b27      	ldr	r3, [pc, #156]	@ (80011e0 <USART_IRQInterruptConfig+0x10c>)
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	2101      	movs	r1, #1
 8001148:	fa01 f303 	lsl.w	r3, r1, r3
 800114c:	4259      	negs	r1, r3
 800114e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001152:	f001 013f 	and.w	r1, r1, #63	@ 0x3f
 8001156:	bf58      	it	pl
 8001158:	424b      	negpl	r3, r1
 800115a:	4921      	ldr	r1, [pc, #132]	@ (80011e0 <USART_IRQInterruptConfig+0x10c>)
 800115c:	4313      	orrs	r3, r2
 800115e:	600b      	str	r3, [r1, #0]
}
 8001160:	e033      	b.n	80011ca <USART_IRQInterruptConfig+0xf6>
		if(IRQNumber <= 31)
 8001162:	79fb      	ldrb	r3, [r7, #7]
 8001164:	2b1f      	cmp	r3, #31
 8001166:	d80a      	bhi.n	800117e <USART_IRQInterruptConfig+0xaa>
			*NVIC_ICER0 |= ( 1 << IRQNumber );
 8001168:	4b1e      	ldr	r3, [pc, #120]	@ (80011e4 <USART_IRQInterruptConfig+0x110>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	79fa      	ldrb	r2, [r7, #7]
 800116e:	2101      	movs	r1, #1
 8001170:	fa01 f202 	lsl.w	r2, r1, r2
 8001174:	4611      	mov	r1, r2
 8001176:	4a1b      	ldr	r2, [pc, #108]	@ (80011e4 <USART_IRQInterruptConfig+0x110>)
 8001178:	430b      	orrs	r3, r1
 800117a:	6013      	str	r3, [r2, #0]
}
 800117c:	e025      	b.n	80011ca <USART_IRQInterruptConfig+0xf6>
		else if(IRQNumber > 31 && IRQNumber < 64)
 800117e:	79fb      	ldrb	r3, [r7, #7]
 8001180:	2b1f      	cmp	r3, #31
 8001182:	d90f      	bls.n	80011a4 <USART_IRQInterruptConfig+0xd0>
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	2b3f      	cmp	r3, #63	@ 0x3f
 8001188:	d80c      	bhi.n	80011a4 <USART_IRQInterruptConfig+0xd0>
			*NVIC_ICER0 |= ( (1 << IRQNumber % 32) );
 800118a:	4b16      	ldr	r3, [pc, #88]	@ (80011e4 <USART_IRQInterruptConfig+0x110>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	79fa      	ldrb	r2, [r7, #7]
 8001190:	f002 021f 	and.w	r2, r2, #31
 8001194:	2101      	movs	r1, #1
 8001196:	fa01 f202 	lsl.w	r2, r1, r2
 800119a:	4611      	mov	r1, r2
 800119c:	4a11      	ldr	r2, [pc, #68]	@ (80011e4 <USART_IRQInterruptConfig+0x110>)
 800119e:	430b      	orrs	r3, r1
 80011a0:	6013      	str	r3, [r2, #0]
 80011a2:	e012      	b.n	80011ca <USART_IRQInterruptConfig+0xf6>
		else if(IRQNumber > 64 && IRQNumber < 96)
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	2b40      	cmp	r3, #64	@ 0x40
 80011a8:	d90f      	bls.n	80011ca <USART_IRQInterruptConfig+0xf6>
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	2b5f      	cmp	r3, #95	@ 0x5f
 80011ae:	d80c      	bhi.n	80011ca <USART_IRQInterruptConfig+0xf6>
			*NVIC_ICER0 |= ( (1 << IRQNumber % 64) );
 80011b0:	4b0c      	ldr	r3, [pc, #48]	@ (80011e4 <USART_IRQInterruptConfig+0x110>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	79fa      	ldrb	r2, [r7, #7]
 80011b6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80011ba:	2101      	movs	r1, #1
 80011bc:	fa01 f202 	lsl.w	r2, r1, r2
 80011c0:	4611      	mov	r1, r2
 80011c2:	4a08      	ldr	r2, [pc, #32]	@ (80011e4 <USART_IRQInterruptConfig+0x110>)
 80011c4:	430b      	orrs	r3, r1
 80011c6:	6013      	str	r3, [r2, #0]
}
 80011c8:	e7ff      	b.n	80011ca <USART_IRQInterruptConfig+0xf6>
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e000e100 	.word	0xe000e100
 80011dc:	e000e104 	.word	0xe000e104
 80011e0:	e000e108 	.word	0xe000e108
 80011e4:	e000e180 	.word	0xe000e180

080011e8 <USART_IRQHandling>:
 *
 * @Note              - Resolve all the TODOs

 */
void USART_IRQHandling(USART_Handle_t *pUSARTHandle)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b088      	sub	sp, #32
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	uint16_t *p_data;

/*************************Check for TC flag ********************************************/

    //Implement the code to check the state of TC bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_TC);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011fa:	61fb      	str	r3, [r7, #28]

	 //Implement the code to check the state of TCIE bit
	temp2 = pUSARTHandle->pUSARTx->CR1 & ( 1 << USART_CR1_TCIE);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	68db      	ldr	r3, [r3, #12]
 8001202:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001206:	61bb      	str	r3, [r7, #24]

	if(temp1 && temp2 )
 8001208:	69fb      	ldr	r3, [r7, #28]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d031      	beq.n	8001272 <USART_IRQHandling+0x8a>
 800120e:	69bb      	ldr	r3, [r7, #24]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d02e      	beq.n	8001272 <USART_IRQHandling+0x8a>
	{
		//this interrupt is because of TC

		//close transmission and call application callback if TxLen is zero
		if ( pUSARTHandle->TxBusyState == USART_BUSY_IN_TX)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	f893 3020 	ldrb.w	r3, [r3, #32]
 800121a:	2b02      	cmp	r3, #2
 800121c:	d129      	bne.n	8001272 <USART_IRQHandling+0x8a>
		{
			//Check the TxLen . If it is zero then close the data transmission
			if(! pUSARTHandle->TxLen )
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	699b      	ldr	r3, [r3, #24]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d125      	bne.n	8001272 <USART_IRQHandling+0x8a>
			{
				//Implement the code to clear the TC flag
				dummy_read = pUSARTHandle->pUSARTx->SR;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	617b      	str	r3, [r7, #20]
				pUSARTHandle->pUSARTx->DR = dummy_read;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	697a      	ldr	r2, [r7, #20]
 8001234:	605a      	str	r2, [r3, #4]

				//Implement the code to clear the TC flag
				pUSARTHandle->pUSARTx->SR &= ~( 1 << USART_SR_TC);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001244:	601a      	str	r2, [r3, #0]

				//Implement the code to clear the TCIE control bit
				pUSARTHandle->pUSARTx->CR1 &= ~( 1 << USART_CR1_TCIE);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	68da      	ldr	r2, [r3, #12]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001254:	60da      	str	r2, [r3, #12]

				//Reset the application state
				pUSARTHandle->TxBusyState = USART_READY;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2200      	movs	r2, #0
 800125a:	f883 2020 	strb.w	r2, [r3, #32]

				//Reset Buffer address to NULL
				pUSARTHandle->pTxBuffer = NULL;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2200      	movs	r2, #0
 8001262:	611a      	str	r2, [r3, #16]

				//Reset the length to zero
				pUSARTHandle->TxLen = 0;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2200      	movs	r2, #0
 8001268:	619a      	str	r2, [r3, #24]

				//Call the applicaton call back with event USART_EVENT_TX_CMPLT
				USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_TX_CMPLT);
 800126a:	2100      	movs	r1, #0
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff f91f 	bl	80004b0 <USART_ApplicationEventCallback>
	}

/*************************Check for TXE flag ********************************************/

	//Implement the code to check the state of TXE bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_TXE);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800127c:	61fb      	str	r3, [r7, #28]

	//Implement the code to check the state of TXEIE bit in CR1
	temp2 = pUSARTHandle->pUSARTx->CR1 & (1 << USART_CR1_TXEIE);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001288:	61bb      	str	r3, [r7, #24]


	if(temp1 && temp2 )
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d055      	beq.n	800133c <USART_IRQHandling+0x154>
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d052      	beq.n	800133c <USART_IRQHandling+0x154>
	{
		//this interrupt is because of TXE

		if(pUSARTHandle->TxBusyState == USART_BUSY_IN_TX)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	f893 3020 	ldrb.w	r3, [r3, #32]
 800129c:	2b02      	cmp	r3, #2
 800129e:	d14d      	bne.n	800133c <USART_IRQHandling+0x154>
		{
			//Keep sending data until Txlen reaches to zero
			if(pUSARTHandle->TxLen > 0)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d03d      	beq.n	8001324 <USART_IRQHandling+0x13c>
			{
				//Check the USART_WordLength item for 9BIT or 8BIT in a frame
				if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	7b5b      	ldrb	r3, [r3, #13]
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d129      	bne.n	8001304 <USART_IRQHandling+0x11c>
				{
					//if 9BIT , load the DR with 2bytes masking the bits other than first 9 bits
					p_data = (uint16_t*) pUSARTHandle->pTxBuffer;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	691b      	ldr	r3, [r3, #16]
 80012b4:	613b      	str	r3, [r7, #16]

					//loading only first 9 bits , so we have to mask with the value 0x01FF
					pUSARTHandle->pUSARTx->DR = (*p_data & (uint16_t)0x01FF);
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	881b      	ldrh	r3, [r3, #0]
 80012ba:	461a      	mov	r2, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80012c4:	605a      	str	r2, [r3, #4]

					//check for USART_ParityControl
					if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	7b9b      	ldrb	r3, [r3, #14]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d10f      	bne.n	80012ee <USART_IRQHandling+0x106>
					{
						//No parity is used in this transfer , so, 9bits of user data will be sent
						//Implement the code to increment pTxBuffer twice
						pUSARTHandle->pTxBuffer++;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	691b      	ldr	r3, [r3, #16]
 80012d2:	1c5a      	adds	r2, r3, #1
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	611a      	str	r2, [r3, #16]
						pUSARTHandle->pTxBuffer++;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	691b      	ldr	r3, [r3, #16]
 80012dc:	1c5a      	adds	r2, r3, #1
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	611a      	str	r2, [r3, #16]

						//Implement the code to decrement the length
						pUSARTHandle->TxLen -= 2;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	699b      	ldr	r3, [r3, #24]
 80012e6:	1e9a      	subs	r2, r3, #2
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	619a      	str	r2, [r3, #24]
 80012ec:	e01a      	b.n	8001324 <USART_IRQHandling+0x13c>
					}
					else
					{
						//Parity bit is used in this transfer . so , 8bits of user data will be sent
						//The 9th bit will be replaced by parity bit by the hardware
						pUSARTHandle->pTxBuffer ++;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	691b      	ldr	r3, [r3, #16]
 80012f2:	1c5a      	adds	r2, r3, #1
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	611a      	str	r2, [r3, #16]

						//Implement the code to decrement the length
						pUSARTHandle->TxLen -= 1;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	699b      	ldr	r3, [r3, #24]
 80012fc:	1e5a      	subs	r2, r3, #1
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	619a      	str	r2, [r3, #24]
 8001302:	e00f      	b.n	8001324 <USART_IRQHandling+0x13c>
					}
				}
				else
				{
					//This is 8bit data transfer
					pUSARTHandle->pUSARTx->DR = (*pUSARTHandle->pTxBuffer  & (uint8_t)0xFF);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	691b      	ldr	r3, [r3, #16]
 8001308:	781a      	ldrb	r2, [r3, #0]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	605a      	str	r2, [r3, #4]

					//Implement the code to increment the buffer address
					pUSARTHandle->pTxBuffer ++;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	691b      	ldr	r3, [r3, #16]
 8001314:	1c5a      	adds	r2, r3, #1
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	611a      	str	r2, [r3, #16]

					//Implement the code to decrement the length
					pUSARTHandle->TxLen -= 1;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	1e5a      	subs	r2, r3, #1
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	619a      	str	r2, [r3, #24]
				}

			}
			if (pUSARTHandle->TxLen == 0 )
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	699b      	ldr	r3, [r3, #24]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d107      	bne.n	800133c <USART_IRQHandling+0x154>
			{
				//TxLen is zero
				//Implement the code to clear the TXEIE bit (disable interrupt for TXE flag )
				pUSARTHandle->pUSARTx->CR1 &= ~( 1 << USART_CR1_TXEIE);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	68da      	ldr	r2, [r3, #12]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800133a:	60da      	str	r2, [r3, #12]
		}
	}

/*************************Check for RXNE flag ********************************************/

	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_RXNE);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0320 	and.w	r3, r3, #32
 8001346:	61fb      	str	r3, [r7, #28]
	temp2 = pUSARTHandle->pUSARTx->CR1 & ( 1 << USART_CR1_RXNEIE);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	68db      	ldr	r3, [r3, #12]
 800134e:	f003 0320 	and.w	r3, r3, #32
 8001352:	61bb      	str	r3, [r7, #24]


	if(temp1 && temp2 )
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d077      	beq.n	800144a <USART_IRQHandling+0x262>
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d074      	beq.n	800144a <USART_IRQHandling+0x262>
	{
		//this interrupt is because of rxne
		//this interrupt is because of txe
		if(pUSARTHandle->RxBusyState == USART_BUSY_IN_RX)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001366:	2b01      	cmp	r3, #1
 8001368:	d16f      	bne.n	800144a <USART_IRQHandling+0x262>
		{
			//TXE is set so send data
			if(pUSARTHandle->RxLen > 0)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	69db      	ldr	r3, [r3, #28]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d053      	beq.n	800141a <USART_IRQHandling+0x232>
			{
				//Check the USART_WordLength to decide whether we are going to receive 9bit of data in a frame or 8 bit
				if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	7b5b      	ldrb	r3, [r3, #13]
 8001376:	2b01      	cmp	r3, #1
 8001378:	d12f      	bne.n	80013da <USART_IRQHandling+0x1f2>
				{
					//We are going to receive 9bit data in a frame

					//Now, check are we using USART_ParityControl control or not
					if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	7b9b      	ldrb	r3, [r3, #14]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d119      	bne.n	80013b6 <USART_IRQHandling+0x1ce>
					{
						//No parity is used. so, all 9bits will be of user data

						//read only first 9 bits so mask the DR with 0x01FF
						*((uint16_t*) pUSARTHandle->pRxBuffer) = (pUSARTHandle->pUSARTx->DR  & (uint16_t)0x01FF);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	b29a      	uxth	r2, r3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	695b      	ldr	r3, [r3, #20]
 800138e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001392:	b292      	uxth	r2, r2
 8001394:	801a      	strh	r2, [r3, #0]

						//Now increment the pRxBuffer two times
						pUSARTHandle->pRxBuffer++;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	695b      	ldr	r3, [r3, #20]
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	615a      	str	r2, [r3, #20]
						pUSARTHandle->pRxBuffer++;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	695b      	ldr	r3, [r3, #20]
 80013a4:	1c5a      	adds	r2, r3, #1
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	615a      	str	r2, [r3, #20]

						//Implement the code to decrement the length
						pUSARTHandle->RxLen -= 2;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	69db      	ldr	r3, [r3, #28]
 80013ae:	1e9a      	subs	r2, r3, #2
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	61da      	str	r2, [r3, #28]
 80013b4:	e031      	b.n	800141a <USART_IRQHandling+0x232>
					}
					else
					{
						//Parity is used. so, 8bits will be of user data and 1 bit is parity
						 *pUSARTHandle->pRxBuffer = (uint8_t)(pUSARTHandle->pUSARTx->DR  & (uint8_t)0xFF);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	685a      	ldr	r2, [r3, #4]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	695b      	ldr	r3, [r3, #20]
 80013c0:	b2d2      	uxtb	r2, r2
 80013c2:	701a      	strb	r2, [r3, #0]

						 //Now increment the pRxBuffer
						 pUSARTHandle->pRxBuffer++;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	695b      	ldr	r3, [r3, #20]
 80013c8:	1c5a      	adds	r2, r3, #1
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	615a      	str	r2, [r3, #20]

						 //Implement the code to decrement the length
						 pUSARTHandle->RxLen-= 1;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	69db      	ldr	r3, [r3, #28]
 80013d2:	1e5a      	subs	r2, r3, #1
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	61da      	str	r2, [r3, #28]
 80013d8:	e01f      	b.n	800141a <USART_IRQHandling+0x232>
				else
				{
					//We are going to receive 8bit data in a frame

					//Now, check are we using USART_ParityControl control or not
					if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	7b9b      	ldrb	r3, [r3, #14]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d107      	bne.n	80013f2 <USART_IRQHandling+0x20a>
					{
						//No parity is used , so all 8bits will be of user data

						//read 8 bits from DR
						 *pUSARTHandle->pRxBuffer = (uint8_t) (pUSARTHandle->pUSARTx->DR  & (uint8_t)0xFF);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	685a      	ldr	r2, [r3, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	695b      	ldr	r3, [r3, #20]
 80013ec:	b2d2      	uxtb	r2, r2
 80013ee:	701a      	strb	r2, [r3, #0]
 80013f0:	e009      	b.n	8001406 <USART_IRQHandling+0x21e>
					else
					{
						//Parity is used, so , 7 bits will be of user data and 1 bit is parity

						//read only 7 bits , hence mask the DR with 0X7F
						 *pUSARTHandle->pRxBuffer = (uint8_t) (pUSARTHandle->pUSARTx->DR  & (uint8_t)0x7F);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	b2da      	uxtb	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001402:	b2d2      	uxtb	r2, r2
 8001404:	701a      	strb	r2, [r3, #0]

					}

					//Now , increment the pRxBuffer
					pUSARTHandle->pRxBuffer++;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	695b      	ldr	r3, [r3, #20]
 800140a:	1c5a      	adds	r2, r3, #1
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	615a      	str	r2, [r3, #20]

					//Implement the code to decrement the length
					pUSARTHandle->RxLen-= 1;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	69db      	ldr	r3, [r3, #28]
 8001414:	1e5a      	subs	r2, r3, #1
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	61da      	str	r2, [r3, #28]
				}


			}//if of >0

			if(! pUSARTHandle->RxLen)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	69db      	ldr	r3, [r3, #28]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d113      	bne.n	800144a <USART_IRQHandling+0x262>
			{
				//disable the rxne
				pUSARTHandle->pUSARTx->CR1 &= ~( 1 << USART_CR1_RXNEIE );
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	68da      	ldr	r2, [r3, #12]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f022 0220 	bic.w	r2, r2, #32
 8001430:	60da      	str	r2, [r3, #12]
				//clear RXNE flag by read to DR
				dummy_read = pUSARTHandle->pUSARTx->DR;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	617b      	str	r3, [r7, #20]
				pUSARTHandle->RxBusyState = USART_READY;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2200      	movs	r2, #0
 800143e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
				USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_RX_CMPLT);
 8001442:	2101      	movs	r1, #1
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff f833 	bl	80004b0 <USART_ApplicationEventCallback>

/*************************Check for CTS flag ********************************************/
//Note : CTS feature is not applicable for UART4 and UART5

	//Implement the code to check the status of CTS bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_CTS);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001454:	61fb      	str	r3, [r7, #28]

	//Implement the code to check the state of CTSE bit in CR3
	temp2 = pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_CTSE);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	695b      	ldr	r3, [r3, #20]
 800145c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001460:	61bb      	str	r3, [r7, #24]

	//Implement the code to check the state of CTSIE bit in CR3 (This bit is not available for UART4 & UART5.)
	temp3 = pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_CTSIE);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	695b      	ldr	r3, [r3, #20]
 8001468:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800146c:	60fb      	str	r3, [r7, #12]


	if(temp1  && temp2 )
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d009      	beq.n	8001488 <USART_IRQHandling+0x2a0>
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d006      	beq.n	8001488 <USART_IRQHandling+0x2a0>
	{
		//Implement the code to clear the CTS flag in SR
		pUSARTHandle->pUSARTx->SR & ~( 1 << USART_SR_CTS);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	681b      	ldr	r3, [r3, #0]
		//pUSARTHandle->pUSARTx->CR3 & ~( 1 << USART_CR3_CTSE);

		//this interrupt is because of cts
		USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_CTS);
 8001480:	2103      	movs	r1, #3
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f7ff f814 	bl	80004b0 <USART_ApplicationEventCallback>
	}

/*************************Check for IDLE detection flag ********************************************/

	//Implement the code to check the status of IDLE flag bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_IDLE);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f003 0310 	and.w	r3, r3, #16
 8001492:	61fb      	str	r3, [r7, #28]

	//Implement the code to check the state of IDLEIE bit in CR1
	temp2 = pUSARTHandle->pUSARTx->CR1 & ( 1 << USART_CR1_IDLEIE);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	f003 0310 	and.w	r3, r3, #16
 800149e:	61bb      	str	r3, [r7, #24]


	if(temp1 && temp2)
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d00e      	beq.n	80014c4 <USART_IRQHandling+0x2dc>
 80014a6:	69bb      	ldr	r3, [r7, #24]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d00b      	beq.n	80014c4 <USART_IRQHandling+0x2dc>
	{
		//Implement the code to clear the IDLE flag. Refer to the RM to understand the clear sequence
		dummy_read = pUSARTHandle->pUSARTx->SR;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	617b      	str	r3, [r7, #20]
		dummy_read = pUSARTHandle->pUSARTx->DR;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	617b      	str	r3, [r7, #20]

		//this interrupt is because of idle
		USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_IDLE);
 80014bc:	2102      	movs	r1, #2
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f7fe fff6 	bl	80004b0 <USART_ApplicationEventCallback>
	}

/*************************Check for Overrun detection flag ********************************************/

	//Implement the code to check the status of ORE flag  in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & USART_SR_ORE;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 0303 	and.w	r3, r3, #3
 80014ce:	61fb      	str	r3, [r7, #28]

	//Implement the code to check the status of RXNEIE  bit in the CR1
	temp2 = pUSARTHandle->pUSARTx->CR1 & USART_CR1_RXNEIE;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	68db      	ldr	r3, [r3, #12]
 80014d6:	f003 0305 	and.w	r3, r3, #5
 80014da:	61bb      	str	r3, [r7, #24]


	if(temp1  && temp2 )
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d006      	beq.n	80014f0 <USART_IRQHandling+0x308>
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d003      	beq.n	80014f0 <USART_IRQHandling+0x308>
	{
		//Need not to clear the ORE flag here, instead give an api for the application to clear the ORE flag .

		//this interrupt is because of Overrun error
		USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_ORE);
 80014e8:	2107      	movs	r1, #7
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f7fe ffe0 	bl	80004b0 <USART_ApplicationEventCallback>

//Noise Flag, Overrun error and Framing Error in multibuffer communication
//We dont discuss multibuffer communication in this course. please refer to the RM
//The below code will get executed in only if multibuffer mode is used.

	temp2 =  pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_EIE) ;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	695b      	ldr	r3, [r3, #20]
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	61bb      	str	r3, [r7, #24]

	if(temp2 )
 80014fc:	69bb      	ldr	r3, [r7, #24]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d01e      	beq.n	8001540 <USART_IRQHandling+0x358>
	{
		temp1 = pUSARTHandle->pUSARTx->SR;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	61fb      	str	r3, [r7, #28]
		if(temp1 & ( 1 << USART_SR_FE))
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	f003 0302 	and.w	r3, r3, #2
 8001510:	2b00      	cmp	r3, #0
 8001512:	d003      	beq.n	800151c <USART_IRQHandling+0x334>
			/*
				This bit is set by hardware when a de-synchronization, excessive noise or a break character
				is detected. It is cleared by a software sequence (an read to the USART_SR register
				followed by a read to the USART_DR register).
			*/
			USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_FE);
 8001514:	2105      	movs	r1, #5
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7fe ffca 	bl	80004b0 <USART_ApplicationEventCallback>
		}

		if(temp1 & ( 1 << USART_SR_NF) )
 800151c:	69fb      	ldr	r3, [r7, #28]
 800151e:	f003 0304 	and.w	r3, r3, #4
 8001522:	2b00      	cmp	r3, #0
 8001524:	d003      	beq.n	800152e <USART_IRQHandling+0x346>
			/*
				This bit is set by hardware when noise is detected on a received frame. It is cleared by a
				software sequence (an read to the USART_SR register followed by a read to the
				USART_DR register).
			*/
			USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_NE);
 8001526:	2106      	movs	r1, #6
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f7fe ffc1 	bl	80004b0 <USART_ApplicationEventCallback>
		}

		if(temp1 & ( 1 << USART_SR_ORE) )
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	f003 0308 	and.w	r3, r3, #8
 8001534:	2b00      	cmp	r3, #0
 8001536:	d003      	beq.n	8001540 <USART_IRQHandling+0x358>
		{
			USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_ORE);
 8001538:	2107      	movs	r1, #7
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f7fe ffb8 	bl	80004b0 <USART_ApplicationEventCallback>
		}
	}


}
 8001540:	bf00      	nop
 8001542:	3720      	adds	r7, #32
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <std>:
 8001548:	2300      	movs	r3, #0
 800154a:	b510      	push	{r4, lr}
 800154c:	4604      	mov	r4, r0
 800154e:	e9c0 3300 	strd	r3, r3, [r0]
 8001552:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001556:	6083      	str	r3, [r0, #8]
 8001558:	8181      	strh	r1, [r0, #12]
 800155a:	6643      	str	r3, [r0, #100]	@ 0x64
 800155c:	81c2      	strh	r2, [r0, #14]
 800155e:	6183      	str	r3, [r0, #24]
 8001560:	4619      	mov	r1, r3
 8001562:	2208      	movs	r2, #8
 8001564:	305c      	adds	r0, #92	@ 0x5c
 8001566:	f000 f9f9 	bl	800195c <memset>
 800156a:	4b0d      	ldr	r3, [pc, #52]	@ (80015a0 <std+0x58>)
 800156c:	6263      	str	r3, [r4, #36]	@ 0x24
 800156e:	4b0d      	ldr	r3, [pc, #52]	@ (80015a4 <std+0x5c>)
 8001570:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001572:	4b0d      	ldr	r3, [pc, #52]	@ (80015a8 <std+0x60>)
 8001574:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001576:	4b0d      	ldr	r3, [pc, #52]	@ (80015ac <std+0x64>)
 8001578:	6323      	str	r3, [r4, #48]	@ 0x30
 800157a:	4b0d      	ldr	r3, [pc, #52]	@ (80015b0 <std+0x68>)
 800157c:	6224      	str	r4, [r4, #32]
 800157e:	429c      	cmp	r4, r3
 8001580:	d006      	beq.n	8001590 <std+0x48>
 8001582:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001586:	4294      	cmp	r4, r2
 8001588:	d002      	beq.n	8001590 <std+0x48>
 800158a:	33d0      	adds	r3, #208	@ 0xd0
 800158c:	429c      	cmp	r4, r3
 800158e:	d105      	bne.n	800159c <std+0x54>
 8001590:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001598:	f000 ba58 	b.w	8001a4c <__retarget_lock_init_recursive>
 800159c:	bd10      	pop	{r4, pc}
 800159e:	bf00      	nop
 80015a0:	080017ad 	.word	0x080017ad
 80015a4:	080017cf 	.word	0x080017cf
 80015a8:	08001807 	.word	0x08001807
 80015ac:	0800182b 	.word	0x0800182b
 80015b0:	200004d0 	.word	0x200004d0

080015b4 <stdio_exit_handler>:
 80015b4:	4a02      	ldr	r2, [pc, #8]	@ (80015c0 <stdio_exit_handler+0xc>)
 80015b6:	4903      	ldr	r1, [pc, #12]	@ (80015c4 <stdio_exit_handler+0x10>)
 80015b8:	4803      	ldr	r0, [pc, #12]	@ (80015c8 <stdio_exit_handler+0x14>)
 80015ba:	f000 b869 	b.w	8001690 <_fwalk_sglue>
 80015be:	bf00      	nop
 80015c0:	20000024 	.word	0x20000024
 80015c4:	080022e9 	.word	0x080022e9
 80015c8:	20000034 	.word	0x20000034

080015cc <cleanup_stdio>:
 80015cc:	6841      	ldr	r1, [r0, #4]
 80015ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001600 <cleanup_stdio+0x34>)
 80015d0:	4299      	cmp	r1, r3
 80015d2:	b510      	push	{r4, lr}
 80015d4:	4604      	mov	r4, r0
 80015d6:	d001      	beq.n	80015dc <cleanup_stdio+0x10>
 80015d8:	f000 fe86 	bl	80022e8 <_fflush_r>
 80015dc:	68a1      	ldr	r1, [r4, #8]
 80015de:	4b09      	ldr	r3, [pc, #36]	@ (8001604 <cleanup_stdio+0x38>)
 80015e0:	4299      	cmp	r1, r3
 80015e2:	d002      	beq.n	80015ea <cleanup_stdio+0x1e>
 80015e4:	4620      	mov	r0, r4
 80015e6:	f000 fe7f 	bl	80022e8 <_fflush_r>
 80015ea:	68e1      	ldr	r1, [r4, #12]
 80015ec:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <cleanup_stdio+0x3c>)
 80015ee:	4299      	cmp	r1, r3
 80015f0:	d004      	beq.n	80015fc <cleanup_stdio+0x30>
 80015f2:	4620      	mov	r0, r4
 80015f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80015f8:	f000 be76 	b.w	80022e8 <_fflush_r>
 80015fc:	bd10      	pop	{r4, pc}
 80015fe:	bf00      	nop
 8001600:	200004d0 	.word	0x200004d0
 8001604:	20000538 	.word	0x20000538
 8001608:	200005a0 	.word	0x200005a0

0800160c <global_stdio_init.part.0>:
 800160c:	b510      	push	{r4, lr}
 800160e:	4b0b      	ldr	r3, [pc, #44]	@ (800163c <global_stdio_init.part.0+0x30>)
 8001610:	4c0b      	ldr	r4, [pc, #44]	@ (8001640 <global_stdio_init.part.0+0x34>)
 8001612:	4a0c      	ldr	r2, [pc, #48]	@ (8001644 <global_stdio_init.part.0+0x38>)
 8001614:	601a      	str	r2, [r3, #0]
 8001616:	4620      	mov	r0, r4
 8001618:	2200      	movs	r2, #0
 800161a:	2104      	movs	r1, #4
 800161c:	f7ff ff94 	bl	8001548 <std>
 8001620:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001624:	2201      	movs	r2, #1
 8001626:	2109      	movs	r1, #9
 8001628:	f7ff ff8e 	bl	8001548 <std>
 800162c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001630:	2202      	movs	r2, #2
 8001632:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001636:	2112      	movs	r1, #18
 8001638:	f7ff bf86 	b.w	8001548 <std>
 800163c:	20000608 	.word	0x20000608
 8001640:	200004d0 	.word	0x200004d0
 8001644:	080015b5 	.word	0x080015b5

08001648 <__sfp_lock_acquire>:
 8001648:	4801      	ldr	r0, [pc, #4]	@ (8001650 <__sfp_lock_acquire+0x8>)
 800164a:	f000 ba00 	b.w	8001a4e <__retarget_lock_acquire_recursive>
 800164e:	bf00      	nop
 8001650:	20000611 	.word	0x20000611

08001654 <__sfp_lock_release>:
 8001654:	4801      	ldr	r0, [pc, #4]	@ (800165c <__sfp_lock_release+0x8>)
 8001656:	f000 b9fb 	b.w	8001a50 <__retarget_lock_release_recursive>
 800165a:	bf00      	nop
 800165c:	20000611 	.word	0x20000611

08001660 <__sinit>:
 8001660:	b510      	push	{r4, lr}
 8001662:	4604      	mov	r4, r0
 8001664:	f7ff fff0 	bl	8001648 <__sfp_lock_acquire>
 8001668:	6a23      	ldr	r3, [r4, #32]
 800166a:	b11b      	cbz	r3, 8001674 <__sinit+0x14>
 800166c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001670:	f7ff bff0 	b.w	8001654 <__sfp_lock_release>
 8001674:	4b04      	ldr	r3, [pc, #16]	@ (8001688 <__sinit+0x28>)
 8001676:	6223      	str	r3, [r4, #32]
 8001678:	4b04      	ldr	r3, [pc, #16]	@ (800168c <__sinit+0x2c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d1f5      	bne.n	800166c <__sinit+0xc>
 8001680:	f7ff ffc4 	bl	800160c <global_stdio_init.part.0>
 8001684:	e7f2      	b.n	800166c <__sinit+0xc>
 8001686:	bf00      	nop
 8001688:	080015cd 	.word	0x080015cd
 800168c:	20000608 	.word	0x20000608

08001690 <_fwalk_sglue>:
 8001690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001694:	4607      	mov	r7, r0
 8001696:	4688      	mov	r8, r1
 8001698:	4614      	mov	r4, r2
 800169a:	2600      	movs	r6, #0
 800169c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80016a0:	f1b9 0901 	subs.w	r9, r9, #1
 80016a4:	d505      	bpl.n	80016b2 <_fwalk_sglue+0x22>
 80016a6:	6824      	ldr	r4, [r4, #0]
 80016a8:	2c00      	cmp	r4, #0
 80016aa:	d1f7      	bne.n	800169c <_fwalk_sglue+0xc>
 80016ac:	4630      	mov	r0, r6
 80016ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80016b2:	89ab      	ldrh	r3, [r5, #12]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d907      	bls.n	80016c8 <_fwalk_sglue+0x38>
 80016b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80016bc:	3301      	adds	r3, #1
 80016be:	d003      	beq.n	80016c8 <_fwalk_sglue+0x38>
 80016c0:	4629      	mov	r1, r5
 80016c2:	4638      	mov	r0, r7
 80016c4:	47c0      	blx	r8
 80016c6:	4306      	orrs	r6, r0
 80016c8:	3568      	adds	r5, #104	@ 0x68
 80016ca:	e7e9      	b.n	80016a0 <_fwalk_sglue+0x10>

080016cc <iprintf>:
 80016cc:	b40f      	push	{r0, r1, r2, r3}
 80016ce:	b507      	push	{r0, r1, r2, lr}
 80016d0:	4906      	ldr	r1, [pc, #24]	@ (80016ec <iprintf+0x20>)
 80016d2:	ab04      	add	r3, sp, #16
 80016d4:	6808      	ldr	r0, [r1, #0]
 80016d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80016da:	6881      	ldr	r1, [r0, #8]
 80016dc:	9301      	str	r3, [sp, #4]
 80016de:	f000 fadb 	bl	8001c98 <_vfiprintf_r>
 80016e2:	b003      	add	sp, #12
 80016e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80016e8:	b004      	add	sp, #16
 80016ea:	4770      	bx	lr
 80016ec:	20000030 	.word	0x20000030

080016f0 <_puts_r>:
 80016f0:	6a03      	ldr	r3, [r0, #32]
 80016f2:	b570      	push	{r4, r5, r6, lr}
 80016f4:	6884      	ldr	r4, [r0, #8]
 80016f6:	4605      	mov	r5, r0
 80016f8:	460e      	mov	r6, r1
 80016fa:	b90b      	cbnz	r3, 8001700 <_puts_r+0x10>
 80016fc:	f7ff ffb0 	bl	8001660 <__sinit>
 8001700:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001702:	07db      	lsls	r3, r3, #31
 8001704:	d405      	bmi.n	8001712 <_puts_r+0x22>
 8001706:	89a3      	ldrh	r3, [r4, #12]
 8001708:	0598      	lsls	r0, r3, #22
 800170a:	d402      	bmi.n	8001712 <_puts_r+0x22>
 800170c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800170e:	f000 f99e 	bl	8001a4e <__retarget_lock_acquire_recursive>
 8001712:	89a3      	ldrh	r3, [r4, #12]
 8001714:	0719      	lsls	r1, r3, #28
 8001716:	d502      	bpl.n	800171e <_puts_r+0x2e>
 8001718:	6923      	ldr	r3, [r4, #16]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d135      	bne.n	800178a <_puts_r+0x9a>
 800171e:	4621      	mov	r1, r4
 8001720:	4628      	mov	r0, r5
 8001722:	f000 f8c5 	bl	80018b0 <__swsetup_r>
 8001726:	b380      	cbz	r0, 800178a <_puts_r+0x9a>
 8001728:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800172c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800172e:	07da      	lsls	r2, r3, #31
 8001730:	d405      	bmi.n	800173e <_puts_r+0x4e>
 8001732:	89a3      	ldrh	r3, [r4, #12]
 8001734:	059b      	lsls	r3, r3, #22
 8001736:	d402      	bmi.n	800173e <_puts_r+0x4e>
 8001738:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800173a:	f000 f989 	bl	8001a50 <__retarget_lock_release_recursive>
 800173e:	4628      	mov	r0, r5
 8001740:	bd70      	pop	{r4, r5, r6, pc}
 8001742:	2b00      	cmp	r3, #0
 8001744:	da04      	bge.n	8001750 <_puts_r+0x60>
 8001746:	69a2      	ldr	r2, [r4, #24]
 8001748:	429a      	cmp	r2, r3
 800174a:	dc17      	bgt.n	800177c <_puts_r+0x8c>
 800174c:	290a      	cmp	r1, #10
 800174e:	d015      	beq.n	800177c <_puts_r+0x8c>
 8001750:	6823      	ldr	r3, [r4, #0]
 8001752:	1c5a      	adds	r2, r3, #1
 8001754:	6022      	str	r2, [r4, #0]
 8001756:	7019      	strb	r1, [r3, #0]
 8001758:	68a3      	ldr	r3, [r4, #8]
 800175a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800175e:	3b01      	subs	r3, #1
 8001760:	60a3      	str	r3, [r4, #8]
 8001762:	2900      	cmp	r1, #0
 8001764:	d1ed      	bne.n	8001742 <_puts_r+0x52>
 8001766:	2b00      	cmp	r3, #0
 8001768:	da11      	bge.n	800178e <_puts_r+0x9e>
 800176a:	4622      	mov	r2, r4
 800176c:	210a      	movs	r1, #10
 800176e:	4628      	mov	r0, r5
 8001770:	f000 f85f 	bl	8001832 <__swbuf_r>
 8001774:	3001      	adds	r0, #1
 8001776:	d0d7      	beq.n	8001728 <_puts_r+0x38>
 8001778:	250a      	movs	r5, #10
 800177a:	e7d7      	b.n	800172c <_puts_r+0x3c>
 800177c:	4622      	mov	r2, r4
 800177e:	4628      	mov	r0, r5
 8001780:	f000 f857 	bl	8001832 <__swbuf_r>
 8001784:	3001      	adds	r0, #1
 8001786:	d1e7      	bne.n	8001758 <_puts_r+0x68>
 8001788:	e7ce      	b.n	8001728 <_puts_r+0x38>
 800178a:	3e01      	subs	r6, #1
 800178c:	e7e4      	b.n	8001758 <_puts_r+0x68>
 800178e:	6823      	ldr	r3, [r4, #0]
 8001790:	1c5a      	adds	r2, r3, #1
 8001792:	6022      	str	r2, [r4, #0]
 8001794:	220a      	movs	r2, #10
 8001796:	701a      	strb	r2, [r3, #0]
 8001798:	e7ee      	b.n	8001778 <_puts_r+0x88>
	...

0800179c <puts>:
 800179c:	4b02      	ldr	r3, [pc, #8]	@ (80017a8 <puts+0xc>)
 800179e:	4601      	mov	r1, r0
 80017a0:	6818      	ldr	r0, [r3, #0]
 80017a2:	f7ff bfa5 	b.w	80016f0 <_puts_r>
 80017a6:	bf00      	nop
 80017a8:	20000030 	.word	0x20000030

080017ac <__sread>:
 80017ac:	b510      	push	{r4, lr}
 80017ae:	460c      	mov	r4, r1
 80017b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80017b4:	f000 f8fc 	bl	80019b0 <_read_r>
 80017b8:	2800      	cmp	r0, #0
 80017ba:	bfab      	itete	ge
 80017bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80017be:	89a3      	ldrhlt	r3, [r4, #12]
 80017c0:	181b      	addge	r3, r3, r0
 80017c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80017c6:	bfac      	ite	ge
 80017c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80017ca:	81a3      	strhlt	r3, [r4, #12]
 80017cc:	bd10      	pop	{r4, pc}

080017ce <__swrite>:
 80017ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80017d2:	461f      	mov	r7, r3
 80017d4:	898b      	ldrh	r3, [r1, #12]
 80017d6:	05db      	lsls	r3, r3, #23
 80017d8:	4605      	mov	r5, r0
 80017da:	460c      	mov	r4, r1
 80017dc:	4616      	mov	r6, r2
 80017de:	d505      	bpl.n	80017ec <__swrite+0x1e>
 80017e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80017e4:	2302      	movs	r3, #2
 80017e6:	2200      	movs	r2, #0
 80017e8:	f000 f8d0 	bl	800198c <_lseek_r>
 80017ec:	89a3      	ldrh	r3, [r4, #12]
 80017ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80017f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80017f6:	81a3      	strh	r3, [r4, #12]
 80017f8:	4632      	mov	r2, r6
 80017fa:	463b      	mov	r3, r7
 80017fc:	4628      	mov	r0, r5
 80017fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001802:	f000 b8e7 	b.w	80019d4 <_write_r>

08001806 <__sseek>:
 8001806:	b510      	push	{r4, lr}
 8001808:	460c      	mov	r4, r1
 800180a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800180e:	f000 f8bd 	bl	800198c <_lseek_r>
 8001812:	1c43      	adds	r3, r0, #1
 8001814:	89a3      	ldrh	r3, [r4, #12]
 8001816:	bf15      	itete	ne
 8001818:	6560      	strne	r0, [r4, #84]	@ 0x54
 800181a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800181e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001822:	81a3      	strheq	r3, [r4, #12]
 8001824:	bf18      	it	ne
 8001826:	81a3      	strhne	r3, [r4, #12]
 8001828:	bd10      	pop	{r4, pc}

0800182a <__sclose>:
 800182a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800182e:	f000 b89d 	b.w	800196c <_close_r>

08001832 <__swbuf_r>:
 8001832:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001834:	460e      	mov	r6, r1
 8001836:	4614      	mov	r4, r2
 8001838:	4605      	mov	r5, r0
 800183a:	b118      	cbz	r0, 8001844 <__swbuf_r+0x12>
 800183c:	6a03      	ldr	r3, [r0, #32]
 800183e:	b90b      	cbnz	r3, 8001844 <__swbuf_r+0x12>
 8001840:	f7ff ff0e 	bl	8001660 <__sinit>
 8001844:	69a3      	ldr	r3, [r4, #24]
 8001846:	60a3      	str	r3, [r4, #8]
 8001848:	89a3      	ldrh	r3, [r4, #12]
 800184a:	071a      	lsls	r2, r3, #28
 800184c:	d501      	bpl.n	8001852 <__swbuf_r+0x20>
 800184e:	6923      	ldr	r3, [r4, #16]
 8001850:	b943      	cbnz	r3, 8001864 <__swbuf_r+0x32>
 8001852:	4621      	mov	r1, r4
 8001854:	4628      	mov	r0, r5
 8001856:	f000 f82b 	bl	80018b0 <__swsetup_r>
 800185a:	b118      	cbz	r0, 8001864 <__swbuf_r+0x32>
 800185c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8001860:	4638      	mov	r0, r7
 8001862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001864:	6823      	ldr	r3, [r4, #0]
 8001866:	6922      	ldr	r2, [r4, #16]
 8001868:	1a98      	subs	r0, r3, r2
 800186a:	6963      	ldr	r3, [r4, #20]
 800186c:	b2f6      	uxtb	r6, r6
 800186e:	4283      	cmp	r3, r0
 8001870:	4637      	mov	r7, r6
 8001872:	dc05      	bgt.n	8001880 <__swbuf_r+0x4e>
 8001874:	4621      	mov	r1, r4
 8001876:	4628      	mov	r0, r5
 8001878:	f000 fd36 	bl	80022e8 <_fflush_r>
 800187c:	2800      	cmp	r0, #0
 800187e:	d1ed      	bne.n	800185c <__swbuf_r+0x2a>
 8001880:	68a3      	ldr	r3, [r4, #8]
 8001882:	3b01      	subs	r3, #1
 8001884:	60a3      	str	r3, [r4, #8]
 8001886:	6823      	ldr	r3, [r4, #0]
 8001888:	1c5a      	adds	r2, r3, #1
 800188a:	6022      	str	r2, [r4, #0]
 800188c:	701e      	strb	r6, [r3, #0]
 800188e:	6962      	ldr	r2, [r4, #20]
 8001890:	1c43      	adds	r3, r0, #1
 8001892:	429a      	cmp	r2, r3
 8001894:	d004      	beq.n	80018a0 <__swbuf_r+0x6e>
 8001896:	89a3      	ldrh	r3, [r4, #12]
 8001898:	07db      	lsls	r3, r3, #31
 800189a:	d5e1      	bpl.n	8001860 <__swbuf_r+0x2e>
 800189c:	2e0a      	cmp	r6, #10
 800189e:	d1df      	bne.n	8001860 <__swbuf_r+0x2e>
 80018a0:	4621      	mov	r1, r4
 80018a2:	4628      	mov	r0, r5
 80018a4:	f000 fd20 	bl	80022e8 <_fflush_r>
 80018a8:	2800      	cmp	r0, #0
 80018aa:	d0d9      	beq.n	8001860 <__swbuf_r+0x2e>
 80018ac:	e7d6      	b.n	800185c <__swbuf_r+0x2a>
	...

080018b0 <__swsetup_r>:
 80018b0:	b538      	push	{r3, r4, r5, lr}
 80018b2:	4b29      	ldr	r3, [pc, #164]	@ (8001958 <__swsetup_r+0xa8>)
 80018b4:	4605      	mov	r5, r0
 80018b6:	6818      	ldr	r0, [r3, #0]
 80018b8:	460c      	mov	r4, r1
 80018ba:	b118      	cbz	r0, 80018c4 <__swsetup_r+0x14>
 80018bc:	6a03      	ldr	r3, [r0, #32]
 80018be:	b90b      	cbnz	r3, 80018c4 <__swsetup_r+0x14>
 80018c0:	f7ff fece 	bl	8001660 <__sinit>
 80018c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80018c8:	0719      	lsls	r1, r3, #28
 80018ca:	d422      	bmi.n	8001912 <__swsetup_r+0x62>
 80018cc:	06da      	lsls	r2, r3, #27
 80018ce:	d407      	bmi.n	80018e0 <__swsetup_r+0x30>
 80018d0:	2209      	movs	r2, #9
 80018d2:	602a      	str	r2, [r5, #0]
 80018d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018d8:	81a3      	strh	r3, [r4, #12]
 80018da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80018de:	e033      	b.n	8001948 <__swsetup_r+0x98>
 80018e0:	0758      	lsls	r0, r3, #29
 80018e2:	d512      	bpl.n	800190a <__swsetup_r+0x5a>
 80018e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80018e6:	b141      	cbz	r1, 80018fa <__swsetup_r+0x4a>
 80018e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80018ec:	4299      	cmp	r1, r3
 80018ee:	d002      	beq.n	80018f6 <__swsetup_r+0x46>
 80018f0:	4628      	mov	r0, r5
 80018f2:	f000 f8af 	bl	8001a54 <_free_r>
 80018f6:	2300      	movs	r3, #0
 80018f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80018fa:	89a3      	ldrh	r3, [r4, #12]
 80018fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001900:	81a3      	strh	r3, [r4, #12]
 8001902:	2300      	movs	r3, #0
 8001904:	6063      	str	r3, [r4, #4]
 8001906:	6923      	ldr	r3, [r4, #16]
 8001908:	6023      	str	r3, [r4, #0]
 800190a:	89a3      	ldrh	r3, [r4, #12]
 800190c:	f043 0308 	orr.w	r3, r3, #8
 8001910:	81a3      	strh	r3, [r4, #12]
 8001912:	6923      	ldr	r3, [r4, #16]
 8001914:	b94b      	cbnz	r3, 800192a <__swsetup_r+0x7a>
 8001916:	89a3      	ldrh	r3, [r4, #12]
 8001918:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800191c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001920:	d003      	beq.n	800192a <__swsetup_r+0x7a>
 8001922:	4621      	mov	r1, r4
 8001924:	4628      	mov	r0, r5
 8001926:	f000 fd2d 	bl	8002384 <__smakebuf_r>
 800192a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800192e:	f013 0201 	ands.w	r2, r3, #1
 8001932:	d00a      	beq.n	800194a <__swsetup_r+0x9a>
 8001934:	2200      	movs	r2, #0
 8001936:	60a2      	str	r2, [r4, #8]
 8001938:	6962      	ldr	r2, [r4, #20]
 800193a:	4252      	negs	r2, r2
 800193c:	61a2      	str	r2, [r4, #24]
 800193e:	6922      	ldr	r2, [r4, #16]
 8001940:	b942      	cbnz	r2, 8001954 <__swsetup_r+0xa4>
 8001942:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8001946:	d1c5      	bne.n	80018d4 <__swsetup_r+0x24>
 8001948:	bd38      	pop	{r3, r4, r5, pc}
 800194a:	0799      	lsls	r1, r3, #30
 800194c:	bf58      	it	pl
 800194e:	6962      	ldrpl	r2, [r4, #20]
 8001950:	60a2      	str	r2, [r4, #8]
 8001952:	e7f4      	b.n	800193e <__swsetup_r+0x8e>
 8001954:	2000      	movs	r0, #0
 8001956:	e7f7      	b.n	8001948 <__swsetup_r+0x98>
 8001958:	20000030 	.word	0x20000030

0800195c <memset>:
 800195c:	4402      	add	r2, r0
 800195e:	4603      	mov	r3, r0
 8001960:	4293      	cmp	r3, r2
 8001962:	d100      	bne.n	8001966 <memset+0xa>
 8001964:	4770      	bx	lr
 8001966:	f803 1b01 	strb.w	r1, [r3], #1
 800196a:	e7f9      	b.n	8001960 <memset+0x4>

0800196c <_close_r>:
 800196c:	b538      	push	{r3, r4, r5, lr}
 800196e:	4d06      	ldr	r5, [pc, #24]	@ (8001988 <_close_r+0x1c>)
 8001970:	2300      	movs	r3, #0
 8001972:	4604      	mov	r4, r0
 8001974:	4608      	mov	r0, r1
 8001976:	602b      	str	r3, [r5, #0]
 8001978:	f000 fe44 	bl	8002604 <_close>
 800197c:	1c43      	adds	r3, r0, #1
 800197e:	d102      	bne.n	8001986 <_close_r+0x1a>
 8001980:	682b      	ldr	r3, [r5, #0]
 8001982:	b103      	cbz	r3, 8001986 <_close_r+0x1a>
 8001984:	6023      	str	r3, [r4, #0]
 8001986:	bd38      	pop	{r3, r4, r5, pc}
 8001988:	2000060c 	.word	0x2000060c

0800198c <_lseek_r>:
 800198c:	b538      	push	{r3, r4, r5, lr}
 800198e:	4d07      	ldr	r5, [pc, #28]	@ (80019ac <_lseek_r+0x20>)
 8001990:	4604      	mov	r4, r0
 8001992:	4608      	mov	r0, r1
 8001994:	4611      	mov	r1, r2
 8001996:	2200      	movs	r2, #0
 8001998:	602a      	str	r2, [r5, #0]
 800199a:	461a      	mov	r2, r3
 800199c:	f000 fdf3 	bl	8002586 <_lseek>
 80019a0:	1c43      	adds	r3, r0, #1
 80019a2:	d102      	bne.n	80019aa <_lseek_r+0x1e>
 80019a4:	682b      	ldr	r3, [r5, #0]
 80019a6:	b103      	cbz	r3, 80019aa <_lseek_r+0x1e>
 80019a8:	6023      	str	r3, [r4, #0]
 80019aa:	bd38      	pop	{r3, r4, r5, pc}
 80019ac:	2000060c 	.word	0x2000060c

080019b0 <_read_r>:
 80019b0:	b538      	push	{r3, r4, r5, lr}
 80019b2:	4d07      	ldr	r5, [pc, #28]	@ (80019d0 <_read_r+0x20>)
 80019b4:	4604      	mov	r4, r0
 80019b6:	4608      	mov	r0, r1
 80019b8:	4611      	mov	r1, r2
 80019ba:	2200      	movs	r2, #0
 80019bc:	602a      	str	r2, [r5, #0]
 80019be:	461a      	mov	r2, r3
 80019c0:	f000 fd8b 	bl	80024da <_read>
 80019c4:	1c43      	adds	r3, r0, #1
 80019c6:	d102      	bne.n	80019ce <_read_r+0x1e>
 80019c8:	682b      	ldr	r3, [r5, #0]
 80019ca:	b103      	cbz	r3, 80019ce <_read_r+0x1e>
 80019cc:	6023      	str	r3, [r4, #0]
 80019ce:	bd38      	pop	{r3, r4, r5, pc}
 80019d0:	2000060c 	.word	0x2000060c

080019d4 <_write_r>:
 80019d4:	b538      	push	{r3, r4, r5, lr}
 80019d6:	4d07      	ldr	r5, [pc, #28]	@ (80019f4 <_write_r+0x20>)
 80019d8:	4604      	mov	r4, r0
 80019da:	4608      	mov	r0, r1
 80019dc:	4611      	mov	r1, r2
 80019de:	2200      	movs	r2, #0
 80019e0:	602a      	str	r2, [r5, #0]
 80019e2:	461a      	mov	r2, r3
 80019e4:	f000 fde1 	bl	80025aa <_write>
 80019e8:	1c43      	adds	r3, r0, #1
 80019ea:	d102      	bne.n	80019f2 <_write_r+0x1e>
 80019ec:	682b      	ldr	r3, [r5, #0]
 80019ee:	b103      	cbz	r3, 80019f2 <_write_r+0x1e>
 80019f0:	6023      	str	r3, [r4, #0]
 80019f2:	bd38      	pop	{r3, r4, r5, pc}
 80019f4:	2000060c 	.word	0x2000060c

080019f8 <__errno>:
 80019f8:	4b01      	ldr	r3, [pc, #4]	@ (8001a00 <__errno+0x8>)
 80019fa:	6818      	ldr	r0, [r3, #0]
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	20000030 	.word	0x20000030

08001a04 <__libc_init_array>:
 8001a04:	b570      	push	{r4, r5, r6, lr}
 8001a06:	4d0d      	ldr	r5, [pc, #52]	@ (8001a3c <__libc_init_array+0x38>)
 8001a08:	4c0d      	ldr	r4, [pc, #52]	@ (8001a40 <__libc_init_array+0x3c>)
 8001a0a:	1b64      	subs	r4, r4, r5
 8001a0c:	10a4      	asrs	r4, r4, #2
 8001a0e:	2600      	movs	r6, #0
 8001a10:	42a6      	cmp	r6, r4
 8001a12:	d109      	bne.n	8001a28 <__libc_init_array+0x24>
 8001a14:	4d0b      	ldr	r5, [pc, #44]	@ (8001a44 <__libc_init_array+0x40>)
 8001a16:	4c0c      	ldr	r4, [pc, #48]	@ (8001a48 <__libc_init_array+0x44>)
 8001a18:	f000 ffbe 	bl	8002998 <_init>
 8001a1c:	1b64      	subs	r4, r4, r5
 8001a1e:	10a4      	asrs	r4, r4, #2
 8001a20:	2600      	movs	r6, #0
 8001a22:	42a6      	cmp	r6, r4
 8001a24:	d105      	bne.n	8001a32 <__libc_init_array+0x2e>
 8001a26:	bd70      	pop	{r4, r5, r6, pc}
 8001a28:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a2c:	4798      	blx	r3
 8001a2e:	3601      	adds	r6, #1
 8001a30:	e7ee      	b.n	8001a10 <__libc_init_array+0xc>
 8001a32:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a36:	4798      	blx	r3
 8001a38:	3601      	adds	r6, #1
 8001a3a:	e7f2      	b.n	8001a22 <__libc_init_array+0x1e>
 8001a3c:	08002a7c 	.word	0x08002a7c
 8001a40:	08002a7c 	.word	0x08002a7c
 8001a44:	08002a7c 	.word	0x08002a7c
 8001a48:	08002a80 	.word	0x08002a80

08001a4c <__retarget_lock_init_recursive>:
 8001a4c:	4770      	bx	lr

08001a4e <__retarget_lock_acquire_recursive>:
 8001a4e:	4770      	bx	lr

08001a50 <__retarget_lock_release_recursive>:
 8001a50:	4770      	bx	lr
	...

08001a54 <_free_r>:
 8001a54:	b538      	push	{r3, r4, r5, lr}
 8001a56:	4605      	mov	r5, r0
 8001a58:	2900      	cmp	r1, #0
 8001a5a:	d041      	beq.n	8001ae0 <_free_r+0x8c>
 8001a5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001a60:	1f0c      	subs	r4, r1, #4
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	bfb8      	it	lt
 8001a66:	18e4      	addlt	r4, r4, r3
 8001a68:	f000 f8e0 	bl	8001c2c <__malloc_lock>
 8001a6c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ae4 <_free_r+0x90>)
 8001a6e:	6813      	ldr	r3, [r2, #0]
 8001a70:	b933      	cbnz	r3, 8001a80 <_free_r+0x2c>
 8001a72:	6063      	str	r3, [r4, #4]
 8001a74:	6014      	str	r4, [r2, #0]
 8001a76:	4628      	mov	r0, r5
 8001a78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001a7c:	f000 b8dc 	b.w	8001c38 <__malloc_unlock>
 8001a80:	42a3      	cmp	r3, r4
 8001a82:	d908      	bls.n	8001a96 <_free_r+0x42>
 8001a84:	6820      	ldr	r0, [r4, #0]
 8001a86:	1821      	adds	r1, r4, r0
 8001a88:	428b      	cmp	r3, r1
 8001a8a:	bf01      	itttt	eq
 8001a8c:	6819      	ldreq	r1, [r3, #0]
 8001a8e:	685b      	ldreq	r3, [r3, #4]
 8001a90:	1809      	addeq	r1, r1, r0
 8001a92:	6021      	streq	r1, [r4, #0]
 8001a94:	e7ed      	b.n	8001a72 <_free_r+0x1e>
 8001a96:	461a      	mov	r2, r3
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	b10b      	cbz	r3, 8001aa0 <_free_r+0x4c>
 8001a9c:	42a3      	cmp	r3, r4
 8001a9e:	d9fa      	bls.n	8001a96 <_free_r+0x42>
 8001aa0:	6811      	ldr	r1, [r2, #0]
 8001aa2:	1850      	adds	r0, r2, r1
 8001aa4:	42a0      	cmp	r0, r4
 8001aa6:	d10b      	bne.n	8001ac0 <_free_r+0x6c>
 8001aa8:	6820      	ldr	r0, [r4, #0]
 8001aaa:	4401      	add	r1, r0
 8001aac:	1850      	adds	r0, r2, r1
 8001aae:	4283      	cmp	r3, r0
 8001ab0:	6011      	str	r1, [r2, #0]
 8001ab2:	d1e0      	bne.n	8001a76 <_free_r+0x22>
 8001ab4:	6818      	ldr	r0, [r3, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	6053      	str	r3, [r2, #4]
 8001aba:	4408      	add	r0, r1
 8001abc:	6010      	str	r0, [r2, #0]
 8001abe:	e7da      	b.n	8001a76 <_free_r+0x22>
 8001ac0:	d902      	bls.n	8001ac8 <_free_r+0x74>
 8001ac2:	230c      	movs	r3, #12
 8001ac4:	602b      	str	r3, [r5, #0]
 8001ac6:	e7d6      	b.n	8001a76 <_free_r+0x22>
 8001ac8:	6820      	ldr	r0, [r4, #0]
 8001aca:	1821      	adds	r1, r4, r0
 8001acc:	428b      	cmp	r3, r1
 8001ace:	bf04      	itt	eq
 8001ad0:	6819      	ldreq	r1, [r3, #0]
 8001ad2:	685b      	ldreq	r3, [r3, #4]
 8001ad4:	6063      	str	r3, [r4, #4]
 8001ad6:	bf04      	itt	eq
 8001ad8:	1809      	addeq	r1, r1, r0
 8001ada:	6021      	streq	r1, [r4, #0]
 8001adc:	6054      	str	r4, [r2, #4]
 8001ade:	e7ca      	b.n	8001a76 <_free_r+0x22>
 8001ae0:	bd38      	pop	{r3, r4, r5, pc}
 8001ae2:	bf00      	nop
 8001ae4:	20000618 	.word	0x20000618

08001ae8 <sbrk_aligned>:
 8001ae8:	b570      	push	{r4, r5, r6, lr}
 8001aea:	4e0f      	ldr	r6, [pc, #60]	@ (8001b28 <sbrk_aligned+0x40>)
 8001aec:	460c      	mov	r4, r1
 8001aee:	6831      	ldr	r1, [r6, #0]
 8001af0:	4605      	mov	r5, r0
 8001af2:	b911      	cbnz	r1, 8001afa <sbrk_aligned+0x12>
 8001af4:	f000 fca4 	bl	8002440 <_sbrk_r>
 8001af8:	6030      	str	r0, [r6, #0]
 8001afa:	4621      	mov	r1, r4
 8001afc:	4628      	mov	r0, r5
 8001afe:	f000 fc9f 	bl	8002440 <_sbrk_r>
 8001b02:	1c43      	adds	r3, r0, #1
 8001b04:	d103      	bne.n	8001b0e <sbrk_aligned+0x26>
 8001b06:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001b0a:	4620      	mov	r0, r4
 8001b0c:	bd70      	pop	{r4, r5, r6, pc}
 8001b0e:	1cc4      	adds	r4, r0, #3
 8001b10:	f024 0403 	bic.w	r4, r4, #3
 8001b14:	42a0      	cmp	r0, r4
 8001b16:	d0f8      	beq.n	8001b0a <sbrk_aligned+0x22>
 8001b18:	1a21      	subs	r1, r4, r0
 8001b1a:	4628      	mov	r0, r5
 8001b1c:	f000 fc90 	bl	8002440 <_sbrk_r>
 8001b20:	3001      	adds	r0, #1
 8001b22:	d1f2      	bne.n	8001b0a <sbrk_aligned+0x22>
 8001b24:	e7ef      	b.n	8001b06 <sbrk_aligned+0x1e>
 8001b26:	bf00      	nop
 8001b28:	20000614 	.word	0x20000614

08001b2c <_malloc_r>:
 8001b2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b30:	1ccd      	adds	r5, r1, #3
 8001b32:	f025 0503 	bic.w	r5, r5, #3
 8001b36:	3508      	adds	r5, #8
 8001b38:	2d0c      	cmp	r5, #12
 8001b3a:	bf38      	it	cc
 8001b3c:	250c      	movcc	r5, #12
 8001b3e:	2d00      	cmp	r5, #0
 8001b40:	4606      	mov	r6, r0
 8001b42:	db01      	blt.n	8001b48 <_malloc_r+0x1c>
 8001b44:	42a9      	cmp	r1, r5
 8001b46:	d904      	bls.n	8001b52 <_malloc_r+0x26>
 8001b48:	230c      	movs	r3, #12
 8001b4a:	6033      	str	r3, [r6, #0]
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b52:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001c28 <_malloc_r+0xfc>
 8001b56:	f000 f869 	bl	8001c2c <__malloc_lock>
 8001b5a:	f8d8 3000 	ldr.w	r3, [r8]
 8001b5e:	461c      	mov	r4, r3
 8001b60:	bb44      	cbnz	r4, 8001bb4 <_malloc_r+0x88>
 8001b62:	4629      	mov	r1, r5
 8001b64:	4630      	mov	r0, r6
 8001b66:	f7ff ffbf 	bl	8001ae8 <sbrk_aligned>
 8001b6a:	1c43      	adds	r3, r0, #1
 8001b6c:	4604      	mov	r4, r0
 8001b6e:	d158      	bne.n	8001c22 <_malloc_r+0xf6>
 8001b70:	f8d8 4000 	ldr.w	r4, [r8]
 8001b74:	4627      	mov	r7, r4
 8001b76:	2f00      	cmp	r7, #0
 8001b78:	d143      	bne.n	8001c02 <_malloc_r+0xd6>
 8001b7a:	2c00      	cmp	r4, #0
 8001b7c:	d04b      	beq.n	8001c16 <_malloc_r+0xea>
 8001b7e:	6823      	ldr	r3, [r4, #0]
 8001b80:	4639      	mov	r1, r7
 8001b82:	4630      	mov	r0, r6
 8001b84:	eb04 0903 	add.w	r9, r4, r3
 8001b88:	f000 fc5a 	bl	8002440 <_sbrk_r>
 8001b8c:	4581      	cmp	r9, r0
 8001b8e:	d142      	bne.n	8001c16 <_malloc_r+0xea>
 8001b90:	6821      	ldr	r1, [r4, #0]
 8001b92:	1a6d      	subs	r5, r5, r1
 8001b94:	4629      	mov	r1, r5
 8001b96:	4630      	mov	r0, r6
 8001b98:	f7ff ffa6 	bl	8001ae8 <sbrk_aligned>
 8001b9c:	3001      	adds	r0, #1
 8001b9e:	d03a      	beq.n	8001c16 <_malloc_r+0xea>
 8001ba0:	6823      	ldr	r3, [r4, #0]
 8001ba2:	442b      	add	r3, r5
 8001ba4:	6023      	str	r3, [r4, #0]
 8001ba6:	f8d8 3000 	ldr.w	r3, [r8]
 8001baa:	685a      	ldr	r2, [r3, #4]
 8001bac:	bb62      	cbnz	r2, 8001c08 <_malloc_r+0xdc>
 8001bae:	f8c8 7000 	str.w	r7, [r8]
 8001bb2:	e00f      	b.n	8001bd4 <_malloc_r+0xa8>
 8001bb4:	6822      	ldr	r2, [r4, #0]
 8001bb6:	1b52      	subs	r2, r2, r5
 8001bb8:	d420      	bmi.n	8001bfc <_malloc_r+0xd0>
 8001bba:	2a0b      	cmp	r2, #11
 8001bbc:	d917      	bls.n	8001bee <_malloc_r+0xc2>
 8001bbe:	1961      	adds	r1, r4, r5
 8001bc0:	42a3      	cmp	r3, r4
 8001bc2:	6025      	str	r5, [r4, #0]
 8001bc4:	bf18      	it	ne
 8001bc6:	6059      	strne	r1, [r3, #4]
 8001bc8:	6863      	ldr	r3, [r4, #4]
 8001bca:	bf08      	it	eq
 8001bcc:	f8c8 1000 	streq.w	r1, [r8]
 8001bd0:	5162      	str	r2, [r4, r5]
 8001bd2:	604b      	str	r3, [r1, #4]
 8001bd4:	4630      	mov	r0, r6
 8001bd6:	f000 f82f 	bl	8001c38 <__malloc_unlock>
 8001bda:	f104 000b 	add.w	r0, r4, #11
 8001bde:	1d23      	adds	r3, r4, #4
 8001be0:	f020 0007 	bic.w	r0, r0, #7
 8001be4:	1ac2      	subs	r2, r0, r3
 8001be6:	bf1c      	itt	ne
 8001be8:	1a1b      	subne	r3, r3, r0
 8001bea:	50a3      	strne	r3, [r4, r2]
 8001bec:	e7af      	b.n	8001b4e <_malloc_r+0x22>
 8001bee:	6862      	ldr	r2, [r4, #4]
 8001bf0:	42a3      	cmp	r3, r4
 8001bf2:	bf0c      	ite	eq
 8001bf4:	f8c8 2000 	streq.w	r2, [r8]
 8001bf8:	605a      	strne	r2, [r3, #4]
 8001bfa:	e7eb      	b.n	8001bd4 <_malloc_r+0xa8>
 8001bfc:	4623      	mov	r3, r4
 8001bfe:	6864      	ldr	r4, [r4, #4]
 8001c00:	e7ae      	b.n	8001b60 <_malloc_r+0x34>
 8001c02:	463c      	mov	r4, r7
 8001c04:	687f      	ldr	r7, [r7, #4]
 8001c06:	e7b6      	b.n	8001b76 <_malloc_r+0x4a>
 8001c08:	461a      	mov	r2, r3
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	42a3      	cmp	r3, r4
 8001c0e:	d1fb      	bne.n	8001c08 <_malloc_r+0xdc>
 8001c10:	2300      	movs	r3, #0
 8001c12:	6053      	str	r3, [r2, #4]
 8001c14:	e7de      	b.n	8001bd4 <_malloc_r+0xa8>
 8001c16:	230c      	movs	r3, #12
 8001c18:	6033      	str	r3, [r6, #0]
 8001c1a:	4630      	mov	r0, r6
 8001c1c:	f000 f80c 	bl	8001c38 <__malloc_unlock>
 8001c20:	e794      	b.n	8001b4c <_malloc_r+0x20>
 8001c22:	6005      	str	r5, [r0, #0]
 8001c24:	e7d6      	b.n	8001bd4 <_malloc_r+0xa8>
 8001c26:	bf00      	nop
 8001c28:	20000618 	.word	0x20000618

08001c2c <__malloc_lock>:
 8001c2c:	4801      	ldr	r0, [pc, #4]	@ (8001c34 <__malloc_lock+0x8>)
 8001c2e:	f7ff bf0e 	b.w	8001a4e <__retarget_lock_acquire_recursive>
 8001c32:	bf00      	nop
 8001c34:	20000610 	.word	0x20000610

08001c38 <__malloc_unlock>:
 8001c38:	4801      	ldr	r0, [pc, #4]	@ (8001c40 <__malloc_unlock+0x8>)
 8001c3a:	f7ff bf09 	b.w	8001a50 <__retarget_lock_release_recursive>
 8001c3e:	bf00      	nop
 8001c40:	20000610 	.word	0x20000610

08001c44 <__sfputc_r>:
 8001c44:	6893      	ldr	r3, [r2, #8]
 8001c46:	3b01      	subs	r3, #1
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	b410      	push	{r4}
 8001c4c:	6093      	str	r3, [r2, #8]
 8001c4e:	da08      	bge.n	8001c62 <__sfputc_r+0x1e>
 8001c50:	6994      	ldr	r4, [r2, #24]
 8001c52:	42a3      	cmp	r3, r4
 8001c54:	db01      	blt.n	8001c5a <__sfputc_r+0x16>
 8001c56:	290a      	cmp	r1, #10
 8001c58:	d103      	bne.n	8001c62 <__sfputc_r+0x1e>
 8001c5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c5e:	f7ff bde8 	b.w	8001832 <__swbuf_r>
 8001c62:	6813      	ldr	r3, [r2, #0]
 8001c64:	1c58      	adds	r0, r3, #1
 8001c66:	6010      	str	r0, [r2, #0]
 8001c68:	7019      	strb	r1, [r3, #0]
 8001c6a:	4608      	mov	r0, r1
 8001c6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <__sfputs_r>:
 8001c72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c74:	4606      	mov	r6, r0
 8001c76:	460f      	mov	r7, r1
 8001c78:	4614      	mov	r4, r2
 8001c7a:	18d5      	adds	r5, r2, r3
 8001c7c:	42ac      	cmp	r4, r5
 8001c7e:	d101      	bne.n	8001c84 <__sfputs_r+0x12>
 8001c80:	2000      	movs	r0, #0
 8001c82:	e007      	b.n	8001c94 <__sfputs_r+0x22>
 8001c84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c88:	463a      	mov	r2, r7
 8001c8a:	4630      	mov	r0, r6
 8001c8c:	f7ff ffda 	bl	8001c44 <__sfputc_r>
 8001c90:	1c43      	adds	r3, r0, #1
 8001c92:	d1f3      	bne.n	8001c7c <__sfputs_r+0xa>
 8001c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001c98 <_vfiprintf_r>:
 8001c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c9c:	460d      	mov	r5, r1
 8001c9e:	b09d      	sub	sp, #116	@ 0x74
 8001ca0:	4614      	mov	r4, r2
 8001ca2:	4698      	mov	r8, r3
 8001ca4:	4606      	mov	r6, r0
 8001ca6:	b118      	cbz	r0, 8001cb0 <_vfiprintf_r+0x18>
 8001ca8:	6a03      	ldr	r3, [r0, #32]
 8001caa:	b90b      	cbnz	r3, 8001cb0 <_vfiprintf_r+0x18>
 8001cac:	f7ff fcd8 	bl	8001660 <__sinit>
 8001cb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001cb2:	07d9      	lsls	r1, r3, #31
 8001cb4:	d405      	bmi.n	8001cc2 <_vfiprintf_r+0x2a>
 8001cb6:	89ab      	ldrh	r3, [r5, #12]
 8001cb8:	059a      	lsls	r2, r3, #22
 8001cba:	d402      	bmi.n	8001cc2 <_vfiprintf_r+0x2a>
 8001cbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001cbe:	f7ff fec6 	bl	8001a4e <__retarget_lock_acquire_recursive>
 8001cc2:	89ab      	ldrh	r3, [r5, #12]
 8001cc4:	071b      	lsls	r3, r3, #28
 8001cc6:	d501      	bpl.n	8001ccc <_vfiprintf_r+0x34>
 8001cc8:	692b      	ldr	r3, [r5, #16]
 8001cca:	b99b      	cbnz	r3, 8001cf4 <_vfiprintf_r+0x5c>
 8001ccc:	4629      	mov	r1, r5
 8001cce:	4630      	mov	r0, r6
 8001cd0:	f7ff fdee 	bl	80018b0 <__swsetup_r>
 8001cd4:	b170      	cbz	r0, 8001cf4 <_vfiprintf_r+0x5c>
 8001cd6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001cd8:	07dc      	lsls	r4, r3, #31
 8001cda:	d504      	bpl.n	8001ce6 <_vfiprintf_r+0x4e>
 8001cdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ce0:	b01d      	add	sp, #116	@ 0x74
 8001ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ce6:	89ab      	ldrh	r3, [r5, #12]
 8001ce8:	0598      	lsls	r0, r3, #22
 8001cea:	d4f7      	bmi.n	8001cdc <_vfiprintf_r+0x44>
 8001cec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001cee:	f7ff feaf 	bl	8001a50 <__retarget_lock_release_recursive>
 8001cf2:	e7f3      	b.n	8001cdc <_vfiprintf_r+0x44>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	9309      	str	r3, [sp, #36]	@ 0x24
 8001cf8:	2320      	movs	r3, #32
 8001cfa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001cfe:	f8cd 800c 	str.w	r8, [sp, #12]
 8001d02:	2330      	movs	r3, #48	@ 0x30
 8001d04:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8001eb4 <_vfiprintf_r+0x21c>
 8001d08:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001d0c:	f04f 0901 	mov.w	r9, #1
 8001d10:	4623      	mov	r3, r4
 8001d12:	469a      	mov	sl, r3
 8001d14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001d18:	b10a      	cbz	r2, 8001d1e <_vfiprintf_r+0x86>
 8001d1a:	2a25      	cmp	r2, #37	@ 0x25
 8001d1c:	d1f9      	bne.n	8001d12 <_vfiprintf_r+0x7a>
 8001d1e:	ebba 0b04 	subs.w	fp, sl, r4
 8001d22:	d00b      	beq.n	8001d3c <_vfiprintf_r+0xa4>
 8001d24:	465b      	mov	r3, fp
 8001d26:	4622      	mov	r2, r4
 8001d28:	4629      	mov	r1, r5
 8001d2a:	4630      	mov	r0, r6
 8001d2c:	f7ff ffa1 	bl	8001c72 <__sfputs_r>
 8001d30:	3001      	adds	r0, #1
 8001d32:	f000 80a7 	beq.w	8001e84 <_vfiprintf_r+0x1ec>
 8001d36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001d38:	445a      	add	r2, fp
 8001d3a:	9209      	str	r2, [sp, #36]	@ 0x24
 8001d3c:	f89a 3000 	ldrb.w	r3, [sl]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f000 809f 	beq.w	8001e84 <_vfiprintf_r+0x1ec>
 8001d46:	2300      	movs	r3, #0
 8001d48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001d50:	f10a 0a01 	add.w	sl, sl, #1
 8001d54:	9304      	str	r3, [sp, #16]
 8001d56:	9307      	str	r3, [sp, #28]
 8001d58:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001d5c:	931a      	str	r3, [sp, #104]	@ 0x68
 8001d5e:	4654      	mov	r4, sl
 8001d60:	2205      	movs	r2, #5
 8001d62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001d66:	4853      	ldr	r0, [pc, #332]	@ (8001eb4 <_vfiprintf_r+0x21c>)
 8001d68:	f7fe fa3a 	bl	80001e0 <memchr>
 8001d6c:	9a04      	ldr	r2, [sp, #16]
 8001d6e:	b9d8      	cbnz	r0, 8001da8 <_vfiprintf_r+0x110>
 8001d70:	06d1      	lsls	r1, r2, #27
 8001d72:	bf44      	itt	mi
 8001d74:	2320      	movmi	r3, #32
 8001d76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001d7a:	0713      	lsls	r3, r2, #28
 8001d7c:	bf44      	itt	mi
 8001d7e:	232b      	movmi	r3, #43	@ 0x2b
 8001d80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001d84:	f89a 3000 	ldrb.w	r3, [sl]
 8001d88:	2b2a      	cmp	r3, #42	@ 0x2a
 8001d8a:	d015      	beq.n	8001db8 <_vfiprintf_r+0x120>
 8001d8c:	9a07      	ldr	r2, [sp, #28]
 8001d8e:	4654      	mov	r4, sl
 8001d90:	2000      	movs	r0, #0
 8001d92:	f04f 0c0a 	mov.w	ip, #10
 8001d96:	4621      	mov	r1, r4
 8001d98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001d9c:	3b30      	subs	r3, #48	@ 0x30
 8001d9e:	2b09      	cmp	r3, #9
 8001da0:	d94b      	bls.n	8001e3a <_vfiprintf_r+0x1a2>
 8001da2:	b1b0      	cbz	r0, 8001dd2 <_vfiprintf_r+0x13a>
 8001da4:	9207      	str	r2, [sp, #28]
 8001da6:	e014      	b.n	8001dd2 <_vfiprintf_r+0x13a>
 8001da8:	eba0 0308 	sub.w	r3, r0, r8
 8001dac:	fa09 f303 	lsl.w	r3, r9, r3
 8001db0:	4313      	orrs	r3, r2
 8001db2:	9304      	str	r3, [sp, #16]
 8001db4:	46a2      	mov	sl, r4
 8001db6:	e7d2      	b.n	8001d5e <_vfiprintf_r+0xc6>
 8001db8:	9b03      	ldr	r3, [sp, #12]
 8001dba:	1d19      	adds	r1, r3, #4
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	9103      	str	r1, [sp, #12]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	bfbb      	ittet	lt
 8001dc4:	425b      	neglt	r3, r3
 8001dc6:	f042 0202 	orrlt.w	r2, r2, #2
 8001dca:	9307      	strge	r3, [sp, #28]
 8001dcc:	9307      	strlt	r3, [sp, #28]
 8001dce:	bfb8      	it	lt
 8001dd0:	9204      	strlt	r2, [sp, #16]
 8001dd2:	7823      	ldrb	r3, [r4, #0]
 8001dd4:	2b2e      	cmp	r3, #46	@ 0x2e
 8001dd6:	d10a      	bne.n	8001dee <_vfiprintf_r+0x156>
 8001dd8:	7863      	ldrb	r3, [r4, #1]
 8001dda:	2b2a      	cmp	r3, #42	@ 0x2a
 8001ddc:	d132      	bne.n	8001e44 <_vfiprintf_r+0x1ac>
 8001dde:	9b03      	ldr	r3, [sp, #12]
 8001de0:	1d1a      	adds	r2, r3, #4
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	9203      	str	r2, [sp, #12]
 8001de6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001dea:	3402      	adds	r4, #2
 8001dec:	9305      	str	r3, [sp, #20]
 8001dee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8001ec4 <_vfiprintf_r+0x22c>
 8001df2:	7821      	ldrb	r1, [r4, #0]
 8001df4:	2203      	movs	r2, #3
 8001df6:	4650      	mov	r0, sl
 8001df8:	f7fe f9f2 	bl	80001e0 <memchr>
 8001dfc:	b138      	cbz	r0, 8001e0e <_vfiprintf_r+0x176>
 8001dfe:	9b04      	ldr	r3, [sp, #16]
 8001e00:	eba0 000a 	sub.w	r0, r0, sl
 8001e04:	2240      	movs	r2, #64	@ 0x40
 8001e06:	4082      	lsls	r2, r0
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	3401      	adds	r4, #1
 8001e0c:	9304      	str	r3, [sp, #16]
 8001e0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001e12:	4829      	ldr	r0, [pc, #164]	@ (8001eb8 <_vfiprintf_r+0x220>)
 8001e14:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001e18:	2206      	movs	r2, #6
 8001e1a:	f7fe f9e1 	bl	80001e0 <memchr>
 8001e1e:	2800      	cmp	r0, #0
 8001e20:	d03f      	beq.n	8001ea2 <_vfiprintf_r+0x20a>
 8001e22:	4b26      	ldr	r3, [pc, #152]	@ (8001ebc <_vfiprintf_r+0x224>)
 8001e24:	bb1b      	cbnz	r3, 8001e6e <_vfiprintf_r+0x1d6>
 8001e26:	9b03      	ldr	r3, [sp, #12]
 8001e28:	3307      	adds	r3, #7
 8001e2a:	f023 0307 	bic.w	r3, r3, #7
 8001e2e:	3308      	adds	r3, #8
 8001e30:	9303      	str	r3, [sp, #12]
 8001e32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001e34:	443b      	add	r3, r7
 8001e36:	9309      	str	r3, [sp, #36]	@ 0x24
 8001e38:	e76a      	b.n	8001d10 <_vfiprintf_r+0x78>
 8001e3a:	fb0c 3202 	mla	r2, ip, r2, r3
 8001e3e:	460c      	mov	r4, r1
 8001e40:	2001      	movs	r0, #1
 8001e42:	e7a8      	b.n	8001d96 <_vfiprintf_r+0xfe>
 8001e44:	2300      	movs	r3, #0
 8001e46:	3401      	adds	r4, #1
 8001e48:	9305      	str	r3, [sp, #20]
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	f04f 0c0a 	mov.w	ip, #10
 8001e50:	4620      	mov	r0, r4
 8001e52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001e56:	3a30      	subs	r2, #48	@ 0x30
 8001e58:	2a09      	cmp	r2, #9
 8001e5a:	d903      	bls.n	8001e64 <_vfiprintf_r+0x1cc>
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d0c6      	beq.n	8001dee <_vfiprintf_r+0x156>
 8001e60:	9105      	str	r1, [sp, #20]
 8001e62:	e7c4      	b.n	8001dee <_vfiprintf_r+0x156>
 8001e64:	fb0c 2101 	mla	r1, ip, r1, r2
 8001e68:	4604      	mov	r4, r0
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e7f0      	b.n	8001e50 <_vfiprintf_r+0x1b8>
 8001e6e:	ab03      	add	r3, sp, #12
 8001e70:	9300      	str	r3, [sp, #0]
 8001e72:	462a      	mov	r2, r5
 8001e74:	4b12      	ldr	r3, [pc, #72]	@ (8001ec0 <_vfiprintf_r+0x228>)
 8001e76:	a904      	add	r1, sp, #16
 8001e78:	4630      	mov	r0, r6
 8001e7a:	f3af 8000 	nop.w
 8001e7e:	4607      	mov	r7, r0
 8001e80:	1c78      	adds	r0, r7, #1
 8001e82:	d1d6      	bne.n	8001e32 <_vfiprintf_r+0x19a>
 8001e84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001e86:	07d9      	lsls	r1, r3, #31
 8001e88:	d405      	bmi.n	8001e96 <_vfiprintf_r+0x1fe>
 8001e8a:	89ab      	ldrh	r3, [r5, #12]
 8001e8c:	059a      	lsls	r2, r3, #22
 8001e8e:	d402      	bmi.n	8001e96 <_vfiprintf_r+0x1fe>
 8001e90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001e92:	f7ff fddd 	bl	8001a50 <__retarget_lock_release_recursive>
 8001e96:	89ab      	ldrh	r3, [r5, #12]
 8001e98:	065b      	lsls	r3, r3, #25
 8001e9a:	f53f af1f 	bmi.w	8001cdc <_vfiprintf_r+0x44>
 8001e9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001ea0:	e71e      	b.n	8001ce0 <_vfiprintf_r+0x48>
 8001ea2:	ab03      	add	r3, sp, #12
 8001ea4:	9300      	str	r3, [sp, #0]
 8001ea6:	462a      	mov	r2, r5
 8001ea8:	4b05      	ldr	r3, [pc, #20]	@ (8001ec0 <_vfiprintf_r+0x228>)
 8001eaa:	a904      	add	r1, sp, #16
 8001eac:	4630      	mov	r0, r6
 8001eae:	f000 f879 	bl	8001fa4 <_printf_i>
 8001eb2:	e7e4      	b.n	8001e7e <_vfiprintf_r+0x1e6>
 8001eb4:	08002a26 	.word	0x08002a26
 8001eb8:	08002a30 	.word	0x08002a30
 8001ebc:	00000000 	.word	0x00000000
 8001ec0:	08001c73 	.word	0x08001c73
 8001ec4:	08002a2c 	.word	0x08002a2c

08001ec8 <_printf_common>:
 8001ec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ecc:	4616      	mov	r6, r2
 8001ece:	4698      	mov	r8, r3
 8001ed0:	688a      	ldr	r2, [r1, #8]
 8001ed2:	690b      	ldr	r3, [r1, #16]
 8001ed4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	bfb8      	it	lt
 8001edc:	4613      	movlt	r3, r2
 8001ede:	6033      	str	r3, [r6, #0]
 8001ee0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001ee4:	4607      	mov	r7, r0
 8001ee6:	460c      	mov	r4, r1
 8001ee8:	b10a      	cbz	r2, 8001eee <_printf_common+0x26>
 8001eea:	3301      	adds	r3, #1
 8001eec:	6033      	str	r3, [r6, #0]
 8001eee:	6823      	ldr	r3, [r4, #0]
 8001ef0:	0699      	lsls	r1, r3, #26
 8001ef2:	bf42      	ittt	mi
 8001ef4:	6833      	ldrmi	r3, [r6, #0]
 8001ef6:	3302      	addmi	r3, #2
 8001ef8:	6033      	strmi	r3, [r6, #0]
 8001efa:	6825      	ldr	r5, [r4, #0]
 8001efc:	f015 0506 	ands.w	r5, r5, #6
 8001f00:	d106      	bne.n	8001f10 <_printf_common+0x48>
 8001f02:	f104 0a19 	add.w	sl, r4, #25
 8001f06:	68e3      	ldr	r3, [r4, #12]
 8001f08:	6832      	ldr	r2, [r6, #0]
 8001f0a:	1a9b      	subs	r3, r3, r2
 8001f0c:	42ab      	cmp	r3, r5
 8001f0e:	dc26      	bgt.n	8001f5e <_printf_common+0x96>
 8001f10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001f14:	6822      	ldr	r2, [r4, #0]
 8001f16:	3b00      	subs	r3, #0
 8001f18:	bf18      	it	ne
 8001f1a:	2301      	movne	r3, #1
 8001f1c:	0692      	lsls	r2, r2, #26
 8001f1e:	d42b      	bmi.n	8001f78 <_printf_common+0xb0>
 8001f20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001f24:	4641      	mov	r1, r8
 8001f26:	4638      	mov	r0, r7
 8001f28:	47c8      	blx	r9
 8001f2a:	3001      	adds	r0, #1
 8001f2c:	d01e      	beq.n	8001f6c <_printf_common+0xa4>
 8001f2e:	6823      	ldr	r3, [r4, #0]
 8001f30:	6922      	ldr	r2, [r4, #16]
 8001f32:	f003 0306 	and.w	r3, r3, #6
 8001f36:	2b04      	cmp	r3, #4
 8001f38:	bf02      	ittt	eq
 8001f3a:	68e5      	ldreq	r5, [r4, #12]
 8001f3c:	6833      	ldreq	r3, [r6, #0]
 8001f3e:	1aed      	subeq	r5, r5, r3
 8001f40:	68a3      	ldr	r3, [r4, #8]
 8001f42:	bf0c      	ite	eq
 8001f44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001f48:	2500      	movne	r5, #0
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	bfc4      	itt	gt
 8001f4e:	1a9b      	subgt	r3, r3, r2
 8001f50:	18ed      	addgt	r5, r5, r3
 8001f52:	2600      	movs	r6, #0
 8001f54:	341a      	adds	r4, #26
 8001f56:	42b5      	cmp	r5, r6
 8001f58:	d11a      	bne.n	8001f90 <_printf_common+0xc8>
 8001f5a:	2000      	movs	r0, #0
 8001f5c:	e008      	b.n	8001f70 <_printf_common+0xa8>
 8001f5e:	2301      	movs	r3, #1
 8001f60:	4652      	mov	r2, sl
 8001f62:	4641      	mov	r1, r8
 8001f64:	4638      	mov	r0, r7
 8001f66:	47c8      	blx	r9
 8001f68:	3001      	adds	r0, #1
 8001f6a:	d103      	bne.n	8001f74 <_printf_common+0xac>
 8001f6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f74:	3501      	adds	r5, #1
 8001f76:	e7c6      	b.n	8001f06 <_printf_common+0x3e>
 8001f78:	18e1      	adds	r1, r4, r3
 8001f7a:	1c5a      	adds	r2, r3, #1
 8001f7c:	2030      	movs	r0, #48	@ 0x30
 8001f7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001f82:	4422      	add	r2, r4
 8001f84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001f88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001f8c:	3302      	adds	r3, #2
 8001f8e:	e7c7      	b.n	8001f20 <_printf_common+0x58>
 8001f90:	2301      	movs	r3, #1
 8001f92:	4622      	mov	r2, r4
 8001f94:	4641      	mov	r1, r8
 8001f96:	4638      	mov	r0, r7
 8001f98:	47c8      	blx	r9
 8001f9a:	3001      	adds	r0, #1
 8001f9c:	d0e6      	beq.n	8001f6c <_printf_common+0xa4>
 8001f9e:	3601      	adds	r6, #1
 8001fa0:	e7d9      	b.n	8001f56 <_printf_common+0x8e>
	...

08001fa4 <_printf_i>:
 8001fa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001fa8:	7e0f      	ldrb	r7, [r1, #24]
 8001faa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001fac:	2f78      	cmp	r7, #120	@ 0x78
 8001fae:	4691      	mov	r9, r2
 8001fb0:	4680      	mov	r8, r0
 8001fb2:	460c      	mov	r4, r1
 8001fb4:	469a      	mov	sl, r3
 8001fb6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001fba:	d807      	bhi.n	8001fcc <_printf_i+0x28>
 8001fbc:	2f62      	cmp	r7, #98	@ 0x62
 8001fbe:	d80a      	bhi.n	8001fd6 <_printf_i+0x32>
 8001fc0:	2f00      	cmp	r7, #0
 8001fc2:	f000 80d1 	beq.w	8002168 <_printf_i+0x1c4>
 8001fc6:	2f58      	cmp	r7, #88	@ 0x58
 8001fc8:	f000 80b8 	beq.w	800213c <_printf_i+0x198>
 8001fcc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001fd0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001fd4:	e03a      	b.n	800204c <_printf_i+0xa8>
 8001fd6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001fda:	2b15      	cmp	r3, #21
 8001fdc:	d8f6      	bhi.n	8001fcc <_printf_i+0x28>
 8001fde:	a101      	add	r1, pc, #4	@ (adr r1, 8001fe4 <_printf_i+0x40>)
 8001fe0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001fe4:	0800203d 	.word	0x0800203d
 8001fe8:	08002051 	.word	0x08002051
 8001fec:	08001fcd 	.word	0x08001fcd
 8001ff0:	08001fcd 	.word	0x08001fcd
 8001ff4:	08001fcd 	.word	0x08001fcd
 8001ff8:	08001fcd 	.word	0x08001fcd
 8001ffc:	08002051 	.word	0x08002051
 8002000:	08001fcd 	.word	0x08001fcd
 8002004:	08001fcd 	.word	0x08001fcd
 8002008:	08001fcd 	.word	0x08001fcd
 800200c:	08001fcd 	.word	0x08001fcd
 8002010:	0800214f 	.word	0x0800214f
 8002014:	0800207b 	.word	0x0800207b
 8002018:	08002109 	.word	0x08002109
 800201c:	08001fcd 	.word	0x08001fcd
 8002020:	08001fcd 	.word	0x08001fcd
 8002024:	08002171 	.word	0x08002171
 8002028:	08001fcd 	.word	0x08001fcd
 800202c:	0800207b 	.word	0x0800207b
 8002030:	08001fcd 	.word	0x08001fcd
 8002034:	08001fcd 	.word	0x08001fcd
 8002038:	08002111 	.word	0x08002111
 800203c:	6833      	ldr	r3, [r6, #0]
 800203e:	1d1a      	adds	r2, r3, #4
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	6032      	str	r2, [r6, #0]
 8002044:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002048:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800204c:	2301      	movs	r3, #1
 800204e:	e09c      	b.n	800218a <_printf_i+0x1e6>
 8002050:	6833      	ldr	r3, [r6, #0]
 8002052:	6820      	ldr	r0, [r4, #0]
 8002054:	1d19      	adds	r1, r3, #4
 8002056:	6031      	str	r1, [r6, #0]
 8002058:	0606      	lsls	r6, r0, #24
 800205a:	d501      	bpl.n	8002060 <_printf_i+0xbc>
 800205c:	681d      	ldr	r5, [r3, #0]
 800205e:	e003      	b.n	8002068 <_printf_i+0xc4>
 8002060:	0645      	lsls	r5, r0, #25
 8002062:	d5fb      	bpl.n	800205c <_printf_i+0xb8>
 8002064:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002068:	2d00      	cmp	r5, #0
 800206a:	da03      	bge.n	8002074 <_printf_i+0xd0>
 800206c:	232d      	movs	r3, #45	@ 0x2d
 800206e:	426d      	negs	r5, r5
 8002070:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002074:	4858      	ldr	r0, [pc, #352]	@ (80021d8 <_printf_i+0x234>)
 8002076:	230a      	movs	r3, #10
 8002078:	e011      	b.n	800209e <_printf_i+0xfa>
 800207a:	6821      	ldr	r1, [r4, #0]
 800207c:	6833      	ldr	r3, [r6, #0]
 800207e:	0608      	lsls	r0, r1, #24
 8002080:	f853 5b04 	ldr.w	r5, [r3], #4
 8002084:	d402      	bmi.n	800208c <_printf_i+0xe8>
 8002086:	0649      	lsls	r1, r1, #25
 8002088:	bf48      	it	mi
 800208a:	b2ad      	uxthmi	r5, r5
 800208c:	2f6f      	cmp	r7, #111	@ 0x6f
 800208e:	4852      	ldr	r0, [pc, #328]	@ (80021d8 <_printf_i+0x234>)
 8002090:	6033      	str	r3, [r6, #0]
 8002092:	bf14      	ite	ne
 8002094:	230a      	movne	r3, #10
 8002096:	2308      	moveq	r3, #8
 8002098:	2100      	movs	r1, #0
 800209a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800209e:	6866      	ldr	r6, [r4, #4]
 80020a0:	60a6      	str	r6, [r4, #8]
 80020a2:	2e00      	cmp	r6, #0
 80020a4:	db05      	blt.n	80020b2 <_printf_i+0x10e>
 80020a6:	6821      	ldr	r1, [r4, #0]
 80020a8:	432e      	orrs	r6, r5
 80020aa:	f021 0104 	bic.w	r1, r1, #4
 80020ae:	6021      	str	r1, [r4, #0]
 80020b0:	d04b      	beq.n	800214a <_printf_i+0x1a6>
 80020b2:	4616      	mov	r6, r2
 80020b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80020b8:	fb03 5711 	mls	r7, r3, r1, r5
 80020bc:	5dc7      	ldrb	r7, [r0, r7]
 80020be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80020c2:	462f      	mov	r7, r5
 80020c4:	42bb      	cmp	r3, r7
 80020c6:	460d      	mov	r5, r1
 80020c8:	d9f4      	bls.n	80020b4 <_printf_i+0x110>
 80020ca:	2b08      	cmp	r3, #8
 80020cc:	d10b      	bne.n	80020e6 <_printf_i+0x142>
 80020ce:	6823      	ldr	r3, [r4, #0]
 80020d0:	07df      	lsls	r7, r3, #31
 80020d2:	d508      	bpl.n	80020e6 <_printf_i+0x142>
 80020d4:	6923      	ldr	r3, [r4, #16]
 80020d6:	6861      	ldr	r1, [r4, #4]
 80020d8:	4299      	cmp	r1, r3
 80020da:	bfde      	ittt	le
 80020dc:	2330      	movle	r3, #48	@ 0x30
 80020de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80020e2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80020e6:	1b92      	subs	r2, r2, r6
 80020e8:	6122      	str	r2, [r4, #16]
 80020ea:	f8cd a000 	str.w	sl, [sp]
 80020ee:	464b      	mov	r3, r9
 80020f0:	aa03      	add	r2, sp, #12
 80020f2:	4621      	mov	r1, r4
 80020f4:	4640      	mov	r0, r8
 80020f6:	f7ff fee7 	bl	8001ec8 <_printf_common>
 80020fa:	3001      	adds	r0, #1
 80020fc:	d14a      	bne.n	8002194 <_printf_i+0x1f0>
 80020fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002102:	b004      	add	sp, #16
 8002104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002108:	6823      	ldr	r3, [r4, #0]
 800210a:	f043 0320 	orr.w	r3, r3, #32
 800210e:	6023      	str	r3, [r4, #0]
 8002110:	4832      	ldr	r0, [pc, #200]	@ (80021dc <_printf_i+0x238>)
 8002112:	2778      	movs	r7, #120	@ 0x78
 8002114:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002118:	6823      	ldr	r3, [r4, #0]
 800211a:	6831      	ldr	r1, [r6, #0]
 800211c:	061f      	lsls	r7, r3, #24
 800211e:	f851 5b04 	ldr.w	r5, [r1], #4
 8002122:	d402      	bmi.n	800212a <_printf_i+0x186>
 8002124:	065f      	lsls	r7, r3, #25
 8002126:	bf48      	it	mi
 8002128:	b2ad      	uxthmi	r5, r5
 800212a:	6031      	str	r1, [r6, #0]
 800212c:	07d9      	lsls	r1, r3, #31
 800212e:	bf44      	itt	mi
 8002130:	f043 0320 	orrmi.w	r3, r3, #32
 8002134:	6023      	strmi	r3, [r4, #0]
 8002136:	b11d      	cbz	r5, 8002140 <_printf_i+0x19c>
 8002138:	2310      	movs	r3, #16
 800213a:	e7ad      	b.n	8002098 <_printf_i+0xf4>
 800213c:	4826      	ldr	r0, [pc, #152]	@ (80021d8 <_printf_i+0x234>)
 800213e:	e7e9      	b.n	8002114 <_printf_i+0x170>
 8002140:	6823      	ldr	r3, [r4, #0]
 8002142:	f023 0320 	bic.w	r3, r3, #32
 8002146:	6023      	str	r3, [r4, #0]
 8002148:	e7f6      	b.n	8002138 <_printf_i+0x194>
 800214a:	4616      	mov	r6, r2
 800214c:	e7bd      	b.n	80020ca <_printf_i+0x126>
 800214e:	6833      	ldr	r3, [r6, #0]
 8002150:	6825      	ldr	r5, [r4, #0]
 8002152:	6961      	ldr	r1, [r4, #20]
 8002154:	1d18      	adds	r0, r3, #4
 8002156:	6030      	str	r0, [r6, #0]
 8002158:	062e      	lsls	r6, r5, #24
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	d501      	bpl.n	8002162 <_printf_i+0x1be>
 800215e:	6019      	str	r1, [r3, #0]
 8002160:	e002      	b.n	8002168 <_printf_i+0x1c4>
 8002162:	0668      	lsls	r0, r5, #25
 8002164:	d5fb      	bpl.n	800215e <_printf_i+0x1ba>
 8002166:	8019      	strh	r1, [r3, #0]
 8002168:	2300      	movs	r3, #0
 800216a:	6123      	str	r3, [r4, #16]
 800216c:	4616      	mov	r6, r2
 800216e:	e7bc      	b.n	80020ea <_printf_i+0x146>
 8002170:	6833      	ldr	r3, [r6, #0]
 8002172:	1d1a      	adds	r2, r3, #4
 8002174:	6032      	str	r2, [r6, #0]
 8002176:	681e      	ldr	r6, [r3, #0]
 8002178:	6862      	ldr	r2, [r4, #4]
 800217a:	2100      	movs	r1, #0
 800217c:	4630      	mov	r0, r6
 800217e:	f7fe f82f 	bl	80001e0 <memchr>
 8002182:	b108      	cbz	r0, 8002188 <_printf_i+0x1e4>
 8002184:	1b80      	subs	r0, r0, r6
 8002186:	6060      	str	r0, [r4, #4]
 8002188:	6863      	ldr	r3, [r4, #4]
 800218a:	6123      	str	r3, [r4, #16]
 800218c:	2300      	movs	r3, #0
 800218e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002192:	e7aa      	b.n	80020ea <_printf_i+0x146>
 8002194:	6923      	ldr	r3, [r4, #16]
 8002196:	4632      	mov	r2, r6
 8002198:	4649      	mov	r1, r9
 800219a:	4640      	mov	r0, r8
 800219c:	47d0      	blx	sl
 800219e:	3001      	adds	r0, #1
 80021a0:	d0ad      	beq.n	80020fe <_printf_i+0x15a>
 80021a2:	6823      	ldr	r3, [r4, #0]
 80021a4:	079b      	lsls	r3, r3, #30
 80021a6:	d413      	bmi.n	80021d0 <_printf_i+0x22c>
 80021a8:	68e0      	ldr	r0, [r4, #12]
 80021aa:	9b03      	ldr	r3, [sp, #12]
 80021ac:	4298      	cmp	r0, r3
 80021ae:	bfb8      	it	lt
 80021b0:	4618      	movlt	r0, r3
 80021b2:	e7a6      	b.n	8002102 <_printf_i+0x15e>
 80021b4:	2301      	movs	r3, #1
 80021b6:	4632      	mov	r2, r6
 80021b8:	4649      	mov	r1, r9
 80021ba:	4640      	mov	r0, r8
 80021bc:	47d0      	blx	sl
 80021be:	3001      	adds	r0, #1
 80021c0:	d09d      	beq.n	80020fe <_printf_i+0x15a>
 80021c2:	3501      	adds	r5, #1
 80021c4:	68e3      	ldr	r3, [r4, #12]
 80021c6:	9903      	ldr	r1, [sp, #12]
 80021c8:	1a5b      	subs	r3, r3, r1
 80021ca:	42ab      	cmp	r3, r5
 80021cc:	dcf2      	bgt.n	80021b4 <_printf_i+0x210>
 80021ce:	e7eb      	b.n	80021a8 <_printf_i+0x204>
 80021d0:	2500      	movs	r5, #0
 80021d2:	f104 0619 	add.w	r6, r4, #25
 80021d6:	e7f5      	b.n	80021c4 <_printf_i+0x220>
 80021d8:	08002a37 	.word	0x08002a37
 80021dc:	08002a48 	.word	0x08002a48

080021e0 <__sflush_r>:
 80021e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80021e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021e8:	0716      	lsls	r6, r2, #28
 80021ea:	4605      	mov	r5, r0
 80021ec:	460c      	mov	r4, r1
 80021ee:	d454      	bmi.n	800229a <__sflush_r+0xba>
 80021f0:	684b      	ldr	r3, [r1, #4]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	dc02      	bgt.n	80021fc <__sflush_r+0x1c>
 80021f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	dd48      	ble.n	800228e <__sflush_r+0xae>
 80021fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80021fe:	2e00      	cmp	r6, #0
 8002200:	d045      	beq.n	800228e <__sflush_r+0xae>
 8002202:	2300      	movs	r3, #0
 8002204:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002208:	682f      	ldr	r7, [r5, #0]
 800220a:	6a21      	ldr	r1, [r4, #32]
 800220c:	602b      	str	r3, [r5, #0]
 800220e:	d030      	beq.n	8002272 <__sflush_r+0x92>
 8002210:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002212:	89a3      	ldrh	r3, [r4, #12]
 8002214:	0759      	lsls	r1, r3, #29
 8002216:	d505      	bpl.n	8002224 <__sflush_r+0x44>
 8002218:	6863      	ldr	r3, [r4, #4]
 800221a:	1ad2      	subs	r2, r2, r3
 800221c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800221e:	b10b      	cbz	r3, 8002224 <__sflush_r+0x44>
 8002220:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002222:	1ad2      	subs	r2, r2, r3
 8002224:	2300      	movs	r3, #0
 8002226:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002228:	6a21      	ldr	r1, [r4, #32]
 800222a:	4628      	mov	r0, r5
 800222c:	47b0      	blx	r6
 800222e:	1c43      	adds	r3, r0, #1
 8002230:	89a3      	ldrh	r3, [r4, #12]
 8002232:	d106      	bne.n	8002242 <__sflush_r+0x62>
 8002234:	6829      	ldr	r1, [r5, #0]
 8002236:	291d      	cmp	r1, #29
 8002238:	d82b      	bhi.n	8002292 <__sflush_r+0xb2>
 800223a:	4a2a      	ldr	r2, [pc, #168]	@ (80022e4 <__sflush_r+0x104>)
 800223c:	40ca      	lsrs	r2, r1
 800223e:	07d6      	lsls	r6, r2, #31
 8002240:	d527      	bpl.n	8002292 <__sflush_r+0xb2>
 8002242:	2200      	movs	r2, #0
 8002244:	6062      	str	r2, [r4, #4]
 8002246:	04d9      	lsls	r1, r3, #19
 8002248:	6922      	ldr	r2, [r4, #16]
 800224a:	6022      	str	r2, [r4, #0]
 800224c:	d504      	bpl.n	8002258 <__sflush_r+0x78>
 800224e:	1c42      	adds	r2, r0, #1
 8002250:	d101      	bne.n	8002256 <__sflush_r+0x76>
 8002252:	682b      	ldr	r3, [r5, #0]
 8002254:	b903      	cbnz	r3, 8002258 <__sflush_r+0x78>
 8002256:	6560      	str	r0, [r4, #84]	@ 0x54
 8002258:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800225a:	602f      	str	r7, [r5, #0]
 800225c:	b1b9      	cbz	r1, 800228e <__sflush_r+0xae>
 800225e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002262:	4299      	cmp	r1, r3
 8002264:	d002      	beq.n	800226c <__sflush_r+0x8c>
 8002266:	4628      	mov	r0, r5
 8002268:	f7ff fbf4 	bl	8001a54 <_free_r>
 800226c:	2300      	movs	r3, #0
 800226e:	6363      	str	r3, [r4, #52]	@ 0x34
 8002270:	e00d      	b.n	800228e <__sflush_r+0xae>
 8002272:	2301      	movs	r3, #1
 8002274:	4628      	mov	r0, r5
 8002276:	47b0      	blx	r6
 8002278:	4602      	mov	r2, r0
 800227a:	1c50      	adds	r0, r2, #1
 800227c:	d1c9      	bne.n	8002212 <__sflush_r+0x32>
 800227e:	682b      	ldr	r3, [r5, #0]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d0c6      	beq.n	8002212 <__sflush_r+0x32>
 8002284:	2b1d      	cmp	r3, #29
 8002286:	d001      	beq.n	800228c <__sflush_r+0xac>
 8002288:	2b16      	cmp	r3, #22
 800228a:	d11e      	bne.n	80022ca <__sflush_r+0xea>
 800228c:	602f      	str	r7, [r5, #0]
 800228e:	2000      	movs	r0, #0
 8002290:	e022      	b.n	80022d8 <__sflush_r+0xf8>
 8002292:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002296:	b21b      	sxth	r3, r3
 8002298:	e01b      	b.n	80022d2 <__sflush_r+0xf2>
 800229a:	690f      	ldr	r7, [r1, #16]
 800229c:	2f00      	cmp	r7, #0
 800229e:	d0f6      	beq.n	800228e <__sflush_r+0xae>
 80022a0:	0793      	lsls	r3, r2, #30
 80022a2:	680e      	ldr	r6, [r1, #0]
 80022a4:	bf08      	it	eq
 80022a6:	694b      	ldreq	r3, [r1, #20]
 80022a8:	600f      	str	r7, [r1, #0]
 80022aa:	bf18      	it	ne
 80022ac:	2300      	movne	r3, #0
 80022ae:	eba6 0807 	sub.w	r8, r6, r7
 80022b2:	608b      	str	r3, [r1, #8]
 80022b4:	f1b8 0f00 	cmp.w	r8, #0
 80022b8:	dde9      	ble.n	800228e <__sflush_r+0xae>
 80022ba:	6a21      	ldr	r1, [r4, #32]
 80022bc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80022be:	4643      	mov	r3, r8
 80022c0:	463a      	mov	r2, r7
 80022c2:	4628      	mov	r0, r5
 80022c4:	47b0      	blx	r6
 80022c6:	2800      	cmp	r0, #0
 80022c8:	dc08      	bgt.n	80022dc <__sflush_r+0xfc>
 80022ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80022ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022d2:	81a3      	strh	r3, [r4, #12]
 80022d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80022d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022dc:	4407      	add	r7, r0
 80022de:	eba8 0800 	sub.w	r8, r8, r0
 80022e2:	e7e7      	b.n	80022b4 <__sflush_r+0xd4>
 80022e4:	20400001 	.word	0x20400001

080022e8 <_fflush_r>:
 80022e8:	b538      	push	{r3, r4, r5, lr}
 80022ea:	690b      	ldr	r3, [r1, #16]
 80022ec:	4605      	mov	r5, r0
 80022ee:	460c      	mov	r4, r1
 80022f0:	b913      	cbnz	r3, 80022f8 <_fflush_r+0x10>
 80022f2:	2500      	movs	r5, #0
 80022f4:	4628      	mov	r0, r5
 80022f6:	bd38      	pop	{r3, r4, r5, pc}
 80022f8:	b118      	cbz	r0, 8002302 <_fflush_r+0x1a>
 80022fa:	6a03      	ldr	r3, [r0, #32]
 80022fc:	b90b      	cbnz	r3, 8002302 <_fflush_r+0x1a>
 80022fe:	f7ff f9af 	bl	8001660 <__sinit>
 8002302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d0f3      	beq.n	80022f2 <_fflush_r+0xa>
 800230a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800230c:	07d0      	lsls	r0, r2, #31
 800230e:	d404      	bmi.n	800231a <_fflush_r+0x32>
 8002310:	0599      	lsls	r1, r3, #22
 8002312:	d402      	bmi.n	800231a <_fflush_r+0x32>
 8002314:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002316:	f7ff fb9a 	bl	8001a4e <__retarget_lock_acquire_recursive>
 800231a:	4628      	mov	r0, r5
 800231c:	4621      	mov	r1, r4
 800231e:	f7ff ff5f 	bl	80021e0 <__sflush_r>
 8002322:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002324:	07da      	lsls	r2, r3, #31
 8002326:	4605      	mov	r5, r0
 8002328:	d4e4      	bmi.n	80022f4 <_fflush_r+0xc>
 800232a:	89a3      	ldrh	r3, [r4, #12]
 800232c:	059b      	lsls	r3, r3, #22
 800232e:	d4e1      	bmi.n	80022f4 <_fflush_r+0xc>
 8002330:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002332:	f7ff fb8d 	bl	8001a50 <__retarget_lock_release_recursive>
 8002336:	e7dd      	b.n	80022f4 <_fflush_r+0xc>

08002338 <__swhatbuf_r>:
 8002338:	b570      	push	{r4, r5, r6, lr}
 800233a:	460c      	mov	r4, r1
 800233c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002340:	2900      	cmp	r1, #0
 8002342:	b096      	sub	sp, #88	@ 0x58
 8002344:	4615      	mov	r5, r2
 8002346:	461e      	mov	r6, r3
 8002348:	da0d      	bge.n	8002366 <__swhatbuf_r+0x2e>
 800234a:	89a3      	ldrh	r3, [r4, #12]
 800234c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002350:	f04f 0100 	mov.w	r1, #0
 8002354:	bf14      	ite	ne
 8002356:	2340      	movne	r3, #64	@ 0x40
 8002358:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800235c:	2000      	movs	r0, #0
 800235e:	6031      	str	r1, [r6, #0]
 8002360:	602b      	str	r3, [r5, #0]
 8002362:	b016      	add	sp, #88	@ 0x58
 8002364:	bd70      	pop	{r4, r5, r6, pc}
 8002366:	466a      	mov	r2, sp
 8002368:	f000 f848 	bl	80023fc <_fstat_r>
 800236c:	2800      	cmp	r0, #0
 800236e:	dbec      	blt.n	800234a <__swhatbuf_r+0x12>
 8002370:	9901      	ldr	r1, [sp, #4]
 8002372:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002376:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800237a:	4259      	negs	r1, r3
 800237c:	4159      	adcs	r1, r3
 800237e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002382:	e7eb      	b.n	800235c <__swhatbuf_r+0x24>

08002384 <__smakebuf_r>:
 8002384:	898b      	ldrh	r3, [r1, #12]
 8002386:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002388:	079d      	lsls	r5, r3, #30
 800238a:	4606      	mov	r6, r0
 800238c:	460c      	mov	r4, r1
 800238e:	d507      	bpl.n	80023a0 <__smakebuf_r+0x1c>
 8002390:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002394:	6023      	str	r3, [r4, #0]
 8002396:	6123      	str	r3, [r4, #16]
 8002398:	2301      	movs	r3, #1
 800239a:	6163      	str	r3, [r4, #20]
 800239c:	b003      	add	sp, #12
 800239e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023a0:	ab01      	add	r3, sp, #4
 80023a2:	466a      	mov	r2, sp
 80023a4:	f7ff ffc8 	bl	8002338 <__swhatbuf_r>
 80023a8:	9f00      	ldr	r7, [sp, #0]
 80023aa:	4605      	mov	r5, r0
 80023ac:	4639      	mov	r1, r7
 80023ae:	4630      	mov	r0, r6
 80023b0:	f7ff fbbc 	bl	8001b2c <_malloc_r>
 80023b4:	b948      	cbnz	r0, 80023ca <__smakebuf_r+0x46>
 80023b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80023ba:	059a      	lsls	r2, r3, #22
 80023bc:	d4ee      	bmi.n	800239c <__smakebuf_r+0x18>
 80023be:	f023 0303 	bic.w	r3, r3, #3
 80023c2:	f043 0302 	orr.w	r3, r3, #2
 80023c6:	81a3      	strh	r3, [r4, #12]
 80023c8:	e7e2      	b.n	8002390 <__smakebuf_r+0xc>
 80023ca:	89a3      	ldrh	r3, [r4, #12]
 80023cc:	6020      	str	r0, [r4, #0]
 80023ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023d2:	81a3      	strh	r3, [r4, #12]
 80023d4:	9b01      	ldr	r3, [sp, #4]
 80023d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80023da:	b15b      	cbz	r3, 80023f4 <__smakebuf_r+0x70>
 80023dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80023e0:	4630      	mov	r0, r6
 80023e2:	f000 f81d 	bl	8002420 <_isatty_r>
 80023e6:	b128      	cbz	r0, 80023f4 <__smakebuf_r+0x70>
 80023e8:	89a3      	ldrh	r3, [r4, #12]
 80023ea:	f023 0303 	bic.w	r3, r3, #3
 80023ee:	f043 0301 	orr.w	r3, r3, #1
 80023f2:	81a3      	strh	r3, [r4, #12]
 80023f4:	89a3      	ldrh	r3, [r4, #12]
 80023f6:	431d      	orrs	r5, r3
 80023f8:	81a5      	strh	r5, [r4, #12]
 80023fa:	e7cf      	b.n	800239c <__smakebuf_r+0x18>

080023fc <_fstat_r>:
 80023fc:	b538      	push	{r3, r4, r5, lr}
 80023fe:	4d07      	ldr	r5, [pc, #28]	@ (800241c <_fstat_r+0x20>)
 8002400:	2300      	movs	r3, #0
 8002402:	4604      	mov	r4, r0
 8002404:	4608      	mov	r0, r1
 8002406:	4611      	mov	r1, r2
 8002408:	602b      	str	r3, [r5, #0]
 800240a:	f000 f942 	bl	8002692 <_fstat>
 800240e:	1c43      	adds	r3, r0, #1
 8002410:	d102      	bne.n	8002418 <_fstat_r+0x1c>
 8002412:	682b      	ldr	r3, [r5, #0]
 8002414:	b103      	cbz	r3, 8002418 <_fstat_r+0x1c>
 8002416:	6023      	str	r3, [r4, #0]
 8002418:	bd38      	pop	{r3, r4, r5, pc}
 800241a:	bf00      	nop
 800241c:	2000060c 	.word	0x2000060c

08002420 <_isatty_r>:
 8002420:	b538      	push	{r3, r4, r5, lr}
 8002422:	4d06      	ldr	r5, [pc, #24]	@ (800243c <_isatty_r+0x1c>)
 8002424:	2300      	movs	r3, #0
 8002426:	4604      	mov	r4, r0
 8002428:	4608      	mov	r0, r1
 800242a:	602b      	str	r3, [r5, #0]
 800242c:	f000 fa96 	bl	800295c <_isatty>
 8002430:	1c43      	adds	r3, r0, #1
 8002432:	d102      	bne.n	800243a <_isatty_r+0x1a>
 8002434:	682b      	ldr	r3, [r5, #0]
 8002436:	b103      	cbz	r3, 800243a <_isatty_r+0x1a>
 8002438:	6023      	str	r3, [r4, #0]
 800243a:	bd38      	pop	{r3, r4, r5, pc}
 800243c:	2000060c 	.word	0x2000060c

08002440 <_sbrk_r>:
 8002440:	b538      	push	{r3, r4, r5, lr}
 8002442:	4d06      	ldr	r5, [pc, #24]	@ (800245c <_sbrk_r+0x1c>)
 8002444:	2300      	movs	r3, #0
 8002446:	4604      	mov	r4, r0
 8002448:	4608      	mov	r0, r1
 800244a:	602b      	str	r3, [r5, #0]
 800244c:	f7fe f844 	bl	80004d8 <_sbrk>
 8002450:	1c43      	adds	r3, r0, #1
 8002452:	d102      	bne.n	800245a <_sbrk_r+0x1a>
 8002454:	682b      	ldr	r3, [r5, #0]
 8002456:	b103      	cbz	r3, 800245a <_sbrk_r+0x1a>
 8002458:	6023      	str	r3, [r4, #0]
 800245a:	bd38      	pop	{r3, r4, r5, pc}
 800245c:	2000060c 	.word	0x2000060c

08002460 <findslot>:
 8002460:	4b0a      	ldr	r3, [pc, #40]	@ (800248c <findslot+0x2c>)
 8002462:	b510      	push	{r4, lr}
 8002464:	4604      	mov	r4, r0
 8002466:	6818      	ldr	r0, [r3, #0]
 8002468:	b118      	cbz	r0, 8002472 <findslot+0x12>
 800246a:	6a03      	ldr	r3, [r0, #32]
 800246c:	b90b      	cbnz	r3, 8002472 <findslot+0x12>
 800246e:	f7ff f8f7 	bl	8001660 <__sinit>
 8002472:	2c13      	cmp	r4, #19
 8002474:	d807      	bhi.n	8002486 <findslot+0x26>
 8002476:	4806      	ldr	r0, [pc, #24]	@ (8002490 <findslot+0x30>)
 8002478:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800247c:	3201      	adds	r2, #1
 800247e:	d002      	beq.n	8002486 <findslot+0x26>
 8002480:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8002484:	bd10      	pop	{r4, pc}
 8002486:	2000      	movs	r0, #0
 8002488:	e7fc      	b.n	8002484 <findslot+0x24>
 800248a:	bf00      	nop
 800248c:	20000030 	.word	0x20000030
 8002490:	20000628 	.word	0x20000628

08002494 <error>:
 8002494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002496:	4604      	mov	r4, r0
 8002498:	f7ff faae 	bl	80019f8 <__errno>
 800249c:	2613      	movs	r6, #19
 800249e:	4605      	mov	r5, r0
 80024a0:	2700      	movs	r7, #0
 80024a2:	4630      	mov	r0, r6
 80024a4:	4639      	mov	r1, r7
 80024a6:	beab      	bkpt	0x00ab
 80024a8:	4606      	mov	r6, r0
 80024aa:	602e      	str	r6, [r5, #0]
 80024ac:	4620      	mov	r0, r4
 80024ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080024b0 <checkerror>:
 80024b0:	1c43      	adds	r3, r0, #1
 80024b2:	d101      	bne.n	80024b8 <checkerror+0x8>
 80024b4:	f7ff bfee 	b.w	8002494 <error>
 80024b8:	4770      	bx	lr

080024ba <_swiread>:
 80024ba:	b530      	push	{r4, r5, lr}
 80024bc:	b085      	sub	sp, #20
 80024be:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80024c2:	9203      	str	r2, [sp, #12]
 80024c4:	2406      	movs	r4, #6
 80024c6:	ad01      	add	r5, sp, #4
 80024c8:	4620      	mov	r0, r4
 80024ca:	4629      	mov	r1, r5
 80024cc:	beab      	bkpt	0x00ab
 80024ce:	4604      	mov	r4, r0
 80024d0:	4620      	mov	r0, r4
 80024d2:	f7ff ffed 	bl	80024b0 <checkerror>
 80024d6:	b005      	add	sp, #20
 80024d8:	bd30      	pop	{r4, r5, pc}

080024da <_read>:
 80024da:	b570      	push	{r4, r5, r6, lr}
 80024dc:	460e      	mov	r6, r1
 80024de:	4614      	mov	r4, r2
 80024e0:	f7ff ffbe 	bl	8002460 <findslot>
 80024e4:	4605      	mov	r5, r0
 80024e6:	b930      	cbnz	r0, 80024f6 <_read+0x1c>
 80024e8:	f7ff fa86 	bl	80019f8 <__errno>
 80024ec:	2309      	movs	r3, #9
 80024ee:	6003      	str	r3, [r0, #0]
 80024f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80024f4:	bd70      	pop	{r4, r5, r6, pc}
 80024f6:	6800      	ldr	r0, [r0, #0]
 80024f8:	4622      	mov	r2, r4
 80024fa:	4631      	mov	r1, r6
 80024fc:	f7ff ffdd 	bl	80024ba <_swiread>
 8002500:	1c43      	adds	r3, r0, #1
 8002502:	d0f5      	beq.n	80024f0 <_read+0x16>
 8002504:	686b      	ldr	r3, [r5, #4]
 8002506:	1a20      	subs	r0, r4, r0
 8002508:	4403      	add	r3, r0
 800250a:	606b      	str	r3, [r5, #4]
 800250c:	e7f2      	b.n	80024f4 <_read+0x1a>

0800250e <_swilseek>:
 800250e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002510:	460c      	mov	r4, r1
 8002512:	4616      	mov	r6, r2
 8002514:	f7ff ffa4 	bl	8002460 <findslot>
 8002518:	4605      	mov	r5, r0
 800251a:	b940      	cbnz	r0, 800252e <_swilseek+0x20>
 800251c:	f7ff fa6c 	bl	80019f8 <__errno>
 8002520:	2309      	movs	r3, #9
 8002522:	6003      	str	r3, [r0, #0]
 8002524:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002528:	4620      	mov	r0, r4
 800252a:	b003      	add	sp, #12
 800252c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800252e:	2e02      	cmp	r6, #2
 8002530:	d903      	bls.n	800253a <_swilseek+0x2c>
 8002532:	f7ff fa61 	bl	80019f8 <__errno>
 8002536:	2316      	movs	r3, #22
 8002538:	e7f3      	b.n	8002522 <_swilseek+0x14>
 800253a:	2e01      	cmp	r6, #1
 800253c:	d112      	bne.n	8002564 <_swilseek+0x56>
 800253e:	6843      	ldr	r3, [r0, #4]
 8002540:	18e4      	adds	r4, r4, r3
 8002542:	d4f6      	bmi.n	8002532 <_swilseek+0x24>
 8002544:	682b      	ldr	r3, [r5, #0]
 8002546:	260a      	movs	r6, #10
 8002548:	e9cd 3400 	strd	r3, r4, [sp]
 800254c:	466f      	mov	r7, sp
 800254e:	4630      	mov	r0, r6
 8002550:	4639      	mov	r1, r7
 8002552:	beab      	bkpt	0x00ab
 8002554:	4606      	mov	r6, r0
 8002556:	4630      	mov	r0, r6
 8002558:	f7ff ffaa 	bl	80024b0 <checkerror>
 800255c:	2800      	cmp	r0, #0
 800255e:	dbe1      	blt.n	8002524 <_swilseek+0x16>
 8002560:	606c      	str	r4, [r5, #4]
 8002562:	e7e1      	b.n	8002528 <_swilseek+0x1a>
 8002564:	2e02      	cmp	r6, #2
 8002566:	6803      	ldr	r3, [r0, #0]
 8002568:	d1ec      	bne.n	8002544 <_swilseek+0x36>
 800256a:	9300      	str	r3, [sp, #0]
 800256c:	260c      	movs	r6, #12
 800256e:	466f      	mov	r7, sp
 8002570:	4630      	mov	r0, r6
 8002572:	4639      	mov	r1, r7
 8002574:	beab      	bkpt	0x00ab
 8002576:	4606      	mov	r6, r0
 8002578:	4630      	mov	r0, r6
 800257a:	f7ff ff99 	bl	80024b0 <checkerror>
 800257e:	1c43      	adds	r3, r0, #1
 8002580:	d0d0      	beq.n	8002524 <_swilseek+0x16>
 8002582:	4404      	add	r4, r0
 8002584:	e7de      	b.n	8002544 <_swilseek+0x36>

08002586 <_lseek>:
 8002586:	f7ff bfc2 	b.w	800250e <_swilseek>

0800258a <_swiwrite>:
 800258a:	b530      	push	{r4, r5, lr}
 800258c:	b085      	sub	sp, #20
 800258e:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8002592:	9203      	str	r2, [sp, #12]
 8002594:	2405      	movs	r4, #5
 8002596:	ad01      	add	r5, sp, #4
 8002598:	4620      	mov	r0, r4
 800259a:	4629      	mov	r1, r5
 800259c:	beab      	bkpt	0x00ab
 800259e:	4604      	mov	r4, r0
 80025a0:	4620      	mov	r0, r4
 80025a2:	f7ff ff85 	bl	80024b0 <checkerror>
 80025a6:	b005      	add	sp, #20
 80025a8:	bd30      	pop	{r4, r5, pc}

080025aa <_write>:
 80025aa:	b570      	push	{r4, r5, r6, lr}
 80025ac:	460e      	mov	r6, r1
 80025ae:	4615      	mov	r5, r2
 80025b0:	f7ff ff56 	bl	8002460 <findslot>
 80025b4:	4604      	mov	r4, r0
 80025b6:	b930      	cbnz	r0, 80025c6 <_write+0x1c>
 80025b8:	f7ff fa1e 	bl	80019f8 <__errno>
 80025bc:	2309      	movs	r3, #9
 80025be:	6003      	str	r3, [r0, #0]
 80025c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80025c4:	bd70      	pop	{r4, r5, r6, pc}
 80025c6:	6800      	ldr	r0, [r0, #0]
 80025c8:	462a      	mov	r2, r5
 80025ca:	4631      	mov	r1, r6
 80025cc:	f7ff ffdd 	bl	800258a <_swiwrite>
 80025d0:	1e03      	subs	r3, r0, #0
 80025d2:	dbf5      	blt.n	80025c0 <_write+0x16>
 80025d4:	6862      	ldr	r2, [r4, #4]
 80025d6:	1ae8      	subs	r0, r5, r3
 80025d8:	4402      	add	r2, r0
 80025da:	42ab      	cmp	r3, r5
 80025dc:	6062      	str	r2, [r4, #4]
 80025de:	d1f1      	bne.n	80025c4 <_write+0x1a>
 80025e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80025e4:	2000      	movs	r0, #0
 80025e6:	f7ff bf55 	b.w	8002494 <error>

080025ea <_swiclose>:
 80025ea:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80025ec:	2402      	movs	r4, #2
 80025ee:	9001      	str	r0, [sp, #4]
 80025f0:	ad01      	add	r5, sp, #4
 80025f2:	4620      	mov	r0, r4
 80025f4:	4629      	mov	r1, r5
 80025f6:	beab      	bkpt	0x00ab
 80025f8:	4604      	mov	r4, r0
 80025fa:	4620      	mov	r0, r4
 80025fc:	f7ff ff58 	bl	80024b0 <checkerror>
 8002600:	b003      	add	sp, #12
 8002602:	bd30      	pop	{r4, r5, pc}

08002604 <_close>:
 8002604:	b538      	push	{r3, r4, r5, lr}
 8002606:	4605      	mov	r5, r0
 8002608:	f7ff ff2a 	bl	8002460 <findslot>
 800260c:	4604      	mov	r4, r0
 800260e:	b930      	cbnz	r0, 800261e <_close+0x1a>
 8002610:	f7ff f9f2 	bl	80019f8 <__errno>
 8002614:	2309      	movs	r3, #9
 8002616:	6003      	str	r3, [r0, #0]
 8002618:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800261c:	bd38      	pop	{r3, r4, r5, pc}
 800261e:	3d01      	subs	r5, #1
 8002620:	2d01      	cmp	r5, #1
 8002622:	d809      	bhi.n	8002638 <_close+0x34>
 8002624:	4b09      	ldr	r3, [pc, #36]	@ (800264c <_close+0x48>)
 8002626:	689a      	ldr	r2, [r3, #8]
 8002628:	691b      	ldr	r3, [r3, #16]
 800262a:	429a      	cmp	r2, r3
 800262c:	d104      	bne.n	8002638 <_close+0x34>
 800262e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002632:	6003      	str	r3, [r0, #0]
 8002634:	2000      	movs	r0, #0
 8002636:	e7f1      	b.n	800261c <_close+0x18>
 8002638:	6820      	ldr	r0, [r4, #0]
 800263a:	f7ff ffd6 	bl	80025ea <_swiclose>
 800263e:	2800      	cmp	r0, #0
 8002640:	d1ec      	bne.n	800261c <_close+0x18>
 8002642:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002646:	6023      	str	r3, [r4, #0]
 8002648:	e7e8      	b.n	800261c <_close+0x18>
 800264a:	bf00      	nop
 800264c:	20000628 	.word	0x20000628

08002650 <_swistat>:
 8002650:	b570      	push	{r4, r5, r6, lr}
 8002652:	460c      	mov	r4, r1
 8002654:	f7ff ff04 	bl	8002460 <findslot>
 8002658:	4605      	mov	r5, r0
 800265a:	b930      	cbnz	r0, 800266a <_swistat+0x1a>
 800265c:	f7ff f9cc 	bl	80019f8 <__errno>
 8002660:	2309      	movs	r3, #9
 8002662:	6003      	str	r3, [r0, #0]
 8002664:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002668:	bd70      	pop	{r4, r5, r6, pc}
 800266a:	6863      	ldr	r3, [r4, #4]
 800266c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002670:	6063      	str	r3, [r4, #4]
 8002672:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002676:	64a3      	str	r3, [r4, #72]	@ 0x48
 8002678:	260c      	movs	r6, #12
 800267a:	4630      	mov	r0, r6
 800267c:	4629      	mov	r1, r5
 800267e:	beab      	bkpt	0x00ab
 8002680:	4605      	mov	r5, r0
 8002682:	4628      	mov	r0, r5
 8002684:	f7ff ff14 	bl	80024b0 <checkerror>
 8002688:	1c43      	adds	r3, r0, #1
 800268a:	d0eb      	beq.n	8002664 <_swistat+0x14>
 800268c:	6120      	str	r0, [r4, #16]
 800268e:	2000      	movs	r0, #0
 8002690:	e7ea      	b.n	8002668 <_swistat+0x18>

08002692 <_fstat>:
 8002692:	460b      	mov	r3, r1
 8002694:	b510      	push	{r4, lr}
 8002696:	2100      	movs	r1, #0
 8002698:	4604      	mov	r4, r0
 800269a:	2258      	movs	r2, #88	@ 0x58
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff f95d 	bl	800195c <memset>
 80026a2:	4601      	mov	r1, r0
 80026a4:	4620      	mov	r0, r4
 80026a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026aa:	f7ff bfd1 	b.w	8002650 <_swistat>

080026ae <_stat>:
 80026ae:	b538      	push	{r3, r4, r5, lr}
 80026b0:	460d      	mov	r5, r1
 80026b2:	4604      	mov	r4, r0
 80026b4:	2258      	movs	r2, #88	@ 0x58
 80026b6:	2100      	movs	r1, #0
 80026b8:	4628      	mov	r0, r5
 80026ba:	f7ff f94f 	bl	800195c <memset>
 80026be:	4620      	mov	r0, r4
 80026c0:	2100      	movs	r1, #0
 80026c2:	f000 f811 	bl	80026e8 <_swiopen>
 80026c6:	1c43      	adds	r3, r0, #1
 80026c8:	4604      	mov	r4, r0
 80026ca:	d00b      	beq.n	80026e4 <_stat+0x36>
 80026cc:	686b      	ldr	r3, [r5, #4]
 80026ce:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80026d2:	606b      	str	r3, [r5, #4]
 80026d4:	4629      	mov	r1, r5
 80026d6:	f7ff ffbb 	bl	8002650 <_swistat>
 80026da:	4605      	mov	r5, r0
 80026dc:	4620      	mov	r0, r4
 80026de:	f7ff ff91 	bl	8002604 <_close>
 80026e2:	462c      	mov	r4, r5
 80026e4:	4620      	mov	r0, r4
 80026e6:	bd38      	pop	{r3, r4, r5, pc}

080026e8 <_swiopen>:
 80026e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026ec:	f8df 90a8 	ldr.w	r9, [pc, #168]	@ 8002798 <_swiopen+0xb0>
 80026f0:	b096      	sub	sp, #88	@ 0x58
 80026f2:	4607      	mov	r7, r0
 80026f4:	460e      	mov	r6, r1
 80026f6:	2400      	movs	r4, #0
 80026f8:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 80026fc:	3301      	adds	r3, #1
 80026fe:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8002702:	d032      	beq.n	800276a <_swiopen+0x82>
 8002704:	3401      	adds	r4, #1
 8002706:	2c14      	cmp	r4, #20
 8002708:	d1f6      	bne.n	80026f8 <_swiopen+0x10>
 800270a:	f7ff f975 	bl	80019f8 <__errno>
 800270e:	2318      	movs	r3, #24
 8002710:	e03a      	b.n	8002788 <_swiopen+0xa0>
 8002712:	f3c6 4500 	ubfx	r5, r6, #16, #1
 8002716:	f240 6301 	movw	r3, #1537	@ 0x601
 800271a:	07b2      	lsls	r2, r6, #30
 800271c:	bf48      	it	mi
 800271e:	f045 0502 	orrmi.w	r5, r5, #2
 8002722:	421e      	tst	r6, r3
 8002724:	bf18      	it	ne
 8002726:	f045 0504 	orrne.w	r5, r5, #4
 800272a:	0733      	lsls	r3, r6, #28
 800272c:	bf48      	it	mi
 800272e:	f025 0504 	bicmi.w	r5, r5, #4
 8002732:	4638      	mov	r0, r7
 8002734:	bf48      	it	mi
 8002736:	f045 0508 	orrmi.w	r5, r5, #8
 800273a:	9700      	str	r7, [sp, #0]
 800273c:	f7fd fd48 	bl	80001d0 <strlen>
 8002740:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8002744:	2501      	movs	r5, #1
 8002746:	4628      	mov	r0, r5
 8002748:	4651      	mov	r1, sl
 800274a:	beab      	bkpt	0x00ab
 800274c:	4605      	mov	r5, r0
 800274e:	2d00      	cmp	r5, #0
 8002750:	db06      	blt.n	8002760 <_swiopen+0x78>
 8002752:	44c8      	add	r8, r9
 8002754:	2300      	movs	r3, #0
 8002756:	f849 5034 	str.w	r5, [r9, r4, lsl #3]
 800275a:	f8c8 3004 	str.w	r3, [r8, #4]
 800275e:	e016      	b.n	800278e <_swiopen+0xa6>
 8002760:	4628      	mov	r0, r5
 8002762:	f7ff fe97 	bl	8002494 <error>
 8002766:	4604      	mov	r4, r0
 8002768:	e011      	b.n	800278e <_swiopen+0xa6>
 800276a:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 800276e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002772:	46ea      	mov	sl, sp
 8002774:	d1cd      	bne.n	8002712 <_swiopen+0x2a>
 8002776:	4651      	mov	r1, sl
 8002778:	4638      	mov	r0, r7
 800277a:	f7ff ff98 	bl	80026ae <_stat>
 800277e:	3001      	adds	r0, #1
 8002780:	d0c7      	beq.n	8002712 <_swiopen+0x2a>
 8002782:	f7ff f939 	bl	80019f8 <__errno>
 8002786:	2311      	movs	r3, #17
 8002788:	6003      	str	r3, [r0, #0]
 800278a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800278e:	4620      	mov	r0, r4
 8002790:	b016      	add	sp, #88	@ 0x58
 8002792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002796:	bf00      	nop
 8002798:	20000628 	.word	0x20000628

0800279c <_get_semihosting_exts>:
 800279c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80027a0:	4606      	mov	r6, r0
 80027a2:	460f      	mov	r7, r1
 80027a4:	4829      	ldr	r0, [pc, #164]	@ (800284c <_get_semihosting_exts+0xb0>)
 80027a6:	2100      	movs	r1, #0
 80027a8:	4615      	mov	r5, r2
 80027aa:	f7ff ff9d 	bl	80026e8 <_swiopen>
 80027ae:	462a      	mov	r2, r5
 80027b0:	4604      	mov	r4, r0
 80027b2:	2100      	movs	r1, #0
 80027b4:	4630      	mov	r0, r6
 80027b6:	f7ff f8d1 	bl	800195c <memset>
 80027ba:	1c63      	adds	r3, r4, #1
 80027bc:	d014      	beq.n	80027e8 <_get_semihosting_exts+0x4c>
 80027be:	4620      	mov	r0, r4
 80027c0:	f7ff fe4e 	bl	8002460 <findslot>
 80027c4:	f04f 080c 	mov.w	r8, #12
 80027c8:	4681      	mov	r9, r0
 80027ca:	4640      	mov	r0, r8
 80027cc:	4649      	mov	r1, r9
 80027ce:	beab      	bkpt	0x00ab
 80027d0:	4680      	mov	r8, r0
 80027d2:	4640      	mov	r0, r8
 80027d4:	f7ff fe6c 	bl	80024b0 <checkerror>
 80027d8:	2803      	cmp	r0, #3
 80027da:	dd02      	ble.n	80027e2 <_get_semihosting_exts+0x46>
 80027dc:	1ec3      	subs	r3, r0, #3
 80027de:	42ab      	cmp	r3, r5
 80027e0:	dc07      	bgt.n	80027f2 <_get_semihosting_exts+0x56>
 80027e2:	4620      	mov	r0, r4
 80027e4:	f7ff ff0e 	bl	8002604 <_close>
 80027e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80027ec:	b003      	add	sp, #12
 80027ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80027f2:	2204      	movs	r2, #4
 80027f4:	eb0d 0102 	add.w	r1, sp, r2
 80027f8:	4620      	mov	r0, r4
 80027fa:	f7ff fe6e 	bl	80024da <_read>
 80027fe:	2803      	cmp	r0, #3
 8002800:	ddef      	ble.n	80027e2 <_get_semihosting_exts+0x46>
 8002802:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002806:	2b53      	cmp	r3, #83	@ 0x53
 8002808:	d1eb      	bne.n	80027e2 <_get_semihosting_exts+0x46>
 800280a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800280e:	2b48      	cmp	r3, #72	@ 0x48
 8002810:	d1e7      	bne.n	80027e2 <_get_semihosting_exts+0x46>
 8002812:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8002816:	2b46      	cmp	r3, #70	@ 0x46
 8002818:	d1e3      	bne.n	80027e2 <_get_semihosting_exts+0x46>
 800281a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800281e:	2b42      	cmp	r3, #66	@ 0x42
 8002820:	d1df      	bne.n	80027e2 <_get_semihosting_exts+0x46>
 8002822:	2201      	movs	r2, #1
 8002824:	4639      	mov	r1, r7
 8002826:	4620      	mov	r0, r4
 8002828:	f7ff fe71 	bl	800250e <_swilseek>
 800282c:	2800      	cmp	r0, #0
 800282e:	dbd8      	blt.n	80027e2 <_get_semihosting_exts+0x46>
 8002830:	462a      	mov	r2, r5
 8002832:	4631      	mov	r1, r6
 8002834:	4620      	mov	r0, r4
 8002836:	f7ff fe50 	bl	80024da <_read>
 800283a:	4605      	mov	r5, r0
 800283c:	4620      	mov	r0, r4
 800283e:	f7ff fee1 	bl	8002604 <_close>
 8002842:	4628      	mov	r0, r5
 8002844:	f7ff fe34 	bl	80024b0 <checkerror>
 8002848:	e7d0      	b.n	80027ec <_get_semihosting_exts+0x50>
 800284a:	bf00      	nop
 800284c:	08002a59 	.word	0x08002a59

08002850 <initialise_semihosting_exts>:
 8002850:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002852:	4d0a      	ldr	r5, [pc, #40]	@ (800287c <initialise_semihosting_exts+0x2c>)
 8002854:	4c0a      	ldr	r4, [pc, #40]	@ (8002880 <initialise_semihosting_exts+0x30>)
 8002856:	2100      	movs	r1, #0
 8002858:	2201      	movs	r2, #1
 800285a:	a801      	add	r0, sp, #4
 800285c:	6029      	str	r1, [r5, #0]
 800285e:	6022      	str	r2, [r4, #0]
 8002860:	f7ff ff9c 	bl	800279c <_get_semihosting_exts>
 8002864:	2800      	cmp	r0, #0
 8002866:	dd07      	ble.n	8002878 <initialise_semihosting_exts+0x28>
 8002868:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800286c:	f003 0201 	and.w	r2, r3, #1
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	602a      	str	r2, [r5, #0]
 8002876:	6023      	str	r3, [r4, #0]
 8002878:	b003      	add	sp, #12
 800287a:	bd30      	pop	{r4, r5, pc}
 800287c:	20000084 	.word	0x20000084
 8002880:	20000080 	.word	0x20000080

08002884 <_has_ext_stdout_stderr>:
 8002884:	b510      	push	{r4, lr}
 8002886:	4c04      	ldr	r4, [pc, #16]	@ (8002898 <_has_ext_stdout_stderr+0x14>)
 8002888:	6823      	ldr	r3, [r4, #0]
 800288a:	2b00      	cmp	r3, #0
 800288c:	da01      	bge.n	8002892 <_has_ext_stdout_stderr+0xe>
 800288e:	f7ff ffdf 	bl	8002850 <initialise_semihosting_exts>
 8002892:	6820      	ldr	r0, [r4, #0]
 8002894:	bd10      	pop	{r4, pc}
 8002896:	bf00      	nop
 8002898:	20000080 	.word	0x20000080

0800289c <initialise_monitor_handles>:
 800289c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028a0:	b085      	sub	sp, #20
 80028a2:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 8002954 <initialise_monitor_handles+0xb8>
 80028a6:	f8cd 9004 	str.w	r9, [sp, #4]
 80028aa:	2303      	movs	r3, #3
 80028ac:	2400      	movs	r4, #0
 80028ae:	9303      	str	r3, [sp, #12]
 80028b0:	af01      	add	r7, sp, #4
 80028b2:	9402      	str	r4, [sp, #8]
 80028b4:	2501      	movs	r5, #1
 80028b6:	4628      	mov	r0, r5
 80028b8:	4639      	mov	r1, r7
 80028ba:	beab      	bkpt	0x00ab
 80028bc:	4605      	mov	r5, r0
 80028be:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8002958 <initialise_monitor_handles+0xbc>
 80028c2:	4623      	mov	r3, r4
 80028c4:	4c20      	ldr	r4, [pc, #128]	@ (8002948 <initialise_monitor_handles+0xac>)
 80028c6:	f8c8 5000 	str.w	r5, [r8]
 80028ca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80028ce:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 80028d2:	3301      	adds	r3, #1
 80028d4:	2b14      	cmp	r3, #20
 80028d6:	d1fa      	bne.n	80028ce <initialise_monitor_handles+0x32>
 80028d8:	f7ff ffd4 	bl	8002884 <_has_ext_stdout_stderr>
 80028dc:	4d1b      	ldr	r5, [pc, #108]	@ (800294c <initialise_monitor_handles+0xb0>)
 80028de:	b1d0      	cbz	r0, 8002916 <initialise_monitor_handles+0x7a>
 80028e0:	f04f 0a03 	mov.w	sl, #3
 80028e4:	2304      	movs	r3, #4
 80028e6:	f8cd 9004 	str.w	r9, [sp, #4]
 80028ea:	2601      	movs	r6, #1
 80028ec:	f8cd a00c 	str.w	sl, [sp, #12]
 80028f0:	9302      	str	r3, [sp, #8]
 80028f2:	4630      	mov	r0, r6
 80028f4:	4639      	mov	r1, r7
 80028f6:	beab      	bkpt	0x00ab
 80028f8:	4683      	mov	fp, r0
 80028fa:	4b15      	ldr	r3, [pc, #84]	@ (8002950 <initialise_monitor_handles+0xb4>)
 80028fc:	f8cd 9004 	str.w	r9, [sp, #4]
 8002900:	f8c3 b000 	str.w	fp, [r3]
 8002904:	2308      	movs	r3, #8
 8002906:	f8cd a00c 	str.w	sl, [sp, #12]
 800290a:	9302      	str	r3, [sp, #8]
 800290c:	4630      	mov	r0, r6
 800290e:	4639      	mov	r1, r7
 8002910:	beab      	bkpt	0x00ab
 8002912:	4606      	mov	r6, r0
 8002914:	602e      	str	r6, [r5, #0]
 8002916:	682b      	ldr	r3, [r5, #0]
 8002918:	3301      	adds	r3, #1
 800291a:	bf02      	ittt	eq
 800291c:	4b0c      	ldreq	r3, [pc, #48]	@ (8002950 <initialise_monitor_handles+0xb4>)
 800291e:	681b      	ldreq	r3, [r3, #0]
 8002920:	602b      	streq	r3, [r5, #0]
 8002922:	2600      	movs	r6, #0
 8002924:	f8d8 3000 	ldr.w	r3, [r8]
 8002928:	6023      	str	r3, [r4, #0]
 800292a:	6066      	str	r6, [r4, #4]
 800292c:	f7ff ffaa 	bl	8002884 <_has_ext_stdout_stderr>
 8002930:	b130      	cbz	r0, 8002940 <initialise_monitor_handles+0xa4>
 8002932:	4b07      	ldr	r3, [pc, #28]	@ (8002950 <initialise_monitor_handles+0xb4>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	e9c4 3602 	strd	r3, r6, [r4, #8]
 800293a:	682b      	ldr	r3, [r5, #0]
 800293c:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8002940:	b005      	add	sp, #20
 8002942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002946:	bf00      	nop
 8002948:	20000628 	.word	0x20000628
 800294c:	2000061c 	.word	0x2000061c
 8002950:	20000620 	.word	0x20000620
 8002954:	08002a6f 	.word	0x08002a6f
 8002958:	20000624 	.word	0x20000624

0800295c <_isatty>:
 800295c:	b570      	push	{r4, r5, r6, lr}
 800295e:	f7ff fd7f 	bl	8002460 <findslot>
 8002962:	2409      	movs	r4, #9
 8002964:	4605      	mov	r5, r0
 8002966:	b920      	cbnz	r0, 8002972 <_isatty+0x16>
 8002968:	f7ff f846 	bl	80019f8 <__errno>
 800296c:	6004      	str	r4, [r0, #0]
 800296e:	2000      	movs	r0, #0
 8002970:	bd70      	pop	{r4, r5, r6, pc}
 8002972:	4620      	mov	r0, r4
 8002974:	4629      	mov	r1, r5
 8002976:	beab      	bkpt	0x00ab
 8002978:	4604      	mov	r4, r0
 800297a:	2c01      	cmp	r4, #1
 800297c:	4620      	mov	r0, r4
 800297e:	d0f7      	beq.n	8002970 <_isatty+0x14>
 8002980:	f7ff f83a 	bl	80019f8 <__errno>
 8002984:	2513      	movs	r5, #19
 8002986:	4604      	mov	r4, r0
 8002988:	2600      	movs	r6, #0
 800298a:	4628      	mov	r0, r5
 800298c:	4631      	mov	r1, r6
 800298e:	beab      	bkpt	0x00ab
 8002990:	4605      	mov	r5, r0
 8002992:	6025      	str	r5, [r4, #0]
 8002994:	e7eb      	b.n	800296e <_isatty+0x12>
	...

08002998 <_init>:
 8002998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800299a:	bf00      	nop
 800299c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800299e:	bc08      	pop	{r3}
 80029a0:	469e      	mov	lr, r3
 80029a2:	4770      	bx	lr

080029a4 <_fini>:
 80029a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029a6:	bf00      	nop
 80029a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029aa:	bc08      	pop	{r3}
 80029ac:	469e      	mov	lr, r3
 80029ae:	4770      	bx	lr
