// Seed: 1538524551
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wor   id_4;
  uwire id_5 = -1;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd72
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire _id_3;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2
  );
  output tri1 id_2;
  input wire id_1;
  logic [id_3  ==  -1 : id_3] id_6;
  assign id_2 = -1;
endmodule
