cscope 15 D:\Dropbox\gg\smtn\code\dc_measuring_module"               0002632792
	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_adc.h

21 #iâdeà
STM32G4xx_LL_ADC_H


22 
	#STM32G4xx_LL_ADC_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
 (
ADC1
è|| defšed (
ADC2
è|| defšed (
ADC3
è|| defšed (
ADC4
è|| defšed (
ADC5
)

56 
	#ADC_SQR1_REGOFFSET
 (0x00000000UL)

	)

57 
	#ADC_SQR2_REGOFFSET
 (0x00000100UL)

	)

58 
	#ADC_SQR3_REGOFFSET
 (0x00000200UL)

	)

59 
	#ADC_SQR4_REGOFFSET
 (0x00000300UL)

	)

61 
	#ADC_REG_SQRX_REGOFFSET_MASK
 (
ADC_SQR1_REGOFFSET
 | 
ADC_SQR2_REGOFFSET
 | 
ADC_SQR3_REGOFFSET
 | 
ADC_SQR4_REGOFFSET
)

	)

62 
	#ADC_SQRX_REGOFFSET_POS
 (8ULè

	)

63 
	#ADC_REG_RANK_ID_SQRX_MASK
 (
ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0
)

	)

67 
	#ADC_REG_RANK_1_SQRX_BITOFFSET_POS
 (
ADC_SQR1_SQ1_Pos
)

	)

68 
	#ADC_REG_RANK_2_SQRX_BITOFFSET_POS
 (
ADC_SQR1_SQ2_Pos
)

	)

69 
	#ADC_REG_RANK_3_SQRX_BITOFFSET_POS
 (
ADC_SQR1_SQ3_Pos
)

	)

70 
	#ADC_REG_RANK_4_SQRX_BITOFFSET_POS
 (
ADC_SQR1_SQ4_Pos
)

	)

71 
	#ADC_REG_RANK_5_SQRX_BITOFFSET_POS
 (
ADC_SQR2_SQ5_Pos
)

	)

72 
	#ADC_REG_RANK_6_SQRX_BITOFFSET_POS
 (
ADC_SQR2_SQ6_Pos
)

	)

73 
	#ADC_REG_RANK_7_SQRX_BITOFFSET_POS
 (
ADC_SQR2_SQ7_Pos
)

	)

74 
	#ADC_REG_RANK_8_SQRX_BITOFFSET_POS
 (
ADC_SQR2_SQ8_Pos
)

	)

75 
	#ADC_REG_RANK_9_SQRX_BITOFFSET_POS
 (
ADC_SQR2_SQ9_Pos
)

	)

76 
	#ADC_REG_RANK_10_SQRX_BITOFFSET_POS
 (
ADC_SQR3_SQ10_Pos
)

	)

77 
	#ADC_REG_RANK_11_SQRX_BITOFFSET_POS
 (
ADC_SQR3_SQ11_Pos
)

	)

78 
	#ADC_REG_RANK_12_SQRX_BITOFFSET_POS
 (
ADC_SQR3_SQ12_Pos
)

	)

79 
	#ADC_REG_RANK_13_SQRX_BITOFFSET_POS
 (
ADC_SQR3_SQ13_Pos
)

	)

80 
	#ADC_REG_RANK_14_SQRX_BITOFFSET_POS
 (
ADC_SQR3_SQ14_Pos
)

	)

81 
	#ADC_REG_RANK_15_SQRX_BITOFFSET_POS
 (
ADC_SQR4_SQ15_Pos
)

	)

82 
	#ADC_REG_RANK_16_SQRX_BITOFFSET_POS
 (
ADC_SQR4_SQ16_Pos
)

	)

93 
	#ADC_JDR1_REGOFFSET
 (0x00000000UL)

	)

94 
	#ADC_JDR2_REGOFFSET
 (0x00000100UL)

	)

95 
	#ADC_JDR3_REGOFFSET
 (0x00000200UL)

	)

96 
	#ADC_JDR4_REGOFFSET
 (0x00000300UL)

	)

98 
	#ADC_INJ_JDRX_REGOFFSET_MASK
 (
ADC_JDR1_REGOFFSET
 | 
ADC_JDR2_REGOFFSET
 | 
ADC_JDR3_REGOFFSET
 | 
ADC_JDR4_REGOFFSET
)

	)

99 
	#ADC_INJ_RANK_ID_JSQR_MASK
 (
ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0
)

	)

100 
	#ADC_JDRX_REGOFFSET_POS
 (8ULè

	)

104 
	#ADC_INJ_RANK_1_JSQR_BITOFFSET_POS
 (
ADC_JSQR_JSQ1_Pos
)

	)

105 
	#ADC_INJ_RANK_2_JSQR_BITOFFSET_POS
 (
ADC_JSQR_JSQ2_Pos
)

	)

106 
	#ADC_INJ_RANK_3_JSQR_BITOFFSET_POS
 (
ADC_JSQR_JSQ3_Pos
)

	)

107 
	#ADC_INJ_RANK_4_JSQR_BITOFFSET_POS
 (
ADC_JSQR_JSQ4_Pos
)

	)

115 
	#ADC_REG_TRIG_EXT_EDGE_DEFAULT
 (
ADC_CFGR_EXTEN_0
è

	)

120 
	#ADC_REG_TRIG_SOURCE_MASK
 (((
LL_ADC_REG_TRIG_SOFTWARE
 & 
ADC_CFGR_EXTSEL
) << (4U * 0UL)) | \

121 ((
ADC_CFGR_EXTSEL
) << (4U * 1UL)) | \

122 ((
ADC_CFGR_EXTSEL
) << (4U * 2UL)) | \

123 ((
ADC_CFGR_EXTSEL
è<< (4U * 3UL)è)

	)

128 
	#ADC_REG_TRIG_EDGE_MASK
 (((
LL_ADC_REG_TRIG_SOFTWARE
 & 
ADC_CFGR_EXTEN
) << (4U * 0UL)) | \

129 ((
ADC_REG_TRIG_EXT_EDGE_DEFAULT
) << (4U * 1UL)) | \

130 ((
ADC_REG_TRIG_EXT_EDGE_DEFAULT
) << (4U * 2UL)) | \

131 ((
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è<< (4U * 3UL)è)

	)

134 
	#ADC_REG_TRIG_EXTSEL_BITOFFSET_POS
 (
ADC_CFGR_EXTSEL_Pos
)

	)

135 
	#ADC_REG_TRIG_EXTEN_BITOFFSET_POS
 (
ADC_CFGR_EXTEN_Pos
)

	)

143 
	#ADC_INJ_TRIG_EXT_EDGE_DEFAULT
 (
ADC_JSQR_JEXTEN_0
è

	)

148 
	#ADC_INJ_TRIG_SOURCE_MASK
 (((
LL_ADC_INJ_TRIG_SOFTWARE
 & 
ADC_JSQR_JEXTSEL
) << (4U * 0UL)) | \

149 ((
ADC_JSQR_JEXTSEL
) << (4U * 1UL)) | \

150 ((
ADC_JSQR_JEXTSEL
) << (4U * 2UL)) | \

151 ((
ADC_JSQR_JEXTSEL
è<< (4U * 3UL)è)

	)

156 
	#ADC_INJ_TRIG_EDGE_MASK
 (((
LL_ADC_INJ_TRIG_SOFTWARE
 & 
ADC_JSQR_JEXTEN
) << (4U * 0UL)) | \

157 ((
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
) << (4U * 1UL)) | \

158 ((
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
) << (4U * 2UL)) | \

159 ((
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è<< (4U * 3UL)è)

	)

162 
	#ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS
 (
ADC_JSQR_JEXTSEL_Pos
)

	)

163 
	#ADC_INJ_TRIG_EXTEN_BITOFFSET_POS
 (
ADC_JSQR_JEXTEN_Pos
)

	)

178 
	#ADC_CHANNEL_ID_NUMBER_MASK
 (
ADC_CFGR_AWD1CH
)

	)

179 
	#ADC_CHANNEL_ID_BITFIELD_MASK
 (
ADC_AWD2CR_AWD2CH
)

	)

180 
	#ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
 (
ADC_CFGR_AWD1CH_Pos
)

	)

181 
	#ADC_CHANNEL_ID_MASK
 (
ADC_CHANNEL_ID_NUMBER_MASK
 | 
ADC_CHANNEL_ID_BITFIELD_MASK
 | 
ADC_CHANNEL_ID_INTERNAL_CH_MASK
)

	)

183 
	#ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0
 (
ADC_SQR2_SQ5
è

	)

186 
	#ADC_CHANNEL_ID_INTERNAL_CH
 (0x80000000ULè

	)

187 
	#ADC_CHANNEL_ID_INTERNAL_CH_2
 (0x00080000ULè

	)

188 
	#ADC_CHANNEL_ID_INTERNAL_CH_MASK
 (
ADC_CHANNEL_ID_INTERNAL_CH
 | 
ADC_CHANNEL_ID_INTERNAL_CH_2
)

	)

192 
	#ADC_SMPR1_REGOFFSET
 (0x00000000UL)

	)

193 
	#ADC_SMPR2_REGOFFSET
 (0x02000000UL)

	)

194 
	#ADC_CHANNEL_SMPRX_REGOFFSET_MASK
 (
ADC_SMPR1_REGOFFSET
 | 
ADC_SMPR2_REGOFFSET
)

	)

195 
	#ADC_SMPRX_REGOFFSET_POS
 (25ULè

	)

197 
	#ADC_CHANNEL_SMPx_BITOFFSET_MASK
 (0x01F00000UL)

	)

198 
	#ADC_CHANNEL_SMPx_BITOFFSET_POS
 (20ULè

	)

202 
	#ADC_CHANNEL_0_NUMBER
 (0x00000000UL)

	)

203 
	#ADC_CHANNEL_1_NUMBER
 ( 
ADC_CFGR_AWD1CH_0
)

	)

204 
	#ADC_CHANNEL_2_NUMBER
 ( 
ADC_CFGR_AWD1CH_1
 )

	)

205 
	#ADC_CHANNEL_3_NUMBER
 ( 
ADC_CFGR_AWD1CH_1
 | 
ADC_CFGR_AWD1CH_0
)

	)

206 
	#ADC_CHANNEL_4_NUMBER
 ( 
ADC_CFGR_AWD1CH_2
 )

	)

207 
	#ADC_CHANNEL_5_NUMBER
 ( 
ADC_CFGR_AWD1CH_2
 | 
ADC_CFGR_AWD1CH_0
)

	)

208 
	#ADC_CHANNEL_6_NUMBER
 ( 
ADC_CFGR_AWD1CH_2
 | 
ADC_CFGR_AWD1CH_1
 )

	)

209 
	#ADC_CHANNEL_7_NUMBER
 ( 
ADC_CFGR_AWD1CH_2
 | 
ADC_CFGR_AWD1CH_1
 | 
ADC_CFGR_AWD1CH_0
)

	)

210 
	#ADC_CHANNEL_8_NUMBER
 ( 
ADC_CFGR_AWD1CH_3
 )

	)

211 
	#ADC_CHANNEL_9_NUMBER
 ( 
ADC_CFGR_AWD1CH_3
 | 
ADC_CFGR_AWD1CH_0
)

	)

212 
	#ADC_CHANNEL_10_NUMBER
 ( 
ADC_CFGR_AWD1CH_3
 | 
ADC_CFGR_AWD1CH_1
 )

	)

213 
	#ADC_CHANNEL_11_NUMBER
 ( 
ADC_CFGR_AWD1CH_3
 | 
ADC_CFGR_AWD1CH_1
 | 
ADC_CFGR_AWD1CH_0
)

	)

214 
	#ADC_CHANNEL_12_NUMBER
 ( 
ADC_CFGR_AWD1CH_3
 | 
ADC_CFGR_AWD1CH_2
 )

	)

215 
	#ADC_CHANNEL_13_NUMBER
 ( 
ADC_CFGR_AWD1CH_3
 | 
ADC_CFGR_AWD1CH_2
 | 
ADC_CFGR_AWD1CH_0
)

	)

216 
	#ADC_CHANNEL_14_NUMBER
 ( 
ADC_CFGR_AWD1CH_3
 | 
ADC_CFGR_AWD1CH_2
 | 
ADC_CFGR_AWD1CH_1
 )

	)

217 
	#ADC_CHANNEL_15_NUMBER
 ( 
ADC_CFGR_AWD1CH_3
 | 
ADC_CFGR_AWD1CH_2
 | 
ADC_CFGR_AWD1CH_1
 | 
ADC_CFGR_AWD1CH_0
)

	)

218 
	#ADC_CHANNEL_16_NUMBER
 (
ADC_CFGR_AWD1CH_4
 )

	)

219 
	#ADC_CHANNEL_17_NUMBER
 (
ADC_CFGR_AWD1CH_4
 | 
ADC_CFGR_AWD1CH_0
)

	)

220 
	#ADC_CHANNEL_18_NUMBER
 (
ADC_CFGR_AWD1CH_4
 | 
ADC_CFGR_AWD1CH_1
 )

	)

224 
	#ADC_CHANNEL_0_BITFIELD
 (
ADC_AWD2CR_AWD2CH_0
)

	)

225 
	#ADC_CHANNEL_1_BITFIELD
 (
ADC_AWD2CR_AWD2CH_1
)

	)

226 
	#ADC_CHANNEL_2_BITFIELD
 (
ADC_AWD2CR_AWD2CH_2
)

	)

227 
	#ADC_CHANNEL_3_BITFIELD
 (
ADC_AWD2CR_AWD2CH_3
)

	)

228 
	#ADC_CHANNEL_4_BITFIELD
 (
ADC_AWD2CR_AWD2CH_4
)

	)

229 
	#ADC_CHANNEL_5_BITFIELD
 (
ADC_AWD2CR_AWD2CH_5
)

	)

230 
	#ADC_CHANNEL_6_BITFIELD
 (
ADC_AWD2CR_AWD2CH_6
)

	)

231 
	#ADC_CHANNEL_7_BITFIELD
 (
ADC_AWD2CR_AWD2CH_7
)

	)

232 
	#ADC_CHANNEL_8_BITFIELD
 (
ADC_AWD2CR_AWD2CH_8
)

	)

233 
	#ADC_CHANNEL_9_BITFIELD
 (
ADC_AWD2CR_AWD2CH_9
)

	)

234 
	#ADC_CHANNEL_10_BITFIELD
 (
ADC_AWD2CR_AWD2CH_10
)

	)

235 
	#ADC_CHANNEL_11_BITFIELD
 (
ADC_AWD2CR_AWD2CH_11
)

	)

236 
	#ADC_CHANNEL_12_BITFIELD
 (
ADC_AWD2CR_AWD2CH_12
)

	)

237 
	#ADC_CHANNEL_13_BITFIELD
 (
ADC_AWD2CR_AWD2CH_13
)

	)

238 
	#ADC_CHANNEL_14_BITFIELD
 (
ADC_AWD2CR_AWD2CH_14
)

	)

239 
	#ADC_CHANNEL_15_BITFIELD
 (
ADC_AWD2CR_AWD2CH_15
)

	)

240 
	#ADC_CHANNEL_16_BITFIELD
 (
ADC_AWD2CR_AWD2CH_16
)

	)

241 
	#ADC_CHANNEL_17_BITFIELD
 (
ADC_AWD2CR_AWD2CH_17
)

	)

242 
	#ADC_CHANNEL_18_BITFIELD
 (
ADC_AWD2CR_AWD2CH_18
)

	)

246 
	#ADC_CHANNEL_0_SMP
 (
ADC_SMPR1_REGOFFSET
 | (Ð0ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

247 
	#ADC_CHANNEL_1_SMP
 (
ADC_SMPR1_REGOFFSET
 | (Ð3ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

248 
	#ADC_CHANNEL_2_SMP
 (
ADC_SMPR1_REGOFFSET
 | (Ð6ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

249 
	#ADC_CHANNEL_3_SMP
 (
ADC_SMPR1_REGOFFSET
 | (Ð9ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

250 
	#ADC_CHANNEL_4_SMP
 (
ADC_SMPR1_REGOFFSET
 | ((12ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

251 
	#ADC_CHANNEL_5_SMP
 (
ADC_SMPR1_REGOFFSET
 | ((15ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

252 
	#ADC_CHANNEL_6_SMP
 (
ADC_SMPR1_REGOFFSET
 | ((18ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

253 
	#ADC_CHANNEL_7_SMP
 (
ADC_SMPR1_REGOFFSET
 | ((21ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

254 
	#ADC_CHANNEL_8_SMP
 (
ADC_SMPR1_REGOFFSET
 | ((24ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

255 
	#ADC_CHANNEL_9_SMP
 (
ADC_SMPR1_REGOFFSET
 | ((27ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

256 
	#ADC_CHANNEL_10_SMP
 (
ADC_SMPR2_REGOFFSET
 | (Ð0ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

257 
	#ADC_CHANNEL_11_SMP
 (
ADC_SMPR2_REGOFFSET
 | (Ð3ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

258 
	#ADC_CHANNEL_12_SMP
 (
ADC_SMPR2_REGOFFSET
 | (Ð6ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

259 
	#ADC_CHANNEL_13_SMP
 (
ADC_SMPR2_REGOFFSET
 | (Ð9ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

260 
	#ADC_CHANNEL_14_SMP
 (
ADC_SMPR2_REGOFFSET
 | ((12ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

261 
	#ADC_CHANNEL_15_SMP
 (
ADC_SMPR2_REGOFFSET
 | ((15ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

262 
	#ADC_CHANNEL_16_SMP
 (
ADC_SMPR2_REGOFFSET
 | ((18ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

263 
	#ADC_CHANNEL_17_SMP
 (
ADC_SMPR2_REGOFFSET
 | ((21ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

264 
	#ADC_CHANNEL_18_SMP
 (
ADC_SMPR2_REGOFFSET
 | ((24ULè<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)è

	)

273 
	#ADC_SINGLEDIFF_CALIB_START_MASK
 (
ADC_CR_ADCALDIF
)

	)

274 
	#ADC_SINGLEDIFF_CALIB_FACTOR_MASK
 (
ADC_CALFACT_CALFACT_D
 | 
ADC_CALFACT_CALFACT_S
)

	)

275 
	#ADC_SINGLEDIFF_CHANNEL_MASK
 (
ADC_CHANNEL_ID_BITFIELD_MASK
è

	)

276 
	#ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK
 (
ADC_CALFACT_CALFACT_S_4
 | 
ADC_CALFACT_CALFACT_S_3
è

	)

277 
	#ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK
 (0x00010000ULè

	)

278 
	#ADC_SINGLEDIFF_CALIB_F_BIT_D_POS
 (16ULè

	)

279 
	#ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4
 (
ADC_SINGLEDIFF_CALIB_F_BIT_D_POS
 - 4ULè

	)

291 
	#ADC_AWD_CR1_REGOFFSET
 (0x00000000UL)

	)

292 
	#ADC_AWD_CR2_REGOFFSET
 (0x00100000UL)

	)

293 
	#ADC_AWD_CR3_REGOFFSET
 (0x00200000UL)

	)

297 
	#ADC_AWD_CR12_REGOFFSETGAP_MASK
 (
ADC_AWD2CR_AWD2CH_0
)

	)

298 
	#ADC_AWD_CR12_REGOFFSETGAP_VAL
 (0x00000024UL)

	)

300 
	#ADC_AWD_CRX_REGOFFSET_MASK
 (
ADC_AWD_CR1_REGOFFSET
 | 
ADC_AWD_CR2_REGOFFSET
 | 
ADC_AWD_CR3_REGOFFSET
)

	)

302 
	#ADC_AWD_CR1_CHANNEL_MASK
 (
ADC_CFGR_AWD1CH
 | 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
)

	)

303 
	#ADC_AWD_CR23_CHANNEL_MASK
 (
ADC_AWD2CR_AWD2CH
)

	)

304 
	#ADC_AWD_CR_ALL_CHANNEL_MASK
 (
ADC_AWD_CR1_CHANNEL_MASK
 | 
ADC_AWD_CR23_CHANNEL_MASK
)

	)

306 
	#ADC_AWD_CRX_REGOFFSET_POS
 (20ULè

	)

309 
	#ADC_AWD_TR1_REGOFFSET
 (
ADC_AWD_CR1_REGOFFSET
)

	)

310 
	#ADC_AWD_TR2_REGOFFSET
 (
ADC_AWD_CR2_REGOFFSET
)

	)

311 
	#ADC_AWD_TR3_REGOFFSET
 (
ADC_AWD_CR3_REGOFFSET
)

	)

312 
	#ADC_AWD_TRX_REGOFFSET_MASK
 (
ADC_AWD_TR1_REGOFFSET
 | 
ADC_AWD_TR2_REGOFFSET
 | 
ADC_AWD_TR3_REGOFFSET
)

	)

313 
	#ADC_AWD_TRX_REGOFFSET_POS
 (
ADC_AWD_CRX_REGOFFSET_POS
è

	)

314 
	#ADC_AWD_TRX_BIT_HIGH_MASK
 (0x00010000ULè

	)

315 
	#ADC_AWD_TRX_BIT_HIGH_POS
 (16ULè

	)

316 
	#ADC_AWD_TRX_BIT_HIGH_SHIFT4
 (
ADC_AWD_TRX_BIT_HIGH_POS
 - 4ULè

	)

320 
	#ADC_OFR1_REGOFFSET
 (0x00000000UL)

	)

321 
	#ADC_OFR2_REGOFFSET
 (0x00000001UL)

	)

322 
	#ADC_OFR3_REGOFFSET
 (0x00000002UL)

	)

323 
	#ADC_OFR4_REGOFFSET
 (0x00000003UL)

	)

324 
	#ADC_OFRx_REGOFFSET_MASK
 (
ADC_OFR1_REGOFFSET
 | 
ADC_OFR2_REGOFFSET
 | 
ADC_OFR3_REGOFFSET
 | 
ADC_OFR4_REGOFFSET
)

	)

328 
	#ADC_CFGR_RES_BITOFFSET_POS
 (
ADC_CFGR_RES_Pos
)

	)

329 
	#ADC_CFGR_AWD1SGL_BITOFFSET_POS
 (
ADC_CFGR_AWD1SGL_Pos
)

	)

330 
	#ADC_CFGR_AWD1EN_BITOFFSET_POS
 (
ADC_CFGR_AWD1EN_Pos
)

	)

331 
	#ADC_CFGR_JAWD1EN_BITOFFSET_POS
 (
ADC_CFGR_JAWD1EN_Pos
)

	)

332 
	#ADC_TR1_HT1_BITOFFSET_POS
 (
ADC_TR1_HT1_Pos
)

	)

336 
	#ADC_CR_BITS_PROPERTY_RS
 (
ADC_CR_ADCAL
 | 
ADC_CR_JADSTP
 | 
ADC_CR_ADSTP
 | 
ADC_CR_JADSTART
 | 
ADC_CR_ADSTART
 | 
ADC_CR_ADDIS
 | 
ADC_CR_ADEN
è

	)

341 
	#VREFINT_CAL_ADDR
 ((
ušt16_t
*è(0x1FFF75AAUL)è

	)

342 
	#VREFINT_CAL_VREF
 (3000ULè

	)

344 
	#TEMPSENSOR_CAL1_ADDR
 ((
ušt16_t
*è(0x1FFF75A8UL)è

	)

345 
	#TEMPSENSOR_CAL2_ADDR
 ((
ušt16_t
*è(0x1FFF75CAUL)è

	)

346 
	#TEMPSENSOR_CAL1_TEMP
 (30Lè

	)

347 
	#TEMPSENSOR_CAL2_TEMP
 (110Lè

	)

348 
	#TEMPSENSOR_CAL_VREFANALOG
 (3000ULè

	)

369 
	#__ADC_PTR_REG_OFFSET
(
__REG__
, 
__REG_OFFFSET__
) \

370 ((
__IO
 
ušt32_t
 *)((ušt32_tè((ušt32_t)(&(
__REG__
)è+ ((
__REG_OFFFSET__
è<< 2UL))))

	)

378 #ià
defšed
(
USE_FULL_LL_DRIVER
)

395 
ušt32_t
 
CommÚClock
;

403 #ià
defšed
(
ADC_MULTIMODE_SUPPORT
)

404 
ušt32_t
 
MuÉimode
;

409 
ušt32_t
 
MuÉiDMAT¿nsãr
;

414 
ušt32_t
 
MuÉiTwoSam¶šgD–ay
;

420 } 
	tLL_ADC_CommÚIn™Ty³Def
;

444 
ušt32_t
 
ResÞutiÚ
;

449 
ušt32_t
 
D©aAlignm’t
;

454 
ušt32_t
 
LowPow”Mode
;

459 } 
	tLL_ADC_In™Ty³Def
;

482 
ušt32_t
 
Trigg”Sourû
;

490 
ušt32_t
 
Sequ’ûrL’gth
;

495 
ušt32_t
 
Sequ’ûrDiscÚt
;

502 
ušt32_t
 
CÚtšuousMode
;

508 
ušt32_t
 
DMAT¿nsãr
;

513 
ušt32_t
 
Ov”run
;

519 } 
	tLL_ADC_REG_In™Ty³Def
;

542 
ušt32_t
 
Trigg”Sourû
;

550 
ušt32_t
 
Sequ’ûrL’gth
;

555 
ušt32_t
 
Sequ’ûrDiscÚt
;

562 
ušt32_t
 
TrigAuto
;

568 } 
	tLL_ADC_INJ_In™Ty³Def
;

584 
	#LL_ADC_FLAG_ADRDY
 
ADC_ISR_ADRDY


	)

585 
	#LL_ADC_FLAG_EOC
 
ADC_ISR_EOC


	)

586 
	#LL_ADC_FLAG_EOS
 
ADC_ISR_EOS


	)

587 
	#LL_ADC_FLAG_OVR
 
ADC_ISR_OVR


	)

588 
	#LL_ADC_FLAG_EOSMP
 
ADC_ISR_EOSMP


	)

589 
	#LL_ADC_FLAG_JEOC
 
ADC_ISR_JEOC


	)

590 
	#LL_ADC_FLAG_JEOS
 
ADC_ISR_JEOS


	)

591 
	#LL_ADC_FLAG_JQOVF
 
ADC_ISR_JQOVF


	)

592 
	#LL_ADC_FLAG_AWD1
 
ADC_ISR_AWD1


	)

593 
	#LL_ADC_FLAG_AWD2
 
ADC_ISR_AWD2


	)

594 
	#LL_ADC_FLAG_AWD3
 
ADC_ISR_AWD3


	)

595 #ià
defšed
(
ADC_MULTIMODE_SUPPORT
)

596 
	#LL_ADC_FLAG_ADRDY_MST
 
ADC_CSR_ADRDY_MST


	)

597 
	#LL_ADC_FLAG_ADRDY_SLV
 
ADC_CSR_ADRDY_SLV


	)

598 
	#LL_ADC_FLAG_EOC_MST
 
ADC_CSR_EOC_MST


	)

599 
	#LL_ADC_FLAG_EOC_SLV
 
ADC_CSR_EOC_SLV


	)

600 
	#LL_ADC_FLAG_EOS_MST
 
ADC_CSR_EOS_MST


	)

601 
	#LL_ADC_FLAG_EOS_SLV
 
ADC_CSR_EOS_SLV


	)

602 
	#LL_ADC_FLAG_OVR_MST
 
ADC_CSR_OVR_MST


	)

603 
	#LL_ADC_FLAG_OVR_SLV
 
ADC_CSR_OVR_SLV


	)

604 
	#LL_ADC_FLAG_EOSMP_MST
 
ADC_CSR_EOSMP_MST


	)

605 
	#LL_ADC_FLAG_EOSMP_SLV
 
ADC_CSR_EOSMP_SLV


	)

606 
	#LL_ADC_FLAG_JEOC_MST
 
ADC_CSR_JEOC_MST


	)

607 
	#LL_ADC_FLAG_JEOC_SLV
 
ADC_CSR_JEOC_SLV


	)

608 
	#LL_ADC_FLAG_JEOS_MST
 
ADC_CSR_JEOS_MST


	)

609 
	#LL_ADC_FLAG_JEOS_SLV
 
ADC_CSR_JEOS_SLV


	)

610 
	#LL_ADC_FLAG_JQOVF_MST
 
ADC_CSR_JQOVF_MST


	)

611 
	#LL_ADC_FLAG_JQOVF_SLV
 
ADC_CSR_JQOVF_SLV


	)

612 
	#LL_ADC_FLAG_AWD1_MST
 
ADC_CSR_AWD1_MST


	)

613 
	#LL_ADC_FLAG_AWD1_SLV
 
ADC_CSR_AWD1_SLV


	)

614 
	#LL_ADC_FLAG_AWD2_MST
 
ADC_CSR_AWD2_MST


	)

615 
	#LL_ADC_FLAG_AWD2_SLV
 
ADC_CSR_AWD2_SLV


	)

616 
	#LL_ADC_FLAG_AWD3_MST
 
ADC_CSR_AWD3_MST


	)

617 
	#LL_ADC_FLAG_AWD3_SLV
 
ADC_CSR_AWD3_SLV


	)

627 
	#LL_ADC_IT_ADRDY
 
ADC_IER_ADRDYIE


	)

628 
	#LL_ADC_IT_EOC
 
ADC_IER_EOCIE


	)

629 
	#LL_ADC_IT_EOS
 
ADC_IER_EOSIE


	)

630 
	#LL_ADC_IT_OVR
 
ADC_IER_OVRIE


	)

631 
	#LL_ADC_IT_EOSMP
 
ADC_IER_EOSMPIE


	)

632 
	#LL_ADC_IT_JEOC
 
ADC_IER_JEOCIE


	)

633 
	#LL_ADC_IT_JEOS
 
ADC_IER_JEOSIE


	)

634 
	#LL_ADC_IT_JQOVF
 
ADC_IER_JQOVFIE


	)

635 
	#LL_ADC_IT_AWD1
 
ADC_IER_AWD1IE


	)

636 
	#LL_ADC_IT_AWD2
 
ADC_IER_AWD2IE


	)

637 
	#LL_ADC_IT_AWD3
 
ADC_IER_AWD3IE


	)

648 
	#LL_ADC_DMA_REG_REGULAR_DATA
 (0x00000000ULè

	)

649 #ià
defšed
(
ADC_MULTIMODE_SUPPORT
)

650 
	#LL_ADC_DMA_REG_REGULAR_DATA_MULTI
 (0x00000001ULè

	)

659 
	#LL_ADC_CLOCK_SYNC_PCLK_DIV1
 (
ADC_CCR_CKMODE_0
è

	)

660 
	#LL_ADC_CLOCK_SYNC_PCLK_DIV2
 (
ADC_CCR_CKMODE_1
 )

	)

661 
	#LL_ADC_CLOCK_SYNC_PCLK_DIV4
 (
ADC_CCR_CKMODE_1
 | 
ADC_CCR_CKMODE_0
è

	)

662 
	#LL_ADC_CLOCK_ASYNC_DIV1
 (0x00000000ULè

	)

663 
	#LL_ADC_CLOCK_ASYNC_DIV2
 (
ADC_CCR_PRESC_0
è

	)

664 
	#LL_ADC_CLOCK_ASYNC_DIV4
 (
ADC_CCR_PRESC_1
 )

	)

665 
	#LL_ADC_CLOCK_ASYNC_DIV6
 (
ADC_CCR_PRESC_1
 | 
ADC_CCR_PRESC_0
è

	)

666 
	#LL_ADC_CLOCK_ASYNC_DIV8
 (
ADC_CCR_PRESC_2
 )

	)

667 
	#LL_ADC_CLOCK_ASYNC_DIV10
 (
ADC_CCR_PRESC_2
 | 
ADC_CCR_PRESC_0
è

	)

668 
	#LL_ADC_CLOCK_ASYNC_DIV12
 (
ADC_CCR_PRESC_2
 | 
ADC_CCR_PRESC_1
 )

	)

669 
	#LL_ADC_CLOCK_ASYNC_DIV16
 (
ADC_CCR_PRESC_2
 | 
ADC_CCR_PRESC_1
 | 
ADC_CCR_PRESC_0
è

	)

670 
	#LL_ADC_CLOCK_ASYNC_DIV32
 (
ADC_CCR_PRESC_3
è

	)

671 
	#LL_ADC_CLOCK_ASYNC_DIV64
 (
ADC_CCR_PRESC_3
 | 
ADC_CCR_PRESC_0
è

	)

672 
	#LL_ADC_CLOCK_ASYNC_DIV128
 (
ADC_CCR_PRESC_3
 | 
ADC_CCR_PRESC_1
è

	)

673 
	#LL_ADC_CLOCK_ASYNC_DIV256
 (
ADC_CCR_PRESC_3
 | 
ADC_CCR_PRESC_1
 | 
ADC_CCR_PRESC_0
è

	)

686 
	#LL_ADC_PATH_INTERNAL_NONE
 (0x00000000ULè

	)

687 
	#LL_ADC_PATH_INTERNAL_VREFINT
 (
ADC_CCR_VREFEN
è

	)

688 
	#LL_ADC_PATH_INTERNAL_TEMPSENSOR
 (
ADC_CCR_VSENSESEL
è

	)

689 
	#LL_ADC_PATH_INTERNAL_VBAT
 (
ADC_CCR_VBATSEL
è

	)

697 
	#LL_ADC_RESOLUTION_12B
 (0x00000000ULè

	)

698 
	#LL_ADC_RESOLUTION_10B
 ( 
ADC_CFGR_RES_0
è

	)

699 
	#LL_ADC_RESOLUTION_8B
 (
ADC_CFGR_RES_1
 )

	)

700 
	#LL_ADC_RESOLUTION_6B
 (
ADC_CFGR_RES_1
 | 
ADC_CFGR_RES_0
è

	)

708 
	#LL_ADC_DATA_ALIGN_RIGHT
 (0x00000000ULè

	)

709 
	#LL_ADC_DATA_ALIGN_LEFT
 (
ADC_CFGR_ALIGN
è

	)

717 
	#LL_ADC_LP_MODE_NONE
 (0x00000000ULè

	)

718 
	#LL_ADC_LP_AUTOWAIT
 (
ADC_CFGR_AUTDLY
è

	)

726 
	#LL_ADC_OFFSET_1
 
ADC_OFR1_REGOFFSET


	)

727 
	#LL_ADC_OFFSET_2
 
ADC_OFR2_REGOFFSET


	)

728 
	#LL_ADC_OFFSET_3
 
ADC_OFR3_REGOFFSET


	)

729 
	#LL_ADC_OFFSET_4
 
ADC_OFR4_REGOFFSET


	)

737 
	#LL_ADC_OFFSET_DISABLE
 (0x00000000ULè

	)

738 
	#LL_ADC_OFFSET_ENABLE
 (
ADC_OFR1_OFFSET1_EN
è

	)

746 
	#LL_ADC_OFFSET_SIGN_NEGATIVE
 (0x00000000ULè

	)

747 
	#LL_ADC_OFFSET_SIGN_POSITIVE
 (
ADC_OFR1_OFFSETPOS
è

	)

755 
	#LL_ADC_OFFSET_SATURATION_DISABLE
 (0x00000000ULè

	)

756 
	#LL_ADC_OFFSET_SATURATION_ENABLE
 (
ADC_OFR1_SATEN
è

	)

763 
	#LL_ADC_GROUP_REGULAR
 (0x00000001ULè

	)

764 
	#LL_ADC_GROUP_INJECTED
 (0x00000002ULè

	)

765 
	#LL_ADC_GROUP_REGULAR_INJECTED
 (0x00000003ULè

	)

773 
	#LL_ADC_CHANNEL_0
 (
ADC_CHANNEL_0_NUMBER
 | 
ADC_CHANNEL_0_SMP
 | 
ADC_CHANNEL_0_BITFIELD
 )

	)

774 
	#LL_ADC_CHANNEL_1
 (
ADC_CHANNEL_1_NUMBER
 | 
ADC_CHANNEL_1_SMP
 | 
ADC_CHANNEL_1_BITFIELD
 )

	)

775 
	#LL_ADC_CHANNEL_2
 (
ADC_CHANNEL_2_NUMBER
 | 
ADC_CHANNEL_2_SMP
 | 
ADC_CHANNEL_2_BITFIELD
 )

	)

776 
	#LL_ADC_CHANNEL_3
 (
ADC_CHANNEL_3_NUMBER
 | 
ADC_CHANNEL_3_SMP
 | 
ADC_CHANNEL_3_BITFIELD
 )

	)

777 
	#LL_ADC_CHANNEL_4
 (
ADC_CHANNEL_4_NUMBER
 | 
ADC_CHANNEL_4_SMP
 | 
ADC_CHANNEL_4_BITFIELD
 )

	)

778 
	#LL_ADC_CHANNEL_5
 (
ADC_CHANNEL_5_NUMBER
 | 
ADC_CHANNEL_5_SMP
 | 
ADC_CHANNEL_5_BITFIELD
 )

	)

779 
	#LL_ADC_CHANNEL_6
 (
ADC_CHANNEL_6_NUMBER
 | 
ADC_CHANNEL_6_SMP
 | 
ADC_CHANNEL_6_BITFIELD
 )

	)

780 
	#LL_ADC_CHANNEL_7
 (
ADC_CHANNEL_7_NUMBER
 | 
ADC_CHANNEL_7_SMP
 | 
ADC_CHANNEL_7_BITFIELD
 )

	)

781 
	#LL_ADC_CHANNEL_8
 (
ADC_CHANNEL_8_NUMBER
 | 
ADC_CHANNEL_8_SMP
 | 
ADC_CHANNEL_8_BITFIELD
 )

	)

782 
	#LL_ADC_CHANNEL_9
 (
ADC_CHANNEL_9_NUMBER
 | 
ADC_CHANNEL_9_SMP
 | 
ADC_CHANNEL_9_BITFIELD
 )

	)

783 
	#LL_ADC_CHANNEL_10
 (
ADC_CHANNEL_10_NUMBER
 | 
ADC_CHANNEL_10_SMP
 | 
ADC_CHANNEL_10_BITFIELD
è

	)

784 
	#LL_ADC_CHANNEL_11
 (
ADC_CHANNEL_11_NUMBER
 | 
ADC_CHANNEL_11_SMP
 | 
ADC_CHANNEL_11_BITFIELD
è

	)

785 
	#LL_ADC_CHANNEL_12
 (
ADC_CHANNEL_12_NUMBER
 | 
ADC_CHANNEL_12_SMP
 | 
ADC_CHANNEL_12_BITFIELD
è

	)

786 
	#LL_ADC_CHANNEL_13
 (
ADC_CHANNEL_13_NUMBER
 | 
ADC_CHANNEL_13_SMP
 | 
ADC_CHANNEL_13_BITFIELD
è

	)

787 
	#LL_ADC_CHANNEL_14
 (
ADC_CHANNEL_14_NUMBER
 | 
ADC_CHANNEL_14_SMP
 | 
ADC_CHANNEL_14_BITFIELD
è

	)

788 
	#LL_ADC_CHANNEL_15
 (
ADC_CHANNEL_15_NUMBER
 | 
ADC_CHANNEL_15_SMP
 | 
ADC_CHANNEL_15_BITFIELD
è

	)

789 
	#LL_ADC_CHANNEL_16
 (
ADC_CHANNEL_16_NUMBER
 | 
ADC_CHANNEL_16_SMP
 | 
ADC_CHANNEL_16_BITFIELD
è

	)

790 
	#LL_ADC_CHANNEL_17
 (
ADC_CHANNEL_17_NUMBER
 | 
ADC_CHANNEL_17_SMP
 | 
ADC_CHANNEL_17_BITFIELD
è

	)

791 
	#LL_ADC_CHANNEL_18
 (
ADC_CHANNEL_18_NUMBER
 | 
ADC_CHANNEL_18_SMP
 | 
ADC_CHANNEL_18_BITFIELD
è

	)

792 
	#LL_ADC_CHANNEL_VREFINT
 (
LL_ADC_CHANNEL_18
 | 
ADC_CHANNEL_ID_INTERNAL_CH
è

	)

793 
	#LL_ADC_CHANNEL_TEMPSENSOR_ADC1
 (
LL_ADC_CHANNEL_16
 | 
ADC_CHANNEL_ID_INTERNAL_CH
è

	)

794 
	#LL_ADC_CHANNEL_TEMPSENSOR_ADC5
 (
LL_ADC_CHANNEL_4
 | 
ADC_CHANNEL_ID_INTERNAL_CH
è

	)

795 
	#LL_ADC_CHANNEL_VBAT
 (
LL_ADC_CHANNEL_17
 | 
ADC_CHANNEL_ID_INTERNAL_CH
è

	)

796 
	#LL_ADC_CHANNEL_VOPAMP1
 (
LL_ADC_CHANNEL_13
 | 
ADC_CHANNEL_ID_INTERNAL_CH
è

	)

797 
	#LL_ADC_CHANNEL_VOPAMP2
 (
LL_ADC_CHANNEL_16
 | 
ADC_CHANNEL_ID_INTERNAL_CH
 | 
ADC_CHANNEL_ID_INTERNAL_CH_2
è

	)

798 
	#LL_ADC_CHANNEL_VOPAMP3_ADC2
 (
LL_ADC_CHANNEL_18
 | 
ADC_CHANNEL_ID_INTERNAL_CH
 | 
ADC_CHANNEL_ID_INTERNAL_CH_2
è

	)

799 
	#LL_ADC_CHANNEL_VOPAMP3_ADC3
 (
LL_ADC_CHANNEL_13
 | 
ADC_CHANNEL_ID_INTERNAL_CH
 | 
ADC_CHANNEL_ID_INTERNAL_CH_2
è

	)

800 
	#LL_ADC_CHANNEL_VOPAMP4
 (
LL_ADC_CHANNEL_5
 | 
ADC_CHANNEL_ID_INTERNAL_CH
è

	)

801 
	#LL_ADC_CHANNEL_VOPAMP5
 (
LL_ADC_CHANNEL_3
 | 
ADC_CHANNEL_ID_INTERNAL_CH
è

	)

802 
	#LL_ADC_CHANNEL_VOPAMP6
 (
LL_ADC_CHANNEL_17
 | 
ADC_CHANNEL_ID_INTERNAL_CH
 | 
ADC_CHANNEL_ID_INTERNAL_CH_2
è

	)

810 
	#LL_ADC_REG_TRIG_SOFTWARE
 (0x00000000ULè

	)

812 
	#LL_ADC_REG_TRIG_EXT_TIM1_TRGO
 (
ADC_CFGR_EXTSEL_3
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

814 
	#LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
 (
ADC_CFGR_EXTSEL_3
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

816 
	#LL_ADC_REG_TRIG_EXT_TIM1_CH1
 (
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

819 
	#LL_ADC_REG_TRIG_EXT_TIM1_CH2
 (
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

822 
	#LL_ADC_REG_TRIG_EXT_TIM1_CH3
 (
ADC_CFGR_EXTSEL_1
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

824 
	#LL_ADC_REG_TRIG_EXT_TIM2_TRGO
 (
ADC_CFGR_EXTSEL_3
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

826 
	#LL_ADC_REG_TRIG_EXT_TIM2_CH1
 (
ADC_CFGR_EXTSEL_3
 | 
ADC_CFGR_EXTSEL_2
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

829 
	#LL_ADC_REG_TRIG_EXT_TIM2_CH2
 (
ADC_CFGR_EXTSEL_1
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

832 
	#LL_ADC_REG_TRIG_EXT_TIM2_CH3
 (
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

835 
	#LL_ADC_REG_TRIG_EXT_TIM3_TRGO
 (
ADC_CFGR_EXTSEL_2
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

837 
	#LL_ADC_REG_TRIG_EXT_TIM3_CH1
 (
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

840 
	#LL_ADC_REG_TRIG_EXT_TIM3_CH4
 (
ADC_CFGR_EXTSEL_3
 | 
ADC_CFGR_EXTSEL_2
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

843 
	#LL_ADC_REG_TRIG_EXT_TIM4_TRGO
 (
ADC_CFGR_EXTSEL_3
 | 
ADC_CFGR_EXTSEL_2
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

845 
	#LL_ADC_REG_TRIG_EXT_TIM4_CH1
 (
ADC_CFGR_EXTSEL_2
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

848 
	#LL_ADC_REG_TRIG_EXT_TIM4_CH4
 (
ADC_CFGR_EXTSEL_2
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

851 
	#LL_ADC_REG_TRIG_EXT_TIM6_TRGO
 (
ADC_CFGR_EXTSEL_3
 | 
ADC_CFGR_EXTSEL_2
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

853 
	#LL_ADC_REG_TRIG_EXT_TIM7_TRGO
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_3
 | 
ADC_CFGR_EXTSEL_2
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

855 
	#LL_ADC_REG_TRIG_EXT_TIM8_TRGO
 (
ADC_CFGR_EXTSEL_2
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

857 
	#LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
 (
ADC_CFGR_EXTSEL_3
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

859 
	#LL_ADC_REG_TRIG_EXT_TIM8_CH1
 (
ADC_CFGR_EXTSEL_1
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

862 
	#LL_ADC_REG_TRIG_EXT_TIM15_TRGO
 (
ADC_CFGR_EXTSEL_3
 | 
ADC_CFGR_EXTSEL_2
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

864 
	#LL_ADC_REG_TRIG_EXT_TIM20_TRGO
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

867 
	#LL_ADC_REG_TRIG_EXT_TIM20_TRGO2
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

870 
	#LL_ADC_REG_TRIG_EXT_TIM20_CH1
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

873 
	#LL_ADC_REG_TRIG_EXT_TIM20_CH2
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

876 
	#LL_ADC_REG_TRIG_EXT_TIM20_CH3
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_2
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

879 
	#LL_ADC_REG_TRIG_EXT_HRTIM_TRG1
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_2
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

882 
	#LL_ADC_REG_TRIG_EXT_HRTIM_TRG2
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

885 
	#LL_ADC_REG_TRIG_EXT_HRTIM_TRG3
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_2
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

888 
	#LL_ADC_REG_TRIG_EXT_HRTIM_TRG4
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_2
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

891 
	#LL_ADC_REG_TRIG_EXT_HRTIM_TRG5
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_2
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

894 
	#LL_ADC_REG_TRIG_EXT_HRTIM_TRG6
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_3
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

897 
	#LL_ADC_REG_TRIG_EXT_HRTIM_TRG7
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_3
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

900 
	#LL_ADC_REG_TRIG_EXT_HRTIM_TRG8
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_3
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

903 
	#LL_ADC_REG_TRIG_EXT_HRTIM_TRG9
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_3
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

906 
	#LL_ADC_REG_TRIG_EXT_HRTIM_TRG10
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_3
 | 
ADC_CFGR_EXTSEL_2
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

909 
	#LL_ADC_REG_TRIG_EXT_EXTI_LINE11
 (
ADC_CFGR_EXTSEL_2
 | 
ADC_CFGR_EXTSEL_1
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

912 
	#LL_ADC_REG_TRIG_EXT_EXTI_LINE2
 (
ADC_CFGR_EXTSEL_2
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

915 
	#LL_ADC_REG_TRIG_EXT_LPTIM_OUT
 (
ADC_CFGR_EXTSEL_4
 | 
ADC_CFGR_EXTSEL_3
 | 
ADC_CFGR_EXTSEL_2
 | 
ADC_CFGR_EXTSEL_0
 | 
ADC_REG_TRIG_EXT_EDGE_DEFAULT
è

	)

924 
	#LL_ADC_REG_TRIG_EXT_RISING
 ( 
ADC_CFGR_EXTEN_0
è

	)

925 
	#LL_ADC_REG_TRIG_EXT_FALLING
 (
ADC_CFGR_EXTEN_1
 )

	)

926 
	#LL_ADC_REG_TRIG_EXT_RISINGFALLING
 (
ADC_CFGR_EXTEN_1
 | 
ADC_CFGR_EXTEN_0
è

	)

934 
	#LL_ADC_REG_SAMPLING_MODE_NORMAL
 (0x00000000ULè

	)

935 
	#LL_ADC_REG_SAMPLING_MODE_BULB
 (
ADC_CFGR2_BULB
è

	)

937 
	#LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED
 (
ADC_CFGR2_SMPTRIG
è

	)

947 
	#LL_ADC_REG_CONV_SINGLE
 (0x00000000ULè

	)

948 
	#LL_ADC_REG_CONV_CONTINUOUS
 (
ADC_CFGR_CONT
è

	)

956 
	#LL_ADC_REG_DMA_TRANSFER_NONE
 (0x00000000ULè

	)

957 
	#LL_ADC_REG_DMA_TRANSFER_LIMITED
 ( 
ADC_CFGR_DMAEN
è

	)

958 
	#LL_ADC_REG_DMA_TRANSFER_UNLIMITED
 (
ADC_CFGR_DMACFG
 | 
ADC_CFGR_DMAEN
è

	)

963 #ià
defšed
(
ADC_SMPR1_SMPPLUS
)

967 
	#LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
 (0x00000000ULè

	)

968 
	#LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
 (
ADC_SMPR1_SMPPLUS
è

	)

977 
	#LL_ADC_REG_OVR_DATA_PRESERVED
 (0x00000000ULè

	)

978 
	#LL_ADC_REG_OVR_DATA_OVERWRITTEN
 (
ADC_CFGR_OVRMOD
è

	)

986 
	#LL_ADC_REG_SEQ_SCAN_DISABLE
 (0x00000000ULè

	)

987 
	#LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
 ( 
ADC_SQR1_L_0
è

	)

988 
	#LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
 ( 
ADC_SQR1_L_1
 )

	)

989 
	#LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
 ( 
ADC_SQR1_L_1
 | 
ADC_SQR1_L_0
è

	)

990 
	#LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
 ( 
ADC_SQR1_L_2
 )

	)

991 
	#LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
 ( 
ADC_SQR1_L_2
 | 
ADC_SQR1_L_0
è

	)

992 
	#LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
 ( 
ADC_SQR1_L_2
 | 
ADC_SQR1_L_1
 )

	)

993 
	#LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
 ( 
ADC_SQR1_L_2
 | 
ADC_SQR1_L_1
 | 
ADC_SQR1_L_0
è

	)

994 
	#LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
 (
ADC_SQR1_L_3
 )

	)

995 
	#LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
 (
ADC_SQR1_L_3
 | 
ADC_SQR1_L_0
è

	)

996 
	#LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
 (
ADC_SQR1_L_3
 | 
ADC_SQR1_L_1
 )

	)

997 
	#LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
 (
ADC_SQR1_L_3
 | 
ADC_SQR1_L_1
 | 
ADC_SQR1_L_0
è

	)

998 
	#LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
 (
ADC_SQR1_L_3
 | 
ADC_SQR1_L_2
 )

	)

999 
	#LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
 (
ADC_SQR1_L_3
 | 
ADC_SQR1_L_2
 | 
ADC_SQR1_L_0
è

	)

1000 
	#LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
 (
ADC_SQR1_L_3
 | 
ADC_SQR1_L_2
 | 
ADC_SQR1_L_1
 )

	)

1001 
	#LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
 (
ADC_SQR1_L_3
 | 
ADC_SQR1_L_2
 | 
ADC_SQR1_L_1
 | 
ADC_SQR1_L_0
è

	)

1009 
	#LL_ADC_REG_SEQ_DISCONT_DISABLE
 (0x00000000ULè

	)

1010 
	#LL_ADC_REG_SEQ_DISCONT_1RANK
 ( 
ADC_CFGR_DISCEN
è

	)

1011 
	#LL_ADC_REG_SEQ_DISCONT_2RANKS
 ( 
ADC_CFGR_DISCNUM_0
 | 
ADC_CFGR_DISCEN
è

	)

1012 
	#LL_ADC_REG_SEQ_DISCONT_3RANKS
 ( 
ADC_CFGR_DISCNUM_1
 | 
ADC_CFGR_DISCEN
è

	)

1013 
	#LL_ADC_REG_SEQ_DISCONT_4RANKS
 ( 
ADC_CFGR_DISCNUM_1
 | 
ADC_CFGR_DISCNUM_0
 | 
ADC_CFGR_DISCEN
è

	)

1014 
	#LL_ADC_REG_SEQ_DISCONT_5RANKS
 (
ADC_CFGR_DISCNUM_2
 | 
ADC_CFGR_DISCEN
è

	)

1015 
	#LL_ADC_REG_SEQ_DISCONT_6RANKS
 (
ADC_CFGR_DISCNUM_2
 | 
ADC_CFGR_DISCNUM_0
 | 
ADC_CFGR_DISCEN
è

	)

1016 
	#LL_ADC_REG_SEQ_DISCONT_7RANKS
 (
ADC_CFGR_DISCNUM_2
 | 
ADC_CFGR_DISCNUM_1
 | 
ADC_CFGR_DISCEN
è

	)

1017 
	#LL_ADC_REG_SEQ_DISCONT_8RANKS
 (
ADC_CFGR_DISCNUM_2
 | 
ADC_CFGR_DISCNUM_1
 | 
ADC_CFGR_DISCNUM_0
 | 
ADC_CFGR_DISCEN
è

	)

1025 
	#LL_ADC_REG_RANK_1
 (
ADC_SQR1_REGOFFSET
 | 
ADC_REG_RANK_1_SQRX_BITOFFSET_POS
è

	)

1026 
	#LL_ADC_REG_RANK_2
 (
ADC_SQR1_REGOFFSET
 | 
ADC_REG_RANK_2_SQRX_BITOFFSET_POS
è

	)

1027 
	#LL_ADC_REG_RANK_3
 (
ADC_SQR1_REGOFFSET
 | 
ADC_REG_RANK_3_SQRX_BITOFFSET_POS
è

	)

1028 
	#LL_ADC_REG_RANK_4
 (
ADC_SQR1_REGOFFSET
 | 
ADC_REG_RANK_4_SQRX_BITOFFSET_POS
è

	)

1029 
	#LL_ADC_REG_RANK_5
 (
ADC_SQR2_REGOFFSET
 | 
ADC_REG_RANK_5_SQRX_BITOFFSET_POS
è

	)

1030 
	#LL_ADC_REG_RANK_6
 (
ADC_SQR2_REGOFFSET
 | 
ADC_REG_RANK_6_SQRX_BITOFFSET_POS
è

	)

1031 
	#LL_ADC_REG_RANK_7
 (
ADC_SQR2_REGOFFSET
 | 
ADC_REG_RANK_7_SQRX_BITOFFSET_POS
è

	)

1032 
	#LL_ADC_REG_RANK_8
 (
ADC_SQR2_REGOFFSET
 | 
ADC_REG_RANK_8_SQRX_BITOFFSET_POS
è

	)

1033 
	#LL_ADC_REG_RANK_9
 (
ADC_SQR2_REGOFFSET
 | 
ADC_REG_RANK_9_SQRX_BITOFFSET_POS
è

	)

1034 
	#LL_ADC_REG_RANK_10
 (
ADC_SQR3_REGOFFSET
 | 
ADC_REG_RANK_10_SQRX_BITOFFSET_POS
è

	)

1035 
	#LL_ADC_REG_RANK_11
 (
ADC_SQR3_REGOFFSET
 | 
ADC_REG_RANK_11_SQRX_BITOFFSET_POS
è

	)

1036 
	#LL_ADC_REG_RANK_12
 (
ADC_SQR3_REGOFFSET
 | 
ADC_REG_RANK_12_SQRX_BITOFFSET_POS
è

	)

1037 
	#LL_ADC_REG_RANK_13
 (
ADC_SQR3_REGOFFSET
 | 
ADC_REG_RANK_13_SQRX_BITOFFSET_POS
è

	)

1038 
	#LL_ADC_REG_RANK_14
 (
ADC_SQR3_REGOFFSET
 | 
ADC_REG_RANK_14_SQRX_BITOFFSET_POS
è

	)

1039 
	#LL_ADC_REG_RANK_15
 (
ADC_SQR4_REGOFFSET
 | 
ADC_REG_RANK_15_SQRX_BITOFFSET_POS
è

	)

1040 
	#LL_ADC_REG_RANK_16
 (
ADC_SQR4_REGOFFSET
 | 
ADC_REG_RANK_16_SQRX_BITOFFSET_POS
è

	)

1048 
	#LL_ADC_INJ_TRIG_SOFTWARE
 (0x00000000ULè

	)

1050 
	#LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
 (
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1052 
	#LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
 (
ADC_JSQR_JEXTSEL_3
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1054 
	#LL_ADC_INJ_TRIG_EXT_TIM1_CH3
 (
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1057 
	#LL_ADC_INJ_TRIG_EXT_TIM1_CH4
 (
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1059 
	#LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
 (
ADC_JSQR_JEXTSEL_1
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1061 
	#LL_ADC_INJ_TRIG_EXT_TIM2_CH1
 (
ADC_JSQR_JEXTSEL_1
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1064 
	#LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
 (
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_2
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1066 
	#LL_ADC_INJ_TRIG_EXT_TIM3_CH1
 (
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_2
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1069 
	#LL_ADC_INJ_TRIG_EXT_TIM3_CH3
 (
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1072 
	#LL_ADC_INJ_TRIG_EXT_TIM3_CH4
 (
ADC_JSQR_JEXTSEL_2
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1075 
	#LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
 (
ADC_JSQR_JEXTSEL_2
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1077 
	#LL_ADC_INJ_TRIG_EXT_TIM4_CH3
 (
ADC_JSQR_JEXTSEL_2
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1080 
	#LL_ADC_INJ_TRIG_EXT_TIM4_CH4
 (
ADC_JSQR_JEXTSEL_2
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1083 
	#LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
 (
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_2
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1085 
	#LL_ADC_INJ_TRIG_EXT_TIM7_TRGO
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_2
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1087 
	#LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
 (
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1089 
	#LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
 (
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1091 
	#LL_ADC_INJ_TRIG_EXT_TIM8_CH2
 (
ADC_JSQR_JEXTSEL_1
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1094 
	#LL_ADC_INJ_TRIG_EXT_TIM8_CH4
 (
ADC_JSQR_JEXTSEL_2
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1096 
	#LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
 (
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_2
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1098 
	#LL_ADC_INJ_TRIG_EXT_TIM16_CH1
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1101 
	#LL_ADC_INJ_TRIG_EXT_TIM20_TRGO
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1104 
	#LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1107 
	#LL_ADC_INJ_TRIG_EXT_TIM20_CH2
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1110 
	#LL_ADC_INJ_TRIG_EXT_TIM20_CH4
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1113 
	#LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1116 
	#LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1119 
	#LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_2
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1122 
	#LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_2
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1125 
	#LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_2
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1128 
	#LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_2
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1131 
	#LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_2
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1134 
	#LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_3
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1137 
	#LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1140 
	#LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1143 
	#LL_ADC_INJ_TRIG_EXT_EXTI_LINE3
 (
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_2
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1146 
	#LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
 (
ADC_JSQR_JEXTSEL_2
 | 
ADC_JSQR_JEXTSEL_1
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1149 
	#LL_ADC_INJ_TRIG_EXT_LPTIM_OUT
 (
ADC_JSQR_JEXTSEL_4
 | 
ADC_JSQR_JEXTSEL_3
 | 
ADC_JSQR_JEXTSEL_2
 | 
ADC_JSQR_JEXTSEL_0
 | 
ADC_INJ_TRIG_EXT_EDGE_DEFAULT
è

	)

1158 
	#LL_ADC_INJ_TRIG_EXT_RISING
 ( 
ADC_JSQR_JEXTEN_0
è

	)

1159 
	#LL_ADC_INJ_TRIG_EXT_FALLING
 (
ADC_JSQR_JEXTEN_1
 )

	)

1160 
	#LL_ADC_INJ_TRIG_EXT_RISINGFALLING
 (
ADC_JSQR_JEXTEN_1
 | 
ADC_JSQR_JEXTEN_0
è

	)

1168 
	#LL_ADC_INJ_TRIG_INDEPENDENT
 (0x00000000ULè

	)

1169 
	#LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
 (
ADC_CFGR_JAUTO
è

	)

1177 
	#LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
 (0x00000000ULè

	)

1178 
	#LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
 (
ADC_CFGR_JQM
è

	)

1179 
	#LL_ADC_INJ_QUEUE_DISABLE
 (
ADC_CFGR_JQDIS
è

	)

1187 
	#LL_ADC_INJ_SEQ_SCAN_DISABLE
 (0x00000000ULè

	)

1188 
	#LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
 ( 
ADC_JSQR_JL_0
è

	)

1189 
	#LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
 (
ADC_JSQR_JL_1
 )

	)

1190 
	#LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
 (
ADC_JSQR_JL_1
 | 
ADC_JSQR_JL_0
è

	)

1198 
	#LL_ADC_INJ_SEQ_DISCONT_DISABLE
 (0x00000000ULè

	)

1199 
	#LL_ADC_INJ_SEQ_DISCONT_1RANK
 (
ADC_CFGR_JDISCEN
è

	)

1207 
	#LL_ADC_INJ_RANK_1
 (
ADC_JDR1_REGOFFSET
 | 
ADC_INJ_RANK_1_JSQR_BITOFFSET_POS
è

	)

1208 
	#LL_ADC_INJ_RANK_2
 (
ADC_JDR2_REGOFFSET
 | 
ADC_INJ_RANK_2_JSQR_BITOFFSET_POS
è

	)

1209 
	#LL_ADC_INJ_RANK_3
 (
ADC_JDR3_REGOFFSET
 | 
ADC_INJ_RANK_3_JSQR_BITOFFSET_POS
è

	)

1210 
	#LL_ADC_INJ_RANK_4
 (
ADC_JDR4_REGOFFSET
 | 
ADC_INJ_RANK_4_JSQR_BITOFFSET_POS
è

	)

1218 
	#LL_ADC_SAMPLINGTIME_2CYCLES_5
 (0x00000000ULè

	)

1219 
	#LL_ADC_SAMPLINGTIME_6CYCLES_5
 ( 
ADC_SMPR2_SMP10_0
è

	)

1220 
	#LL_ADC_SAMPLINGTIME_12CYCLES_5
 ( 
ADC_SMPR2_SMP10_1
 )

	)

1221 
	#LL_ADC_SAMPLINGTIME_24CYCLES_5
 ( 
ADC_SMPR2_SMP10_1
 | 
ADC_SMPR2_SMP10_0
è

	)

1222 
	#LL_ADC_SAMPLINGTIME_47CYCLES_5
 (
ADC_SMPR2_SMP10_2
 )

	)

1223 
	#LL_ADC_SAMPLINGTIME_92CYCLES_5
 (
ADC_SMPR2_SMP10_2
 | 
ADC_SMPR2_SMP10_0
è

	)

1224 
	#LL_ADC_SAMPLINGTIME_247CYCLES_5
 (
ADC_SMPR2_SMP10_2
 | 
ADC_SMPR2_SMP10_1
 )

	)

1225 
	#LL_ADC_SAMPLINGTIME_640CYCLES_5
 (
ADC_SMPR2_SMP10_2
 | 
ADC_SMPR2_SMP10_1
 | 
ADC_SMPR2_SMP10_0
è

	)

1233 
	#LL_ADC_SINGLE_ENDED
 ( 
ADC_CALFACT_CALFACT_S
è

	)

1234 
	#LL_ADC_DIFFERENTIAL_ENDED
 (
ADC_CR_ADCALDIF
 | 
ADC_CALFACT_CALFACT_D
è

	)

1235 
	#LL_ADC_BOTH_SINGLE_DIFF_ENDED
 (
LL_ADC_SINGLE_ENDED
 | 
LL_ADC_DIFFERENTIAL_ENDED
è

	)

1243 
	#LL_ADC_AWD1
 (
ADC_AWD_CR1_CHANNEL_MASK
 | 
ADC_AWD_CR1_REGOFFSET
è

	)

1244 
	#LL_ADC_AWD2
 (
ADC_AWD_CR23_CHANNEL_MASK
 | 
ADC_AWD_CR2_REGOFFSET
è

	)

1245 
	#LL_ADC_AWD3
 (
ADC_AWD_CR23_CHANNEL_MASK
 | 
ADC_AWD_CR3_REGOFFSET
è

	)

1253 
	#LL_ADC_AWD_DISABLE
 (0x00000000ULè

	)

1254 
	#LL_ADC_AWD_ALL_CHANNELS_REG
 (
ADC_AWD_CR23_CHANNEL_MASK
 | 
ADC_CFGR_AWD1EN
 )

	)

1255 
	#LL_ADC_AWD_ALL_CHANNELS_INJ
 (
ADC_AWD_CR23_CHANNEL_MASK
 | 
ADC_CFGR_JAWD1EN
 )

	)

1256 
	#LL_ADC_AWD_ALL_CHANNELS_REG_INJ
 (
ADC_AWD_CR23_CHANNEL_MASK
 | 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 )

	)

1257 
	#LL_ADC_AWD_CHANNEL_0_REG
 ((
LL_ADC_CHANNEL_0
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1258 
	#LL_ADC_AWD_CHANNEL_0_INJ
 ((
LL_ADC_CHANNEL_0
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1259 
	#LL_ADC_AWD_CHANNEL_0_REG_INJ
 ((
LL_ADC_CHANNEL_0
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1260 
	#LL_ADC_AWD_CHANNEL_1_REG
 ((
LL_ADC_CHANNEL_1
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1261 
	#LL_ADC_AWD_CHANNEL_1_INJ
 ((
LL_ADC_CHANNEL_1
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1262 
	#LL_ADC_AWD_CHANNEL_1_REG_INJ
 ((
LL_ADC_CHANNEL_1
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1263 
	#LL_ADC_AWD_CHANNEL_2_REG
 ((
LL_ADC_CHANNEL_2
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1264 
	#LL_ADC_AWD_CHANNEL_2_INJ
 ((
LL_ADC_CHANNEL_2
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1265 
	#LL_ADC_AWD_CHANNEL_2_REG_INJ
 ((
LL_ADC_CHANNEL_2
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1266 
	#LL_ADC_AWD_CHANNEL_3_REG
 ((
LL_ADC_CHANNEL_3
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1267 
	#LL_ADC_AWD_CHANNEL_3_INJ
 ((
LL_ADC_CHANNEL_3
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1268 
	#LL_ADC_AWD_CHANNEL_3_REG_INJ
 ((
LL_ADC_CHANNEL_3
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1269 
	#LL_ADC_AWD_CHANNEL_4_REG
 ((
LL_ADC_CHANNEL_4
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1270 
	#LL_ADC_AWD_CHANNEL_4_INJ
 ((
LL_ADC_CHANNEL_4
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1271 
	#LL_ADC_AWD_CHANNEL_4_REG_INJ
 ((
LL_ADC_CHANNEL_4
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1272 
	#LL_ADC_AWD_CHANNEL_5_REG
 ((
LL_ADC_CHANNEL_5
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1273 
	#LL_ADC_AWD_CHANNEL_5_INJ
 ((
LL_ADC_CHANNEL_5
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1274 
	#LL_ADC_AWD_CHANNEL_5_REG_INJ
 ((
LL_ADC_CHANNEL_5
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1275 
	#LL_ADC_AWD_CHANNEL_6_REG
 ((
LL_ADC_CHANNEL_6
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1276 
	#LL_ADC_AWD_CHANNEL_6_INJ
 ((
LL_ADC_CHANNEL_6
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1277 
	#LL_ADC_AWD_CHANNEL_6_REG_INJ
 ((
LL_ADC_CHANNEL_6
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1278 
	#LL_ADC_AWD_CHANNEL_7_REG
 ((
LL_ADC_CHANNEL_7
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1279 
	#LL_ADC_AWD_CHANNEL_7_INJ
 ((
LL_ADC_CHANNEL_7
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1280 
	#LL_ADC_AWD_CHANNEL_7_REG_INJ
 ((
LL_ADC_CHANNEL_7
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1281 
	#LL_ADC_AWD_CHANNEL_8_REG
 ((
LL_ADC_CHANNEL_8
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1282 
	#LL_ADC_AWD_CHANNEL_8_INJ
 ((
LL_ADC_CHANNEL_8
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1283 
	#LL_ADC_AWD_CHANNEL_8_REG_INJ
 ((
LL_ADC_CHANNEL_8
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1284 
	#LL_ADC_AWD_CHANNEL_9_REG
 ((
LL_ADC_CHANNEL_9
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1285 
	#LL_ADC_AWD_CHANNEL_9_INJ
 ((
LL_ADC_CHANNEL_9
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1286 
	#LL_ADC_AWD_CHANNEL_9_REG_INJ
 ((
LL_ADC_CHANNEL_9
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1287 
	#LL_ADC_AWD_CHANNEL_10_REG
 ((
LL_ADC_CHANNEL_10
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1288 
	#LL_ADC_AWD_CHANNEL_10_INJ
 ((
LL_ADC_CHANNEL_10
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1289 
	#LL_ADC_AWD_CHANNEL_10_REG_INJ
 ((
LL_ADC_CHANNEL_10
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1290 
	#LL_ADC_AWD_CHANNEL_11_REG
 ((
LL_ADC_CHANNEL_11
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1291 
	#LL_ADC_AWD_CHANNEL_11_INJ
 ((
LL_ADC_CHANNEL_11
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1292 
	#LL_ADC_AWD_CHANNEL_11_REG_INJ
 ((
LL_ADC_CHANNEL_11
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1293 
	#LL_ADC_AWD_CHANNEL_12_REG
 ((
LL_ADC_CHANNEL_12
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1294 
	#LL_ADC_AWD_CHANNEL_12_INJ
 ((
LL_ADC_CHANNEL_12
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1295 
	#LL_ADC_AWD_CHANNEL_12_REG_INJ
 ((
LL_ADC_CHANNEL_12
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1296 
	#LL_ADC_AWD_CHANNEL_13_REG
 ((
LL_ADC_CHANNEL_13
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1297 
	#LL_ADC_AWD_CHANNEL_13_INJ
 ((
LL_ADC_CHANNEL_13
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1298 
	#LL_ADC_AWD_CHANNEL_13_REG_INJ
 ((
LL_ADC_CHANNEL_13
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1299 
	#LL_ADC_AWD_CHANNEL_14_REG
 ((
LL_ADC_CHANNEL_14
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1300 
	#LL_ADC_AWD_CHANNEL_14_INJ
 ((
LL_ADC_CHANNEL_14
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1301 
	#LL_ADC_AWD_CHANNEL_14_REG_INJ
 ((
LL_ADC_CHANNEL_14
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1302 
	#LL_ADC_AWD_CHANNEL_15_REG
 ((
LL_ADC_CHANNEL_15
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1303 
	#LL_ADC_AWD_CHANNEL_15_INJ
 ((
LL_ADC_CHANNEL_15
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1304 
	#LL_ADC_AWD_CHANNEL_15_REG_INJ
 ((
LL_ADC_CHANNEL_15
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1305 
	#LL_ADC_AWD_CHANNEL_16_REG
 ((
LL_ADC_CHANNEL_16
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1306 
	#LL_ADC_AWD_CHANNEL_16_INJ
 ((
LL_ADC_CHANNEL_16
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1307 
	#LL_ADC_AWD_CHANNEL_16_REG_INJ
 ((
LL_ADC_CHANNEL_16
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1308 
	#LL_ADC_AWD_CHANNEL_17_REG
 ((
LL_ADC_CHANNEL_17
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1309 
	#LL_ADC_AWD_CHANNEL_17_INJ
 ((
LL_ADC_CHANNEL_17
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1310 
	#LL_ADC_AWD_CHANNEL_17_REG_INJ
 ((
LL_ADC_CHANNEL_17
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1311 
	#LL_ADC_AWD_CHANNEL_18_REG
 ((
LL_ADC_CHANNEL_18
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1312 
	#LL_ADC_AWD_CHANNEL_18_INJ
 ((
LL_ADC_CHANNEL_18
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1313 
	#LL_ADC_AWD_CHANNEL_18_REG_INJ
 ((
LL_ADC_CHANNEL_18
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1314 
	#LL_ADC_AWD_CH_VREFINT_REG
 ((
LL_ADC_CHANNEL_VREFINT
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1315 
	#LL_ADC_AWD_CH_VREFINT_INJ
 ((
LL_ADC_CHANNEL_VREFINT
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1316 
	#LL_ADC_AWD_CH_VREFINT_REG_INJ
 ((
LL_ADC_CHANNEL_VREFINT
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1317 
	#LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG
 ((
LL_ADC_CHANNEL_TEMPSENSOR_ADC1
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1318 
	#LL_ADC_AWD_CH_TEMPSENSOR_ADC1_INJ
 ((
LL_ADC_CHANNEL_TEMPSENSOR_ADC1
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1319 
	#LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG_INJ
 ((
LL_ADC_CHANNEL_TEMPSENSOR_ADC1
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1320 
	#LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG
 ((
LL_ADC_CHANNEL_TEMPSENSOR_ADC5
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1321 
	#LL_ADC_AWD_CH_TEMPSENSOR_ADC5_INJ
 ((
LL_ADC_CHANNEL_TEMPSENSOR_ADC5
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1322 
	#LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG_INJ
 ((
LL_ADC_CHANNEL_TEMPSENSOR_ADC5
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1323 
	#LL_ADC_AWD_CH_VBAT_REG
 ((
LL_ADC_CHANNEL_VBAT
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1324 
	#LL_ADC_AWD_CH_VBAT_INJ
 ((
LL_ADC_CHANNEL_VBAT
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1325 
	#LL_ADC_AWD_CH_VBAT_REG_INJ
 ((
LL_ADC_CHANNEL_VBAT
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1326 
	#LL_ADC_AWD_CH_VOPAMP1_REG
 ((
LL_ADC_CHANNEL_VOPAMP1
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1327 
	#LL_ADC_AWD_CH_VOPAMP1_INJ
 ((
LL_ADC_CHANNEL_VOPAMP1
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1328 
	#LL_ADC_AWD_CH_VOPAMP1_REG_INJ
 ((
LL_ADC_CHANNEL_VOPAMP1
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1329 
	#LL_ADC_AWD_CH_VOPAMP2_REG
 ((
LL_ADC_CHANNEL_VOPAMP2
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1330 
	#LL_ADC_AWD_CH_VOPAMP2_INJ
 ((
LL_ADC_CHANNEL_VOPAMP2
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1331 
	#LL_ADC_AWD_CH_VOPAMP2_REG_INJ
 ((
LL_ADC_CHANNEL_VOPAMP2
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1332 
	#LL_ADC_AWD_CH_VOPAMP3_ADC2_REG
 ((
LL_ADC_CHANNEL_VOPAMP3_ADC2
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1333 
	#LL_ADC_AWD_CH_VOPAMP3_ADC2_INJ
 ((
LL_ADC_CHANNEL_VOPAMP3_ADC2
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1334 
	#LL_ADC_AWD_CH_VOPAMP3_ADC2_REG_INJ
 ((
LL_ADC_CHANNEL_VOPAMP3_ADC2
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1335 
	#LL_ADC_AWD_CH_VOPAMP3_ADC3_REG
 ((
LL_ADC_CHANNEL_VOPAMP3_ADC3
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1336 
	#LL_ADC_AWD_CH_VOPAMP3_ADC3_INJ
 ((
LL_ADC_CHANNEL_VOPAMP3_ADC3
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1337 
	#LL_ADC_AWD_CH_VOPAMP3_ADC3_REG_INJ
 ((
LL_ADC_CHANNEL_VOPAMP3_ADC3
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1338 
	#LL_ADC_AWD_CH_VOPAMP4_REG
 ((
LL_ADC_CHANNEL_VOPAMP4
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1339 
	#LL_ADC_AWD_CH_VOPAMP4_INJ
 ((
LL_ADC_CHANNEL_VOPAMP4
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1340 
	#LL_ADC_AWD_CH_VOPAMP4_REG_INJ
 ((
LL_ADC_CHANNEL_VOPAMP4
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1341 
	#LL_ADC_AWD_CH_VOPAMP5_REG
 ((
LL_ADC_CHANNEL_VOPAMP5
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1342 
	#LL_ADC_AWD_CH_VOPAMP5_INJ
 ((
LL_ADC_CHANNEL_VOPAMP5
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1343 
	#LL_ADC_AWD_CH_VOPAMP5_REG_INJ
 ((
LL_ADC_CHANNEL_VOPAMP5
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1344 
	#LL_ADC_AWD_CH_VOPAMP6_REG
 ((
LL_ADC_CHANNEL_VOPAMP6
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1345 
	#LL_ADC_AWD_CH_VOPAMP6_INJ
 ((
LL_ADC_CHANNEL_VOPAMP6
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1346 
	#LL_ADC_AWD_CH_VOPAMP6_REG_INJ
 ((
LL_ADC_CHANNEL_VOPAMP6
 & 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
è

	)

1354 
	#LL_ADC_AWD_THRESHOLD_HIGH
 (
ADC_TR1_HT1
 )

	)

1355 
	#LL_ADC_AWD_THRESHOLD_LOW
 ( 
ADC_TR1_LT1
è

	)

1356 
	#LL_ADC_AWD_THRESHOLDS_HIGH_LOW
 (
ADC_TR1_HT1
 | 
ADC_TR1_LT1
è

	)

1364 
	#LL_ADC_AWD_FILTERING_NONE
 (0x00000000ULè

	)

1365 
	#LL_ADC_AWD_FILTERING_2SAMPLES
 ( 
ADC_TR1_AWDFILT_0
è

	)

1366 
	#LL_ADC_AWD_FILTERING_3SAMPLES
 ( 
ADC_TR1_AWDFILT_1
 )

	)

1367 
	#LL_ADC_AWD_FILTERING_4SAMPLES
 ( 
ADC_TR1_AWDFILT_1
 | 
ADC_TR1_AWDFILT_0
è

	)

1368 
	#LL_ADC_AWD_FILTERING_5SAMPLES
 (
ADC_TR1_AWDFILT_2
 )

	)

1369 
	#LL_ADC_AWD_FILTERING_6SAMPLES
 (
ADC_TR1_AWDFILT_2
 | 
ADC_TR1_AWDFILT_0
è

	)

1370 
	#LL_ADC_AWD_FILTERING_7SAMPLES
 (
ADC_TR1_AWDFILT_2
 | 
ADC_TR1_AWDFILT_1
 )

	)

1371 
	#LL_ADC_AWD_FILTERING_8SAMPLES
 (
ADC_TR1_AWDFILT_2
 | 
ADC_TR1_AWDFILT_1
 | 
ADC_TR1_AWDFILT_0
è

	)

1379 
	#LL_ADC_OVS_DISABLE
 (0x00000000ULè

	)

1380 
	#LL_ADC_OVS_GRP_REGULAR_CONTINUED
 ( 
ADC_CFGR2_ROVSE
è

	)

1381 
	#LL_ADC_OVS_GRP_REGULAR_RESUMED
 (
ADC_CFGR2_ROVSM
 | 
ADC_CFGR2_ROVSE
è

	)

1382 
	#LL_ADC_OVS_GRP_INJECTED
 ( 
ADC_CFGR2_JOVSE
 )

	)

1383 
	#LL_ADC_OVS_GRP_INJ_REG_RESUMED
 ( 
ADC_CFGR2_JOVSE
 | 
ADC_CFGR2_ROVSE
è

	)

1391 
	#LL_ADC_OVS_REG_CONT
 (0x00000000ULè

	)

1392 
	#LL_ADC_OVS_REG_DISCONT
 (
ADC_CFGR2_TROVS
è

	)

1400 
	#LL_ADC_OVS_RATIO_2
 (0x00000000ULè

	)

1401 
	#LL_ADC_OVS_RATIO_4
 ( 
ADC_CFGR2_OVSR_0
è

	)

1402 
	#LL_ADC_OVS_RATIO_8
 ( 
ADC_CFGR2_OVSR_1
 )

	)

1403 
	#LL_ADC_OVS_RATIO_16
 ( 
ADC_CFGR2_OVSR_1
 | 
ADC_CFGR2_OVSR_0
è

	)

1404 
	#LL_ADC_OVS_RATIO_32
 (
ADC_CFGR2_OVSR_2
 )

	)

1405 
	#LL_ADC_OVS_RATIO_64
 (
ADC_CFGR2_OVSR_2
 | 
ADC_CFGR2_OVSR_0
è

	)

1406 
	#LL_ADC_OVS_RATIO_128
 (
ADC_CFGR2_OVSR_2
 | 
ADC_CFGR2_OVSR_1
 )

	)

1407 
	#LL_ADC_OVS_RATIO_256
 (
ADC_CFGR2_OVSR_2
 | 
ADC_CFGR2_OVSR_1
 | 
ADC_CFGR2_OVSR_0
è

	)

1415 
	#LL_ADC_OVS_SHIFT_NONE
 (0x00000000ULè

	)

1416 
	#LL_ADC_OVS_SHIFT_RIGHT_1
 ( 
ADC_CFGR2_OVSS_0
è

	)

1417 
	#LL_ADC_OVS_SHIFT_RIGHT_2
 ( 
ADC_CFGR2_OVSS_1
 )

	)

1418 
	#LL_ADC_OVS_SHIFT_RIGHT_3
 ( 
ADC_CFGR2_OVSS_1
 | 
ADC_CFGR2_OVSS_0
è

	)

1419 
	#LL_ADC_OVS_SHIFT_RIGHT_4
 ( 
ADC_CFGR2_OVSS_2
 )

	)

1420 
	#LL_ADC_OVS_SHIFT_RIGHT_5
 ( 
ADC_CFGR2_OVSS_2
 | 
ADC_CFGR2_OVSS_0
è

	)

1421 
	#LL_ADC_OVS_SHIFT_RIGHT_6
 ( 
ADC_CFGR2_OVSS_2
 | 
ADC_CFGR2_OVSS_1
 )

	)

1422 
	#LL_ADC_OVS_SHIFT_RIGHT_7
 ( 
ADC_CFGR2_OVSS_2
 | 
ADC_CFGR2_OVSS_1
 | 
ADC_CFGR2_OVSS_0
è

	)

1423 
	#LL_ADC_OVS_SHIFT_RIGHT_8
 (
ADC_CFGR2_OVSS_3
 )

	)

1428 #ià
defšed
(
ADC_MULTIMODE_SUPPORT
)

1432 
	#LL_ADC_MULTI_INDEPENDENT
 (0x00000000ULè

	)

1433 
	#LL_ADC_MULTI_DUAL_REG_SIMULT
 ( 
ADC_CCR_DUAL_2
 | 
ADC_CCR_DUAL_1
 )

	)

1434 
	#LL_ADC_MULTI_DUAL_REG_INTERL
 ( 
ADC_CCR_DUAL_2
 | 
ADC_CCR_DUAL_1
 | 
ADC_CCR_DUAL_0
è

	)

1435 
	#LL_ADC_MULTI_DUAL_INJ_SIMULT
 ( 
ADC_CCR_DUAL_2
 | 
ADC_CCR_DUAL_0
è

	)

1436 
	#LL_ADC_MULTI_DUAL_INJ_ALTERN
 (
ADC_CCR_DUAL_3
 | 
ADC_CCR_DUAL_0
è

	)

1437 
	#LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
 ( 
ADC_CCR_DUAL_0
è

	)

1438 
	#LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
 ( 
ADC_CCR_DUAL_1
 )

	)

1439 
	#LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
 ( 
ADC_CCR_DUAL_1
 | 
ADC_CCR_DUAL_0
è

	)

1447 
	#LL_ADC_MULTI_REG_DMA_EACH_ADC
 (0x00000000ULè

	)

1448 
	#LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
 ( 
ADC_CCR_MDMA_1
 )

	)

1449 
	#LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
 ( 
ADC_CCR_MDMA_1
 | 
ADC_CCR_MDMA_0
è

	)

1450 
	#LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
 (
ADC_CCR_DMACFG
 | 
ADC_CCR_MDMA_1
 )

	)

1451 
	#LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
 (
ADC_CCR_DMACFG
 | 
ADC_CCR_MDMA_1
 | 
ADC_CCR_MDMA_0
è

	)

1459 
	#LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
 (0x00000000ULè

	)

1460 
	#LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
 ( 
ADC_CCR_DELAY_0
è

	)

1461 
	#LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
 ( 
ADC_CCR_DELAY_1
 )

	)

1462 
	#LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
 ( 
ADC_CCR_DELAY_1
 | 
ADC_CCR_DELAY_0
è

	)

1463 
	#LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
 ( 
ADC_CCR_DELAY_2
 )

	)

1464 
	#LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES
 ( 
ADC_CCR_DELAY_2
 | 
ADC_CCR_DELAY_0
è

	)

1465 
	#LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES
 ( 
ADC_CCR_DELAY_2
 | 
ADC_CCR_DELAY_1
 )

	)

1466 
	#LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES
 ( 
ADC_CCR_DELAY_2
 | 
ADC_CCR_DELAY_1
 | 
ADC_CCR_DELAY_0
è

	)

1467 
	#LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES
 (
ADC_CCR_DELAY_3
 )

	)

1468 
	#LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES
 (
ADC_CCR_DELAY_3
 | 
ADC_CCR_DELAY_0
è

	)

1469 
	#LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES
 (
ADC_CCR_DELAY_3
 | 
ADC_CCR_DELAY_1
 )

	)

1470 
	#LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES
 (
ADC_CCR_DELAY_3
 | 
ADC_CCR_DELAY_1
 | 
ADC_CCR_DELAY_0
è

	)

1478 
	#LL_ADC_MULTI_MASTER
 ( 
ADC_CDR_RDATA_MST
è

	)

1479 
	#LL_ADC_MULTI_SLAVE
 (
ADC_CDR_RDATA_SLV
 )

	)

1480 
	#LL_ADC_MULTI_MASTER_SLAVE
 (
ADC_CDR_RDATA_SLV
 | 
ADC_CDR_RDATA_MST
è

	)

1518 
	#LL_ADC_DELAY_INTERNAL_REGUL_STAB_US
 ( 10ULè

	)

1524 
	#LL_ADC_DELAY_VREFINT_STAB_US
 ( 12ULè

	)

1530 
	#LL_ADC_DELAY_TEMPSENSOR_STAB_US
 (120ULè

	)

1539 
	#LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES
 ( 4ULè

	)

1566 
	#LL_ADC_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

1574 
	#LL_ADC_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

1636 
	#__LL_ADC_CHANNEL_TO_DECIMAL_NB
(
__CHANNEL__
) \

1637 ((((
__CHANNEL__
è& 
ADC_CHANNEL_ID_BITFIELD_MASK
) == 0UL) \

1639 ((
__CHANNEL__
è& 
ADC_CHANNEL_ID_NUMBER_MASK
è>> 
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
 \

1643 (
ušt32_t
)
	`POSITION_VAL
((
__CHANNEL__
)) \

1645 )

	)

1700 
	#__LL_ADC_DECIMAL_NB_TO_CHANNEL
(
__DECIMAL_NB__
) \

1701 (((
__DECIMAL_NB__
) <= 9UL) \

1703 ((
__DECIMAL_NB__
è<< 
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
) | \

1704 (
ADC_AWD2CR_AWD2CH_0
 << (
__DECIMAL_NB__
)) | \

1705 (
ADC_SMPR1_REGOFFSET
 | (((3UL * (
__DECIMAL_NB__
))è<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)) \

1709 ((
__DECIMAL_NB__
è<< 
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
) | \

1710 (
ADC_AWD2CR_AWD2CH_0
 << (
__DECIMAL_NB__
)) | \

1711 (
ADC_SMPR2_REGOFFSET
 | (((3UL * ((
__DECIMAL_NB__
è- 10UL))è<< 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)) \

1713 )

	)

1777 
	#__LL_ADC_IS_CHANNEL_INTERNAL
(
__CHANNEL__
) \

1778 (((
__CHANNEL__
è& 
ADC_CHANNEL_ID_INTERNAL_CH_MASK
è!ð0UL)

	)

1856 
	#__LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL
(
__CHANNEL__
) \

1857 ((
__CHANNEL__
è& ~
ADC_CHANNEL_ID_INTERNAL_CH_MASK
)

	)

1897 #ià
defšed
(
STM32G474xx
è|| defšed(
STM32G484xx
è|| defšed(
STM32G473xx
è|| defšed(
STM32G483xx
)

1898 
	#__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE
(
__ADC_INSTANCE__
, 
__CHANNEL__
) \

1899 ((((
__ADC_INSTANCE__
è=ð
ADC1
) \

1901 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VOPAMP1
) || \

1902 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_TEMPSENSOR_ADC1
) || \

1903 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VBAT
) || \

1904 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VREFINT
) \

1908 (((
__ADC_INSTANCE__
è=ð
ADC2
) \

1910 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VOPAMP2
) || \

1911 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VOPAMP3_ADC2
) \

1915 (((
__ADC_INSTANCE__
è=ð
ADC3
) \

1917 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VOPAMP3_ADC3
) || \

1918 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VBAT
) || \

1919 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VREFINT
) \

1923 (((
__ADC_INSTANCE__
è=ð
ADC4
) \

1925 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VOPAMP6
) || \

1926 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VREFINT
) \

1930 (((
__ADC_INSTANCE__
è=ð
ADC5
) \

1932 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VOPAMP5
) || \

1933 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_TEMPSENSOR_ADC5
) || \

1934 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VOPAMP4
) || \

1935 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VBAT
) || \

1936 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VREFINT
) \

1939 )

	)

1940 #–ià
defšed
(
STM32G471xx
)

1941 
	#__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE
(
__ADC_INSTANCE__
, 
__CHANNEL__
) \

1942 ((((
__ADC_INSTANCE__
è=ð
ADC1
) \

1944 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VOPAMP1
) || \

1945 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_TEMPSENSOR_ADC1
) || \

1946 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VBAT
) || \

1947 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VREFINT
) \

1951 (((
__ADC_INSTANCE__
è=ð
ADC2
) \

1953 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VOPAMP2
) || \

1954 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VOPAMP3_ADC2
) \

1958 (((
__ADC_INSTANCE__
è=ð
ADC3
) \

1960 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VOPAMP3_ADC3
) || \

1961 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VBAT
) || \

1962 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VREFINT
) \

1965 )

	)

1966 #–ià
defšed
(
STM32GBK1CB
è|| defšed(
STM32G431xx
è|| defšed(
STM32G441xx
)

1967 
	#__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE
(
__ADC_INSTANCE__
, 
__CHANNEL__
) \

1968 ((((
__ADC_INSTANCE__
è=ð
ADC1
) \

1970 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VOPAMP1
) || \

1971 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_TEMPSENSOR_ADC1
) || \

1972 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VBAT
) || \

1973 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VREFINT
) \

1977 (((
__ADC_INSTANCE__
è=ð
ADC2
) \

1979 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VOPAMP2
) || \

1980 ((
__CHANNEL__
è=ð
LL_ADC_CHANNEL_VOPAMP3_ADC2
) \

1983 )

	)

2150 
	#__LL_ADC_ANALOGWD_CHANNEL_GROUP
(
__CHANNEL__
, 
__GROUP__
) \

2151 (((
__GROUP__
è=ð
LL_ADC_GROUP_REGULAR
) \

2152 ? (((
__CHANNEL__
è& 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
) \

2154 ((
__GROUP__
è=ð
LL_ADC_GROUP_INJECTED
) \

2155 ? (((
__CHANNEL__
è& 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1SGL
) \

2157 (((
__CHANNEL__
è& 
ADC_CHANNEL_ID_MASK
è| 
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
) \

2158 )

	)

2180 
	#__LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION
(
__ADC_RESOLUTION__
, 
__AWD_THRESHOLD__
) \

2181 ((
__AWD_THRESHOLD__
è<< ((
__ADC_RESOLUTION__
è>> (
ADC_CFGR_RES_BITOFFSET_POS
 - 1U )))

	)

2202 
	#__LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION
(
__ADC_RESOLUTION__
, 
__AWD_THRESHOLD_12_BITS__
) \

2203 ((
__AWD_THRESHOLD_12_BITS__
è>> ((
__ADC_RESOLUTION__
è>> (
ADC_CFGR_RES_BITOFFSET_POS
 - 1U )))

	)

2217 
	#__LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW
(
__AWD_THRESHOLD_TYPE__
, 
__AWD_THRESHOLDS__
) \

2218 (((
__AWD_THRESHOLDS__
è>> (((
__AWD_THRESHOLD_TYPE__
è& 
ADC_AWD_TRX_BIT_HIGH_MASK
è>> 
ADC_AWD_TRX_BIT_HIGH_SHIFT4
)è& 
LL_ADC_AWD_THRESHOLD_LOW
)

	)

2233 
	#__LL_ADC_CALIB_FACTOR_SINGLE_DIFF
(
__CALIB_FACTOR_SINGLE_ENDED__
, 
__CALIB_FACTOR_DIFFERENTIAL__
) \

2234 (((
__CALIB_FACTOR_DIFFERENTIAL__
è<< 
ADC_CALFACT_CALFACT_D_Pos
è| (
__CALIB_FACTOR_SINGLE_ENDED__
))

	)

2236 #ià
defšed
(
ADC_MULTIMODE_SUPPORT
)

2250 
	#__LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE
(
__ADC_MULTI_MASTER_SLAVE__
, 
__ADC_MULTI_CONV_DATA__
) \

2251 (((
__ADC_MULTI_CONV_DATA__
è>> ((
ADC_CDR_RDATA_SLV_Pos
è& ~(
__ADC_MULTI_MASTER_SLAVE__
))è& 
ADC_CDR_RDATA_MST
)

	)

2254 #ià
defšed
(
ADC_MULTIMODE_SUPPORT
)

2267 #ià
defšed
(
ADC5
)

2268 
	#__LL_ADC_MULTI_INSTANCE_MASTER
(
__ADCx__
) \

2269 ÐÐ((
__ADCx__
è=ð
ADC2
) \

2271 (
ADC1
) \

2273 ÐÐ((
__ADCx__
è=ð
ADC4
) \

2275 (
ADC3
) \

2277 (
__ADCx__
) \

2279 )

	)

2281 
	#__LL_ADC_MULTI_INSTANCE_MASTER
(
__ADCx__
) \

2282 ÐÐ((
__ADCx__
è=ð
ADC2
) \

2284 (
ADC1
) \

2286 (
__ADCx__
) \

2287 )

	)

2301 #ià
defšed
(
ADC345_COMMON
)

2302 
	#__LL_ADC_COMMON_INSTANCE
(
__ADCx__
) \

2303 ((((
__ADCx__
è=ð
ADC1
è|| ((__ADCx__è=ð
ADC2
)) \

2305 (
ADC12_COMMON
) \

2309 (
ADC345_COMMON
) \

2311 )

	)

2313 
	#__LL_ADC_COMMON_INSTANCE
(
__ADCx__
è(
ADC12_COMMON
)

	)

2332 #ià
defšed
(
ADC345_COMMON
)

2333 #ià
defšed
(
ADC4
è&& defšed(
ADC5
)

2334 
	#__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE
(
__ADCXY_COMMON__
) \

2335 (((
__ADCXY_COMMON__
è=ð
ADC12_COMMON
) \

2337 (
	`LL_ADC_IsEÇbËd
(
ADC1
) | \

2338 
	`LL_ADC_IsEÇbËd
(
ADC2
) ) \

2342 (
	`LL_ADC_IsEÇbËd
(
ADC3
) | \

2343 
	`LL_ADC_IsEÇbËd
(
ADC4
) | \

2344 
	`LL_ADC_IsEÇbËd
(
ADC5
) ) \

2346 )

	)

2348 
	#__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE
(
__ADCXY_COMMON__
) \

2349 (((
__ADCXY_COMMON__
è=ð
ADC12_COMMON
) \

2351 (
	`LL_ADC_IsEÇbËd
(
ADC1
) | \

2352 
	`LL_ADC_IsEÇbËd
(
ADC2
) ) \

2355 (
	`LL_ADC_IsEÇbËd
(
ADC3
)) \

2356 )

	)

2359 
	#__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE
(
__ADCXY_COMMON__
) \

2360 (
	`LL_ADC_IsEÇbËd
(
ADC1
è| LL_ADC_IsEÇbËd(
ADC2
))

	)

2376 
	#__LL_ADC_DIGITAL_SCALE
(
__ADC_RESOLUTION__
) \

2377 (0xFFFUL >> ((
__ADC_RESOLUTION__
è>> (
ADC_CFGR_RES_BITOFFSET_POS
 - 1UL)))

	)

2397 
	#__LL_ADC_CONVERT_DATA_RESOLUTION
(
__DATA__
,\

2398 
__ADC_RESOLUTION_CURRENT__
,\

2399 
__ADC_RESOLUTION_TARGET__
) \

2400 (((
__DATA__
) \

2401 << ((
__ADC_RESOLUTION_CURRENT__
è>> (
ADC_CFGR_RES_BITOFFSET_POS
 - 1UL))) \

2402 >> ((
__ADC_RESOLUTION_TARGET__
è>> (
ADC_CFGR_RES_BITOFFSET_POS
 - 1UL)) \

2403 )

	)

2421 
	#__LL_ADC_CALC_DATA_TO_VOLTAGE
(
__VREFANALOG_VOLTAGE__
,\

2422 
__ADC_DATA__
,\

2423 
__ADC_RESOLUTION__
) \

2424 ((
__ADC_DATA__
è* (
__VREFANALOG_VOLTAGE__
) \

2425 / 
	`__LL_ADC_DIGITAL_SCALE
(
__ADC_RESOLUTION__
) \

2426 )

	)

2453 
	#__LL_ADC_CALC_VREFANALOG_VOLTAGE
(
__VREFINT_ADC_DATA__
,\

2454 
__ADC_RESOLUTION__
) \

2455 (((
ušt32_t
)(*
VREFINT_CAL_ADDR
è* 
VREFINT_CAL_VREF
) \

2456 / 
	`__LL_ADC_CONVERT_DATA_RESOLUTION
((
__VREFINT_ADC_DATA__
), \

2457 (
__ADC_RESOLUTION__
), \

2458 
LL_ADC_RESOLUTION_12B
))

	)

2505 
	#__LL_ADC_CALC_TEMPERATURE
(
__VREFANALOG_VOLTAGE__
,\

2506 
__TEMPSENSOR_ADC_DATA__
,\

2507 
__ADC_RESOLUTION__
) \

2508 (((Ð((
št32_t
)((
	`__LL_ADC_CONVERT_DATA_RESOLUTION
((
__TEMPSENSOR_ADC_DATA__
), \

2509 (
__ADC_RESOLUTION__
), \

2510 
LL_ADC_RESOLUTION_12B
) \

2511 * (
__VREFANALOG_VOLTAGE__
)) \

2512 / 
TEMPSENSOR_CAL_VREFANALOG
) \

2513 - (
št32_t
è*
TEMPSENSOR_CAL1_ADDR
) \

2514 è* (
št32_t
)(
TEMPSENSOR_CAL2_TEMP
 - 
TEMPSENSOR_CAL1_TEMP
) \

2515 è/ (
št32_t
)((št32_t)*
TEMPSENSOR_CAL2_ADDR
 - (št32_t)*
TEMPSENSOR_CAL1_ADDR
) \

2516 è+ 
TEMPSENSOR_CAL1_TEMP
 \

2517 )

	)

2563 
	#__LL_ADC_CALC_TEMPERATURE_TYP_PARAMS
(
__TEMPSENSOR_TYP_AVGSLOPE__
,\

2564 
__TEMPSENSOR_TYP_CALX_V__
,\

2565 
__TEMPSENSOR_CALX_TEMP__
,\

2566 
__VREFANALOG_VOLTAGE__
,\

2567 
__TEMPSENSOR_ADC_DATA__
,\

2568 
__ADC_RESOLUTION__
) \

2570 (
št32_t
)((((
__TEMPSENSOR_ADC_DATA__
è* (
__VREFANALOG_VOLTAGE__
)) \

2571 / 
	`__LL_ADC_DIGITAL_SCALE
(
__ADC_RESOLUTION__
)) \

2574 (
št32_t
)(((
__TEMPSENSOR_TYP_CALX_V__
)) \

2577 è/ (
št32_t
)(
__TEMPSENSOR_TYP_AVGSLOPE__
) \

2578 è+ (
št32_t
)(
__TEMPSENSOR_CALX_TEMP__
) \

2579 )

	)

2632 #ià
defšed
(
ADC_MULTIMODE_SUPPORT
)

2633 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_DMA_G‘RegAddr
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
Regi¡”
)

2635 
ušt32_t
 
d©a_»g_addr
;

2637 ià(
Regi¡”
 =ð
LL_ADC_DMA_REG_REGULAR_DATA
)

2640 
d©a_»g_addr
 = (
ušt32_t
è&(
ADCx
->
DR
);

2645 
d©a_»g_addr
 = (
ušt32_t
è&((
__LL_ADC_COMMON_INSTANCE
(
ADCx
))->
CDR
);

2648  
d©a_»g_addr
;

2651 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_DMA_G‘RegAddr
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
Regi¡”
)

2654 ()(
Regi¡”
);

2657  (
ušt32_t
è&(
ADCx
->
DR
);

2703 
__STATIC_INLINE
 
LL_ADC_S‘CommÚClock
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
, 
ušt32_t
 
CommÚClock
)

2705 
MODIFY_REG
(
ADCxy_COMMON
->
CCR
, 
ADC_CCR_CKMODE
 | 
ADC_CCR_PRESC
, 
CommÚClock
);

2731 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘CommÚClock
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

2733  (
ušt32_t
)(
READ_BIT
(
ADCxy_COMMON
->
CCR
, 
ADC_CCR_CKMODE
 | 
ADC_CCR_PRESC
));

2765 
__STATIC_INLINE
 
LL_ADC_S‘CommÚP©hIÁ”ÇlCh
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
, 
ušt32_t
 
P©hIÁ”Çl
)

2767 
MODIFY_REG
(
ADCxy_COMMON
->
CCR
, 
ADC_CCR_VREFEN
 | 
ADC_CCR_VSENSESEL
 | 
ADC_CCR_VBATSEL
, 
P©hIÁ”Çl
);

2787 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘CommÚP©hIÁ”ÇlCh
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

2789  (
ušt32_t
)(
READ_BIT
(
ADCxy_COMMON
->
CCR
, 
ADC_CCR_VREFEN
 | 
ADC_CCR_VSENSESEL
 | 
ADC_CCR_VBATSEL
));

2831 
__STATIC_INLINE
 
LL_ADC_S‘C®ib¿tiÚFaùÜ
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
SšgËDiff
, ušt32_ˆ
C®ib¿tiÚFaùÜ
)

2833 
MODIFY_REG
(
ADCx
->
CALFACT
,

2834 
SšgËDiff
 & 
ADC_SINGLEDIFF_CALIB_FACTOR_MASK
,

2835 
C®ib¿tiÚFaùÜ
 << (((
SšgËDiff
 & 
ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK
è>> 
ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4
è& ~(SšgËDifà& 
ADC_CALFACT_CALFACT_S
)));

2854 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘C®ib¿tiÚFaùÜ
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
SšgËDiff
)

2860  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CALFACT
, (
SšgËDiff
 & 
ADC_SINGLEDIFF_CALIB_FACTOR_MASK
)è>> ((SšgËDifà& 
ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK
è>> 
ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4
));

2880 
__STATIC_INLINE
 
LL_ADC_S‘ResÞutiÚ
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
ResÞutiÚ
)

2882 
MODIFY_REG
(
ADCx
->
CFGR
, 
ADC_CFGR_RES
, 
ResÞutiÚ
);

2897 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘ResÞutiÚ
(
ADC_Ty³Def
 *
ADCx
)

2899  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR
, 
ADC_CFGR_RES
));

2917 
__STATIC_INLINE
 
LL_ADC_S‘D©aAlignm’t
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
D©aAlignm’t
)

2919 
MODIFY_REG
(
ADCx
->
CFGR
, 
ADC_CFGR_ALIGN
, 
D©aAlignm’t
);

2932 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘D©aAlignm’t
(
ADC_Ty³Def
 *
ADCx
)

2934  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR
, 
ADC_CFGR_ALIGN
));

2985 
__STATIC_INLINE
 
LL_ADC_S‘LowPow”Mode
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
LowPow”Mode
)

2987 
MODIFY_REG
(
ADCx
->
CFGR
, 
ADC_CFGR_AUTDLY
, 
LowPow”Mode
);

3033 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘LowPow”Mode
(
ADC_Ty³Def
 *
ADCx
)

3035  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR
, 
ADC_CFGR_AUTDLY
));

3122 
__STATIC_INLINE
 
LL_ADC_S‘Off£t
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Off£ty
, ušt32_ˆ
ChªÃl
, ušt32_ˆ
Off£tLev–
)

3124 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
OFR1
, 
Off£ty
);

3126 
MODIFY_REG
(*
´eg
,

3127 
ADC_OFR1_OFFSET1_EN
 | 
ADC_OFR1_OFFSET1_CH
 | 
ADC_OFR1_OFFSET1
,

3128 
ADC_OFR1_OFFSET1_EN
 | (
ChªÃl
 & 
ADC_CHANNEL_ID_NUMBER_MASK
è| 
Off£tLev–
);

3205 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘Off£tChªÃl
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
Off£ty
)

3207 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
OFR1
, 
Off£ty
);

3209  (
ušt32_t
è
READ_BIT
(*
´eg
, 
ADC_OFR1_OFFSET1_CH
);

3231 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘Off£tLev–
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
Off£ty
)

3233 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
OFR1
, 
Off£ty
);

3235  (
ušt32_t
è
READ_BIT
(*
´eg
, 
ADC_OFR1_OFFSET1
);

3264 
__STATIC_INLINE
 
LL_ADC_S‘Off£tS‹
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Off£ty
, ušt32_ˆ
Off£tS‹
)

3266 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
OFR1
, 
Off£ty
);

3268 
MODIFY_REG
(*
´eg
,

3269 
ADC_OFR1_OFFSET1_EN
,

3270 
Off£tS‹
);

3290 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘Off£tS‹
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
Off£ty
)

3292 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
OFR1
, 
Off£ty
);

3294  (
ušt32_t
è
READ_BIT
(*
´eg
, 
ADC_OFR1_OFFSET1_EN
);

3319 
__STATIC_INLINE
 
LL_ADC_S‘Off£tSign
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Off£ty
, ušt32_ˆ
Off£tSign
)

3321 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
OFR1
, 
Off£ty
);

3323 
MODIFY_REG
(*
´eg
,

3324 
ADC_OFR1_OFFSETPOS
,

3325 
Off£tSign
);

3345 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘Off£tSign
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
Off£ty
)

3347 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
OFR1
, 
Off£ty
);

3349  (
ušt32_t
è
READ_BIT
(*
´eg
, 
ADC_OFR1_OFFSETPOS
);

3374 
__STATIC_INLINE
 
LL_ADC_S‘Off£tS©u¿tiÚ
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Off£ty
, ušt32_ˆ
Off£tS©u¿tiÚ
)

3376 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
OFR1
, 
Off£ty
);

3378 
MODIFY_REG
(*
´eg
,

3379 
ADC_OFR1_SATEN
,

3380 
Off£tS©u¿tiÚ
);

3400 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘Off£tS©u¿tiÚ
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
Off£ty
)

3402 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
OFR1
, 
Off£ty
);

3404  (
ušt32_t
è
READ_BIT
(*
´eg
, 
ADC_OFR1_SATEN
);

3427 
__STATIC_INLINE
 
LL_ADC_S‘GašCom³n§tiÚ
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
GašCom³n§tiÚ
)

3429 
MODIFY_REG
(
ADCx
->
GCOMP
, 
ADC_GCOMP_GCOMPCOEFF
, 
GašCom³n§tiÚ
);

3430 
MODIFY_REG
(
ADCx
->
CFGR2
, 
ADC_CFGR2_GCOMP
, ((
GašCom³n§tiÚ
 =ð0ULè? 0UL : 1ULè<< 
ADC_CFGR2_GCOMP_Pos
);

3442 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘GašCom³n§tiÚ
(
ADC_Ty³Def
 *
ADCx
)

3444  ((
READ_BIT
(
ADCx
->
CFGR2
, 
ADC_CFGR2_GCOMP
è=ðADC_CFGR2_GCOMPè? READ_BIT(ADCx->
GCOMP
, 
ADC_GCOMP_GCOMPCOEFF
) : 0UL);

3447 #ià
defšed
(
ADC_SMPR1_SMPPLUS
)

3462 
__STATIC_INLINE
 
LL_ADC_S‘Sam¶šgTimeCommÚCÚfig
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Sam¶šgTimeCommÚCÚfig
)

3464 
MODIFY_REG
(
ADCx
->
SMPR1
, 
ADC_SMPR1_SMPPLUS
, 
Sam¶šgTimeCommÚCÚfig
);

3476 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘Sam¶šgTimeCommÚCÚfig
(
ADC_Ty³Def
 *
ADCx
)

3478  (
ušt32_t
)(
READ_BIT
(
ADCx
->
SMPR1
, 
ADC_SMPR1_SMPPLUS
));

3556 
__STATIC_INLINE
 
LL_ADC_REG_S‘Trigg”Sourû
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Trigg”Sourû
)

3558 
MODIFY_REG
(
ADCx
->
CFGR
, 
ADC_CFGR_EXTEN
 | 
ADC_CFGR_EXTSEL
, 
Trigg”Sourû
);

3622 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_REG_G‘Trigg”Sourû
(
ADC_Ty³Def
 *
ADCx
)

3624 
__IO
 
ušt32_t
 
Trigg”Sourû
 = 
READ_BIT
(
ADCx
->
CFGR
, 
ADC_CFGR_EXTSEL
 | 
ADC_CFGR_EXTEN
);

3628 
ušt32_t
 
ShiáEx‹n
 = ((
Trigg”Sourû
 & 
ADC_CFGR_EXTEN
è>> (
ADC_REG_TRIG_EXTEN_BITOFFSET_POS
 - 2UL));

3632  ((
Trigg”Sourû


3633 & (
ADC_REG_TRIG_SOURCE_MASK
 >> 
ShiáEx‹n
è& 
ADC_CFGR_EXTSEL
)

3634 | ((
ADC_REG_TRIG_EDGE_MASK
 >> 
ShiáEx‹n
è& 
ADC_CFGR_EXTEN
)

3649 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_REG_IsTrigg”SourûSWS¹
(
ADC_Ty³Def
 *
ADCx
)

3651  ((
READ_BIT
(
ADCx
->
CFGR
, 
ADC_CFGR_EXTEN
è=ð(
LL_ADC_REG_TRIG_SOFTWARE
 & ADC_CFGR_EXTEN)) ? 1UL : 0UL);

3669 
__STATIC_INLINE
 
LL_ADC_REG_S‘Trigg”Edge
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Ex‹º®Trigg”Edge
)

3671 
MODIFY_REG
(
ADCx
->
CFGR
, 
ADC_CFGR_EXTEN
, 
Ex‹º®Trigg”Edge
);

3684 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_REG_G‘Trigg”Edge
(
ADC_Ty³Def
 *
ADCx
)

3686  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR
, 
ADC_CFGR_EXTEN
));

3707 
__STATIC_INLINE
 
LL_ADC_REG_S‘Sam¶šgMode
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Sam¶šgMode
)

3709 
MODIFY_REG
(
ADCx
->
CFGR2
, 
ADC_CFGR2_BULB
 | 
ADC_CFGR2_SMPTRIG
, 
Sam¶šgMode
);

3722 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_REG_G‘Sam¶šgMode
(
ADC_Ty³Def
 *
ADCx
)

3724  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR2
, 
ADC_CFGR2_BULB
 | 
ADC_CFGR2_SMPTRIG
));

3781 
__STATIC_INLINE
 
LL_ADC_REG_S‘Sequ’ûrL’gth
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Sequ’ûrNbRªks
)

3783 
MODIFY_REG
(
ADCx
->
SQR1
, 
ADC_SQR1_L
, 
Sequ’ûrNbRªks
);

3835 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_REG_G‘Sequ’ûrL’gth
(
ADC_Ty³Def
 *
ADCx
)

3837  (
ušt32_t
)(
READ_BIT
(
ADCx
->
SQR1
, 
ADC_SQR1_L
));

3867 
__STATIC_INLINE
 
LL_ADC_REG_S‘Sequ’ûrDiscÚt
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
SeqDiscÚt
)

3869 
MODIFY_REG
(
ADCx
->
CFGR
, 
ADC_CFGR_DISCEN
 | 
ADC_CFGR_DISCNUM
, 
SeqDiscÚt
);

3890 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_REG_G‘Sequ’ûrDiscÚt
(
ADC_Ty³Def
 *
ADCx
)

3892  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR
, 
ADC_CFGR_DISCEN
 | 
ADC_CFGR_DISCNUM
));

3993 
__STATIC_INLINE
 
LL_ADC_REG_S‘Sequ’ûrRªks
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Rªk
, ušt32_ˆ
ChªÃl
)

3999 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
SQR1
, ((
Rªk
 & 
ADC_REG_SQRX_REGOFFSET_MASK
è>> 
ADC_SQRX_REGOFFSET_POS
));

4001 
MODIFY_REG
(*
´eg
,

4002 
ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0
 << (
Rªk
 & 
ADC_REG_RANK_ID_SQRX_MASK
),

4003 ((
ChªÃl
 & 
ADC_CHANNEL_ID_NUMBER_MASK
è>> 
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
è<< (
Rªk
 & 
ADC_REG_RANK_ID_SQRX_MASK
));

4106 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_REG_G‘Sequ’ûrRªks
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
Rªk
)

4108 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
SQR1
, ((
Rªk
 & 
ADC_REG_SQRX_REGOFFSET_MASK
è>> 
ADC_SQRX_REGOFFSET_POS
));

4110  (
ušt32_t
)((
READ_BIT
(*
´eg
,

4111 
ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0
 << (
Rªk
 & 
ADC_REG_RANK_ID_SQRX_MASK
))

4112 >> (
Rªk
 & 
ADC_REG_RANK_ID_SQRX_MASK
)è<< 
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS


4135 
__STATIC_INLINE
 
LL_ADC_REG_S‘CÚtšuousMode
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
CÚtšuous
)

4137 
MODIFY_REG
(
ADCx
->
CFGR
, 
ADC_CFGR_CONT
, 
CÚtšuous
);

4152 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_REG_G‘CÚtšuousMode
(
ADC_Ty³Def
 *
ADCx
)

4154  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR
, 
ADC_CFGR_CONT
));

4192 
__STATIC_INLINE
 
LL_ADC_REG_S‘DMAT¿nsãr
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
DMAT¿nsãr
)

4194 
MODIFY_REG
(
ADCx
->
CFGR
, 
ADC_CFGR_DMAEN
 | 
ADC_CFGR_DMACFG
, 
DMAT¿nsãr
);

4227 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_REG_G‘DMAT¿nsãr
(
ADC_Ty³Def
 *
ADCx
)

4229  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR
, 
ADC_CFGR_DMAEN
 | 
ADC_CFGR_DMACFG
));

4252 
__STATIC_INLINE
 
LL_ADC_REG_S‘Ov”run
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Ov”run
)

4254 
MODIFY_REG
(
ADCx
->
CFGR
, 
ADC_CFGR_OVRMOD
, 
Ov”run
);

4266 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_REG_G‘Ov”run
(
ADC_Ty³Def
 *
ADCx
)

4268  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR
, 
ADC_CFGR_OVRMOD
));

4344 
__STATIC_INLINE
 
LL_ADC_INJ_S‘Trigg”Sourû
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Trigg”Sourû
)

4346 
MODIFY_REG
(
ADCx
->
JSQR
, 
ADC_JSQR_JEXTSEL
 | 
ADC_JSQR_JEXTEN
, 
Trigg”Sourû
);

4409 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_INJ_G‘Trigg”Sourû
(
ADC_Ty³Def
 *
ADCx
)

4411 
__IO
 
ušt32_t
 
Trigg”Sourû
 = 
READ_BIT
(
ADCx
->
JSQR
, 
ADC_JSQR_JEXTSEL
 | 
ADC_JSQR_JEXTEN
);

4415 
ušt32_t
 
ShiáJex‹n
 = ((
Trigg”Sourû
 & 
ADC_JSQR_JEXTEN
è>> (
ADC_INJ_TRIG_EXTEN_BITOFFSET_POS
 - 2UL));

4419  ((
Trigg”Sourû


4420 & (
ADC_INJ_TRIG_SOURCE_MASK
 >> 
ShiáJex‹n
è& 
ADC_JSQR_JEXTSEL
)

4421 | ((
ADC_INJ_TRIG_EDGE_MASK
 >> 
ShiáJex‹n
è& 
ADC_JSQR_JEXTEN
)

4436 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_INJ_IsTrigg”SourûSWS¹
(
ADC_Ty³Def
 *
ADCx
)

4438  ((
READ_BIT
(
ADCx
->
JSQR
, 
ADC_JSQR_JEXTEN
è=ð(
LL_ADC_INJ_TRIG_SOFTWARE
 & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);

4456 
__STATIC_INLINE
 
LL_ADC_INJ_S‘Trigg”Edge
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Ex‹º®Trigg”Edge
)

4458 
MODIFY_REG
(
ADCx
->
JSQR
, 
ADC_JSQR_JEXTEN
, 
Ex‹º®Trigg”Edge
);

4471 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_INJ_G‘Trigg”Edge
(
ADC_Ty³Def
 *
ADCx
)

4473  (
ušt32_t
)(
READ_BIT
(
ADCx
->
JSQR
, 
ADC_JSQR_JEXTEN
));

4497 
__STATIC_INLINE
 
LL_ADC_INJ_S‘Sequ’ûrL’gth
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Sequ’ûrNbRªks
)

4499 
MODIFY_REG
(
ADCx
->
JSQR
, 
ADC_JSQR_JL
, 
Sequ’ûrNbRªks
);

4518 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_INJ_G‘Sequ’ûrL’gth
(
ADC_Ty³Def
 *
ADCx
)

4520  (
ušt32_t
)(
READ_BIT
(
ADCx
->
JSQR
, 
ADC_JSQR_JL
));

4536 
__STATIC_INLINE
 
LL_ADC_INJ_S‘Sequ’ûrDiscÚt
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
SeqDiscÚt
)

4538 
MODIFY_REG
(
ADCx
->
CFGR
, 
ADC_CFGR_JDISCEN
, 
SeqDiscÚt
);

4551 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_INJ_G‘Sequ’ûrDiscÚt
(
ADC_Ty³Def
 *
ADCx
)

4553  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR
, 
ADC_CFGR_JDISCEN
));

4625 
__STATIC_INLINE
 
LL_ADC_INJ_S‘Sequ’ûrRªks
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Rªk
, ušt32_ˆ
ChªÃl
)

4631 
MODIFY_REG
(
ADCx
->
JSQR
,

4632 (
ADC_CHANNEL_ID_NUMBER_MASK
 >> 
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
è<< (
Rªk
 & 
ADC_INJ_RANK_ID_JSQR_MASK
),

4633 ((
ChªÃl
 & 
ADC_CHANNEL_ID_NUMBER_MASK
è>> 
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
è<< (
Rªk
 & 
ADC_INJ_RANK_ID_JSQR_MASK
));

4708 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_INJ_G‘Sequ’ûrRªks
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
Rªk
)

4710  (
ušt32_t
)((
READ_BIT
(
ADCx
->
JSQR
,

4711 (
ADC_CHANNEL_ID_NUMBER_MASK
 >> 
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
è<< (
Rªk
 & 
ADC_INJ_RANK_ID_JSQR_MASK
))

4712 >> (
Rªk
 & 
ADC_INJ_RANK_ID_JSQR_MASK
)è<< 
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS


4746 
__STATIC_INLINE
 
LL_ADC_INJ_S‘TrigAuto
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
TrigAuto
)

4748 
MODIFY_REG
(
ADCx
->
CFGR
, 
ADC_CFGR_JAUTO
, 
TrigAuto
);

4760 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_INJ_G‘TrigAuto
(
ADC_Ty³Def
 *
ADCx
)

4762  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR
, 
ADC_CFGR_JAUTO
));

4806 
__STATIC_INLINE
 
LL_ADC_INJ_S‘QueueMode
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
QueueMode
)

4808 
MODIFY_REG
(
ADCx
->
CFGR
, 
ADC_CFGR_JQM
 | 
ADC_CFGR_JQDIS
, 
QueueMode
);

4821 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_INJ_G‘QueueMode
(
ADC_Ty³Def
 *
ADCx
)

4823  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR
, 
ADC_CFGR_JQM
 | 
ADC_CFGR_JQDIS
));

5087 
__STATIC_INLINE
 
LL_ADC_INJ_CÚfigQueueCÚ‹xt
(
ADC_Ty³Def
 *
ADCx
,

5088 
ušt32_t
 
Trigg”Sourû
,

5089 
ušt32_t
 
Ex‹º®Trigg”Edge
,

5090 
ušt32_t
 
Sequ’ûrNbRªks
,

5091 
ušt32_t
 
Rªk1_ChªÃl
,

5092 
ušt32_t
 
Rªk2_ChªÃl
,

5093 
ušt32_t
 
Rªk3_ChªÃl
,

5094 
ušt32_t
 
Rªk4_ChªÃl
)

5102 
ušt32_t
 
is_Œigg”_nÙ_sw
 = (ušt32_t)((
Trigg”Sourû
 !ð
LL_ADC_INJ_TRIG_SOFTWARE
) ? 1UL : 0UL);

5103 
MODIFY_REG
(
ADCx
->
JSQR
,

5104 
ADC_JSQR_JEXTSEL
 |

5105 
ADC_JSQR_JEXTEN
 |

5106 
ADC_JSQR_JSQ4
 |

5107 
ADC_JSQR_JSQ3
 |

5108 
ADC_JSQR_JSQ2
 |

5109 
ADC_JSQR_JSQ1
 |

5110 
ADC_JSQR_JL
,

5111 (
Trigg”Sourû
 & 
ADC_JSQR_JEXTSEL
) |

5112 (
Ex‹º®Trigg”Edge
 * (
is_Œigg”_nÙ_sw
)) |

5113 (((
Rªk4_ChªÃl
 & 
ADC_CHANNEL_ID_NUMBER_MASK
è>> 
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
è<< (
LL_ADC_INJ_RANK_4
 & 
ADC_INJ_RANK_ID_JSQR_MASK
)) |

5114 (((
Rªk3_ChªÃl
 & 
ADC_CHANNEL_ID_NUMBER_MASK
è>> 
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
è<< (
LL_ADC_INJ_RANK_3
 & 
ADC_INJ_RANK_ID_JSQR_MASK
)) |

5115 (((
Rªk2_ChªÃl
 & 
ADC_CHANNEL_ID_NUMBER_MASK
è>> 
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
è<< (
LL_ADC_INJ_RANK_2
 & 
ADC_INJ_RANK_ID_JSQR_MASK
)) |

5116 (((
Rªk1_ChªÃl
 & 
ADC_CHANNEL_ID_NUMBER_MASK
è>> 
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
è<< (
LL_ADC_INJ_RANK_1
 & 
ADC_INJ_RANK_ID_JSQR_MASK
)) |

5117 
Sequ’ûrNbRªks


5232 
__STATIC_INLINE
 
LL_ADC_S‘ChªÃlSam¶šgTime
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
Sam¶šgTime
)

5238 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
SMPR1
, ((
ChªÃl
 & 
ADC_CHANNEL_SMPRX_REGOFFSET_MASK
è>> 
ADC_SMPRX_REGOFFSET_POS
));

5240 
MODIFY_REG
(*
´eg
,

5241 
ADC_SMPR1_SMP0
 << ((
ChªÃl
 & 
ADC_CHANNEL_SMPx_BITOFFSET_MASK
è>> 
ADC_CHANNEL_SMPx_BITOFFSET_POS
),

5242 
Sam¶šgTime
 << ((
ChªÃl
 & 
ADC_CHANNEL_SMPx_BITOFFSET_MASK
è>> 
ADC_CHANNEL_SMPx_BITOFFSET_POS
));

5332 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘ChªÃlSam¶šgTime
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
ChªÃl
)

5334 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
SMPR1
, ((
ChªÃl
 & 
ADC_CHANNEL_SMPRX_REGOFFSET_MASK
è>> 
ADC_SMPRX_REGOFFSET_POS
));

5336  (
ušt32_t
)(
READ_BIT
(*
´eg
,

5337 
ADC_SMPR1_SMP0
 << ((
ChªÃl
 & 
ADC_CHANNEL_SMPx_BITOFFSET_MASK
è>> 
ADC_CHANNEL_SMPx_BITOFFSET_POS
))

5338 >> ((
ChªÃl
 & 
ADC_CHANNEL_SMPx_BITOFFSET_MASK
è>> 
ADC_CHANNEL_SMPx_BITOFFSET_POS
)

5397 
__STATIC_INLINE
 
LL_ADC_S‘ChªÃlSšgËDiff
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
SšgËDiff
)

5402 
MODIFY_REG
(
ADCx
->
DIFSEL
,

5403 
ChªÃl
 & 
ADC_SINGLEDIFF_CHANNEL_MASK
,

5404 (
ChªÃl
 & 
ADC_SINGLEDIFF_CHANNEL_MASK
è& (
ADC_DIFSEL_DIFSEL
 >> (
SšgËDiff
 & 
ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK
)));

5454 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘ChªÃlSšgËDiff
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
ChªÃl
)

5456  (
ušt32_t
)(
READ_BIT
(
ADCx
->
DIFSEL
, (
ChªÃl
 & 
ADC_SINGLEDIFF_CHANNEL_MASK
)));

5619 
__STATIC_INLINE
 
LL_ADC_S‘AÇlogWDMÚ™ChªÃls
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
AWDy
, ušt32_ˆ
AWDChªÃlGroup
)

5625 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
CFGR
, ((
AWDy
 & 
ADC_AWD_CRX_REGOFFSET_MASK
è>> 
ADC_AWD_CRX_REGOFFSET_POS
)

5626 + ((
AWDy
 & 
ADC_AWD_CR12_REGOFFSETGAP_MASK
è* 
ADC_AWD_CR12_REGOFFSETGAP_VAL
));

5628 
MODIFY_REG
(*
´eg
,

5629 (
AWDy
 & 
ADC_AWD_CR_ALL_CHANNEL_MASK
),

5630 
AWDChªÃlGroup
 & 
AWDy
);

5755 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘AÇlogWDMÚ™ChªÃls
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
AWDy
)

5757 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
CFGR
, ((
AWDy
 & 
ADC_AWD_CRX_REGOFFSET_MASK
è>> 
ADC_AWD_CRX_REGOFFSET_POS
)

5758 + ((
AWDy
 & 
ADC_AWD_CR12_REGOFFSETGAP_MASK
è* 
ADC_AWD_CR12_REGOFFSETGAP_VAL
));

5760 
ušt32_t
 
AÇlogWDMÚ™ChªÃls
 = (
READ_BIT
(*
´eg
, 
AWDy
è& AWDy & 
ADC_AWD_CR_ALL_CHANNEL_MASK
);

5766 ià(
AÇlogWDMÚ™ChªÃls
 != 0UL)

5768 ià(
AWDy
 =ð
LL_ADC_AWD1
)

5770 ià((
AÇlogWDMÚ™ChªÃls
 & 
ADC_CFGR_AWD1SGL
) == 0UL)

5773 
AÇlogWDMÚ™ChªÃls
 = ((AnalogWDMonitChannels

5774 | (
ADC_AWD_CR23_CHANNEL_MASK
)

5776 & (~(
ADC_CFGR_AWD1CH
))

5782 
AÇlogWDMÚ™ChªÃls
 = (AnalogWDMonitChannels

5783 | (
ADC_AWD2CR_AWD2CH_0
 << (
AÇlogWDMÚ™ChªÃls
 >> 
ADC_CFGR_AWD1CH_Pos
))

5789 ià((
AÇlogWDMÚ™ChªÃls
 & 
ADC_AWD_CR23_CHANNEL_MASK
) == ADC_AWD_CR23_CHANNEL_MASK)

5792 
AÇlogWDMÚ™ChªÃls
 = (
ADC_AWD_CR23_CHANNEL_MASK


5793 | ((
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
))

5800 
AÇlogWDMÚ™ChªÃls
 = (AnalogWDMonitChannels

5801 | (
ADC_CFGR_JAWD1EN
 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
)

5802 | (
__LL_ADC_CHANNEL_TO_DECIMAL_NB
(
AÇlogWDMÚ™ChªÃls
è<< 
ADC_CFGR_AWD1CH_Pos
)

5808  
AÇlogWDMÚ™ChªÃls
;

5859 
__STATIC_INLINE
 
LL_ADC_CÚfigAÇlogWDTh»shÞds
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
AWDy
, ušt32_ˆ
AWDTh»shÞdHighV®ue
,

5860 
ušt32_t
 
AWDTh»shÞdLowV®ue
)

5867 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
TR1
, ((
AWDy
 & 
ADC_AWD_TRX_REGOFFSET_MASK
è>> 
ADC_AWD_TRX_REGOFFSET_POS
));

5869 
MODIFY_REG
(*
´eg
,

5870 
ADC_TR1_HT1
 | 
ADC_TR1_LT1
,

5871 (
AWDTh»shÞdHighV®ue
 << 
ADC_TR1_HT1_BITOFFSET_POS
è| 
AWDTh»shÞdLowV®ue
);

5928 
__STATIC_INLINE
 
LL_ADC_S‘AÇlogWDTh»shÞds
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
AWDy
, ušt32_ˆ
AWDTh»shÞdsHighLow
,

5929 
ušt32_t
 
AWDTh»shÞdV®ue
)

5936 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
TR1
, ((
AWDy
 & 
ADC_AWD_TRX_REGOFFSET_MASK
è>> 
ADC_AWD_TRX_REGOFFSET_POS
));

5938 
MODIFY_REG
(*
´eg
,

5939 
AWDTh»shÞdsHighLow
,

5940 
AWDTh»shÞdV®ue
 << ((
AWDTh»shÞdsHighLow
 & 
ADC_AWD_TRX_BIT_HIGH_MASK
è>> 
ADC_AWD_TRX_BIT_HIGH_SHIFT4
));

5971 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘AÇlogWDTh»shÞds
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
AWDy
, ušt32_ˆ
AWDTh»shÞdsHighLow
)

5973 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
TR1
, ((
AWDy
 & 
ADC_AWD_TRX_REGOFFSET_MASK
è>> 
ADC_AWD_TRX_REGOFFSET_POS
));

5975  (
ušt32_t
)(
READ_BIT
(*
´eg
,

5976 (
AWDTh»shÞdsHighLow
 | 
ADC_TR1_LT1
))

5977 >> (((
AWDTh»shÞdsHighLow
 & 
ADC_AWD_TRX_BIT_HIGH_MASK
è>> 
ADC_AWD_TRX_BIT_HIGH_SHIFT4
è& ~(AWDTh»shÞdsHighLow & 
ADC_TR1_LT1
))

6004 
__STATIC_INLINE
 
LL_ADC_S‘AWDFž‹ršgCÚfigu¿tiÚ
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
AWDy
, ušt32_ˆ
Fž‹ršgCÚfig
)

6007 ()(
AWDy
);

6008 
MODIFY_REG
(
ADCx
->
TR1
, 
ADC_TR1_AWDFILT
, 
Fž‹ršgCÚfig
);

6029 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘AWDFž‹ršgCÚfigu¿tiÚ
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
AWDy
)

6032 ()(
AWDy
);

6033  (
ušt32_t
)(
READ_BIT
(
ADCx
->
TR1
, 
ADC_TR1_AWDFILT
));

6069 
__STATIC_INLINE
 
LL_ADC_S‘Ov”Sam¶šgScÝe
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
OvsScÝe
)

6071 
MODIFY_REG
(
ADCx
->
CFGR2
, 
ADC_CFGR2_ROVSE
 | 
ADC_CFGR2_JOVSE
 | 
ADC_CFGR2_ROVSM
, 
OvsScÝe
);

6094 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘Ov”Sam¶šgScÝe
(
ADC_Ty³Def
 *
ADCx
)

6096  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR2
, 
ADC_CFGR2_ROVSE
 | 
ADC_CFGR2_JOVSE
 | 
ADC_CFGR2_ROVSM
));

6121 
__STATIC_INLINE
 
LL_ADC_S‘Ov”Sam¶šgDiscÚt
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Ov”Sam¶šgDiscÚt
)

6123 
MODIFY_REG
(
ADCx
->
CFGR2
, 
ADC_CFGR2_TROVS
, 
Ov”Sam¶šgDiscÚt
);

6140 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘Ov”Sam¶šgDiscÚt
(
ADC_Ty³Def
 *
ADCx
)

6142  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR2
, 
ADC_CFGR2_TROVS
));

6179 
__STATIC_INLINE
 
LL_ADC_CÚfigOv”Sam¶šgR©ioShiá
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
R©io
, ušt32_ˆ
Shiá
)

6181 
MODIFY_REG
(
ADCx
->
CFGR2
, (
ADC_CFGR2_OVSS
 | 
ADC_CFGR2_OVSR
), (
Shiá
 | 
R©io
));

6199 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘Ov”Sam¶šgR©io
(
ADC_Ty³Def
 *
ADCx
)

6201  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR2
, 
ADC_CFGR2_OVSR
));

6220 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘Ov”Sam¶šgShiá
(
ADC_Ty³Def
 *
ADCx
)

6222  (
ušt32_t
)(
READ_BIT
(
ADCx
->
CFGR2
, 
ADC_CFGR2_OVSS
));

6233 #ià
defšed
(
ADC_MULTIMODE_SUPPORT
)

6260 
__STATIC_INLINE
 
LL_ADC_S‘MuÉimode
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
, 
ušt32_t
 
MuÉimode
)

6262 
MODIFY_REG
(
ADCxy_COMMON
->
CCR
, 
ADC_CCR_DUAL
, 
MuÉimode
);

6284 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘MuÉimode
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

6286  (
ušt32_t
)(
READ_BIT
(
ADCxy_COMMON
->
CCR
, 
ADC_CCR_DUAL
));

6335 
__STATIC_INLINE
 
LL_ADC_S‘MuÉiDMAT¿nsãr
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
, 
ušt32_t
 
MuÉiDMAT¿nsãr
)

6337 
MODIFY_REG
(
ADCxy_COMMON
->
CCR
, 
ADC_CCR_MDMA
 | 
ADC_CCR_DMACFG
, 
MuÉiDMAT¿nsãr
);

6381 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘MuÉiDMAT¿nsãr
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

6383  (
ušt32_t
)(
READ_BIT
(
ADCxy_COMMON
->
CCR
, 
ADC_CCR_MDMA
 | 
ADC_CCR_DMACFG
));

6421 
__STATIC_INLINE
 
LL_ADC_S‘MuÉiTwoSam¶šgD–ay
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
, 
ušt32_t
 
MuÉiTwoSam¶šgD–ay
)

6423 
MODIFY_REG
(
ADCxy_COMMON
->
CCR
, 
ADC_CCR_DELAY
, 
MuÉiTwoSam¶šgD–ay
);

6449 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_G‘MuÉiTwoSam¶šgD–ay
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

6451  (
ušt32_t
)(
READ_BIT
(
ADCxy_COMMON
->
CCR
, 
ADC_CCR_DELAY
));

6475 
__STATIC_INLINE
 
LL_ADC_EÇbËD“pPow”Down
(
ADC_Ty³Def
 *
ADCx
)

6480 
MODIFY_REG
(
ADCx
->
CR
,

6481 
ADC_CR_BITS_PROPERTY_RS
,

6482 
ADC_CR_DEEPPWD
);

6498 
__STATIC_INLINE
 
LL_ADC_Di§bËD“pPow”Down
(
ADC_Ty³Def
 *
ADCx
)

6503 
CLEAR_BIT
(
ADCx
->
CR
, (
ADC_CR_DEEPPWD
 | 
ADC_CR_BITS_PROPERTY_RS
));

6512 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsD“pPow”DownEÇbËd
(
ADC_Ty³Def
 *
ADCx
)

6514  ((
READ_BIT
(
ADCx
->
CR
, 
ADC_CR_DEEPPWD
) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);

6531 
__STATIC_INLINE
 
LL_ADC_EÇbËIÁ”ÇlReguÏtÜ
(
ADC_Ty³Def
 *
ADCx
)

6536 
MODIFY_REG
(
ADCx
->
CR
,

6537 
ADC_CR_BITS_PROPERTY_RS
,

6538 
ADC_CR_ADVREGEN
);

6550 
__STATIC_INLINE
 
LL_ADC_Di§bËIÁ”ÇlReguÏtÜ
(
ADC_Ty³Def
 *
ADCx
)

6552 
CLEAR_BIT
(
ADCx
->
CR
, (
ADC_CR_ADVREGEN
 | 
ADC_CR_BITS_PROPERTY_RS
));

6561 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsIÁ”ÇlReguÏtÜEÇbËd
(
ADC_Ty³Def
 *
ADCx
)

6563  ((
READ_BIT
(
ADCx
->
CR
, 
ADC_CR_ADVREGEN
) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);

6582 
__STATIC_INLINE
 
LL_ADC_EÇbË
(
ADC_Ty³Def
 *
ADCx
)

6587 
MODIFY_REG
(
ADCx
->
CR
,

6588 
ADC_CR_BITS_PROPERTY_RS
,

6589 
ADC_CR_ADEN
);

6602 
__STATIC_INLINE
 
LL_ADC_Di§bË
(
ADC_Ty³Def
 *
ADCx
)

6607 
MODIFY_REG
(
ADCx
->
CR
,

6608 
ADC_CR_BITS_PROPERTY_RS
,

6609 
ADC_CR_ADDIS
);

6621 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsEÇbËd
(
ADC_Ty³Def
 *
ADCx
)

6623  ((
READ_BIT
(
ADCx
->
CR
, 
ADC_CR_ADEN
) == (ADC_CR_ADEN)) ? 1UL : 0UL);

6632 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsDi§bËOngošg
(
ADC_Ty³Def
 *
ADCx
)

6634  ((
READ_BIT
(
ADCx
->
CR
, 
ADC_CR_ADDIS
) == (ADC_CR_ADDIS)) ? 1UL : 0UL);

6660 
__STATIC_INLINE
 
LL_ADC_S¹C®ib¿tiÚ
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
SšgËDiff
)

6665 
MODIFY_REG
(
ADCx
->
CR
,

6666 
ADC_CR_ADCALDIF
 | 
ADC_CR_BITS_PROPERTY_RS
,

6667 
ADC_CR_ADCAL
 | (
SšgËDiff
 & 
ADC_SINGLEDIFF_CALIB_START_MASK
));

6676 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsC®ib¿tiÚOnGošg
(
ADC_Ty³Def
 *
ADCx
)

6678  ((
READ_BIT
(
ADCx
->
CR
, 
ADC_CR_ADCAL
) == (ADC_CR_ADCAL)) ? 1UL : 0UL);

6707 
__STATIC_INLINE
 
LL_ADC_REG_S¹CÚv”siÚ
(
ADC_Ty³Def
 *
ADCx
)

6712 
MODIFY_REG
(
ADCx
->
CR
,

6713 
ADC_CR_BITS_PROPERTY_RS
,

6714 
ADC_CR_ADSTART
);

6727 
__STATIC_INLINE
 
LL_ADC_REG_StÝCÚv”siÚ
(
ADC_Ty³Def
 *
ADCx
)

6732 
MODIFY_REG
(
ADCx
->
CR
,

6733 
ADC_CR_BITS_PROPERTY_RS
,

6734 
ADC_CR_ADSTP
);

6743 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_REG_IsCÚv”siÚOngošg
(
ADC_Ty³Def
 *
ADCx
)

6745  ((
READ_BIT
(
ADCx
->
CR
, 
ADC_CR_ADSTART
) == (ADC_CR_ADSTART)) ? 1UL : 0UL);

6754 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_REG_IsStÝCÚv”siÚOngošg
(
ADC_Ty³Def
 *
ADCx
)

6756  ((
READ_BIT
(
ADCx
->
CR
, 
ADC_CR_ADSTP
) == (ADC_CR_ADSTP)) ? 1UL : 0UL);

6774 
__STATIC_INLINE
 
LL_ADC_REG_S¹Sam¶šgPha£
(
ADC_Ty³Def
 *
ADCx
)

6776 
SET_BIT
(
ADCx
->
CFGR2
, 
ADC_CFGR2_SWTRIG
);

6796 
__STATIC_INLINE
 
LL_ADC_REG_StÝSam¶šgPha£
(
ADC_Ty³Def
 *
ADCx
)

6798 
CLEAR_BIT
(
ADCx
->
CFGR2
, 
ADC_CFGR2_SWTRIG
);

6810 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_REG_R—dCÚv”siÚD©a32
(
ADC_Ty³Def
 *
ADCx
)

6812  (
ušt32_t
)(
READ_BIT
(
ADCx
->
DR
, 
ADC_DR_RDATA
));

6825 
__STATIC_INLINE
 
ušt16_t
 
LL_ADC_REG_R—dCÚv”siÚD©a12
(
ADC_Ty³Def
 *
ADCx
)

6827  (
ušt16_t
)(
READ_BIT
(
ADCx
->
DR
, 
ADC_DR_RDATA
));

6840 
__STATIC_INLINE
 
ušt16_t
 
LL_ADC_REG_R—dCÚv”siÚD©a10
(
ADC_Ty³Def
 *
ADCx
)

6842  (
ušt16_t
)(
READ_BIT
(
ADCx
->
DR
, 
ADC_DR_RDATA
));

6855 
__STATIC_INLINE
 
ušt8_t
 
LL_ADC_REG_R—dCÚv”siÚD©a8
(
ADC_Ty³Def
 *
ADCx
)

6857  (
ušt8_t
)(
READ_BIT
(
ADCx
->
DR
, 
ADC_DR_RDATA
));

6870 
__STATIC_INLINE
 
ušt8_t
 
LL_ADC_REG_R—dCÚv”siÚD©a6
(
ADC_Ty³Def
 *
ADCx
)

6872  (
ušt8_t
)(
READ_BIT
(
ADCx
->
DR
, 
ADC_DR_RDATA
));

6875 #ià
defšed
(
ADC_MULTIMODE_SUPPORT
)

6897 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_REG_R—dMuÉiCÚv”siÚD©a32
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
, ušt32_ˆ
CÚv”siÚD©a
)

6899  (
ušt32_t
)(
READ_BIT
(
ADCxy_COMMON
->
CDR
,

6900 
CÚv”siÚD©a
)

6901 >> (
POSITION_VAL
(
CÚv”siÚD©a
) & 0x1FUL)

6932 
__STATIC_INLINE
 
LL_ADC_INJ_S¹CÚv”siÚ
(
ADC_Ty³Def
 *
ADCx
)

6937 
MODIFY_REG
(
ADCx
->
CR
,

6938 
ADC_CR_BITS_PROPERTY_RS
,

6939 
ADC_CR_JADSTART
);

6952 
__STATIC_INLINE
 
LL_ADC_INJ_StÝCÚv”siÚ
(
ADC_Ty³Def
 *
ADCx
)

6957 
MODIFY_REG
(
ADCx
->
CR
,

6958 
ADC_CR_BITS_PROPERTY_RS
,

6959 
ADC_CR_JADSTP
);

6968 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_INJ_IsCÚv”siÚOngošg
(
ADC_Ty³Def
 *
ADCx
)

6970  ((
READ_BIT
(
ADCx
->
CR
, 
ADC_CR_JADSTART
) == (ADC_CR_JADSTART)) ? 1UL : 0UL);

6979 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_INJ_IsStÝCÚv”siÚOngošg
(
ADC_Ty³Def
 *
ADCx
)

6981  ((
READ_BIT
(
ADCx
->
CR
, 
ADC_CR_JADSTP
) == (ADC_CR_JADSTP)) ? 1UL : 0UL);

7001 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_INJ_R—dCÚv”siÚD©a32
(
ADC_Ty³Def
 *
ADCx
, ušt32_ˆ
Rªk
)

7003 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
JDR1
, ((
Rªk
 & 
ADC_INJ_JDRX_REGOFFSET_MASK
è>> 
ADC_JDRX_REGOFFSET_POS
));

7005  (
ušt32_t
)(
READ_BIT
(*
´eg
,

7006 
ADC_JDR1_JDATA
)

7028 
__STATIC_INLINE
 
ušt16_t
 
LL_ADC_INJ_R—dCÚv”siÚD©a12
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Rªk
)

7030 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
JDR1
, ((
Rªk
 & 
ADC_INJ_JDRX_REGOFFSET_MASK
è>> 
ADC_JDRX_REGOFFSET_POS
));

7032  (
ušt16_t
)(
READ_BIT
(*
´eg
,

7033 
ADC_JDR1_JDATA
)

7055 
__STATIC_INLINE
 
ušt16_t
 
LL_ADC_INJ_R—dCÚv”siÚD©a10
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Rªk
)

7057 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
JDR1
, ((
Rªk
 & 
ADC_INJ_JDRX_REGOFFSET_MASK
è>> 
ADC_JDRX_REGOFFSET_POS
));

7059  (
ušt16_t
)(
READ_BIT
(*
´eg
,

7060 
ADC_JDR1_JDATA
)

7082 
__STATIC_INLINE
 
ušt8_t
 
LL_ADC_INJ_R—dCÚv”siÚD©a8
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Rªk
)

7084 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
JDR1
, ((
Rªk
 & 
ADC_INJ_JDRX_REGOFFSET_MASK
è>> 
ADC_JDRX_REGOFFSET_POS
));

7086  (
ušt8_t
)(
READ_BIT
(*
´eg
,

7087 
ADC_JDR1_JDATA
)

7109 
__STATIC_INLINE
 
ušt8_t
 
LL_ADC_INJ_R—dCÚv”siÚD©a6
(
ADC_Ty³Def
 *
ADCx
, 
ušt32_t
 
Rªk
)

7111 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = 
__ADC_PTR_REG_OFFSET
(
ADCx
->
JDR1
, ((
Rªk
 & 
ADC_INJ_JDRX_REGOFFSET_MASK
è>> 
ADC_JDRX_REGOFFSET_POS
));

7113  (
ušt8_t
)(
READ_BIT
(*
´eg
,

7114 
ADC_JDR1_JDATA
)

7135 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_ADRDY
(
ADC_Ty³Def
 *
ADCx
)

7137  ((
READ_BIT
(
ADCx
->
ISR
, 
LL_ADC_FLAG_ADRDY
) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);

7146 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_EOC
(
ADC_Ty³Def
 *
ADCx
)

7148  ((
READ_BIT
(
ADCx
->
ISR
, 
ADC_ISR_EOC
) == (ADC_ISR_EOC)) ? 1UL : 0UL);

7157 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_EOS
(
ADC_Ty³Def
 *
ADCx
)

7159  ((
READ_BIT
(
ADCx
->
ISR
, 
LL_ADC_FLAG_EOS
) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL);

7168 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_OVR
(
ADC_Ty³Def
 *
ADCx
)

7170  ((
READ_BIT
(
ADCx
->
ISR
, 
LL_ADC_FLAG_OVR
) == (LL_ADC_FLAG_OVR)) ? 1UL : 0UL);

7179 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_EOSMP
(
ADC_Ty³Def
 *
ADCx
)

7181  ((
READ_BIT
(
ADCx
->
ISR
, 
LL_ADC_FLAG_EOSMP
) == (LL_ADC_FLAG_EOSMP)) ? 1UL : 0UL);

7190 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_JEOC
(
ADC_Ty³Def
 *
ADCx
)

7192  ((
READ_BIT
(
ADCx
->
ISR
, 
LL_ADC_FLAG_JEOC
) == (LL_ADC_FLAG_JEOC)) ? 1UL : 0UL);

7201 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_JEOS
(
ADC_Ty³Def
 *
ADCx
)

7203  ((
READ_BIT
(
ADCx
->
ISR
, 
LL_ADC_FLAG_JEOS
) == (LL_ADC_FLAG_JEOS)) ? 1UL : 0UL);

7212 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_JQOVF
(
ADC_Ty³Def
 *
ADCx
)

7214  ((
READ_BIT
(
ADCx
->
ISR
, 
LL_ADC_FLAG_JQOVF
) == (LL_ADC_FLAG_JQOVF)) ? 1UL : 0UL);

7223 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_AWD1
(
ADC_Ty³Def
 *
ADCx
)

7225  ((
READ_BIT
(
ADCx
->
ISR
, 
LL_ADC_FLAG_AWD1
) == (LL_ADC_FLAG_AWD1)) ? 1UL : 0UL);

7234 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_AWD2
(
ADC_Ty³Def
 *
ADCx
)

7236  ((
READ_BIT
(
ADCx
->
ISR
, 
LL_ADC_FLAG_AWD2
) == (LL_ADC_FLAG_AWD2)) ? 1UL : 0UL);

7245 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_AWD3
(
ADC_Ty³Def
 *
ADCx
)

7247  ((
READ_BIT
(
ADCx
->
ISR
, 
LL_ADC_FLAG_AWD3
) == (LL_ADC_FLAG_AWD3)) ? 1UL : 0UL);

7259 
__STATIC_INLINE
 
LL_ADC_CË¬FÏg_ADRDY
(
ADC_Ty³Def
 *
ADCx
)

7261 
WRITE_REG
(
ADCx
->
ISR
, 
LL_ADC_FLAG_ADRDY
);

7270 
__STATIC_INLINE
 
LL_ADC_CË¬FÏg_EOC
(
ADC_Ty³Def
 *
ADCx
)

7272 
WRITE_REG
(
ADCx
->
ISR
, 
LL_ADC_FLAG_EOC
);

7281 
__STATIC_INLINE
 
LL_ADC_CË¬FÏg_EOS
(
ADC_Ty³Def
 *
ADCx
)

7283 
WRITE_REG
(
ADCx
->
ISR
, 
LL_ADC_FLAG_EOS
);

7292 
__STATIC_INLINE
 
LL_ADC_CË¬FÏg_OVR
(
ADC_Ty³Def
 *
ADCx
)

7294 
WRITE_REG
(
ADCx
->
ISR
, 
LL_ADC_FLAG_OVR
);

7303 
__STATIC_INLINE
 
LL_ADC_CË¬FÏg_EOSMP
(
ADC_Ty³Def
 *
ADCx
)

7305 
WRITE_REG
(
ADCx
->
ISR
, 
LL_ADC_FLAG_EOSMP
);

7314 
__STATIC_INLINE
 
LL_ADC_CË¬FÏg_JEOC
(
ADC_Ty³Def
 *
ADCx
)

7316 
WRITE_REG
(
ADCx
->
ISR
, 
LL_ADC_FLAG_JEOC
);

7325 
__STATIC_INLINE
 
LL_ADC_CË¬FÏg_JEOS
(
ADC_Ty³Def
 *
ADCx
)

7327 
WRITE_REG
(
ADCx
->
ISR
, 
LL_ADC_FLAG_JEOS
);

7336 
__STATIC_INLINE
 
LL_ADC_CË¬FÏg_JQOVF
(
ADC_Ty³Def
 *
ADCx
)

7338 
WRITE_REG
(
ADCx
->
ISR
, 
LL_ADC_FLAG_JQOVF
);

7347 
__STATIC_INLINE
 
LL_ADC_CË¬FÏg_AWD1
(
ADC_Ty³Def
 *
ADCx
)

7349 
WRITE_REG
(
ADCx
->
ISR
, 
LL_ADC_FLAG_AWD1
);

7358 
__STATIC_INLINE
 
LL_ADC_CË¬FÏg_AWD2
(
ADC_Ty³Def
 *
ADCx
)

7360 
WRITE_REG
(
ADCx
->
ISR
, 
LL_ADC_FLAG_AWD2
);

7369 
__STATIC_INLINE
 
LL_ADC_CË¬FÏg_AWD3
(
ADC_Ty³Def
 *
ADCx
)

7371 
WRITE_REG
(
ADCx
->
ISR
, 
LL_ADC_FLAG_AWD3
);

7374 #ià
defšed
(
ADC_MULTIMODE_SUPPORT
)

7382 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_MST_ADRDY
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7384  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_ADRDY_MST
) == (LL_ADC_FLAG_ADRDY_MST)) ? 1UL : 0UL);

7394 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_SLV_ADRDY
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7396  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_ADRDY_SLV
) == (LL_ADC_FLAG_ADRDY_SLV)) ? 1UL : 0UL);

7406 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_MST_EOC
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7408  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_EOC_SLV
) == (LL_ADC_FLAG_EOC_SLV)) ? 1UL : 0UL);

7418 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_SLV_EOC
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7420  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_EOC_SLV
) == (LL_ADC_FLAG_EOC_SLV)) ? 1UL : 0UL);

7430 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_MST_EOS
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7432  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_EOS_MST
) == (LL_ADC_FLAG_EOS_MST)) ? 1UL : 0UL);

7442 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_SLV_EOS
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7444  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_EOS_SLV
) == (LL_ADC_FLAG_EOS_SLV)) ? 1UL : 0UL);

7454 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_MST_OVR
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7456  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_OVR_MST
) == (LL_ADC_FLAG_OVR_MST)) ? 1UL : 0UL);

7466 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_SLV_OVR
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7468  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_OVR_SLV
) == (LL_ADC_FLAG_OVR_SLV)) ? 1UL : 0UL);

7478 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_MST_EOSMP
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7480  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_EOSMP_MST
) == (LL_ADC_FLAG_EOSMP_MST)) ? 1UL : 0UL);

7490 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_SLV_EOSMP
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7492  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_EOSMP_SLV
) == (LL_ADC_FLAG_EOSMP_SLV)) ? 1UL : 0UL);

7502 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_MST_JEOC
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7504  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_JEOC_MST
) == (LL_ADC_FLAG_JEOC_MST)) ? 1UL : 0UL);

7514 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_SLV_JEOC
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7516  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_JEOC_SLV
) == (LL_ADC_FLAG_JEOC_SLV)) ? 1UL : 0UL);

7526 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_MST_JEOS
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7528  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_JEOS_MST
) == (LL_ADC_FLAG_JEOS_MST)) ? 1UL : 0UL);

7538 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_SLV_JEOS
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7540  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_JEOS_SLV
) == (LL_ADC_FLAG_JEOS_SLV)) ? 1UL : 0UL);

7550 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_MST_JQOVF
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7552  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_JQOVF_MST
) == (LL_ADC_FLAG_JQOVF_MST)) ? 1UL : 0UL);

7562 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_SLV_JQOVF
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7564  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_JQOVF_SLV
) == (LL_ADC_FLAG_JQOVF_SLV)) ? 1UL : 0UL);

7574 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_MST_AWD1
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7576  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_AWD1_MST
) == (LL_ADC_FLAG_AWD1_MST)) ? 1UL : 0UL);

7586 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_SLV_AWD1
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7588  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_AWD1_SLV
) == (LL_ADC_FLAG_AWD1_SLV)) ? 1UL : 0UL);

7598 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_MST_AWD2
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7600  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_AWD2_MST
) == (LL_ADC_FLAG_AWD2_MST)) ? 1UL : 0UL);

7610 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_SLV_AWD2
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7612  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_AWD2_SLV
) == (LL_ADC_FLAG_AWD2_SLV)) ? 1UL : 0UL);

7622 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_MST_AWD3
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7624  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_AWD3_MST
) == (LL_ADC_FLAG_AWD3_MST)) ? 1UL : 0UL);

7634 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsAùiveFÏg_SLV_AWD3
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

7636  ((
READ_BIT
(
ADCxy_COMMON
->
CSR
, 
LL_ADC_FLAG_AWD3_SLV
) == (LL_ADC_FLAG_AWD3_SLV)) ? 1UL : 0UL);

7654 
__STATIC_INLINE
 
LL_ADC_EÇbËIT_ADRDY
(
ADC_Ty³Def
 *
ADCx
)

7656 
SET_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_ADRDY
);

7665 
__STATIC_INLINE
 
LL_ADC_EÇbËIT_EOC
(
ADC_Ty³Def
 *
ADCx
)

7667 
SET_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_EOC
);

7676 
__STATIC_INLINE
 
LL_ADC_EÇbËIT_EOS
(
ADC_Ty³Def
 *
ADCx
)

7678 
SET_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_EOS
);

7687 
__STATIC_INLINE
 
LL_ADC_EÇbËIT_OVR
(
ADC_Ty³Def
 *
ADCx
)

7689 
SET_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_OVR
);

7698 
__STATIC_INLINE
 
LL_ADC_EÇbËIT_EOSMP
(
ADC_Ty³Def
 *
ADCx
)

7700 
SET_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_EOSMP
);

7709 
__STATIC_INLINE
 
LL_ADC_EÇbËIT_JEOC
(
ADC_Ty³Def
 *
ADCx
)

7711 
SET_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_JEOC
);

7720 
__STATIC_INLINE
 
LL_ADC_EÇbËIT_JEOS
(
ADC_Ty³Def
 *
ADCx
)

7722 
SET_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_JEOS
);

7731 
__STATIC_INLINE
 
LL_ADC_EÇbËIT_JQOVF
(
ADC_Ty³Def
 *
ADCx
)

7733 
SET_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_JQOVF
);

7742 
__STATIC_INLINE
 
LL_ADC_EÇbËIT_AWD1
(
ADC_Ty³Def
 *
ADCx
)

7744 
SET_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_AWD1
);

7753 
__STATIC_INLINE
 
LL_ADC_EÇbËIT_AWD2
(
ADC_Ty³Def
 *
ADCx
)

7755 
SET_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_AWD2
);

7764 
__STATIC_INLINE
 
LL_ADC_EÇbËIT_AWD3
(
ADC_Ty³Def
 *
ADCx
)

7766 
SET_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_AWD3
);

7775 
__STATIC_INLINE
 
LL_ADC_Di§bËIT_ADRDY
(
ADC_Ty³Def
 *
ADCx
)

7777 
CLEAR_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_ADRDY
);

7786 
__STATIC_INLINE
 
LL_ADC_Di§bËIT_EOC
(
ADC_Ty³Def
 *
ADCx
)

7788 
CLEAR_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_EOC
);

7797 
__STATIC_INLINE
 
LL_ADC_Di§bËIT_EOS
(
ADC_Ty³Def
 *
ADCx
)

7799 
CLEAR_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_EOS
);

7808 
__STATIC_INLINE
 
LL_ADC_Di§bËIT_OVR
(
ADC_Ty³Def
 *
ADCx
)

7810 
CLEAR_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_OVR
);

7819 
__STATIC_INLINE
 
LL_ADC_Di§bËIT_EOSMP
(
ADC_Ty³Def
 *
ADCx
)

7821 
CLEAR_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_EOSMP
);

7830 
__STATIC_INLINE
 
LL_ADC_Di§bËIT_JEOC
(
ADC_Ty³Def
 *
ADCx
)

7832 
CLEAR_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_JEOC
);

7841 
__STATIC_INLINE
 
LL_ADC_Di§bËIT_JEOS
(
ADC_Ty³Def
 *
ADCx
)

7843 
CLEAR_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_JEOS
);

7852 
__STATIC_INLINE
 
LL_ADC_Di§bËIT_JQOVF
(
ADC_Ty³Def
 *
ADCx
)

7854 
CLEAR_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_JQOVF
);

7863 
__STATIC_INLINE
 
LL_ADC_Di§bËIT_AWD1
(
ADC_Ty³Def
 *
ADCx
)

7865 
CLEAR_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_AWD1
);

7874 
__STATIC_INLINE
 
LL_ADC_Di§bËIT_AWD2
(
ADC_Ty³Def
 *
ADCx
)

7876 
CLEAR_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_AWD2
);

7885 
__STATIC_INLINE
 
LL_ADC_Di§bËIT_AWD3
(
ADC_Ty³Def
 *
ADCx
)

7887 
CLEAR_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_AWD3
);

7897 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsEÇbËdIT_ADRDY
(
ADC_Ty³Def
 *
ADCx
)

7899  ((
READ_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_ADRDY
) == (LL_ADC_IT_ADRDY)) ? 1UL : 0UL);

7909 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsEÇbËdIT_EOC
(
ADC_Ty³Def
 *
ADCx
)

7911  ((
READ_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_EOC
) == (LL_ADC_IT_EOC)) ? 1UL : 0UL);

7921 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsEÇbËdIT_EOS
(
ADC_Ty³Def
 *
ADCx
)

7923  ((
READ_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_EOS
) == (LL_ADC_IT_EOS)) ? 1UL : 0UL);

7933 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsEÇbËdIT_OVR
(
ADC_Ty³Def
 *
ADCx
)

7935  ((
READ_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_OVR
) == (LL_ADC_IT_OVR)) ? 1UL : 0UL);

7945 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsEÇbËdIT_EOSMP
(
ADC_Ty³Def
 *
ADCx
)

7947  ((
READ_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_EOSMP
) == (LL_ADC_IT_EOSMP)) ? 1UL : 0UL);

7957 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsEÇbËdIT_JEOC
(
ADC_Ty³Def
 *
ADCx
)

7959  ((
READ_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_JEOC
) == (LL_ADC_IT_JEOC)) ? 1UL : 0UL);

7969 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsEÇbËdIT_JEOS
(
ADC_Ty³Def
 *
ADCx
)

7971  ((
READ_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_JEOS
) == (LL_ADC_IT_JEOS)) ? 1UL : 0UL);

7981 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsEÇbËdIT_JQOVF
(
ADC_Ty³Def
 *
ADCx
)

7983  ((
READ_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_JQOVF
) == (LL_ADC_IT_JQOVF)) ? 1UL : 0UL);

7993 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsEÇbËdIT_AWD1
(
ADC_Ty³Def
 *
ADCx
)

7995  ((
READ_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_AWD1
) == (LL_ADC_IT_AWD1)) ? 1UL : 0UL);

8005 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsEÇbËdIT_AWD2
(
ADC_Ty³Def
 *
ADCx
)

8007  ((
READ_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_AWD2
) == (LL_ADC_IT_AWD2)) ? 1UL : 0UL);

8017 
__STATIC_INLINE
 
ušt32_t
 
LL_ADC_IsEÇbËdIT_AWD3
(
ADC_Ty³Def
 *
ADCx
)

8019  ((
READ_BIT
(
ADCx
->
IER
, 
LL_ADC_IT_AWD3
) == (LL_ADC_IT_AWD3)) ? 1UL : 0UL);

8026 #ià
defšed
(
USE_FULL_LL_DRIVER
)

8032 
E¼ÜStus
 
LL_ADC_CommÚDeIn™
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
);

8033 
E¼ÜStus
 
LL_ADC_CommÚIn™
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
, 
LL_ADC_CommÚIn™Ty³Def
 *
ADC_CommÚIn™SŒuù
);

8034 
LL_ADC_CommÚSŒuùIn™
(
LL_ADC_CommÚIn™Ty³Def
 *
ADC_CommÚIn™SŒuù
);

8038 
E¼ÜStus
 
LL_ADC_DeIn™
(
ADC_Ty³Def
 *
ADCx
);

8041 
E¼ÜStus
 
LL_ADC_In™
(
ADC_Ty³Def
 *
ADCx
, 
LL_ADC_In™Ty³Def
 *
ADC_In™SŒuù
);

8042 
LL_ADC_SŒuùIn™
(
LL_ADC_In™Ty³Def
 *
ADC_In™SŒuù
);

8045 
E¼ÜStus
 
LL_ADC_REG_In™
(
ADC_Ty³Def
 *
ADCx
, 
LL_ADC_REG_In™Ty³Def
 *
ADC_REG_In™SŒuù
);

8046 
LL_ADC_REG_SŒuùIn™
(
LL_ADC_REG_In™Ty³Def
 *
ADC_REG_In™SŒuù
);

8049 
E¼ÜStus
 
LL_ADC_INJ_In™
(
ADC_Ty³Def
 *
ADCx
, 
LL_ADC_INJ_In™Ty³Def
 *
ADC_INJ_In™SŒuù
);

8050 
LL_ADC_INJ_SŒuùIn™
(
LL_ADC_INJ_In™Ty³Def
 *
ADC_INJ_In™SŒuù
);

8071 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_bus.h

38 #iâdeà
STM32G4xx_LL_BUS_H


39 
	#STM32G4xx_LL_BUS_H


	)

41 #ifdeà
__ýlu¥lus


46 
	~"¡m32g4xx.h
"

52 #ià
defšed
(
RCC
)

74 
	#LL_AHB1_GRP1_PERIPH_ALL
 0xFFFFFFFFU

	)

75 
	#LL_AHB1_GRP1_PERIPH_DMA1
 
RCC_AHB1ENR_DMA1EN


	)

76 
	#LL_AHB1_GRP1_PERIPH_DMA2
 
RCC_AHB1ENR_DMA2EN


	)

77 
	#LL_AHB1_GRP1_PERIPH_DMAMUX1
 
RCC_AHB1ENR_DMAMUX1EN


	)

78 
	#LL_AHB1_GRP1_PERIPH_CORDIC
 
RCC_AHB1ENR_CORDICEN


	)

79 
	#LL_AHB1_GRP1_PERIPH_FMAC
 
RCC_AHB1ENR_FMACEN


	)

80 
	#LL_AHB1_GRP1_PERIPH_FLASH
 
RCC_AHB1ENR_FLASHEN


	)

81 
	#LL_AHB1_GRP1_PERIPH_SRAM1
 
RCC_AHB1SMENR_SRAM1SMEN


	)

82 
	#LL_AHB1_GRP1_PERIPH_CRC
 
RCC_AHB1ENR_CRCEN


	)

90 
	#LL_AHB2_GRP1_PERIPH_ALL
 0xFFFFFFFFU

	)

91 
	#LL_AHB2_GRP1_PERIPH_GPIOA
 
RCC_AHB2ENR_GPIOAEN


	)

92 
	#LL_AHB2_GRP1_PERIPH_GPIOB
 
RCC_AHB2ENR_GPIOBEN


	)

93 
	#LL_AHB2_GRP1_PERIPH_GPIOC
 
RCC_AHB2ENR_GPIOCEN


	)

94 
	#LL_AHB2_GRP1_PERIPH_GPIOD
 
RCC_AHB2ENR_GPIODEN


	)

95 
	#LL_AHB2_GRP1_PERIPH_GPIOE
 
RCC_AHB2ENR_GPIOEEN


	)

96 
	#LL_AHB2_GRP1_PERIPH_GPIOF
 
RCC_AHB2ENR_GPIOFEN


	)

97 
	#LL_AHB2_GRP1_PERIPH_GPIOG
 
RCC_AHB2ENR_GPIOGEN


	)

98 
	#LL_AHB2_GRP1_PERIPH_CCM
 
RCC_AHB2SMENR_CCMSMEN


	)

99 
	#LL_AHB2_GRP1_PERIPH_SRAM2
 
RCC_AHB2SMENR_SRAM2SMEN


	)

100 
	#LL_AHB2_GRP1_PERIPH_ADC12
 
RCC_AHB2ENR_ADC12EN


	)

101 #ià
defšed
(
ADC345_COMMON
)

102 
	#LL_AHB2_GRP1_PERIPH_ADC345
 
RCC_AHB2ENR_ADC345EN


	)

104 
	#LL_AHB2_GRP1_PERIPH_DAC1
 
RCC_AHB2ENR_DAC1EN


	)

105 #ià
defšed
(
DAC2
)

106 
	#LL_AHB2_GRP1_PERIPH_DAC2
 
RCC_AHB2ENR_DAC2EN


	)

108 
	#LL_AHB2_GRP1_PERIPH_DAC3
 
RCC_AHB2ENR_DAC3EN


	)

109 #ià
defšed
(
DAC4
)

110 
	#LL_AHB2_GRP1_PERIPH_DAC4
 
RCC_AHB2ENR_DAC4EN


	)

112 #ià
defšed
(
AES
)

113 
	#LL_AHB2_GRP1_PERIPH_AES
 
RCC_AHB2ENR_AESEN


	)

115 
	#LL_AHB2_GRP1_PERIPH_RNG
 
RCC_AHB2ENR_RNGEN


	)

123 
	#LL_AHB3_GRP1_PERIPH_ALL
 0xFFFFFFFFU

	)

124 #ià
defšed
(
FMC_Bªk1_R
)

125 
	#LL_AHB3_GRP1_PERIPH_FMC
 
RCC_AHB3ENR_FMCEN


	)

127 #ià
defšed
(
QUADSPI
)

128 
	#LL_AHB3_GRP1_PERIPH_QSPI
 
RCC_AHB3ENR_QSPIEN


	)

137 
	#LL_APB1_GRP1_PERIPH_ALL
 0xFFFFFFFFU

	)

138 
	#LL_APB1_GRP1_PERIPH_TIM2
 
RCC_APB1ENR1_TIM2EN


	)

139 
	#LL_APB1_GRP1_PERIPH_TIM3
 
RCC_APB1ENR1_TIM3EN


	)

140 
	#LL_APB1_GRP1_PERIPH_TIM4
 
RCC_APB1ENR1_TIM4EN


	)

141 #ià
defšed
(
TIM5
)

142 
	#LL_APB1_GRP1_PERIPH_TIM5
 
RCC_APB1ENR1_TIM5EN


	)

144 
	#LL_APB1_GRP1_PERIPH_TIM6
 
RCC_APB1ENR1_TIM6EN


	)

145 
	#LL_APB1_GRP1_PERIPH_TIM7
 
RCC_APB1ENR1_TIM7EN


	)

146 
	#LL_APB1_GRP1_PERIPH_CRS
 
RCC_APB1ENR1_CRSEN


	)

147 
	#LL_APB1_GRP1_PERIPH_RTCAPB
 
RCC_APB1ENR1_RTCAPBEN


	)

148 
	#LL_APB1_GRP1_PERIPH_WWDG
 
RCC_APB1ENR1_WWDGEN


	)

149 
	#LL_APB1_GRP1_PERIPH_SPI2
 
RCC_APB1ENR1_SPI2EN


	)

150 
	#LL_APB1_GRP1_PERIPH_SPI3
 
RCC_APB1ENR1_SPI3EN


	)

151 
	#LL_APB1_GRP1_PERIPH_USART2
 
RCC_APB1ENR1_USART2EN


	)

152 
	#LL_APB1_GRP1_PERIPH_USART3
 
RCC_APB1ENR1_USART3EN


	)

153 #ià
defšed
(
UART4
)

154 
	#LL_APB1_GRP1_PERIPH_UART4
 
RCC_APB1ENR1_UART4EN


	)

156 #ià
defšed
(
UART5
)

157 
	#LL_APB1_GRP1_PERIPH_UART5
 
RCC_APB1ENR1_UART5EN


	)

159 
	#LL_APB1_GRP1_PERIPH_I2C1
 
RCC_APB1ENR1_I2C1EN


	)

160 
	#LL_APB1_GRP1_PERIPH_I2C2
 
RCC_APB1ENR1_I2C2EN


	)

161 
	#LL_APB1_GRP1_PERIPH_USB
 
RCC_APB1ENR1_USBEN


	)

162 #ià
defšed
(
FDCAN1
)

163 
	#LL_APB1_GRP1_PERIPH_FDCAN
 
RCC_APB1ENR1_FDCANEN


	)

165 
	#LL_APB1_GRP1_PERIPH_PWR
 
RCC_APB1ENR1_PWREN


	)

166 
	#LL_APB1_GRP1_PERIPH_I2C3
 
RCC_APB1ENR1_I2C3EN


	)

167 
	#LL_APB1_GRP1_PERIPH_LPTIM1
 
RCC_APB1ENR1_LPTIM1EN


	)

176 
	#LL_APB1_GRP2_PERIPH_ALL
 0xFFFFFFFFU

	)

177 
	#LL_APB1_GRP2_PERIPH_LPUART1
 
RCC_APB1ENR2_LPUART1EN


	)

178 #ià
defšed
(
I2C4
)

179 
	#LL_APB1_GRP2_PERIPH_I2C4
 
RCC_APB1ENR2_I2C4EN


	)

181 
	#LL_APB1_GRP2_PERIPH_UCPD1
 
RCC_APB1ENR2_UCPD1EN


	)

189 
	#LL_APB2_GRP1_PERIPH_ALL
 0xFFFFFFFFU

	)

190 
	#LL_APB2_GRP1_PERIPH_SYSCFG
 
RCC_APB2ENR_SYSCFGEN


	)

191 
	#LL_APB2_GRP1_PERIPH_TIM1
 
RCC_APB2ENR_TIM1EN


	)

192 
	#LL_APB2_GRP1_PERIPH_SPI1
 
RCC_APB2ENR_SPI1EN


	)

193 
	#LL_APB2_GRP1_PERIPH_TIM8
 
RCC_APB2ENR_TIM8EN


	)

194 
	#LL_APB2_GRP1_PERIPH_USART1
 
RCC_APB2ENR_USART1EN


	)

195 #ià
defšed
(
SPI4
)

196 
	#LL_APB2_GRP1_PERIPH_SPI4
 
RCC_APB2ENR_SPI4EN


	)

198 
	#LL_APB2_GRP1_PERIPH_TIM15
 
RCC_APB2ENR_TIM15EN


	)

199 
	#LL_APB2_GRP1_PERIPH_TIM16
 
RCC_APB2ENR_TIM16EN


	)

200 
	#LL_APB2_GRP1_PERIPH_TIM17
 
RCC_APB2ENR_TIM17EN


	)

201 #ià
defšed
(
TIM20
)

202 
	#LL_APB2_GRP1_PERIPH_TIM20
 
RCC_APB2ENR_TIM20EN


	)

204 
	#LL_APB2_GRP1_PERIPH_SAI1
 
RCC_APB2ENR_SAI1EN


	)

205 #ià
defšed
(
HRTIM1
)

206 
	#LL_APB2_GRP1_PERIPH_HRTIM1
 
RCC_APB2ENR_HRTIM1EN


	)

245 
__STATIC_INLINE
 
LL_AHB1_GRP1_EÇbËClock
(
ušt32_t
 
P”hs
)

247 
__IO
 
ušt32_t
 
tm´eg
;

248 
SET_BIT
(
RCC
->
AHB1ENR
, 
P”hs
);

250 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
P”hs
);

251 ()
tm´eg
;

273 
__STATIC_INLINE
 
ušt32_t
 
LL_AHB1_GRP1_IsEÇbËdClock
(ušt32_ˆ
P”hs
)

275  ((
READ_BIT
(
RCC
->
AHB1ENR
, 
P”hs
) == Periphs) ? 1UL : 0UL);

297 
__STATIC_INLINE
 
LL_AHB1_GRP1_Di§bËClock
(
ušt32_t
 
P”hs
)

299 
CLEAR_BIT
(
RCC
->
AHB1ENR
, 
P”hs
);

322 
__STATIC_INLINE
 
LL_AHB1_GRP1_FÜûRe£t
(
ušt32_t
 
P”hs
)

324 
SET_BIT
(
RCC
->
AHB1RSTR
, 
P”hs
);

347 
__STATIC_INLINE
 
LL_AHB1_GRP1_R–—£Re£t
(
ušt32_t
 
P”hs
)

349 
CLEAR_BIT
(
RCC
->
AHB1RSTR
, 
P”hs
);

373 
__STATIC_INLINE
 
LL_AHB1_GRP1_EÇbËClockStÝSË•
(
ušt32_t
 
P”hs
)

375 
__IO
 
ušt32_t
 
tm´eg
;

376 
SET_BIT
(
RCC
->
AHB1SMENR
, 
P”hs
);

378 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1SMENR
, 
P”hs
);

379 ()
tm´eg
;

403 
__STATIC_INLINE
 
LL_AHB1_GRP1_Di§bËClockStÝSË•
(
ušt32_t
 
P”hs
)

405 
CLEAR_BIT
(
RCC
->
AHB1SMENR
, 
P”hs
);

453 
__STATIC_INLINE
 
LL_AHB2_GRP1_EÇbËClock
(
ušt32_t
 
P”hs
)

455 
__IO
 
ušt32_t
 
tm´eg
;

456 
SET_BIT
(
RCC
->
AHB2ENR
, 
P”hs
);

458 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
P”hs
);

459 ()
tm´eg
;

499 
__STATIC_INLINE
 
ušt32_t
 
LL_AHB2_GRP1_IsEÇbËdClock
(ušt32_ˆ
P”hs
)

501  ((
READ_BIT
(
RCC
->
AHB2ENR
, 
P”hs
) == Periphs) ? 1UL : 0UL);

541 
__STATIC_INLINE
 
LL_AHB2_GRP1_Di§bËClock
(
ušt32_t
 
P”hs
)

543 
CLEAR_BIT
(
RCC
->
AHB2ENR
, 
P”hs
);

583 
__STATIC_INLINE
 
LL_AHB2_GRP1_FÜûRe£t
(
ušt32_t
 
P”hs
)

585 
SET_BIT
(
RCC
->
AHB2RSTR
, 
P”hs
);

625 
__STATIC_INLINE
 
LL_AHB2_GRP1_R–—£Re£t
(
ušt32_t
 
P”hs
)

627 
CLEAR_BIT
(
RCC
->
AHB2RSTR
, 
P”hs
);

671 
__STATIC_INLINE
 
LL_AHB2_GRP1_EÇbËClockStÝSË•
(
ušt32_t
 
P”hs
)

673 
__IO
 
ušt32_t
 
tm´eg
;

674 
SET_BIT
(
RCC
->
AHB2SMENR
, 
P”hs
);

676 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2SMENR
, 
P”hs
);

677 ()
tm´eg
;

721 
__STATIC_INLINE
 
LL_AHB2_GRP1_Di§bËClockStÝSË•
(
ušt32_t
 
P”hs
)

723 
CLEAR_BIT
(
RCC
->
AHB2SMENR
, 
P”hs
);

745 
__STATIC_INLINE
 
LL_AHB3_GRP1_EÇbËClock
(
ušt32_t
 
P”hs
)

747 
__IO
 
ušt32_t
 
tm´eg
;

748 
SET_BIT
(
RCC
->
AHB3ENR
, 
P”hs
);

750 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3ENR
, 
P”hs
);

751 ()
tm´eg
;

765 
__STATIC_INLINE
 
ušt32_t
 
LL_AHB3_GRP1_IsEÇbËdClock
(ušt32_ˆ
P”hs
)

767  ((
READ_BIT
(
RCC
->
AHB3ENR
, 
P”hs
) == Periphs) ? 1UL : 0UL);

781 
__STATIC_INLINE
 
LL_AHB3_GRP1_Di§bËClock
(
ušt32_t
 
P”hs
)

783 
CLEAR_BIT
(
RCC
->
AHB3ENR
, 
P”hs
);

798 
__STATIC_INLINE
 
LL_AHB3_GRP1_FÜûRe£t
(
ušt32_t
 
P”hs
)

800 
SET_BIT
(
RCC
->
AHB3RSTR
, 
P”hs
);

815 
__STATIC_INLINE
 
LL_AHB3_GRP1_R–—£Re£t
(
ušt32_t
 
P”hs
)

817 
CLEAR_BIT
(
RCC
->
AHB3RSTR
, 
P”hs
);

831 
__STATIC_INLINE
 
LL_AHB3_GRP1_EÇbËClockStÝSË•
(
ušt32_t
 
P”hs
)

833 
__IO
 
ušt32_t
 
tm´eg
;

834 
SET_BIT
(
RCC
->
AHB3SMENR
, 
P”hs
);

836 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3SMENR
, 
P”hs
);

837 ()
tm´eg
;

851 
__STATIC_INLINE
 
LL_AHB3_GRP1_Di§bËClockStÝSË•
(
ušt32_t
 
P”hs
)

853 
CLEAR_BIT
(
RCC
->
AHB3SMENR
, 
P”hs
);

915 
__STATIC_INLINE
 
LL_APB1_GRP1_EÇbËClock
(
ušt32_t
 
P”hs
)

917 
__IO
 
ušt32_t
 
tm´eg
;

918 
SET_BIT
(
RCC
->
APB1ENR1
, 
P”hs
);

920 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR1
, 
P”hs
);

921 ()
tm´eg
;

937 
__STATIC_INLINE
 
LL_APB1_GRP2_EÇbËClock
(
ušt32_t
 
P”hs
)

939 
__IO
 
ušt32_t
 
tm´eg
;

940 
SET_BIT
(
RCC
->
APB1ENR2
, 
P”hs
);

942 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR2
, 
P”hs
);

943 ()
tm´eg
;

997 
__STATIC_INLINE
 
ušt32_t
 
LL_APB1_GRP1_IsEÇbËdClock
(ušt32_ˆ
P”hs
)

999  ((
READ_BIT
(
RCC
->
APB1ENR1
, 
P”hs
) == Periphs) ? 1UL : 0UL);

1015 
__STATIC_INLINE
 
ušt32_t
 
LL_APB1_GRP2_IsEÇbËdClock
(ušt32_ˆ
P”hs
)

1017  ((
READ_BIT
(
RCC
->
APB1ENR2
, 
P”hs
) == Periphs) ? 1UL : 0UL);

1071 
__STATIC_INLINE
 
LL_APB1_GRP1_Di§bËClock
(
ušt32_t
 
P”hs
)

1073 
CLEAR_BIT
(
RCC
->
APB1ENR1
, 
P”hs
);

1089 
__STATIC_INLINE
 
LL_APB1_GRP2_Di§bËClock
(
ušt32_t
 
P”hs
)

1091 
CLEAR_BIT
(
RCC
->
APB1ENR2
, 
P”hs
);

1141 
__STATIC_INLINE
 
LL_APB1_GRP1_FÜûRe£t
(
ušt32_t
 
P”hs
)

1143 
SET_BIT
(
RCC
->
APB1RSTR1
, 
P”hs
);

1159 
__STATIC_INLINE
 
LL_APB1_GRP2_FÜûRe£t
(
ušt32_t
 
P”hs
)

1161 
SET_BIT
(
RCC
->
APB1RSTR2
, 
P”hs
);

1211 
__STATIC_INLINE
 
LL_APB1_GRP1_R–—£Re£t
(
ušt32_t
 
P”hs
)

1213 
CLEAR_BIT
(
RCC
->
APB1RSTR1
, 
P”hs
);

1229 
__STATIC_INLINE
 
LL_APB1_GRP2_R–—£Re£t
(
ušt32_t
 
P”hs
)

1231 
CLEAR_BIT
(
RCC
->
APB1RSTR2
, 
P”hs
);

1285 
__STATIC_INLINE
 
LL_APB1_GRP1_EÇbËClockStÝSË•
(
ušt32_t
 
P”hs
)

1287 
__IO
 
ušt32_t
 
tm´eg
;

1288 
SET_BIT
(
RCC
->
APB1SMENR1
, 
P”hs
);

1290 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1SMENR1
, 
P”hs
);

1291 ()
tm´eg
;

1307 
__STATIC_INLINE
 
LL_APB1_GRP2_EÇbËClockStÝSË•
(
ušt32_t
 
P”hs
)

1309 
__IO
 
ušt32_t
 
tm´eg
;

1310 
SET_BIT
(
RCC
->
APB1SMENR2
, 
P”hs
);

1312 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1SMENR2
, 
P”hs
);

1313 ()
tm´eg
;

1367 
__STATIC_INLINE
 
LL_APB1_GRP1_Di§bËClockStÝSË•
(
ušt32_t
 
P”hs
)

1369 
CLEAR_BIT
(
RCC
->
APB1SMENR1
, 
P”hs
);

1385 
__STATIC_INLINE
 
LL_APB1_GRP2_Di§bËClockStÝSË•
(
ušt32_t
 
P”hs
)

1387 
CLEAR_BIT
(
RCC
->
APB1SMENR2
, 
P”hs
);

1429 
__STATIC_INLINE
 
LL_APB2_GRP1_EÇbËClock
(
ušt32_t
 
P”hs
)

1431 
__IO
 
ušt32_t
 
tm´eg
;

1432 
SET_BIT
(
RCC
->
APB2ENR
, 
P”hs
);

1434 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
P”hs
);

1435 ()
tm´eg
;

1469 
__STATIC_INLINE
 
ušt32_t
 
LL_APB2_GRP1_IsEÇbËdClock
(ušt32_ˆ
P”hs
)

1471  ((
READ_BIT
(
RCC
->
APB2ENR
, 
P”hs
) == Periphs) ? 1UL : 0UL);

1505 
__STATIC_INLINE
 
LL_APB2_GRP1_Di§bËClock
(
ušt32_t
 
P”hs
)

1507 
CLEAR_BIT
(
RCC
->
APB2ENR
, 
P”hs
);

1541 
__STATIC_INLINE
 
LL_APB2_GRP1_FÜûRe£t
(
ušt32_t
 
P”hs
)

1543 
SET_BIT
(
RCC
->
APB2RSTR
, 
P”hs
);

1577 
__STATIC_INLINE
 
LL_APB2_GRP1_R–—£Re£t
(
ušt32_t
 
P”hs
)

1579 
CLEAR_BIT
(
RCC
->
APB2RSTR
, 
P”hs
);

1613 
__STATIC_INLINE
 
LL_APB2_GRP1_EÇbËClockStÝSË•
(
ušt32_t
 
P”hs
)

1615 
__IO
 
ušt32_t
 
tm´eg
;

1616 
SET_BIT
(
RCC
->
APB2SMENR
, 
P”hs
);

1618 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2SMENR
, 
P”hs
);

1619 ()
tm´eg
;

1653 
__STATIC_INLINE
 
LL_APB2_GRP1_Di§bËClockStÝSË•
(
ušt32_t
 
P”hs
)

1655 
CLEAR_BIT
(
RCC
->
APB2SMENR
, 
P”hs
);

1677 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_comp.h

21 #iâdeà
STM32G4xx_LL_COMP_H


22 
	#STM32G4xx_LL_COMP_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

47 #ià
defšed
(
USE_FULL_LL_DRIVER
)

57 
ušt32_t
 
IÅutPlus
;

62 
ušt32_t
 
IÅutMšus
;

67 
ušt32_t
 
IÅutHy¡”esis
;

72 
ušt32_t
 
OuutPÞ¬™y
;

77 
ušt32_t
 
OuutBÏnkšgSourû
;

82 } 
	tLL_COMP_In™Ty³Def
;

97 
	#LL_COMP_INPUT_PLUS_IO1
 (0x00000000ULè

	)

98 
	#LL_COMP_INPUT_PLUS_IO2
 (
COMP_CSR_INPSEL
è

	)

106 
	#LL_COMP_INPUT_MINUS_1_4VREFINT
 ( 
COMP_CSR_SCALEN
 | 
COMP_CSR_BRGEN
è

	)

107 
	#LL_COMP_INPUT_MINUS_1_2VREFINT
 ( 
COMP_CSR_INMSEL_0
 | 
COMP_CSR_SCALEN
 | 
COMP_CSR_BRGEN
è

	)

108 
	#LL_COMP_INPUT_MINUS_3_4VREFINT
 ( 
COMP_CSR_INMSEL_1
 | 
COMP_CSR_SCALEN
 | 
COMP_CSR_BRGEN
è

	)

109 
	#LL_COMP_INPUT_MINUS_VREFINT
 ( 
COMP_CSR_INMSEL_1
 | 
COMP_CSR_INMSEL_0
 | 
COMP_CSR_SCALEN
 )

	)

110 
	#LL_COMP_INPUT_MINUS_DAC1_CH1
 (
COMP_CSR_INMSEL_2
 | 
COMP_CSR_INMSEL_0
è

	)

111 
	#LL_COMP_INPUT_MINUS_DAC1_CH2
 (
COMP_CSR_INMSEL_2
 | 
COMP_CSR_INMSEL_0
è

	)

112 
	#LL_COMP_INPUT_MINUS_DAC2_CH1
 (
COMP_CSR_INMSEL_2
 | 
COMP_CSR_INMSEL_0
è

	)

113 
	#LL_COMP_INPUT_MINUS_DAC3_CH1
 (
COMP_CSR_INMSEL_2
 )

	)

114 
	#LL_COMP_INPUT_MINUS_DAC3_CH2
 (
COMP_CSR_INMSEL_2
 )

	)

115 
	#LL_COMP_INPUT_MINUS_DAC4_CH1
 (
COMP_CSR_INMSEL_2
 )

	)

116 
	#LL_COMP_INPUT_MINUS_DAC4_CH2
 (
COMP_CSR_INMSEL_2
 )

	)

117 
	#LL_COMP_INPUT_MINUS_IO1
 (
COMP_CSR_INMSEL_2
 | 
COMP_CSR_INMSEL_1
 )

	)

118 
	#LL_COMP_INPUT_MINUS_IO2
 (
COMP_CSR_INMSEL_2
 | 
COMP_CSR_INMSEL_1
 | 
COMP_CSR_INMSEL_0
è

	)

127 
	#LL_COMP_HYSTERESIS_NONE
 (0x00000000ULè

	)

128 
	#LL_COMP_HYSTERESIS_10MV
 ( 
COMP_CSR_HYST_0
è

	)

129 
	#LL_COMP_HYSTERESIS_20MV
 ( 
COMP_CSR_HYST_1
 )

	)

130 
	#LL_COMP_HYSTERESIS_30MV
 ( 
COMP_CSR_HYST_1
 | 
COMP_CSR_HYST_0
è

	)

131 
	#LL_COMP_HYSTERESIS_40MV
 (
COMP_CSR_HYST_2
 )

	)

132 
	#LL_COMP_HYSTERESIS_50MV
 (
COMP_CSR_HYST_2
 | 
COMP_CSR_HYST_0
è

	)

133 
	#LL_COMP_HYSTERESIS_60MV
 (
COMP_CSR_HYST_2
 | 
COMP_CSR_HYST_1
 )

	)

134 
	#LL_COMP_HYSTERESIS_70MV
 (
COMP_CSR_HYST_2
 | 
COMP_CSR_HYST_1
 | 
COMP_CSR_HYST_0
è

	)

135 
	#LL_COMP_HYSTERESIS_LOW
 
LL_COMP_HYSTERESIS_10MV


	)

136 
	#LL_COMP_HYSTERESIS_MEDIUM
 
LL_COMP_HYSTERESIS_40MV


	)

137 
	#LL_COMP_HYSTERESIS_HIGH
 
LL_COMP_HYSTERESIS_70MV


	)

145 
	#LL_COMP_OUTPUTPOL_NONINVERTED
 (0x00000000ULè

	)

146 
	#LL_COMP_OUTPUTPOL_INVERTED
 (
COMP_CSR_POLARITY
è

	)

154 
	#LL_COMP_BLANKINGSRC_NONE
 (0x00000000ULè

	)

155 
	#LL_COMP_BLANKINGSRC_TIM1_OC5_COMP1
 ( 
COMP_CSR_BLANKING_0
è

	)

156 
	#LL_COMP_BLANKINGSRC_TIM1_OC5_COMP2
 ( 
COMP_CSR_BLANKING_0
è

	)

157 
	#LL_COMP_BLANKINGSRC_TIM1_OC5_COMP3
 ( 
COMP_CSR_BLANKING_0
è

	)

158 
	#LL_COMP_BLANKINGSRC_TIM1_OC5_COMP4
 (
COMP_CSR_BLANKING_2
 )

	)

159 
	#LL_COMP_BLANKINGSRC_TIM1_OC5_COMP5
 (
COMP_CSR_BLANKING_2
 )

	)

160 
	#LL_COMP_BLANKINGSRC_TIM1_OC5_COMP6
 (
COMP_CSR_BLANKING_2
 )

	)

161 
	#LL_COMP_BLANKINGSRC_TIM1_OC5_COMP7
 ( 
COMP_CSR_BLANKING_0
è

	)

162 
	#LL_COMP_BLANKINGSRC_TIM2_OC3_COMP1
 ( 
COMP_CSR_BLANKING_1
 )

	)

163 
	#LL_COMP_BLANKINGSRC_TIM2_OC3_COMP2
 ( 
COMP_CSR_BLANKING_1
 )

	)

164 
	#LL_COMP_BLANKINGSRC_TIM2_OC3_COMP5
 ( 
COMP_CSR_BLANKING_0
è

	)

165 
	#LL_COMP_BLANKINGSRC_TIM2_OC4_COMP3
 ( 
COMP_CSR_BLANKING_1
 | 
COMP_CSR_BLANKING_0
è

	)

166 
	#LL_COMP_BLANKINGSRC_TIM2_OC4_COMP6
 ( 
COMP_CSR_BLANKING_1
 )

	)

167 
	#LL_COMP_BLANKINGSRC_TIM3_OC3_COMP1
 ( 
COMP_CSR_BLANKING_1
 | 
COMP_CSR_BLANKING_0
è

	)

168 
	#LL_COMP_BLANKINGSRC_TIM3_OC3_COMP2
 ( 
COMP_CSR_BLANKING_1
 | 
COMP_CSR_BLANKING_0
è

	)

169 
	#LL_COMP_BLANKINGSRC_TIM3_OC3_COMP3
 ( 
COMP_CSR_BLANKING_1
 )

	)

170 
	#LL_COMP_BLANKINGSRC_TIM3_OC3_COMP5
 ( 
COMP_CSR_BLANKING_1
 | 
COMP_CSR_BLANKING_0
è

	)

171 
	#LL_COMP_BLANKINGSRC_TIM3_OC3_COMP7
 ( 
COMP_CSR_BLANKING_1
 | 
COMP_CSR_BLANKING_0
è

	)

172 
	#LL_COMP_BLANKINGSRC_TIM3_OC4_COMP4
 ( 
COMP_CSR_BLANKING_0
è

	)

173 
	#LL_COMP_BLANKINGSRC_TIM8_OC5_COMP1
 (
COMP_CSR_BLANKING_2
 )

	)

174 
	#LL_COMP_BLANKINGSRC_TIM8_OC5_COMP2
 (
COMP_CSR_BLANKING_2
 )

	)

175 
	#LL_COMP_BLANKINGSRC_TIM8_OC5_COMP3
 (
COMP_CSR_BLANKING_2
 )

	)

176 
	#LL_COMP_BLANKINGSRC_TIM8_OC5_COMP4
 ( 
COMP_CSR_BLANKING_1
 )

	)

177 
	#LL_COMP_BLANKINGSRC_TIM8_OC5_COMP5
 ( 
COMP_CSR_BLANKING_1
 )

	)

178 
	#LL_COMP_BLANKINGSRC_TIM8_OC5_COMP6
 ( 
COMP_CSR_BLANKING_0
è

	)

179 
	#LL_COMP_BLANKINGSRC_TIM8_OC5_COMP7
 ( 
COMP_CSR_BLANKING_1
 )

	)

180 
	#LL_COMP_BLANKINGSRC_TIM15_OC1_COMP4
 ( 
COMP_CSR_BLANKING_1
 | 
COMP_CSR_BLANKING_0
è

	)

181 
	#LL_COMP_BLANKINGSRC_TIM15_OC2_COMP6
 ( 
COMP_CSR_BLANKING_1
 | 
COMP_CSR_BLANKING_0
è

	)

182 
	#LL_COMP_BLANKINGSRC_TIM15_OC2_COMP7
 (
COMP_CSR_BLANKING_2
 )

	)

183 
	#LL_COMP_BLANKINGSRC_TIM20_OC5
 (
COMP_CSR_BLANKING_2
 | 
COMP_CSR_BLANKING_0
è

	)

184 
	#LL_COMP_BLANKINGSRC_TIM15_OC1
 (
COMP_CSR_BLANKING_2
 | 
COMP_CSR_BLANKING_1
 )

	)

185 
	#LL_COMP_BLANKINGSRC_TIM4_OC3
 (
COMP_CSR_BLANKING_2
 | 
COMP_CSR_BLANKING_1
 | 
COMP_CSR_BLANKING_0
è

	)

194 
	#LL_COMP_OUTPUT_LEVEL_LOW
 (0x00000000ULè

	)

195 
	#LL_COMP_OUTPUT_LEVEL_HIGH
 (0x00000001ULè

	)

213 
	#LL_COMP_DELAY_STARTUP_US
 ( 5ULè

	)

221 
	#LL_COMP_DELAY_VOLTAGE_SCALER_STAB_US
 ( 200ULè

	)

246 
	#LL_COMP_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
((__INSTANCE__)->__REG__, (__VALUE__))

	)

254 
	#LL_COMP_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
((__INSTANCE__)->__REG__)

	)

323 
__STATIC_INLINE
 
LL_COMP_CÚfigIÅuts
(
COMP_Ty³Def
 *
COMPx
, 
ušt32_t
 
IÅutMšus
, ušt32_ˆ
IÅutPlus
)

325 
MODIFY_REG
(
COMPx
->
CSR
,

326 
COMP_CSR_INMSEL
 | 
COMP_CSR_INPSEL
 | 
COMP_CSR_SCALEN
 | 
COMP_CSR_BRGEN
,

327 
IÅutMšus
 | 
IÅutPlus
);

342 
__STATIC_INLINE
 
LL_COMP_S‘IÅutPlus
(
COMP_Ty³Def
 *
COMPx
, 
ušt32_t
 
IÅutPlus
)

344 
MODIFY_REG
(
COMPx
->
CSR
, 
COMP_CSR_INPSEL
, 
IÅutPlus
);

358 
__STATIC_INLINE
 
ušt32_t
 
LL_COMP_G‘IÅutPlus
(
COMP_Ty³Def
 *
COMPx
)

360  (
ušt32_t
)(
READ_BIT
(
COMPx
->
CSR
, 
COMP_CSR_INPSEL
));

402 
__STATIC_INLINE
 
LL_COMP_S‘IÅutMšus
(
COMP_Ty³Def
 *
COMPx
, 
ušt32_t
 
IÅutMšus
)

404 
MODIFY_REG
(
COMPx
->
CSR
, 
COMP_CSR_INMSEL
 | 
COMP_CSR_SCALEN
 | 
COMP_CSR_BRGEN
, 
IÅutMšus
);

433 
__STATIC_INLINE
 
ušt32_t
 
LL_COMP_G‘IÅutMšus
(
COMP_Ty³Def
 *
COMPx
)

435  (
ušt32_t
)(
READ_BIT
(
COMPx
->
CSR
, 
COMP_CSR_INMSEL
 | 
COMP_CSR_SCALEN
 | 
COMP_CSR_BRGEN
));

456 
__STATIC_INLINE
 
LL_COMP_S‘IÅutHy¡”esis
(
COMP_Ty³Def
 *
COMPx
, 
ušt32_t
 
IÅutHy¡”esis
)

458 
MODIFY_REG
(
COMPx
->
CSR
, 
COMP_CSR_HYST
, 
IÅutHy¡”esis
);

475 
__STATIC_INLINE
 
ušt32_t
 
LL_COMP_G‘IÅutHy¡”esis
(
COMP_Ty³Def
 *
COMPx
)

477  (
ušt32_t
)(
READ_BIT
(
COMPx
->
CSR
, 
COMP_CSR_HYST
));

497 
__STATIC_INLINE
 
LL_COMP_S‘OuutPÞ¬™y
(
COMP_Ty³Def
 *
COMPx
, 
ušt32_t
 
OuutPÞ¬™y
)

499 
MODIFY_REG
(
COMPx
->
CSR
, 
COMP_CSR_POLARITY
, 
OuutPÞ¬™y
);

510 
__STATIC_INLINE
 
ušt32_t
 
LL_COMP_G‘OuutPÞ¬™y
(
COMP_Ty³Def
 *
COMPx
)

512  (
ušt32_t
)(
READ_BIT
(
COMPx
->
CSR
, 
COMP_CSR_POLARITY
));

562 
__STATIC_INLINE
 
LL_COMP_S‘OuutBÏnkšgSourû
(
COMP_Ty³Def
 *
COMPx
, 
ušt32_t
 
BÏnkšgSourû
)

564 
MODIFY_REG
(
COMPx
->
CSR
, 
COMP_CSR_BLANKING
, 
BÏnkšgSourû
);

613 
__STATIC_INLINE
 
ušt32_t
 
LL_COMP_G‘OuutBÏnkšgSourû
(
COMP_Ty³Def
 *
COMPx
)

615  (
ušt32_t
)(
READ_BIT
(
COMPx
->
CSR
, 
COMP_CSR_BLANKING
));

635 
__STATIC_INLINE
 
LL_COMP_EÇbË
(
COMP_Ty³Def
 *
COMPx
)

637 
SET_BIT
(
COMPx
->
CSR
, 
COMP_CSR_EN
);

646 
__STATIC_INLINE
 
LL_COMP_Di§bË
(
COMP_Ty³Def
 *
COMPx
)

648 
CLEAR_BIT
(
COMPx
->
CSR
, 
COMP_CSR_EN
);

658 
__STATIC_INLINE
 
ušt32_t
 
LL_COMP_IsEÇbËd
(
COMP_Ty³Def
 *
COMPx
)

660  ((
READ_BIT
(
COMPx
->
CSR
, 
COMP_CSR_EN
) == (COMP_CSR_EN)) ? 1UL : 0UL);

671 
__STATIC_INLINE
 
LL_COMP_Lock
(
COMP_Ty³Def
 *
COMPx
)

673 
SET_BIT
(
COMPx
->
CSR
, 
COMP_CSR_LOCK
);

685 
__STATIC_INLINE
 
ušt32_t
 
LL_COMP_IsLocked
(
COMP_Ty³Def
 *
COMPx
)

687  ((
READ_BIT
(
COMPx
->
CSR
, 
COMP_CSR_LOCK
) == (COMP_CSR_LOCK)) ? 1UL : 0UL);

704 
__STATIC_INLINE
 
ušt32_t
 
LL_COMP_R—dOuutLev–
(
COMP_Ty³Def
 *
COMPx
)

706  (
ušt32_t
)(
READ_BIT
(
COMPx
->
CSR
, 
COMP_CSR_VALUE
)

707 >> 
COMP_CSR_VALUE_Pos
);

714 #ià
defšed
(
USE_FULL_LL_DRIVER
)

719 
E¼ÜStus
 
LL_COMP_DeIn™
(
COMP_Ty³Def
 *
COMPx
);

720 
E¼ÜStus
 
LL_COMP_In™
(
COMP_Ty³Def
 *
COMPx
, 
LL_COMP_In™Ty³Def
 *
COMP_In™SŒuù
);

721 
LL_COMP_SŒuùIn™
(
LL_COMP_In™Ty³Def
 *
COMP_In™SŒuù
);

746 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_conf.h

3 #iâdeà
__STM32G4xx_LL_CONF_H


4 
	#__STM32G4xx_LL_CONF_H


	)

8 
	~"¡m32g4xx.h
"

9 
	~"¡m32g4xx_Î_adc.h
"

10 
	~"¡m32g4xx_Î_bus.h
"

11 
	~"¡m32g4xx_Î_comp.h
"

12 
	~"¡m32g4xx_Î_cÜdic.h
"

13 
	~"¡m32g4xx_Î_cÜ‹x.h
"

14 
	~"¡m32g4xx_Î_üc.h
"

15 
	~"¡m32g4xx_Î_üs.h
"

16 
	~"¡m32g4xx_Î_dac.h
"

17 
	~"¡m32g4xx_Î_dma.h
"

18 
	~"¡m32g4xx_Î_dmamux.h
"

19 
	~"¡m32g4xx_Î_exti.h
"

20 
	~"¡m32g4xx_Î_fmac.h
"

21 
	~"¡m32g4xx_Î_fmc.h
"

22 
	~"¡m32g4xx_Î_gpio.h
"

23 
	~"¡m32g4xx_Î_h¹im.h
"

24 
	~"¡m32g4xx_Î_i2c.h
"

25 
	~"¡m32g4xx_Î_iwdg.h
"

26 
	~"¡m32g4xx_Î_Ítim.h
"

27 
	~"¡m32g4xx_Î_Íu¬t.h
"

28 
	~"¡m32g4xx_Î_Ýamp.h
"

29 
	~"¡m32g4xx_Î_pwr.h
"

30 
	~"¡m32g4xx_Î_rcc.h
"

31 
	~"¡m32g4xx_Î_ºg.h
"

32 
	~"¡m32g4xx_Î_¹c.h
"

33 
	~"¡m32g4xx_Î_¥i.h
"

34 
	~"¡m32g4xx_Î_sy¡em.h
"

35 
	~"¡m32g4xx_Î_tim.h
"

36 
	~"¡m32g4xx_Î_uýd.h
"

37 
	~"¡m32g4xx_Î_u§¹.h
"

38 
	~"¡m32g4xx_Î_usb.h
"

39 
	~"¡m32g4xx_Î_utžs.h
"

40 
	~"¡m32g4xx_Î_wwdg.h
"

44 #iâdeà
NVIC_PRIORITYGROUP_0


45 
	#NVIC_PRIORITYGROUP_0
 ((
ušt32_t
)0x00000007è

	)

47 
	#NVIC_PRIORITYGROUP_1
 ((
ušt32_t
)0x00000006è

	)

49 
	#NVIC_PRIORITYGROUP_2
 ((
ušt32_t
)0x00000005è

	)

51 
	#NVIC_PRIORITYGROUP_3
 ((
ušt32_t
)0x00000004è

	)

53 
	#NVIC_PRIORITYGROUP_4
 ((
ušt32_t
)0x00000003è

	)

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_cordic.h

21 #iâdeà
STM32G4xx_LL_CORDIC_H


22 
	#STM32G4xx_LL_CORDIC_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
(
CORDIC
)

58 
	#LL_CORDIC_FLAG_RRDY
 
CORDIC_CSR_RRDY


	)

67 
	#LL_CORDIC_IT_IEN
 
CORDIC_CSR_IEN


	)

75 
	#LL_CORDIC_FUNCTION_COSINE
 (0x00000000Uè

	)

76 
	#LL_CORDIC_FUNCTION_SINE
 ((
ušt32_t
)(
CORDIC_CSR_FUNC_0
)è

	)

77 
	#LL_CORDIC_FUNCTION_PHASE
 ((
ušt32_t
)(
CORDIC_CSR_FUNC_1
)è

	)

78 
	#LL_CORDIC_FUNCTION_MODULUS
 ((
ušt32_t
)(
CORDIC_CSR_FUNC_1
 | 
CORDIC_CSR_FUNC_0
)è

	)

79 
	#LL_CORDIC_FUNCTION_ARCTANGENT
 ((
ušt32_t
)(
CORDIC_CSR_FUNC_2
)è

	)

80 
	#LL_CORDIC_FUNCTION_HCOSINE
 ((
ušt32_t
)(
CORDIC_CSR_FUNC_2
 | 
CORDIC_CSR_FUNC_0
)è

	)

81 
	#LL_CORDIC_FUNCTION_HSINE
 ((
ušt32_t
)(
CORDIC_CSR_FUNC_2
 | 
CORDIC_CSR_FUNC_1
)è

	)

82 
	#LL_CORDIC_FUNCTION_HARCTANGENT
 ((
ušt32_t
)(
CORDIC_CSR_FUNC_2
 | 
CORDIC_CSR_FUNC_1
 | 
CORDIC_CSR_FUNC_0
))

	)

83 
	#LL_CORDIC_FUNCTION_NATURALLOG
 ((
ušt32_t
)(
CORDIC_CSR_FUNC_3
)è

	)

84 
	#LL_CORDIC_FUNCTION_SQUAREROOT
 ((
ušt32_t
)(
CORDIC_CSR_FUNC_3
 | 
CORDIC_CSR_FUNC_0
)è

	)

92 
	#LL_CORDIC_PRECISION_1CYCLE
 ((
ušt32_t
)(
CORDIC_CSR_PRECISION_0
))

	)

93 
	#LL_CORDIC_PRECISION_2CYCLES
 ((
ušt32_t
)(
CORDIC_CSR_PRECISION_1
))

	)

94 
	#LL_CORDIC_PRECISION_3CYCLES
 ((
ušt32_t
)(
CORDIC_CSR_PRECISION_1
 | 
CORDIC_CSR_PRECISION_0
))

	)

95 
	#LL_CORDIC_PRECISION_4CYCLES
 ((
ušt32_t
)(
CORDIC_CSR_PRECISION_2
))

	)

96 
	#LL_CORDIC_PRECISION_5CYCLES
 ((
ušt32_t
)(
CORDIC_CSR_PRECISION_2
 | 
CORDIC_CSR_PRECISION_0
))

	)

97 
	#LL_CORDIC_PRECISION_6CYCLES
 ((
ušt32_t
)(
CORDIC_CSR_PRECISION_2
 | 
CORDIC_CSR_PRECISION_1
))

	)

98 
	#LL_CORDIC_PRECISION_7CYCLES
 ((
ušt32_t
)(
CORDIC_CSR_PRECISION_2
 | 
CORDIC_CSR_PRECISION_1
 | 
CORDIC_CSR_PRECISION_0
))

	)

99 
	#LL_CORDIC_PRECISION_8CYCLES
 ((
ušt32_t
)(
CORDIC_CSR_PRECISION_3
))

	)

100 
	#LL_CORDIC_PRECISION_9CYCLES
 ((
ušt32_t
)(
CORDIC_CSR_PRECISION_3
 | 
CORDIC_CSR_PRECISION_0
))

	)

101 
	#LL_CORDIC_PRECISION_10CYCLES
 ((
ušt32_t
)(
CORDIC_CSR_PRECISION_3
 | 
CORDIC_CSR_PRECISION_1
))

	)

102 
	#LL_CORDIC_PRECISION_11CYCLES
 ((
ušt32_t
)(
CORDIC_CSR_PRECISION_3
 | 
CORDIC_CSR_PRECISION_1
 | 
CORDIC_CSR_PRECISION_0
))

	)

103 
	#LL_CORDIC_PRECISION_12CYCLES
 ((
ušt32_t
)(
CORDIC_CSR_PRECISION_3
 | 
CORDIC_CSR_PRECISION_2
))

	)

104 
	#LL_CORDIC_PRECISION_13CYCLES
 ((
ušt32_t
)(
CORDIC_CSR_PRECISION_3
 | 
CORDIC_CSR_PRECISION_2
 | 
CORDIC_CSR_PRECISION_0
))

	)

105 
	#LL_CORDIC_PRECISION_14CYCLES
 ((
ušt32_t
)(
CORDIC_CSR_PRECISION_3
 | 
CORDIC_CSR_PRECISION_2
 | 
CORDIC_CSR_PRECISION_1
))

	)

106 
	#LL_CORDIC_PRECISION_15CYCLES
 ((
ušt32_t
)(
CORDIC_CSR_PRECISION_3
 | 
CORDIC_CSR_PRECISION_2
 | 
CORDIC_CSR_PRECISION_1
 | 
CORDIC_CSR_PRECISION_0
))

	)

114 
	#LL_CORDIC_SCALE_0
 (0x00000000U)

	)

115 
	#LL_CORDIC_SCALE_1
 ((
ušt32_t
)(
CORDIC_CSR_SCALE_0
))

	)

116 
	#LL_CORDIC_SCALE_2
 ((
ušt32_t
)(
CORDIC_CSR_SCALE_1
))

	)

117 
	#LL_CORDIC_SCALE_3
 ((
ušt32_t
)(
CORDIC_CSR_SCALE_1
 | 
CORDIC_CSR_SCALE_0
))

	)

118 
	#LL_CORDIC_SCALE_4
 ((
ušt32_t
)(
CORDIC_CSR_SCALE_2
))

	)

119 
	#LL_CORDIC_SCALE_5
 ((
ušt32_t
)(
CORDIC_CSR_SCALE_2
 | 
CORDIC_CSR_SCALE_0
))

	)

120 
	#LL_CORDIC_SCALE_6
 ((
ušt32_t
)(
CORDIC_CSR_SCALE_2
 | 
CORDIC_CSR_SCALE_1
))

	)

121 
	#LL_CORDIC_SCALE_7
 ((
ušt32_t
)(
CORDIC_CSR_SCALE_2
 | 
CORDIC_CSR_SCALE_1
 | 
CORDIC_CSR_SCALE_0
))

	)

129 
	#LL_CORDIC_NBWRITE_1
 (0x00000000Uè

	)

132 
	#LL_CORDIC_NBWRITE_2
 
CORDIC_CSR_NARGS


	)

141 
	#LL_CORDIC_NBREAD_1
 (0x00000000Uè

	)

144 
	#LL_CORDIC_NBREAD_2
 
CORDIC_CSR_NRES


	)

153 
	#LL_CORDIC_INSIZE_32BITS
 (0x00000000Uè

	)

154 
	#LL_CORDIC_INSIZE_16BITS
 
CORDIC_CSR_ARGSIZE


	)

162 
	#LL_CORDIC_OUTSIZE_32BITS
 (0x00000000Uè

	)

163 
	#LL_CORDIC_OUTSIZE_16BITS
 
CORDIC_CSR_RESSIZE


	)

171 
	#LL_CORDIC_DMA_REG_DATA_IN
 (0x00000000Uè

	)

172 
	#LL_CORDIC_DMA_REG_DATA_OUT
 (0x00000001Uè

	)

197 
	#LL_CORDIC_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

205 
	#LL_CORDIC_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

295 
__STATIC_INLINE
 
LL_CORDIC_CÚfig
(
CORDIC_Ty³Def
 *
CORDICx
, 
ušt32_t
 
FunùiÚ
, ušt32_ˆ
P»cisiÚ
, ušt32_ˆ
SÿË
, ušt32_ˆ
NbWr™e
, ušt32_ˆ
NbR—d
, ušt32_ˆ
InSize
, ušt32_ˆ
OutSize
)

297 
MODIFY_REG
(
CORDICx
->
CSR
,

298 
CORDIC_CSR_FUNC
 | 
CORDIC_CSR_PRECISION
 | 
CORDIC_CSR_SCALE
 |

299 
CORDIC_CSR_NARGS
 | 
CORDIC_CSR_NRES
 | 
CORDIC_CSR_ARGSIZE
 | 
CORDIC_CSR_RESSIZE
,

300 
FunùiÚ
 | 
P»cisiÚ
 | 
SÿË
 |

301 
NbWr™e
 | 
NbR—d
 | 
InSize
 | 
OutSize
);

321 
__STATIC_INLINE
 
LL_CORDIC_S‘FunùiÚ
(
CORDIC_Ty³Def
 *
CORDICx
, 
ušt32_t
 
FunùiÚ
)

323 
MODIFY_REG
(
CORDICx
->
CSR
, 
CORDIC_CSR_FUNC
, 
FunùiÚ
);

342 
__STATIC_INLINE
 
ušt32_t
 
LL_CORDIC_G‘FunùiÚ
(
CORDIC_Ty³Def
 *
CORDICx
)

344  (
ušt32_t
)(
READ_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_FUNC
));

369 
__STATIC_INLINE
 
LL_CORDIC_S‘P»cisiÚ
(
CORDIC_Ty³Def
 *
CORDICx
, 
ušt32_t
 
P»cisiÚ
)

371 
MODIFY_REG
(
CORDICx
->
CSR
, 
CORDIC_CSR_PRECISION
, 
P»cisiÚ
);

395 
__STATIC_INLINE
 
ušt32_t
 
LL_CORDIC_G‘P»cisiÚ
(
CORDIC_Ty³Def
 *
CORDICx
)

397  (
ušt32_t
)(
READ_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_PRECISION
));

415 
__STATIC_INLINE
 
LL_CORDIC_S‘SÿË
(
CORDIC_Ty³Def
 *
CORDICx
, 
ušt32_t
 
SÿË
)

417 
MODIFY_REG
(
CORDICx
->
CSR
, 
CORDIC_CSR_SCALE
, 
SÿË
);

434 
__STATIC_INLINE
 
ušt32_t
 
LL_CORDIC_G‘SÿË
(
CORDIC_Ty³Def
 *
CORDICx
)

436  (
ušt32_t
)(
READ_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_SCALE
));

448 
__STATIC_INLINE
 
LL_CORDIC_S‘NbWr™e
(
CORDIC_Ty³Def
 *
CORDICx
, 
ušt32_t
 
NbWr™e
)

450 
MODIFY_REG
(
CORDICx
->
CSR
, 
CORDIC_CSR_NARGS
, 
NbWr™e
);

461 
__STATIC_INLINE
 
ušt32_t
 
LL_CORDIC_G‘NbWr™e
(
CORDIC_Ty³Def
 *
CORDICx
)

463  (
ušt32_t
)(
READ_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_NARGS
));

475 
__STATIC_INLINE
 
LL_CORDIC_S‘NbR—d
(
CORDIC_Ty³Def
 *
CORDICx
, 
ušt32_t
 
NbR—d
)

477 
MODIFY_REG
(
CORDICx
->
CSR
, 
CORDIC_CSR_NRES
, 
NbR—d
);

488 
__STATIC_INLINE
 
ušt32_t
 
LL_CORDIC_G‘NbR—d
(
CORDIC_Ty³Def
 *
CORDICx
)

490  (
ušt32_t
)(
READ_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_NRES
));

502 
__STATIC_INLINE
 
LL_CORDIC_S‘InSize
(
CORDIC_Ty³Def
 *
CORDICx
, 
ušt32_t
 
InSize
)

504 
MODIFY_REG
(
CORDICx
->
CSR
, 
CORDIC_CSR_ARGSIZE
, 
InSize
);

515 
__STATIC_INLINE
 
ušt32_t
 
LL_CORDIC_G‘InSize
(
CORDIC_Ty³Def
 *
CORDICx
)

517  (
ušt32_t
)(
READ_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_ARGSIZE
));

529 
__STATIC_INLINE
 
LL_CORDIC_S‘OutSize
(
CORDIC_Ty³Def
 *
CORDICx
, 
ušt32_t
 
OutSize
)

531 
MODIFY_REG
(
CORDICx
->
CSR
, 
CORDIC_CSR_RESSIZE
, 
OutSize
);

542 
__STATIC_INLINE
 
ušt32_t
 
LL_CORDIC_G‘OutSize
(
CORDIC_Ty³Def
 *
CORDICx
)

544  (
ušt32_t
)(
READ_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_RESSIZE
));

561 
__STATIC_INLINE
 
LL_CORDIC_EÇbËIT
(
CORDIC_Ty³Def
 *
CORDICx
)

563 
SET_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_IEN
);

572 
__STATIC_INLINE
 
LL_CORDIC_Di§bËIT
(
CORDIC_Ty³Def
 *
CORDICx
)

574 
CLEAR_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_IEN
);

583 
__STATIC_INLINE
 
ušt32_t
 
LL_CORDIC_IsEÇbËdIT
(
CORDIC_Ty³Def
 *
CORDICx
)

585  ((
READ_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_IEN
) == (CORDIC_CSR_IEN)) ? 1U : 0U);

602 
__STATIC_INLINE
 
LL_CORDIC_EÇbËDMAReq_RD
(
CORDIC_Ty³Def
 *
CORDICx
)

604 
SET_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_DMAREN
);

613 
__STATIC_INLINE
 
LL_CORDIC_Di§bËDMAReq_RD
(
CORDIC_Ty³Def
 *
CORDICx
)

615 
CLEAR_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_DMAREN
);

624 
__STATIC_INLINE
 
ušt32_t
 
LL_CORDIC_IsEÇbËdDMAReq_RD
(
CORDIC_Ty³Def
 *
CORDICx
)

626  ((
READ_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_DMAREN
) == (CORDIC_CSR_DMAREN)) ? 1U : 0U);

635 
__STATIC_INLINE
 
LL_CORDIC_EÇbËDMAReq_WR
(
CORDIC_Ty³Def
 *
CORDICx
)

637 
SET_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_DMAWEN
);

646 
__STATIC_INLINE
 
LL_CORDIC_Di§bËDMAReq_WR
(
CORDIC_Ty³Def
 *
CORDICx
)

648 
CLEAR_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_DMAWEN
);

657 
__STATIC_INLINE
 
ušt32_t
 
LL_CORDIC_IsEÇbËdDMAReq_WR
(
CORDIC_Ty³Def
 *
CORDICx
)

659  ((
READ_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_DMAWEN
) == (CORDIC_CSR_DMAWEN)) ? 1U : 0U);

672 
__STATIC_INLINE
 
ušt32_t
 
LL_CORDIC_DMA_G‘RegAddr
(
CORDIC_Ty³Def
 *
CORDICx
, ušt32_ˆ
DœeùiÚ
)

674 
ušt32_t
 
d©a_»g_addr
;

676 ià(
DœeùiÚ
 =ð
LL_CORDIC_DMA_REG_DATA_OUT
)

679 
d©a_»g_addr
 = (
ušt32_t
è& (
CORDICx
->
RDATA
);

684 
d©a_»g_addr
 = (
ušt32_t
è& (
CORDICx
->
WDATA
);

687  
d©a_»g_addr
;

704 
__STATIC_INLINE
 
ušt32_t
 
LL_CORDIC_IsAùiveFÏg_RRDY
(
CORDIC_Ty³Def
 *
CORDICx
)

706  ((
READ_BIT
(
CORDICx
->
CSR
, 
CORDIC_CSR_RRDY
) == (CORDIC_CSR_RRDY)) ? 1U : 0U);

724 
__STATIC_INLINE
 
LL_CORDIC_Wr™eD©a
(
CORDIC_Ty³Def
 *
CORDICx
, 
ušt32_t
 
InD©a
)

726 
WRITE_REG
(
CORDICx
->
WDATA
, 
InD©a
);

735 
__STATIC_INLINE
 
ušt32_t
 
LL_CORDIC_R—dD©a
(
CORDIC_Ty³Def
 *
CORDICx
)

737  (
ušt32_t
)(
READ_REG
(
CORDICx
->
RDATA
));

746 #ià
defšed
(
USE_FULL_LL_DRIVER
)

750 
E¼ÜStus
 
LL_CORDIC_DeIn™
(
CORDIC_Ty³Def
 *
CORDICx
);

771 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_cortex.h

36 #iâdeà
__STM32G4xx_LL_CORTEX_H


37 
	#__STM32G4xx_LL_CORTEX_H


	)

39 #ifdeà
__ýlu¥lus


44 
	~"¡m32g4xx.h
"

70 
	#LL_SYSTICK_CLKSOURCE_HCLK_DIV8
 0x00000000U

	)

71 
	#LL_SYSTICK_CLKSOURCE_HCLK
 
SysTick_CTRL_CLKSOURCE_Msk


	)

79 
	#LL_HANDLER_FAULT_USG
 
SCB_SHCSR_USGFAULTENA_Msk


	)

80 
	#LL_HANDLER_FAULT_BUS
 
SCB_SHCSR_BUSFAULTENA_Msk


	)

81 
	#LL_HANDLER_FAULT_MEM
 
SCB_SHCSR_MEMFAULTENA_Msk


	)

86 #ià
__MPU_PRESENT


91 
	#LL_MPU_CTRL_HFNMI_PRIVDEF_NONE
 0x00000000U

	)

92 
	#LL_MPU_CTRL_HARDFAULT_NMI
 
MPU_CTRL_HFNMIENA_Msk


	)

93 
	#LL_MPU_CTRL_PRIVILEGED_DEFAULT
 
MPU_CTRL_PRIVDEFENA_Msk


	)

94 
	#LL_MPU_CTRL_HFNMI_PRIVDEF
 (
MPU_CTRL_HFNMIENA_Msk
 | 
MPU_CTRL_PRIVDEFENA_Msk
è

	)

102 
	#LL_MPU_REGION_NUMBER0
 0x00U

	)

103 
	#LL_MPU_REGION_NUMBER1
 0x01U

	)

104 
	#LL_MPU_REGION_NUMBER2
 0x02U

	)

105 
	#LL_MPU_REGION_NUMBER3
 0x03U

	)

106 
	#LL_MPU_REGION_NUMBER4
 0x04U

	)

107 
	#LL_MPU_REGION_NUMBER5
 0x05U

	)

108 
	#LL_MPU_REGION_NUMBER6
 0x06U

	)

109 
	#LL_MPU_REGION_NUMBER7
 0x07U

	)

117 
	#LL_MPU_REGION_SIZE_32B
 (0x04U << 
MPU_RASR_SIZE_Pos
è

	)

118 
	#LL_MPU_REGION_SIZE_64B
 (0x05U << 
MPU_RASR_SIZE_Pos
è

	)

119 
	#LL_MPU_REGION_SIZE_128B
 (0x06U << 
MPU_RASR_SIZE_Pos
è

	)

120 
	#LL_MPU_REGION_SIZE_256B
 (0x07U << 
MPU_RASR_SIZE_Pos
è

	)

121 
	#LL_MPU_REGION_SIZE_512B
 (0x08U << 
MPU_RASR_SIZE_Pos
è

	)

122 
	#LL_MPU_REGION_SIZE_1KB
 (0x09U << 
MPU_RASR_SIZE_Pos
è

	)

123 
	#LL_MPU_REGION_SIZE_2KB
 (0x0AU << 
MPU_RASR_SIZE_Pos
è

	)

124 
	#LL_MPU_REGION_SIZE_4KB
 (0x0BU << 
MPU_RASR_SIZE_Pos
è

	)

125 
	#LL_MPU_REGION_SIZE_8KB
 (0x0CU << 
MPU_RASR_SIZE_Pos
è

	)

126 
	#LL_MPU_REGION_SIZE_16KB
 (0x0DU << 
MPU_RASR_SIZE_Pos
è

	)

127 
	#LL_MPU_REGION_SIZE_32KB
 (0x0EU << 
MPU_RASR_SIZE_Pos
è

	)

128 
	#LL_MPU_REGION_SIZE_64KB
 (0x0FU << 
MPU_RASR_SIZE_Pos
è

	)

129 
	#LL_MPU_REGION_SIZE_128KB
 (0x10U << 
MPU_RASR_SIZE_Pos
è

	)

130 
	#LL_MPU_REGION_SIZE_256KB
 (0x11U << 
MPU_RASR_SIZE_Pos
è

	)

131 
	#LL_MPU_REGION_SIZE_512KB
 (0x12U << 
MPU_RASR_SIZE_Pos
è

	)

132 
	#LL_MPU_REGION_SIZE_1MB
 (0x13U << 
MPU_RASR_SIZE_Pos
è

	)

133 
	#LL_MPU_REGION_SIZE_2MB
 (0x14U << 
MPU_RASR_SIZE_Pos
è

	)

134 
	#LL_MPU_REGION_SIZE_4MB
 (0x15U << 
MPU_RASR_SIZE_Pos
è

	)

135 
	#LL_MPU_REGION_SIZE_8MB
 (0x16U << 
MPU_RASR_SIZE_Pos
è

	)

136 
	#LL_MPU_REGION_SIZE_16MB
 (0x17U << 
MPU_RASR_SIZE_Pos
è

	)

137 
	#LL_MPU_REGION_SIZE_32MB
 (0x18U << 
MPU_RASR_SIZE_Pos
è

	)

138 
	#LL_MPU_REGION_SIZE_64MB
 (0x19U << 
MPU_RASR_SIZE_Pos
è

	)

139 
	#LL_MPU_REGION_SIZE_128MB
 (0x1AU << 
MPU_RASR_SIZE_Pos
è

	)

140 
	#LL_MPU_REGION_SIZE_256MB
 (0x1BU << 
MPU_RASR_SIZE_Pos
è

	)

141 
	#LL_MPU_REGION_SIZE_512MB
 (0x1CU << 
MPU_RASR_SIZE_Pos
è

	)

142 
	#LL_MPU_REGION_SIZE_1GB
 (0x1DU << 
MPU_RASR_SIZE_Pos
è

	)

143 
	#LL_MPU_REGION_SIZE_2GB
 (0x1EU << 
MPU_RASR_SIZE_Pos
è

	)

144 
	#LL_MPU_REGION_SIZE_4GB
 (0x1FU << 
MPU_RASR_SIZE_Pos
è

	)

152 
	#LL_MPU_REGION_NO_ACCESS
 (0x00U << 
MPU_RASR_AP_Pos
è

	)

153 
	#LL_MPU_REGION_PRIV_RW
 (0x01U << 
MPU_RASR_AP_Pos
è

	)

154 
	#LL_MPU_REGION_PRIV_RW_URO
 (0x02U << 
MPU_RASR_AP_Pos
è

	)

155 
	#LL_MPU_REGION_FULL_ACCESS
 (0x03U << 
MPU_RASR_AP_Pos
è

	)

156 
	#LL_MPU_REGION_PRIV_RO
 (0x05U << 
MPU_RASR_AP_Pos
è

	)

157 
	#LL_MPU_REGION_PRIV_RO_URO
 (0x06U << 
MPU_RASR_AP_Pos
è

	)

165 
	#LL_MPU_TEX_LEVEL0
 (0x00U << 
MPU_RASR_TEX_Pos
è

	)

166 
	#LL_MPU_TEX_LEVEL1
 (0x01U << 
MPU_RASR_TEX_Pos
è

	)

167 
	#LL_MPU_TEX_LEVEL2
 (0x02U << 
MPU_RASR_TEX_Pos
è

	)

168 
	#LL_MPU_TEX_LEVEL4
 (0x04U << 
MPU_RASR_TEX_Pos
è

	)

176 
	#LL_MPU_INSTRUCTION_ACCESS_ENABLE
 0x00U

	)

177 
	#LL_MPU_INSTRUCTION_ACCESS_DISABLE
 
MPU_RASR_XN_Msk


	)

185 
	#LL_MPU_ACCESS_SHAREABLE
 
MPU_RASR_S_Msk


	)

186 
	#LL_MPU_ACCESS_NOT_SHAREABLE
 0x00U

	)

194 
	#LL_MPU_ACCESS_CACHEABLE
 
MPU_RASR_C_Msk


	)

195 
	#LL_MPU_ACCESS_NOT_CACHEABLE
 0x00U

	)

203 
	#LL_MPU_ACCESS_BUFFERABLE
 
MPU_RASR_B_Msk


	)

204 
	#LL_MPU_ACCESS_NOT_BUFFERABLE
 0x00U

	)

230 
__STATIC_INLINE
 
ušt32_t
 
LL_SYSTICK_IsAùiveCouÁ”FÏg
()

232  (((
SysTick
->
CTRL
 & 
SysTick_CTRL_COUNTFLAG_Msk
) == (SysTick_CTRL_COUNTFLAG_Msk)) ? 1UL : 0UL);

243 
__STATIC_INLINE
 
LL_SYSTICK_S‘ClkSourû
(
ušt32_t
 
Sourû
)

245 ià(
Sourû
 =ð
LL_SYSTICK_CLKSOURCE_HCLK
)

247 
SET_BIT
(
SysTick
->
CTRL
, 
LL_SYSTICK_CLKSOURCE_HCLK
);

251 
CLEAR_BIT
(
SysTick
->
CTRL
, 
LL_SYSTICK_CLKSOURCE_HCLK
);

262 
__STATIC_INLINE
 
ušt32_t
 
LL_SYSTICK_G‘ClkSourû
()

264  
READ_BIT
(
SysTick
->
CTRL
, 
LL_SYSTICK_CLKSOURCE_HCLK
);

272 
__STATIC_INLINE
 
LL_SYSTICK_EÇbËIT
()

274 
SET_BIT
(
SysTick
->
CTRL
, 
SysTick_CTRL_TICKINT_Msk
);

282 
__STATIC_INLINE
 
LL_SYSTICK_Di§bËIT
()

284 
CLEAR_BIT
(
SysTick
->
CTRL
, 
SysTick_CTRL_TICKINT_Msk
);

292 
__STATIC_INLINE
 
ušt32_t
 
LL_SYSTICK_IsEÇbËdIT
()

294  ((
READ_BIT
(
SysTick
->
CTRL
, 
SysTick_CTRL_TICKINT_Msk
) == (SysTick_CTRL_TICKINT_Msk)) ? 1UL : 0UL);

310 
__STATIC_INLINE
 
LL_LPM_EÇbËSË•
()

313 
CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

321 
__STATIC_INLINE
 
LL_LPM_EÇbËD“pSË•
()

324 
SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

334 
__STATIC_INLINE
 
LL_LPM_EÇbËSË•OnEx™
()

337 
SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

345 
__STATIC_INLINE
 
LL_LPM_Di§bËSË•OnEx™
()

348 
CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

357 
__STATIC_INLINE
 
LL_LPM_EÇbËEv’tOnP’d
()

360 
SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

369 
__STATIC_INLINE
 
LL_LPM_Di§bËEv’tOnP’d
()

372 
CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

392 
__STATIC_INLINE
 
LL_HANDLER_EÇbËFauÉ
(
ušt32_t
 
FauÉ
)

395 
SET_BIT
(
SCB
->
SHCSR
, 
FauÉ
);

407 
__STATIC_INLINE
 
LL_HANDLER_Di§bËFauÉ
(
ušt32_t
 
FauÉ
)

410 
CLEAR_BIT
(
SCB
->
SHCSR
, 
FauÉ
);

426 
__STATIC_INLINE
 
ušt32_t
 
LL_CPUID_G‘Im¶em’‹r
()

428  (
ušt32_t
)(
READ_BIT
(
SCB
->
CPUID
, 
SCB_CPUID_IMPLEMENTER_Msk
è>> 
SCB_CPUID_IMPLEMENTER_Pos
);

436 
__STATIC_INLINE
 
ušt32_t
 
LL_CPUID_G‘V¬ŸÁ
()

438  (
ušt32_t
)(
READ_BIT
(
SCB
->
CPUID
, 
SCB_CPUID_VARIANT_Msk
è>> 
SCB_CPUID_VARIANT_Pos
);

446 
__STATIC_INLINE
 
ušt32_t
 
LL_CPUID_G‘Arch™eùu»
()

448  (
ušt32_t
)(
READ_BIT
(
SCB
->
CPUID
, 
SCB_CPUID_ARCHITECTURE_Msk
è>> 
SCB_CPUID_ARCHITECTURE_Pos
);

456 
__STATIC_INLINE
 
ušt32_t
 
LL_CPUID_G‘P¬No
()

458  (
ušt32_t
)(
READ_BIT
(
SCB
->
CPUID
, 
SCB_CPUID_PARTNO_Msk
è>> 
SCB_CPUID_PARTNO_Pos
);

466 
__STATIC_INLINE
 
ušt32_t
 
LL_CPUID_G‘RevisiÚ
()

468  (
ušt32_t
)(
READ_BIT
(
SCB
->
CPUID
, 
SCB_CPUID_REVISION_Msk
è>> 
SCB_CPUID_REVISION_Pos
);

475 #ià
__MPU_PRESENT


490 
__STATIC_INLINE
 
LL_MPU_EÇbË
(
ušt32_t
 
O±iÚs
)

493 
WRITE_REG
(
MPU
->
CTRL
, (
MPU_CTRL_ENABLE_Msk
 | 
O±iÚs
));

495 
__DSB
();

497 
__ISB
();

505 
__STATIC_INLINE
 
LL_MPU_Di§bË
()

508 
__DMB
();

510 
WRITE_REG
(
MPU
->
CTRL
, 0U);

518 
__STATIC_INLINE
 
ušt32_t
 
LL_MPU_IsEÇbËd
()

520  ((
READ_BIT
(
MPU
->
CTRL
, 
MPU_CTRL_ENABLE_Msk
) == (MPU_CTRL_ENABLE_Msk)) ? 1UL : 0UL);

537 
__STATIC_INLINE
 
LL_MPU_EÇbËRegiÚ
(
ušt32_t
 
RegiÚ
)

540 
WRITE_REG
(
MPU
->
RNR
, 
RegiÚ
);

542 
SET_BIT
(
MPU
->
RASR
, 
MPU_RASR_ENABLE_Msk
);

583 
__STATIC_INLINE
 
LL_MPU_CÚfigRegiÚ
(
ušt32_t
 
RegiÚ
, ušt32_ˆ
SubRegiÚDi§bË
, ušt32_ˆ
Add»ss
, ušt32_ˆ
A‰ribu‹s
)

586 
WRITE_REG
(
MPU
->
RNR
, 
RegiÚ
);

588 
WRITE_REG
(
MPU
->
RBAR
, (
Add»ss
 & 0xFFFFFFE0U));

590 
WRITE_REG
(
MPU
->
RASR
, (
MPU_RASR_ENABLE_Msk
 | 
A‰ribu‹s
 | (
SubRegiÚDi§bË
 << 
MPU_RASR_SRD_Pos
)));

608 
__STATIC_INLINE
 
LL_MPU_Di§bËRegiÚ
(
ušt32_t
 
RegiÚ
)

611 
WRITE_REG
(
MPU
->
RNR
, 
RegiÚ
);

613 
CLEAR_BIT
(
MPU
->
RASR
, 
MPU_RASR_ENABLE_Msk
);

633 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_crc.h

21 #iâdeà
STM32G4xx_LL_CRC_H


22 
	#STM32G4xx_LL_CRC_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
(
CRC
)

55 
	#LL_CRC_POLYLENGTH_32B
 0x00000000U

	)

56 
	#LL_CRC_POLYLENGTH_16B
 
CRC_CR_POLYSIZE_0


	)

57 
	#LL_CRC_POLYLENGTH_8B
 
CRC_CR_POLYSIZE_1


	)

58 
	#LL_CRC_POLYLENGTH_7B
 (
CRC_CR_POLYSIZE_1
 | 
CRC_CR_POLYSIZE_0
è

	)

66 
	#LL_CRC_INDATA_REVERSE_NONE
 0x00000000U

	)

67 
	#LL_CRC_INDATA_REVERSE_BYTE
 
CRC_CR_REV_IN_0


	)

68 
	#LL_CRC_INDATA_REVERSE_HALFWORD
 
CRC_CR_REV_IN_1


	)

69 
	#LL_CRC_INDATA_REVERSE_WORD
 (
CRC_CR_REV_IN_1
 | 
CRC_CR_REV_IN_0
è

	)

77 
	#LL_CRC_OUTDATA_REVERSE_NONE
 0x00000000U

	)

78 
	#LL_CRC_OUTDATA_REVERSE_BIT
 
CRC_CR_REV_OUT


	)

88 
	#LL_CRC_DEFAULT_CRC32_POLY
 0x04C11DB7U

	)

96 
	#LL_CRC_DEFAULT_CRC_INITVALUE
 0xFFFFFFFFU

	)

121 
	#LL_CRC_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, __VALUE__)

	)

129 
	#LL_CRC_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

157 
__STATIC_INLINE
 
LL_CRC_Re£tCRCC®cuÏtiÚUn™
(
CRC_Ty³Def
 *
CRCx
)

159 
SET_BIT
(
CRCx
->
CR
, 
CRC_CR_RESET
);

173 
__STATIC_INLINE
 
LL_CRC_S‘PÞynomŸlSize
(
CRC_Ty³Def
 *
CRCx
, 
ušt32_t
 
PÞySize
)

175 
MODIFY_REG
(
CRCx
->
CR
, 
CRC_CR_POLYSIZE
, 
PÞySize
);

188 
__STATIC_INLINE
 
ušt32_t
 
LL_CRC_G‘PÞynomŸlSize
(
CRC_Ty³Def
 *
CRCx
)

190  (
ušt32_t
)(
READ_BIT
(
CRCx
->
CR
, 
CRC_CR_POLYSIZE
));

204 
__STATIC_INLINE
 
LL_CRC_S‘IÅutD©aRev”£Mode
(
CRC_Ty³Def
 *
CRCx
, 
ušt32_t
 
Rev”£Mode
)

206 
MODIFY_REG
(
CRCx
->
CR
, 
CRC_CR_REV_IN
, 
Rev”£Mode
);

219 
__STATIC_INLINE
 
ušt32_t
 
LL_CRC_G‘IÅutD©aRev”£Mode
(
CRC_Ty³Def
 *
CRCx
)

221  (
ušt32_t
)(
READ_BIT
(
CRCx
->
CR
, 
CRC_CR_REV_IN
));

233 
__STATIC_INLINE
 
LL_CRC_S‘OuutD©aRev”£Mode
(
CRC_Ty³Def
 *
CRCx
, 
ušt32_t
 
Rev”£Mode
)

235 
MODIFY_REG
(
CRCx
->
CR
, 
CRC_CR_REV_OUT
, 
Rev”£Mode
);

246 
__STATIC_INLINE
 
ušt32_t
 
LL_CRC_G‘OuutD©aRev”£Mode
(
CRC_Ty³Def
 *
CRCx
)

248  (
ušt32_t
)(
READ_BIT
(
CRCx
->
CR
, 
CRC_CR_REV_OUT
));

261 
__STATIC_INLINE
 
LL_CRC_S‘In™ŸlD©a
(
CRC_Ty³Def
 *
CRCx
, 
ušt32_t
 
In™Crc
)

263 
WRITE_REG
(
CRCx
->
INIT
, 
In™Crc
);

274 
__STATIC_INLINE
 
ušt32_t
 
LL_CRC_G‘In™ŸlD©a
(
CRC_Ty³Def
 *
CRCx
)

276  (
ušt32_t
)(
READ_REG
(
CRCx
->
INIT
));

291 
__STATIC_INLINE
 
LL_CRC_S‘PÞynomŸlCÛf
(
CRC_Ty³Def
 *
CRCx
, 
ušt32_t
 
PÞynomCÛf
)

293 
WRITE_REG
(
CRCx
->
POL
, 
PÞynomCÛf
);

305 
__STATIC_INLINE
 
ušt32_t
 
LL_CRC_G‘PÞynomŸlCÛf
(
CRC_Ty³Def
 *
CRCx
)

307  (
ušt32_t
)(
READ_REG
(
CRCx
->
POL
));

325 
__STATIC_INLINE
 
LL_CRC_F“dD©a32
(
CRC_Ty³Def
 *
CRCx
, 
ušt32_t
 
InD©a
)

327 
WRITE_REG
(
CRCx
->
DR
, 
InD©a
);

337 
__STATIC_INLINE
 
LL_CRC_F“dD©a16
(
CRC_Ty³Def
 *
CRCx
, 
ušt16_t
 
InD©a
)

339 
__IO
 
ušt16_t
 *
pReg
;

341 
pReg
 = (
__IO
 
ušt16_t
 *)(__IO *)(&
CRCx
->
DR
);

342 *
pReg
 = 
InD©a
;

352 
__STATIC_INLINE
 
LL_CRC_F“dD©a8
(
CRC_Ty³Def
 *
CRCx
, 
ušt8_t
 
InD©a
)

354 *(
ušt8_t
 
__IO
 *)(&
CRCx
->
DR
èð(ušt8_tè
InD©a
;

363 
__STATIC_INLINE
 
ušt32_t
 
LL_CRC_R—dD©a32
(
CRC_Ty³Def
 *
CRCx
)

365  (
ušt32_t
)(
READ_REG
(
CRCx
->
DR
));

375 
__STATIC_INLINE
 
ušt16_t
 
LL_CRC_R—dD©a16
(
CRC_Ty³Def
 *
CRCx
)

377  (
ušt16_t
)
READ_REG
(
CRCx
->
DR
);

387 
__STATIC_INLINE
 
ušt8_t
 
LL_CRC_R—dD©a8
(
CRC_Ty³Def
 *
CRCx
)

389  (
ušt8_t
)
READ_REG
(
CRCx
->
DR
);

399 
__STATIC_INLINE
 
ušt8_t
 
LL_CRC_R—dD©a7
(
CRC_Ty³Def
 *
CRCx
)

401  (
ušt8_t
)(
READ_REG
(
CRCx
->
DR
) & 0x7FU);

411 
__STATIC_INLINE
 
ušt32_t
 
LL_CRC_R—d_IDR
(
CRC_Ty³Def
 *
CRCx
)

413  (
ušt32_t
)(
READ_REG
(
CRCx
->
IDR
));

424 
__STATIC_INLINE
 
LL_CRC_Wr™e_IDR
(
CRC_Ty³Def
 *
CRCx
, 
ušt32_t
 
InD©a
)

426 *((
ušt32_t
 
__IO
 *)(&
CRCx
->
IDR
)èð(ušt32_tè
InD©a
;

432 #ià
defšed
(
USE_FULL_LL_DRIVER
)

437 
E¼ÜStus
 
LL_CRC_DeIn™
(
CRC_Ty³Def
 *
CRCx
);

458 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_crs.h

21 #iâdeà
__STM32G4xx_LL_CRS_H


22 
	#__STM32G4xx_LL_CRS_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
(
CRS
)

56 
	#LL_CRS_ISR_SYNCOKF
 
CRS_ISR_SYNCOKF


	)

57 
	#LL_CRS_ISR_SYNCWARNF
 
CRS_ISR_SYNCWARNF


	)

58 
	#LL_CRS_ISR_ERRF
 
CRS_ISR_ERRF


	)

59 
	#LL_CRS_ISR_ESYNCF
 
CRS_ISR_ESYNCF


	)

60 
	#LL_CRS_ISR_SYNCERR
 
CRS_ISR_SYNCERR


	)

61 
	#LL_CRS_ISR_SYNCMISS
 
CRS_ISR_SYNCMISS


	)

62 
	#LL_CRS_ISR_TRIMOVF
 
CRS_ISR_TRIMOVF


	)

71 
	#LL_CRS_CR_SYNCOKIE
 
CRS_CR_SYNCOKIE


	)

72 
	#LL_CRS_CR_SYNCWARNIE
 
CRS_CR_SYNCWARNIE


	)

73 
	#LL_CRS_CR_ERRIE
 
CRS_CR_ERRIE


	)

74 
	#LL_CRS_CR_ESYNCIE
 
CRS_CR_ESYNCIE


	)

82 
	#LL_CRS_SYNC_DIV_1
 ((
ušt32_t
)0x00Uè

	)

83 
	#LL_CRS_SYNC_DIV_2
 
CRS_CFGR_SYNCDIV_0


	)

84 
	#LL_CRS_SYNC_DIV_4
 
CRS_CFGR_SYNCDIV_1


	)

85 
	#LL_CRS_SYNC_DIV_8
 (
CRS_CFGR_SYNCDIV_1
 | 
CRS_CFGR_SYNCDIV_0
è

	)

86 
	#LL_CRS_SYNC_DIV_16
 
CRS_CFGR_SYNCDIV_2


	)

87 
	#LL_CRS_SYNC_DIV_32
 (
CRS_CFGR_SYNCDIV_2
 | 
CRS_CFGR_SYNCDIV_0
è

	)

88 
	#LL_CRS_SYNC_DIV_64
 (
CRS_CFGR_SYNCDIV_2
 | 
CRS_CFGR_SYNCDIV_1
è

	)

89 
	#LL_CRS_SYNC_DIV_128
 
CRS_CFGR_SYNCDIV


	)

97 
	#LL_CRS_SYNC_SOURCE_GPIO
 ((
ušt32_t
)0x00Uè

	)

98 
	#LL_CRS_SYNC_SOURCE_LSE
 
CRS_CFGR_SYNCSRC_0


	)

99 
	#LL_CRS_SYNC_SOURCE_USB
 
CRS_CFGR_SYNCSRC_1


	)

107 
	#LL_CRS_SYNC_POLARITY_RISING
 ((
ušt32_t
)0x00Uè

	)

108 
	#LL_CRS_SYNC_POLARITY_FALLING
 
CRS_CFGR_SYNCPOL


	)

116 
	#LL_CRS_FREQ_ERROR_DIR_UP
 ((
ušt32_t
)0x00Uè

	)

117 
	#LL_CRS_FREQ_ERROR_DIR_DOWN
 ((
ušt32_t
)
CRS_ISR_FEDIR
è

	)

130 
	#LL_CRS_RELOADVALUE_DEFAULT
 ((
ušt32_t
)0xBB7FU)

	)

135 
	#LL_CRS_ERRORLIMIT_DEFAULT
 ((
ušt32_t
)0x22U)

	)

143 
	#LL_CRS_HSI48CALIBRATION_DEFAULT
 ((
ušt32_t
)0x40U)

	)

167 
	#LL_CRS_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

175 
	#LL_CRS_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

195 
	#__LL_CRS_CALC_CALCULATE_RELOADVALUE
(
__FTARGET__
, 
__FSYNC__
è(((__FTARGET__è/ (__FSYNC__)è- 1U)

	)

220 
__STATIC_INLINE
 
LL_CRS_EÇbËF»qE¼ÜCouÁ”
()

222 
SET_BIT
(
CRS
->
CR
, 
CRS_CR_CEN
);

230 
__STATIC_INLINE
 
LL_CRS_Di§bËF»qE¼ÜCouÁ”
()

232 
CLEAR_BIT
(
CRS
->
CR
, 
CRS_CR_CEN
);

240 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_IsEÇbËdF»qE¼ÜCouÁ”
()

242  ((
READ_BIT
(
CRS
->
CR
, 
CRS_CR_CEN
) == (CRS_CR_CEN)) ? 1UL : 0UL);

250 
__STATIC_INLINE
 
LL_CRS_EÇbËAutoTrimmšg
()

252 
SET_BIT
(
CRS
->
CR
, 
CRS_CR_AUTOTRIMEN
);

260 
__STATIC_INLINE
 
LL_CRS_Di§bËAutoTrimmšg
()

262 
CLEAR_BIT
(
CRS
->
CR
, 
CRS_CR_AUTOTRIMEN
);

270 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_IsEÇbËdAutoTrimmšg
()

272  ((
READ_BIT
(
CRS
->
CR
, 
CRS_CR_AUTOTRIMEN
) == (CRS_CR_AUTOTRIMEN)) ? 1UL : 0UL);

283 
__STATIC_INLINE
 
LL_CRS_S‘HSI48SmoÙhTrimmšg
(
ušt32_t
 
V®ue
)

285 
MODIFY_REG
(
CRS
->
CR
, 
CRS_CR_TRIM
, 
V®ue
 << 
CRS_CR_TRIM_Pos
);

293 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_G‘HSI48SmoÙhTrimmšg
()

295  (
ušt32_t
)(
READ_BIT
(
CRS
->
CR
, 
CRS_CR_TRIM
è>> 
CRS_CR_TRIM_Pos
);

306 
__STATIC_INLINE
 
LL_CRS_S‘R–ßdCouÁ”
(
ušt32_t
 
V®ue
)

308 
MODIFY_REG
(
CRS
->
CFGR
, 
CRS_CFGR_RELOAD
, 
V®ue
);

316 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_G‘R–ßdCouÁ”
()

318  (
ušt32_t
)(
READ_BIT
(
CRS
->
CFGR
, 
CRS_CFGR_RELOAD
));

328 
__STATIC_INLINE
 
LL_CRS_S‘F»qE¼ÜLim™
(
ušt32_t
 
V®ue
)

330 
MODIFY_REG
(
CRS
->
CFGR
, 
CRS_CFGR_FELIM
, 
V®ue
 << 
CRS_CFGR_FELIM_Pos
);

338 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_G‘F»qE¼ÜLim™
()

340  (
ušt32_t
)(
READ_BIT
(
CRS
->
CFGR
, 
CRS_CFGR_FELIM
è>> 
CRS_CFGR_FELIM_Pos
);

357 
__STATIC_INLINE
 
LL_CRS_S‘SyncDivid”
(
ušt32_t
 
Divid”
)

359 
MODIFY_REG
(
CRS
->
CFGR
, 
CRS_CFGR_SYNCDIV
, 
Divid”
);

375 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_G‘SyncDivid”
()

377  (
ušt32_t
)(
READ_BIT
(
CRS
->
CFGR
, 
CRS_CFGR_SYNCDIV
));

389 
__STATIC_INLINE
 
LL_CRS_S‘SyncSigÇlSourû
(
ušt32_t
 
Sourû
)

391 
MODIFY_REG
(
CRS
->
CFGR
, 
CRS_CFGR_SYNCSRC
, 
Sourû
);

402 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_G‘SyncSigÇlSourû
()

404  (
ušt32_t
)(
READ_BIT
(
CRS
->
CFGR
, 
CRS_CFGR_SYNCSRC
));

415 
__STATIC_INLINE
 
LL_CRS_S‘SyncPÞ¬™y
(
ušt32_t
 
PÞ¬™y
)

417 
MODIFY_REG
(
CRS
->
CFGR
, 
CRS_CFGR_SYNCPOL
, 
PÞ¬™y
);

427 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_G‘SyncPÞ¬™y
()

429  (
ušt32_t
)(
READ_BIT
(
CRS
->
CFGR
, 
CRS_CFGR_SYNCPOL
));

450 
__STATIC_INLINE
 
LL_CRS_CÚfigSynchrÚiz©iÚ
(
ušt32_t
 
HSI48C®ib¿tiÚV®ue
, ušt32_ˆ
E¼ÜLim™V®ue
,

451 
ušt32_t
 
R–ßdV®ue
, ušt32_ˆ
S‘tšgs
)

453 
MODIFY_REG
(
CRS
->
CR
, 
CRS_CR_TRIM
, 
HSI48C®ib¿tiÚV®ue
);

454 
MODIFY_REG
(
CRS
->
CFGR
,

455 
CRS_CFGR_RELOAD
 | 
CRS_CFGR_FELIM
 | 
CRS_CFGR_SYNCDIV
 | 
CRS_CFGR_SYNCSRC
 | 
CRS_CFGR_SYNCPOL
,

456 
R–ßdV®ue
 | (
E¼ÜLim™V®ue
 << 
CRS_CFGR_FELIM_Pos
è| 
S‘tšgs
);

472 
__STATIC_INLINE
 
LL_CRS_G’”©eEv’t_SWSYNC
()

474 
SET_BIT
(
CRS
->
CR
, 
CRS_CR_SWSYNC
);

485 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_G‘F»qE¼ÜDœeùiÚ
()

487  (
ušt32_t
)(
READ_BIT
(
CRS
->
ISR
, 
CRS_ISR_FEDIR
));

495 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_G‘F»qE¼ÜC­tu»
()

497  (
ušt32_t
)(
READ_BIT
(
CRS
->
ISR
, 
CRS_ISR_FECAP
è>> 
CRS_ISR_FECAP_Pos
);

513 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_IsAùiveFÏg_SYNCOK
()

515  ((
READ_BIT
(
CRS
->
ISR
, 
CRS_ISR_SYNCOKF
) == (CRS_ISR_SYNCOKF)) ? 1UL : 0UL);

523 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_IsAùiveFÏg_SYNCWARN
()

525  ((
READ_BIT
(
CRS
->
ISR
, 
CRS_ISR_SYNCWARNF
) == (CRS_ISR_SYNCWARNF)) ? 1UL : 0UL);

533 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_IsAùiveFÏg_ERR
()

535  ((
READ_BIT
(
CRS
->
ISR
, 
CRS_ISR_ERRF
) == (CRS_ISR_ERRF)) ? 1UL : 0UL);

543 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_IsAùiveFÏg_ESYNC
()

545  ((
READ_BIT
(
CRS
->
ISR
, 
CRS_ISR_ESYNCF
) == (CRS_ISR_ESYNCF)) ? 1UL : 0UL);

553 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_IsAùiveFÏg_SYNCERR
()

555  ((
READ_BIT
(
CRS
->
ISR
, 
CRS_ISR_SYNCERR
) == (CRS_ISR_SYNCERR)) ? 1UL : 0UL);

563 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_IsAùiveFÏg_SYNCMISS
()

565  ((
READ_BIT
(
CRS
->
ISR
, 
CRS_ISR_SYNCMISS
) == (CRS_ISR_SYNCMISS)) ? 1UL : 0UL);

573 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_IsAùiveFÏg_TRIMOVF
()

575  ((
READ_BIT
(
CRS
->
ISR
, 
CRS_ISR_TRIMOVF
) == (CRS_ISR_TRIMOVF)) ? 1UL : 0UL);

583 
__STATIC_INLINE
 
LL_CRS_CË¬FÏg_SYNCOK
()

585 
WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_SYNCOKC
);

593 
__STATIC_INLINE
 
LL_CRS_CË¬FÏg_SYNCWARN
()

595 
WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_SYNCWARNC
);

604 
__STATIC_INLINE
 
LL_CRS_CË¬FÏg_ERR
()

606 
WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_ERRC
);

614 
__STATIC_INLINE
 
LL_CRS_CË¬FÏg_ESYNC
()

616 
WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_ESYNCC
);

632 
__STATIC_INLINE
 
LL_CRS_EÇbËIT_SYNCOK
()

634 
SET_BIT
(
CRS
->
CR
, 
CRS_CR_SYNCOKIE
);

642 
__STATIC_INLINE
 
LL_CRS_Di§bËIT_SYNCOK
()

644 
CLEAR_BIT
(
CRS
->
CR
, 
CRS_CR_SYNCOKIE
);

652 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_IsEÇbËdIT_SYNCOK
()

654  ((
READ_BIT
(
CRS
->
CR
, 
CRS_CR_SYNCOKIE
) == (CRS_CR_SYNCOKIE)) ? 1UL : 0UL);

662 
__STATIC_INLINE
 
LL_CRS_EÇbËIT_SYNCWARN
()

664 
SET_BIT
(
CRS
->
CR
, 
CRS_CR_SYNCWARNIE
);

672 
__STATIC_INLINE
 
LL_CRS_Di§bËIT_SYNCWARN
()

674 
CLEAR_BIT
(
CRS
->
CR
, 
CRS_CR_SYNCWARNIE
);

682 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_IsEÇbËdIT_SYNCWARN
()

684  ((
READ_BIT
(
CRS
->
CR
, 
CRS_CR_SYNCWARNIE
) == (CRS_CR_SYNCWARNIE)) ? 1UL : 0UL);

692 
__STATIC_INLINE
 
LL_CRS_EÇbËIT_ERR
()

694 
SET_BIT
(
CRS
->
CR
, 
CRS_CR_ERRIE
);

702 
__STATIC_INLINE
 
LL_CRS_Di§bËIT_ERR
()

704 
CLEAR_BIT
(
CRS
->
CR
, 
CRS_CR_ERRIE
);

712 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_IsEÇbËdIT_ERR
()

714  ((
READ_BIT
(
CRS
->
CR
, 
CRS_CR_ERRIE
) == (CRS_CR_ERRIE)) ? 1UL : 0UL);

722 
__STATIC_INLINE
 
LL_CRS_EÇbËIT_ESYNC
()

724 
SET_BIT
(
CRS
->
CR
, 
CRS_CR_ESYNCIE
);

732 
__STATIC_INLINE
 
LL_CRS_Di§bËIT_ESYNC
()

734 
CLEAR_BIT
(
CRS
->
CR
, 
CRS_CR_ESYNCIE
);

742 
__STATIC_INLINE
 
ušt32_t
 
LL_CRS_IsEÇbËdIT_ESYNC
()

744  ((
READ_BIT
(
CRS
->
CR
, 
CRS_CR_ESYNCIE
) == (CRS_CR_ESYNCIE)) ? 1UL : 0UL);

751 #ià
defšed
(
USE_FULL_LL_DRIVER
)

756 
E¼ÜStus
 
LL_CRS_DeIn™
();

777 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_dac.h

21 #iâdeà
STM32G4xx_LL_DAC_H


22 
	#STM32G4xx_LL_DAC_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
(
DAC1
è|| defšed(
DAC2
è|| defšed(
DAC3
è||defšed (
DAC4
)

58 
	#DAC_CR_CH1_BITOFFSET
 0U

	)

59 
	#DAC_CR_CH2_BITOFFSET
 16U

	)

60 
	#DAC_CR_CHX_BITOFFSET_MASK
 (
DAC_CR_CH1_BITOFFSET
 | 
DAC_CR_CH2_BITOFFSET
)

	)

62 
	#DAC_SWTR_CH1
 (
DAC_SWTRIGR_SWTRIG1
è

	)

63 
	#DAC_SWTR_CH2
 (
DAC_SWTRIGR_SWTRIG2
è

	)

64 
	#DAC_SWTR_CHX_MASK
 (
DAC_SWTR_CH1
 | 
DAC_SWTR_CH2
)

	)

66 
	#DAC_SWTRB_CH1
 (
DAC_SWTRIGR_SWTRIGB1
è

	)

67 
	#DAC_SWTRB_CH2
 (
DAC_SWTRIGR_SWTRIGB2
è

	)

68 
	#DAC_SWTRB_CHX_MASK
 (
DAC_SWTRB_CH1
 | 
DAC_SWTRB_CH2
)

	)

70 
	#DAC_REG_DHR12R1_REGOFFSET
 0x00000000U

	)

71 
	#DAC_REG_DHR12L1_REGOFFSET
 0x00100000U

	)

72 
	#DAC_REG_DHR8R1_REGOFFSET
 0x02000000U

	)

73 
	#DAC_REG_DHR12R2_REGOFFSET
 0x30000000U

	)

74 
	#DAC_REG_DHR12L2_REGOFFSET
 0x00400000U

	)

75 
	#DAC_REG_DHR8R2_REGOFFSET
 0x05000000U

	)

76 
	#DAC_REG_DHR12RX_REGOFFSET_MASK
 0xF0000000U

	)

77 
	#DAC_REG_DHR12LX_REGOFFSET_MASK
 0x00F00000U

	)

78 
	#DAC_REG_DHR8RX_REGOFFSET_MASK
 0x0F000000U

	)

79 
	#DAC_REG_DHRX_REGOFFSET_MASK
 (
DAC_REG_DHR12RX_REGOFFSET_MASK
 | 
DAC_REG_DHR12LX_REGOFFSET_MASK
 | 
DAC_REG_DHR8RX_REGOFFSET_MASK
)

	)

81 
	#DAC_REG_DOR1_REGOFFSET
 0x00000000U

	)

82 
	#DAC_REG_DOR2_REGOFFSET
 0x00000020U

	)

83 
	#DAC_REG_DORX_REGOFFSET_MASK
 (
DAC_REG_DOR1_REGOFFSET
 | 
DAC_REG_DOR2_REGOFFSET
)

	)

84 
	#DAC_REG_SHSR1_REGOFFSET
 0x00000000U

	)

85 
	#DAC_REG_SHSR2_REGOFFSET
 0x00000040U

	)

86 
	#DAC_REG_SHSRX_REGOFFSET_MASK
 (
DAC_REG_SHSR1_REGOFFSET
 | 
DAC_REG_SHSR2_REGOFFSET
)

	)

88 
	#DAC_REG_STR1_REGOFFSET
 0x00000000U

	)

89 
	#DAC_REG_STR2_REGOFFSET
 0x00000080U

	)

90 
	#DAC_REG_STRX_REGOFFSET_MASK
 (
DAC_REG_STR1_REGOFFSET
 | 
DAC_REG_STR2_REGOFFSET
)

	)

92 
	#DAC_REG_DHR_REGOFFSET_MASK_POSBIT0
 0x0000000FU

	)

93 
	#DAC_REG_DORX_REGOFFSET_MASK_POSBIT0
 0x00000001U

	)

94 
	#DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0
 0x00000001U

	)

95 
	#DAC_REG_STRX_REGOFFSET_MASK_POSBIT0
 0x00000001U

	)

97 
	#DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS
 28U

	)

98 
	#DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS
 20U

	)

99 
	#DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS
 24U

	)

100 
	#DAC_REG_DORX_REGOFFSET_BITOFFSET_POS
 5U

	)

101 
	#DAC_REG_SHSRX_REGOFFSET_BITOFFSET_POS
 6U

	)

102 
	#DAC_REG_STRX_REGOFFSET_BITOFFSET_POS
 7U

	)

105 
	#DAC_DHR12RD_DACC2DHR_BITOFFSET_POS
 
DAC_DHR12RD_DACC2DHR_Pos


	)

106 
	#DAC_DHR12LD_DACC2DHR_BITOFFSET_POS
 
DAC_DHR12LD_DACC2DHR_Pos


	)

107 
	#DAC_DHR8RD_DACC2DHR_BITOFFSET_POS
 
DAC_DHR8RD_DACC2DHR_Pos


	)

110 
	#DAC_DIGITAL_SCALE_12BITS
 4095U

	)

130 
	#__DAC_PTR_REG_OFFSET
(
__REG__
, 
__REG_OFFFSET__
) \

131 ((
ušt32_t
 *)((ušt32_tè((ušt32_t)(&(
__REG__
)è+ ((
__REG_OFFFSET__
è<< 2U))))

	)

139 #ià
defšed
(
USE_FULL_LL_DRIVER
)

149 
ušt32_t
 
Trigg”Sourû
;

155 
ušt32_t
 
Trigg”Sourû2
;

162 
ušt32_t
 
WaveAutoG’”©iÚ
;

167 
ušt32_t
 
WaveAutoG’”©iÚCÚfig
;

176 
ušt32_t
 
OuutBufãr
;

182 
ušt32_t
 
OuutCÚÃùiÚ
;

187 
ušt32_t
 
OuutMode
;

191 } 
	tLL_DAC_In™Ty³Def
;

208 
	#LL_DAC_FLAG_DMAUDR1
 (
DAC_SR_DMAUDR1
è

	)

209 
	#LL_DAC_FLAG_CAL1
 (
DAC_SR_CAL_FLAG1
è

	)

210 
	#LL_DAC_FLAG_BWST1
 (
DAC_SR_BWST1
è

	)

211 
	#LL_DAC_FLAG_DAC1RDY
 (
DAC_SR_DAC1RDY
è

	)

212 
	#LL_DAC_FLAG_DORSTAT1
 (
DAC_SR_DORSTAT1
è

	)

215 
	#LL_DAC_FLAG_DMAUDR2
 (
DAC_SR_DMAUDR2
è

	)

216 
	#LL_DAC_FLAG_CAL2
 (
DAC_SR_CAL_FLAG2
è

	)

217 
	#LL_DAC_FLAG_BWST2
 (
DAC_SR_BWST2
è

	)

218 
	#LL_DAC_FLAG_DAC2RDY
 (
DAC_SR_DAC2RDY
è

	)

219 
	#LL_DAC_FLAG_DORSTAT2
 (
DAC_SR_DORSTAT2
è

	)

228 
	#LL_DAC_IT_DMAUDRIE1
 (
DAC_CR_DMAUDRIE1
è

	)

229 
	#LL_DAC_IT_DMAUDRIE2
 (
DAC_CR_DMAUDRIE2
è

	)

237 
	#LL_DAC_CHANNEL_1
 (
DAC_REG_STR1_REGOFFSET
 | 
DAC_REG_SHSR1_REGOFFSET
 | 
DAC_REG_DOR1_REGOFFSET
 | 
DAC_REG_DHR12R1_REGOFFSET
 | 
DAC_REG_DHR12L1_REGOFFSET
 | 
DAC_REG_DHR8R1_REGOFFSET
 | 
DAC_CR_CH1_BITOFFSET
 | 
DAC_SWTR_CH1
 | 
DAC_SWTRB_CH1
è

	)

238 
	#LL_DAC_CHANNEL_2
 (
DAC_REG_STR2_REGOFFSET
 | 
DAC_REG_SHSR2_REGOFFSET
 | 
DAC_REG_DOR2_REGOFFSET
 | 
DAC_REG_DHR12R2_REGOFFSET
 | 
DAC_REG_DHR12L2_REGOFFSET
 | 
DAC_REG_DHR8R2_REGOFFSET
 | 
DAC_CR_CH2_BITOFFSET
 | 
DAC_SWTR_CH2
 | 
DAC_SWTRB_CH2
è

	)

247 
	#LL_DAC_HIGH_FREQ_MODE_DISABLE
 0x00000000U

	)

248 
	#LL_DAC_HIGH_FREQ_MODE_ABOVE_80MHZ
 (
DAC_MCR_HFSEL_0
è

	)

249 
	#LL_DAC_HIGH_FREQ_MODE_ABOVE_160MHZ
 (
DAC_MCR_HFSEL_1
è

	)

257 
	#LL_DAC_MODE_NORMAL_OPERATION
 0x00000000U

	)

258 
	#LL_DAC_MODE_CALIBRATION
 (
DAC_CR_CEN1
è

	)

266 
	#LL_DAC_TRIG_SOFTWARE
 0x00000000U

	)

267 
	#LL_DAC_TRIG_EXT_TIM1_TRGO
 ( 
DAC_CR_TSEL1_0
è

	)

268 
	#LL_DAC_TRIG_EXT_TIM8_TRGO
 ( 
DAC_CR_TSEL1_0
è

	)

269 
	#LL_DAC_TRIG_EXT_TIM7_TRGO
 ( 
DAC_CR_TSEL1_1
 )

	)

270 
	#LL_DAC_TRIG_EXT_TIM15_TRGO
 ( 
DAC_CR_TSEL1_1
 | 
DAC_CR_TSEL1_0
è

	)

271 
	#LL_DAC_TRIG_EXT_TIM2_TRGO
 ( 
DAC_CR_TSEL1_2
 )

	)

272 
	#LL_DAC_TRIG_EXT_TIM4_TRGO
 ( 
DAC_CR_TSEL1_2
 | 
DAC_CR_TSEL1_0
è

	)

273 
	#LL_DAC_TRIG_EXT_EXTI_LINE9
 ( 
DAC_CR_TSEL1_2
 | 
DAC_CR_TSEL1_1
 )

	)

274 
	#LL_DAC_TRIG_EXT_EXTI_LINE10
 ( 
DAC_CR_TSEL1_2
 | 
DAC_CR_TSEL1_1
 )

	)

275 
	#LL_DAC_TRIG_EXT_TIM6_TRGO
 ( 
DAC_CR_TSEL1_2
 | 
DAC_CR_TSEL1_1
 | 
DAC_CR_TSEL1_0
è

	)

276 
	#LL_DAC_TRIG_EXT_TIM3_TRGO
 (
DAC_CR_TSEL1_3
 )

	)

277 
	#LL_DAC_TRIG_EXT_HRTIM_STEP_TRG1
 (
DAC_CR_TSEL1_3
 | 
DAC_CR_TSEL1_0
è

	)

278 
	#LL_DAC_TRIG_EXT_HRTIM_RST_TRG1
 (
DAC_CR_TSEL1_3
 | 
DAC_CR_TSEL1_0
è

	)

279 
	#LL_DAC_TRIG_EXT_HRTIM_STEP_TRG2
 (
DAC_CR_TSEL1_3
 | 
DAC_CR_TSEL1_1
 )

	)

280 
	#LL_DAC_TRIG_EXT_HRTIM_RST_TRG2
 (
DAC_CR_TSEL1_3
 | 
DAC_CR_TSEL1_1
 )

	)

281 
	#LL_DAC_TRIG_EXT_HRTIM_STEP_TRG3
 (
DAC_CR_TSEL1_3
 | 
DAC_CR_TSEL1_1
 | 
DAC_CR_TSEL1_0
è

	)

282 
	#LL_DAC_TRIG_EXT_HRTIM_RST_TRG3
 (
DAC_CR_TSEL1_3
 | 
DAC_CR_TSEL1_1
 | 
DAC_CR_TSEL1_0
è

	)

283 
	#LL_DAC_TRIG_EXT_HRTIM_STEP_TRG4
 (
DAC_CR_TSEL1_3
 | 
DAC_CR_TSEL1_2
 )

	)

284 
	#LL_DAC_TRIG_EXT_HRTIM_RST_TRG4
 (
DAC_CR_TSEL1_3
 | 
DAC_CR_TSEL1_2
 )

	)

285 
	#LL_DAC_TRIG_EXT_HRTIM_STEP_TRG5
 (
DAC_CR_TSEL1_3
 | 
DAC_CR_TSEL1_2
 | 
DAC_CR_TSEL1_0
è

	)

286 
	#LL_DAC_TRIG_EXT_HRTIM_RST_TRG5
 (
DAC_CR_TSEL1_3
 | 
DAC_CR_TSEL1_2
 | 
DAC_CR_TSEL1_0
è

	)

287 
	#LL_DAC_TRIG_EXT_HRTIM_STEP_TRG6
 (
DAC_CR_TSEL1_3
 | 
DAC_CR_TSEL1_2
 | 
DAC_CR_TSEL1_1
 )

	)

288 
	#LL_DAC_TRIG_EXT_HRTIM_RST_TRG6
 (
DAC_CR_TSEL1_3
 | 
DAC_CR_TSEL1_2
 | 
DAC_CR_TSEL1_1
 )

	)

289 
	#LL_DAC_TRIG_EXT_HRTIM_TRGO1
 (
DAC_CR_TSEL1_3
 | 
DAC_CR_TSEL1_2
 | 
DAC_CR_TSEL1_1
 | 
DAC_CR_TSEL1_0
è

	)

290 
	#LL_DAC_TRIG_EXT_HRTIM_TRGO2
 (
DAC_CR_TSEL1_3
 | 
DAC_CR_TSEL1_2
 | 
DAC_CR_TSEL1_1
 | 
DAC_CR_TSEL1_0
è

	)

291 
	#LL_DAC_TRIG_EXT_HRTIM_TRGO3
 (
DAC_CR_TSEL1_3
 | 
DAC_CR_TSEL1_2
 | 
DAC_CR_TSEL1_1
 | 
DAC_CR_TSEL1_0
è

	)

299 
	#LL_DAC_WAVE_AUTO_GENERATION_NONE
 0x00000000U

	)

300 
	#LL_DAC_WAVE_AUTO_GENERATION_NOISE
 ( 
DAC_CR_WAVE1_0
è

	)

301 
	#LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE
 (
DAC_CR_WAVE1_1
 )

	)

302 
	#LL_DAC_WAVE_AUTO_GENERATION_SAWTOOTH
 (
DAC_CR_WAVE1_1
|
DAC_CR_WAVE1_0
è

	)

310 
	#LL_DAC_NOISE_LFSR_UNMASK_BIT0
 0x00000000U

	)

311 
	#LL_DAC_NOISE_LFSR_UNMASK_BITS1_0
 ( 
DAC_CR_MAMP1_0
è

	)

312 
	#LL_DAC_NOISE_LFSR_UNMASK_BITS2_0
 ( 
DAC_CR_MAMP1_1
 )

	)

313 
	#LL_DAC_NOISE_LFSR_UNMASK_BITS3_0
 ( 
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

314 
	#LL_DAC_NOISE_LFSR_UNMASK_BITS4_0
 ( 
DAC_CR_MAMP1_2
 )

	)

315 
	#LL_DAC_NOISE_LFSR_UNMASK_BITS5_0
 ( 
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_0
è

	)

316 
	#LL_DAC_NOISE_LFSR_UNMASK_BITS6_0
 ( 
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_1
 )

	)

317 
	#LL_DAC_NOISE_LFSR_UNMASK_BITS7_0
 ( 
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

318 
	#LL_DAC_NOISE_LFSR_UNMASK_BITS8_0
 (
DAC_CR_MAMP1_3
 )

	)

319 
	#LL_DAC_NOISE_LFSR_UNMASK_BITS9_0
 (
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_0
è

	)

320 
	#LL_DAC_NOISE_LFSR_UNMASK_BITS10_0
 (
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_1
 )

	)

321 
	#LL_DAC_NOISE_LFSR_UNMASK_BITS11_0
 (
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

329 
	#LL_DAC_TRIANGLE_AMPLITUDE_1
 0x00000000U

	)

330 
	#LL_DAC_TRIANGLE_AMPLITUDE_3
 ( 
DAC_CR_MAMP1_0
è

	)

331 
	#LL_DAC_TRIANGLE_AMPLITUDE_7
 ( 
DAC_CR_MAMP1_1
 )

	)

332 
	#LL_DAC_TRIANGLE_AMPLITUDE_15
 ( 
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

333 
	#LL_DAC_TRIANGLE_AMPLITUDE_31
 ( 
DAC_CR_MAMP1_2
 )

	)

334 
	#LL_DAC_TRIANGLE_AMPLITUDE_63
 ( 
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_0
è

	)

335 
	#LL_DAC_TRIANGLE_AMPLITUDE_127
 ( 
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_1
 )

	)

336 
	#LL_DAC_TRIANGLE_AMPLITUDE_255
 ( 
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

337 
	#LL_DAC_TRIANGLE_AMPLITUDE_511
 (
DAC_CR_MAMP1_3
 )

	)

338 
	#LL_DAC_TRIANGLE_AMPLITUDE_1023
 (
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_0
è

	)

339 
	#LL_DAC_TRIANGLE_AMPLITUDE_2047
 (
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_1
 )

	)

340 
	#LL_DAC_TRIANGLE_AMPLITUDE_4095
 (
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

348 
	#LL_DAC_SAWTOOTH_POLARITY_DECREMENT
 0x00000000U

	)

349 
	#LL_DAC_SAWTOOTH_POLARITY_INCREMENT
 (
DAC_STR1_STDIR1
è

	)

357 
	#LL_DAC_OUTPUT_MODE_NORMAL
 0x00000000U

	)

358 
	#LL_DAC_OUTPUT_MODE_SAMPLE_AND_HOLD
 (
DAC_MCR_MODE1_2
è

	)

366 
	#LL_DAC_OUTPUT_BUFFER_ENABLE
 0x00000000U

	)

367 
	#LL_DAC_OUTPUT_BUFFER_DISABLE
 (
DAC_MCR_MODE1_1
è

	)

375 
	#LL_DAC_OUTPUT_CONNECT_GPIO
 0x00000000U

	)

376 
	#LL_DAC_OUTPUT_CONNECT_INTERNAL
 (
DAC_MCR_MODE1_0
è

	)

384 
	#LL_DAC_SIGNED_FORMAT_DISABLE
 0x00000000U

	)

385 
	#LL_DAC_SIGNED_FORMAT_ENABLE
 (
DAC_MCR_SINFORMAT1
è

	)

393 
	#LL_DAC_RESOLUTION_12B
 0x00000000U

	)

394 
	#LL_DAC_RESOLUTION_8B
 0x00000002U

	)

405 
	#LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED
 
DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS


	)

406 
	#LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED
 
DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS


	)

407 
	#LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED
 
DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS


	)

432 
	#LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US
 8U

	)

445 
	#LL_DAC_DELAY_VOLTAGE_SETTLING_US
 3U

	)

471 
	#LL_DAC_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

479 
	#LL_DAC_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

505 
	#__LL_DAC_CHANNEL_TO_DECIMAL_NB
(
__CHANNEL__
) \

506 ((
__CHANNEL__
è& 
DAC_SWTR_CHX_MASK
)

	)

524 
	#__LL_DAC_DECIMAL_NB_TO_CHANNEL
(
__DECIMAL_NB__
) \

525 (((
__DECIMAL_NB__
) == 1U) \

527 
LL_DAC_CHANNEL_1
 \

530 (((
__DECIMAL_NB__
) == 2U) \

532 
LL_DAC_CHANNEL_2
 \

539 )

	)

552 
	#__LL_DAC_DIGITAL_SCALE
(
__DAC_RESOLUTION__
) \

553 ((0x00000FFFUè>> ((
__DAC_RESOLUTION__
è<< 1U))

	)

573 
	#__LL_DAC_CALC_VOLTAGE_TO_DATA
(
__VREFANALOG_VOLTAGE__
,\

574 
__DAC_VOLTAGE__
,\

575 
__DAC_RESOLUTION__
) \

576 ((
__DAC_VOLTAGE__
è* 
	`__LL_DAC_DIGITAL_SCALE
(
__DAC_RESOLUTION__
) \

577 / (
__VREFANALOG_VOLTAGE__
) \

578 )

	)

589 
	#__LL_DAC_FORMAT_SAWTOOTHWAVECONFIG
(
__POLARITY__
,\

590 
__RESET_DATA__
,\

591 
__STEP_DATA__
) \

592 Ð(((
__STEP_DATA__
è<< 
DAC_STR1_STINCDATA1_Pos
è& 
DAC_STR1_STINCDATA1_Msk
) \

593 | ((
__POLARITY__
è& 
DAC_STR1_STDIR1_Msk
) \

594 | (((
__RESET_DATA__
è<< 
DAC_STR1_STRSTDATA1_Pos
è& 
DAC_STR1_STRSTDATA1_Msk
) \

595 )

	)

623 
__STATIC_INLINE
 
LL_DAC_S‘HighF»qu’cyMode
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
HighF»qMode
)

625 
MODIFY_REG
(
DACx
->
MCR
, 
DAC_MCR_HFSEL
, 
HighF»qMode
);

637 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘HighF»qu’cyMode
(
DAC_Ty³Def
 *
DACx
)

639  (
ušt32_t
)(
READ_BIT
(
DACx
->
MCR
, 
DAC_MCR_HFSEL
));

666 
__STATIC_INLINE
 
LL_DAC_S‘Mode
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
ChªÃlMode
)

668 
MODIFY_REG
(
DACx
->
CR
,

669 
DAC_CR_CEN1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

670 
ChªÃlMode
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

689 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘Mode
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

691  (
ušt32_t
)(
READ_BIT
(
DACx
->
CR
, 
DAC_CR_CEN1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

692 >> (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

712 
__STATIC_INLINE
 
LL_DAC_S‘TrimmšgV®ue
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
TrimmšgV®ue
)

714 
MODIFY_REG
(
DACx
->
CCR
,

715 
DAC_CCR_OTRIM1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

716 
TrimmšgV®ue
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

734 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘TrimmšgV®ue
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

736  (
ušt32_t
)(
READ_BIT
(
DACx
->
CCR
, 
DAC_CCR_OTRIM1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

737 >> (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

788 
__STATIC_INLINE
 
LL_DAC_S‘Trigg”Sourû
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
Trigg”Sourû
)

790 
MODIFY_REG
(
DACx
->
CR
,

791 
DAC_CR_TSEL1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

792 
Trigg”Sourû
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

839 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘Trigg”Sourû
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

841  (
ušt32_t
)(
READ_BIT
(
DACx
->
CR
, 
DAC_CR_TSEL1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

842 >> (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

865 
__STATIC_INLINE
 
LL_DAC_S‘WaveAutoG’”©iÚ
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
WaveAutoG’”©iÚ
)

867 
MODIFY_REG
(
DACx
->
CR
,

868 
DAC_CR_WAVE1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

869 
WaveAutoG’”©iÚ
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

890 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘WaveAutoG’”©iÚ
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

892  (
ušt32_t
)(
READ_BIT
(
DACx
->
CR
, 
DAC_CR_WAVE1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

893 >> (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

929 
__STATIC_INLINE
 
LL_DAC_S‘WaveNoi£LFSR
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
Noi£LFSRMask
)

931 
MODIFY_REG
(
DACx
->
CR
,

932 
DAC_CR_MAMP1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

933 
Noi£LFSRMask
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

962 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘WaveNoi£LFSR
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

964  (
ušt32_t
)(
READ_BIT
(
DACx
->
CR
, 
DAC_CR_MAMP1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

965 >> (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

1001 
__STATIC_INLINE
 
LL_DAC_S‘WaveTrŸngËAm¶™ude
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
,

1002 
ušt32_t
 
TrŸngËAm¶™ude
)

1004 
MODIFY_REG
(
DACx
->
CR
,

1005 
DAC_CR_MAMP1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

1006 
TrŸngËAm¶™ude
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

1035 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘WaveTrŸngËAm¶™ude
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

1037  (
ušt32_t
)(
READ_BIT
(
DACx
->
CR
, 
DAC_CR_MAMP1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

1038 >> (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

1063 
__STATIC_INLINE
 
LL_DAC_S‘WaveSawtoÙhPÞ¬™y
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
PÞ¬™y
)

1065 
__IO
 
ušt32_t
 *
´eg
 = 
__DAC_PTR_REG_OFFSET
(
DACx
->
STR1
, (
DAC_ChªÃl
 >> 
DAC_REG_STRX_REGOFFSET_BITOFFSET_POS
è& 
DAC_REG_STRX_REGOFFSET_MASK_POSBIT0
);

1067 
MODIFY_REG
(*
´eg
,

1068 
DAC_STR1_STDIR1
,

1069 
PÞ¬™y
);

1087 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘WaveSawtoÙhPÞ¬™y
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

1089 
__IO
 
ušt32_t
 cÚ¡ *
´eg
 = 
__DAC_PTR_REG_OFFSET
(
DACx
->
STR1
, (
DAC_ChªÃl
 >> 
DAC_REG_STRX_REGOFFSET_BITOFFSET_POS
è& 
DAC_REG_STRX_REGOFFSET_MASK_POSBIT0
);

1091  (
ušt32_t
è
READ_BIT
(*
´eg
, 
DAC_STR1_STDIR1
);

1114 
__STATIC_INLINE
 
LL_DAC_S‘WaveSawtoÙhRe£tD©a
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
Re£tD©a
)

1116 
__IO
 
ušt32_t
 *
´eg
 = 
__DAC_PTR_REG_OFFSET
(
DACx
->
STR1
, (
DAC_ChªÃl
 >> 
DAC_REG_STRX_REGOFFSET_BITOFFSET_POS
è& 
DAC_REG_STRX_REGOFFSET_MASK_POSBIT0
);

1118 
MODIFY_REG
(*
´eg
,

1119 
DAC_STR1_STRSTDATA1
,

1120 
Re£tD©a
 << 
DAC_STR1_STRSTDATA1_Pos
);

1137 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘WaveSawtoÙhRe£tD©a
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

1139 
__IO
 
ušt32_t
 cÚ¡ *
´eg
 = 
__DAC_PTR_REG_OFFSET
(
DACx
->
STR1
, (
DAC_ChªÃl
 >> 
DAC_REG_STRX_REGOFFSET_BITOFFSET_POS
è& 
DAC_REG_STRX_REGOFFSET_MASK_POSBIT0
);

1141  (
ušt32_t
)(
READ_BIT
(*
´eg
, 
DAC_STR1_STRSTDATA1
è>> 
DAC_STR1_STRSTDATA1_Pos
);

1166 
__STATIC_INLINE
 
LL_DAC_S‘WaveSawtoÙhS‹pD©a
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
S‹pD©a
)

1168 
__IO
 
ušt32_t
 *
´eg
 = 
__DAC_PTR_REG_OFFSET
(
DACx
->
STR1
, (
DAC_ChªÃl
 >> 
DAC_REG_STRX_REGOFFSET_BITOFFSET_POS
è& 
DAC_REG_STRX_REGOFFSET_MASK_POSBIT0
);

1170 
MODIFY_REG
(*
´eg
,

1171 
DAC_STR1_STINCDATA1
,

1172 
S‹pD©a
 << 
DAC_STR1_STINCDATA1_Pos
);

1191 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘WaveSawtoÙhS‹pD©a
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

1193 
__IO
 
ušt32_t
 cÚ¡ *
´eg
 = 
__DAC_PTR_REG_OFFSET
(
DACx
->
STR1
, (
DAC_ChªÃl
 >> 
DAC_REG_STRX_REGOFFSET_BITOFFSET_POS
è& 
DAC_REG_STRX_REGOFFSET_MASK_POSBIT0
);

1195  (
ušt32_t
)(
READ_BIT
(*
´eg
, 
DAC_STR1_STINCDATA1
è>> 
DAC_STR1_STINCDATA1_Pos
);

1244 
__STATIC_INLINE
 
LL_DAC_S‘WaveSawtoÙhRe£tTrigg”Sourû
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
,

1245 
ušt32_t
 
Trigg”Sourû
)

1247 
MODIFY_REG
(
DACx
->
STMODR
,

1248 
DAC_STMODR_STRSTTRIGSEL1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

1249 ((
Trigg”Sourû
 >> 
DAC_CR_TSEL1_Pos
è<< 
DAC_STMODR_STRSTTRIGSEL1_Pos
è<< (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

1292 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘WaveSawtoÙhRe£tTrigg”Sourû
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

1294  (
ušt32_t
)((
READ_BIT
(
DACx
->
STMODR
,

1295 
DAC_STMODR_STRSTTRIGSEL1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

1297 >> (
DAC_STMODR_STRSTTRIGSEL1_Pos
 + (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

1298 è<< 
DAC_CR_TSEL1_Pos
);

1342 
__STATIC_INLINE
 
LL_DAC_S‘WaveSawtoÙhS‹pTrigg”Sourû
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
,

1343 
ušt32_t
 
Trigg”Sourû
)

1345 
MODIFY_REG
(
DACx
->
STMODR
,

1346 
DAC_STMODR_STINCTRIGSEL1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

1347 ((
Trigg”Sourû
 >> 
DAC_CR_TSEL1_Pos
è<< 
DAC_STMODR_STINCTRIGSEL1_Pos
è<< (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

1385 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘WaveSawtoÙhS‹pTrigg”Sourû
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

1387  (
ušt32_t
)((
READ_BIT
(
DACx
->
STMODR
,

1388 
DAC_STMODR_STINCTRIGSEL1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

1390 >> (
DAC_STMODR_STINCTRIGSEL1_Pos
 + (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

1391 è<< 
DAC_CR_TSEL1_Pos
);

1441 
__STATIC_INLINE
 
LL_DAC_CÚfigOuut
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
OuutMode
,

1442 
ušt32_t
 
OuutBufãr
, ušt32_ˆ
OuutCÚÃùiÚ
)

1444 
MODIFY_REG
(
DACx
->
MCR
,

1445 (
DAC_MCR_MODE1_2
 | 
DAC_MCR_MODE1_1
 | 
DAC_MCR_MODE1_0
è<< (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

1446 (
OuutMode
 | 
OuutBufãr
 | 
OuutCÚÃùiÚ
è<< (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

1472 
__STATIC_INLINE
 
LL_DAC_S‘OuutMode
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
OuutMode
)

1474 
MODIFY_REG
(
DACx
->
MCR
,

1475 (
ušt32_t
)
DAC_MCR_MODE1_2
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

1476 
OuutMode
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

1494 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘OuutMode
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

1496  (
ušt32_t
)(
READ_BIT
(
DACx
->
MCR
, (ušt32_t)
DAC_MCR_MODE1_2
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

1497 >> (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

1521 
__STATIC_INLINE
 
LL_DAC_S‘OuutBufãr
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
OuutBufãr
)

1523 
MODIFY_REG
(
DACx
->
MCR
,

1524 (
ušt32_t
)
DAC_MCR_MODE1_1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

1525 
OuutBufãr
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

1543 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘OuutBufãr
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

1545  (
ušt32_t
)(
READ_BIT
(
DACx
->
MCR
, (ušt32_t)
DAC_MCR_MODE1_1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

1546 >> (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

1576 
__STATIC_INLINE
 
LL_DAC_S‘OuutCÚÃùiÚ
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
OuutCÚÃùiÚ
)

1578 
MODIFY_REG
(
DACx
->
MCR
,

1579 (
ušt32_t
)
DAC_MCR_MODE1_0
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

1580 
OuutCÚÃùiÚ
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

1608 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘OuutCÚÃùiÚ
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

1610  (
ušt32_t
)(
READ_BIT
(
DACx
->
MCR
, (ušt32_t)
DAC_MCR_MODE1_0
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

1611 >> (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

1634 
__STATIC_INLINE
 
LL_DAC_S‘Sam¶eAndHÞdSam¶eTime
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
Sam¶eTime
)

1636 
__IO
 
ušt32_t
 *
´eg
 = 
__DAC_PTR_REG_OFFSET
(
DACx
->
SHSR1
, (
DAC_ChªÃl
 >> 
DAC_REG_SHSRX_REGOFFSET_BITOFFSET_POS
è& 
DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0
);

1638 
MODIFY_REG
(*
´eg
,

1639 
DAC_SHSR1_TSAMPLE1
,

1640 
Sam¶eTime
);

1657 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘Sam¶eAndHÞdSam¶eTime
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

1659 
__IO
 
ušt32_t
 cÚ¡ *
´eg
 = 
__DAC_PTR_REG_OFFSET
(
DACx
->
SHSR1
, (
DAC_ChªÃl
 >> 
DAC_REG_SHSRX_REGOFFSET_BITOFFSET_POS
è& 
DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0
);

1661  (
ušt32_t
è
READ_BIT
(*
´eg
, 
DAC_SHSR1_TSAMPLE1
);

1679 
__STATIC_INLINE
 
LL_DAC_S‘Sam¶eAndHÞdHÞdTime
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
HÞdTime
)

1681 
MODIFY_REG
(
DACx
->
SHHR
,

1682 
DAC_SHHR_THOLD1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

1683 
HÞdTime
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

1700 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘Sam¶eAndHÞdHÞdTime
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

1702  (
ušt32_t
)(
READ_BIT
(
DACx
->
SHHR
, 
DAC_SHHR_THOLD1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

1703 >> (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

1722 
__STATIC_INLINE
 
LL_DAC_S‘Sam¶eAndHÞdReäeshTime
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
ReäeshTime
)

1724 
MODIFY_REG
(
DACx
->
SHRR
,

1725 
DAC_SHRR_TREFRESH1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

1726 
ReäeshTime
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

1743 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘Sam¶eAndHÞdReäeshTime
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

1745  (
ušt32_t
)(
READ_BIT
(
DACx
->
SHRR
, 
DAC_SHRR_TREFRESH1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

1746 >> (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

1773 
__STATIC_INLINE
 
LL_DAC_S‘SigÃdFÜm©
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
SigÃdFÜm©
)

1775 
MODIFY_REG
(
DACx
->
MCR
,

1776 
DAC_MCR_SINFORMAT1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

1777 
SigÃdFÜm©
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

1795 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_G‘SigÃdFÜm©
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

1797  (
ušt32_t
)(
READ_BIT
(
DACx
->
MCR
, 
DAC_MCR_SINFORMAT1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

1798 >> (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

1825 
__STATIC_INLINE
 
LL_DAC_EÇbËDMAReq
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
)

1827 
SET_BIT
(
DACx
->
CR
,

1828 
DAC_CR_DMAEN1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

1846 
__STATIC_INLINE
 
LL_DAC_Di§bËDMAReq
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
)

1848 
CLEAR_BIT
(
DACx
->
CR
,

1849 
DAC_CR_DMAEN1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

1866 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsDMAReqEÇbËd
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

1868  ((
READ_BIT
(
DACx
->
CR
,

1869 
DAC_CR_DMAEN1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

1870 =ð(
DAC_CR_DMAEN1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))) ? 1UL : 0UL);

1886 
__STATIC_INLINE
 
LL_DAC_EÇbËDMADoubËD©aMode
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
)

1888 
SET_BIT
(
DACx
->
MCR
,

1889 
DAC_MCR_DMADOUBLE1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

1905 
__STATIC_INLINE
 
LL_DAC_Di§bËDMADoubËD©aMode
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
)

1907 
CLEAR_BIT
(
DACx
->
MCR
,

1908 
DAC_MCR_DMADOUBLE1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

1925 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsDMADoubËD©aModeEÇbËd
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

1927  ((
READ_BIT
(
DACx
->
MCR
,

1928 
DAC_MCR_DMADOUBLE1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

1929 =ð(
DAC_MCR_DMADOUBLE1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))) ? 1UL : 0UL);

1966 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_DMA_G‘RegAddr
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
, ušt32_ˆ
Regi¡”
)

1970  ((
ušt32_t
)(
__DAC_PTR_REG_OFFSET
((
DACx
)->
DHR12R1
,

1971 ((
DAC_ChªÃl
 >> (
Regi¡”
 & 0x1FUL)è& 
DAC_REG_DHR_REGOFFSET_MASK_POSBIT0
))));

1997 
__STATIC_INLINE
 
LL_DAC_EÇbË
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
)

1999 
SET_BIT
(
DACx
->
CR
,

2000 
DAC_CR_EN1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

2016 
__STATIC_INLINE
 
LL_DAC_Di§bË
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
)

2018 
CLEAR_BIT
(
DACx
->
CR
,

2019 
DAC_CR_EN1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

2036 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsEÇbËd
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

2038  ((
READ_BIT
(
DACx
->
CR
,

2039 
DAC_CR_EN1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

2040 =ð(
DAC_CR_EN1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))) ? 1UL : 0UL);

2057 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsR—dy
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

2059  ((
READ_BIT
(
DACx
->
SR
,

2060 
DAC_SR_DAC1RDY
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

2061 =ð(
DAC_SR_DAC1RDY
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))) ? 1UL : 0UL);

2085 
__STATIC_INLINE
 
LL_DAC_EÇbËTrigg”
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
)

2087 
SET_BIT
(
DACx
->
CR
,

2088 
DAC_CR_TEN1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

2104 
__STATIC_INLINE
 
LL_DAC_Di§bËTrigg”
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
)

2106 
CLEAR_BIT
(
DACx
->
CR
,

2107 
DAC_CR_TEN1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
));

2124 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsTrigg”EÇbËd
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

2126  ((
READ_BIT
(
DACx
->
CR
,

2127 
DAC_CR_TEN1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))

2128 =ð(
DAC_CR_TEN1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
))) ? 1UL : 0UL);

2158 
__STATIC_INLINE
 
LL_DAC_TrigSWCÚv”siÚ
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
)

2160 
SET_BIT
(
DACx
->
SWTRIGR
,

2161 (
DAC_ChªÃl
 & 
DAC_SWTR_CHX_MASK
));

2190 
__STATIC_INLINE
 
LL_DAC_TrigSWCÚv”siÚ2
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
)

2192 
SET_BIT
(
DACx
->
SWTRIGR
,

2193 (
DAC_ChªÃl
 & 
DAC_SWTRB_CHX_MASK
));

2212 
__STATIC_INLINE
 
LL_DAC_CÚv”tD©a12RightAligÃd
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
D©a
)

2214 
__IO
 
ušt32_t
 *
´eg
 = 
__DAC_PTR_REG_OFFSET
(
DACx
->
DHR12R1
, (
DAC_ChªÃl
 >> 
DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS
è& 
DAC_REG_DHR_REGOFFSET_MASK_POSBIT0
);

2216 
MODIFY_REG
(*
´eg
,

2217 
DAC_DHR12R1_DACC1DHR
,

2218 
D©a
);

2237 
__STATIC_INLINE
 
LL_DAC_CÚv”tD©a12LeáAligÃd
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
D©a
)

2239 
__IO
 
ušt32_t
 *
´eg
 = 
__DAC_PTR_REG_OFFSET
(
DACx
->
DHR12R1
, (
DAC_ChªÃl
 >> 
DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS
è& 
DAC_REG_DHR_REGOFFSET_MASK_POSBIT0
);

2241 
MODIFY_REG
(*
´eg
,

2242 
DAC_DHR12L1_DACC1DHR
,

2243 
D©a
);

2262 
__STATIC_INLINE
 
LL_DAC_CÚv”tD©a8RightAligÃd
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
D©a
)

2264 
__IO
 
ušt32_t
 *
´eg
 = 
__DAC_PTR_REG_OFFSET
(
DACx
->
DHR12R1
, (
DAC_ChªÃl
 >> 
DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS
è& 
DAC_REG_DHR_REGOFFSET_MASK_POSBIT0
);

2266 
MODIFY_REG
(*
´eg
,

2267 
DAC_DHR8R1_DACC1DHR
,

2268 
D©a
);

2283 
__STATIC_INLINE
 
LL_DAC_CÚv”tDu®D©a12RightAligÃd
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
D©aChªÃl1
,

2284 
ušt32_t
 
D©aChªÃl2
)

2286 
MODIFY_REG
(
DACx
->
DHR12RD
,

2287 (
DAC_DHR12RD_DACC2DHR
 | 
DAC_DHR12RD_DACC1DHR
),

2288 ((
D©aChªÃl2
 << 
DAC_DHR12RD_DACC2DHR_BITOFFSET_POS
è| 
D©aChªÃl1
));

2302 
__STATIC_INLINE
 
LL_DAC_CÚv”tDu®D©a12LeáAligÃd
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
D©aChªÃl1
,

2303 
ušt32_t
 
D©aChªÃl2
)

2308 
MODIFY_REG
(
DACx
->
DHR12LD
,

2309 (
DAC_DHR12LD_DACC2DHR
 | 
DAC_DHR12LD_DACC1DHR
),

2310 ((
D©aChªÃl2
 << (
DAC_DHR12LD_DACC2DHR_BITOFFSET_POS
 - 4U)è| 
D©aChªÃl1
));

2324 
__STATIC_INLINE
 
LL_DAC_CÚv”tDu®D©a8RightAligÃd
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
D©aChªÃl1
,

2325 
ušt32_t
 
D©aChªÃl2
)

2327 
MODIFY_REG
(
DACx
->
DHR8RD
,

2328 (
DAC_DHR8RD_DACC2DHR
 | 
DAC_DHR8RD_DACC1DHR
),

2329 ((
D©aChªÃl2
 << 
DAC_DHR8RD_DACC2DHR_BITOFFSET_POS
è| 
D©aChªÃl1
));

2350 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_R‘r›veOuutD©a
(
DAC_Ty³Def
 *
DACx
, ušt32_ˆ
DAC_ChªÃl
)

2352 
__IO
 
ušt32_t
 cÚ¡ *
´eg
 = 
__DAC_PTR_REG_OFFSET
(
DACx
->
DOR1
, (
DAC_ChªÃl
 >> 
DAC_REG_DORX_REGOFFSET_BITOFFSET_POS
è& 
DAC_REG_DORX_REGOFFSET_MASK_POSBIT0
);

2354  (
ušt16_t
è
READ_BIT
(*
´eg
, 
DAC_DOR1_DACC1DOR
);

2370 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsAùiveFÏg_CAL1
(
DAC_Ty³Def
 *
DACx
)

2372  ((
READ_BIT
(
DACx
->
SR
, 
LL_DAC_FLAG_CAL1
) == (LL_DAC_FLAG_CAL1)) ? 1UL : 0UL);

2382 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsAùiveFÏg_CAL2
(
DAC_Ty³Def
 *
DACx
)

2384  ((
READ_BIT
(
DACx
->
SR
, 
LL_DAC_FLAG_CAL2
) == (LL_DAC_FLAG_CAL2)) ? 1UL : 0UL);

2394 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsAùiveFÏg_BWST1
(
DAC_Ty³Def
 *
DACx
)

2396  ((
READ_BIT
(
DACx
->
SR
, 
LL_DAC_FLAG_BWST1
) == (LL_DAC_FLAG_BWST1)) ? 1UL : 0UL);

2406 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsAùiveFÏg_BWST2
(
DAC_Ty³Def
 *
DACx
)

2408  ((
READ_BIT
(
DACx
->
SR
, 
LL_DAC_FLAG_BWST2
) == (LL_DAC_FLAG_BWST2)) ? 1UL : 0UL);

2418 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsAùiveFÏg_DAC1RDY
(
DAC_Ty³Def
 *
DACx
)

2420  ((
READ_BIT
(
DACx
->
SR
, 
LL_DAC_FLAG_DAC1RDY
) == (LL_DAC_FLAG_DAC1RDY)) ? 1UL : 0UL);

2430 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsAùiveFÏg_DAC2RDY
(
DAC_Ty³Def
 *
DACx
)

2432  ((
READ_BIT
(
DACx
->
SR
, 
LL_DAC_FLAG_DAC2RDY
) == (LL_DAC_FLAG_DAC2RDY)) ? 1UL : 0UL);

2442 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsAùiveFÏg_DORSTAT1
(
DAC_Ty³Def
 *
DACx
)

2444  ((
READ_BIT
(
DACx
->
SR
, 
LL_DAC_FLAG_DORSTAT1
) == (LL_DAC_FLAG_DORSTAT1)) ? 1UL : 0UL);

2454 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsAùiveFÏg_DORSTAT2
(
DAC_Ty³Def
 *
DACx
)

2456  ((
READ_BIT
(
DACx
->
SR
, 
LL_DAC_FLAG_DORSTAT2
) == (LL_DAC_FLAG_DORSTAT2)) ? 1UL : 0UL);

2466 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsAùiveFÏg_DMAUDR1
(
DAC_Ty³Def
 *
DACx
)

2468  ((
READ_BIT
(
DACx
->
SR
, 
LL_DAC_FLAG_DMAUDR1
) == (LL_DAC_FLAG_DMAUDR1)) ? 1UL : 0UL);

2478 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsAùiveFÏg_DMAUDR2
(
DAC_Ty³Def
 *
DACx
)

2480  ((
READ_BIT
(
DACx
->
SR
, 
LL_DAC_FLAG_DMAUDR2
) == (LL_DAC_FLAG_DMAUDR2)) ? 1UL : 0UL);

2490 
__STATIC_INLINE
 
LL_DAC_CË¬FÏg_DMAUDR1
(
DAC_Ty³Def
 *
DACx
)

2492 
WRITE_REG
(
DACx
->
SR
, 
LL_DAC_FLAG_DMAUDR1
);

2502 
__STATIC_INLINE
 
LL_DAC_CË¬FÏg_DMAUDR2
(
DAC_Ty³Def
 *
DACx
)

2504 
WRITE_REG
(
DACx
->
SR
, 
LL_DAC_FLAG_DMAUDR2
);

2522 
__STATIC_INLINE
 
LL_DAC_EÇbËIT_DMAUDR1
(
DAC_Ty³Def
 *
DACx
)

2524 
SET_BIT
(
DACx
->
CR
, 
LL_DAC_IT_DMAUDRIE1
);

2534 
__STATIC_INLINE
 
LL_DAC_EÇbËIT_DMAUDR2
(
DAC_Ty³Def
 *
DACx
)

2536 
SET_BIT
(
DACx
->
CR
, 
LL_DAC_IT_DMAUDRIE2
);

2546 
__STATIC_INLINE
 
LL_DAC_Di§bËIT_DMAUDR1
(
DAC_Ty³Def
 *
DACx
)

2548 
CLEAR_BIT
(
DACx
->
CR
, 
LL_DAC_IT_DMAUDRIE1
);

2558 
__STATIC_INLINE
 
LL_DAC_Di§bËIT_DMAUDR2
(
DAC_Ty³Def
 *
DACx
)

2560 
CLEAR_BIT
(
DACx
->
CR
, 
LL_DAC_IT_DMAUDRIE2
);

2570 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsEÇbËdIT_DMAUDR1
(
DAC_Ty³Def
 *
DACx
)

2572  ((
READ_BIT
(
DACx
->
CR
, 
LL_DAC_IT_DMAUDRIE1
) == (LL_DAC_IT_DMAUDRIE1)) ? 1UL : 0UL);

2582 
__STATIC_INLINE
 
ušt32_t
 
LL_DAC_IsEÇbËdIT_DMAUDR2
(
DAC_Ty³Def
 *
DACx
)

2584  ((
READ_BIT
(
DACx
->
CR
, 
LL_DAC_IT_DMAUDRIE2
) == (LL_DAC_IT_DMAUDRIE2)) ? 1UL : 0UL);

2592 #ià
defšed
(
USE_FULL_LL_DRIVER
)

2597 
E¼ÜStus
 
LL_DAC_DeIn™
(
DAC_Ty³Def
 *
DACx
);

2598 
E¼ÜStus
 
LL_DAC_In™
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, 
LL_DAC_In™Ty³Def
 *
DAC_In™SŒuù
);

2599 
LL_DAC_SŒuùIn™
(
LL_DAC_In™Ty³Def
 *
DAC_In™SŒuù
);

2620 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_dma.h

21 #iâdeà
__STM32G4xx_LL_DMA_H


22 
	#__STM32G4xx_LL_DMA_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

30 
	~"¡m32g4xx_Î_dmamux.h
"

36 #ià
defšed
 (
DMA1
è|| defšed (
DMA2
)

48 cÚ¡ 
ušt8_t
 
CHANNEL_OFFSET_TAB
[] =

50 (
ušt8_t
)(
DMA1_ChªÃl1_BASE
 - 
DMA1_BASE
),

51 (
ušt8_t
)(
DMA1_ChªÃl2_BASE
 - 
DMA1_BASE
),

52 (
ušt8_t
)(
DMA1_ChªÃl3_BASE
 - 
DMA1_BASE
),

53 (
ušt8_t
)(
DMA1_ChªÃl4_BASE
 - 
DMA1_BASE
),

54 (
ušt8_t
)(
DMA1_ChªÃl5_BASE
 - 
DMA1_BASE
),

55 (
ušt8_t
)(
DMA1_ChªÃl6_BASE
 - 
DMA1_BASE
)

56 #ià
defšed
 (
DMA1_ChªÃl7
)

58 (
ušt8_t
)(
DMA1_ChªÃl7_BASE
 - 
DMA1_BASE
)

60 #ià
defšed
 (
DMA1_ChªÃl8
)

62 (
ušt8_t
)(
DMA1_ChªÃl8_BASE
 - 
DMA1_BASE
)

74 
	#DMA_CSELR_OFFSET
 (
ušt32_t
)(
DMA1_CSELR_BASE
 - 
DMA1_BASE
)

	)

77 
	#DMA_POSITION_CSELR_CXS
 
	`POSITION_VAL
(
DMA_CSELR_C1S
 << ((
ChªÃl
-1U)*4U))

	)

83 #ià
defšed
(
USE_FULL_LL_DRIVER
)

93 #ià
defšed
(
USE_FULL_LL_DRIVER
)

99 
ušt32_t
 
P”hOrM2MSrcAdd»ss
;

104 
ušt32_t
 
MemÜyOrM2MD¡Add»ss
;

109 
ušt32_t
 
DœeùiÚ
;

115 
ušt32_t
 
Mode
;

122 
ušt32_t
 
P”hOrM2MSrcIncMode
;

128 
ušt32_t
 
MemÜyOrM2MD¡IncMode
;

134 
ušt32_t
 
P”hOrM2MSrcD©aSize
;

140 
ušt32_t
 
MemÜyOrM2MD¡D©aSize
;

146 
ušt32_t
 
NbD©a
;

153 
ušt32_t
 
P”hReque¡
;

158 
ušt32_t
 
PriÜ™y
;

163 } 
	tLL_DMA_In™Ty³Def
;

177 
	#LL_DMA_IFCR_CGIF1
 
DMA_IFCR_CGIF1


	)

178 
	#LL_DMA_IFCR_CTCIF1
 
DMA_IFCR_CTCIF1


	)

179 
	#LL_DMA_IFCR_CHTIF1
 
DMA_IFCR_CHTIF1


	)

180 
	#LL_DMA_IFCR_CTEIF1
 
DMA_IFCR_CTEIF1


	)

181 
	#LL_DMA_IFCR_CGIF2
 
DMA_IFCR_CGIF2


	)

182 
	#LL_DMA_IFCR_CTCIF2
 
DMA_IFCR_CTCIF2


	)

183 
	#LL_DMA_IFCR_CHTIF2
 
DMA_IFCR_CHTIF2


	)

184 
	#LL_DMA_IFCR_CTEIF2
 
DMA_IFCR_CTEIF2


	)

185 
	#LL_DMA_IFCR_CGIF3
 
DMA_IFCR_CGIF3


	)

186 
	#LL_DMA_IFCR_CTCIF3
 
DMA_IFCR_CTCIF3


	)

187 
	#LL_DMA_IFCR_CHTIF3
 
DMA_IFCR_CHTIF3


	)

188 
	#LL_DMA_IFCR_CTEIF3
 
DMA_IFCR_CTEIF3


	)

189 
	#LL_DMA_IFCR_CGIF4
 
DMA_IFCR_CGIF4


	)

190 
	#LL_DMA_IFCR_CTCIF4
 
DMA_IFCR_CTCIF4


	)

191 
	#LL_DMA_IFCR_CHTIF4
 
DMA_IFCR_CHTIF4


	)

192 
	#LL_DMA_IFCR_CTEIF4
 
DMA_IFCR_CTEIF4


	)

193 
	#LL_DMA_IFCR_CGIF5
 
DMA_IFCR_CGIF5


	)

194 
	#LL_DMA_IFCR_CTCIF5
 
DMA_IFCR_CTCIF5


	)

195 
	#LL_DMA_IFCR_CHTIF5
 
DMA_IFCR_CHTIF5


	)

196 
	#LL_DMA_IFCR_CTEIF5
 
DMA_IFCR_CTEIF5


	)

197 
	#LL_DMA_IFCR_CGIF6
 
DMA_IFCR_CGIF6


	)

198 
	#LL_DMA_IFCR_CTCIF6
 
DMA_IFCR_CTCIF6


	)

199 
	#LL_DMA_IFCR_CHTIF6
 
DMA_IFCR_CHTIF6


	)

200 
	#LL_DMA_IFCR_CTEIF6
 
DMA_IFCR_CTEIF6


	)

201 #ià
defšed
 (
DMA1_ChªÃl7
)

202 
	#LL_DMA_IFCR_CGIF7
 
DMA_IFCR_CGIF7


	)

203 
	#LL_DMA_IFCR_CTCIF7
 
DMA_IFCR_CTCIF7


	)

204 
	#LL_DMA_IFCR_CHTIF7
 
DMA_IFCR_CHTIF7


	)

205 
	#LL_DMA_IFCR_CTEIF7
 
DMA_IFCR_CTEIF7


	)

207 #ià
defšed
 (
DMA1_ChªÃl8
)

208 
	#LL_DMA_IFCR_CGIF8
 
DMA_IFCR_CGIF8


	)

209 
	#LL_DMA_IFCR_CTCIF8
 
DMA_IFCR_CTCIF8


	)

210 
	#LL_DMA_IFCR_CHTIF8
 
DMA_IFCR_CHTIF8


	)

211 
	#LL_DMA_IFCR_CTEIF8
 
DMA_IFCR_CTEIF8


	)

221 
	#LL_DMA_ISR_GIF1
 
DMA_ISR_GIF1


	)

222 
	#LL_DMA_ISR_TCIF1
 
DMA_ISR_TCIF1


	)

223 
	#LL_DMA_ISR_HTIF1
 
DMA_ISR_HTIF1


	)

224 
	#LL_DMA_ISR_TEIF1
 
DMA_ISR_TEIF1


	)

225 
	#LL_DMA_ISR_GIF2
 
DMA_ISR_GIF2


	)

226 
	#LL_DMA_ISR_TCIF2
 
DMA_ISR_TCIF2


	)

227 
	#LL_DMA_ISR_HTIF2
 
DMA_ISR_HTIF2


	)

228 
	#LL_DMA_ISR_TEIF2
 
DMA_ISR_TEIF2


	)

229 
	#LL_DMA_ISR_GIF3
 
DMA_ISR_GIF3


	)

230 
	#LL_DMA_ISR_TCIF3
 
DMA_ISR_TCIF3


	)

231 
	#LL_DMA_ISR_HTIF3
 
DMA_ISR_HTIF3


	)

232 
	#LL_DMA_ISR_TEIF3
 
DMA_ISR_TEIF3


	)

233 
	#LL_DMA_ISR_GIF4
 
DMA_ISR_GIF4


	)

234 
	#LL_DMA_ISR_TCIF4
 
DMA_ISR_TCIF4


	)

235 
	#LL_DMA_ISR_HTIF4
 
DMA_ISR_HTIF4


	)

236 
	#LL_DMA_ISR_TEIF4
 
DMA_ISR_TEIF4


	)

237 
	#LL_DMA_ISR_GIF5
 
DMA_ISR_GIF5


	)

238 
	#LL_DMA_ISR_TCIF5
 
DMA_ISR_TCIF5


	)

239 
	#LL_DMA_ISR_HTIF5
 
DMA_ISR_HTIF5


	)

240 
	#LL_DMA_ISR_TEIF5
 
DMA_ISR_TEIF5


	)

241 
	#LL_DMA_ISR_GIF6
 
DMA_ISR_GIF6


	)

242 
	#LL_DMA_ISR_TCIF6
 
DMA_ISR_TCIF6


	)

243 
	#LL_DMA_ISR_HTIF6
 
DMA_ISR_HTIF6


	)

244 
	#LL_DMA_ISR_TEIF6
 
DMA_ISR_TEIF6


	)

245 #ià
defšed
 (
DMA1_ChªÃl7
)

246 
	#LL_DMA_ISR_GIF7
 
DMA_ISR_GIF7


	)

247 
	#LL_DMA_ISR_TCIF7
 
DMA_ISR_TCIF7


	)

248 
	#LL_DMA_ISR_HTIF7
 
DMA_ISR_HTIF7


	)

249 
	#LL_DMA_ISR_TEIF7
 
DMA_ISR_TEIF7


	)

251 #ià
defšed
 (
DMA1_ChªÃl8
)

252 
	#LL_DMA_ISR_GIF8
 
DMA_ISR_GIF8


	)

253 
	#LL_DMA_ISR_TCIF8
 
DMA_ISR_TCIF8


	)

254 
	#LL_DMA_ISR_HTIF8
 
DMA_ISR_HTIF8


	)

255 
	#LL_DMA_ISR_TEIF8
 
DMA_ISR_TEIF8


	)

265 
	#LL_DMA_CCR_TCIE
 
DMA_CCR_TCIE


	)

266 
	#LL_DMA_CCR_HTIE
 
DMA_CCR_HTIE


	)

267 
	#LL_DMA_CCR_TEIE
 
DMA_CCR_TEIE


	)

275 
	#LL_DMA_CHANNEL_1
 0x00000000U

	)

276 
	#LL_DMA_CHANNEL_2
 0x00000001U

	)

277 
	#LL_DMA_CHANNEL_3
 0x00000002U

	)

278 
	#LL_DMA_CHANNEL_4
 0x00000003U

	)

279 
	#LL_DMA_CHANNEL_5
 0x00000004U

	)

280 
	#LL_DMA_CHANNEL_6
 0x00000005U

	)

281 #ià
defšed
 (
DMA1_ChªÃl7
)

282 
	#LL_DMA_CHANNEL_7
 0x00000006U

	)

284 #ià
defšed
 (
DMA1_ChªÃl8
)

285 
	#LL_DMA_CHANNEL_8
 0x00000007U

	)

287 #ià
defšed
(
USE_FULL_LL_DRIVER
)

288 
	#LL_DMA_CHANNEL_ALL
 0xFFFF0000U

	)

297 
	#LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 0x00000000U

	)

298 
	#LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 
DMA_CCR_DIR


	)

299 
	#LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 
DMA_CCR_MEM2MEM


	)

307 
	#LL_DMA_MODE_NORMAL
 0x00000000U

	)

308 
	#LL_DMA_MODE_CIRCULAR
 
DMA_CCR_CIRC


	)

316 
	#LL_DMA_PERIPH_INCREMENT
 
DMA_CCR_PINC


	)

317 
	#LL_DMA_PERIPH_NOINCREMENT
 0x00000000U

	)

325 
	#LL_DMA_MEMORY_INCREMENT
 
DMA_CCR_MINC


	)

326 
	#LL_DMA_MEMORY_NOINCREMENT
 0x00000000U

	)

334 
	#LL_DMA_PDATAALIGN_BYTE
 0x00000000U

	)

335 
	#LL_DMA_PDATAALIGN_HALFWORD
 
DMA_CCR_PSIZE_0


	)

336 
	#LL_DMA_PDATAALIGN_WORD
 
DMA_CCR_PSIZE_1


	)

344 
	#LL_DMA_MDATAALIGN_BYTE
 0x00000000U

	)

345 
	#LL_DMA_MDATAALIGN_HALFWORD
 
DMA_CCR_MSIZE_0


	)

346 
	#LL_DMA_MDATAALIGN_WORD
 
DMA_CCR_MSIZE_1


	)

354 
	#LL_DMA_PRIORITY_LOW
 0x00000000U

	)

355 
	#LL_DMA_PRIORITY_MEDIUM
 
DMA_CCR_PL_0


	)

356 
	#LL_DMA_PRIORITY_HIGH
 
DMA_CCR_PL_1


	)

357 
	#LL_DMA_PRIORITY_VERYHIGH
 
DMA_CCR_PL


	)

381 
	#LL_DMA_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

389 
	#LL_DMA_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

402 #ià
defšed
 (
DMA1_ChªÃl8
)

403 
	#__LL_DMA_GET_INSTANCE
(
__CHANNEL_INSTANCE__
) \

404 (((
ušt32_t
)(
__CHANNEL_INSTANCE__
è> ((ušt32_t)
DMA1_ChªÃl8
)è? 
DMA2
 : 
DMA1
)

	)

406 
	#__LL_DMA_GET_INSTANCE
(
__CHANNEL_INSTANCE__
) \

407 (((
ušt32_t
)(
__CHANNEL_INSTANCE__
è> ((ušt32_t)
DMA1_ChªÃl6
)è? 
DMA2
 : 
DMA1
)

	)

414 #ià
defšed
 (
DMA1_ChªÃl8
)

415 
	#__LL_DMA_GET_CHANNEL
(
__CHANNEL_INSTANCE__
) \

416 (((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA1_ChªÃl1
)è? 
LL_DMA_CHANNEL_1
 : \

417 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA2_ChªÃl1
)è? 
LL_DMA_CHANNEL_1
 : \

418 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA1_ChªÃl2
)è? 
LL_DMA_CHANNEL_2
 : \

419 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA2_ChªÃl2
)è? 
LL_DMA_CHANNEL_2
 : \

420 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA1_ChªÃl3
)è? 
LL_DMA_CHANNEL_3
 : \

421 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA2_ChªÃl3
)è? 
LL_DMA_CHANNEL_3
 : \

422 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA1_ChªÃl4
)è? 
LL_DMA_CHANNEL_4
 : \

423 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA2_ChªÃl4
)è? 
LL_DMA_CHANNEL_4
 : \

424 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA1_ChªÃl5
)è? 
LL_DMA_CHANNEL_5
 : \

425 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA2_ChªÃl5
)è? 
LL_DMA_CHANNEL_5
 : \

426 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA1_ChªÃl6
)è? 
LL_DMA_CHANNEL_6
 : \

427 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA2_ChªÃl6
)è? 
LL_DMA_CHANNEL_6
 : \

428 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA1_ChªÃl7
)è? 
LL_DMA_CHANNEL_7
 : \

429 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA2_ChªÃl7
)è? 
LL_DMA_CHANNEL_7
 : \

430 
LL_DMA_CHANNEL_8
)

	)

432 
	#__LL_DMA_GET_CHANNEL
(
__CHANNEL_INSTANCE__
) \

433 (((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA1_ChªÃl1
)è? 
LL_DMA_CHANNEL_1
 : \

434 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA2_ChªÃl1
)è? 
LL_DMA_CHANNEL_1
 : \

435 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA1_ChªÃl2
)è? 
LL_DMA_CHANNEL_2
 : \

436 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA2_ChªÃl2
)è? 
LL_DMA_CHANNEL_2
 : \

437 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA1_ChªÃl3
)è? 
LL_DMA_CHANNEL_3
 : \

438 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA2_ChªÃl3
)è? 
LL_DMA_CHANNEL_3
 : \

439 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA1_ChªÃl4
)è? 
LL_DMA_CHANNEL_4
 : \

440 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA2_ChªÃl4
)è? 
LL_DMA_CHANNEL_4
 : \

441 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA1_ChªÃl5
)è? 
LL_DMA_CHANNEL_5
 : \

442 ((
ušt32_t
)(
__CHANNEL_INSTANCE__
è=ð((ušt32_t)
DMA2_ChªÃl5
)è? 
LL_DMA_CHANNEL_5
 : \

443 
LL_DMA_CHANNEL_6
)

	)

452 #ià
defšed
 (
DMA1_ChªÃl8
)

453 
	#__LL_DMA_GET_CHANNEL_INSTANCE
(
__DMA_INSTANCE__
, 
__CHANNEL__
) \

454 ((((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA1
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_1
))è? 
DMA1_ChªÃl1
 : \

455 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA2
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_1
))è? 
DMA2_ChªÃl1
 : \

456 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA1
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_2
))è? 
DMA1_ChªÃl2
 : \

457 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA2
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_2
))è? 
DMA2_ChªÃl2
 : \

458 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA1
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_3
))è? 
DMA1_ChªÃl3
 : \

459 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA2
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_3
))è? 
DMA2_ChªÃl3
 : \

460 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA1
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_4
))è? 
DMA1_ChªÃl4
 : \

461 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA2
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_4
))è? 
DMA2_ChªÃl4
 : \

462 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA1
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_5
))è? 
DMA1_ChªÃl5
 : \

463 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA2
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_5
))è? 
DMA2_ChªÃl5
 : \

464 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA1
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_6
))è? 
DMA1_ChªÃl6
 : \

465 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA2
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_6
))è? 
DMA2_ChªÃl6
 : \

466 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA1
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_7
))è? 
DMA1_ChªÃl7
 : \

467 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA2
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_7
))è? 
DMA2_ChªÃl7
 : \

468 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA1
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_8
))è? 
DMA1_ChªÃl8
 : \

469 
DMA2_ChªÃl8
)

	)

471 
	#__LL_DMA_GET_CHANNEL_INSTANCE
(
__DMA_INSTANCE__
, 
__CHANNEL__
) \

472 ((((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA1
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_1
))è? 
DMA1_ChªÃl1
 : \

473 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA2
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_1
))è? 
DMA2_ChªÃl1
 : \

474 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA1
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_2
))è? 
DMA1_ChªÃl2
 : \

475 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA2
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_2
))è? 
DMA2_ChªÃl2
 : \

476 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA1
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_3
))è? 
DMA1_ChªÃl3
 : \

477 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA2
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_3
))è? 
DMA2_ChªÃl3
 : \

478 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA1
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_4
))è? 
DMA1_ChªÃl4
 : \

479 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA2
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_4
))è? 
DMA2_ChªÃl4
 : \

480 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA1
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_5
))è? 
DMA1_ChªÃl5
 : \

481 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA2
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_5
))è? 
DMA2_ChªÃl5
 : \

482 (((
ušt32_t
)(
__DMA_INSTANCE__
è=ð((ušt32_t)
DMA1
)è&& ((ušt32_t)(
__CHANNEL__
è=ð((ušt32_t)
LL_DMA_CHANNEL_6
))è? 
DMA1_ChªÃl6
 : \

483 
DMA2_ChªÃl6
)

	)

518 
__STATIC_INLINE
 
LL_DMA_EÇbËChªÃl
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
)

520 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

521 
SET_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
, 
DMA_CCR_EN
);

540 
__STATIC_INLINE
 
LL_DMA_Di§bËChªÃl
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
)

542 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

543 
CLEAR_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
, 
DMA_CCR_EN
);

562 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsEÇbËdChªÃl
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

564 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

565  ((
READ_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
,

566 
DMA_CCR_EN
) == (DMA_CCR_EN)) ? 1UL : 0UL);

600 
__STATIC_INLINE
 
LL_DMA_CÚfigT¿nsãr
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
CÚfigu¿tiÚ
)

602 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

603 
MODIFY_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
,

604 
DMA_CCR_DIR
 | 
DMA_CCR_MEM2MEM
 | 
DMA_CCR_CIRC
 | 
DMA_CCR_PINC
 | 
DMA_CCR_MINC
 | 
DMA_CCR_PSIZE
 | 
DMA_CCR_MSIZE
 | 
DMA_CCR_PL
,

605 
CÚfigu¿tiÚ
);

629 
__STATIC_INLINE
 
LL_DMA_S‘D©aT¿nsãrDœeùiÚ
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
DœeùiÚ
)

631 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

632 
MODIFY_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
,

633 
DMA_CCR_DIR
 | 
DMA_CCR_MEM2MEM
, 
DœeùiÚ
);

656 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_G‘D©aT¿nsãrDœeùiÚ
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

658 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

659  (
READ_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
,

660 
DMA_CCR_DIR
 | 
DMA_CCR_MEM2MEM
));

684 
__STATIC_INLINE
 
LL_DMA_S‘Mode
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
Mode
)

686 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

687 
MODIFY_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
, 
DMA_CCR_CIRC
,

688 
Mode
);

709 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_G‘Mode
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

711 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

712  (
READ_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
,

713 
DMA_CCR_CIRC
));

735 
__STATIC_INLINE
 
LL_DMA_S‘P”hIncMode
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
P”hOrM2MSrcIncMode
)

737 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

738 
MODIFY_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
, 
DMA_CCR_PINC
,

739 
P”hOrM2MSrcIncMode
);

760 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_G‘P”hIncMode
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

762 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

763  (
READ_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
,

764 
DMA_CCR_PINC
));

786 
__STATIC_INLINE
 
LL_DMA_S‘MemÜyIncMode
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
MemÜyOrM2MD¡IncMode
)

788 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

789 
MODIFY_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
, 
DMA_CCR_MINC
,

790 
MemÜyOrM2MD¡IncMode
);

811 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_G‘MemÜyIncMode
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

813 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

814  (
READ_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
,

815 
DMA_CCR_MINC
));

838 
__STATIC_INLINE
 
LL_DMA_S‘P”hSize
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
P”hOrM2MSrcD©aSize
)

840 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

841 
MODIFY_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
, 
DMA_CCR_PSIZE
,

842 
P”hOrM2MSrcD©aSize
);

864 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_G‘P”hSize
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

866 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

867  (
READ_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
,

868 
DMA_CCR_PSIZE
));

891 
__STATIC_INLINE
 
LL_DMA_S‘MemÜySize
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
MemÜyOrM2MD¡D©aSize
)

893 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

894 
MODIFY_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
, 
DMA_CCR_MSIZE
,

895 
MemÜyOrM2MD¡D©aSize
);

917 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_G‘MemÜySize
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

919 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

920  (
READ_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
,

921 
DMA_CCR_MSIZE
));

945 
__STATIC_INLINE
 
LL_DMA_S‘ChªÃlPriÜ™yLev–
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
PriÜ™y
)

947 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

948 
MODIFY_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
, 
DMA_CCR_PL
,

949 
PriÜ™y
);

972 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_G‘ChªÃlPriÜ™yLev–
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

974 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

975  (
READ_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
,

976 
DMA_CCR_PL
));

998 
__STATIC_INLINE
 
LL_DMA_S‘D©aL’gth
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
NbD©a
)

1000 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

1001 
MODIFY_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CNDTR
,

1002 
DMA_CNDTR_NDT
, 
NbD©a
);

1023 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_G‘D©aL’gth
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

1025 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

1026  (
READ_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CNDTR
,

1027 
DMA_CNDTR_NDT
));

1055 
__STATIC_INLINE
 
LL_DMA_CÚfigAdd»s£s
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
SrcAdd»ss
,

1056 
ušt32_t
 
D¡Add»ss
, ušt32_ˆ
DœeùiÚ
)

1058 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

1061 ià(
DœeùiÚ
 =ð
LL_DMA_DIRECTION_MEMORY_TO_PERIPH
)

1063 
WRITE_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CMAR
, 
SrcAdd»ss
);

1064 
WRITE_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CPAR
, 
D¡Add»ss
);

1069 
WRITE_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CPAR
, 
SrcAdd»ss
);

1070 
WRITE_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CMAR
, 
D¡Add»ss
);

1093 
__STATIC_INLINE
 
LL_DMA_S‘MemÜyAdd»ss
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
MemÜyAdd»ss
)

1095 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

1096 
WRITE_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CMAR
, 
MemÜyAdd»ss
);

1118 
__STATIC_INLINE
 
LL_DMA_S‘P”hAdd»ss
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
P”hAdd»ss
)

1120 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

1121 
WRITE_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CPAR
, 
P”hAdd»ss
);

1141 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_G‘MemÜyAdd»ss
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

1143 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

1144  (
READ_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CMAR
));

1164 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_G‘P”hAdd»ss
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

1166 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

1167  (
READ_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CPAR
));

1189 
__STATIC_INLINE
 
LL_DMA_S‘M2MSrcAdd»ss
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
MemÜyAdd»ss
)

1191 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

1192 
WRITE_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CPAR
, 
MemÜyAdd»ss
);

1214 
__STATIC_INLINE
 
LL_DMA_S‘M2MD¡Add»ss
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
MemÜyAdd»ss
)

1216 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

1217 
WRITE_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CMAR
, 
MemÜyAdd»ss
);

1237 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_G‘M2MSrcAdd»ss
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

1239 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

1240  (
READ_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CPAR
));

1260 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_G‘M2MD¡Add»ss
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

1262 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

1263  (
READ_REG
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CMAR
));

1407 
__STATIC_INLINE
 
LL_DMA_S‘P”hReque¡
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
P”hReque¡
)

1409 
ušt32_t
 
dmamux_cü_off£t
 = ((((ušt32_t)
DMAx
 ^ (ušt32_t)
DMA1
) >> 10U) * 8U);

1410 
MODIFY_REG
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
 + 
dmamux_cü_off£t
)->
CCR
, 
DMAMUX_CxCR_DMAREQ_ID
, 
P”hReque¡
);

1552 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_G‘P”hReque¡
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

1554 
ušt32_t
 
dmamux_cü_off£t
 = ((((ušt32_t)
DMAx
 ^ (ušt32_t)
DMA1
) >> 10U) * 8U);

1555  (
READ_BIT
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
 + 
dmamux_cü_off£t
)->
CCR
, 
DMAMUX_CxCR_DMAREQ_ID
));

1572 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_GI1
(
DMA_Ty³Def
 *
DMAx
)

1574  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_GIF1
) == (DMA_ISR_GIF1)) ? 1UL : 0UL);

1583 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_GI2
(
DMA_Ty³Def
 *
DMAx
)

1585  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_GIF2
) == (DMA_ISR_GIF2)) ? 1UL : 0UL);

1594 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_GI3
(
DMA_Ty³Def
 *
DMAx
)

1596  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_GIF3
) == (DMA_ISR_GIF3)) ? 1UL : 0UL);

1605 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_GI4
(
DMA_Ty³Def
 *
DMAx
)

1607  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_GIF4
) == (DMA_ISR_GIF4)) ? 1UL : 0UL);

1616 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_GI5
(
DMA_Ty³Def
 *
DMAx
)

1618  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_GIF5
) == (DMA_ISR_GIF5)) ? 1UL : 0UL);

1627 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_GI6
(
DMA_Ty³Def
 *
DMAx
)

1629  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_GIF6
) == (DMA_ISR_GIF6)) ? 1UL : 0UL);

1632 #ià
defšed
 (
DMA1_ChªÃl7
)

1639 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_GI7
(
DMA_Ty³Def
 *
DMAx
)

1641  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_GIF7
) == (DMA_ISR_GIF7)) ? 1UL : 0UL);

1645 #ià
defšed
 (
DMA1_ChªÃl8
)

1652 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_GI8
(
DMA_Ty³Def
 *
DMAx
)

1654  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_GIF8
) == (DMA_ISR_GIF8)) ? 1UL : 0UL);

1664 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TC1
(
DMA_Ty³Def
 *
DMAx
)

1666  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TCIF1
) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);

1675 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TC2
(
DMA_Ty³Def
 *
DMAx
)

1677  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TCIF2
) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);

1686 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TC3
(
DMA_Ty³Def
 *
DMAx
)

1688  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TCIF3
) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);

1697 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TC4
(
DMA_Ty³Def
 *
DMAx
)

1699  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TCIF4
) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);

1708 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TC5
(
DMA_Ty³Def
 *
DMAx
)

1710  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TCIF5
) == (DMA_ISR_TCIF5)) ? 1UL : 0UL);

1719 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TC6
(
DMA_Ty³Def
 *
DMAx
)

1721  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TCIF6
) == (DMA_ISR_TCIF6)) ? 1UL : 0UL);

1724 #ià
defšed
 (
DMA1_ChªÃl7
)

1731 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TC7
(
DMA_Ty³Def
 *
DMAx
)

1733  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TCIF7
) == (DMA_ISR_TCIF7)) ? 1UL : 0UL);

1737 #ià
defšed
 (
DMA1_ChªÃl8
)

1744 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TC8
(
DMA_Ty³Def
 *
DMAx
)

1746  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TCIF8
) == (DMA_ISR_TCIF8)) ? 1UL : 0UL);

1756 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_HT1
(
DMA_Ty³Def
 *
DMAx
)

1758  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_HTIF1
) == (DMA_ISR_HTIF1)) ? 1UL : 0UL);

1767 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_HT2
(
DMA_Ty³Def
 *
DMAx
)

1769  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_HTIF2
) == (DMA_ISR_HTIF2)) ? 1UL : 0UL);

1778 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_HT3
(
DMA_Ty³Def
 *
DMAx
)

1780  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_HTIF3
) == (DMA_ISR_HTIF3)) ? 1UL : 0UL);

1789 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_HT4
(
DMA_Ty³Def
 *
DMAx
)

1791  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_HTIF4
) == (DMA_ISR_HTIF4)) ? 1UL : 0UL);

1800 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_HT5
(
DMA_Ty³Def
 *
DMAx
)

1802  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_HTIF5
) == (DMA_ISR_HTIF5)) ? 1UL : 0UL);

1811 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_HT6
(
DMA_Ty³Def
 *
DMAx
)

1813  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_HTIF6
) == (DMA_ISR_HTIF6)) ? 1UL : 0UL);

1816 #ià
defšed
 (
DMA1_ChªÃl8
)

1823 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_HT7
(
DMA_Ty³Def
 *
DMAx
)

1825  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_HTIF7
) == (DMA_ISR_HTIF7)) ? 1UL : 0UL);

1829 #ià
defšed
 (
DMA1_ChªÃl8
)

1836 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_HT8
(
DMA_Ty³Def
 *
DMAx
)

1838  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_HTIF8
) == (DMA_ISR_HTIF8)) ? 1UL : 0UL);

1848 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TE1
(
DMA_Ty³Def
 *
DMAx
)

1850  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TEIF1
) == (DMA_ISR_TEIF1)) ? 1UL : 0UL);

1859 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TE2
(
DMA_Ty³Def
 *
DMAx
)

1861  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TEIF2
) == (DMA_ISR_TEIF2)) ? 1UL : 0UL);

1870 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TE3
(
DMA_Ty³Def
 *
DMAx
)

1872  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TEIF3
) == (DMA_ISR_TEIF3)) ? 1UL : 0UL);

1881 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TE4
(
DMA_Ty³Def
 *
DMAx
)

1883  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TEIF4
) == (DMA_ISR_TEIF4)) ? 1UL : 0UL);

1892 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TE5
(
DMA_Ty³Def
 *
DMAx
)

1894  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TEIF5
) == (DMA_ISR_TEIF5)) ? 1UL : 0UL);

1903 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TE6
(
DMA_Ty³Def
 *
DMAx
)

1905  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TEIF6
) == (DMA_ISR_TEIF6)) ? 1UL : 0UL);

1908 #ià
defšed
 (
DMA1_ChªÃl7
)

1915 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TE7
(
DMA_Ty³Def
 *
DMAx
)

1917  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TEIF7
) == (DMA_ISR_TEIF7)) ? 1UL : 0UL);

1921 #ià
defšed
 (
DMA1_ChªÃl8
)

1928 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsAùiveFÏg_TE8
(
DMA_Ty³Def
 *
DMAx
)

1930  ((
READ_BIT
(
DMAx
->
ISR
, 
DMA_ISR_TEIF8
) == (DMA_ISR_TEIF8)) ? 1UL : 0UL);

1940 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_GI1
(
DMA_Ty³Def
 *
DMAx
)

1942 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CGIF1
);

1951 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_GI2
(
DMA_Ty³Def
 *
DMAx
)

1953 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CGIF2
);

1962 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_GI3
(
DMA_Ty³Def
 *
DMAx
)

1964 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CGIF3
);

1973 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_GI4
(
DMA_Ty³Def
 *
DMAx
)

1975 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CGIF4
);

1984 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_GI5
(
DMA_Ty³Def
 *
DMAx
)

1986 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CGIF5
);

1995 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_GI6
(
DMA_Ty³Def
 *
DMAx
)

1997 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CGIF6
);

2000 #ià
defšed
 (
DMA1_ChªÃl7
)

2007 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_GI7
(
DMA_Ty³Def
 *
DMAx
)

2009 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CGIF7
);

2013 #ià
defšed
 (
DMA1_ChªÃl8
)

2020 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_GI8
(
DMA_Ty³Def
 *
DMAx
)

2022 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CGIF8
);

2032 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TC1
(
DMA_Ty³Def
 *
DMAx
)

2034 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTCIF1
);

2043 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TC2
(
DMA_Ty³Def
 *
DMAx
)

2045 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTCIF2
);

2054 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TC3
(
DMA_Ty³Def
 *
DMAx
)

2056 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTCIF3
);

2065 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TC4
(
DMA_Ty³Def
 *
DMAx
)

2067 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTCIF4
);

2076 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TC5
(
DMA_Ty³Def
 *
DMAx
)

2078 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTCIF5
);

2087 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TC6
(
DMA_Ty³Def
 *
DMAx
)

2089 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTCIF6
);

2092 #ià
defšed
 (
DMA1_ChªÃl7
)

2099 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TC7
(
DMA_Ty³Def
 *
DMAx
)

2101 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTCIF7
);

2105 #ià
defšed
 (
DMA1_ChªÃl8
)

2112 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TC8
(
DMA_Ty³Def
 *
DMAx
)

2114 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTCIF8
);

2124 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_HT1
(
DMA_Ty³Def
 *
DMAx
)

2126 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CHTIF1
);

2135 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_HT2
(
DMA_Ty³Def
 *
DMAx
)

2137 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CHTIF2
);

2146 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_HT3
(
DMA_Ty³Def
 *
DMAx
)

2148 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CHTIF3
);

2157 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_HT4
(
DMA_Ty³Def
 *
DMAx
)

2159 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CHTIF4
);

2168 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_HT5
(
DMA_Ty³Def
 *
DMAx
)

2170 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CHTIF5
);

2179 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_HT6
(
DMA_Ty³Def
 *
DMAx
)

2181 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CHTIF6
);

2184 #ià
defšed
 (
DMA1_ChªÃl7
)

2191 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_HT7
(
DMA_Ty³Def
 *
DMAx
)

2193 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CHTIF7
);

2197 #ià
defšed
 (
DMA1_ChªÃl8
)

2204 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_HT8
(
DMA_Ty³Def
 *
DMAx
)

2206 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CHTIF8
);

2216 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TE1
(
DMA_Ty³Def
 *
DMAx
)

2218 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTEIF1
);

2227 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TE2
(
DMA_Ty³Def
 *
DMAx
)

2229 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTEIF2
);

2238 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TE3
(
DMA_Ty³Def
 *
DMAx
)

2240 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTEIF3
);

2249 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TE4
(
DMA_Ty³Def
 *
DMAx
)

2251 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTEIF4
);

2260 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TE5
(
DMA_Ty³Def
 *
DMAx
)

2262 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTEIF5
);

2271 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TE6
(
DMA_Ty³Def
 *
DMAx
)

2273 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTEIF6
);

2276 #ià
defšed
 (
DMA1_ChªÃl7
)

2283 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TE7
(
DMA_Ty³Def
 *
DMAx
)

2285 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTEIF7
);

2289 #ià
defšed
 (
DMA1_ChªÃl8
)

2296 
__STATIC_INLINE
 
LL_DMA_CË¬FÏg_TE8
(
DMA_Ty³Def
 *
DMAx
)

2298 
WRITE_REG
(
DMAx
->
IFCR
, 
DMA_IFCR_CTEIF8
);

2325 
__STATIC_INLINE
 
LL_DMA_EÇbËIT_TC
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
)

2327 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

2328 
SET_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
, 
DMA_CCR_TCIE
);

2347 
__STATIC_INLINE
 
LL_DMA_EÇbËIT_HT
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
)

2349 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

2350 
SET_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
, 
DMA_CCR_HTIE
);

2369 
__STATIC_INLINE
 
LL_DMA_EÇbËIT_TE
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
)

2371 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

2372 
SET_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
, 
DMA_CCR_TEIE
);

2391 
__STATIC_INLINE
 
LL_DMA_Di§bËIT_TC
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
)

2393 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

2394 
CLEAR_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
, 
DMA_CCR_TCIE
);

2413 
__STATIC_INLINE
 
LL_DMA_Di§bËIT_HT
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
)

2415 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

2416 
CLEAR_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
, 
DMA_CCR_HTIE
);

2435 
__STATIC_INLINE
 
LL_DMA_Di§bËIT_TE
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
)

2437 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

2438 
CLEAR_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
, 
DMA_CCR_TEIE
);

2457 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsEÇbËdIT_TC
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

2459 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

2460  ((
READ_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
,

2461 
DMA_CCR_TCIE
) == (DMA_CCR_TCIE)) ? 1UL : 0UL);

2480 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsEÇbËdIT_HT
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

2482 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

2483  ((
READ_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
,

2484 
DMA_CCR_HTIE
) == (DMA_CCR_HTIE)) ? 1UL : 0UL);

2503 
__STATIC_INLINE
 
ušt32_t
 
LL_DMA_IsEÇbËdIT_TE
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
)

2505 
ušt32_t
 
dma_ba£_addr
 = (ušt32_t)
DMAx
;

2506  ((
READ_BIT
(((
DMA_ChªÃl_Ty³Def
 *)((
ušt32_t
)(
dma_ba£_addr
 + 
CHANNEL_OFFSET_TAB
[
ChªÃl
])))->
CCR
,

2507 
DMA_CCR_TEIE
) == (DMA_CCR_TEIE)) ? 1UL : 0UL);

2514 #ià
defšed
(
USE_FULL_LL_DRIVER
)

2519 
ušt32_t
 
LL_DMA_In™
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
, 
LL_DMA_In™Ty³Def
 *
DMA_In™SŒuù
);

2520 
ušt32_t
 
LL_DMA_DeIn™
(
DMA_Ty³Def
 *
DMAx
, ušt32_ˆ
ChªÃl
);

2521 
LL_DMA_SŒuùIn™
(
LL_DMA_In™Ty³Def
 *
DMA_In™SŒuù
);

2542 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_dmamux.h

21 #iâdeà
__STM32G4xx_LL_DMAMUX_H


22 
	#__STM32G4xx_LL_DMAMUX_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
 (
DMAMUX1
)

48 
	#DMAMUX_CCR_SIZE
 0x00000004U

	)

51 
	#DMAMUX_RGCR_SIZE
 0x00000004U

	)

60 
	#UNUSED
(
X
è()
	)
X

74 
	#LL_DMAMUX_CFR_CSOF0
 
DMAMUX_CFR_CSOF0


	)

75 
	#LL_DMAMUX_CFR_CSOF1
 
DMAMUX_CFR_CSOF1


	)

76 
	#LL_DMAMUX_CFR_CSOF2
 
DMAMUX_CFR_CSOF2


	)

77 
	#LL_DMAMUX_CFR_CSOF3
 
DMAMUX_CFR_CSOF3


	)

78 
	#LL_DMAMUX_CFR_CSOF4
 
DMAMUX_CFR_CSOF4


	)

79 
	#LL_DMAMUX_CFR_CSOF5
 
DMAMUX_CFR_CSOF5


	)

80 
	#LL_DMAMUX_CFR_CSOF6
 
DMAMUX_CFR_CSOF6


	)

81 
	#LL_DMAMUX_CFR_CSOF7
 
DMAMUX_CFR_CSOF7


	)

82 
	#LL_DMAMUX_CFR_CSOF8
 
DMAMUX_CFR_CSOF8


	)

83 
	#LL_DMAMUX_CFR_CSOF9
 
DMAMUX_CFR_CSOF9


	)

84 
	#LL_DMAMUX_CFR_CSOF10
 
DMAMUX_CFR_CSOF10


	)

85 
	#LL_DMAMUX_CFR_CSOF11
 
DMAMUX_CFR_CSOF11


	)

86 
	#LL_DMAMUX_CFR_CSOF12
 
DMAMUX_CFR_CSOF12


	)

87 
	#LL_DMAMUX_CFR_CSOF13
 
DMAMUX_CFR_CSOF13


	)

88 
	#LL_DMAMUX_CFR_CSOF14
 
DMAMUX_CFR_CSOF14


	)

89 
	#LL_DMAMUX_CFR_CSOF15
 
DMAMUX_CFR_CSOF15


	)

90 
	#LL_DMAMUX_RGCFR_RGCOF0
 
DMAMUX_RGCFR_COF0


	)

91 
	#LL_DMAMUX_RGCFR_RGCOF1
 
DMAMUX_RGCFR_COF1


	)

92 
	#LL_DMAMUX_RGCFR_RGCOF2
 
DMAMUX_RGCFR_COF2


	)

93 
	#LL_DMAMUX_RGCFR_RGCOF3
 
DMAMUX_RGCFR_COF3


	)

102 
	#LL_DMAMUX_CSR_SOF0
 
DMAMUX_CSR_SOF0


	)

103 
	#LL_DMAMUX_CSR_SOF1
 
DMAMUX_CSR_SOF1


	)

104 
	#LL_DMAMUX_CSR_SOF2
 
DMAMUX_CSR_SOF2


	)

105 
	#LL_DMAMUX_CSR_SOF3
 
DMAMUX_CSR_SOF3


	)

106 
	#LL_DMAMUX_CSR_SOF4
 
DMAMUX_CSR_SOF4


	)

107 
	#LL_DMAMUX_CSR_SOF5
 
DMAMUX_CSR_SOF5


	)

108 
	#LL_DMAMUX_CSR_SOF6
 
DMAMUX_CSR_SOF6


	)

109 
	#LL_DMAMUX_CSR_SOF7
 
DMAMUX_CSR_SOF7


	)

110 
	#LL_DMAMUX_CSR_SOF8
 
DMAMUX_CSR_SOF8


	)

111 
	#LL_DMAMUX_CSR_SOF9
 
DMAMUX_CSR_SOF9


	)

112 
	#LL_DMAMUX_CSR_SOF10
 
DMAMUX_CSR_SOF10


	)

113 
	#LL_DMAMUX_CSR_SOF11
 
DMAMUX_CSR_SOF11


	)

114 
	#LL_DMAMUX_CSR_SOF12
 
DMAMUX_CSR_SOF12


	)

115 
	#LL_DMAMUX_CSR_SOF13
 
DMAMUX_CSR_SOF13


	)

116 
	#LL_DMAMUX_CSR_SOF14
 
DMAMUX_CSR_SOF14


	)

117 
	#LL_DMAMUX_CSR_SOF15
 
DMAMUX_CSR_SOF15


	)

118 
	#LL_DMAMUX_RGSR_RGOF0
 
DMAMUX_RGSR_OF0


	)

119 
	#LL_DMAMUX_RGSR_RGOF1
 
DMAMUX_RGSR_OF1


	)

120 
	#LL_DMAMUX_RGSR_RGOF2
 
DMAMUX_RGSR_OF2


	)

121 
	#LL_DMAMUX_RGSR_RGOF3
 
DMAMUX_RGSR_OF3


	)

130 
	#LL_DMAMUX_CCR_SOIE
 
DMAMUX_CxCR_SOIE


	)

131 
	#LL_DMAMUX_RGCR_RGOIE
 
DMAMUX_RGxCR_OIE


	)

139 
	#LL_DMAMUX_REQ_MEM2MEM
 0x00000000U

	)

140 
	#LL_DMAMUX_REQ_GENERATOR0
 0x00000001U

	)

141 
	#LL_DMAMUX_REQ_GENERATOR1
 0x00000002U

	)

142 
	#LL_DMAMUX_REQ_GENERATOR2
 0x00000003U

	)

143 
	#LL_DMAMUX_REQ_GENERATOR3
 0x00000004U

	)

144 
	#LL_DMAMUX_REQ_ADC1
 0x00000005U

	)

145 
	#LL_DMAMUX_REQ_DAC1_CH1
 0x00000006U

	)

146 
	#LL_DMAMUX_REQ_DAC1_CH2
 0x00000007U

	)

147 
	#LL_DMAMUX_REQ_TIM6_UP
 0x00000008U

	)

148 
	#LL_DMAMUX_REQ_TIM7_UP
 0x00000009U

	)

149 
	#LL_DMAMUX_REQ_SPI1_RX
 0x0000000AU

	)

150 
	#LL_DMAMUX_REQ_SPI1_TX
 0x0000000BU

	)

151 
	#LL_DMAMUX_REQ_SPI2_RX
 0x0000000CU

	)

152 
	#LL_DMAMUX_REQ_SPI2_TX
 0x0000000DU

	)

153 
	#LL_DMAMUX_REQ_SPI3_RX
 0x0000000EU

	)

154 
	#LL_DMAMUX_REQ_SPI3_TX
 0x0000000FU

	)

155 
	#LL_DMAMUX_REQ_I2C1_RX
 0x00000010U

	)

156 
	#LL_DMAMUX_REQ_I2C1_TX
 0x00000011U

	)

157 
	#LL_DMAMUX_REQ_I2C2_RX
 0x00000012U

	)

158 
	#LL_DMAMUX_REQ_I2C2_TX
 0x00000013U

	)

159 
	#LL_DMAMUX_REQ_I2C3_RX
 0x00000014U

	)

160 
	#LL_DMAMUX_REQ_I2C3_TX
 0x00000015U

	)

161 
	#LL_DMAMUX_REQ_I2C4_RX
 0x00000016U

	)

162 
	#LL_DMAMUX_REQ_I2C4_TX
 0x00000017U

	)

163 
	#LL_DMAMUX_REQ_USART1_RX
 0x00000018U

	)

164 
	#LL_DMAMUX_REQ_USART1_TX
 0x00000019U

	)

165 
	#LL_DMAMUX_REQ_USART2_RX
 0x0000001AU

	)

166 
	#LL_DMAMUX_REQ_USART2_TX
 0x0000001BU

	)

167 
	#LL_DMAMUX_REQ_USART3_RX
 0x0000001CU

	)

168 
	#LL_DMAMUX_REQ_USART3_TX
 0x0000001DU

	)

169 
	#LL_DMAMUX_REQ_UART4_RX
 0x0000001EU

	)

170 
	#LL_DMAMUX_REQ_UART4_TX
 0x0000001FU

	)

171 
	#LL_DMAMUX_REQ_UART5_RX
 0x00000020U

	)

172 
	#LL_DMAMUX_REQ_UART5_TX
 0x00000021U

	)

173 
	#LL_DMAMUX_REQ_LPUART1_RX
 0x00000022U

	)

174 
	#LL_DMAMUX_REQ_LPUART1_TX
 0x00000023U

	)

175 
	#LL_DMAMUX_REQ_ADC2
 0x00000024U

	)

176 
	#LL_DMAMUX_REQ_ADC3
 0x00000025U

	)

177 
	#LL_DMAMUX_REQ_ADC4
 0x00000026U

	)

178 
	#LL_DMAMUX_REQ_ADC5
 0x00000027U

	)

179 
	#LL_DMAMUX_REQ_QSPI
 0x00000028U

	)

180 
	#LL_DMAMUX_REQ_DAC2_CH1
 0x00000029U

	)

181 
	#LL_DMAMUX_REQ_TIM1_CH1
 0x0000002AU

	)

182 
	#LL_DMAMUX_REQ_TIM1_CH2
 0x0000002BU

	)

183 
	#LL_DMAMUX_REQ_TIM1_CH3
 0x0000002CU

	)

184 
	#LL_DMAMUX_REQ_TIM1_CH4
 0x0000002DU

	)

185 
	#LL_DMAMUX_REQ_TIM1_UP
 0x0000002EU

	)

186 
	#LL_DMAMUX_REQ_TIM1_TRIG
 0x0000002FU

	)

187 
	#LL_DMAMUX_REQ_TIM1_COM
 0x00000030U

	)

188 
	#LL_DMAMUX_REQ_TIM8_CH1
 0x00000031U

	)

189 
	#LL_DMAMUX_REQ_TIM8_CH2
 0x00000032U

	)

190 
	#LL_DMAMUX_REQ_TIM8_CH3
 0x00000033U

	)

191 
	#LL_DMAMUX_REQ_TIM8_CH4
 0x00000034U

	)

192 
	#LL_DMAMUX_REQ_TIM8_UP
 0x00000035U

	)

193 
	#LL_DMAMUX_REQ_TIM8_TRIG
 0x00000036U

	)

194 
	#LL_DMAMUX_REQ_TIM8_COM
 0x00000037U

	)

195 
	#LL_DMAMUX_REQ_TIM2_CH1
 0x00000038U

	)

196 
	#LL_DMAMUX_REQ_TIM2_CH2
 0x00000039U

	)

197 
	#LL_DMAMUX_REQ_TIM2_CH3
 0x0000003AU

	)

198 
	#LL_DMAMUX_REQ_TIM2_CH4
 0x0000003BU

	)

199 
	#LL_DMAMUX_REQ_TIM2_UP
 0x0000003CU

	)

200 
	#LL_DMAMUX_REQ_TIM3_CH1
 0x0000003DU

	)

201 
	#LL_DMAMUX_REQ_TIM3_CH2
 0x0000003EU

	)

202 
	#LL_DMAMUX_REQ_TIM3_CH3
 0x0000003FU

	)

203 
	#LL_DMAMUX_REQ_TIM3_CH4
 0x00000040U

	)

204 
	#LL_DMAMUX_REQ_TIM3_UP
 0x00000041U

	)

205 
	#LL_DMAMUX_REQ_TIM3_TRIG
 0x00000042U

	)

206 
	#LL_DMAMUX_REQ_TIM4_CH1
 0x00000043U

	)

207 
	#LL_DMAMUX_REQ_TIM4_CH2
 0x00000044U

	)

208 
	#LL_DMAMUX_REQ_TIM4_CH3
 0x00000045U

	)

209 
	#LL_DMAMUX_REQ_TIM4_CH4
 0x00000046U

	)

210 
	#LL_DMAMUX_REQ_TIM4_UP
 0x00000047U

	)

211 
	#LL_DMAMUX_REQ_TIM5_CH1
 0x00000048U

	)

212 
	#LL_DMAMUX_REQ_TIM5_CH2
 0x00000049U

	)

213 
	#LL_DMAMUX_REQ_TIM5_CH3
 0x0000004AU

	)

214 
	#LL_DMAMUX_REQ_TIM5_CH4
 0x0000004BU

	)

215 
	#LL_DMAMUX_REQ_TIM5_UP
 0x0000004CU

	)

216 
	#LL_DMAMUX_REQ_TIM5_TRIG
 0x0000004DU

	)

217 
	#LL_DMAMUX_REQ_TIM15_CH1
 0x0000004EU

	)

218 
	#LL_DMAMUX_REQ_TIM15_UP
 0x0000004FU

	)

219 
	#LL_DMAMUX_REQ_TIM15_TRIG
 0x00000050U

	)

220 
	#LL_DMAMUX_REQ_TIM15_COM
 0x00000051U

	)

221 
	#LL_DMAMUX_REQ_TIM16_CH1
 0x00000052U

	)

222 
	#LL_DMAMUX_REQ_TIM16_UP
 0x00000053U

	)

223 
	#LL_DMAMUX_REQ_TIM17_CH1
 0x00000054U

	)

224 
	#LL_DMAMUX_REQ_TIM17_UP
 0x00000055U

	)

225 
	#LL_DMAMUX_REQ_TIM20_CH1
 0x00000056U

	)

226 
	#LL_DMAMUX_REQ_TIM20_CH2
 0x00000057U

	)

227 
	#LL_DMAMUX_REQ_TIM20_CH3
 0x00000058U

	)

228 
	#LL_DMAMUX_REQ_TIM20_CH4
 0x00000059U

	)

229 
	#LL_DMAMUX_REQ_TIM20_UP
 0x0000005AU

	)

230 
	#LL_DMAMUX_REQ_AES_IN
 0x0000005BU

	)

231 
	#LL_DMAMUX_REQ_AES_OUT
 0x0000005CU

	)

232 
	#LL_DMAMUX_REQ_TIM20_TRIG
 0x0000005DU

	)

233 
	#LL_DMAMUX_REQ_TIM20_COM
 0x0000005EU

	)

234 
	#LL_DMAMUX_REQ_HRTIM1_M
 0x0000005FU

	)

235 
	#LL_DMAMUX_REQ_HRTIM1_A
 0x00000060U

	)

236 
	#LL_DMAMUX_REQ_HRTIM1_B
 0x00000061U

	)

237 
	#LL_DMAMUX_REQ_HRTIM1_C
 0x00000062U

	)

238 
	#LL_DMAMUX_REQ_HRTIM1_D
 0x00000063U

	)

239 
	#LL_DMAMUX_REQ_HRTIM1_E
 0x00000064U

	)

240 
	#LL_DMAMUX_REQ_HRTIM1_F
 0x00000065U

	)

241 
	#LL_DMAMUX_REQ_DAC3_CH1
 0x00000066U

	)

242 
	#LL_DMAMUX_REQ_DAC3_CH2
 0x00000067U

	)

243 
	#LL_DMAMUX_REQ_DAC4_CH1
 0x00000068U

	)

244 
	#LL_DMAMUX_REQ_DAC4_CH2
 0x00000069U

	)

245 
	#LL_DMAMUX_REQ_SPI4_RX
 0x0000006AU

	)

246 
	#LL_DMAMUX_REQ_SPI4_TX
 0x0000006BU

	)

247 
	#LL_DMAMUX_REQ_SAI1_A
 0x0000006CU

	)

248 
	#LL_DMAMUX_REQ_SAI1_B
 0x0000006DU

	)

249 
	#LL_DMAMUX_REQ_FMAC_WRITE
 0x0000006EU

	)

250 
	#LL_DMAMUX_REQ_FMAC_READ
 0x0000006FU

	)

251 
	#LL_DMAMUX_REQ_CORDIC_WRITE
 0x00000070U

	)

252 
	#LL_DMAMUX_REQ_CORDIC_READ
 0x00000071U

	)

253 
	#LL_DMAMUX_REQ_UCPD1_RX
 0x00000072U

	)

254 
	#LL_DMAMUX_REQ_UCPD1_TX
 0x00000073U

	)

263 
	#LL_DMAMUX_CHANNEL_0
 0x00000000U

	)

264 
	#LL_DMAMUX_CHANNEL_1
 0x00000001U

	)

265 
	#LL_DMAMUX_CHANNEL_2
 0x00000002U

	)

266 
	#LL_DMAMUX_CHANNEL_3
 0x00000003U

	)

267 
	#LL_DMAMUX_CHANNEL_4
 0x00000004U

	)

268 
	#LL_DMAMUX_CHANNEL_5
 0x00000005U

	)

269 
	#LL_DMAMUX_CHANNEL_6
 0x00000006U

	)

270 
	#LL_DMAMUX_CHANNEL_7
 0x00000007U

	)

271 
	#LL_DMAMUX_CHANNEL_8
 0x00000008U

	)

272 
	#LL_DMAMUX_CHANNEL_9
 0x00000009U

	)

273 
	#LL_DMAMUX_CHANNEL_10
 0x0000000AU

	)

274 
	#LL_DMAMUX_CHANNEL_11
 0x0000000BU

	)

275 
	#LL_DMAMUX_CHANNEL_12
 0x0000000CU

	)

276 
	#LL_DMAMUX_CHANNEL_13
 0x0000000DU

	)

277 
	#LL_DMAMUX_CHANNEL_14
 0x0000000EU

	)

278 
	#LL_DMAMUX_CHANNEL_15
 0x0000000FU

	)

286 
	#LL_DMAMUX_SYNC_NO_EVENT
 0x00000000U

	)

287 
	#LL_DMAMUX_SYNC_POL_RISING
 
DMAMUX_CxCR_SPOL_0


	)

288 
	#LL_DMAMUX_SYNC_POL_FALLING
 
DMAMUX_CxCR_SPOL_1


	)

289 
	#LL_DMAMUX_SYNC_POL_RISING_FALLING
 (
DMAMUX_CxCR_SPOL_0
 | 
DMAMUX_CxCR_SPOL_1
è

	)

297 
	#LL_DMAMUX_SYNC_EXTI_LINE0
 0x00000000U

	)

298 
	#LL_DMAMUX_SYNC_EXTI_LINE1
 
DMAMUX_CxCR_SYNC_ID_0


	)

299 
	#LL_DMAMUX_SYNC_EXTI_LINE2
 
DMAMUX_CxCR_SYNC_ID_1


	)

300 
	#LL_DMAMUX_SYNC_EXTI_LINE3
 (
DMAMUX_CxCR_SYNC_ID_1
 |
DMAMUX_CxCR_SYNC_ID_0
è

	)

301 
	#LL_DMAMUX_SYNC_EXTI_LINE4
 
DMAMUX_CxCR_SYNC_ID_2


	)

302 
	#LL_DMAMUX_SYNC_EXTI_LINE5
 (
DMAMUX_CxCR_SYNC_ID_2
 | 
DMAMUX_CxCR_SYNC_ID_0
è

	)

303 
	#LL_DMAMUX_SYNC_EXTI_LINE6
 (
DMAMUX_CxCR_SYNC_ID_2
 | 
DMAMUX_CxCR_SYNC_ID_1
è

	)

304 
	#LL_DMAMUX_SYNC_EXTI_LINE7
 (
DMAMUX_CxCR_SYNC_ID_2
 | 
DMAMUX_CxCR_SYNC_ID_1
 | 
DMAMUX_CxCR_SYNC_ID_0
è

	)

305 
	#LL_DMAMUX_SYNC_EXTI_LINE8
 
DMAMUX_CxCR_SYNC_ID_3


	)

306 
	#LL_DMAMUX_SYNC_EXTI_LINE9
 (
DMAMUX_CxCR_SYNC_ID_3
 | 
DMAMUX_CxCR_SYNC_ID_0
è

	)

307 
	#LL_DMAMUX_SYNC_EXTI_LINE10
 (
DMAMUX_CxCR_SYNC_ID_3
 | 
DMAMUX_CxCR_SYNC_ID_1
è

	)

308 
	#LL_DMAMUX_SYNC_EXTI_LINE11
 (
DMAMUX_CxCR_SYNC_ID_3
 | 
DMAMUX_CxCR_SYNC_ID_1
 | 
DMAMUX_CxCR_SYNC_ID_0
è

	)

309 
	#LL_DMAMUX_SYNC_EXTI_LINE12
 (
DMAMUX_CxCR_SYNC_ID_3
 | 
DMAMUX_CxCR_SYNC_ID_2
è

	)

310 
	#LL_DMAMUX_SYNC_EXTI_LINE13
 (
DMAMUX_CxCR_SYNC_ID_3
 | 
DMAMUX_CxCR_SYNC_ID_2
 | 
DMAMUX_CxCR_SYNC_ID_0
è

	)

311 
	#LL_DMAMUX_SYNC_EXTI_LINE14
 (
DMAMUX_CxCR_SYNC_ID_3
 | 
DMAMUX_CxCR_SYNC_ID_2
 | 
DMAMUX_CxCR_SYNC_ID_1
è

	)

312 
	#LL_DMAMUX_SYNC_EXTI_LINE15
 (
DMAMUX_CxCR_SYNC_ID_3
 | 
DMAMUX_CxCR_SYNC_ID_2
 | 
DMAMUX_CxCR_SYNC_ID_1
 | 
DMAMUX_CxCR_SYNC_ID_0
è

	)

313 
	#LL_DMAMUX_SYNC_DMAMUX_CH0
 
DMAMUX_CxCR_SYNC_ID_4


	)

314 
	#LL_DMAMUX_SYNC_DMAMUX_CH1
 (
DMAMUX_CxCR_SYNC_ID_4
 | 
DMAMUX_CxCR_SYNC_ID_0
è

	)

315 
	#LL_DMAMUX_SYNC_DMAMUX_CH2
 (
DMAMUX_CxCR_SYNC_ID_4
 | 
DMAMUX_CxCR_SYNC_ID_1
è

	)

316 
	#LL_DMAMUX_SYNC_DMAMUX_CH3
 (
DMAMUX_CxCR_SYNC_ID_4
 | 
DMAMUX_CxCR_SYNC_ID_1
 | 
DMAMUX_CxCR_SYNC_ID_0
è

	)

317 
	#LL_DMAMUX_SYNC_LPTIM1_OUT
 (
DMAMUX_CxCR_SYNC_ID_4
 | 
DMAMUX_CxCR_SYNC_ID_2
è

	)

325 
	#LL_DMAMUX_REQ_GEN_0
 0x00000000U

	)

326 
	#LL_DMAMUX_REQ_GEN_1
 0x00000001U

	)

327 
	#LL_DMAMUX_REQ_GEN_2
 0x00000002U

	)

328 
	#LL_DMAMUX_REQ_GEN_3
 0x00000003U

	)

336 
	#LL_DMAMUX_REQ_GEN_NO_EVENT
 0x00000000U

	)

337 
	#LL_DMAMUX_REQ_GEN_POL_RISING
 
DMAMUX_RGxCR_GPOL_0


	)

338 
	#LL_DMAMUX_REQ_GEN_POL_FALLING
 
DMAMUX_RGxCR_GPOL_1


	)

339 
	#LL_DMAMUX_REQ_GEN_POL_RISING_FALLING
 (
DMAMUX_RGxCR_GPOL_0
 | 
DMAMUX_RGxCR_GPOL_1
è

	)

347 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE0
 0x00000000U

	)

348 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE1
 
DMAMUX_RGxCR_SIG_ID_0


	)

349 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE2
 
DMAMUX_RGxCR_SIG_ID_1


	)

350 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE3
 (
DMAMUX_RGxCR_SIG_ID_1
 |
DMAMUX_RGxCR_SIG_ID_0
è

	)

351 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE4
 
DMAMUX_RGxCR_SIG_ID_2


	)

352 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE5
 (
DMAMUX_RGxCR_SIG_ID_2
 | 
DMAMUX_RGxCR_SIG_ID_0
è

	)

353 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE6
 (
DMAMUX_RGxCR_SIG_ID_2
 | 
DMAMUX_RGxCR_SIG_ID_1
è

	)

354 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE7
 (
DMAMUX_RGxCR_SIG_ID_2
 | 
DMAMUX_RGxCR_SIG_ID_1
 | 
DMAMUX_RGxCR_SIG_ID_0
è

	)

355 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE8
 
DMAMUX_RGxCR_SIG_ID_3


	)

356 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE9
 (
DMAMUX_RGxCR_SIG_ID_3
 | 
DMAMUX_RGxCR_SIG_ID_0
è

	)

357 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE10
 (
DMAMUX_RGxCR_SIG_ID_3
 | 
DMAMUX_RGxCR_SIG_ID_1
è

	)

358 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE11
 (
DMAMUX_RGxCR_SIG_ID_3
 | 
DMAMUX_RGxCR_SIG_ID_1
 | 
DMAMUX_RGxCR_SIG_ID_0
è

	)

359 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE12
 (
DMAMUX_RGxCR_SIG_ID_3
 | 
DMAMUX_RGxCR_SIG_ID_2
è

	)

360 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE13
 (
DMAMUX_RGxCR_SIG_ID_3
 | 
DMAMUX_RGxCR_SIG_ID_2
 | 
DMAMUX_RGxCR_SIG_ID_0
è

	)

361 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE14
 (
DMAMUX_RGxCR_SIG_ID_3
 | 
DMAMUX_RGxCR_SIG_ID_2
 | 
DMAMUX_RGxCR_SIG_ID_1
è

	)

362 
	#LL_DMAMUX_REQ_GEN_EXTI_LINE15
 (
DMAMUX_RGxCR_SIG_ID_3
 | 
DMAMUX_RGxCR_SIG_ID_2
 | 
DMAMUX_RGxCR_SIG_ID_1
 | 
DMAMUX_RGxCR_SIG_ID_0
è

	)

363 
	#LL_DMAMUX_REQ_GEN_DMAMUX_CH0
 
DMAMUX_RGxCR_SIG_ID_4


	)

364 
	#LL_DMAMUX_REQ_GEN_DMAMUX_CH1
 (
DMAMUX_RGxCR_SIG_ID_4
 | 
DMAMUX_RGxCR_SIG_ID_0
è

	)

365 
	#LL_DMAMUX_REQ_GEN_DMAMUX_CH2
 (
DMAMUX_RGxCR_SIG_ID_4
 | 
DMAMUX_RGxCR_SIG_ID_1
è

	)

366 
	#LL_DMAMUX_REQ_GEN_DMAMUX_CH3
 (
DMAMUX_RGxCR_SIG_ID_4
 | 
DMAMUX_RGxCR_SIG_ID_1
 | 
DMAMUX_RGxCR_SIG_ID_0
è

	)

367 
	#LL_DMAMUX_REQ_GEN_LPTIM1_OUT
 (
DMAMUX_RGxCR_SIG_ID_4
 | 
DMAMUX_RGxCR_SIG_ID_2
è

	)

390 
	#LL_DMAMUX_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

398 
	#LL_DMAMUX_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

558 
__STATIC_INLINE
 
LL_DMAMUX_S‘Reque¡ID
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
Reque¡
)

560 ()(
DMAMUXx
);

561 
MODIFY_REG
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_DMAREQ_ID
, 
Reque¡
);

708 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_G‘Reque¡ID
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, ušt32_ˆ
ChªÃl
)

710 ()(
DMAMUXx
);

711  (
ušt32_t
)(
READ_BIT
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_DMAREQ_ID
));

738 
__STATIC_INLINE
 
LL_DMAMUX_S‘SyncReque¡Nb
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
Reque¡Nb
)

740 ()(
DMAMUXx
);

741 
MODIFY_REG
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_NBREQ
, ((
Reque¡Nb
 - 1Uè<< 
DMAMUX_CxCR_NBREQ_Pos
));

767 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_G‘SyncReque¡Nb
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, ušt32_ˆ
ChªÃl
)

769 ()(
DMAMUXx
);

770  (
ušt32_t
)(((
READ_BIT
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_NBREQ
)è>> 
DMAMUX_CxCR_NBREQ_Pos
) + 1U);

801 
__STATIC_INLINE
 
LL_DMAMUX_S‘SyncPÞ¬™y
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
PÞ¬™y
)

803 ()(
DMAMUXx
);

804 
MODIFY_REG
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_SPOL
, 
PÞ¬™y
);

834 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_G‘SyncPÞ¬™y
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, ušt32_ˆ
ChªÃl
)

836 ()(
DMAMUXx
);

837  (
ušt32_t
)(
READ_BIT
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_SPOL
));

863 
__STATIC_INLINE
 
LL_DMAMUX_EÇbËEv’tG’”©iÚ
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
ChªÃl
)

865 ()(
DMAMUXx
);

866 
SET_BIT
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_EGE
);

892 
__STATIC_INLINE
 
LL_DMAMUX_Di§bËEv’tG’”©iÚ
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
ChªÃl
)

894 ()(
DMAMUXx
);

895 
CLEAR_BIT
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_EGE
);

921 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsEÇbËdEv’tG’”©iÚ
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, ušt32_ˆ
ChªÃl
)

923 ()(
DMAMUXx
);

924  ((
READ_BIT
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_EGE
) == (DMAMUX_CxCR_EGE))? 1UL : 0UL);

950 
__STATIC_INLINE
 
LL_DMAMUX_EÇbËSync
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
ChªÃl
)

952 ()(
DMAMUXx
);

953 
SET_BIT
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_SE
);

979 
__STATIC_INLINE
 
LL_DMAMUX_Di§bËSync
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
ChªÃl
)

981 ()(
DMAMUXx
);

982 
CLEAR_BIT
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_SE
);

1008 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsEÇbËdSync
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, ušt32_ˆ
ChªÃl
)

1010 ()(
DMAMUXx
);

1011  ((
READ_BIT
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_SE
) == (DMAMUX_CxCR_SE))? 1UL : 0UL);

1059 
__STATIC_INLINE
 
LL_DMAMUX_S‘SyncID
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
SyncID
)

1061 ()(
DMAMUXx
);

1062 
MODIFY_REG
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_SYNC_ID
, 
SyncID
);

1109 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_G‘SyncID
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, ušt32_ˆ
ChªÃl
)

1111 ()(
DMAMUXx
);

1112  (
ušt32_t
)(
READ_BIT
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_SYNC_ID
));

1126 
__STATIC_INLINE
 
LL_DMAMUX_EÇbËReque¡G’
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
Reque¡G’ChªÃl
)

1128 ()(
DMAMUXx
);

1129 
SET_BIT
(((
DMAMUX_Reque¡G’_Ty³Def
 *)((
ušt32_t
)((ušt32_t)
DMAMUX1_Reque¡G’”©Ü0
 + (
DMAMUX_RGCR_SIZE
 * (
Reque¡G’ChªÃl
)))))->
RGCR
, 
DMAMUX_RGxCR_GE
);

1143 
__STATIC_INLINE
 
LL_DMAMUX_Di§bËReque¡G’
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
Reque¡G’ChªÃl
)

1145 ()(
DMAMUXx
);

1146 
CLEAR_BIT
(((
DMAMUX_Reque¡G’_Ty³Def
 *)((
ušt32_t
)((ušt32_t)
DMAMUX1_Reque¡G’”©Ü0
 + (
DMAMUX_RGCR_SIZE
 * (
Reque¡G’ChªÃl
)))))->
RGCR
, 
DMAMUX_RGxCR_GE
);

1160 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsEÇbËdReque¡G’
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, ušt32_ˆ
Reque¡G’ChªÃl
)

1162 ()(
DMAMUXx
);

1163  ((
READ_BIT
(((
DMAMUX_Reque¡G’_Ty³Def
 *)((
ušt32_t
)((ušt32_t)
DMAMUX1_Reque¡G’”©Ü0
 + (
DMAMUX_RGCR_SIZE
 * (
Reque¡G’ChªÃl
)))))->
RGCR
, 
DMAMUX_RGxCR_GE
) == (DMAMUX_RGxCR_GE))? 1UL : 0UL);

1182 
__STATIC_INLINE
 
LL_DMAMUX_S‘Reque¡G’PÞ¬™y
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
Reque¡G’ChªÃl
,

1183 
ušt32_t
 
PÞ¬™y
)

1185 
UNUSED
(
DMAMUXx
);

1186 
MODIFY_REG
(((
DMAMUX_Reque¡G’_Ty³Def
 *)((
ušt32_t
)((ušt32_t)
DMAMUX1_Reque¡G’”©Ü0
 + (
DMAMUX_RGCR_SIZE
 *

1187 (
Reque¡G’ChªÃl
)))))->
RGCR
, 
DMAMUX_RGxCR_GPOL
, 
PÞ¬™y
);

1205 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_G‘Reque¡G’PÞ¬™y
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, ušt32_ˆ
Reque¡G’ChªÃl
)

1207 
UNUSED
(
DMAMUXx
);

1208  (
READ_BIT
(((
DMAMUX_Reque¡G’_Ty³Def
 *)((
ušt32_t
)((ušt32_t)
DMAMUX1_Reque¡G’”©Ü0
 + (
DMAMUX_RGCR_SIZE
 *

1209 (
Reque¡G’ChªÃl
)))))->
RGCR
, 
DMAMUX_RGxCR_GPOL
));

1225 
__STATIC_INLINE
 
LL_DMAMUX_S‘G’Reque¡Nb
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
Reque¡G’ChªÃl
,

1226 
ušt32_t
 
Reque¡Nb
)

1228 
UNUSED
(
DMAMUXx
);

1229 
MODIFY_REG
(((
DMAMUX_Reque¡G’_Ty³Def
 *)((
ušt32_t
)((ušt32_t)
DMAMUX1_Reque¡G’”©Ü0
 + (
DMAMUX_RGCR_SIZE
 *

1230 (
Reque¡G’ChªÃl
)))))->
RGCR
, 
DMAMUX_RGxCR_GNBREQ
, (
Reque¡Nb
 - 1Uè<< 
DMAMUX_RGxCR_GNBREQ_Pos
);

1244 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_G‘G’Reque¡Nb
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, ušt32_ˆ
Reque¡G’ChªÃl
)

1246 
UNUSED
(
DMAMUXx
);

1247  ((
READ_BIT
(((
DMAMUX_Reque¡G’_Ty³Def
 *)((
ušt32_t
)((ušt32_t)
DMAMUX1_Reque¡G’”©Ü0
 + (
DMAMUX_RGCR_SIZE
 *

1248 (
Reque¡G’ChªÃl
)))))->
RGCR
, 
DMAMUX_RGxCR_GNBREQ
è>> 
DMAMUX_RGxCR_GNBREQ_Pos
) + 1U);

1284 
__STATIC_INLINE
 
LL_DMAMUX_S‘Reque¡SigÇlID
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
Reque¡G’ChªÃl
,

1285 
ušt32_t
 
Reque¡SigÇlID
)

1287 
UNUSED
(
DMAMUXx
);

1288 
MODIFY_REG
(((
DMAMUX_Reque¡G’_Ty³Def
 *)((
ušt32_t
)((ušt32_t)
DMAMUX1_Reque¡G’”©Ü0
 + (
DMAMUX_RGCR_SIZE
 *

1289 (
Reque¡G’ChªÃl
)))))->
RGCR
, 
DMAMUX_RGxCR_SIG_ID
, 
Reque¡SigÇlID
);

1324 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_G‘Reque¡SigÇlID
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, ušt32_ˆ
Reque¡G’ChªÃl
)

1326 
UNUSED
(
DMAMUXx
);

1327  (
READ_BIT
(((
DMAMUX_Reque¡G’_Ty³Def
 *)((
ušt32_t
)((ušt32_t)
DMAMUX1_Reque¡G’”©Ü0
 + (
DMAMUX_RGCR_SIZE
 *

1328 (
Reque¡G’ChªÃl
)))))->
RGCR
, 
DMAMUX_RGxCR_SIG_ID
));

1345 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO0
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1347 
UNUSED
(
DMAMUXx
);

1348  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF0
) == (DMAMUX_CSR_SOF0)) ? 1UL : 0UL);

1357 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO1
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1359 
UNUSED
(
DMAMUXx
);

1360  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF1
) == (DMAMUX_CSR_SOF1)) ? 1UL : 0UL);

1369 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO2
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1371 
UNUSED
(
DMAMUXx
);

1372  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF2
) == (DMAMUX_CSR_SOF2)) ? 1UL : 0UL);

1381 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO3
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1383 
UNUSED
(
DMAMUXx
);

1384  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF3
) == (DMAMUX_CSR_SOF3)) ? 1UL : 0UL);

1393 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO4
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1395 
UNUSED
(
DMAMUXx
);

1396  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF4
) == (DMAMUX_CSR_SOF4)) ? 1UL : 0UL);

1405 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO5
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1407 
UNUSED
(
DMAMUXx
);

1408  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF5
) == (DMAMUX_CSR_SOF5)) ? 1UL : 0UL);

1417 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO6
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1419 
UNUSED
(
DMAMUXx
);

1420  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF6
) == (DMAMUX_CSR_SOF6)) ? 1UL : 0UL);

1429 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO7
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1431 
UNUSED
(
DMAMUXx
);

1432  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF7
) == (DMAMUX_CSR_SOF7)) ? 1UL : 0UL);

1441 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO8
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1443 
UNUSED
(
DMAMUXx
);

1444  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF8
) == (DMAMUX_CSR_SOF8)) ? 1UL : 0UL);

1453 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO9
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1455 
UNUSED
(
DMAMUXx
);

1456  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF9
) == (DMAMUX_CSR_SOF9)) ? 1UL : 0UL);

1465 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO10
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1467 
UNUSED
(
DMAMUXx
);

1468  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF10
) == (DMAMUX_CSR_SOF10)) ? 1UL : 0UL);

1477 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO11
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1479 
UNUSED
(
DMAMUXx
);

1480  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF11
) == (DMAMUX_CSR_SOF11)) ? 1UL : 0UL);

1483 #ià
defšed
 (
DMAMUX_CSR_SOF12
)

1490 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO12
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1492 
UNUSED
(
DMAMUXx
);

1493  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF12
) == (DMAMUX_CSR_SOF12)) ? 1UL : 0UL);

1497 #ià
defšed
 (
DMAMUX_CSR_SOF13
)

1504 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO13
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1506 
UNUSED
(
DMAMUXx
);

1507  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF13
) == (DMAMUX_CSR_SOF13)) ? 1UL : 0UL);

1511 #ià
defšed
 (
DMAMUX_CSR_SOF14
)

1518 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO14
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1520 
UNUSED
(
DMAMUXx
);

1521  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF14
) == (DMAMUX_CSR_SOF14)) ? 1UL : 0UL);

1525 #ià
defšed
 (
DMAMUX_CSR_SOF15
)

1532 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_SO15
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1534 
UNUSED
(
DMAMUXx
);

1535  ((
READ_BIT
(
DMAMUX1_ChªÃlStus
->
CSR
, 
DMAMUX_CSR_SOF15
) == (DMAMUX_CSR_SOF15)) ? 1UL : 0UL);

1545 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_RGO0
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1547 
UNUSED
(
DMAMUXx
);

1548  ((
READ_BIT
(
DMAMUX1_Reque¡G’Stus
->
RGSR
, 
DMAMUX_RGSR_OF0
) == (DMAMUX_RGSR_OF0)) ? 1UL : 0UL);

1557 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_RGO1
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1559 
UNUSED
(
DMAMUXx
);

1560  ((
READ_BIT
(
DMAMUX1_Reque¡G’Stus
->
RGSR
, 
DMAMUX_RGSR_OF1
) == (DMAMUX_RGSR_OF1)) ? 1UL : 0UL);

1569 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_RGO2
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1571 
UNUSED
(
DMAMUXx
);

1572  ((
READ_BIT
(
DMAMUX1_Reque¡G’Stus
->
RGSR
, 
DMAMUX_RGSR_OF2
) == (DMAMUX_RGSR_OF2)) ? 1UL : 0UL);

1581 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsAùiveFÏg_RGO3
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1583 
UNUSED
(
DMAMUXx
);

1584  ((
READ_BIT
(
DMAMUX1_Reque¡G’Stus
->
RGSR
, 
DMAMUX_RGSR_OF3
) == (DMAMUX_RGSR_OF3)) ? 1UL : 0UL);

1593 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO0
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1595 
UNUSED
(
DMAMUXx
);

1596 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF0
);

1605 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO1
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1607 
UNUSED
(
DMAMUXx
);

1608 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF1
);

1617 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO2
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1619 
UNUSED
(
DMAMUXx
);

1620 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF2
);

1629 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO3
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1631 
UNUSED
(
DMAMUXx
);

1632 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF3
);

1641 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO4
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1643 
UNUSED
(
DMAMUXx
);

1644 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF4
);

1653 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO5
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1655 
UNUSED
(
DMAMUXx
);

1656 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF5
);

1665 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO6
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1667 
UNUSED
(
DMAMUXx
);

1668 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF6
);

1677 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO7
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1679 
UNUSED
(
DMAMUXx
);

1680 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF7
);

1689 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO8
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1691 
UNUSED
(
DMAMUXx
);

1692 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF8
);

1701 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO9
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1703 
UNUSED
(
DMAMUXx
);

1704 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF9
);

1713 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO10
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1715 
UNUSED
(
DMAMUXx
);

1716 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF10
);

1725 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO11
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1727 
UNUSED
(
DMAMUXx
);

1728 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF11
);

1731 #ià
defšed
 (
DMAMUX_CFR_CSOF12
)

1738 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO12
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1740 
UNUSED
(
DMAMUXx
);

1741 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF12
);

1745 #ià
defšed
 (
DMAMUX_CFR_CSOF13
)

1752 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO13
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1754 
UNUSED
(
DMAMUXx
);

1755 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF13
);

1759 #ià
defšed
 (
DMAMUX_CFR_CSOF14
)

1766 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO14
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1768 
UNUSED
(
DMAMUXx
);

1769 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF14
);

1773 #ià
defšed
 (
DMAMUX_CFR_CSOF15
)

1780 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_SO15
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1782 
UNUSED
(
DMAMUXx
);

1783 
SET_BIT
(
DMAMUX1_ChªÃlStus
->
CFR
, 
DMAMUX_CFR_CSOF15
);

1793 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_RGO0
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1795 
UNUSED
(
DMAMUXx
);

1796 
SET_BIT
(
DMAMUX1_Reque¡G’Stus
->
RGCFR
, 
DMAMUX_RGCFR_COF0
);

1805 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_RGO1
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1807 
UNUSED
(
DMAMUXx
);

1808 
SET_BIT
(
DMAMUX1_Reque¡G’Stus
->
RGCFR
, 
DMAMUX_RGCFR_COF1
);

1817 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_RGO2
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1819 
UNUSED
(
DMAMUXx
);

1820 
SET_BIT
(
DMAMUX1_Reque¡G’Stus
->
RGCFR
, 
DMAMUX_RGCFR_COF2
);

1829 
__STATIC_INLINE
 
LL_DMAMUX_CË¬FÏg_RGO3
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
)

1831 
UNUSED
(
DMAMUXx
);

1832 
SET_BIT
(
DMAMUX1_Reque¡G’Stus
->
RGCFR
, 
DMAMUX_RGCFR_COF3
);

1866 
__STATIC_INLINE
 
LL_DMAMUX_EÇbËIT_SO
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
ChªÃl
)

1868 ()(
DMAMUXx
);

1869 
SET_BIT
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_SOIE
);

1895 
__STATIC_INLINE
 
LL_DMAMUX_Di§bËIT_SO
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
ChªÃl
)

1897 ()(
DMAMUXx
);

1898 
CLEAR_BIT
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_SOIE
);

1924 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsEÇbËdIT_SO
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, ušt32_ˆ
ChªÃl
)

1926 ()(
DMAMUXx
);

1927  (((
READ_BIT
((
DMAMUX1_ChªÃl0
 + 
ChªÃl
)->
CCR
, 
DMAMUX_CxCR_SOIE
)) == (DMAMUX_CxCR_SOIE))? 1UL : 0UL);

1941 
__STATIC_INLINE
 
LL_DMAMUX_EÇbËIT_RGO
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
Reque¡G’ChªÃl
)

1943 
UNUSED
(
DMAMUXx
);

1944 
SET_BIT
(((
DMAMUX_Reque¡G’_Ty³Def
 *)((
ušt32_t
)((ušt32_t)
DMAMUX1_Reque¡G’”©Ü0
 + (
DMAMUX_RGCR_SIZE
 *

1945 (
Reque¡G’ChªÃl
)))))->
RGCR
, 
DMAMUX_RGxCR_OIE
);

1959 
__STATIC_INLINE
 
LL_DMAMUX_Di§bËIT_RGO
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, 
ušt32_t
 
Reque¡G’ChªÃl
)

1961 
UNUSED
(
DMAMUXx
);

1962 
CLEAR_BIT
(((
DMAMUX_Reque¡G’_Ty³Def
 *)((
ušt32_t
)((ušt32_t)
DMAMUX1_Reque¡G’”©Ü0
 + (
DMAMUX_RGCR_SIZE
 *

1963 (
Reque¡G’ChªÃl
)))))->
RGCR
, 
DMAMUX_RGxCR_OIE
);

1977 
__STATIC_INLINE
 
ušt32_t
 
LL_DMAMUX_IsEÇbËdIT_RGO
(
DMAMUX_ChªÃl_Ty³Def
 *
DMAMUXx
, ušt32_ˆ
Reque¡G’ChªÃl
)

1979 
UNUSED
(
DMAMUXx
);

1980  ((
READ_BIT
(((
DMAMUX_Reque¡G’_Ty³Def
 *)((
ušt32_t
)((ušt32_t)
DMAMUX1_Reque¡G’”©Ü0
 + (
DMAMUX_RGCR_SIZE
 *

1981 (
Reque¡G’ChªÃl
)))))->
RGCR
, 
DMAMUX_RGxCR_OIE
) == (DMAMUX_RGxCR_OIE)) ? 1UL : 0UL);

2002 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_exti.h

21 #iâdeà
__STM32G4xx_LL_EXTI_H


22 
	#__STM32G4xx_LL_EXTI_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
 (
EXTI
)

45 #ià
defšed
(
USE_FULL_LL_DRIVER
)

54 #ià
defšed
(
USE_FULL_LL_DRIVER
)

61 
ušt32_t
 
Lše_0_31
;

64 
ušt32_t
 
Lše_32_63
;

67 
FunùiÚ®S‹
 
LšeCommªd
;

70 
ušt8_t
 
Mode
;

73 
ušt8_t
 
Trigg”
;

75 } 
	tLL_EXTI_In™Ty³Def
;

90 
	#LL_EXTI_LINE_0
 
EXTI_IMR1_IM0


	)

91 
	#LL_EXTI_LINE_1
 
EXTI_IMR1_IM1


	)

92 
	#LL_EXTI_LINE_2
 
EXTI_IMR1_IM2


	)

93 
	#LL_EXTI_LINE_3
 
EXTI_IMR1_IM3


	)

94 
	#LL_EXTI_LINE_4
 
EXTI_IMR1_IM4


	)

95 
	#LL_EXTI_LINE_5
 
EXTI_IMR1_IM5


	)

96 
	#LL_EXTI_LINE_6
 
EXTI_IMR1_IM6


	)

97 
	#LL_EXTI_LINE_7
 
EXTI_IMR1_IM7


	)

98 
	#LL_EXTI_LINE_8
 
EXTI_IMR1_IM8


	)

99 
	#LL_EXTI_LINE_9
 
EXTI_IMR1_IM9


	)

100 
	#LL_EXTI_LINE_10
 
EXTI_IMR1_IM10


	)

101 
	#LL_EXTI_LINE_11
 
EXTI_IMR1_IM11


	)

102 
	#LL_EXTI_LINE_12
 
EXTI_IMR1_IM12


	)

103 
	#LL_EXTI_LINE_13
 
EXTI_IMR1_IM13


	)

104 
	#LL_EXTI_LINE_14
 
EXTI_IMR1_IM14


	)

105 
	#LL_EXTI_LINE_15
 
EXTI_IMR1_IM15


	)

106 #ià
defšed
(
EXTI_IMR1_IM16
)

107 
	#LL_EXTI_LINE_16
 
EXTI_IMR1_IM16


	)

109 
	#LL_EXTI_LINE_17
 
EXTI_IMR1_IM17


	)

110 #ià
defšed
(
EXTI_IMR1_IM18
)

111 
	#LL_EXTI_LINE_18
 
EXTI_IMR1_IM18


	)

113 
	#LL_EXTI_LINE_19
 
EXTI_IMR1_IM19


	)

114 #ià
defšed
(
EXTI_IMR1_IM20
)

115 
	#LL_EXTI_LINE_20
 
EXTI_IMR1_IM20


	)

117 #ià
defšed
(
EXTI_IMR1_IM21
)

118 
	#LL_EXTI_LINE_21
 
EXTI_IMR1_IM21


	)

120 #ià
defšed
(
EXTI_IMR1_IM22
)

121 
	#LL_EXTI_LINE_22
 
EXTI_IMR1_IM22


	)

123 
	#LL_EXTI_LINE_23
 
EXTI_IMR1_IM23


	)

124 #ià
defšed
(
EXTI_IMR1_IM24
)

125 
	#LL_EXTI_LINE_24
 
EXTI_IMR1_IM24


	)

127 #ià
defšed
(
EXTI_IMR1_IM25
)

128 
	#LL_EXTI_LINE_25
 
EXTI_IMR1_IM25


	)

130 #ià
defšed
(
EXTI_IMR1_IM26
)

131 
	#LL_EXTI_LINE_26
 
EXTI_IMR1_IM26


	)

133 #ià
defšed
(
EXTI_IMR1_IM27
)

134 
	#LL_EXTI_LINE_27
 
EXTI_IMR1_IM27


	)

136 #ià
defšed
(
EXTI_IMR1_IM28
)

137 
	#LL_EXTI_LINE_28
 
EXTI_IMR1_IM28


	)

139 #ià
defšed
(
EXTI_IMR1_IM29
)

140 
	#LL_EXTI_LINE_29
 
EXTI_IMR1_IM29


	)

142 #ià
defšed
(
EXTI_IMR1_IM30
)

143 
	#LL_EXTI_LINE_30
 
EXTI_IMR1_IM30


	)

145 #ià
defšed
(
EXTI_IMR1_IM31
)

146 
	#LL_EXTI_LINE_31
 
EXTI_IMR1_IM31


	)

148 
	#LL_EXTI_LINE_ALL_0_31
 
EXTI_IMR1_IM


	)

150 #ià
defšed
(
EXTI_IMR2_IM32
)

151 
	#LL_EXTI_LINE_32
 
EXTI_IMR2_IM32


	)

153 #ià
defšed
(
EXTI_IMR2_IM33
)

154 
	#LL_EXTI_LINE_33
 
EXTI_IMR2_IM33


	)

156 #ià
defšed
(
EXTI_IMR2_IM34
)

157 
	#LL_EXTI_LINE_34
 
EXTI_IMR2_IM34


	)

159 #ià
defšed
(
EXTI_IMR2_IM35
)

160 
	#LL_EXTI_LINE_35
 
EXTI_IMR2_IM35


	)

162 #ià
defšed
(
EXTI_IMR2_IM36
)

163 
	#LL_EXTI_LINE_36
 
EXTI_IMR2_IM36


	)

165 #ià
defšed
(
EXTI_IMR2_IM37
)

166 
	#LL_EXTI_LINE_37
 
EXTI_IMR2_IM37


	)

168 #ià
defšed
(
EXTI_IMR2_IM38
)

169 
	#LL_EXTI_LINE_38
 
EXTI_IMR2_IM38


	)

171 #ià
defšed
(
EXTI_IMR2_IM39
)

172 
	#LL_EXTI_LINE_39
 
EXTI_IMR2_IM39


	)

174 #ià
defšed
(
EXTI_IMR2_IM40
)

175 
	#LL_EXTI_LINE_40
 
EXTI_IMR2_IM40


	)

177 #ià
defšed
(
EXTI_IMR2_IM41
)

178 
	#LL_EXTI_LINE_41
 
EXTI_IMR2_IM41


	)

180 #ià
defšed
(
EXTI_IMR2_IM42
)

181 
	#LL_EXTI_LINE_42
 
EXTI_IMR2_IM42


	)

183 
	#LL_EXTI_LINE_ALL_32_63
 
EXTI_IMR2_IM


	)

186 
	#LL_EXTI_LINE_ALL
 (0xFFFFFFFFUè

	)

188 #ià
defšed
(
USE_FULL_LL_DRIVER
)

189 
	#LL_EXTI_LINE_NONE
 0x00000000U

	)

195 #ià
defšed
(
USE_FULL_LL_DRIVER
)

200 
	#LL_EXTI_MODE_IT
 ((
ušt8_t
)0x00Uè

	)

201 
	#LL_EXTI_MODE_EVENT
 ((
ušt8_t
)0x01Uè

	)

202 
	#LL_EXTI_MODE_IT_EVENT
 ((
ušt8_t
)0x02Uè

	)

210 
	#LL_EXTI_TRIGGER_NONE
 ((
ušt8_t
)0x00Uè

	)

211 
	#LL_EXTI_TRIGGER_RISING
 ((
ušt8_t
)0x01Uè

	)

212 
	#LL_EXTI_TRIGGER_FALLING
 ((
ušt8_t
)0x02Uè

	)

213 
	#LL_EXTI_TRIGGER_RISING_FALLING
 ((
ušt8_t
)0x03Uè

	)

242 
	#LL_EXTI_Wr™eReg
(
__REG__
, 
__VALUE__
è
	`WRITE_REG
(
EXTI
->__REG__, (__VALUE__))

	)

249 
	#LL_EXTI_R—dReg
(
__REG__
è
	`READ_REG
(
EXTI
->__REG__)

	)

313 
__STATIC_INLINE
 
LL_EXTI_EÇbËIT_0_31
(
ušt32_t
 
ExtiLše
)

315 
SET_BIT
(
EXTI
->
IMR1
, 
ExtiLše
);

339 
__STATIC_INLINE
 
LL_EXTI_EÇbËIT_32_63
(
ušt32_t
 
ExtiLše
)

341 
SET_BIT
(
EXTI
->
IMR2
, 
ExtiLše
);

388 
__STATIC_INLINE
 
LL_EXTI_Di§bËIT_0_31
(
ušt32_t
 
ExtiLše
)

390 
CLEAR_BIT
(
EXTI
->
IMR1
, 
ExtiLše
);

415 
__STATIC_INLINE
 
LL_EXTI_Di§bËIT_32_63
(
ušt32_t
 
ExtiLše
)

417 
CLEAR_BIT
(
EXTI
->
IMR2
, 
ExtiLše
);

464 
__STATIC_INLINE
 
ušt32_t
 
LL_EXTI_IsEÇbËdIT_0_31
(ušt32_ˆ
ExtiLše
)

466  ((
READ_BIT
(
EXTI
->
IMR1
, 
ExtiLše
) == (ExtiLine)) ? 1UL : 0UL);

491 
__STATIC_INLINE
 
ušt32_t
 
LL_EXTI_IsEÇbËdIT_32_63
(ušt32_ˆ
ExtiLše
)

493  ((
READ_BIT
(
EXTI
->
IMR2
, 
ExtiLše
) == (ExtiLine)) ? 1UL : 0UL);

545 
__STATIC_INLINE
 
LL_EXTI_EÇbËEv’t_0_31
(
ušt32_t
 
ExtiLše
)

547 
SET_BIT
(
EXTI
->
EMR1
, 
ExtiLše
);

570 
__STATIC_INLINE
 
LL_EXTI_EÇbËEv’t_32_63
(
ušt32_t
 
ExtiLše
)

572 
SET_BIT
(
EXTI
->
EMR2
, 
ExtiLše
);

616 
__STATIC_INLINE
 
LL_EXTI_Di§bËEv’t_0_31
(
ušt32_t
 
ExtiLše
)

618 
CLEAR_BIT
(
EXTI
->
EMR1
, 
ExtiLše
);

640 
__STATIC_INLINE
 
LL_EXTI_Di§bËEv’t_32_63
(
ušt32_t
 
ExtiLše
)

642 
CLEAR_BIT
(
EXTI
->
EMR2
, 
ExtiLše
);

686 
__STATIC_INLINE
 
ušt32_t
 
LL_EXTI_IsEÇbËdEv’t_0_31
(ušt32_ˆ
ExtiLše
)

688  ((
READ_BIT
(
EXTI
->
EMR1
, 
ExtiLše
) == (ExtiLine)) ? 1UL : 0UL);

711 
__STATIC_INLINE
 
ušt32_t
 
LL_EXTI_IsEÇbËdEv’t_32_63
(ušt32_ˆ
ExtiLše
)

713  ((
READ_BIT
(
EXTI
->
EMR2
, 
ExtiLše
) == (ExtiLine)) ? 1UL : 0UL);

764 
__STATIC_INLINE
 
LL_EXTI_EÇbËRisšgTrig_0_31
(
ušt32_t
 
ExtiLše
)

766 
SET_BIT
(
EXTI
->
RTSR1
, 
ExtiLše
);

789 
__STATIC_INLINE
 
LL_EXTI_EÇbËRisšgTrig_32_63
(
ušt32_t
 
ExtiLše
)

791 
SET_BIT
(
EXTI
->
RTSR2
, 
ExtiLše
);

834 
__STATIC_INLINE
 
LL_EXTI_Di§bËRisšgTrig_0_31
(
ušt32_t
 
ExtiLše
)

836 
CLEAR_BIT
(
EXTI
->
RTSR1
, 
ExtiLše
);

860 
__STATIC_INLINE
 
LL_EXTI_Di§bËRisšgTrig_32_63
(
ušt32_t
 
ExtiLše
)

862 
CLEAR_BIT
(
EXTI
->
RTSR2
, 
ExtiLše
);

898 
__STATIC_INLINE
 
ušt32_t
 
LL_EXTI_IsEÇbËdRisšgTrig_0_31
(ušt32_ˆ
ExtiLše
)

900  ((
READ_BIT
(
EXTI
->
RTSR1
, 
ExtiLše
) == (ExtiLine)) ? 1UL : 0UL);

916 
__STATIC_INLINE
 
ušt32_t
 
LL_EXTI_IsEÇbËdRisšgTrig_32_63
(ušt32_ˆ
ExtiLše
)

918  ((
READ_BIT
(
EXTI
->
RTSR2
, 
ExtiLše
) == (ExtiLine)) ? 1UL : 0UL);

969 
__STATIC_INLINE
 
LL_EXTI_EÇbËF®lšgTrig_0_31
(
ušt32_t
 
ExtiLše
)

971 
SET_BIT
(
EXTI
->
FTSR1
, 
ExtiLše
);

994 
__STATIC_INLINE
 
LL_EXTI_EÇbËF®lšgTrig_32_63
(
ušt32_t
 
ExtiLše
)

996 
SET_BIT
(
EXTI
->
FTSR2
, 
ExtiLše
);

1038 
__STATIC_INLINE
 
LL_EXTI_Di§bËF®lšgTrig_0_31
(
ušt32_t
 
ExtiLše
)

1040 
CLEAR_BIT
(
EXTI
->
FTSR1
, 
ExtiLše
);

1062 
__STATIC_INLINE
 
LL_EXTI_Di§bËF®lšgTrig_32_63
(
ušt32_t
 
ExtiLše
)

1064 
CLEAR_BIT
(
EXTI
->
FTSR2
, 
ExtiLše
);

1100 
__STATIC_INLINE
 
ušt32_t
 
LL_EXTI_IsEÇbËdF®lšgTrig_0_31
(ušt32_ˆ
ExtiLše
)

1102  ((
READ_BIT
(
EXTI
->
FTSR1
, 
ExtiLše
) == (ExtiLine)) ? 1UL : 0UL);

1118 
__STATIC_INLINE
 
ušt32_t
 
LL_EXTI_IsEÇbËdF®lšgTrig_32_63
(ušt32_ˆ
ExtiLše
)

1120  ((
READ_BIT
(
EXTI
->
FTSR2
, 
ExtiLše
) == (ExtiLine)) ? 1UL : 0UL);

1169 
__STATIC_INLINE
 
LL_EXTI_G’”©eSWI_0_31
(
ušt32_t
 
ExtiLše
)

1171 
SET_BIT
(
EXTI
->
SWIER1
, 
ExtiLše
);

1192 
__STATIC_INLINE
 
LL_EXTI_G’”©eSWI_32_63
(
ušt32_t
 
ExtiLše
)

1194 
SET_BIT
(
EXTI
->
SWIER2
, 
ExtiLše
);

1240 
__STATIC_INLINE
 
ušt32_t
 
LL_EXTI_IsAùiveFÏg_0_31
(ušt32_ˆ
ExtiLše
)

1242  ((
READ_BIT
(
EXTI
->
PR1
, 
ExtiLše
) == (ExtiLine)) ? 1UL : 0UL);

1260 
__STATIC_INLINE
 
ušt32_t
 
LL_EXTI_IsAùiveFÏg_32_63
(ušt32_ˆ
ExtiLše
)

1262  ((
READ_BIT
(
EXTI
->
PR2
, 
ExtiLše
) == (ExtiLine)) ? 1UL : 0UL);

1300 
__STATIC_INLINE
 
ušt32_t
 
LL_EXTI_R—dFÏg_0_31
(ušt32_ˆ
ExtiLše
)

1302  (
ušt32_t
)(
READ_BIT
(
EXTI
->
PR1
, 
ExtiLše
));

1320 
__STATIC_INLINE
 
ušt32_t
 
LL_EXTI_R—dFÏg_32_63
(ušt32_ˆ
ExtiLše
)

1322  (
ušt32_t
)(
READ_BIT
(
EXTI
->
PR2
, 
ExtiLše
));

1360 
__STATIC_INLINE
 
LL_EXTI_CË¬FÏg_0_31
(
ušt32_t
 
ExtiLše
)

1362 
WRITE_REG
(
EXTI
->
PR1
, 
ExtiLše
);

1380 
__STATIC_INLINE
 
LL_EXTI_CË¬FÏg_32_63
(
ušt32_t
 
ExtiLše
)

1382 
WRITE_REG
(
EXTI
->
PR2
, 
ExtiLše
);

1389 #ià
defšed
(
USE_FULL_LL_DRIVER
)

1394 
ušt32_t
 
LL_EXTI_In™
(
LL_EXTI_In™Ty³Def
 *
EXTI_In™SŒuù
);

1395 
ušt32_t
 
LL_EXTI_DeIn™
();

1396 
LL_EXTI_SŒuùIn™
(
LL_EXTI_In™Ty³Def
 *
EXTI_In™SŒuù
);

1418 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_fmac.h

21 #iâdeà
STM32G4xx_LL_FMAC_H


22 
	#STM32G4xx_LL_FMAC_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
(
FMAC
)

46 #ià
defšed
(
USE_FULL_LL_DRIVER
)

66 
	#LL_FMAC_SR_SAT
 
FMAC_SR_SAT


	)

67 
	#LL_FMAC_SR_UNFL
 
FMAC_SR_UNFL


	)

68 
	#LL_FMAC_SR_OVFL
 
FMAC_SR_OVFL


	)

69 
	#LL_FMAC_SR_X1FULL
 
FMAC_SR_X1FULL


	)

70 
	#LL_FMAC_SR_YEMPTY
 
FMAC_SR_YEMPTY


	)

79 
	#LL_FMAC_CR_SATIEN
 
FMAC_CR_SATIEN


	)

80 
	#LL_FMAC_CR_UNFLIEN
 
FMAC_CR_UNFLIEN


	)

81 
	#LL_FMAC_CR_OVFLIEN
 
FMAC_CR_OVFLIEN


	)

82 
	#LL_FMAC_CR_WIEN
 
FMAC_CR_WIEN


	)

83 
	#LL_FMAC_CR_RIEN
 
FMAC_CR_RIEN


	)

92 
	#LL_FMAC_WM_0_THRESHOLD_1
 0x00000000UL

	)

93 
	#LL_FMAC_WM_1_THRESHOLD_2
 0x01000000UL

	)

94 
	#LL_FMAC_WM_2_THRESHOLD_4
 0x02000000UL

	)

95 
	#LL_FMAC_WM_3_THRESHOLD_8
 0x03000000UL

	)

103 
	#LL_FMAC_FUNC_LOAD_X1
 ((
ušt32_t
)(
FMAC_PARAM_FUNC_0
)è

	)

104 
	#LL_FMAC_FUNC_LOAD_X2
 ((
ušt32_t
)(
FMAC_PARAM_FUNC_1
)è

	)

105 
	#LL_FMAC_FUNC_LOAD_Y
 ((
ušt32_t
)(
FMAC_PARAM_FUNC_1
 | 
FMAC_PARAM_FUNC_0
)è

	)

106 
	#LL_FMAC_FUNC_CONVO_FIR
 ((
ušt32_t
)(
FMAC_PARAM_FUNC_3
)è

	)

107 
	#LL_FMAC_FUNC_IIR_DIRECT_FORM_1
 ((
ušt32_t
)(
FMAC_PARAM_FUNC_3
 | 
FMAC_PARAM_FUNC_0
)è

	)

132 
	#LL_FMAC_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

140 
	#LL_FMAC_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

171 
__STATIC_INLINE
 
LL_FMAC_S‘X1FuÎW©”m¬k
(
FMAC_Ty³Def
 *
FMACx
, 
ušt32_t
 
W©”m¬k
)

173 
MODIFY_REG
(
FMACx
->
X1BUFCFG
, 
FMAC_X1BUFCFG_FULL_WM
, 
W©”m¬k
);

186 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_G‘X1FuÎW©”m¬k
(
FMAC_Ty³Def
 *
FMACx
)

188  (
ušt32_t
)(
READ_BIT
(
FMACx
->
X1BUFCFG
, 
FMAC_X1BUFCFG_FULL_WM
));

198 
__STATIC_INLINE
 
LL_FMAC_S‘X1BufãrSize
(
FMAC_Ty³Def
 *
FMACx
, 
ušt8_t
 
BufãrSize
)

200 
MODIFY_REG
(
FMACx
->
X1BUFCFG
, 
FMAC_X1BUFCFG_X1_BUF_SIZE
, ((
ušt32_t
)
BufãrSize
è<< 
FMAC_X1BUFCFG_X1_BUF_SIZE_Pos
);

209 
__STATIC_INLINE
 
ušt8_t
 
LL_FMAC_G‘X1BufãrSize
(
FMAC_Ty³Def
 *
FMACx
)

211  (
ušt8_t
)(
READ_BIT
(
FMACx
->
X1BUFCFG
, 
FMAC_X1BUFCFG_X1_BUF_SIZE
è>> 
FMAC_X1BUFCFG_X1_BUF_SIZE_Pos
);

221 
__STATIC_INLINE
 
LL_FMAC_S‘X1Ba£
(
FMAC_Ty³Def
 *
FMACx
, 
ušt8_t
 
Ba£
)

223 
MODIFY_REG
(
FMACx
->
X1BUFCFG
, 
FMAC_X1BUFCFG_X1_BASE
, ((
ušt32_t
)
Ba£
è<< 
FMAC_X1BUFCFG_X1_BASE_Pos
);

232 
__STATIC_INLINE
 
ušt8_t
 
LL_FMAC_G‘X1Ba£
(
FMAC_Ty³Def
 *
FMACx
)

234  (
ušt8_t
)(
READ_BIT
(
FMACx
->
X1BUFCFG
, 
FMAC_X1BUFCFG_X1_BASE
è>> 
FMAC_X1BUFCFG_X1_BASE_Pos
);

244 
__STATIC_INLINE
 
LL_FMAC_S‘X2BufãrSize
(
FMAC_Ty³Def
 *
FMACx
, 
ušt8_t
 
BufãrSize
)

246 
MODIFY_REG
(
FMACx
->
X2BUFCFG
, 
FMAC_X2BUFCFG_X2_BUF_SIZE
, ((
ušt32_t
)
BufãrSize
è<< 
FMAC_X2BUFCFG_X2_BUF_SIZE_Pos
);

255 
__STATIC_INLINE
 
ušt8_t
 
LL_FMAC_G‘X2BufãrSize
(
FMAC_Ty³Def
 *
FMACx
)

257  (
ušt8_t
)(
READ_BIT
(
FMACx
->
X2BUFCFG
, 
FMAC_X2BUFCFG_X2_BUF_SIZE
è>> 
FMAC_X2BUFCFG_X2_BUF_SIZE_Pos
);

267 
__STATIC_INLINE
 
LL_FMAC_S‘X2Ba£
(
FMAC_Ty³Def
 *
FMACx
, 
ušt8_t
 
Ba£
)

269 
MODIFY_REG
(
FMACx
->
X2BUFCFG
, 
FMAC_X2BUFCFG_X2_BASE
, ((
ušt32_t
)
Ba£
è<< 
FMAC_X2BUFCFG_X2_BASE_Pos
);

278 
__STATIC_INLINE
 
ušt8_t
 
LL_FMAC_G‘X2Ba£
(
FMAC_Ty³Def
 *
FMACx
)

280  (
ušt8_t
)(
READ_BIT
(
FMACx
->
X2BUFCFG
, 
FMAC_X2BUFCFG_X2_BASE
è>> 
FMAC_X2BUFCFG_X2_BASE_Pos
);

294 
__STATIC_INLINE
 
LL_FMAC_S‘YEm±yW©”m¬k
(
FMAC_Ty³Def
 *
FMACx
, 
ušt32_t
 
W©”m¬k
)

296 
MODIFY_REG
(
FMACx
->
YBUFCFG
, 
FMAC_YBUFCFG_EMPTY_WM
, 
W©”m¬k
);

309 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_G‘YEm±yW©”m¬k
(
FMAC_Ty³Def
 *
FMACx
)

311  (
ušt32_t
)(
READ_BIT
(
FMACx
->
YBUFCFG
, 
FMAC_YBUFCFG_EMPTY_WM
));

321 
__STATIC_INLINE
 
LL_FMAC_S‘YBufãrSize
(
FMAC_Ty³Def
 *
FMACx
, 
ušt8_t
 
BufãrSize
)

323 
MODIFY_REG
(
FMACx
->
YBUFCFG
, 
FMAC_YBUFCFG_Y_BUF_SIZE
, ((
ušt32_t
)
BufãrSize
è<< 
FMAC_YBUFCFG_Y_BUF_SIZE_Pos
);

332 
__STATIC_INLINE
 
ušt8_t
 
LL_FMAC_G‘YBufãrSize
(
FMAC_Ty³Def
 *
FMACx
)

334  (
ušt8_t
)(
READ_BIT
(
FMACx
->
YBUFCFG
, 
FMAC_YBUFCFG_Y_BUF_SIZE
è>> 
FMAC_YBUFCFG_Y_BUF_SIZE_Pos
);

344 
__STATIC_INLINE
 
LL_FMAC_S‘YBa£
(
FMAC_Ty³Def
 *
FMACx
, 
ušt8_t
 
Ba£
)

346 
MODIFY_REG
(
FMACx
->
YBUFCFG
, 
FMAC_YBUFCFG_Y_BASE
, ((
ušt32_t
)
Ba£
è<< 
FMAC_YBUFCFG_Y_BASE_Pos
);

355 
__STATIC_INLINE
 
ušt8_t
 
LL_FMAC_G‘YBa£
(
FMAC_Ty³Def
 *
FMACx
)

357  (
ušt8_t
)(
READ_BIT
(
FMACx
->
YBUFCFG
, 
FMAC_YBUFCFG_Y_BASE
è>> 
FMAC_YBUFCFG_Y_BASE_Pos
);

366 
__STATIC_INLINE
 
LL_FMAC_EÇbËS¹
(
FMAC_Ty³Def
 *
FMACx
)

368 
SET_BIT
(
FMACx
->
PARAM
, 
FMAC_PARAM_START
);

377 
__STATIC_INLINE
 
LL_FMAC_Di§bËS¹
(
FMAC_Ty³Def
 *
FMACx
)

379 
CLEAR_BIT
(
FMACx
->
PARAM
, 
FMAC_PARAM_START
);

388 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_IsEÇbËdS¹
(
FMAC_Ty³Def
 *
FMACx
)

390  ((
READ_BIT
(
FMACx
->
PARAM
, 
FMAC_PARAM_START
) == (FMAC_PARAM_START)) ? 1UL : 0UL);

405 
__STATIC_INLINE
 
LL_FMAC_S‘FunùiÚ
(
FMAC_Ty³Def
 *
FMACx
, 
ušt32_t
 
FunùiÚ
)

407 
MODIFY_REG
(
FMACx
->
PARAM
, 
FMAC_PARAM_FUNC
, 
FunùiÚ
);

421 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_G‘FunùiÚ
(
FMAC_Ty³Def
 *
FMACx
)

423  (
ušt32_t
)(
READ_BIT
(
FMACx
->
PARAM
, 
FMAC_PARAM_FUNC
));

433 
__STATIC_INLINE
 
LL_FMAC_S‘P¬amR
(
FMAC_Ty³Def
 *
FMACx
, 
ušt8_t
 
P¬am
)

435 
MODIFY_REG
(
FMACx
->
PARAM
, 
FMAC_PARAM_R
, ((
ušt32_t
)
P¬am
è<< 
FMAC_PARAM_R_Pos
);

444 
__STATIC_INLINE
 
ušt8_t
 
LL_FMAC_G‘P¬amR
(
FMAC_Ty³Def
 *
FMACx
)

446  (
ušt8_t
)(
READ_BIT
(
FMACx
->
PARAM
, 
FMAC_PARAM_R
è>> 
FMAC_PARAM_R_Pos
);

456 
__STATIC_INLINE
 
LL_FMAC_S‘P¬amQ
(
FMAC_Ty³Def
 *
FMACx
, 
ušt8_t
 
P¬am
)

458 
MODIFY_REG
(
FMACx
->
PARAM
, 
FMAC_PARAM_Q
, ((
ušt32_t
)
P¬am
è<< 
FMAC_PARAM_Q_Pos
);

467 
__STATIC_INLINE
 
ušt8_t
 
LL_FMAC_G‘P¬amQ
(
FMAC_Ty³Def
 *
FMACx
)

469  (
ušt8_t
)(
READ_BIT
(
FMACx
->
PARAM
, 
FMAC_PARAM_Q
è>> 
FMAC_PARAM_Q_Pos
);

479 
__STATIC_INLINE
 
LL_FMAC_S‘P¬amP
(
FMAC_Ty³Def
 *
FMACx
, 
ušt8_t
 
P¬am
)

481 
MODIFY_REG
(
FMACx
->
PARAM
, 
FMAC_PARAM_P
, ((
ušt32_t
)
P¬am
è<< 
FMAC_PARAM_P_Pos
);

490 
__STATIC_INLINE
 
ušt8_t
 
LL_FMAC_G‘P¬amP
(
FMAC_Ty³Def
 *
FMACx
)

492  (
ušt8_t
)(
READ_BIT
(
FMACx
->
PARAM
, 
FMAC_PARAM_P
è>> 
FMAC_PARAM_P_Pos
);

509 
__STATIC_INLINE
 
LL_FMAC_EÇbËRe£t
(
FMAC_Ty³Def
 *
FMACx
)

511 
SET_BIT
(
FMACx
->
CR
, 
FMAC_CR_RESET
);

520 
__STATIC_INLINE
 
LL_FMAC_Di§bËRe£t
(
FMAC_Ty³Def
 *
FMACx
)

522 
CLEAR_BIT
(
FMACx
->
CR
, 
FMAC_CR_RESET
);

531 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_IsEÇbËdRe£t
(
FMAC_Ty³Def
 *
FMACx
)

533  ((
READ_BIT
(
FMACx
->
CR
, 
FMAC_CR_RESET
) == (FMAC_CR_RESET)) ? 1UL : 0UL);

550 
__STATIC_INLINE
 
LL_FMAC_EÇbËClpšg
(
FMAC_Ty³Def
 *
FMACx
)

552 
SET_BIT
(
FMACx
->
CR
, 
FMAC_CR_CLIPEN
);

561 
__STATIC_INLINE
 
LL_FMAC_Di§bËClpšg
(
FMAC_Ty³Def
 *
FMACx
)

563 
CLEAR_BIT
(
FMACx
->
CR
, 
FMAC_CR_CLIPEN
);

572 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_IsEÇbËdClpšg
(
FMAC_Ty³Def
 *
FMACx
)

574  ((
READ_BIT
(
FMACx
->
CR
, 
FMAC_CR_CLIPEN
) == (FMAC_CR_CLIPEN)) ? 1UL : 0UL);

591 
__STATIC_INLINE
 
LL_FMAC_EÇbËDMAReq_WRITE
(
FMAC_Ty³Def
 *
FMACx
)

593 
SET_BIT
(
FMACx
->
CR
, 
FMAC_CR_DMAWEN
);

602 
__STATIC_INLINE
 
LL_FMAC_Di§bËDMAReq_WRITE
(
FMAC_Ty³Def
 *
FMACx
)

604 
CLEAR_BIT
(
FMACx
->
CR
, 
FMAC_CR_DMAWEN
);

613 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_IsEÇbËdDMAReq_WRITE
(
FMAC_Ty³Def
 *
FMACx
)

615  ((
READ_BIT
(
FMACx
->
CR
, 
FMAC_CR_DMAWEN
) == (FMAC_CR_DMAWEN)) ? 1UL : 0UL);

624 
__STATIC_INLINE
 
LL_FMAC_EÇbËDMAReq_READ
(
FMAC_Ty³Def
 *
FMACx
)

626 
SET_BIT
(
FMACx
->
CR
, 
FMAC_CR_DMAREN
);

635 
__STATIC_INLINE
 
LL_FMAC_Di§bËDMAReq_READ
(
FMAC_Ty³Def
 *
FMACx
)

637 
CLEAR_BIT
(
FMACx
->
CR
, 
FMAC_CR_DMAREN
);

646 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_IsEÇbËdDMAReq_READ
(
FMAC_Ty³Def
 *
FMACx
)

648  ((
READ_BIT
(
FMACx
->
CR
, 
FMAC_CR_DMAREN
) == (FMAC_CR_DMAREN)) ? 1UL : 0UL);

665 
__STATIC_INLINE
 
LL_FMAC_EÇbËIT_SAT
(
FMAC_Ty³Def
 *
FMACx
)

667 
SET_BIT
(
FMACx
->
CR
, 
FMAC_CR_SATIEN
);

676 
__STATIC_INLINE
 
LL_FMAC_Di§bËIT_SAT
(
FMAC_Ty³Def
 *
FMACx
)

678 
CLEAR_BIT
(
FMACx
->
CR
, 
FMAC_CR_SATIEN
);

687 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_IsEÇbËdIT_SAT
(
FMAC_Ty³Def
 *
FMACx
)

689  ((
READ_BIT
(
FMACx
->
CR
, 
FMAC_CR_SATIEN
) == (FMAC_CR_SATIEN)) ? 1UL : 0UL);

698 
__STATIC_INLINE
 
LL_FMAC_EÇbËIT_UNFL
(
FMAC_Ty³Def
 *
FMACx
)

700 
SET_BIT
(
FMACx
->
CR
, 
FMAC_CR_UNFLIEN
);

709 
__STATIC_INLINE
 
LL_FMAC_Di§bËIT_UNFL
(
FMAC_Ty³Def
 *
FMACx
)

711 
CLEAR_BIT
(
FMACx
->
CR
, 
FMAC_CR_UNFLIEN
);

720 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_IsEÇbËdIT_UNFL
(
FMAC_Ty³Def
 *
FMACx
)

722  ((
READ_BIT
(
FMACx
->
CR
, 
FMAC_CR_UNFLIEN
) == (FMAC_CR_UNFLIEN)) ? 1UL : 0UL);

731 
__STATIC_INLINE
 
LL_FMAC_EÇbËIT_OVFL
(
FMAC_Ty³Def
 *
FMACx
)

733 
SET_BIT
(
FMACx
->
CR
, 
FMAC_CR_OVFLIEN
);

742 
__STATIC_INLINE
 
LL_FMAC_Di§bËIT_OVFL
(
FMAC_Ty³Def
 *
FMACx
)

744 
CLEAR_BIT
(
FMACx
->
CR
, 
FMAC_CR_OVFLIEN
);

753 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_IsEÇbËdIT_OVFL
(
FMAC_Ty³Def
 *
FMACx
)

755  ((
READ_BIT
(
FMACx
->
CR
, 
FMAC_CR_OVFLIEN
) == (FMAC_CR_OVFLIEN)) ? 1UL : 0UL);

764 
__STATIC_INLINE
 
LL_FMAC_EÇbËIT_WR
(
FMAC_Ty³Def
 *
FMACx
)

766 
SET_BIT
(
FMACx
->
CR
, 
FMAC_CR_WIEN
);

775 
__STATIC_INLINE
 
LL_FMAC_Di§bËIT_WR
(
FMAC_Ty³Def
 *
FMACx
)

777 
CLEAR_BIT
(
FMACx
->
CR
, 
FMAC_CR_WIEN
);

786 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_IsEÇbËdIT_WR
(
FMAC_Ty³Def
 *
FMACx
)

788  ((
READ_BIT
(
FMACx
->
CR
, 
FMAC_CR_WIEN
) == (FMAC_CR_WIEN)) ? 1UL : 0UL);

797 
__STATIC_INLINE
 
LL_FMAC_EÇbËIT_RD
(
FMAC_Ty³Def
 *
FMACx
)

799 
SET_BIT
(
FMACx
->
CR
, 
FMAC_CR_RIEN
);

808 
__STATIC_INLINE
 
LL_FMAC_Di§bËIT_RD
(
FMAC_Ty³Def
 *
FMACx
)

810 
CLEAR_BIT
(
FMACx
->
CR
, 
FMAC_CR_RIEN
);

819 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_IsEÇbËdIT_RD
(
FMAC_Ty³Def
 *
FMACx
)

821  ((
READ_BIT
(
FMACx
->
CR
, 
FMAC_CR_RIEN
) == (FMAC_CR_RIEN)) ? 1UL : 0UL);

838 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_IsAùiveFÏg_SAT
(
FMAC_Ty³Def
 *
FMACx
)

840  ((
READ_BIT
(
FMACx
->
SR
, 
FMAC_SR_SAT
) == (FMAC_SR_SAT)) ? 1UL : 0UL);

849 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_IsAùiveFÏg_UNFL
(
FMAC_Ty³Def
 *
FMACx
)

851  ((
READ_BIT
(
FMACx
->
SR
, 
FMAC_SR_UNFL
) == (FMAC_SR_UNFL)) ? 1UL : 0UL);

860 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_IsAùiveFÏg_OVFL
(
FMAC_Ty³Def
 *
FMACx
)

862  ((
READ_BIT
(
FMACx
->
SR
, 
FMAC_SR_OVFL
) == (FMAC_SR_OVFL)) ? 1UL : 0UL);

871 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_IsAùiveFÏg_X1FULL
(
FMAC_Ty³Def
 *
FMACx
)

873  ((
READ_BIT
(
FMACx
->
SR
, 
FMAC_SR_X1FULL
) == (FMAC_SR_X1FULL)) ? 1UL : 0UL);

882 
__STATIC_INLINE
 
ušt32_t
 
LL_FMAC_IsAùiveFÏg_YEMPTY
(
FMAC_Ty³Def
 *
FMACx
)

884  ((
READ_BIT
(
FMACx
->
SR
, 
FMAC_SR_YEMPTY
) == (FMAC_SR_YEMPTY)) ? 1UL : 0UL);

902 
__STATIC_INLINE
 
LL_FMAC_Wr™eD©a
(
FMAC_Ty³Def
 *
FMACx
, 
ušt16_t
 
InD©a
)

904 
WRITE_REG
(
FMACx
->
WDATA
, 
InD©a
);

913 
__STATIC_INLINE
 
ušt16_t
 
LL_FMAC_R—dD©a
(
FMAC_Ty³Def
 *
FMACx
)

915  (
ušt16_t
)(
READ_REG
(
FMACx
->
RDATA
));

941 
__STATIC_INLINE
 
LL_FMAC_CÚfigX1
(
FMAC_Ty³Def
 *
FMACx
, 
ušt32_t
 
W©”m¬k
, 
ušt8_t
 
Ba£
, ušt8_ˆ
BufãrSize
)

943 
MODIFY_REG
(
FMACx
->
X1BUFCFG
, 
FMAC_X1BUFCFG_FULL_WM
 | 
FMAC_X1BUFCFG_X1_BASE
 | 
FMAC_X1BUFCFG_X1_BUF_SIZE
,

944 
W©”m¬k
 | (((
ušt32_t
)
Ba£
è<< 
FMAC_X1BUFCFG_X1_BASE_Pos
è| (((ušt32_t)
BufãrSize
è<< 
FMAC_X1BUFCFG_X1_BUF_SIZE_Pos
));

956 
__STATIC_INLINE
 
LL_FMAC_CÚfigX2
(
FMAC_Ty³Def
 *
FMACx
, 
ušt8_t
 
Ba£
, ušt8_ˆ
BufãrSize
)

958 
MODIFY_REG
(
FMACx
->
X2BUFCFG
, 
FMAC_X2BUFCFG_X2_BASE
 | 
FMAC_X2BUFCFG_X2_BUF_SIZE
,

959 (((
ušt32_t
)
Ba£
è<< 
FMAC_X2BUFCFG_X2_BASE_Pos
è| (((ušt32_t)
BufãrSize
è<< 
FMAC_X2BUFCFG_X2_BUF_SIZE_Pos
));

977 
__STATIC_INLINE
 
LL_FMAC_CÚfigY
(
FMAC_Ty³Def
 *
FMACx
, 
ušt32_t
 
W©”m¬k
, 
ušt8_t
 
Ba£
, ušt8_ˆ
BufãrSize
)

979 
MODIFY_REG
(
FMACx
->
YBUFCFG
, 
FMAC_YBUFCFG_EMPTY_WM
 | 
FMAC_YBUFCFG_Y_BASE
 | 
FMAC_YBUFCFG_Y_BUF_SIZE
,

980 
W©”m¬k
 | (((
ušt32_t
)
Ba£
è<< 
FMAC_YBUFCFG_Y_BASE_Pos
è| (((ušt32_t)
BufãrSize
è<< 
FMAC_YBUFCFG_Y_BUF_SIZE_Pos
));

1003 
__STATIC_INLINE
 
LL_FMAC_CÚfigFunc
(
FMAC_Ty³Def
 *
FMACx
, 
ušt8_t
 
S¹
, 
ušt32_t
 
FunùiÚ
, ušt8_ˆ
P¬amP
,

1004 
ušt8_t
 
P¬amQ
, ušt8_ˆ
P¬amR
)

1006 
MODIFY_REG
(
FMACx
->
PARAM
, 
FMAC_PARAM_START
 | 
FMAC_PARAM_FUNC
 | 
FMAC_PARAM_P
 | 
FMAC_PARAM_Q
 | 
FMAC_PARAM_R
,

1007 (((
ušt32_t
)
S¹
è<< 
FMAC_PARAM_START_Pos
è| 
FunùiÚ
 | (((ušt32_t)
P¬amP
è<< 
FMAC_PARAM_P_Pos
è| (((ušt32_t)
P¬amQ
è<< 
FMAC_PARAM_Q_Pos
è| (((ušt32_t)
P¬amR
è<< 
FMAC_PARAM_R_Pos
));

1016 #ià
defšed
(
USE_FULL_LL_DRIVER
)

1020 
E¼ÜStus
 
LL_FMAC_In™
(
FMAC_Ty³Def
 *
FMACx
);

1021 
E¼ÜStus
 
LL_FMAC_DeIn™
(
FMAC_Ty³Def
 *
FMACx
);

1043 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_fmc.h

21 #iâdeà
STM32G4xx_LL_FMC_H


22 
	#STM32G4xx_LL_FMC_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx_h®_def.h
"

42 #ià
defšed
(
FMC_BANK1
)

44 
	#IS_FMC_NORSRAM_BANK
(
__BANK__
è(((__BANK__è=ð
FMC_NORSRAM_BANK1
) || \

45 ((
__BANK__
è=ð
FMC_NORSRAM_BANK2
) || \

46 ((
__BANK__
è=ð
FMC_NORSRAM_BANK3
) || \

47 ((
__BANK__
è=ð
FMC_NORSRAM_BANK4
))

	)

48 
	#IS_FMC_MUX
(
__MUX__
è(((__MUX__è=ð
FMC_DATA_ADDRESS_MUX_DISABLE
) || \

49 ((
__MUX__
è=ð
FMC_DATA_ADDRESS_MUX_ENABLE
))

	)

50 
	#IS_FMC_MEMORY
(
__MEMORY__
è(((__MEMORY__è=ð
FMC_MEMORY_TYPE_SRAM
) || \

51 ((
__MEMORY__
è=ð
FMC_MEMORY_TYPE_PSRAM
)|| \

52 ((
__MEMORY__
è=ð
FMC_MEMORY_TYPE_NOR
))

	)

53 
	#IS_FMC_NORSRAM_MEMORY_WIDTH
(
__WIDTH__
è(((__WIDTH__è=ð
FMC_NORSRAM_MEM_BUS_WIDTH_8
) || \

54 ((
__WIDTH__
è=ð
FMC_NORSRAM_MEM_BUS_WIDTH_16
) || \

55 ((
__WIDTH__
è=ð
FMC_NORSRAM_MEM_BUS_WIDTH_32
))

	)

56 
	#IS_FMC_PAGESIZE
(
__SIZE__
è(((__SIZE__è=ð
FMC_PAGE_SIZE_NONE
) || \

57 ((
__SIZE__
è=ð
FMC_PAGE_SIZE_128
) || \

58 ((
__SIZE__
è=ð
FMC_PAGE_SIZE_256
) || \

59 ((
__SIZE__
è=ð
FMC_PAGE_SIZE_512
) || \

60 ((
__SIZE__
è=ð
FMC_PAGE_SIZE_1024
))

	)

61 
	#IS_FMC_WRITE_FIFO
(
__FIFO__
è(((__FIFO__è=ð
FMC_WRITE_FIFO_DISABLE
) || \

62 ((
__FIFO__
è=ð
FMC_WRITE_FIFO_ENABLE
))

	)

63 
	#IS_FMC_ACCESS_MODE
(
__MODE__
è(((__MODE__è=ð
FMC_ACCESS_MODE_A
) || \

64 ((
__MODE__
è=ð
FMC_ACCESS_MODE_B
) || \

65 ((
__MODE__
è=ð
FMC_ACCESS_MODE_C
) || \

66 ((
__MODE__
è=ð
FMC_ACCESS_MODE_D
))

	)

67 
	#IS_FMC_NBL_SETUPTIME
(
__NBL__
è(((__NBL__è=ð
FMC_NBL_SETUPTIME_0
) || \

68 ((
__NBL__
è=ð
FMC_NBL_SETUPTIME_1
) || \

69 ((
__NBL__
è=ð
FMC_NBL_SETUPTIME_2
) || \

70 ((
__NBL__
è=ð
FMC_NBL_SETUPTIME_3
))

	)

71 
	#IS_FMC_BURSTMODE
(
__STATE__
è(((__STATE__è=ð
FMC_BURST_ACCESS_MODE_DISABLE
) || \

72 ((
__STATE__
è=ð
FMC_BURST_ACCESS_MODE_ENABLE
))

	)

73 
	#IS_FMC_WAIT_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
FMC_WAIT_SIGNAL_POLARITY_LOW
) || \

74 ((
__POLARITY__
è=ð
FMC_WAIT_SIGNAL_POLARITY_HIGH
))

	)

75 
	#IS_FMC_WAIT_SIGNAL_ACTIVE
(
__ACTIVE__
è(((__ACTIVE__è=ð
FMC_WAIT_TIMING_BEFORE_WS
) || \

76 ((
__ACTIVE__
è=ð
FMC_WAIT_TIMING_DURING_WS
))

	)

77 
	#IS_FMC_WRITE_OPERATION
(
__OPERATION__
è(((__OPERATION__è=ð
FMC_WRITE_OPERATION_DISABLE
) || \

78 ((
__OPERATION__
è=ð
FMC_WRITE_OPERATION_ENABLE
))

	)

79 
	#IS_FMC_WAITE_SIGNAL
(
__SIGNAL__
è(((__SIGNAL__è=ð
FMC_WAIT_SIGNAL_DISABLE
) || \

80 ((
__SIGNAL__
è=ð
FMC_WAIT_SIGNAL_ENABLE
))

	)

81 
	#IS_FMC_EXTENDED_MODE
(
__MODE__
è(((__MODE__è=ð
FMC_EXTENDED_MODE_DISABLE
) || \

82 ((
__MODE__
è=ð
FMC_EXTENDED_MODE_ENABLE
))

	)

83 
	#IS_FMC_ASYNWAIT
(
__STATE__
è(((__STATE__è=ð
FMC_ASYNCHRONOUS_WAIT_DISABLE
) || \

84 ((
__STATE__
è=ð
FMC_ASYNCHRONOUS_WAIT_ENABLE
))

	)

85 
	#IS_FMC_DATA_LATENCY
(
__LATENCY__
è(((__LATENCY__è> 1Uè&& ((__LATENCY__è<ð17U))

	)

86 
	#IS_FMC_WRITE_BURST
(
__BURST__
è(((__BURST__è=ð
FMC_WRITE_BURST_DISABLE
) || \

87 ((
__BURST__
è=ð
FMC_WRITE_BURST_ENABLE
))

	)

88 
	#IS_FMC_CONTINOUS_CLOCK
(
__CCLOCK__
è(((__CCLOCK__è=ð
FMC_CONTINUOUS_CLOCK_SYNC_ONLY
) || \

89 ((
__CCLOCK__
è=ð
FMC_CONTINUOUS_CLOCK_SYNC_ASYNC
))

	)

90 
	#IS_FMC_ADDRESS_SETUP_TIME
(
__TIME__
è((__TIME__è<ð15U)

	)

91 
	#IS_FMC_ADDRESS_HOLD_TIME
(
__TIME__
è(((__TIME__è> 0Uè&& ((__TIME__è<ð15U))

	)

92 
	#IS_FMC_DATASETUP_TIME
(
__TIME__
è(((__TIME__è> 0Uè&& ((__TIME__è<ð255U))

	)

93 
	#IS_FMC_DATAHOLD_DURATION
(
__DATAHOLD__
è((__DATAHOLD__è<ð3U)

	)

94 
	#IS_FMC_TURNAROUND_TIME
(
__TIME__
è((__TIME__è<ð15U)

	)

95 
	#IS_FMC_CLK_DIV
(
__DIV__
è(((__DIV__è> 1Uè&& ((__DIV__è<ð16U))

	)

96 
	#IS_FMC_NORSRAM_DEVICE
(
__INSTANCE__
è((__INSTANCE__è=ð
FMC_NORSRAM_DEVICE
)

	)

97 
	#IS_FMC_NORSRAM_EXTENDED_DEVICE
(
__INSTANCE__
è((__INSTANCE__è=ð
FMC_NORSRAM_EXTENDED_DEVICE
)

	)

98 
	#IS_FMC_MAX_CHIP_SELECT_PULSE_TIME
(
__TIME__
è(((__TIME__è>ð1Uè&& ((__TIME__è<ð65535U))

	)

101 #ià
defšed
(
FMC_BANK3
)

103 
	#IS_FMC_NAND_BANK
(
__BANK__
è((__BANK__è=ð
FMC_NAND_BANK3
)

	)

104 
	#IS_FMC_WAIT_FEATURE
(
__FEATURE__
è(((__FEATURE__è=ð
FMC_NAND_WAIT_FEATURE_DISABLE
) || \

105 ((
__FEATURE__
è=ð
FMC_NAND_WAIT_FEATURE_ENABLE
))

	)

106 
	#IS_FMC_NAND_MEMORY_WIDTH
(
__WIDTH__
è(((__WIDTH__è=ð
FMC_NAND_MEM_BUS_WIDTH_8
) || \

107 ((
__WIDTH__
è=ð
FMC_NAND_MEM_BUS_WIDTH_16
))

	)

108 
	#IS_FMC_ECC_STATE
(
__STATE__
è(((__STATE__è=ð
FMC_NAND_ECC_DISABLE
) || \

109 ((
__STATE__
è=ð
FMC_NAND_ECC_ENABLE
))

	)

111 
	#IS_FMC_ECCPAGE_SIZE
(
__SIZE__
è(((__SIZE__è=ð
FMC_NAND_ECC_PAGE_SIZE_256BYTE
) || \

112 ((
__SIZE__
è=ð
FMC_NAND_ECC_PAGE_SIZE_512BYTE
) || \

113 ((
__SIZE__
è=ð
FMC_NAND_ECC_PAGE_SIZE_1024BYTE
) || \

114 ((
__SIZE__
è=ð
FMC_NAND_ECC_PAGE_SIZE_2048BYTE
) || \

115 ((
__SIZE__
è=ð
FMC_NAND_ECC_PAGE_SIZE_4096BYTE
) || \

116 ((
__SIZE__
è=ð
FMC_NAND_ECC_PAGE_SIZE_8192BYTE
))

	)

117 
	#IS_FMC_TCLR_TIME
(
__TIME__
è((__TIME__è<ð255U)

	)

118 
	#IS_FMC_TAR_TIME
(
__TIME__
è((__TIME__è<ð255U)

	)

119 
	#IS_FMC_SETUP_TIME
(
__TIME__
è((__TIME__è<ð254U)

	)

120 
	#IS_FMC_WAIT_TIME
(
__TIME__
è((__TIME__è<ð254U)

	)

121 
	#IS_FMC_HOLD_TIME
(
__TIME__
è((__TIME__è<ð254U)

	)

122 
	#IS_FMC_HIZ_TIME
(
__TIME__
è((__TIME__è<ð254U)

	)

123 
	#IS_FMC_NAND_DEVICE
(
__INSTANCE__
è((__INSTANCE__è=ð
FMC_NAND_DEVICE
)

	)

137 #ià
defšed
(
FMC_BANK1
)

138 
	#FMC_NORSRAM_Ty³Def
 
FMC_Bªk1_Ty³Def


	)

139 
	#FMC_NORSRAM_EXTENDED_Ty³Def
 
FMC_Bªk1E_Ty³Def


	)

141 #ià
defšed
(
FMC_BANK3
)

142 
	#FMC_NAND_Ty³Def
 
FMC_Bªk3_Ty³Def


	)

145 #ià
defšed
(
FMC_BANK1
)

146 
	#FMC_NORSRAM_DEVICE
 
FMC_Bªk1_R


	)

147 
	#FMC_NORSRAM_EXTENDED_DEVICE
 
FMC_Bªk1E_R


	)

149 #ià
defšed
(
FMC_BANK3
)

150 
	#FMC_NAND_DEVICE
 
FMC_Bªk3_R


	)

153 #ià
defšed
(
FMC_BANK1
)

159 
ušt32_t
 
NSBªk
;

162 
ušt32_t
 
D©aAdd»ssMux
;

166 
ušt32_t
 
MemÜyTy³
;

170 
ušt32_t
 
MemÜyD©aWidth
;

173 
ušt32_t
 
Bur¡AcûssMode
;

177 
ušt32_t
 
Wa™SigÇlPÞ¬™y
;

181 
ušt32_t
 
Wa™SigÇlAùive
;

186 
ušt32_t
 
Wr™eO³¿tiÚ
;

189 
ušt32_t
 
Wa™SigÇl
;

193 
ušt32_t
 
Ex‹ndedMode
;

196 
ušt32_t
 
AsynchrÚousWa™
;

200 
ušt32_t
 
Wr™eBur¡
;

203 
ušt32_t
 
CÚtšuousClock
;

208 
ušt32_t
 
Wr™eFifo
;

213 
ušt32_t
 
PageSize
;

216 
ušt32_t
 
NBLS‘upTime
;

219 
FunùiÚ®S‹
 
MaxChS–eùPul£
;

223 
ušt32_t
 
MaxChS–eùPul£Time
;

229 }
	tFMC_NORSRAM_In™Ty³Def
;

236 
ušt32_t
 
Add»ssS‘upTime
;

241 
ušt32_t
 
Add»ssHÞdTime
;

246 
ušt32_t
 
D©aS‘upTime
;

252 
ušt32_t
 
D©aHÞdTime
;

257 
ušt32_t
 
BusTuºAroundDu¿tiÚ
;

262 
ušt32_t
 
CLKDivisiÚ
;

267 
ušt32_t
 
D©aL©’cy
;

275 
ušt32_t
 
AcûssMode
;

277 }
	tFMC_NORSRAM_TimšgTy³Def
;

280 #ià
defšed
(
FMC_BANK3
)

286 
ušt32_t
 
NªdBªk
;

289 
ušt32_t
 
Wa™ã©u»
;

292 
ušt32_t
 
MemÜyD©aWidth
;

295 
ušt32_t
 
EccComputiÚ
;

298 
ušt32_t
 
ECCPageSize
;

301 
ušt32_t
 
TCLRS‘upTime
;

305 
ušt32_t
 
TARS‘upTime
;

308 }
	tFMC_NAND_In™Ty³Def
;

315 
ušt32_t
 
S‘upTime
;

321 
ušt32_t
 
Wa™S‘upTime
;

327 
ušt32_t
 
HÞdS‘upTime
;

334 
ušt32_t
 
HiZS‘upTime
;

339 }
	tFMC_NAND_PCC_TimšgTy³Def
;

350 #ià
defšed
(
FMC_BANK1
)

359 
	#FMC_NORSRAM_BANK1
 ((
ušt32_t
)0x00000000U)

	)

360 
	#FMC_NORSRAM_BANK2
 ((
ušt32_t
)0x00000002U)

	)

361 
	#FMC_NORSRAM_BANK3
 ((
ušt32_t
)0x00000004U)

	)

362 
	#FMC_NORSRAM_BANK4
 ((
ušt32_t
)0x00000006U)

	)

370 
	#FMC_DATA_ADDRESS_MUX_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

371 
	#FMC_DATA_ADDRESS_MUX_ENABLE
 ((
ušt32_t
)0x00000002U)

	)

379 
	#FMC_MEMORY_TYPE_SRAM
 ((
ušt32_t
)0x00000000U)

	)

380 
	#FMC_MEMORY_TYPE_PSRAM
 ((
ušt32_t
)0x00000004U)

	)

381 
	#FMC_MEMORY_TYPE_NOR
 ((
ušt32_t
)0x00000008U)

	)

389 
	#FMC_NORSRAM_MEM_BUS_WIDTH_8
 ((
ušt32_t
)0x00000000U)

	)

390 
	#FMC_NORSRAM_MEM_BUS_WIDTH_16
 ((
ušt32_t
)0x00000010U)

	)

391 
	#FMC_NORSRAM_MEM_BUS_WIDTH_32
 ((
ušt32_t
)0x00000020U)

	)

399 
	#FMC_NORSRAM_FLASH_ACCESS_ENABLE
 ((
ušt32_t
)0x00000040U)

	)

400 
	#FMC_NORSRAM_FLASH_ACCESS_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

408 
	#FMC_BURST_ACCESS_MODE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

409 
	#FMC_BURST_ACCESS_MODE_ENABLE
 ((
ušt32_t
)0x00000100U)

	)

417 
	#FMC_WAIT_SIGNAL_POLARITY_LOW
 ((
ušt32_t
)0x00000000U)

	)

418 
	#FMC_WAIT_SIGNAL_POLARITY_HIGH
 ((
ušt32_t
)0x00000200U)

	)

426 
	#FMC_WAIT_TIMING_BEFORE_WS
 ((
ušt32_t
)0x00000000U)

	)

427 
	#FMC_WAIT_TIMING_DURING_WS
 ((
ušt32_t
)0x00000800U)

	)

435 
	#FMC_WRITE_OPERATION_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

436 
	#FMC_WRITE_OPERATION_ENABLE
 ((
ušt32_t
)0x00001000U)

	)

444 
	#FMC_WAIT_SIGNAL_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

445 
	#FMC_WAIT_SIGNAL_ENABLE
 ((
ušt32_t
)0x00002000U)

	)

453 
	#FMC_EXTENDED_MODE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

454 
	#FMC_EXTENDED_MODE_ENABLE
 ((
ušt32_t
)0x00004000U)

	)

462 
	#FMC_ASYNCHRONOUS_WAIT_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

463 
	#FMC_ASYNCHRONOUS_WAIT_ENABLE
 ((
ušt32_t
)0x00008000U)

	)

471 
	#FMC_PAGE_SIZE_NONE
 ((
ušt32_t
)0x00000000U)

	)

472 
	#FMC_PAGE_SIZE_128
 ((
ušt32_t
)
FMC_BCRx_CPSIZE_0
)

	)

473 
	#FMC_PAGE_SIZE_256
 ((
ušt32_t
)
FMC_BCRx_CPSIZE_1
)

	)

474 
	#FMC_PAGE_SIZE_512
 ((
ušt32_t
)(
FMC_BCRx_CPSIZE_0
 | 
FMC_BCRx_CPSIZE_1
))

	)

475 
	#FMC_PAGE_SIZE_1024
 ((
ušt32_t
)
FMC_BCRx_CPSIZE_2
)

	)

483 
	#FMC_WRITE_BURST_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

484 
	#FMC_WRITE_BURST_ENABLE
 ((
ušt32_t
)0x00080000U)

	)

492 
	#FMC_CONTINUOUS_CLOCK_SYNC_ONLY
 ((
ušt32_t
)0x00000000U)

	)

493 
	#FMC_CONTINUOUS_CLOCK_SYNC_ASYNC
 ((
ušt32_t
)0x00100000U)

	)

501 
	#FMC_WRITE_FIFO_DISABLE
 ((
ušt32_t
)
FMC_BCR1_WFDIS
)

	)

502 
	#FMC_WRITE_FIFO_ENABLE
 ((
ušt32_t
)0x00000000U)

	)

510 
	#FMC_ACCESS_MODE_A
 ((
ušt32_t
)0x00000000U)

	)

511 
	#FMC_ACCESS_MODE_B
 ((
ušt32_t
)0x10000000U)

	)

512 
	#FMC_ACCESS_MODE_C
 ((
ušt32_t
)0x20000000U)

	)

513 
	#FMC_ACCESS_MODE_D
 ((
ušt32_t
)0x30000000U)

	)

521 
	#FMC_NBL_SETUPTIME_0
 ((
ušt32_t
)0x00000000U)

	)

522 
	#FMC_NBL_SETUPTIME_1
 ((
ušt32_t
)0x00400000U)

	)

523 
	#FMC_NBL_SETUPTIME_2
 ((
ušt32_t
)0x00800000U)

	)

524 
	#FMC_NBL_SETUPTIME_3
 ((
ušt32_t
)0x00C00000U)

	)

534 #ià
defšed
(
FMC_BANK3
)

542 
	#FMC_NAND_BANK3
 ((
ušt32_t
)0x00000100U)

	)

550 
	#FMC_NAND_WAIT_FEATURE_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

551 
	#FMC_NAND_WAIT_FEATURE_ENABLE
 ((
ušt32_t
)0x00000002U)

	)

559 
	#FMC_PCR_MEMORY_TYPE_NAND
 ((
ušt32_t
)0x00000008U)

	)

567 
	#FMC_NAND_MEM_BUS_WIDTH_8
 ((
ušt32_t
)0x00000000U)

	)

568 
	#FMC_NAND_MEM_BUS_WIDTH_16
 ((
ušt32_t
)0x00000010U)

	)

576 
	#FMC_NAND_ECC_DISABLE
 ((
ušt32_t
)0x00000000U)

	)

577 
	#FMC_NAND_ECC_ENABLE
 ((
ušt32_t
)0x00000040U)

	)

585 
	#FMC_NAND_ECC_PAGE_SIZE_256BYTE
 ((
ušt32_t
)0x00000000U)

	)

586 
	#FMC_NAND_ECC_PAGE_SIZE_512BYTE
 ((
ušt32_t
)0x00020000U)

	)

587 
	#FMC_NAND_ECC_PAGE_SIZE_1024BYTE
 ((
ušt32_t
)0x00040000U)

	)

588 
	#FMC_NAND_ECC_PAGE_SIZE_2048BYTE
 ((
ušt32_t
)0x00060000U)

	)

589 
	#FMC_NAND_ECC_PAGE_SIZE_4096BYTE
 ((
ušt32_t
)0x00080000U)

	)

590 
	#FMC_NAND_ECC_PAGE_SIZE_8192BYTE
 ((
ušt32_t
)0x000A0000U)

	)

604 #ià
defšed
(
FMC_BANK3
)

605 
	#FMC_IT_RISING_EDGE
 ((
ušt32_t
)0x00000008U)

	)

606 
	#FMC_IT_LEVEL
 ((
ušt32_t
)0x00000010U)

	)

607 
	#FMC_IT_FALLING_EDGE
 ((
ušt32_t
)0x00000020U)

	)

616 #ià
defšed
(
FMC_BANK3
)

617 
	#FMC_FLAG_RISING_EDGE
 ((
ušt32_t
)0x00000001U)

	)

618 
	#FMC_FLAG_LEVEL
 ((
ušt32_t
)0x00000002U)

	)

619 
	#FMC_FLAG_FALLING_EDGE
 ((
ušt32_t
)0x00000004U)

	)

620 
	#FMC_FLAG_FEMPT
 ((
ušt32_t
)0x00000040U)

	)

637 #ià
defšed
(
FMC_BANK1
)

649 
	#__FMC_NORSRAM_ENABLE
(
__INSTANCE__
, 
__BANK__
è((__INSTANCE__)->
BTCR
[(__BANK__)] |ð
FMC_BCRx_MBKEN
)

	)

657 
	#__FMC_NORSRAM_DISABLE
(
__INSTANCE__
, 
__BANK__
è((__INSTANCE__)->
BTCR
[(__BANK__)] &ð~
FMC_BCRx_MBKEN
)

	)

664 #ià
defšed
(
FMC_BANK3
)

675 
	#__FMC_NAND_ENABLE
(
__INSTANCE__
è((__INSTANCE__)->
PCR
 |ð
FMC_PCR_PBKEN
)

	)

683 
	#__FMC_NAND_DISABLE
(
__INSTANCE__
, 
__BANK__
è
	`CLEAR_BIT
((__INSTANCE__)->
PCR
, 
FMC_PCR_PBKEN
)

	)

704 
	#__FMC_NAND_ENABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
SR
 |ð(__INTERRUPT__))

	)

716 
	#__FMC_NAND_DISABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
SR
 &ð~(__INTERRUPT__))

	)

730 
	#__FMC_NAND_GET_FLAG
(
__INSTANCE__
, 
__BANK__
, 
__FLAG__
è(((__INSTANCE__)->
SR
 &(__FLAG__)è=ð(__FLAG__))

	)

743 
	#__FMC_NAND_CLEAR_FLAG
(
__INSTANCE__
, 
__FLAG__
è((__INSTANCE__)->
SR
 &ð~(__FLAG__))

	)

763 #ià
defšed
(
FMC_BANK1
)

770 
HAL_StusTy³Def
 
FMC_NORSRAM_In™
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_In™Ty³Def
 *
In™
);

771 
HAL_StusTy³Def
 
FMC_NORSRAM_Timšg_In™
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

772 
HAL_StusTy³Def
 
FMC_NORSRAM_Ex‹nded_Timšg_In™
(
FMC_NORSRAM_EXTENDED_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
, ušt32_ˆ
Ex‹ndedMode
);

773 
HAL_StusTy³Def
 
FMC_NORSRAM_DeIn™
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_EXTENDED_Ty³Def
 *
ExDeviû
, 
ušt32_t
 
Bªk
);

781 
HAL_StusTy³Def
 
FMC_NORSRAM_Wr™eO³¿tiÚ_EÇbË
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

782 
HAL_StusTy³Def
 
FMC_NORSRAM_Wr™eO³¿tiÚ_Di§bË
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

791 #ià
defšed
(
FMC_BANK3
)

798 
HAL_StusTy³Def
 
FMC_NAND_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_In™Ty³Def
 *
In™
);

799 
HAL_StusTy³Def
 
FMC_NAND_CommÚS·û_Timšg_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

800 
HAL_StusTy³Def
 
FMC_NAND_A‰ribu‹S·û_Timšg_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

801 
HAL_StusTy³Def
 
FMC_NAND_DeIn™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

809 
HAL_StusTy³Def
 
FMC_NAND_ECC_EÇbË
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

810 
HAL_StusTy³Def
 
FMC_NAND_ECC_Di§bË
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

811 
HAL_StusTy³Def
 
FMC_NAND_G‘ECC
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 *
ECCv®
, ušt32_ˆ
Bªk
, ušt32_ˆ
Timeout
);

834 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_gpio.h

21 #iâdeà
STM32G4xx_LL_GPIO_H


22 
	#STM32G4xx_LL_GPIO_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
 (
GPIOA
è|| defšed (
GPIOB
è|| defšed (
GPIOC
è|| defšed (
GPIOD
è|| defšed (
GPIOE
è|| defšed (
GPIOF
è|| defšed (
GPIOG
)

53 #ià
defšed
(
USE_FULL_LL_DRIVER
)

64 #ià
defšed
(
USE_FULL_LL_DRIVER
)

74 
ušt32_t
 
Pš
;

77 
ušt32_t
 
Mode
;

82 
ušt32_t
 
S³ed
;

87 
ušt32_t
 
OuutTy³
;

92 
ušt32_t
 
PuÎ
;

97 
ušt32_t
 
AÉ”Ç‹
;

101 } 
	tLL_GPIO_In™Ty³Def
;

116 
	#LL_GPIO_PIN_0
 
GPIO_BSRR_BS0


	)

117 
	#LL_GPIO_PIN_1
 
GPIO_BSRR_BS1


	)

118 
	#LL_GPIO_PIN_2
 
GPIO_BSRR_BS2


	)

119 
	#LL_GPIO_PIN_3
 
GPIO_BSRR_BS3


	)

120 
	#LL_GPIO_PIN_4
 
GPIO_BSRR_BS4


	)

121 
	#LL_GPIO_PIN_5
 
GPIO_BSRR_BS5


	)

122 
	#LL_GPIO_PIN_6
 
GPIO_BSRR_BS6


	)

123 
	#LL_GPIO_PIN_7
 
GPIO_BSRR_BS7


	)

124 
	#LL_GPIO_PIN_8
 
GPIO_BSRR_BS8


	)

125 
	#LL_GPIO_PIN_9
 
GPIO_BSRR_BS9


	)

126 
	#LL_GPIO_PIN_10
 
GPIO_BSRR_BS10


	)

127 
	#LL_GPIO_PIN_11
 
GPIO_BSRR_BS11


	)

128 
	#LL_GPIO_PIN_12
 
GPIO_BSRR_BS12


	)

129 
	#LL_GPIO_PIN_13
 
GPIO_BSRR_BS13


	)

130 
	#LL_GPIO_PIN_14
 
GPIO_BSRR_BS14


	)

131 
	#LL_GPIO_PIN_15
 
GPIO_BSRR_BS15


	)

132 
	#LL_GPIO_PIN_ALL
 (
GPIO_BSRR_BS0
 | 
GPIO_BSRR_BS1
 | 
GPIO_BSRR_BS2
 | \

133 
GPIO_BSRR_BS3
 | 
GPIO_BSRR_BS4
 | 
GPIO_BSRR_BS5
 | \

134 
GPIO_BSRR_BS6
 | 
GPIO_BSRR_BS7
 | 
GPIO_BSRR_BS8
 | \

135 
GPIO_BSRR_BS9
 | 
GPIO_BSRR_BS10
 | 
GPIO_BSRR_BS11
 | \

136 
GPIO_BSRR_BS12
 | 
GPIO_BSRR_BS13
 | 
GPIO_BSRR_BS14
 | \

137 
GPIO_BSRR_BS15
è

	)

145 
	#LL_GPIO_MODE_INPUT
 (0x00000000Uè

	)

146 
	#LL_GPIO_MODE_OUTPUT
 
GPIO_MODER_MODE0_0


	)

147 
	#LL_GPIO_MODE_ALTERNATE
 
GPIO_MODER_MODE0_1


	)

148 
	#LL_GPIO_MODE_ANALOG
 
GPIO_MODER_MODE0


	)

156 
	#LL_GPIO_OUTPUT_PUSHPULL
 (0x00000000Uè

	)

157 
	#LL_GPIO_OUTPUT_OPENDRAIN
 
GPIO_OTYPER_OT0


	)

165 
	#LL_GPIO_SPEED_FREQ_LOW
 (0x00000000Uè

	)

166 
	#LL_GPIO_SPEED_FREQ_MEDIUM
 
GPIO_OSPEEDR_OSPEED0_0


	)

167 
	#LL_GPIO_SPEED_FREQ_HIGH
 
GPIO_OSPEEDR_OSPEED0_1


	)

168 
	#LL_GPIO_SPEED_FREQ_VERY_HIGH
 
GPIO_OSPEEDR_OSPEED0


	)

172 
	#LL_GPIO_SPEED_LOW
 
LL_GPIO_SPEED_FREQ_LOW


	)

173 
	#LL_GPIO_SPEED_MEDIUM
 
LL_GPIO_SPEED_FREQ_MEDIUM


	)

174 
	#LL_GPIO_SPEED_FAST
 
LL_GPIO_SPEED_FREQ_HIGH


	)

175 
	#LL_GPIO_SPEED_HIGH
 
LL_GPIO_SPEED_FREQ_VERY_HIGH


	)

180 
	#LL_GPIO_PULL_NO
 (0x00000000Uè

	)

181 
	#LL_GPIO_PULL_UP
 
GPIO_PUPDR_PUPD0_0


	)

182 
	#LL_GPIO_PULL_DOWN
 
GPIO_PUPDR_PUPD0_1


	)

190 
	#LL_GPIO_AF_0
 (0x0000000Uè

	)

191 
	#LL_GPIO_AF_1
 (0x0000001Uè

	)

192 
	#LL_GPIO_AF_2
 (0x0000002Uè

	)

193 
	#LL_GPIO_AF_3
 (0x0000003Uè

	)

194 
	#LL_GPIO_AF_4
 (0x0000004Uè

	)

195 
	#LL_GPIO_AF_5
 (0x0000005Uè

	)

196 
	#LL_GPIO_AF_6
 (0x0000006Uè

	)

197 
	#LL_GPIO_AF_7
 (0x0000007Uè

	)

198 
	#LL_GPIO_AF_8
 (0x0000008Uè

	)

199 
	#LL_GPIO_AF_9
 (0x0000009Uè

	)

200 
	#LL_GPIO_AF_10
 (0x000000AUè

	)

201 
	#LL_GPIO_AF_11
 (0x000000BUè

	)

202 
	#LL_GPIO_AF_12
 (0x000000CUè

	)

203 
	#LL_GPIO_AF_13
 (0x000000DUè

	)

204 
	#LL_GPIO_AF_14
 (0x000000EUè

	)

205 
	#LL_GPIO_AF_15
 (0x000000FUè

	)

230 
	#LL_GPIO_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

238 
	#LL_GPIO_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

286 
__STATIC_INLINE
 
LL_GPIO_S‘PšMode
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
Pš
, ušt32_ˆ
Mode
)

288 
MODIFY_REG
(
GPIOx
->
MODER
, (
GPIO_MODER_MODE0
 << (
POSITION_VAL
(
Pš
è* 2U)), (
Mode
 << (POSITION_VAL(Pin) * 2U)));

320 
__STATIC_INLINE
 
ušt32_t
 
LL_GPIO_G‘PšMode
(
GPIO_Ty³Def
 *
GPIOx
, ušt32_ˆ
Pš
)

322  (
ušt32_t
)(
READ_BIT
(
GPIOx
->
MODER
,

323 (
GPIO_MODER_MODE0
 << (
POSITION_VAL
(
Pš
) * 2U))) >> (POSITION_VAL(Pin) * 2U));

355 
__STATIC_INLINE
 
LL_GPIO_S‘PšOuutTy³
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
PšMask
, ušt32_ˆ
OuutTy³
)

357 
MODIFY_REG
(
GPIOx
->
OTYPER
, 
PšMask
, (PšMask * 
OuutTy³
));

389 
__STATIC_INLINE
 
ušt32_t
 
LL_GPIO_G‘PšOuutTy³
(
GPIO_Ty³Def
 *
GPIOx
, ušt32_ˆ
Pš
)

391  (
ušt32_t
)(
READ_BIT
(
GPIOx
->
OTYPER
, 
Pš
è>> 
POSITION_VAL
(Pin));

426 
__STATIC_INLINE
 
LL_GPIO_S‘PšS³ed
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
Pš
, ušt32_ˆ
S³ed
)

428 
MODIFY_REG
(
GPIOx
->
OSPEEDR
, (
GPIO_OSPEEDR_OSPEED0
 << (
POSITION_VAL
(
Pš
) * 2U)),

429 (
S³ed
 << (
POSITION_VAL
(
Pš
) * 2U)));

463 
__STATIC_INLINE
 
ušt32_t
 
LL_GPIO_G‘PšS³ed
(
GPIO_Ty³Def
 *
GPIOx
, ušt32_ˆ
Pš
)

465  (
ušt32_t
)(
READ_BIT
(
GPIOx
->
OSPEEDR
,

466 (
GPIO_OSPEEDR_OSPEED0
 << (
POSITION_VAL
(
Pš
) * 2U))) >> (POSITION_VAL(Pin) * 2U));

497 
__STATIC_INLINE
 
LL_GPIO_S‘PšPuÎ
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
Pš
, ušt32_ˆ
PuÎ
)

499 
MODIFY_REG
(
GPIOx
->
PUPDR
, (
GPIO_PUPDR_PUPD0
 << (
POSITION_VAL
(
Pš
è* 2U)), (
PuÎ
 << (POSITION_VAL(Pin) * 2U)));

529 
__STATIC_INLINE
 
ušt32_t
 
LL_GPIO_G‘PšPuÎ
(
GPIO_Ty³Def
 *
GPIOx
, ušt32_ˆ
Pš
)

531  (
ušt32_t
)(
READ_BIT
(
GPIOx
->
PUPDR
,

532 (
GPIO_PUPDR_PUPD0
 << (
POSITION_VAL
(
Pš
) * 2U))) >> (POSITION_VAL(Pin) * 2U));

569 
__STATIC_INLINE
 
LL_GPIO_S‘AFPš_0_7
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
Pš
, ušt32_ˆ
AÉ”Ç‹
)

571 
MODIFY_REG
(
GPIOx
->
AFR
[0], (
GPIO_AFRL_AFSEL0
 << (
POSITION_VAL
(
Pš
) * 4U)),

572 (
AÉ”Ç‹
 << (
POSITION_VAL
(
Pš
) * 4U)));

606 
__STATIC_INLINE
 
ušt32_t
 
LL_GPIO_G‘AFPš_0_7
(
GPIO_Ty³Def
 *
GPIOx
, ušt32_ˆ
Pš
)

608  (
ušt32_t
)(
READ_BIT
(
GPIOx
->
AFR
[0],

609 (
GPIO_AFRL_AFSEL0
 << (
POSITION_VAL
(
Pš
) * 4U))) >> (POSITION_VAL(Pin) * 4U));

646 
__STATIC_INLINE
 
LL_GPIO_S‘AFPš_8_15
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
Pš
, ušt32_ˆ
AÉ”Ç‹
)

648 
MODIFY_REG
(
GPIOx
->
AFR
[1], (
GPIO_AFRH_AFSEL8
 << (
POSITION_VAL
(
Pš
 >> 8U) * 4U)),

649 (
AÉ”Ç‹
 << (
POSITION_VAL
(
Pš
 >> 8U) * 4U)));

684 
__STATIC_INLINE
 
ušt32_t
 
LL_GPIO_G‘AFPš_8_15
(
GPIO_Ty³Def
 *
GPIOx
, ušt32_ˆ
Pš
)

686  (
ušt32_t
)(
READ_BIT
(
GPIOx
->
AFR
[1],

687 (
GPIO_AFRH_AFSEL8
 << (
POSITION_VAL
(
Pš
 >> 8U) * 4U))) >> (POSITION_VAL(Pin >> 8U) * 4U));

720 
__STATIC_INLINE
 
LL_GPIO_LockPš
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
PšMask
)

722 
__IO
 
ušt32_t
 
‹mp
;

723 
WRITE_REG
(
GPIOx
->
LCKR
, 
GPIO_LCKR_LCKK
 | 
PšMask
);

724 
WRITE_REG
(
GPIOx
->
LCKR
, 
PšMask
);

725 
WRITE_REG
(
GPIOx
->
LCKR
, 
GPIO_LCKR_LCKK
 | 
PšMask
);

727 
‹mp
 = 
READ_REG
(
GPIOx
->
LCKR
);

728 (è
‹mp
;

755 
__STATIC_INLINE
 
ušt32_t
 
LL_GPIO_IsPšLocked
(
GPIO_Ty³Def
 *
GPIOx
, ušt32_ˆ
PšMask
)

757  ((
READ_BIT
(
GPIOx
->
LCKR
, 
PšMask
) == (PinMask)) ? 1UL : 0UL);

766 
__STATIC_INLINE
 
ušt32_t
 
LL_GPIO_IsAnyPšLocked
(
GPIO_Ty³Def
 *
GPIOx
)

768  ((
READ_BIT
(
GPIOx
->
LCKR
, 
GPIO_LCKR_LCKK
) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL);

785 
__STATIC_INLINE
 
ušt32_t
 
LL_GPIO_R—dIÅutPÜt
(
GPIO_Ty³Def
 *
GPIOx
)

787  (
ušt32_t
)(
READ_REG
(
GPIOx
->
IDR
));

814 
__STATIC_INLINE
 
ušt32_t
 
LL_GPIO_IsIÅutPšS‘
(
GPIO_Ty³Def
 *
GPIOx
, ušt32_ˆ
PšMask
)

816  ((
READ_BIT
(
GPIOx
->
IDR
, 
PšMask
) == (PinMask)) ? 1UL : 0UL);

826 
__STATIC_INLINE
 
LL_GPIO_Wr™eOuutPÜt
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
PÜtV®ue
)

828 
WRITE_REG
(
GPIOx
->
ODR
, 
PÜtV®ue
);

837 
__STATIC_INLINE
 
ušt32_t
 
LL_GPIO_R—dOuutPÜt
(
GPIO_Ty³Def
 *
GPIOx
)

839  (
ušt32_t
)(
READ_REG
(
GPIOx
->
ODR
));

866 
__STATIC_INLINE
 
ušt32_t
 
LL_GPIO_IsOuutPšS‘
(
GPIO_Ty³Def
 *
GPIOx
, ušt32_ˆ
PšMask
)

868  ((
READ_BIT
(
GPIOx
->
ODR
, 
PšMask
) == (PinMask)) ? 1UL : 0UL);

895 
__STATIC_INLINE
 
LL_GPIO_S‘OuutPš
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
PšMask
)

897 
WRITE_REG
(
GPIOx
->
BSRR
, 
PšMask
);

924 
__STATIC_INLINE
 
LL_GPIO_Re£tOuutPš
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
PšMask
)

926 
WRITE_REG
(
GPIOx
->
BRR
, 
PšMask
);

953 
__STATIC_INLINE
 
LL_GPIO_ToggËPš
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
PšMask
)

955 
WRITE_REG
(
GPIOx
->
ODR
, 
READ_REG
(GPIOx->ODRè^ 
PšMask
);

962 #ià
defšed
(
USE_FULL_LL_DRIVER
)

967 
E¼ÜStus
 
LL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
);

968 
E¼ÜStus
 
LL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
LL_GPIO_In™Ty³Def
 *
GPIO_In™SŒuù
);

969 
LL_GPIO_SŒuùIn™
(
LL_GPIO_In™Ty³Def
 *
GPIO_In™SŒuù
);

989 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_hrtim.h

21 #iâdeà
STM32G4xx_LL_HRTIM_H


22 
	#STM32G4xx_LL_HRTIM_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
 (
HRTIM1
)

46 cÚ¡ 
ušt16_t
 
REG_OFFSET_TAB_TIMER
[] =

57 cÚ¡ 
ušt8_t
 
REG_OFFSET_TAB_ADCER
[] =

71 cÚ¡ 
ušt8_t
 
REG_OFFSET_TAB_ADCUR
[] =

85 cÚ¡ 
ušt8_t
 
REG_SHIFT_TAB_ADCER
[] =

99 cÚ¡ 
ušt8_t
 
REG_SHIFT_TAB_ADCUR
[] =

113 cÚ¡ 
ušt32_t
 
REG_MASK_TAB_ADCER
[] =

127 cÚ¡ 
ušt32_t
 
REG_MASK_TAB_ADCUR
[] =

141 cÚ¡ 
ušt8_t
 
REG_OFFSET_TAB_ADCPSx
[] =

155 cÚ¡ 
ušt16_t
 
REG_OFFSET_TAB_SETxR
[] =

171 cÚ¡ 
ušt16_t
 
REG_OFFSET_TAB_OUTxR
[] =

187 cÚ¡ 
ušt8_t
 
REG_OFFSET_TAB_EECR
[] =

201 cÚ¡ 
ušt8_t
 
REG_OFFSET_TAB_FLTINR
[] =

211 cÚ¡ 
ušt32_t
 
REG_MASK_TAB_UPDATETRIG
[] =

223 cÚ¡ 
ušt8_t
 
REG_SHIFT_TAB_UPDATETRIG
[] =

234 cÚ¡ 
ušt8_t
 
REG_SHIFT_TAB_EExSRC
[] =

248 cÚ¡ 
ušt32_t
 
REG_MASK_TAB_UPDATEGATING
[] =

250 
HRTIM_MCR_BRSTDMA
,

251 
HRTIM_TIMCR_UPDGAT
,

252 
HRTIM_TIMCR_UPDGAT
,

253 
HRTIM_TIMCR_UPDGAT
,

254 
HRTIM_TIMCR_UPDGAT
,

255 
HRTIM_TIMCR_UPDGAT
,

256 
HRTIM_TIMCR_UPDGAT


259 cÚ¡ 
ušt8_t
 
REG_SHIFT_TAB_UPDATEGATING
[] =

270 cÚ¡ 
ušt8_t
 
REG_SHIFT_TAB_OUTxR
[] =

286 cÚ¡ 
ušt8_t
 
REG_SHIFT_TAB_OxSTAT
[] =

302 cÚ¡ 
ušt8_t
 
REG_SHIFT_TAB_FLTxE
[] =

312 cÚ¡ 
ušt8_t
 
REG_SHIFT_TAB_FLTxF
[] =

322 cÚ¡ 
ušt8_t
 
REG_SHIFT_TAB_FLTx
[] =

332 cÚ¡ 
ušt8_t
 
REG_SHIFT_TAB_INTLVD
[] =

343 cÚ¡ 
ušt32_t
 
REG_MASK_TAB_INTLVD
[] =

354 cÚ¡ 
ušt8_t
 
REG_SHIFT_TAB_CPT
[] =

364 cÚ¡ 
ušt32_t
 
REG_MASK_TAB_CPT
[] =

383 
	#HRTIM_CR1_UDIS_MASK
 ((
ušt32_t
)(
HRTIM_CR1_MUDIS
 |\

384 
HRTIM_CR1_TAUDIS
 |\

385 
HRTIM_CR1_TBUDIS
 |\

386 
HRTIM_CR1_TCUDIS
 |\

387 
HRTIM_CR1_TDUDIS
 |\

388 
HRTIM_CR1_TEUDIS
 |\

389 
HRTIM_CR1_TFUDIS
))

	)

391 
	#HRTIM_CR2_SWUPD_MASK
 ((
ušt32_t
)(
HRTIM_CR2_MSWU
 |\

392 
HRTIM_CR2_TASWU
 |\

393 
HRTIM_CR2_TBSWU
 |\

394 
HRTIM_CR2_TCSWU
 |\

395 
HRTIM_CR2_TDSWU
 |\

396 
HRTIM_CR2_TESWU
 |\

397 
HRTIM_CR2_TFSWU
))

	)

399 
	#HRTIM_CR2_SWAP_MASK
 ((
ušt32_t
)(
HRTIM_CR2_SWPA
 |\

400 
HRTIM_CR2_SWPB
 |\

401 
HRTIM_CR2_SWPC
 |\

402 
HRTIM_CR2_SWPD
 |\

403 
HRTIM_CR2_SWPE
 |\

404 
HRTIM_CR2_SWPF
))

	)

406 
	#HRTIM_CR2_SWRST_MASK
 ((
ušt32_t
)(
HRTIM_CR2_MRST
 |\

407 
HRTIM_CR2_TARST
 |\

408 
HRTIM_CR2_TBRST
 |\

409 
HRTIM_CR2_TCRST
 |\

410 
HRTIM_CR2_TDRST
 |\

411 
HRTIM_CR2_TERST
 |\

412 
HRTIM_CR2_TFRST
))

	)

414 
	#HRTIM_OENR_OEN_MASK
 ((
ušt32_t
)(
HRTIM_OENR_TA1OEN
 |\

415 
HRTIM_OENR_TA2OEN
 |\

416 
HRTIM_OENR_TB1OEN
 |\

417 
HRTIM_OENR_TB2OEN
 |\

418 
HRTIM_OENR_TC1OEN
 |\

419 
HRTIM_OENR_TC2OEN
 |\

420 
HRTIM_OENR_TD1OEN
 |\

421 
HRTIM_OENR_TD2OEN
 |\

422 
HRTIM_OENR_TE1OEN
 |\

423 
HRTIM_OENR_TE2OEN
 |\

424 
HRTIM_OENR_TF1OEN
 |\

425 
HRTIM_OENR_TF2OEN
))

	)

427 
	#HRTIM_OENR_ODIS_MASK
 ((
ušt32_t
)(
HRTIM_ODISR_TA1ODIS
 |\

428 
HRTIM_ODISR_TA2ODIS
 |\

429 
HRTIM_ODISR_TB1ODIS
 |\

430 
HRTIM_ODISR_TB2ODIS
 |\

431 
HRTIM_ODISR_TC1ODIS
 |\

432 
HRTIM_ODISR_TC2ODIS
 |\

433 
HRTIM_ODISR_TD1ODIS
 |\

434 
HRTIM_ODISR_TD2ODIS
 |\

435 
HRTIM_ODISR_TE1ODIS
 |\

436 
HRTIM_ODISR_TE2ODIS
 |\

437 
HRTIM_ODISR_TF1ODIS
 |\

438 
HRTIM_ODISR_TF2ODIS
))

	)

440 
	#HRTIM_OUT_CONFIG_MASK
 ((
ušt32_t
)(
HRTIM_OUTR_POL1
 |\

441 
HRTIM_OUTR_IDLM1
 |\

442 
HRTIM_OUTR_IDLES1
 |\

443 
HRTIM_OUTR_FAULT1
 |\

444 
HRTIM_OUTR_CHP1
 |\

445 
HRTIM_OUTR_DIDL1
))

	)

447 
	#HRTIM_EE_CONFIG_MASK
 ((
ušt32_t
)(
HRTIM_EECR1_EE1SRC
 |\

448 
HRTIM_EECR1_EE1POL
 |\

449 
HRTIM_EECR1_EE1SNS
 |\

450 
HRTIM_EECR1_EE1FAST
))

	)

452 
	#HRTIM_FLT_CONFIG_MASK
 ((
ušt32_t
)(
HRTIM_FLTINR1_FLT1P
 |\

453 
HRTIM_FLTINR1_FLT1SRC_0
 ))

	)

455 
	#HRTIM_FLT_SRC_1_MASK
 ((
ušt32_t
)(
HRTIM_FLTINR2_FLT6SRC_1
 |\

456 
HRTIM_FLTINR2_FLT5SRC_1
 |\

457 
HRTIM_FLTINR2_FLT4SRC_1
 |\

458 
HRTIM_FLTINR2_FLT3SRC_1
 |\

459 
HRTIM_FLTINR2_FLT2SRC_1
 |\

460 
HRTIM_FLTINR2_FLT1SRC_1
))

	)

462 
	#HRTIM_BM_CONFIG_MASK
 ((
ušt32_t
)Ð
HRTIM_BMCR_BMPRSC
 |\

463 
HRTIM_BMCR_BMCLK
 |\

464 
HRTIM_BMCR_BMOM
))

	)

482 
	#LL_HRTIM_ISR_FLT1
 
HRTIM_ISR_FLT1


	)

483 
	#LL_HRTIM_ISR_FLT2
 
HRTIM_ISR_FLT2


	)

484 
	#LL_HRTIM_ISR_FLT3
 
HRTIM_ISR_FLT3


	)

485 
	#LL_HRTIM_ISR_FLT4
 
HRTIM_ISR_FLT4


	)

486 
	#LL_HRTIM_ISR_FLT5
 
HRTIM_ISR_FLT5


	)

487 
	#LL_HRTIM_ISR_FLT6
 
HRTIM_ISR_FLT6


	)

488 
	#LL_HRTIM_ISR_SYSFLT
 
HRTIM_ISR_SYSFLT


	)

489 
	#LL_HRTIM_ISR_DLLRDY
 
HRTIM_ISR_DLLRDY


	)

490 
	#LL_HRTIM_ISR_BMPER
 
HRTIM_ISR_BMPER


	)

492 
	#LL_HRTIM_MISR_MCMP1
 
HRTIM_MISR_MCMP1


	)

493 
	#LL_HRTIM_MISR_MCMP2
 
HRTIM_MISR_MCMP2


	)

494 
	#LL_HRTIM_MISR_MCMP3
 
HRTIM_MISR_MCMP3


	)

495 
	#LL_HRTIM_MISR_MCMP4
 
HRTIM_MISR_MCMP4


	)

496 
	#LL_HRTIM_MISR_MREP
 
HRTIM_MISR_MREP


	)

497 
	#LL_HRTIM_MISR_SYNC
 
HRTIM_MISR_SYNC


	)

498 
	#LL_HRTIM_MISR_MUPD
 
HRTIM_MISR_MUPD


	)

500 
	#LL_HRTIM_TIMISR_CMP1
 
HRTIM_TIMISR_CMP1


	)

501 
	#LL_HRTIM_TIMISR_CMP2
 
HRTIM_TIMISR_CMP2


	)

502 
	#LL_HRTIM_TIMISR_CMP3
 
HRTIM_TIMISR_CMP3


	)

503 
	#LL_HRTIM_TIMISR_CMP4
 
HRTIM_TIMISR_CMP4


	)

504 
	#LL_HRTIM_TIMISR_REP
 
HRTIM_TIMISR_REP


	)

505 
	#LL_HRTIM_TIMISR_UPD
 
HRTIM_TIMISR_UPD


	)

506 
	#LL_HRTIM_TIMISR_CPT1
 
HRTIM_TIMISR_CPT1


	)

507 
	#LL_HRTIM_TIMISR_CPT2
 
HRTIM_TIMISR_CPT2


	)

508 
	#LL_HRTIM_TIMISR_SET1
 
HRTIM_TIMISR_SET1


	)

509 
	#LL_HRTIM_TIMISR_RST1
 
HRTIM_TIMISR_RST1


	)

510 
	#LL_HRTIM_TIMISR_SET2
 
HRTIM_TIMISR_SET2


	)

511 
	#LL_HRTIM_TIMISR_RST2
 
HRTIM_TIMISR_RST2


	)

512 
	#LL_HRTIM_TIMISR_RST
 
HRTIM_TIMISR_RST


	)

513 
	#LL_HRTIM_TIMISR_DLYPRT
 
HRTIM_TIMISR_DLYPRT


	)

522 
	#LL_HRTIM_IER_FLT1IE
 
HRTIM_IER_FLT1IE


	)

523 
	#LL_HRTIM_IER_FLT2IE
 
HRTIM_IER_FLT2IE


	)

524 
	#LL_HRTIM_IER_FLT3IE
 
HRTIM_IER_FLT3IE


	)

525 
	#LL_HRTIM_IER_FLT4IE
 
HRTIM_IER_FLT4IE


	)

526 
	#LL_HRTIM_IER_FLT5IE
 
HRTIM_IER_FLT5IE


	)

527 
	#LL_HRTIM_IER_FLT6IE
 
HRTIM_IER_FLT6IE


	)

528 
	#LL_HRTIM_IER_SYSFLTIE
 
HRTIM_IER_SYSFLTIE


	)

529 
	#LL_HRTIM_IER_DLLRDYIE
 
HRTIM_IER_DLLRDYIE


	)

530 
	#LL_HRTIM_IER_BMPERIE
 
HRTIM_IER_BMPERIE


	)

532 
	#LL_HRTIM_MDIER_MCMP1IE
 
HRTIM_MDIER_MCMP1IE


	)

533 
	#LL_HRTIM_MDIER_MCMP2IE
 
HRTIM_MDIER_MCMP2IE


	)

534 
	#LL_HRTIM_MDIER_MCMP3IE
 
HRTIM_MDIER_MCMP3IE


	)

535 
	#LL_HRTIM_MDIER_MCMP4IE
 
HRTIM_MDIER_MCMP4IE


	)

536 
	#LL_HRTIM_MDIER_MREPIE
 
HRTIM_MDIER_MREPIE


	)

537 
	#LL_HRTIM_MDIER_SYNCIE
 
HRTIM_MDIER_SYNCIE


	)

538 
	#LL_HRTIM_MDIER_MUPDIE
 
HRTIM_MDIER_MUPDIE


	)

540 
	#LL_HRTIM_TIMDIER_CMP1IE
 
HRTIM_TIMDIER_CMP1IE


	)

541 
	#LL_HRTIM_TIMDIER_CMP2IE
 
HRTIM_TIMDIER_CMP2IE


	)

542 
	#LL_HRTIM_TIMDIER_CMP3IE
 
HRTIM_TIMDIER_CMP3IE


	)

543 
	#LL_HRTIM_TIMDIER_CMP4IE
 
HRTIM_TIMDIER_CMP4IE


	)

544 
	#LL_HRTIM_TIMDIER_REPIE
 
HRTIM_TIMDIER_REPIE


	)

545 
	#LL_HRTIM_TIMDIER_UPDIE
 
HRTIM_TIMDIER_UPDIE


	)

546 
	#LL_HRTIM_TIMDIER_CPT1IE
 
HRTIM_TIMDIER_CPT1IE


	)

547 
	#LL_HRTIM_TIMDIER_CPT2IE
 
HRTIM_TIMDIER_CPT2IE


	)

548 
	#LL_HRTIM_TIMDIER_SET1IE
 
HRTIM_TIMDIER_SET1IE


	)

549 
	#LL_HRTIM_TIMDIER_RST1IE
 
HRTIM_TIMDIER_RST1IE


	)

550 
	#LL_HRTIM_TIMDIER_SET2IE
 
HRTIM_TIMDIER_SET2IE


	)

551 
	#LL_HRTIM_TIMDIER_RST2IE
 
HRTIM_TIMDIER_RST2IE


	)

552 
	#LL_HRTIM_TIMDIER_RSTIE
 
HRTIM_TIMDIER_RSTIE


	)

553 
	#LL_HRTIM_TIMDIER_DLYPRTIE
 
HRTIM_TIMDIER_DLYPRTIE


	)

562 
	#LL_HRTIM_SYNCIN_SRC_NONE
 0x00000000U

	)

563 
	#LL_HRTIM_SYNCIN_SRC_TIM_EVENT
 (
HRTIM_MCR_SYNC_IN_1
è

	)

564 
	#LL_HRTIM_SYNCIN_SRC_EXTERNAL_EVENT
 (
HRTIM_MCR_SYNC_IN_1
 | 
HRTIM_MCR_SYNC_IN_0
è

	)

573 
	#LL_HRTIM_SYNCOUT_SRC_MASTER_START
 0x00000000U

	)

574 
	#LL_HRTIM_SYNCOUT_SRC_MASTER_CMP1
 (
HRTIM_MCR_SYNC_SRC_0
è

	)

575 
	#LL_HRTIM_SYNCOUT_SRC_TIMA_START
 (
HRTIM_MCR_SYNC_SRC_1
è

	)

576 
	#LL_HRTIM_SYNCOUT_SRC_TIMA_CMP1
 (
HRTIM_MCR_SYNC_SRC_1
 | 
HRTIM_MCR_SYNC_SRC_0
è

	)

585 
	#LL_HRTIM_SYNCOUT_DISABLED
 0x00000000U

	)

586 
	#LL_HRTIM_SYNCOUT_POSITIVE_PULSE
 (
HRTIM_MCR_SYNC_OUT_1
è

	)

587 
	#LL_HRTIM_SYNCOUT_NEGATIVE_PULSE
 (
HRTIM_MCR_SYNC_OUT_1
 | 
HRTIM_MCR_SYNC_OUT_0
è

	)

596 
	#LL_HRTIM_TIMER_NONE
 0U

	)

597 
	#LL_HRTIM_TIMER_MASTER
 
HRTIM_MCR_MCEN


	)

598 
	#LL_HRTIM_TIMER_A
 
HRTIM_MCR_TACEN


	)

599 
	#LL_HRTIM_TIMER_B
 
HRTIM_MCR_TBCEN


	)

600 
	#LL_HRTIM_TIMER_C
 
HRTIM_MCR_TCCEN


	)

601 
	#LL_HRTIM_TIMER_D
 
HRTIM_MCR_TDCEN


	)

602 
	#LL_HRTIM_TIMER_E
 
HRTIM_MCR_TECEN


	)

603 
	#LL_HRTIM_TIMER_F
 
HRTIM_MCR_TFCEN


	)

605 
	#LL_HRTIM_TIMER_X
 (
HRTIM_MCR_TFCEN
 | 
HRTIM_MCR_TACEN
 |\

606 
HRTIM_MCR_TBCEN
 | 
HRTIM_MCR_TCCEN
 |\

607 
HRTIM_MCR_TDCEN
 | 
HRTIM_MCR_TECEN
 )

	)

608 
	#LL_HRTIM_TIMER_ALL
 (
LL_HRTIM_TIMER_MASTER
 | 
LL_HRTIM_TIMER_X
)

	)

618 
	#LL_HRTIM_OUTPUT_TA1
 
HRTIM_OENR_TA1OEN


	)

619 
	#LL_HRTIM_OUTPUT_TA2
 
HRTIM_OENR_TA2OEN


	)

620 
	#LL_HRTIM_OUTPUT_TB1
 
HRTIM_OENR_TB1OEN


	)

621 
	#LL_HRTIM_OUTPUT_TB2
 
HRTIM_OENR_TB2OEN


	)

622 
	#LL_HRTIM_OUTPUT_TC1
 
HRTIM_OENR_TC1OEN


	)

623 
	#LL_HRTIM_OUTPUT_TC2
 
HRTIM_OENR_TC2OEN


	)

624 
	#LL_HRTIM_OUTPUT_TD1
 
HRTIM_OENR_TD1OEN


	)

625 
	#LL_HRTIM_OUTPUT_TD2
 
HRTIM_OENR_TD2OEN


	)

626 
	#LL_HRTIM_OUTPUT_TE1
 
HRTIM_OENR_TE1OEN


	)

627 
	#LL_HRTIM_OUTPUT_TE2
 
HRTIM_OENR_TE2OEN


	)

628 
	#LL_HRTIM_OUTPUT_TF1
 
HRTIM_OENR_TF1OEN


	)

629 
	#LL_HRTIM_OUTPUT_TF2
 
HRTIM_OENR_TF2OEN


	)

638 
	#LL_HRTIM_COMPAREUNIT_2
 
HRTIM_TIMCR_DELCMP2


	)

639 
	#LL_HRTIM_COMPAREUNIT_4
 
HRTIM_TIMCR_DELCMP4


	)

648 
	#LL_HRTIM_CAPTUREUNIT_1
 0

	)

649 
	#LL_HRTIM_CAPTUREUNIT_2
 1

	)

658 
	#LL_HRTIM_FAULT_1
 
HRTIM_FLTR_FLT1EN


	)

659 
	#LL_HRTIM_FAULT_2
 
HRTIM_FLTR_FLT2EN


	)

660 
	#LL_HRTIM_FAULT_3
 
HRTIM_FLTR_FLT3EN


	)

661 
	#LL_HRTIM_FAULT_4
 
HRTIM_FLTR_FLT4EN


	)

662 
	#LL_HRTIM_FAULT_5
 
HRTIM_FLTR_FLT5EN


	)

663 
	#LL_HRTIM_FAULT_6
 
HRTIM_FLTR_FLT6EN


	)

672 
	#LL_HRTIM_EVENT_1
 ((
ušt32_t
)0x00000001Uè

	)

673 
	#LL_HRTIM_EVENT_2
 ((
ušt32_t
)0x00000002Uè

	)

674 
	#LL_HRTIM_EVENT_3
 ((
ušt32_t
)0x00000004Uè

	)

675 
	#LL_HRTIM_EVENT_4
 ((
ušt32_t
)0x00000008Uè

	)

676 
	#LL_HRTIM_EVENT_5
 ((
ušt32_t
)0x00000010Uè

	)

677 
	#LL_HRTIM_EVENT_6
 ((
ušt32_t
)0x00000020Uè

	)

678 
	#LL_HRTIM_EVENT_7
 ((
ušt32_t
)0x00000040Uè

	)

679 
	#LL_HRTIM_EVENT_8
 ((
ušt32_t
)0x00000080Uè

	)

680 
	#LL_HRTIM_EVENT_9
 ((
ušt32_t
)0x00000100Uè

	)

681 
	#LL_HRTIM_EVENT_10
 ((
ušt32_t
)0x00000200Uè

	)

690 
	#LL_HRTIM_OUTPUTSTATE_IDLE
 ((
ušt32_t
)0x00000001Uè

	)

691 
	#LL_HRTIM_OUTPUTSTATE_RUN
 ((
ušt32_t
)0x00000002Uè

	)

692 
	#LL_HRTIM_OUTPUTSTATE_FAULT
 ((
ušt32_t
)0x00000003Uè

	)

701 
	#LL_HRTIM_ADCTRIG_1
 ((
ušt32_t
)0x00000000Uè

	)

702 
	#LL_HRTIM_ADCTRIG_2
 ((
ušt32_t
)0x00000001Uè

	)

703 
	#LL_HRTIM_ADCTRIG_3
 ((
ušt32_t
)0x00000002Uè

	)

704 
	#LL_HRTIM_ADCTRIG_4
 ((
ušt32_t
)0x00000003Uè

	)

705 
	#LL_HRTIM_ADCTRIG_5
 ((
ušt32_t
)0x00000004Uè

	)

706 
	#LL_HRTIM_ADCTRIG_6
 ((
ušt32_t
)0x00000005Uè

	)

707 
	#LL_HRTIM_ADCTRIG_7
 ((
ušt32_t
)0x00000006Uè

	)

708 
	#LL_HRTIM_ADCTRIG_8
 ((
ušt32_t
)0x00000007Uè

	)

709 
	#LL_HRTIM_ADCTRIG_9
 ((
ušt32_t
)0x00000008Uè

	)

710 
	#LL_HRTIM_ADCTRIG_10
 ((
ušt32_t
)0x00000009Uè

	)

719 
	#LL_HRTIM_ADCTRIG_UPDATE_MASTER
 0x00000000U

	)

720 
	#LL_HRTIM_ADCTRIG_UPDATE_TIMER_A
 0x00000001U

	)

721 
	#LL_HRTIM_ADCTRIG_UPDATE_TIMER_B
 0x00000002U

	)

722 
	#LL_HRTIM_ADCTRIG_UPDATE_TIMER_C
 0x00000003U

	)

723 
	#LL_HRTIM_ADCTRIG_UPDATE_TIMER_D
 0x00000004U

	)

724 
	#LL_HRTIM_ADCTRIG_UPDATE_TIMER_E
 0x00000005U

	)

725 
	#LL_HRTIM_ADCTRIG_UPDATE_TIMER_F
 0x00000006U

	)

734 
	#LL_HRTIM_ADCTRIG_SRC13_NONE
 0x00000000U

	)

735 
	#LL_HRTIM_ADCTRIG_SRC13_MCMP1
 
HRTIM_ADC1R_AD1MC1


	)

736 
	#LL_HRTIM_ADCTRIG_SRC13_MCMP2
 
HRTIM_ADC1R_AD1MC2


	)

737 
	#LL_HRTIM_ADCTRIG_SRC13_MCMP3
 
HRTIM_ADC1R_AD1MC3


	)

738 
	#LL_HRTIM_ADCTRIG_SRC13_MCMP4
 
HRTIM_ADC1R_AD1MC4


	)

739 
	#LL_HRTIM_ADCTRIG_SRC13_MPER
 
HRTIM_ADC1R_AD1MPER


	)

740 
	#LL_HRTIM_ADCTRIG_SRC13_EEV1
 
HRTIM_ADC1R_AD1EEV1


	)

741 
	#LL_HRTIM_ADCTRIG_SRC13_EEV2
 
HRTIM_ADC1R_AD1EEV2


	)

742 
	#LL_HRTIM_ADCTRIG_SRC13_EEV3
 
HRTIM_ADC1R_AD1EEV3


	)

743 
	#LL_HRTIM_ADCTRIG_SRC13_EEV4
 
HRTIM_ADC1R_AD1EEV4


	)

744 
	#LL_HRTIM_ADCTRIG_SRC13_EEV5
 
HRTIM_ADC1R_AD1EEV5


	)

745 
	#LL_HRTIM_ADCTRIG_SRC13_TIMFCMP2
 
HRTIM_ADC1R_AD1TFC2


	)

746 
	#LL_HRTIM_ADCTRIG_SRC13_TIMACMP3
 
HRTIM_ADC1R_AD1TAC3


	)

747 
	#LL_HRTIM_ADCTRIG_SRC13_TIMACMP4
 
HRTIM_ADC1R_AD1TAC4


	)

748 
	#LL_HRTIM_ADCTRIG_SRC13_TIMAPER
 
HRTIM_ADC1R_AD1TAPER


	)

749 
	#LL_HRTIM_ADCTRIG_SRC13_TIMARST
 
HRTIM_ADC1R_AD1TARST


	)

750 
	#LL_HRTIM_ADCTRIG_SRC13_TIMFCMP3
 
HRTIM_ADC1R_AD1TFC3


	)

751 
	#LL_HRTIM_ADCTRIG_SRC13_TIMBCMP3
 
HRTIM_ADC1R_AD1TBC3


	)

752 
	#LL_HRTIM_ADCTRIG_SRC13_TIMBCMP4
 
HRTIM_ADC1R_AD1TBC4


	)

753 
	#LL_HRTIM_ADCTRIG_SRC13_TIMBPER
 
HRTIM_ADC1R_AD1TBPER


	)

754 
	#LL_HRTIM_ADCTRIG_SRC13_TIMBRST
 
HRTIM_ADC1R_AD1TBRST


	)

755 
	#LL_HRTIM_ADCTRIG_SRC13_TIMFCMP4
 
HRTIM_ADC1R_AD1TFC4


	)

756 
	#LL_HRTIM_ADCTRIG_SRC13_TIMCCMP3
 
HRTIM_ADC1R_AD1TCC3


	)

757 
	#LL_HRTIM_ADCTRIG_SRC13_TIMCCMP4
 
HRTIM_ADC1R_AD1TCC4


	)

758 
	#LL_HRTIM_ADCTRIG_SRC13_TIMCPER
 
HRTIM_ADC1R_AD1TCPER


	)

759 
	#LL_HRTIM_ADCTRIG_SRC13_TIMFPER
 
HRTIM_ADC1R_AD1TFPER


	)

760 
	#LL_HRTIM_ADCTRIG_SRC13_TIMDCMP3
 
HRTIM_ADC1R_AD1TDC3


	)

761 
	#LL_HRTIM_ADCTRIG_SRC13_TIMDCMP4
 
HRTIM_ADC1R_AD1TDC4


	)

762 
	#LL_HRTIM_ADCTRIG_SRC13_TIMDPER
 
HRTIM_ADC1R_AD1TDPER


	)

763 
	#LL_HRTIM_ADCTRIG_SRC13_TIMFRST
 
HRTIM_ADC1R_AD1TFRST


	)

764 
	#LL_HRTIM_ADCTRIG_SRC13_TIMECMP3
 
HRTIM_ADC1R_AD1TEC3


	)

765 
	#LL_HRTIM_ADCTRIG_SRC13_TIMECMP4
 
HRTIM_ADC1R_AD1TEC4


	)

766 
	#LL_HRTIM_ADCTRIG_SRC13_TIMEPER
 
HRTIM_ADC1R_AD1TEPER


	)

775 
	#LL_HRTIM_ADCTRIG_SRC24_NONE
 0x00000000U

	)

776 
	#LL_HRTIM_ADCTRIG_SRC24_MCMP1
 
HRTIM_ADC2R_AD2MC1


	)

777 
	#LL_HRTIM_ADCTRIG_SRC24_MCMP2
 
HRTIM_ADC2R_AD2MC2


	)

778 
	#LL_HRTIM_ADCTRIG_SRC24_MCMP3
 
HRTIM_ADC2R_AD2MC3


	)

779 
	#LL_HRTIM_ADCTRIG_SRC24_MCMP4
 
HRTIM_ADC2R_AD2MC4


	)

780 
	#LL_HRTIM_ADCTRIG_SRC24_MPER
 
HRTIM_ADC2R_AD2MPER


	)

781 
	#LL_HRTIM_ADCTRIG_SRC24_EEV6
 
HRTIM_ADC2R_AD2EEV6


	)

782 
	#LL_HRTIM_ADCTRIG_SRC24_EEV7
 
HRTIM_ADC2R_AD2EEV7


	)

783 
	#LL_HRTIM_ADCTRIG_SRC24_EEV8
 
HRTIM_ADC2R_AD2EEV8


	)

784 
	#LL_HRTIM_ADCTRIG_SRC24_EEV9
 
HRTIM_ADC2R_AD2EEV9


	)

785 
	#LL_HRTIM_ADCTRIG_SRC24_EEV10
 
HRTIM_ADC2R_AD2EEV10


	)

786 
	#LL_HRTIM_ADCTRIG_SRC24_TIMACMP2
 
HRTIM_ADC2R_AD2TAC2


	)

787 
	#LL_HRTIM_ADCTRIG_SRC24_TIMFCMP2
 
HRTIM_ADC2R_AD2TFC2


	)

788 
	#LL_HRTIM_ADCTRIG_SRC24_TIMACMP4
 
HRTIM_ADC2R_AD2TAC4


	)

789 
	#LL_HRTIM_ADCTRIG_SRC24_TIMAPER
 
HRTIM_ADC2R_AD2TAPER


	)

790 
	#LL_HRTIM_ADCTRIG_SRC24_TIMBCMP2
 
HRTIM_ADC2R_AD2TBC2


	)

791 
	#LL_HRTIM_ADCTRIG_SRC24_TIMFCMP3
 
HRTIM_ADC2R_AD2TFC3


	)

792 
	#LL_HRTIM_ADCTRIG_SRC24_TIMBCMP4
 
HRTIM_ADC2R_AD2TBC4


	)

793 
	#LL_HRTIM_ADCTRIG_SRC24_TIMBPER
 
HRTIM_ADC2R_AD2TBPER


	)

794 
	#LL_HRTIM_ADCTRIG_SRC24_TIMCCMP2
 
HRTIM_ADC2R_AD2TCC2


	)

795 
	#LL_HRTIM_ADCTRIG_SRC24_TIMFCMP4
 
HRTIM_ADC2R_AD2TFC4


	)

796 
	#LL_HRTIM_ADCTRIG_SRC24_TIMCCMP4
 
HRTIM_ADC2R_AD2TCC4


	)

797 
	#LL_HRTIM_ADCTRIG_SRC24_TIMCPER
 
HRTIM_ADC2R_AD2TCPER


	)

798 
	#LL_HRTIM_ADCTRIG_SRC24_TIMCRST
 
HRTIM_ADC2R_AD2TCRST


	)

799 
	#LL_HRTIM_ADCTRIG_SRC24_TIMDCMP2
 
HRTIM_ADC2R_AD2TDC2


	)

800 
	#LL_HRTIM_ADCTRIG_SRC24_TIMFPER
 
HRTIM_ADC2R_AD2TFPER


	)

801 
	#LL_HRTIM_ADCTRIG_SRC24_TIMDCMP4
 
HRTIM_ADC2R_AD2TDC4


	)

802 
	#LL_HRTIM_ADCTRIG_SRC24_TIMDPER
 
HRTIM_ADC2R_AD2TDPER


	)

803 
	#LL_HRTIM_ADCTRIG_SRC24_TIMDRST
 
HRTIM_ADC2R_AD2TDRST


	)

804 
	#LL_HRTIM_ADCTRIG_SRC24_TIMECMP2
 
HRTIM_ADC2R_AD2TEC2


	)

805 
	#LL_HRTIM_ADCTRIG_SRC24_TIMECMP3
 
HRTIM_ADC2R_AD2TEC3


	)

806 
	#LL_HRTIM_ADCTRIG_SRC24_TIMECMP4
 
HRTIM_ADC2R_AD2TEC4


	)

807 
	#LL_HRTIM_ADCTRIG_SRC24_TIMERST
 
HRTIM_ADC2R_AD2TERST


	)

816 
	#LL_HRTIM_ADCTRIG_SRC6810_MCMP1
 (
ušt32_t
)0x00

	)

817 
	#LL_HRTIM_ADCTRIG_SRC6810_MCMP2
 (
ušt32_t
)0x01

	)

818 
	#LL_HRTIM_ADCTRIG_SRC6810_MCMP3
 (
ušt32_t
)0x02

	)

819 
	#LL_HRTIM_ADCTRIG_SRC6810_MCMP4
 (
ušt32_t
)0x03

	)

820 
	#LL_HRTIM_ADCTRIG_SRC6810_MPER
 (
ušt32_t
)0x04

	)

821 
	#LL_HRTIM_ADCTRIG_SRC6810_EEV6
 (
ušt32_t
)0x05

	)

822 
	#LL_HRTIM_ADCTRIG_SRC6810_EEV7
 (
ušt32_t
)0x06

	)

823 
	#LL_HRTIM_ADCTRIG_SRC6810_EEV8
 (
ušt32_t
)0x07

	)

824 
	#LL_HRTIM_ADCTRIG_SRC6810_EEV9
 (
ušt32_t
)0x08

	)

825 
	#LL_HRTIM_ADCTRIG_SRC6810_EEV10
 (
ušt32_t
)0x09

	)

826 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP2
 (
ušt32_t
)0x0A

	)

827 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP4
 (
ušt32_t
)0x0B

	)

828 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMA_PER
 (
ušt32_t
)0x0C

	)

829 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP2
 (
ušt32_t
)0x0D

	)

830 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP4
 (
ušt32_t
)0x0E

	)

831 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMB_PER
 (
ušt32_t
)0x0F

	)

832 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP2
 (
ušt32_t
)0x10

	)

833 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP4
 (
ušt32_t
)0x11

	)

834 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMC_PER
 (
ušt32_t
)0x12

	)

835 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMC_RST
 (
ušt32_t
)0x13

	)

836 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP2
 (
ušt32_t
)0x14

	)

837 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP4
 (
ušt32_t
)0x15

	)

838 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMD_PER
 (
ušt32_t
)0x16

	)

839 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMD_RST
 (
ušt32_t
)0x17

	)

840 
	#LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP2
 (
ušt32_t
)0x18

	)

841 
	#LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP3
 (
ušt32_t
)0x19

	)

842 
	#LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP4
 (
ušt32_t
)0x1A

	)

843 
	#LL_HRTIM_ADCTRIG_SRC6810_TIME_RST
 (
ušt32_t
)0x1B

	)

844 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP2
 (
ušt32_t
)0x1C

	)

845 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP3
 (
ušt32_t
)0x1D

	)

846 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP4
 (
ušt32_t
)0x1E

	)

847 
	#LL_HRTIM_ADCTRIG_SRC6810_TIMF_PER
 (
ušt32_t
)0x1F

	)

856 
	#LL_HRTIM_ADCTRIG_SRC579_MCMP1
 (
ušt32_t
)0x00

	)

857 
	#LL_HRTIM_ADCTRIG_SRC579_MCMP2
 (
ušt32_t
)0x01

	)

858 
	#LL_HRTIM_ADCTRIG_SRC579_MCMP3
 (
ušt32_t
)0x02

	)

859 
	#LL_HRTIM_ADCTRIG_SRC579_MCMP4
 (
ušt32_t
)0x03

	)

860 
	#LL_HRTIM_ADCTRIG_SRC579_MPER
 (
ušt32_t
)0x04

	)

861 
	#LL_HRTIM_ADCTRIG_SRC579_EEV1
 (
ušt32_t
)0x05

	)

862 
	#LL_HRTIM_ADCTRIG_SRC579_EEV2
 (
ušt32_t
)0x06

	)

863 
	#LL_HRTIM_ADCTRIG_SRC579_EEV3
 (
ušt32_t
)0x07

	)

864 
	#LL_HRTIM_ADCTRIG_SRC579_EEV4
 (
ušt32_t
)0x08

	)

865 
	#LL_HRTIM_ADCTRIG_SRC579_EEV5
 (
ušt32_t
)0x09

	)

866 
	#LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP3
 (
ušt32_t
)0x0A

	)

867 
	#LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP4
 (
ušt32_t
)0x0B

	)

868 
	#LL_HRTIM_ADCTRIG_SRC579_TIMA_PER
 (
ušt32_t
)0x0C

	)

869 
	#LL_HRTIM_ADCTRIG_SRC579_TIMA_RST
 (
ušt32_t
)0x0D

	)

870 
	#LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP3
 (
ušt32_t
)0x0E

	)

871 
	#LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP4
 (
ušt32_t
)0x0F

	)

872 
	#LL_HRTIM_ADCTRIG_SRC579_TIMB_PER
 (
ušt32_t
)0x10

	)

873 
	#LL_HRTIM_ADCTRIG_SRC579_TIMB_RST
 (
ušt32_t
)0x11

	)

874 
	#LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP3
 (
ušt32_t
)0x12

	)

875 
	#LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP4
 (
ušt32_t
)0x13

	)

876 
	#LL_HRTIM_ADCTRIG_SRC579_TIMC_PER
 (
ušt32_t
)0x14

	)

877 
	#LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP3
 (
ušt32_t
)0x15

	)

878 
	#LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP4
 (
ušt32_t
)0x16

	)

879 
	#LL_HRTIM_ADCTRIG_SRC579_TIMD_PER
 (
ušt32_t
)0x17

	)

880 
	#LL_HRTIM_ADCTRIG_SRC579_TIME_CMP3
 (
ušt32_t
)0x18

	)

881 
	#LL_HRTIM_ADCTRIG_SRC579_TIME_CMP4
 (
ušt32_t
)0x19

	)

882 
	#LL_HRTIM_ADCTRIG_SRC579_TIME_PER
 (
ušt32_t
)0x1A

	)

883 
	#LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP2
 (
ušt32_t
)0x1B

	)

884 
	#LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP3
 (
ušt32_t
)0x1C

	)

885 
	#LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP4
 (
ušt32_t
)0x1D

	)

886 
	#LL_HRTIM_ADCTRIG_SRC579_TIMF_PER
 (
ušt32_t
)0x1E

	)

887 
	#LL_HRTIM_ADCTRIG_SRC579_TIMF_RST
 (
ušt32_t
)0x1F

	)

896 
	#LL_HRTIM_DLLCALIBRATION_MODE_SINGLESHOT
 0x00000000U

	)

897 
	#LL_HRTIM_DLLCALIBRATION_MODE_CONTINUOUS
 
HRTIM_DLLCR_CALEN


	)

906 
	#LL_HRTIM_DLLCALIBRATION_RATE_0
 0x00000000U

	)

907 
	#LL_HRTIM_DLLCALIBRATION_RATE_1
 (
HRTIM_DLLCR_CALRTE_0
è

	)

908 
	#LL_HRTIM_DLLCALIBRATION_RATE_2
 (
HRTIM_DLLCR_CALRTE_1
è

	)

909 
	#LL_HRTIM_DLLCALIBRATION_RATE_3
 (
HRTIM_DLLCR_CALRTE_1
 | 
HRTIM_DLLCR_CALRTE_0
è

	)

918 
	#LL_HRTIM_PRESCALERRATIO_MUL32
 0x00000000U

	)

919 
	#LL_HRTIM_PRESCALERRATIO_MUL16
 ((
ušt32_t
)0x00000001Uè

	)

920 
	#LL_HRTIM_PRESCALERRATIO_MUL8
 ((
ušt32_t
)0x00000002Uè

	)

921 
	#LL_HRTIM_PRESCALERRATIO_MUL4
 ((
ušt32_t
)0x00000003Uè

	)

922 
	#LL_HRTIM_PRESCALERRATIO_MUL2
 ((
ušt32_t
)0x00000004Uè

	)

923 
	#LL_HRTIM_PRESCALERRATIO_DIV1
 ((
ušt32_t
)0x00000005Uè

	)

924 
	#LL_HRTIM_PRESCALERRATIO_DIV2
 ((
ušt32_t
)0x00000006Uè

	)

925 
	#LL_HRTIM_PRESCALERRATIO_DIV4
 ((
ušt32_t
)0x00000007Uè

	)

934 
	#LL_HRTIM_MODE_CONTINUOUS
 ((
ušt32_t
)0x00000008Uè

	)

935 
	#LL_HRTIM_MODE_SINGLESHOT
 0x00000000U

	)

936 
	#LL_HRTIM_MODE_RETRIGGERABLE
 ((
ušt32_t
)0x00000010Uè

	)

945 
	#LL_HRTIM_DACTRIG_NONE
 0x00000000U

	)

946 
	#LL_HRTIM_DACTRIG_DACTRIGOUT_1
 (
HRTIM_MCR_DACSYNC_0
è

	)

947 
	#LL_HRTIM_DACTRIG_DACTRIGOUT_2
 (
HRTIM_MCR_DACSYNC_1
è

	)

948 
	#LL_HRTIM_DACTRIG_DACTRIGOUT_3
 (
HRTIM_MCR_DACSYNC_1
 | 
HRTIM_MCR_DACSYNC_0
è

	)

957 
	#LL_HRTIM_UPDATETRIG_NONE
 0x00000000U

	)

958 
	#LL_HRTIM_UPDATETRIG_MASTER
 
HRTIM_TIMCR_MSTU


	)

959 
	#LL_HRTIM_UPDATETRIG_TIMER_A
 
HRTIM_TIMCR_TAU


	)

960 
	#LL_HRTIM_UPDATETRIG_TIMER_B
 
HRTIM_TIMCR_TBU


	)

961 
	#LL_HRTIM_UPDATETRIG_TIMER_C
 
HRTIM_TIMCR_TCU


	)

962 
	#LL_HRTIM_UPDATETRIG_TIMER_D
 
HRTIM_TIMCR_TDU


	)

963 
	#LL_HRTIM_UPDATETRIG_TIMER_E
 
HRTIM_TIMCR_TEU


	)

964 
	#LL_HRTIM_UPDATETRIG_TIMER_F
 
HRTIM_TIMCR_TFU


	)

965 
	#LL_HRTIM_UPDATETRIG_REPETITION
 
HRTIM_TIMCR_TREPU


	)

966 
	#LL_HRTIM_UPDATETRIG_RESET
 
HRTIM_TIMCR_TRSTU


	)

975 
	#LL_HRTIM_UPDATEGATING_INDEPENDENT
 0x00000000U

	)

976 
	#LL_HRTIM_UPDATEGATING_DMABURST
 (
HRTIM_TIMCR_UPDGAT_0
è

	)

977 
	#LL_HRTIM_UPDATEGATING_DMABURST_UPDATE
 (
HRTIM_TIMCR_UPDGAT_1
è

	)

978 
	#LL_HRTIM_UPDATEGATING_UPDEN1
 (
HRTIM_TIMCR_UPDGAT_1
 | 
HRTIM_TIMCR_UPDGAT_0
è

	)

979 
	#LL_HRTIM_UPDATEGATING_UPDEN2
 (
HRTIM_TIMCR_UPDGAT_2
è

	)

980 
	#LL_HRTIM_UPDATEGATING_UPDEN3
 (
HRTIM_TIMCR_UPDGAT_2
 | 
HRTIM_TIMCR_UPDGAT_0
è

	)

981 
	#LL_HRTIM_UPDATEGATING_UPDEN1_UPDATE
 (
HRTIM_TIMCR_UPDGAT_2
 | 
HRTIM_TIMCR_UPDGAT_1
è

	)

982 
	#LL_HRTIM_UPDATEGATING_UPDEN2_UPDATE
 (
HRTIM_TIMCR_UPDGAT_2
 | 
HRTIM_TIMCR_UPDGAT_1
 | 
HRTIM_TIMCR_UPDGAT_0
è

	)

983 
	#LL_HRTIM_UPDATEGATING_UPDEN3_UPDATE
 (
HRTIM_TIMCR_UPDGAT_3
è

	)

992 
	#LL_HRTIM_COMPAREMODE_REGULAR
 0x00000000U

	)

993 
	#LL_HRTIM_COMPAREMODE_DELAY_NOTIMEOUT
 (
HRTIM_TIMCR_DELCMP2_0
è

	)

994 
	#LL_HRTIM_COMPAREMODE_DELAY_CMP1
 (
HRTIM_TIMCR_DELCMP2_1
è

	)

995 
	#LL_HRTIM_COMPAREMODE_DELAY_CMP3
 (
HRTIM_TIMCR_DELCMP2_1
 | 
HRTIM_TIMCR_DELCMP2_0
è

	)

1004 
	#LL_HRTIM_RESETTRIG_NONE
 0x00000000U

	)

1005 
	#LL_HRTIM_RESETTRIG_UPDATE
 
HRTIM_RSTR_UPDATE


	)

1006 
	#LL_HRTIM_RESETTRIG_CMP2
 
HRTIM_RSTR_CMP2


	)

1007 
	#LL_HRTIM_RESETTRIG_CMP4
 
HRTIM_RSTR_CMP4


	)

1008 
	#LL_HRTIM_RESETTRIG_MASTER_PER
 
HRTIM_RSTR_MSTPER


	)

1009 
	#LL_HRTIM_RESETTRIG_MASTER_CMP1
 
HRTIM_RSTR_MSTCMP1


	)

1010 
	#LL_HRTIM_RESETTRIG_MASTER_CMP2
 
HRTIM_RSTR_MSTCMP2


	)

1011 
	#LL_HRTIM_RESETTRIG_MASTER_CMP3
 
HRTIM_RSTR_MSTCMP3


	)

1012 
	#LL_HRTIM_RESETTRIG_MASTER_CMP4
 
HRTIM_RSTR_MSTCMP4


	)

1013 
	#LL_HRTIM_RESETTRIG_EEV_1
 
HRTIM_RSTR_EXTEVNT1


	)

1014 
	#LL_HRTIM_RESETTRIG_EEV_2
 
HRTIM_RSTR_EXTEVNT2


	)

1015 
	#LL_HRTIM_RESETTRIG_EEV_3
 
HRTIM_RSTR_EXTEVNT3


	)

1016 
	#LL_HRTIM_RESETTRIG_EEV_4
 
HRTIM_RSTR_EXTEVNT4


	)

1017 
	#LL_HRTIM_RESETTRIG_EEV_5
 
HRTIM_RSTR_EXTEVNT5


	)

1018 
	#LL_HRTIM_RESETTRIG_EEV_6
 
HRTIM_RSTR_EXTEVNT6


	)

1019 
	#LL_HRTIM_RESETTRIG_EEV_7
 
HRTIM_RSTR_EXTEVNT7


	)

1020 
	#LL_HRTIM_RESETTRIG_EEV_8
 
HRTIM_RSTR_EXTEVNT8


	)

1021 
	#LL_HRTIM_RESETTRIG_EEV_9
 
HRTIM_RSTR_EXTEVNT9


	)

1022 
	#LL_HRTIM_RESETTRIG_EEV_10
 
HRTIM_RSTR_EXTEVNT10


	)

1023 
	#LL_HRTIM_RESETTRIG_OTHER1_CMP1
 
HRTIM_RSTR_TIMBCMP1


	)

1024 
	#LL_HRTIM_RESETTRIG_OTHER1_CMP2
 
HRTIM_RSTR_TIMBCMP2


	)

1025 
	#LL_HRTIM_RESETTRIG_OTHER1_CMP4
 
HRTIM_RSTR_TIMBCMP4


	)

1026 
	#LL_HRTIM_RESETTRIG_OTHER2_CMP1
 
HRTIM_RSTR_TIMCCMP1


	)

1027 
	#LL_HRTIM_RESETTRIG_OTHER2_CMP2
 
HRTIM_RSTR_TIMCCMP2


	)

1028 
	#LL_HRTIM_RESETTRIG_OTHER2_CMP4
 
HRTIM_RSTR_TIMCCMP4


	)

1029 
	#LL_HRTIM_RESETTRIG_OTHER3_CMP1
 
HRTIM_RSTR_TIMDCMP1


	)

1030 
	#LL_HRTIM_RESETTRIG_OTHER3_CMP2
 
HRTIM_RSTR_TIMDCMP2


	)

1031 
	#LL_HRTIM_RESETTRIG_OTHER3_CMP4
 
HRTIM_RSTR_TIMDCMP4


	)

1032 
	#LL_HRTIM_RESETTRIG_OTHER4_CMP1
 
HRTIM_RSTR_TIMECMP1


	)

1033 
	#LL_HRTIM_RESETTRIG_OTHER4_CMP2
 
HRTIM_RSTR_TIMECMP2


	)

1034 
	#LL_HRTIM_RESETTRIG_OTHER4_CMP4
 
HRTIM_RSTR_TIMECMP4


	)

1035 
	#LL_HRTIM_RESETTRIG_OTHER5_CMP1
 
HRTIM_RSTR_TIMFCMP1


	)

1036 
	#LL_HRTIM_RESETTRIG_OTHER5_CMP2
 
HRTIM_RSTR_TIMFCMP2


	)

1037 
	#LL_HRTIM_RESETTRIG_OTHER5_CMP4
 
HRTIM_RSTR_TIMFCMP4


	)

1046 
	#LL_HRTIM_CAPTURETRIG_NONE
 (
ušt64_t
)0

	)

1047 
	#LL_HRTIM_CAPTURETRIG_SW
 (
ušt64_t
)
HRTIM_CPT1CR_SWCPT


	)

1048 
	#LL_HRTIM_CAPTURETRIG_UPDATE
 (
ušt64_t
)
HRTIM_CPT1CR_UPDCPT


	)

1049 
	#LL_HRTIM_CAPTURETRIG_EEV_1
 (
ušt64_t
)
HRTIM_CPT1CR_EXEV1CPT


	)

1050 
	#LL_HRTIM_CAPTURETRIG_EEV_2
 (
ušt64_t
)
HRTIM_CPT1CR_EXEV2CPT


	)

1051 
	#LL_HRTIM_CAPTURETRIG_EEV_3
 (
ušt64_t
)
HRTIM_CPT1CR_EXEV3CPT


	)

1052 
	#LL_HRTIM_CAPTURETRIG_EEV_4
 (
ušt64_t
)
HRTIM_CPT1CR_EXEV4CPT


	)

1053 
	#LL_HRTIM_CAPTURETRIG_EEV_5
 (
ušt64_t
)
HRTIM_CPT1CR_EXEV5CPT


	)

1054 
	#LL_HRTIM_CAPTURETRIG_EEV_6
 (
ušt64_t
)
HRTIM_CPT1CR_EXEV6CPT


	)

1055 
	#LL_HRTIM_CAPTURETRIG_EEV_7
 (
ušt64_t
)
HRTIM_CPT1CR_EXEV7CPT


	)

1056 
	#LL_HRTIM_CAPTURETRIG_EEV_8
 (
ušt64_t
)
HRTIM_CPT1CR_EXEV8CPT


	)

1057 
	#LL_HRTIM_CAPTURETRIG_EEV_9
 (
ušt64_t
)
HRTIM_CPT1CR_EXEV9CPT


	)

1058 
	#LL_HRTIM_CAPTURETRIG_EEV_10
 (
ušt64_t
)
HRTIM_CPT1CR_EXEV10CPT


	)

1059 
	#LL_HRTIM_CAPTURETRIG_TA1_SET
 (
ušt64_t
)(
HRTIM_CPT1CR_TA1SET
 ) <<32

	)

1060 
	#LL_HRTIM_CAPTURETRIG_TA1_RESET
 (
ušt64_t
)(
HRTIM_CPT1CR_TA1RST
 ) <<32

	)

1061 
	#LL_HRTIM_CAPTURETRIG_TIMA_CMP1
 (
ušt64_t
)(
HRTIM_CPT1CR_TIMACMP1
 ) <<32

	)

1062 
	#LL_HRTIM_CAPTURETRIG_TIMA_CMP2
 (
ušt64_t
)(
HRTIM_CPT1CR_TIMACMP2
 ) <<32

	)

1063 
	#LL_HRTIM_CAPTURETRIG_TB1_SET
 (
ušt64_t
)(
HRTIM_CPT1CR_TB1SET
 ) <<32

	)

1064 
	#LL_HRTIM_CAPTURETRIG_TB1_RESET
 (
ušt64_t
)(
HRTIM_CPT1CR_TB1RST
 ) <<32

	)

1065 
	#LL_HRTIM_CAPTURETRIG_TIMB_CMP1
 (
ušt64_t
)(
HRTIM_CPT1CR_TIMBCMP1
 ) <<32

	)

1066 
	#LL_HRTIM_CAPTURETRIG_TIMB_CMP2
 (
ušt64_t
)(
HRTIM_CPT1CR_TIMBCMP2
 ) <<32

	)

1067 
	#LL_HRTIM_CAPTURETRIG_TC1_SET
 (
ušt64_t
)(
HRTIM_CPT1CR_TC1SET
 ) <<32

	)

1068 
	#LL_HRTIM_CAPTURETRIG_TC1_RESET
 (
ušt64_t
)(
HRTIM_CPT1CR_TC1RST
 ) <<32

	)

1069 
	#LL_HRTIM_CAPTURETRIG_TIMC_CMP1
 (
ušt64_t
)(
HRTIM_CPT1CR_TIMCCMP1
 ) <<32

	)

1070 
	#LL_HRTIM_CAPTURETRIG_TIMC_CMP2
 (
ušt64_t
)(
HRTIM_CPT1CR_TIMCCMP2
 ) <<32

	)

1071 
	#LL_HRTIM_CAPTURETRIG_TD1_SET
 (
ušt64_t
)(
HRTIM_CPT1CR_TD1SET
 ) <<32

	)

1072 
	#LL_HRTIM_CAPTURETRIG_TD1_RESET
 (
ušt64_t
)(
HRTIM_CPT1CR_TD1RST
 ) <<32

	)

1073 
	#LL_HRTIM_CAPTURETRIG_TIMD_CMP1
 (
ušt64_t
)(
HRTIM_CPT1CR_TIMDCMP1
 ) <<32

	)

1074 
	#LL_HRTIM_CAPTURETRIG_TIMD_CMP2
 (
ušt64_t
)(
HRTIM_CPT1CR_TIMDCMP2
 ) <<32

	)

1075 
	#LL_HRTIM_CAPTURETRIG_TE1_SET
 (
ušt64_t
)(
HRTIM_CPT1CR_TE1SET
 ) <<32

	)

1076 
	#LL_HRTIM_CAPTURETRIG_TE1_RESET
 (
ušt64_t
)(
HRTIM_CPT1CR_TE1RST
 ) <<32

	)

1077 
	#LL_HRTIM_CAPTURETRIG_TIME_CMP1
 (
ušt64_t
)(
HRTIM_CPT1CR_TIMECMP1
 ) <<32

	)

1078 
	#LL_HRTIM_CAPTURETRIG_TIME_CMP2
 (
ušt64_t
)(
HRTIM_CPT1CR_TIMECMP2
 ) <<32

	)

1079 
	#LL_HRTIM_CAPTURETRIG_TF1_SET
 (
ušt64_t
)(
HRTIM_CPT1CR_TF1SET
 ) <<32

	)

1080 
	#LL_HRTIM_CAPTURETRIG_TF1_RESET
 (
ušt64_t
)(
HRTIM_CPT1CR_TF1RST
 ) <<32

	)

1081 
	#LL_HRTIM_CAPTURETRIG_TIMF_CMP1
 (
ušt64_t
)(
HRTIM_CPT1CR_TIMFCMP1
 ) <<32

	)

1082 
	#LL_HRTIM_CAPTURETRIG_TIMF_CMP2
 (
ušt64_t
)(
HRTIM_CPT1CR_TIMFCMP2
 ) <<32

	)

1091 
	#LL_HRTIM_DLYPRT_DELAYOUT1_EEV6
 0x00000000U

	)

1092 
	#LL_HRTIM_DLYPRT_DELAYOUT2_EEV6
 (
HRTIM_OUTR_DLYPRT_0
è

	)

1093 
	#LL_HRTIM_DLYPRT_DELAYBOTH_EEV6
 (
HRTIM_OUTR_DLYPRT_1
è

	)

1094 
	#LL_HRTIM_DLYPRT_BALANCED_EEV6
 (
HRTIM_OUTR_DLYPRT_1
 | 
HRTIM_OUTR_DLYPRT_0
è

	)

1095 
	#LL_HRTIM_DLYPRT_DELAYOUT1_EEV7
 (
HRTIM_OUTR_DLYPRT_2
è

	)

1096 
	#LL_HRTIM_DLYPRT_DELAYOUT2_EEV7
 (
HRTIM_OUTR_DLYPRT_2
 | 
HRTIM_OUTR_DLYPRT_0
è

	)

1097 
	#LL_HRTIM_DLYPRT_DELAYBOTH_EEV7
 (
HRTIM_OUTR_DLYPRT_2
 | 
HRTIM_OUTR_DLYPRT_1
è

	)

1098 
	#LL_HRTIM_DLYPRT_BALANCED_EEV7
 (
HRTIM_OUTR_DLYPRT_2
 | 
HRTIM_OUTR_DLYPRT_1
 | 
HRTIM_OUTR_DLYPRT_0
è

	)

1100 
	#LL_HRTIM_DLYPRT_DELAYOUT1_EEV8
 0x00000000U

	)

1101 
	#LL_HRTIM_DLYPRT_DELAYOUT2_EEV8
 (
HRTIM_OUTR_DLYPRT_0
è

	)

1102 
	#LL_HRTIM_DLYPRT_DELAYBOTH_EEV8
 (
HRTIM_OUTR_DLYPRT_1
è

	)

1103 
	#LL_HRTIM_DLYPRT_BALANCED_EEV8
 (
HRTIM_OUTR_DLYPRT_1
 | 
HRTIM_OUTR_DLYPRT_0
è

	)

1104 
	#LL_HRTIM_DLYPRT_DELAYOUT1_EEV9
 (
HRTIM_OUTR_DLYPRT_2
è

	)

1105 
	#LL_HRTIM_DLYPRT_DELAYOUT2_EEV9
 (
HRTIM_OUTR_DLYPRT_2
 | 
HRTIM_OUTR_DLYPRT_0
è

	)

1106 
	#LL_HRTIM_DLYPRT_DELAYBOTH_EEV9
 (
HRTIM_OUTR_DLYPRT_2
 | 
HRTIM_OUTR_DLYPRT_1
è

	)

1107 
	#LL_HRTIM_DLYPRT_BALANCED_EEV9
 (
HRTIM_OUTR_DLYPRT_2
 | 
HRTIM_OUTR_DLYPRT_1
 | 
HRTIM_OUTR_DLYPRT_0
è

	)

1116 
	#LL_HRTIM_BURSTMODE_MAINTAINCLOCK
 (
ušt32_t
)0x000000

	)

1117 
	#LL_HRTIM_BURSTMODE_RESETCOUNTER
 (
HRTIM_BMCR_MTBM
è

	)

1126 
	#LL_HRTIM_BURSTDMA_NONE
 0x00000000U

	)

1127 
	#LL_HRTIM_BURSTDMA_MCR
 (
HRTIM_BDMUPR_MCR
è

	)

1128 
	#LL_HRTIM_BURSTDMA_MICR
 (
HRTIM_BDMUPR_MICR
è

	)

1129 
	#LL_HRTIM_BURSTDMA_MDIER
 (
HRTIM_BDMUPR_MDIER
è

	)

1130 
	#LL_HRTIM_BURSTDMA_MCNT
 (
HRTIM_BDMUPR_MCNT
è

	)

1131 
	#LL_HRTIM_BURSTDMA_MPER
 (
HRTIM_BDMUPR_MPER
è

	)

1132 
	#LL_HRTIM_BURSTDMA_MREP
 (
HRTIM_BDMUPR_MREP
è

	)

1133 
	#LL_HRTIM_BURSTDMA_MCMP1
 (
HRTIM_BDMUPR_MCMP1
è

	)

1134 
	#LL_HRTIM_BURSTDMA_MCMP2
 (
HRTIM_BDMUPR_MCMP2
è

	)

1135 
	#LL_HRTIM_BURSTDMA_MCMP3
 (
HRTIM_BDMUPR_MCMP3
è

	)

1136 
	#LL_HRTIM_BURSTDMA_MCMP4
 (
HRTIM_BDMUPR_MCMP4
è

	)

1137 
	#LL_HRTIM_BURSTDMA_TIMMCR
 (
HRTIM_BDTUPR_TIMCR
è

	)

1138 
	#LL_HRTIM_BURSTDMA_TIMICR
 (
HRTIM_BDTUPR_TIMICR
è

	)

1139 
	#LL_HRTIM_BURSTDMA_TIMDIER
 (
HRTIM_BDTUPR_TIMDIER
è

	)

1140 
	#LL_HRTIM_BURSTDMA_TIMCNT
 (
HRTIM_BDTUPR_TIMCNT
è

	)

1141 
	#LL_HRTIM_BURSTDMA_TIMPER
 (
HRTIM_BDTUPR_TIMPER
è

	)

1142 
	#LL_HRTIM_BURSTDMA_TIMREP
 (
HRTIM_BDTUPR_TIMREP
è

	)

1143 
	#LL_HRTIM_BURSTDMA_TIMCMP1
 (
HRTIM_BDTUPR_TIMCMP1
è

	)

1144 
	#LL_HRTIM_BURSTDMA_TIMCMP2
 (
HRTIM_BDTUPR_TIMCMP2
è

	)

1145 
	#LL_HRTIM_BURSTDMA_TIMCMP3
 (
HRTIM_BDTUPR_TIMCMP3
è

	)

1146 
	#LL_HRTIM_BURSTDMA_TIMCMP4
 (
HRTIM_BDTUPR_TIMCMP4
è

	)

1147 
	#LL_HRTIM_BURSTDMA_TIMDTR
 (
HRTIM_BDTUPR_TIMDTR
è

	)

1148 
	#LL_HRTIM_BURSTDMA_TIMSET1R
 (
HRTIM_BDTUPR_TIMSET1R
è

	)

1149 
	#LL_HRTIM_BURSTDMA_TIMRST1R
 (
HRTIM_BDTUPR_TIMRST1R
è

	)

1150 
	#LL_HRTIM_BURSTDMA_TIMSET2R
 (
HRTIM_BDTUPR_TIMSET2R
è

	)

1151 
	#LL_HRTIM_BURSTDMA_TIMRST2R
 (
HRTIM_BDTUPR_TIMRST2R
è

	)

1152 
	#LL_HRTIM_BURSTDMA_TIMEEFR1
 (
HRTIM_BDTUPR_TIMEEFR1
è

	)

1153 
	#LL_HRTIM_BURSTDMA_TIMEEFR2
 (
HRTIM_BDTUPR_TIMEEFR2
è

	)

1154 
	#LL_HRTIM_BURSTDMA_TIMRSTR
 (
HRTIM_BDTUPR_TIMRSTR
è

	)

1155 
	#LL_HRTIM_BURSTDMA_TIMCHPR
 (
HRTIM_BDTUPR_TIMCHPR
è

	)

1156 
	#LL_HRTIM_BURSTDMA_TIMOUTR
 (
HRTIM_BDTUPR_TIMOUTR
è

	)

1157 
	#LL_HRTIM_BURSTDMA_TIMFLTR
 (
HRTIM_BDTUPR_TIMFLTR
è

	)

1158 
	#LL_HRTIM_BURSTDMA_CR2
 (
HRTIM_BDTUPR_TIMCR2
è

	)

1159 
	#LL_HRTIM_BURSTDMA_EEFR3
 (
HRTIM_BDTUPR_TIMEEFR3
è

	)

1168 
	#LL_HRTIM_CPPSTAT_OUTPUT1
 ((
ušt32_t
è0x00000000Uè

	)

1169 
	#LL_HRTIM_CPPSTAT_OUTPUT2
 (
HRTIM_TIMISR_CPPSTAT
è

	)

1178 
	#LL_HRTIM_IPPSTAT_OUTPUT1
 ((
ušt32_t
è0x00000000Uè

	)

1179 
	#LL_HRTIM_IPPSTAT_OUTPUT2
 (
HRTIM_TIMISR_IPPSTAT
è

	)

1188 
	#LL_HRTIM_EEFLTR_NONE
 (0x00000000U)

	)

1189 
	#LL_HRTIM_EEFLTR_BLANKINGCMP1
 (
HRTIM_EEFR1_EE1FLTR_0
è

	)

1190 
	#LL_HRTIM_EEFLTR_BLANKINGCMP2
 (
HRTIM_EEFR1_EE1FLTR_1
è

	)

1191 
	#LL_HRTIM_EEFLTR_BLANKINGCMP3
 (
HRTIM_EEFR1_EE1FLTR_1
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1192 
	#LL_HRTIM_EEFLTR_BLANKINGCMP4
 (
HRTIM_EEFR1_EE1FLTR_2
è

	)

1194 
	#LL_HRTIM_EEFLTR_BLANKING_TIMAEEF1_TIMBCMP1
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1195 
	#LL_HRTIM_EEFLTR_BLANKING_TIMAEEF2_TIMBCMP4
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_1
è

	)

1196 
	#LL_HRTIM_EEFLTR_BLANKING_TIMAEEF3_TIMBOUT2
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_1
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1197 
	#LL_HRTIM_EEFLTR_BLANKING_TIMAEEF4_TIMCCMP1
 (
HRTIM_EEFR1_EE1FLTR_3
è

	)

1198 
	#LL_HRTIM_EEFLTR_BLANKING_TIMAEEF5_TIMCCMP4
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1199 
	#LL_HRTIM_EEFLTR_BLANKING_TIMAEEF6_TIMFCMP1
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_1
è

	)

1200 
	#LL_HRTIM_EEFLTR_BLANKING_TIMAEEF7_TIMDCMP1
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_1
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1201 
	#LL_HRTIM_EEFLTR_BLANKING_TIMAEEF8_TIMECMP2
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_2
è

	)

1203 
	#LL_HRTIM_EEFLTR_BLANKING_TIMBEEF1_TIMACMP1
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1204 
	#LL_HRTIM_EEFLTR_BLANKING_TIMBEEF2_TIMACMP4
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_1
è

	)

1205 
	#LL_HRTIM_EEFLTR_BLANKING_TIMBEEF3_TIMAOUT2
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_1
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1206 
	#LL_HRTIM_EEFLTR_BLANKING_TIMBEEF4_TIMCCMP1
 (
HRTIM_EEFR1_EE1FLTR_3
è

	)

1207 
	#LL_HRTIM_EEFLTR_BLANKING_TIMBEEF5_TIMCCMP2
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1208 
	#LL_HRTIM_EEFLTR_BLANKING_TIMBEEF6_TIMFCMP2
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_1
è

	)

1209 
	#LL_HRTIM_EEFLTR_BLANKING_TIMBEEF7_TIMDCMP2
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_1
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1210 
	#LL_HRTIM_EEFLTR_BLANKING_TIMBEEF8_TIMECMP1
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_2
è

	)

1212 
	#LL_HRTIM_EEFLTR_BLANKING_TIMCEEF1_TIMACMP2
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1213 
	#LL_HRTIM_EEFLTR_BLANKING_TIMCEEF2_TIMBCMP1
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_1
è

	)

1214 
	#LL_HRTIM_EEFLTR_BLANKING_TIMCEEF3_TIMBCMP4
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_1
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1215 
	#LL_HRTIM_EEFLTR_BLANKING_TIMCEEF4_TIMFCMP1
 (
HRTIM_EEFR1_EE1FLTR_3
è

	)

1216 
	#LL_HRTIM_EEFLTR_BLANKING_TIMCEEF5_TIMDCMP1
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1217 
	#LL_HRTIM_EEFLTR_BLANKING_TIMCEEF6_TIMDCMP4
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_1
è

	)

1218 
	#LL_HRTIM_EEFLTR_BLANKING_TIMCEEF7_TIMDOUT2
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_1
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1219 
	#LL_HRTIM_EEFLTR_BLANKING_TIMCEEF8_TIMECMP4
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_2
è

	)

1221 
	#LL_HRTIM_EEFLTR_BLANKING_TIMDEEF1_TIMACMP1
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1222 
	#LL_HRTIM_EEFLTR_BLANKING_TIMDEEF2_TIMBCMP2
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_1
è

	)

1223 
	#LL_HRTIM_EEFLTR_BLANKING_TIMDEEF3_TIMCCMP1
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_1
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1224 
	#LL_HRTIM_EEFLTR_BLANKING_TIMDEEF4_TIMCCMP2
 (
HRTIM_EEFR1_EE1FLTR_3
è

	)

1225 
	#LL_HRTIM_EEFLTR_BLANKING_TIMDEEF5_TIMCOUT2
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1226 
	#LL_HRTIM_EEFLTR_BLANKING_TIMDEEF6_TIMECMP1
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_1
è

	)

1227 
	#LL_HRTIM_EEFLTR_BLANKING_TIMDEEF7_TIMECMP4
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_1
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1228 
	#LL_HRTIM_EEFLTR_BLANKING_TIMDEEF8_TIMFCMP4
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_2
è

	)

1230 
	#LL_HRTIM_EEFLTR_BLANKING_TIMEEEF1_TIMACMP2
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1231 
	#LL_HRTIM_EEFLTR_BLANKING_TIMEEEF2_TIMBCMP1
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_1
è

	)

1232 
	#LL_HRTIM_EEFLTR_BLANKING_TIMEEEF3_TIMCCMP1
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_1
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1233 
	#LL_HRTIM_EEFLTR_BLANKING_TIMEEEF4_TIMFCMP4
 (
HRTIM_EEFR1_EE1FLTR_3
è

	)

1234 
	#LL_HRTIM_EEFLTR_BLANKING_TIMEEEF5_TIMFOUT2
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1235 
	#LL_HRTIM_EEFLTR_BLANKING_TIMEEEF6_TIMDCMP1
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_1
è

	)

1236 
	#LL_HRTIM_EEFLTR_BLANKING_TIMEEEF7_TIMDCMP4
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_1
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1237 
	#LL_HRTIM_EEFLTR_BLANKING_TIMEEEF8_TIMDOUT2
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_2
è

	)

1239 
	#LL_HRTIM_EEFLTR_BLANKING_TIMFEEF1_TIMACMP4
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1240 
	#LL_HRTIM_EEFLTR_BLANKING_TIMFEEF2_TIMBCMP2
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_1
è

	)

1241 
	#LL_HRTIM_EEFLTR_BLANKING_TIMFEEF3_TIMCCMP4
 (
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_1
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1242 
	#LL_HRTIM_EEFLTR_BLANKING_TIMFEEF4_TIMDCMP2
 (
HRTIM_EEFR1_EE1FLTR_3
è

	)

1243 
	#LL_HRTIM_EEFLTR_BLANKING_TIMFEEF5_TIMDCMP4
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1244 
	#LL_HRTIM_EEFLTR_BLANKING_TIMFEEF6_TIMECMP1
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_1
è

	)

1245 
	#LL_HRTIM_EEFLTR_BLANKING_TIMFEEF7_TIMECMP4
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_1
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1246 
	#LL_HRTIM_EEFLTR_BLANKING_TIMFEEF8_TIMEOUT2
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_2
è

	)

1248 
	#LL_HRTIM_EEFLTR_WINDOWINGCMP2
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1249 
	#LL_HRTIM_EEFLTR_WINDOWINGCMP3
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_1
è

	)

1250 
	#LL_HRTIM_EEFLTR_WINDOWINGTIM
 (
HRTIM_EEFR1_EE1FLTR_3
 | 
HRTIM_EEFR1_EE1FLTR_2
 | 
HRTIM_EEFR1_EE1FLTR_1
\

1251 | 
HRTIM_EEFR1_EE1FLTR_0
è

	)

1260 
	#LL_HRTIM_EELATCH_DISABLED
 0x00000000U

	)

1261 
	#LL_HRTIM_EELATCH_ENABLED
 
HRTIM_EEFR1_EE1LTCH


	)

1270 
	#LL_HRTIM_DT_PRESCALER_MUL8
 0x00000000U

	)

1271 
	#LL_HRTIM_DT_PRESCALER_MUL4
 (
HRTIM_DTR_DTPRSC_0
è

	)

1272 
	#LL_HRTIM_DT_PRESCALER_MUL2
 (
HRTIM_DTR_DTPRSC_1
è

	)

1273 
	#LL_HRTIM_DT_PRESCALER_DIV1
 (
HRTIM_DTR_DTPRSC_1
 | 
HRTIM_DTR_DTPRSC_0
è

	)

1274 
	#LL_HRTIM_DT_PRESCALER_DIV2
 (
HRTIM_DTR_DTPRSC_2
è

	)

1275 
	#LL_HRTIM_DT_PRESCALER_DIV4
 (
HRTIM_DTR_DTPRSC_2
 | 
HRTIM_DTR_DTPRSC_0
è

	)

1276 
	#LL_HRTIM_DT_PRESCALER_DIV8
 (
HRTIM_DTR_DTPRSC_2
 | 
HRTIM_DTR_DTPRSC_1
è

	)

1277 
	#LL_HRTIM_DT_PRESCALER_DIV16
 (
HRTIM_DTR_DTPRSC_2
 | 
HRTIM_DTR_DTPRSC_1
 | 
HRTIM_DTR_DTPRSC_0
è

	)

1286 
	#LL_HRTIM_DT_RISING_POSITIVE
 0x00000000U

	)

1287 
	#LL_HRTIM_DT_RISING_NEGATIVE
 (
HRTIM_DTR_SDTR
è

	)

1296 
	#LL_HRTIM_DT_FALLING_POSITIVE
 0x00000000U

	)

1297 
	#LL_HRTIM_DT_FALLING_NEGATIVE
 (
HRTIM_DTR_SDTF
è

	)

1306 
	#LL_HRTIM_CHP_PRESCALER_DIV16
 0x00000000U

	)

1307 
	#LL_HRTIM_CHP_PRESCALER_DIV32
 (
HRTIM_CHPR_CARFRQ_0
è

	)

1308 
	#LL_HRTIM_CHP_PRESCALER_DIV48
 (
HRTIM_CHPR_CARFRQ_1
è

	)

1309 
	#LL_HRTIM_CHP_PRESCALER_DIV64
 (
HRTIM_CHPR_CARFRQ_1
 | 
HRTIM_CHPR_CARFRQ_0
è

	)

1310 
	#LL_HRTIM_CHP_PRESCALER_DIV80
 (
HRTIM_CHPR_CARFRQ_2
è

	)

1311 
	#LL_HRTIM_CHP_PRESCALER_DIV96
 (
HRTIM_CHPR_CARFRQ_2
 | 
HRTIM_CHPR_CARFRQ_0
è

	)

1312 
	#LL_HRTIM_CHP_PRESCALER_DIV112
 (
HRTIM_CHPR_CARFRQ_2
 | 
HRTIM_CHPR_CARFRQ_1
è

	)

1313 
	#LL_HRTIM_CHP_PRESCALER_DIV128
 (
HRTIM_CHPR_CARFRQ_2
 | 
HRTIM_CHPR_CARFRQ_1
 | 
HRTIM_CHPR_CARFRQ_0
è

	)

1314 
	#LL_HRTIM_CHP_PRESCALER_DIV144
 (
HRTIM_CHPR_CARFRQ_3
è

	)

1315 
	#LL_HRTIM_CHP_PRESCALER_DIV160
 (
HRTIM_CHPR_CARFRQ_3
 | 
HRTIM_CHPR_CARFRQ_0
è

	)

1316 
	#LL_HRTIM_CHP_PRESCALER_DIV176
 (
HRTIM_CHPR_CARFRQ_3
 | 
HRTIM_CHPR_CARFRQ_1
è

	)

1317 
	#LL_HRTIM_CHP_PRESCALER_DIV192
 (
HRTIM_CHPR_CARFRQ_3
 | 
HRTIM_CHPR_CARFRQ_1
 | 
HRTIM_CHPR_CARFRQ_0
è

	)

1318 
	#LL_HRTIM_CHP_PRESCALER_DIV208
 (
HRTIM_CHPR_CARFRQ_3
 | 
HRTIM_CHPR_CARFRQ_2
è

	)

1319 
	#LL_HRTIM_CHP_PRESCALER_DIV224
 (
HRTIM_CHPR_CARFRQ_3
 | 
HRTIM_CHPR_CARFRQ_2
 | 
HRTIM_CHPR_CARFRQ_0
è

	)

1320 
	#LL_HRTIM_CHP_PRESCALER_DIV240
 (
HRTIM_CHPR_CARFRQ_3
 | 
HRTIM_CHPR_CARFRQ_2
 | 
HRTIM_CHPR_CARFRQ_1
è

	)

1321 
	#LL_HRTIM_CHP_PRESCALER_DIV256
 (
HRTIM_CHPR_CARFRQ_3
 | 
HRTIM_CHPR_CARFRQ_2
 | 
HRTIM_CHPR_CARFRQ_1
 | 
HRTIM_CHPR_CARFRQ_0
è

	)

1330 
	#LL_HRTIM_CHP_DUTYCYCLE_0
 0x00000000U

	)

1331 
	#LL_HRTIM_CHP_DUTYCYCLE_125
 (
HRTIM_CHPR_CARDTY_0
è

	)

1332 
	#LL_HRTIM_CHP_DUTYCYCLE_250
 (
HRTIM_CHPR_CARDTY_1
è

	)

1333 
	#LL_HRTIM_CHP_DUTYCYCLE_375
 (
HRTIM_CHPR_CARDTY_1
 | 
HRTIM_CHPR_CARDTY_0
è

	)

1334 
	#LL_HRTIM_CHP_DUTYCYCLE_500
 (
HRTIM_CHPR_CARDTY_2
è

	)

1335 
	#LL_HRTIM_CHP_DUTYCYCLE_625
 (
HRTIM_CHPR_CARDTY_2
 | 
HRTIM_CHPR_CARDTY_0
è

	)

1336 
	#LL_HRTIM_CHP_DUTYCYCLE_750
 (
HRTIM_CHPR_CARDTY_2
 | 
HRTIM_CHPR_CARDTY_1
è

	)

1337 
	#LL_HRTIM_CHP_DUTYCYCLE_875
 (
HRTIM_CHPR_CARDTY_2
 | 
HRTIM_CHPR_CARDTY_1
 | 
HRTIM_CHPR_CARDTY_0
è

	)

1346 
	#LL_HRTIM_CHP_PULSEWIDTH_16
 0x00000000U

	)

1347 
	#LL_HRTIM_CHP_PULSEWIDTH_32
 (
HRTIM_CHPR_STRPW_0
è

	)

1348 
	#LL_HRTIM_CHP_PULSEWIDTH_48
 (
HRTIM_CHPR_STRPW_1
è

	)

1349 
	#LL_HRTIM_CHP_PULSEWIDTH_64
 (
HRTIM_CHPR_STRPW_1
 | 
HRTIM_CHPR_STRPW_0
è

	)

1350 
	#LL_HRTIM_CHP_PULSEWIDTH_80
 (
HRTIM_CHPR_STRPW_2
è

	)

1351 
	#LL_HRTIM_CHP_PULSEWIDTH_96
 (
HRTIM_CHPR_STRPW_2
 | 
HRTIM_CHPR_STRPW_0
è

	)

1352 
	#LL_HRTIM_CHP_PULSEWIDTH_112
 (
HRTIM_CHPR_STRPW_2
 | 
HRTIM_CHPR_STRPW_1
è

	)

1353 
	#LL_HRTIM_CHP_PULSEWIDTH_128
 (
HRTIM_CHPR_STRPW_2
 | 
HRTIM_CHPR_STRPW_1
 | 
HRTIM_CHPR_STRPW_0
è

	)

1354 
	#LL_HRTIM_CHP_PULSEWIDTH_144
 (
HRTIM_CHPR_STRPW_3
è

	)

1355 
	#LL_HRTIM_CHP_PULSEWIDTH_160
 (
HRTIM_CHPR_STRPW_3
 | 
HRTIM_CHPR_STRPW_0
è

	)

1356 
	#LL_HRTIM_CHP_PULSEWIDTH_176
 (
HRTIM_CHPR_STRPW_3
 | 
HRTIM_CHPR_STRPW_1
è

	)

1357 
	#LL_HRTIM_CHP_PULSEWIDTH_192
 (
HRTIM_CHPR_STRPW_3
 | 
HRTIM_CHPR_STRPW_1
 | 
HRTIM_CHPR_STRPW_0
è

	)

1358 
	#LL_HRTIM_CHP_PULSEWIDTH_208
 (
HRTIM_CHPR_STRPW_3
 | 
HRTIM_CHPR_STRPW_2
è

	)

1359 
	#LL_HRTIM_CHP_PULSEWIDTH_224
 (
HRTIM_CHPR_STRPW_3
 | 
HRTIM_CHPR_STRPW_2
 | 
HRTIM_CHPR_STRPW_0
è

	)

1360 
	#LL_HRTIM_CHP_PULSEWIDTH_240
 (
HRTIM_CHPR_STRPW_3
 | 
HRTIM_CHPR_STRPW_2
 | 
HRTIM_CHPR_STRPW_1
è

	)

1361 
	#LL_HRTIM_CHP_PULSEWIDTH_256
 (
HRTIM_CHPR_STRPW_3
 | 
HRTIM_CHPR_STRPW_2
 | 
HRTIM_CHPR_STRPW_1
 | 
HRTIM_CHPR_STRPW_0
è

	)

1370 
	#LL_HRTIM_OUTPUTSET_NONE
 0x00000000U

	)

1371 
	#LL_HRTIM_OUTPUTSET_RESYNC
 (
HRTIM_SET1R_RESYNC
è

	)

1372 
	#LL_HRTIM_OUTPUTSET_TIMPER
 (
HRTIM_SET1R_PER
è

	)

1373 
	#LL_HRTIM_OUTPUTSET_TIMCMP1
 (
HRTIM_SET1R_CMP1
è

	)

1374 
	#LL_HRTIM_OUTPUTSET_TIMCMP2
 (
HRTIM_SET1R_CMP2
è

	)

1375 
	#LL_HRTIM_OUTPUTSET_TIMCMP3
 (
HRTIM_SET1R_CMP3
è

	)

1376 
	#LL_HRTIM_OUTPUTSET_TIMCMP4
 (
HRTIM_SET1R_CMP4
è

	)

1377 
	#LL_HRTIM_OUTPUTSET_MASTERPER
 (
HRTIM_SET1R_MSTPER
è

	)

1378 
	#LL_HRTIM_OUTPUTSET_MASTERCMP1
 (
HRTIM_SET1R_MSTCMP1
è

	)

1379 
	#LL_HRTIM_OUTPUTSET_MASTERCMP2
 (
HRTIM_SET1R_MSTCMP2
è

	)

1380 
	#LL_HRTIM_OUTPUTSET_MASTERCMP3
 (
HRTIM_SET1R_MSTCMP3
è

	)

1381 
	#LL_HRTIM_OUTPUTSET_MASTERCMP4
 (
HRTIM_SET1R_MSTCMP4
è

	)

1384 
	#LL_HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1
 (
HRTIM_SET1R_TIMEVNT1
è

	)

1385 
	#LL_HRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2
 (
HRTIM_SET1R_TIMEVNT2
è

	)

1386 
	#LL_HRTIM_OUTPUTSET_TIMAEV3_TIMFCMP4
 (
HRTIM_SET1R_TIMEVNT3
è

	)

1387 
	#LL_HRTIM_OUTPUTSET_TIMAEV4_TIMCCMP2
 (
HRTIM_SET1R_TIMEVNT4
è

	)

1388 
	#LL_HRTIM_OUTPUTSET_TIMAEV5_TIMCCMP3
 (
HRTIM_SET1R_TIMEVNT5
è

	)

1389 
	#LL_HRTIM_OUTPUTSET_TIMAEV6_TIMDCMP1
 (
HRTIM_SET1R_TIMEVNT6
è

	)

1390 
	#LL_HRTIM_OUTPUTSET_TIMAEV7_TIMDCMP2
 (
HRTIM_SET1R_TIMEVNT7
è

	)

1391 
	#LL_HRTIM_OUTPUTSET_TIMAEV8_TIMECMP3
 (
HRTIM_SET1R_TIMEVNT8
è

	)

1392 
	#LL_HRTIM_OUTPUTSET_TIMAEV9_TIMECMP4
 (
HRTIM_SET1R_TIMEVNT9
è

	)

1394 
	#LL_HRTIM_OUTPUTSET_TIMBEV1_TIMACMP1
 (
HRTIM_SET1R_TIMEVNT1
è

	)

1395 
	#LL_HRTIM_OUTPUTSET_TIMBEV2_TIMACMP2
 (
HRTIM_SET1R_TIMEVNT2
è

	)

1396 
	#LL_HRTIM_OUTPUTSET_TIMBEV3_TIMFCMP3
 (
HRTIM_SET1R_TIMEVNT3
è

	)

1397 
	#LL_HRTIM_OUTPUTSET_TIMBEV4_TIMCCMP3
 (
HRTIM_SET1R_TIMEVNT4
è

	)

1398 
	#LL_HRTIM_OUTPUTSET_TIMBEV5_TIMCCMP4
 (
HRTIM_SET1R_TIMEVNT5
è

	)

1399 
	#LL_HRTIM_OUTPUTSET_TIMBEV6_TIMDCMP3
 (
HRTIM_SET1R_TIMEVNT6
è

	)

1400 
	#LL_HRTIM_OUTPUTSET_TIMBEV7_TIMDCMP4
 (
HRTIM_SET1R_TIMEVNT7
è

	)

1401 
	#LL_HRTIM_OUTPUTSET_TIMBEV8_TIMECMP1
 (
HRTIM_SET1R_TIMEVNT8
è

	)

1402 
	#LL_HRTIM_OUTPUTSET_TIMBEV9_TIMECMP2
 (
HRTIM_SET1R_TIMEVNT9
è

	)

1404 
	#LL_HRTIM_OUTPUTSET_TIMCEV1_TIMACMP2
 (
HRTIM_SET1R_TIMEVNT1
è

	)

1405 
	#LL_HRTIM_OUTPUTSET_TIMCEV2_TIMACMP3
 (
HRTIM_SET1R_TIMEVNT2
è

	)

1406 
	#LL_HRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2
 (
HRTIM_SET1R_TIMEVNT3
è

	)

1407 
	#LL_HRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3
 (
HRTIM_SET1R_TIMEVNT4
è

	)

1408 
	#LL_HRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2
 (
HRTIM_SET1R_TIMEVNT5
è

	)

1409 
	#LL_HRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4
 (
HRTIM_SET1R_TIMEVNT6
è

	)

1410 
	#LL_HRTIM_OUTPUTSET_TIMCEV7_TIMFCMP2
 (
HRTIM_SET1R_TIMEVNT7
è

	)

1411 
	#LL_HRTIM_OUTPUTSET_TIMCEV8_TIMECMP3
 (
HRTIM_SET1R_TIMEVNT8
è

	)

1412 
	#LL_HRTIM_OUTPUTSET_TIMCEV9_TIMECMP4
 (
HRTIM_SET1R_TIMEVNT9
è

	)

1414 
	#LL_HRTIM_OUTPUTSET_TIMDEV1_TIMACMP1
 (
HRTIM_SET1R_TIMEVNT1
è

	)

1415 
	#LL_HRTIM_OUTPUTSET_TIMDEV2_TIMACMP4
 (
HRTIM_SET1R_TIMEVNT2
è

	)

1416 
	#LL_HRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2
 (
HRTIM_SET1R_TIMEVNT3
è

	)

1417 
	#LL_HRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4
 (
HRTIM_SET1R_TIMEVNT4
è

	)

1418 
	#LL_HRTIM_OUTPUTSET_TIMDEV5_TIMFCMP1
 (
HRTIM_SET1R_TIMEVNT5
è

	)

1419 
	#LL_HRTIM_OUTPUTSET_TIMDEV6_TIMFCMP3
 (
HRTIM_SET1R_TIMEVNT6
è

	)

1420 
	#LL_HRTIM_OUTPUTSET_TIMDEV7_TIMCCMP4
 (
HRTIM_SET1R_TIMEVNT7
è

	)

1421 
	#LL_HRTIM_OUTPUTSET_TIMDEV8_TIMECMP1
 (
HRTIM_SET1R_TIMEVNT8
è

	)

1422 
	#LL_HRTIM_OUTPUTSET_TIMDEV9_TIMECMP4
 (
HRTIM_SET1R_TIMEVNT9
è

	)

1424 
	#LL_HRTIM_OUTPUTSET_TIMEEV1_TIMFCMP3
 (
HRTIM_SET1R_TIMEVNT1
è

	)

1425 
	#LL_HRTIM_OUTPUTSET_TIMEEV2_TIMACMP4
 (
HRTIM_SET1R_TIMEVNT2
è

	)

1426 
	#LL_HRTIM_OUTPUTSET_TIMEEV3_TIMBCMP3
 (
HRTIM_SET1R_TIMEVNT3
è

	)

1427 
	#LL_HRTIM_OUTPUTSET_TIMEEV4_TIMBCMP4
 (
HRTIM_SET1R_TIMEVNT4
è

	)

1428 
	#LL_HRTIM_OUTPUTSET_TIMEEV5_TIMCCMP1
 (
HRTIM_SET1R_TIMEVNT5
è

	)

1429 
	#LL_HRTIM_OUTPUTSET_TIMEEV6_TIMCCMP2
 (
HRTIM_SET1R_TIMEVNT6
è

	)

1430 
	#LL_HRTIM_OUTPUTSET_TIMEEV7_TIMDCMP1
 (
HRTIM_SET1R_TIMEVNT7
è

	)

1431 
	#LL_HRTIM_OUTPUTSET_TIMEEV8_TIMDCMP2
 (
HRTIM_SET1R_TIMEVNT8
è

	)

1432 
	#LL_HRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4
 (
HRTIM_SET1R_TIMEVNT9
è

	)

1434 
	#LL_HRTIM_OUTPUTSET_TIMFEV1_TIMACMP3
 (
HRTIM_SET1R_TIMEVNT1
è

	)

1435 
	#LL_HRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1
 (
HRTIM_SET1R_TIMEVNT2
è

	)

1436 
	#LL_HRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4
 (
HRTIM_SET1R_TIMEVNT3
è

	)

1437 
	#LL_HRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1
 (
HRTIM_SET1R_TIMEVNT4
è

	)

1438 
	#LL_HRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4
 (
HRTIM_SET1R_TIMEVNT5
è

	)

1439 
	#LL_HRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3
 (
HRTIM_SET1R_TIMEVNT6
è

	)

1440 
	#LL_HRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4
 (
HRTIM_SET1R_TIMEVNT7
è

	)

1441 
	#LL_HRTIM_OUTPUTSET_TIMFEV8_TIMECMP2
 (
HRTIM_SET1R_TIMEVNT8
è

	)

1442 
	#LL_HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3
 (
HRTIM_SET1R_TIMEVNT9
è

	)

1443 
	#LL_HRTIM_OUTPUTSET_EEV_1
 (
HRTIM_SET1R_EXTVNT1
è

	)

1444 
	#LL_HRTIM_OUTPUTSET_EEV_2
 (
HRTIM_SET1R_EXTVNT2
è

	)

1445 
	#LL_HRTIM_OUTPUTSET_EEV_3
 (
HRTIM_SET1R_EXTVNT3
è

	)

1446 
	#LL_HRTIM_OUTPUTSET_EEV_4
 (
HRTIM_SET1R_EXTVNT4
è

	)

1447 
	#LL_HRTIM_OUTPUTSET_EEV_5
 (
HRTIM_SET1R_EXTVNT5
è

	)

1448 
	#LL_HRTIM_OUTPUTSET_EEV_6
 (
HRTIM_SET1R_EXTVNT6
è

	)

1449 
	#LL_HRTIM_OUTPUTSET_EEV_7
 (
HRTIM_SET1R_EXTVNT7
è

	)

1450 
	#LL_HRTIM_OUTPUTSET_EEV_8
 (
HRTIM_SET1R_EXTVNT8
è

	)

1451 
	#LL_HRTIM_OUTPUTSET_EEV_9
 (
HRTIM_SET1R_EXTVNT9
è

	)

1452 
	#LL_HRTIM_OUTPUTSET_EEV_10
 (
HRTIM_SET1R_EXTVNT10
è

	)

1453 
	#LL_HRTIM_OUTPUTSET_UPDATE
 (
HRTIM_SET1R_UPDATE
è

	)

1463 
	#LL_HRTIM_OUTPUTRESET_NONE
 0x00000000U

	)

1464 
	#LL_HRTIM_OUTPUTRESET_RESYNC
 (
HRTIM_RST1R_RESYNC
è

	)

1465 
	#LL_HRTIM_OUTPUTRESET_TIMPER
 (
HRTIM_RST1R_PER
è

	)

1466 
	#LL_HRTIM_OUTPUTRESET_TIMCMP1
 (
HRTIM_RST1R_CMP1
è

	)

1467 
	#LL_HRTIM_OUTPUTRESET_TIMCMP2
 (
HRTIM_RST1R_CMP2
è

	)

1468 
	#LL_HRTIM_OUTPUTRESET_TIMCMP3
 (
HRTIM_RST1R_CMP3
è

	)

1469 
	#LL_HRTIM_OUTPUTRESET_TIMCMP4
 (
HRTIM_RST1R_CMP4
è

	)

1470 
	#LL_HRTIM_OUTPUTRESET_MASTERPER
 (
HRTIM_RST1R_MSTPER
è

	)

1471 
	#LL_HRTIM_OUTPUTRESET_MASTERCMP1
 (
HRTIM_RST1R_MSTCMP1
è

	)

1472 
	#LL_HRTIM_OUTPUTRESET_MASTERCMP2
 (
HRTIM_RST1R_MSTCMP2
è

	)

1473 
	#LL_HRTIM_OUTPUTRESET_MASTERCMP3
 (
HRTIM_RST1R_MSTCMP3
è

	)

1474 
	#LL_HRTIM_OUTPUTRESET_MASTERCMP4
 (
HRTIM_RST1R_MSTCMP4
è

	)

1476 
	#LL_HRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1
 (
HRTIM_RST1R_TIMEVNT1
è

	)

1477 
	#LL_HRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2
 (
HRTIM_RST1R_TIMEVNT2
è

	)

1478 
	#LL_HRTIM_OUTPUTRESET_TIMAEV3_TIMFCMP4
 (
HRTIM_RST1R_TIMEVNT3
è

	)

1479 
	#LL_HRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP2
 (
HRTIM_RST1R_TIMEVNT4
è

	)

1480 
	#LL_HRTIM_OUTPUTRESET_TIMAEV5_TIMCCMP3
 (
HRTIM_RST1R_TIMEVNT5
è

	)

1481 
	#LL_HRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP1
 (
HRTIM_RST1R_TIMEVNT6
è

	)

1482 
	#LL_HRTIM_OUTPUTRESET_TIMAEV7_TIMDCMP2
 (
HRTIM_RST1R_TIMEVNT7
è

	)

1483 
	#LL_HRTIM_OUTPUTRESET_TIMAEV8_TIMECMP3
 (
HRTIM_RST1R_TIMEVNT8
è

	)

1484 
	#LL_HRTIM_OUTPUTRESET_TIMAEV9_TIMECMP4
 (
HRTIM_RST1R_TIMEVNT9
è

	)

1486 
	#LL_HRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1
 (
HRTIM_RST1R_TIMEVNT1
è

	)

1487 
	#LL_HRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2
 (
HRTIM_RST1R_TIMEVNT2
è

	)

1488 
	#LL_HRTIM_OUTPUTRESET_TIMBEV3_TIMFCMP3
 (
HRTIM_RST1R_TIMEVNT3
è

	)

1489 
	#LL_HRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP3
 (
HRTIM_RST1R_TIMEVNT4
è

	)

1490 
	#LL_HRTIM_OUTPUTRESET_TIMBEV5_TIMCCMP4
 (
HRTIM_RST1R_TIMEVNT5
è

	)

1491 
	#LL_HRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP3
 (
HRTIM_RST1R_TIMEVNT6
è

	)

1492 
	#LL_HRTIM_OUTPUTRESET_TIMBEV7_TIMDCMP4
 (
HRTIM_RST1R_TIMEVNT7
è

	)

1493 
	#LL_HRTIM_OUTPUTRESET_TIMBEV8_TIMECMP1
 (
HRTIM_RST1R_TIMEVNT8
è

	)

1494 
	#LL_HRTIM_OUTPUTRESET_TIMBEV9_TIMECMP2
 (
HRTIM_RST1R_TIMEVNT9
è

	)

1496 
	#LL_HRTIM_OUTPUTRESET_TIMCEV1_TIMACMP2
 (
HRTIM_RST1R_TIMEVNT1
è

	)

1497 
	#LL_HRTIM_OUTPUTRESET_TIMCEV2_TIMACMP3
 (
HRTIM_RST1R_TIMEVNT2
è

	)

1498 
	#LL_HRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2
 (
HRTIM_RST1R_TIMEVNT3
è

	)

1499 
	#LL_HRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3
 (
HRTIM_RST1R_TIMEVNT4
è

	)

1500 
	#LL_HRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2
 (
HRTIM_RST1R_TIMEVNT5
è

	)

1501 
	#LL_HRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4
 (
HRTIM_RST1R_TIMEVNT6
è

	)

1502 
	#LL_HRTIM_OUTPUTRESET_TIMCEV7_TIMFCMP2
 (
HRTIM_RST1R_TIMEVNT7
è

	)

1503 
	#LL_HRTIM_OUTPUTRESET_TIMCEV8_TIMECMP3
 (
HRTIM_RST1R_TIMEVNT8
è

	)

1504 
	#LL_HRTIM_OUTPUTRESET_TIMCEV9_TIMECMP4
 (
HRTIM_RST1R_TIMEVNT9
è

	)

1506 
	#LL_HRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1
 (
HRTIM_RST1R_TIMEVNT1
è

	)

1507 
	#LL_HRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4
 (
HRTIM_RST1R_TIMEVNT2
è

	)

1508 
	#LL_HRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2
 (
HRTIM_RST1R_TIMEVNT3
è

	)

1509 
	#LL_HRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4
 (
HRTIM_RST1R_TIMEVNT4
è

	)

1510 
	#LL_HRTIM_OUTPUTRESET_TIMDEV5_TIMFCMP1
 (
HRTIM_RST1R_TIMEVNT5
è

	)

1511 
	#LL_HRTIM_OUTPUTRESET_TIMDEV6_TIMFCMP3
 (
HRTIM_RST1R_TIMEVNT6
è

	)

1512 
	#LL_HRTIM_OUTPUTRESET_TIMDEV7_TIMCCMP4
 (
HRTIM_RST1R_TIMEVNT7
è

	)

1513 
	#LL_HRTIM_OUTPUTRESET_TIMDEV8_TIMECMP1
 (
HRTIM_RST1R_TIMEVNT8
è

	)

1514 
	#LL_HRTIM_OUTPUTRESET_TIMDEV9_TIMECMP4
 (
HRTIM_RST1R_TIMEVNT9
è

	)

1516 
	#LL_HRTIM_OUTPUTRESET_TIMEEV1_TIMFCMP3
 (
HRTIM_RST1R_TIMEVNT1
è

	)

1517 
	#LL_HRTIM_OUTPUTRESET_TIMEEV2_TIMACMP4
 (
HRTIM_RST1R_TIMEVNT2
è

	)

1518 
	#LL_HRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP3
 (
HRTIM_RST1R_TIMEVNT3
è

	)

1519 
	#LL_HRTIM_OUTPUTRESET_TIMEEV4_TIMBCMP4
 (
HRTIM_RST1R_TIMEVNT4
è

	)

1520 
	#LL_HRTIM_OUTPUTRESET_TIMEEV5_TIMCCMP1
 (
HRTIM_RST1R_TIMEVNT5
è

	)

1521 
	#LL_HRTIM_OUTPUTRESET_TIMEEV6_TIMCCMP2
 (
HRTIM_RST1R_TIMEVNT6
è

	)

1522 
	#LL_HRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP1
 (
HRTIM_RST1R_TIMEVNT7
è

	)

1523 
	#LL_HRTIM_OUTPUTRESET_TIMEEV8_TIMDCMP2
 (
HRTIM_RST1R_TIMEVNT8
è

	)

1524 
	#LL_HRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4
 (
HRTIM_RST1R_TIMEVNT9
è

	)

1526 
	#LL_HRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3
 (
HRTIM_RST1R_TIMEVNT1
è

	)

1527 
	#LL_HRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1
 (
HRTIM_RST1R_TIMEVNT2
è

	)

1528 
	#LL_HRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4
 (
HRTIM_RST1R_TIMEVNT3
è

	)

1529 
	#LL_HRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1
 (
HRTIM_RST1R_TIMEVNT4
è

	)

1530 
	#LL_HRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4
 (
HRTIM_RST1R_TIMEVNT5
è

	)

1531 
	#LL_HRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3
 (
HRTIM_RST1R_TIMEVNT6
è

	)

1532 
	#LL_HRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4
 (
HRTIM_RST1R_TIMEVNT7
è

	)

1533 
	#LL_HRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2
 (
HRTIM_RST1R_TIMEVNT8
è

	)

1534 
	#LL_HRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3
 (
HRTIM_RST1R_TIMEVNT9
è

	)

1535 
	#LL_HRTIM_OUTPUTRESET_EEV_1
 (
HRTIM_RST1R_EXTVNT1
è

	)

1536 
	#LL_HRTIM_OUTPUTRESET_EEV_2
 (
HRTIM_RST1R_EXTVNT2
è

	)

1537 
	#LL_HRTIM_OUTPUTRESET_EEV_3
 (
HRTIM_RST1R_EXTVNT3
è

	)

1538 
	#LL_HRTIM_OUTPUTRESET_EEV_4
 (
HRTIM_RST1R_EXTVNT4
è

	)

1539 
	#LL_HRTIM_OUTPUTRESET_EEV_5
 (
HRTIM_RST1R_EXTVNT5
è

	)

1540 
	#LL_HRTIM_OUTPUTRESET_EEV_6
 (
HRTIM_RST1R_EXTVNT6
è

	)

1541 
	#LL_HRTIM_OUTPUTRESET_EEV_7
 (
HRTIM_RST1R_EXTVNT7
è

	)

1542 
	#LL_HRTIM_OUTPUTRESET_EEV_8
 (
HRTIM_RST1R_EXTVNT8
è

	)

1543 
	#LL_HRTIM_OUTPUTRESET_EEV_9
 (
HRTIM_RST1R_EXTVNT9
è

	)

1544 
	#LL_HRTIM_OUTPUTRESET_EEV_10
 (
HRTIM_RST1R_EXTVNT10
è

	)

1545 
	#LL_HRTIM_OUTPUTRESET_UPDATE
 (
HRTIM_RST1R_UPDATE
è

	)

1554 
	#LL_HRTIM_OUT_POSITIVE_POLARITY
 0x00000000U

	)

1555 
	#LL_HRTIM_OUT_NEGATIVE_POLARITY
 (
HRTIM_OUTR_POL1
è

	)

1564 
	#LL_HRTIM_OUT_NO_IDLE
 0x00000000U

	)

1565 
	#LL_HRTIM_OUT_IDLE_WHEN_BURST
 (
HRTIM_OUTR_IDLM1
è

	)

1574 
	#LL_HRTIM_INTERLEAVED_MODE_DISABLED
 0x000U

	)

1575 
	#LL_HRTIM_INTERLEAVED_MODE_DUAL
 
HRTIM_MCR_HALF


	)

1576 
	#LL_HRTIM_INTERLEAVED_MODE_TRIPLE
 
HRTIM_MCR_INTLVD_0


	)

1577 
	#LL_HRTIM_INTERLEAVED_MODE_QUAD
 
HRTIM_MCR_INTLVD_1


	)

1585 
	#LL_HRTIM_HALF_MODE_DISABLED
 0x000U

	)

1586 
	#LL_HRTIM_HALF_MODE_ENABLE
 
HRTIM_MCR_HALF


	)

1595 
	#LL_HRTIM_OUT_IDLELEVEL_INACTIVE
 0x00000000U

	)

1596 
	#LL_HRTIM_OUT_IDLELEVEL_ACTIVE
 (
HRTIM_OUTR_IDLES1
è

	)

1605 
	#LL_HRTIM_OUT_FAULTSTATE_NO_ACTION
 0x00000000U

	)

1606 
	#LL_HRTIM_OUT_FAULTSTATE_ACTIVE
 (
HRTIM_OUTR_FAULT1_0
è

	)

1607 
	#LL_HRTIM_OUT_FAULTSTATE_INACTIVE
 (
HRTIM_OUTR_FAULT1_1
è

	)

1608 
	#LL_HRTIM_OUT_FAULTSTATE_HIGHZ
 (
HRTIM_OUTR_FAULT1_1
 | 
HRTIM_OUTR_FAULT1_0
è

	)

1617 
	#LL_HRTIM_OUT_CHOPPERMODE_DISABLED
 0x00000000U

	)

1618 
	#LL_HRTIM_OUT_CHOPPERMODE_ENABLED
 (
HRTIM_OUTR_CHP1
è

	)

1628 
	#LL_HRTIM_OUT_BM_ENTRYMODE_REGULAR
 0x00000000U

	)

1629 
	#LL_HRTIM_OUT_BM_ENTRYMODE_DELAYED
 (
HRTIM_OUTR_DIDL1
è

	)

1637 
	#LL_HRTIM_OUT_LEVEL_INACTIVE
 0x00000000U

	)

1638 
	#LL_HRTIM_OUT_LEVEL_ACTIVE
 ((
ušt32_t
)0x00000001è

	)

1647 
	#LL_HRTIM_EEV1SRC_GPIO
 0x00000000U

	)

1648 
	#LL_HRTIM_EEV2SRC_GPIO
 0x00000000U

	)

1649 
	#LL_HRTIM_EEV3SRC_GPIO
 0x00000000U

	)

1650 
	#LL_HRTIM_EEV4SRC_GPIO
 0x00000000U

	)

1651 
	#LL_HRTIM_EEV5SRC_GPIO
 0x00000000U

	)

1652 
	#LL_HRTIM_EEV6SRC_GPIO
 0x00000000U

	)

1653 
	#LL_HRTIM_EEV7SRC_GPIO
 0x00000000U

	)

1654 
	#LL_HRTIM_EEV8SRC_GPIO
 0x00000000U

	)

1655 
	#LL_HRTIM_EEV9SRC_GPIO
 0x00000000U

	)

1656 
	#LL_HRTIM_EEV10SRC_GPIO
 0x00000000U

	)

1657 
	#LL_HRTIM_EEV1SRC_COMP2_OUT
 (
HRTIM_EECR1_EE1SRC_0
è

	)

1658 
	#LL_HRTIM_EEV2SRC_COMP4_OUT
 (
HRTIM_EECR1_EE1SRC_0
è

	)

1659 
	#LL_HRTIM_EEV3SRC_COMP6_OUT
 (
HRTIM_EECR1_EE1SRC_0
è

	)

1660 
	#LL_HRTIM_EEV4SRC_COMP1_OUT
 (
HRTIM_EECR1_EE1SRC_0
è

	)

1661 
	#LL_HRTIM_EEV5SRC_COMP3_OUT
 (
HRTIM_EECR1_EE1SRC_0
è

	)

1662 
	#LL_HRTIM_EEV6SRC_COMP2_OUT
 (
HRTIM_EECR1_EE1SRC_0
è

	)

1663 
	#LL_HRTIM_EEV7SRC_COMP4_OUT
 (
HRTIM_EECR1_EE1SRC_0
è

	)

1664 
	#LL_HRTIM_EEV8SRC_COMP6_OUT
 (
HRTIM_EECR1_EE1SRC_0
è

	)

1665 
	#LL_HRTIM_EEV9SRC_COMP5_OUT
 (
HRTIM_EECR1_EE1SRC_0
è

	)

1666 
	#LL_HRTIM_EEV10SRC_COMP7_OUT
 (
HRTIM_EECR1_EE1SRC_0
è

	)

1667 
	#LL_HRTIM_EEV1SRC_TIM1_TRGO
 (
HRTIM_EECR1_EE1SRC_1
è

	)

1668 
	#LL_HRTIM_EEV2SRC_TIM2_TRGO
 (
HRTIM_EECR1_EE1SRC_1
è

	)

1669 
	#LL_HRTIM_EEV3SRC_TIM3_TRGO
 (
HRTIM_EECR1_EE1SRC_1
è

	)

1670 
	#LL_HRTIM_EEV4SRC_COMP5_OUT
 (
HRTIM_EECR1_EE1SRC_1
è

	)

1671 
	#LL_HRTIM_EEV5SRC_COMP7_OUT
 (
HRTIM_EECR1_EE1SRC_1
è

	)

1672 
	#LL_HRTIM_EEV6SRC_COMP1_OUT
 (
HRTIM_EECR1_EE1SRC_1
è

	)

1673 
	#LL_HRTIM_EEV7SRC_TIM7_TRGO
 (
HRTIM_EECR1_EE1SRC_1
è

	)

1674 
	#LL_HRTIM_EEV8SRC_COMP3_OUT
 (
HRTIM_EECR1_EE1SRC_1
è

	)

1675 
	#LL_HRTIM_EEV9SRC_TIM15_TRGO
 (
HRTIM_EECR1_EE1SRC_1
è

	)

1676 
	#LL_HRTIM_EEV10SRC_TIM6_TRGO
 (
HRTIM_EECR1_EE1SRC_1
è

	)

1677 
	#LL_HRTIM_EEV1SRC_ADC1_AWD1
 (
HRTIM_EECR1_EE1SRC_1
 | 
HRTIM_EECR1_EE1SRC_0
è

	)

1678 
	#LL_HRTIM_EEV2SRC_ADC1_AWD2
 (
HRTIM_EECR1_EE1SRC_1
 | 
HRTIM_EECR1_EE1SRC_0
è

	)

1679 
	#LL_HRTIM_EEV3SRC_ADC1_AWD3
 (
HRTIM_EECR1_EE1SRC_1
 | 
HRTIM_EECR1_EE1SRC_0
è

	)

1680 
	#LL_HRTIM_EEV4SRC_ADC2_AWD1
 (
HRTIM_EECR1_EE1SRC_1
 | 
HRTIM_EECR1_EE1SRC_0
è

	)

1681 
	#LL_HRTIM_EEV5SRC_ADC2_AWD2
 (
HRTIM_EECR1_EE1SRC_1
 | 
HRTIM_EECR1_EE1SRC_0
è

	)

1682 
	#LL_HRTIM_EEV6SRC_ADC2_AWD3
 (
HRTIM_EECR1_EE1SRC_1
 | 
HRTIM_EECR1_EE1SRC_0
è

	)

1683 
	#LL_HRTIM_EEV7SRC_ADC3_AWD1
 (
HRTIM_EECR1_EE1SRC_1
 | 
HRTIM_EECR1_EE1SRC_0
è

	)

1684 
	#LL_HRTIM_EEV8SRC_ADC4_AWD1
 (
HRTIM_EECR1_EE1SRC_1
 | 
HRTIM_EECR1_EE1SRC_0
è

	)

1685 
	#LL_HRTIM_EEV9SRC_COMP4_OUT
 (
HRTIM_EECR1_EE1SRC_1
 | 
HRTIM_EECR1_EE1SRC_0
è

	)

1686 
	#LL_HRTIM_EEV10SRC_ADC5_AWD1
 (
HRTIM_EECR1_EE1SRC_1
 | 
HRTIM_EECR1_EE1SRC_0
è

	)

1694 
	#LL_HRTIM_EE_POLARITY_HIGH
 0x00000000U

	)

1695 
	#LL_HRTIM_EE_POLARITY_LOW
 (
HRTIM_EECR1_EE1POL
è

	)

1704 
	#LL_HRTIM_EE_SENSITIVITY_LEVEL
 0x00000000U

	)

1705 
	#LL_HRTIM_EE_SENSITIVITY_RISINGEDGE
 (
HRTIM_EECR1_EE1SNS_0
è

	)

1706 
	#LL_HRTIM_EE_SENSITIVITY_FALLINGEDGE
 (
HRTIM_EECR1_EE1SNS_1
è

	)

1707 
	#LL_HRTIM_EE_SENSITIVITY_BOTHEDGES
 (
HRTIM_EECR1_EE1SNS_1
 | 
HRTIM_EECR1_EE1SNS_0
è

	)

1716 
	#LL_HRTIM_EE_FASTMODE_DISABLE
 0x00000000U

	)

1717 
	#LL_HRTIM_EE_FASTMODE_ENABLE
 (
HRTIM_EECR1_EE1FAST
è

	)

1726 
	#LL_HRTIM_EE_FILTER_NONE
 0x00000000U

	)

1727 
	#LL_HRTIM_EE_FILTER_1
 (
HRTIM_EECR3_EE6F_0
è

	)

1728 
	#LL_HRTIM_EE_FILTER_2
 (
HRTIM_EECR3_EE6F_1
è

	)

1729 
	#LL_HRTIM_EE_FILTER_3
 (
HRTIM_EECR3_EE6F_1
 | 
HRTIM_EECR3_EE6F_0
è

	)

1730 
	#LL_HRTIM_EE_FILTER_4
 (
HRTIM_EECR3_EE6F_2
è

	)

1731 
	#LL_HRTIM_EE_FILTER_5
 (
HRTIM_EECR3_EE6F_2
 | 
HRTIM_EECR3_EE6F_0
è

	)

1732 
	#LL_HRTIM_EE_FILTER_6
 (
HRTIM_EECR3_EE6F_2
 | 
HRTIM_EECR3_EE6F_1
è

	)

1733 
	#LL_HRTIM_EE_FILTER_7
 (
HRTIM_EECR3_EE6F_2
 | 
HRTIM_EECR3_EE6F_1
 | 
HRTIM_EECR3_EE6F_0
è

	)

1734 
	#LL_HRTIM_EE_FILTER_8
 (
HRTIM_EECR3_EE6F_3
è

	)

1735 
	#LL_HRTIM_EE_FILTER_9
 (
HRTIM_EECR3_EE6F_3
 | 
HRTIM_EECR3_EE6F_0
è

	)

1736 
	#LL_HRTIM_EE_FILTER_10
 (
HRTIM_EECR3_EE6F_3
 | 
HRTIM_EECR3_EE6F_1
è

	)

1737 
	#LL_HRTIM_EE_FILTER_11
 (
HRTIM_EECR3_EE6F_3
 | 
HRTIM_EECR3_EE6F_1
 | 
HRTIM_EECR3_EE6F_0
è

	)

1738 
	#LL_HRTIM_EE_FILTER_12
 (
HRTIM_EECR3_EE6F_3
 | 
HRTIM_EECR3_EE6F_2
è

	)

1739 
	#LL_HRTIM_EE_FILTER_13
 (
HRTIM_EECR3_EE6F_3
 | 
HRTIM_EECR3_EE6F_2
 | 
HRTIM_EECR3_EE6F_0
è

	)

1740 
	#LL_HRTIM_EE_FILTER_14
 (
HRTIM_EECR3_EE6F_3
 | 
HRTIM_EECR3_EE6F_2
 | 
HRTIM_EECR3_EE6F_1
è

	)

1741 
	#LL_HRTIM_EE_FILTER_15
 (
HRTIM_EECR3_EE6F_3
 | 
HRTIM_EECR3_EE6F_2
 | 
HRTIM_EECR3_EE6F_1
 | 
HRTIM_EECR3_EE6F_0
è

	)

1750 
	#LL_HRTIM_EE_PRESCALER_DIV1
 0x00000000U

	)

1751 
	#LL_HRTIM_EE_PRESCALER_DIV2
 (
HRTIM_EECR3_EEVSD_0
è

	)

1752 
	#LL_HRTIM_EE_PRESCALER_DIV4
 (
HRTIM_EECR3_EEVSD_1
è

	)

1753 
	#LL_HRTIM_EE_PRESCALER_DIV8
 (
HRTIM_EECR3_EEVSD_1
 | 
HRTIM_EECR3_EEVSD_0
è

	)

1762 
	#LL_HRTIM_EVENT_COUNTER_A
 ((
ušt32_t
)0Uè

	)

1763 
	#LL_HRTIM_EVENT_COUNTER_B
 ((
ušt32_t
)16Uè

	)

1772 
	#LL_HRTIM_EVENT_COUNTERRSTMODE_UNCONDITIONAL
 ((
ušt32_t
)0Uè

	)

1773 
	#LL_HRTIM_EVENT_COUNTERRSTMODE_CONDITIONAL
 ((
ušt32_t
)
HRTIM_EEFR3_EEVARSTM
è

	)

1782 
	#LL_HRTIM_FLT_SRC_DIGITALINPUT
 0x00000000U

	)

1783 
	#LL_HRTIM_FLT_SRC_INTERNAL
 
HRTIM_FLTINR1_FLT1SRC_0


	)

1784 
	#LL_HRTIM_FLT_SRC_EEVINPUT
 
HRTIM_FLTINR2_FLT1SRC_1


	)

1793 
	#LL_HRTIM_FLT_POLARITY_LOW
 0x00000000U

	)

1794 
	#LL_HRTIM_FLT_POLARITY_HIGH
 (
HRTIM_FLTINR1_FLT1P
è

	)

1803 
	#LL_HRTIM_FLT_FILTER_NONE
 0x00000000U

	)

1804 
	#LL_HRTIM_FLT_FILTER_1
 (
HRTIM_FLTINR1_FLT1F_0
è

	)

1805 
	#LL_HRTIM_FLT_FILTER_2
 (
HRTIM_FLTINR1_FLT1F_1
è

	)

1806 
	#LL_HRTIM_FLT_FILTER_3
 (
HRTIM_FLTINR1_FLT1F_1
 | 
HRTIM_FLTINR1_FLT1F_0
è

	)

1807 
	#LL_HRTIM_FLT_FILTER_4
 (
HRTIM_FLTINR1_FLT1F_2
è

	)

1808 
	#LL_HRTIM_FLT_FILTER_5
 (
HRTIM_FLTINR1_FLT1F_2
 | 
HRTIM_FLTINR1_FLT1F_0
è

	)

1809 
	#LL_HRTIM_FLT_FILTER_6
 (
HRTIM_FLTINR1_FLT1F_2
 | 
HRTIM_FLTINR1_FLT1F_1
è

	)

1810 
	#LL_HRTIM_FLT_FILTER_7
 (
HRTIM_FLTINR1_FLT1F_2
 | 
HRTIM_FLTINR1_FLT1F_1
 | 
HRTIM_FLTINR1_FLT1F_0
è

	)

1811 
	#LL_HRTIM_FLT_FILTER_8
 (
HRTIM_FLTINR1_FLT1F_3
è

	)

1812 
	#LL_HRTIM_FLT_FILTER_9
 (
HRTIM_FLTINR1_FLT1F_3
 | 
HRTIM_FLTINR1_FLT1F_0
è

	)

1813 
	#LL_HRTIM_FLT_FILTER_10
 (
HRTIM_FLTINR1_FLT1F_3
 | 
HRTIM_FLTINR1_FLT1F_1
è

	)

1814 
	#LL_HRTIM_FLT_FILTER_11
 (
HRTIM_FLTINR1_FLT1F_3
 | 
HRTIM_FLTINR1_FLT1F_1
 | 
HRTIM_FLTINR1_FLT1F_0
è

	)

1815 
	#LL_HRTIM_FLT_FILTER_12
 (
HRTIM_FLTINR1_FLT1F_3
 | 
HRTIM_FLTINR1_FLT1F_2
è

	)

1816 
	#LL_HRTIM_FLT_FILTER_13
 (
HRTIM_FLTINR1_FLT1F_3
 | 
HRTIM_FLTINR1_FLT1F_2
 | 
HRTIM_FLTINR1_FLT1F_0
è

	)

1817 
	#LL_HRTIM_FLT_FILTER_14
 (
HRTIM_FLTINR1_FLT1F_3
 | 
HRTIM_FLTINR1_FLT1F_2
 | 
HRTIM_FLTINR1_FLT1F_1
è

	)

1818 
	#LL_HRTIM_FLT_FILTER_15
 (
HRTIM_FLTINR1_FLT1F_3
 | 
HRTIM_FLTINR1_FLT1F_2
 | 
HRTIM_FLTINR1_FLT1F_1
 | 
HRTIM_FLTINR1_FLT1F_0
è

	)

1827 
	#LL_HRTIM_FLT_PRESCALER_DIV1
 0x00000000U

	)

1828 
	#LL_HRTIM_FLT_PRESCALER_DIV2
 (
HRTIM_FLTINR2_FLTSD_0
è

	)

1829 
	#LL_HRTIM_FLT_PRESCALER_DIV4
 (
HRTIM_FLTINR2_FLTSD_1
è

	)

1830 
	#LL_HRTIM_FLT_PRESCALER_DIV8
 (
HRTIM_FLTINR2_FLTSD_1
 | 
HRTIM_FLTINR2_FLTSD_0
è

	)

1839 
	#LL_HRTIM_FLT_BLANKING_RSTALIGNED
 0x00000000U

	)

1840 
	#LL_HRTIM_FLT_BLANKING_MOVING
 (
HRTIM_FLTINR3_FLT1BLKS
è

	)

1849 
	#LL_HRTIM_FLT_COUNTERRST_UNCONDITIONAL
 0x00000000U

	)

1850 
	#LL_HRTIM_FLT_COUNTERRST_CONDITIONAL
 (
HRTIM_FLTINR3_FLT1RSTM
è

	)

1860 
	#LL_HRTIM_BM_MODE_SINGLESHOT
 0x00000000U

	)

1861 
	#LL_HRTIM_BM_MODE_CONTINOUS
 (
HRTIM_BMCR_BMOM
è

	)

1870 
	#LL_HRTIM_BM_CLKSRC_MASTER
 0x00000000U

	)

1871 
	#LL_HRTIM_BM_CLKSRC_TIMER_A
 (
HRTIM_BMCR_BMCLK_0
è

	)

1872 
	#LL_HRTIM_BM_CLKSRC_TIMER_B
 (
HRTIM_BMCR_BMCLK_1
è

	)

1873 
	#LL_HRTIM_BM_CLKSRC_TIMER_C
 (
HRTIM_BMCR_BMCLK_1
 | 
HRTIM_BMCR_BMCLK_0
è

	)

1874 
	#LL_HRTIM_BM_CLKSRC_TIMER_D
 (
HRTIM_BMCR_BMCLK_2
è

	)

1875 
	#LL_HRTIM_BM_CLKSRC_TIMER_E
 (
HRTIM_BMCR_BMCLK_2
 | 
HRTIM_BMCR_BMCLK_0
è

	)

1876 
	#LL_HRTIM_BM_CLKSRC_TIMER_F
 (
HRTIM_BMCR_BMCLK_3
 | 
HRTIM_BMCR_BMCLK_1
 | 
HRTIM_BMCR_BMCLK_0
è

	)

1877 
	#LL_HRTIM_BM_CLKSRC_TIM16_OC
 (
HRTIM_BMCR_BMCLK_2
 | 
HRTIM_BMCR_BMCLK_1
è

	)

1878 
	#LL_HRTIM_BM_CLKSRC_TIM17_OC
 (
HRTIM_BMCR_BMCLK_2
 | 
HRTIM_BMCR_BMCLK_1
 | 
HRTIM_BMCR_BMCLK_0
è

	)

1879 
	#LL_HRTIM_BM_CLKSRC_TIM7_TRGO
 (
HRTIM_BMCR_BMCLK_3
è

	)

1880 
	#LL_HRTIM_BM_CLKSRC_FHRTIM
 (
HRTIM_BMCR_BMCLK_3
 | 
HRTIM_BMCR_BMCLK_1
è

	)

1889 
	#LL_HRTIM_BM_PRESCALER_DIV1
 0x00000000U

	)

1890 
	#LL_HRTIM_BM_PRESCALER_DIV2
 (
HRTIM_BMCR_BMPRSC_0
è

	)

1891 
	#LL_HRTIM_BM_PRESCALER_DIV4
 (
HRTIM_BMCR_BMPRSC_1
è

	)

1892 
	#LL_HRTIM_BM_PRESCALER_DIV8
 (
HRTIM_BMCR_BMPRSC_1
 | 
HRTIM_BMCR_BMPRSC_0
è

	)

1893 
	#LL_HRTIM_BM_PRESCALER_DIV16
 (
HRTIM_BMCR_BMPRSC_2
è

	)

1894 
	#LL_HRTIM_BM_PRESCALER_DIV32
 (
HRTIM_BMCR_BMPRSC_2
 | 
HRTIM_BMCR_BMPRSC_0
è

	)

1895 
	#LL_HRTIM_BM_PRESCALER_DIV64
 (
HRTIM_BMCR_BMPRSC_2
 | 
HRTIM_BMCR_BMPRSC_1
è

	)

1896 
	#LL_HRTIM_BM_PRESCALER_DIV128
 (
HRTIM_BMCR_BMPRSC_2
 | 
HRTIM_BMCR_BMPRSC_1
 | 
HRTIM_BMCR_BMPRSC_0
è

	)

1897 
	#LL_HRTIM_BM_PRESCALER_DIV256
 (
HRTIM_BMCR_BMPRSC_3
è

	)

1898 
	#LL_HRTIM_BM_PRESCALER_DIV512
 (
HRTIM_BMCR_BMPRSC_3
 | 
HRTIM_BMCR_BMPRSC_0
è

	)

1899 
	#LL_HRTIM_BM_PRESCALER_DIV1024
 (
HRTIM_BMCR_BMPRSC_3
 | 
HRTIM_BMCR_BMPRSC_1
è

	)

1900 
	#LL_HRTIM_BM_PRESCALER_DIV2048
 (
HRTIM_BMCR_BMPRSC_3
 | 
HRTIM_BMCR_BMPRSC_1
 | 
HRTIM_BMCR_BMPRSC_0
è

	)

1901 
	#LL_HRTIM_BM_PRESCALER_DIV4096
 (
HRTIM_BMCR_BMPRSC_3
 | 
HRTIM_BMCR_BMPRSC_2
è

	)

1902 
	#LL_HRTIM_BM_PRESCALER_DIV8192
 (
HRTIM_BMCR_BMPRSC_3
 | 
HRTIM_BMCR_BMPRSC_2
 | 
HRTIM_BMCR_BMPRSC_0
è

	)

1903 
	#LL_HRTIM_BM_PRESCALER_DIV16384
 (
HRTIM_BMCR_BMPRSC_3
 | 
HRTIM_BMCR_BMPRSC_2
 | 
HRTIM_BMCR_BMPRSC_1
è

	)

1904 
	#LL_HRTIM_BM_PRESCALER_DIV32768
 (
HRTIM_BMCR_BMPRSC_3
 | 
HRTIM_BMCR_BMPRSC_2
 | 
HRTIM_BMCR_BMPRSC_1
 | 
HRTIM_BMCR_BMPRSC_0
è

	)

1913 
	#LL_HRTIM_BM_TRIG_NONE
 0x00000000U

	)

1914 
	#LL_HRTIM_BM_TRIG_MASTER_RESET
 (
HRTIM_BMTRGR_MSTRST
è

	)

1915 
	#LL_HRTIM_BM_TRIG_MASTER_REPETITION
 (
HRTIM_BMTRGR_MSTREP
è

	)

1916 
	#LL_HRTIM_BM_TRIG_MASTER_CMP1
 (
HRTIM_BMTRGR_MSTCMP1
è

	)

1917 
	#LL_HRTIM_BM_TRIG_MASTER_CMP2
 (
HRTIM_BMTRGR_MSTCMP2
è

	)

1918 
	#LL_HRTIM_BM_TRIG_MASTER_CMP3
 (
HRTIM_BMTRGR_MSTCMP3
è

	)

1919 
	#LL_HRTIM_BM_TRIG_MASTER_CMP4
 (
HRTIM_BMTRGR_MSTCMP4
è

	)

1920 
	#LL_HRTIM_BM_TRIG_TIMA_RESET
 (
HRTIM_BMTRGR_TARST
è

	)

1921 
	#LL_HRTIM_BM_TRIG_TIMA_REPETITION
 (
HRTIM_BMTRGR_TAREP
è

	)

1922 
	#LL_HRTIM_BM_TRIG_TIMA_CMP1
 (
HRTIM_BMTRGR_TACMP1
è

	)

1923 
	#LL_HRTIM_BM_TRIG_TIMA_CMP2
 (
HRTIM_BMTRGR_TACMP2
è

	)

1924 
	#LL_HRTIM_BM_TRIG_TIMB_RESET
 (
HRTIM_BMTRGR_TBRST
è

	)

1925 
	#LL_HRTIM_BM_TRIG_TIMB_REPETITION
 (
HRTIM_BMTRGR_TBREP
è

	)

1926 
	#LL_HRTIM_BM_TRIG_TIMB_CMP1
 (
HRTIM_BMTRGR_TBCMP1
è

	)

1927 
	#LL_HRTIM_BM_TRIG_TIMB_CMP2
 (
HRTIM_BMTRGR_TBCMP2
è

	)

1928 
	#LL_HRTIM_BM_TRIG_TIMC_RESET
 (
HRTIM_BMTRGR_TCRST
è

	)

1929 
	#LL_HRTIM_BM_TRIG_TIMC_REPETITION
 (
HRTIM_BMTRGR_TCREP
è

	)

1930 
	#LL_HRTIM_BM_TRIG_TIMC_CMP1
 (
HRTIM_BMTRGR_TCCMP1
è

	)

1931 
	#LL_HRTIM_BM_TRIG_TIMC_CMP2
 (
HRTIM_BMTRGR_TCCMP2
è

	)

1932 
	#LL_HRTIM_BM_TRIG_TIMD_RESET
 (
HRTIM_BMTRGR_TDRST
è

	)

1933 
	#LL_HRTIM_BM_TRIG_TIMD_REPETITION
 (
HRTIM_BMTRGR_TDREP
è

	)

1934 
	#LL_HRTIM_BM_TRIG_TIMD_CMP1
 (
HRTIM_BMTRGR_TDCMP1
è

	)

1935 
	#LL_HRTIM_BM_TRIG_TIMD_CMP2
 (
HRTIM_BMTRGR_TDCMP2
è

	)

1936 
	#LL_HRTIM_BM_TRIG_TIME_RESET
 (
HRTIM_BMTRGR_TERST
è

	)

1937 
	#LL_HRTIM_BM_TRIG_TIME_REPETITION
 (
HRTIM_BMTRGR_TEREP
è

	)

1938 
	#LL_HRTIM_BM_TRIG_TIME_CMP1
 (
HRTIM_BMTRGR_TECMP1
è

	)

1939 
	#LL_HRTIM_BM_TRIG_TIME_CMP2
 (
HRTIM_BMTRGR_TECMP2
è

	)

1940 
	#LL_HRTIM_BM_TRIG_TIMF_RESET
 (
HRTIM_BMTRGR_TFRST
è

	)

1941 
	#LL_HRTIM_BM_TRIG_TIMF_REPETITION
 (
HRTIM_BMTRGR_TFREP
è

	)

1942 
	#LL_HRTIM_BM_TRIG_TIMF_CMP1
 (
HRTIM_BMTRGR_TFCMP1
è

	)

1943 
	#LL_HRTIM_BM_TRIG_TIMF_CMP2
 (
HRTIM_BMTRGR_TFCMP2
è

	)

1944 
	#LL_HRTIM_BM_TRIG_TIMA_EVENT7
 (
HRTIM_BMTRGR_TAEEV7
è

	)

1945 
	#LL_HRTIM_BM_TRIG_TIMD_EVENT8
 (
HRTIM_BMTRGR_TDEEV8
è

	)

1946 
	#LL_HRTIM_BM_TRIG_EVENT_7
 (
HRTIM_BMTRGR_EEV7
è

	)

1947 
	#LL_HRTIM_BM_TRIG_EVENT_8
 (
HRTIM_BMTRGR_EEV8
è

	)

1948 
	#LL_HRTIM_BM_TRIG_EVENT_ONCHIP
 (
HRTIM_BMTRGR_OCHPEV
è

	)

1957 
	#LL_HRTIM_BM_STATUS_NORMAL
 0x00000000U

	)

1958 
	#LL_HRTIM_BM_STATUS_BURST_ONGOING
 
HRTIM_BMCR_BMSTAT


	)

1967 
	#LL_HRTIM_COUNTING_MODE_UP
 0x00000000U

	)

1968 
	#LL_HRTIM_COUNTING_MODE_UP_DOWN
 
HRTIM_TIMCR2_UDM


	)

1977 
	#LL_HRTIM_ROLLOVER_MODE_PER
 2U

	)

1978 
	#LL_HRTIM_ROLLOVER_MODE_RST
 1U

	)

1979 
	#LL_HRTIM_ROLLOVER_MODE_BOTH
 0U

	)

1988 
	#LL_HRTIM_TRIGHALF_DISABLED
 0x00000000U

	)

1989 
	#LL_HRTIM_TRIGHALF_ENABLED
 
HRTIM_TIMCR2_TRGHLF


	)

1998 
	#LL_HRTIM_GTCMP1_EQUAL
 0x00000000U

	)

1999 
	#LL_HRTIM_GTCMP1_GREATER
 
HRTIM_TIMCR2_GTCMP1


	)

2000 
	#LL_HRTIM_GTCMP3_EQUAL
 0x00000000U

	)

2001 
	#LL_HRTIM_GTCMP3_GREATER
 
HRTIM_TIMCR2_GTCMP3


	)

2010 
	#LL_HRTIM_DCDE_DISABLED
 0x00000000U

	)

2011 
	#LL_HRTIM_DCDE_ENABLED
 
HRTIM_TIMCR2_DCDE


	)

2020 
	#LL_HRTIM_DCDR_COUNTER
 0x00000000U

	)

2021 
	#LL_HRTIM_DCDR_OUT1SET
 
HRTIM_TIMCR2_DCDR


	)

2030 
	#LL_HRTIM_DCDS_CMP2
 0x00000000U

	)

2031 
	#LL_HRTIM_DCDS_OUT1RST
 
HRTIM_TIMCR2_DCDS


	)

2056 
	#LL_HRTIM_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

2064 
	#LL_HRTIM_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

2081 
	#__LL_HRTIM_GET_OUTPUT_STATE
(
__OUTPUT_STATUS_EN__
, 
__OUTPUT_STATUS_DIS__
)\

2082 (((
__OUTPUT_STATUS_EN__
è=ð1è? 
LL_HRTIM_OUTPUTSTATE_RUN
 :\

2083 ((
__OUTPUT_STATUS_DIS__
è=ð0è? 
LL_HRTIM_OUTPUTSTATE_IDLE
 : 
LL_HRTIM_OUTPUTSTATE_FAULT
)

	)

2111 
__STATIC_INLINE
 
LL_HRTIM_S‘SyncInSrc
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
SyncInSrc
)

2113 
MODIFY_REG
(
HRTIMx
->
sMa¡”Regs
.
MCR
, 
HRTIM_MCR_SYNC_IN
, 
SyncInSrc
);

2125 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_G‘SyncInSrc
(
HRTIM_Ty³Def
 *
HRTIMx
)

2127  (
READ_BIT
(
HRTIMx
->
sMa¡”Regs
.
MCR
, 
HRTIM_MCR_SYNC_IN
));

2146 
__STATIC_INLINE
 
LL_HRTIM_CÚfigSyncOut
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
CÚfig
, ušt32_ˆ
Src
)

2148 
MODIFY_REG
(
HRTIMx
->
sMa¡”Regs
.
MCR
, (
HRTIM_MCR_SYNC_OUT
 | 
HRTIM_MCR_SYNC_SRC
), (
CÚfig
 | 
Src
));

2162 
__STATIC_INLINE
 
LL_HRTIM_S‘SyncOutCÚfig
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
SyncOutCÚfig
)

2164 
MODIFY_REG
(
HRTIMx
->
sMa¡”Regs
.
MCR
, 
HRTIM_MCR_SYNC_OUT
, 
SyncOutCÚfig
);

2176 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_G‘SyncOutCÚfig
(
HRTIM_Ty³Def
 *
HRTIMx
)

2178  (
READ_BIT
(
HRTIMx
->
sMa¡”Regs
.
MCR
, 
HRTIM_MCR_SYNC_OUT
));

2192 
__STATIC_INLINE
 
LL_HRTIM_S‘SyncOutSrc
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
SyncOutSrc
)

2194 
MODIFY_REG
(
HRTIMx
->
sMa¡”Regs
.
MCR
, 
HRTIM_MCR_SYNC_SRC
, 
SyncOutSrc
);

2207 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_G‘SyncOutSrc
(
HRTIM_Ty³Def
 *
HRTIMx
)

2209  (
READ_BIT
(
HRTIMx
->
sMa¡”Regs
.
MCR
, 
HRTIM_MCR_SYNC_SRC
));

2235 
__STATIC_INLINE
 
LL_HRTIM_Su¥’dUpd©e
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”s
)

2238 
CLEAR_BIT
(
HRTIMx
->
sCommÚRegs
.
CR1
, ((
LL_HRTIM_TIMER_ALL
 >> 
HRTIM_MCR_MCEN_Pos
è& 
HRTIM_CR1_UDIS_MASK
));

2239 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
CR1
, ((
Tim”s
 >> 
HRTIM_MCR_MCEN_Pos
è& 
HRTIM_CR1_UDIS_MASK
));

2263 
__STATIC_INLINE
 
LL_HRTIM_ResumeUpd©e
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”s
)

2265 
CLEAR_BIT
(
HRTIMx
->
sCommÚRegs
.
CR1
, ((
Tim”s
 >> 
HRTIM_MCR_MCEN_Pos
è& 
HRTIM_CR1_UDIS_MASK
));

2289 
__STATIC_INLINE
 
LL_HRTIM_FÜûUpd©e
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”s
)

2291 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
CR2
, ((
Tim”s
 >> 
HRTIM_MCR_MCEN_Pos
è& 
HRTIM_CR2_SWUPD_MASK
));

2314 
__STATIC_INLINE
 
LL_HRTIM_CouÁ”Re£t
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”s
)

2316 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
CR2
, (((
Tim”s
 >> 
HRTIM_MCR_MCEN_Pos
è<< 
HRTIM_CR2_MRST_Pos
è& 
HRTIM_CR2_SWRST_MASK
));

2340 
__STATIC_INLINE
 
LL_HRTIM_EÇbËSw­Ouuts
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

2342 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

2344 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
CR2
, (
ušt32_t
)(
HRTIM_CR2_SWPA
è<< 
iTim”
);

2368 
__STATIC_INLINE
 
LL_HRTIM_Di§bËSw­Ouuts
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

2370 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

2372 
CLEAR_BIT
(
HRTIMx
->
sCommÚRegs
.
CR2
, (
HRTIM_CR2_SWPA
 << 
iTim”
));

2398 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdSw­Ouuts
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

2400 
ušt32_t
 
iTim”
 = (
ušt8_t
)((
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
) & 0x1FU);

2402  (
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
CR2
, (
ušt32_t
)(
HRTIM_CR2_SWPA
è<< 
iTim”
è>> ((
HRTIM_CR2_SWPA_Pos
 + iTimer)));

2435 
__STATIC_INLINE
 
LL_HRTIM_EÇbËOuut
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ouuts
)

2437 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
OENR
, (
Ouuts
 & 
HRTIM_OENR_OEN_MASK
));

2470 
__STATIC_INLINE
 
LL_HRTIM_Di§bËOuut
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ouuts
)

2472 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
ODISR
, (
Ouuts
 & 
HRTIM_OENR_ODIS_MASK
));

2505 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdOuut
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ouut
)

2507  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
OENR
, 
Ouut
) == Output) ? 1UL : 0UL);

2540 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsDi§bËdOuut
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ouut
)

2542  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
OENR
, 
Ouut
) == 0U) ? 1UL : 0UL);

2836 
__STATIC_INLINE
 
LL_HRTIM_CÚfigADCTrig
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
ADCTrig
, ušt32_ˆ
Upd©e
, ušt32_ˆ
Src
)

2838 
__IO
 
ušt32_t
 *
·dcur
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
CR1
) +

2839 
REG_OFFSET_TAB_ADCUR
[
ADCTrig
]));

2840 
__IO
 
ušt32_t
 *
·dûr
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
ADC1R
) +

2841 
REG_OFFSET_TAB_ADCER
[
ADCTrig
]));

2842 
MODIFY_REG
(*
·dcur
, 
REG_MASK_TAB_ADCUR
[
ADCTrig
], (
Upd©e
 << 
REG_SHIFT_TAB_ADCUR
[ADCTrig]));

2843 
MODIFY_REG
(*
·dûr
, 
REG_MASK_TAB_ADCER
[
ADCTrig
], (
Src
 << 
REG_SHIFT_TAB_ADCER
[ADCTrig]));

2883 
__STATIC_INLINE
 
LL_HRTIM_S‘ADCTrigUpd©e
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
ADCTrig
, ušt32_ˆ
Upd©e
)

2885 
__IO
 
ušt32_t
 *
´eg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
CR1
) +

2886 
REG_OFFSET_TAB_ADCUR
[
ADCTrig
]));

2887 
MODIFY_REG
(*
´eg
, 
REG_MASK_TAB_ADCUR
[
ADCTrig
], (
Upd©e
 << 
REG_SHIFT_TAB_ADCUR
[ADCTrig]));

2923 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_G‘ADCTrigUpd©e
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
ADCTrig
)

2925 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
CR1
) +

2926 
REG_OFFSET_TAB_ADCUR
[
ADCTrig
]));

2927  (
READ_BIT
(*
´eg
, (
REG_MASK_TAB_ADCUR
[
ADCTrig
])è>> 
REG_SHIFT_TAB_ADCUR
[ADCTrig]);

3222 
__STATIC_INLINE
 
LL_HRTIM_S‘ADCTrigSrc
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
ADCTrig
, ušt32_ˆ
Src
)

3224 
__IO
 
ušt32_t
 *
´eg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
ADC1R
) +

3225 
REG_OFFSET_TAB_ADCER
[
ADCTrig
]));

3226 
MODIFY_REG
(*
´eg
, 
REG_MASK_TAB_ADCER
[
ADCTrig
], (
Src
 << 
REG_SHIFT_TAB_ADCER
[ADCTrig]));

3522 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_G‘ADCTrigSrc
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
ADCTrig
)

3524 cÚ¡ 
__IO
 
ušt32_t
 *
´eg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
ADC1R
) +

3525 
REG_OFFSET_TAB_ADCER
[
ADCTrig
]));

3526  (
READ_BIT
(*
´eg
, (
REG_MASK_TAB_ADCER
[
ADCTrig
])è>> 
REG_SHIFT_TAB_ADCER
[ADCTrig]);

3562 
__STATIC_INLINE
 
LL_HRTIM_S‘ADCPo¡SÿËr
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
ADCTrig
, ušt32_ˆ
Po¡SÿËr
)

3565 
ušt64_t
 
mask
 = (ušt64_t)(
HRTIM_ADCPS1_AD1PSC
è<< (
REG_OFFSET_TAB_ADCPSx
[
ADCTrig
]);

3566 
ušt64_t
 
¿tio
 = (ušt64_t)(
Po¡SÿËr
è<< (
REG_OFFSET_TAB_ADCPSx
[
ADCTrig
]);

3568 
MODIFY_REG
(
HRTIMx
->
sCommÚRegs
.
ADCPS1
, (
ušt32_t
)
mask
, (ušt32_t)
¿tio
);

3569 
MODIFY_REG
(
HRTIMx
->
sCommÚRegs
.
ADCPS2
, (
ušt32_t
)(
mask
 >> 32U), (ušt32_t)(
¿tio
 >> 32U));

3599 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_G‘ADCPo¡SÿËr
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
ADCTrig
)

3602 
ušt32_t
 
»g1
 = 
READ_REG
(
HRTIMx
->
sCommÚRegs
.
ADCPS1
);

3603 
ušt32_t
 
»g2
 = 
READ_REG
(
HRTIMx
->
sCommÚRegs
.
ADCPS2
);

3605 
ušt64_t
 
mask
 = (ušt64_t)(
HRTIM_ADCPS1_AD1PSC
è<< (
REG_OFFSET_TAB_ADCPSx
[
ADCTrig
]);

3606 
ušt64_t
 
¿tio
 = (ušt64_t)(
»g1
è| ((ušt64_t)(
»g2
) << 32U);

3608  (
ušt32_t
)((
¿tio
 & 
mask
è>> (
REG_OFFSET_TAB_ADCPSx
[
ADCTrig
])) ;

3627 
__STATIC_INLINE
 
LL_HRTIM_CÚfigDLLC®ib¿tiÚ
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Mode
, ušt32_ˆ
P”iod
)

3629 
MODIFY_REG
(
HRTIMx
->
sCommÚRegs
.
DLLCR
, (
HRTIM_DLLCR_CALEN
 | 
HRTIM_DLLCR_CALRTE
), (
Mode
 | 
P”iod
));

3638 
__STATIC_INLINE
 
LL_HRTIM_S¹DLLC®ib¿tiÚ
(
HRTIM_Ty³Def
 *
HRTIMx
)

3640 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
DLLCR
, 
HRTIM_DLLCR_CAL
);

3671 
__STATIC_INLINE
 
LL_HRTIM_TIM_CouÁ”EÇbË
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”s
)

3673 
SET_BIT
(
HRTIMx
->
sMa¡”Regs
.
MCR
, 
Tim”s
);

3696 
__STATIC_INLINE
 
LL_HRTIM_TIM_CouÁ”Di§bË
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”s
)

3698 
CLEAR_BIT
(
HRTIMx
->
sMa¡”Regs
.
MCR
, 
Tim”s
);

3721 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_IsCouÁ”EÇbËd
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

3723  ((
READ_BIT
(
HRTIMx
->
sMa¡”Regs
.
MCR
, 
Tim”
) == (Timer)) ? 1UL : 0UL);

3752 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘P»sÿËr
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
P»sÿËr
)

3754 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

3755 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

3756 
MODIFY_REG
(*
pReg
, 
HRTIM_MCR_CK_PSC
, 
P»sÿËr
);

3782 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘P»sÿËr
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

3784 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

3785 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

3786  (
READ_BIT
(*
pReg
, 
HRTIM_MCR_CK_PSC
));

3810 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘CouÁ”Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Mode
)

3812 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

3813 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

3814 
MODIFY_REG
(*
pReg
, (
HRTIM_TIMCR_RETRIG
 | 
HRTIM_MCR_CONT
), 
Mode
);

3837 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘CouÁ”Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

3839 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

3840 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

3841  (
READ_BIT
(*
pReg
, (
HRTIM_MCR_RETRIG
 | 
HRTIM_MCR_CONT
)));

3862 
__STATIC_INLINE
 
LL_HRTIM_TIM_EÇbËH®fMode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

3864 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

3865 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

3866 
SET_BIT
(*
pReg
, 
HRTIM_MCR_HALF
);

3884 
__STATIC_INLINE
 
LL_HRTIM_TIM_Di§bËH®fMode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

3886 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

3887 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

3888 
CLEAR_BIT
(*
pReg
, 
HRTIM_MCR_HALF
);

3889 
CLEAR_BIT
(*
pReg
, 
HRTIM_MCR_INTLVD
 << 
REG_SHIFT_TAB_INTLVD
[
iTim”
]);

3907 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_IsEÇbËdH®fMode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

3909 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

3910 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

3912  ((
READ_BIT
(*
pReg
, 
HRTIM_MCR_HALF
) == (HRTIM_MCR_HALF)) ? 1UL : 0UL);

3930 
__STATIC_INLINE
 
LL_HRTIM_TIM_EÇbËResyncUpd©e
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

3932 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

3933 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR
) +

3934 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

3935 
SET_BIT
(*
pReg
, 
HRTIM_TIMCR_RSYNCU
);

3954 
__STATIC_INLINE
 
LL_HRTIM_TIM_Di§bËResyncUpd©e
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

3956 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

3957 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR
) +

3958 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

3960 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMCR_RSYNCU
);

3979 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_IsEÇbËdResyncUpd©e
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

3981 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

3982 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR
) +

3983 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

3985  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMCR_RSYNCU
) == (HRTIM_TIMCR_RSYNCU)) ? 1UL : 0UL);

4012 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘IÁ”ËavedMode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Mode
)

4014 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4015 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4017 
MODIFY_REG
(*
pReg
, 
REG_MASK_TAB_INTLVD
[
iTim”
],

4018 ((
Mode
 & 
HRTIM_MCR_HALF
è| ((Mod& 
HRTIM_MCR_INTLVD
è<< 
REG_SHIFT_TAB_INTLVD
[
iTim”
])));

4047 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘IÁ”ËavedMode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

4049 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4050 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4052 
ušt32_t
 
Mode
 = 
READ_BIT
(*
pReg
, (
REG_MASK_TAB_INTLVD
[
iTim”
]));

4053  ((
Mode
 & 
HRTIM_MCR_HALF
è| ((Mod>> 
REG_SHIFT_TAB_INTLVD
[
iTim”
]è& 
HRTIM_MCR_INTLVD
));

4071 
__STATIC_INLINE
 
LL_HRTIM_TIM_EÇbËS¹OnSync
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

4073 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4074 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4075 
SET_BIT
(*
pReg
, 
HRTIM_MCR_SYNCSTRTM
);

4093 
__STATIC_INLINE
 
LL_HRTIM_TIM_Di§bËS¹OnSync
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

4095 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4096 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4097 
CLEAR_BIT
(*
pReg
, 
HRTIM_MCR_SYNCSTRTM
);

4115 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_IsEÇbËdS¹OnSync
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

4117 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4118 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4120  ((
READ_BIT
(*
pReg
, 
HRTIM_MCR_SYNCSTRTM
) == (HRTIM_MCR_SYNCSTRTM)) ? 1UL : 0UL);

4138 
__STATIC_INLINE
 
LL_HRTIM_TIM_EÇbËRe£tOnSync
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

4140 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4141 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4142 
SET_BIT
(*
pReg
, 
HRTIM_MCR_SYNCRSTM
);

4160 
__STATIC_INLINE
 
LL_HRTIM_TIM_Di§bËRe£tOnSync
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

4162 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4163 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4164 
CLEAR_BIT
(*
pReg
, 
HRTIM_MCR_SYNCRSTM
);

4182 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_IsEÇbËdRe£tOnSync
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

4184 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4185 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4187  ((
READ_BIT
(*
pReg
, 
HRTIM_MCR_SYNCRSTM
) == (HRTIM_MCR_SYNCRSTM)) ? 1UL : 0UL);

4210 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘DACTrig
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
DACTrig
)

4212 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4213 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4214 
MODIFY_REG
(*
pReg
, 
HRTIM_MCR_DACSYNC
, 
DACTrig
);

4236 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘DACTrig
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

4238 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4239 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4240  (
READ_BIT
(*
pReg
, 
HRTIM_MCR_DACSYNC
));

4261 
__STATIC_INLINE
 
LL_HRTIM_TIM_EÇbËP»lßd
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

4263 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4264 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4265 
SET_BIT
(*
pReg
, 
HRTIM_MCR_PREEN
);

4283 
__STATIC_INLINE
 
LL_HRTIM_TIM_Di§bËP»lßd
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

4285 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4286 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4287 
CLEAR_BIT
(*
pReg
, 
HRTIM_MCR_PREEN
);

4305 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_IsEÇbËdP»lßd
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

4307 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4308 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4310  ((
READ_BIT
(*
pReg
, 
HRTIM_MCR_PREEN
) == (HRTIM_MCR_PREEN)) ? 1UL : 0UL);

4352 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Upd©eTrig
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Upd©eTrig
)

4354 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4355 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4356 
MODIFY_REG
(*
pReg
, 
REG_MASK_TAB_UPDATETRIG
[
iTim”
], 
Upd©eTrig
 << 
REG_SHIFT_TAB_UPDATETRIG
[iTimer]);

4396 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Upd©eTrig
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

4398 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4399 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4400  (
READ_BIT
(*
pReg
, 
REG_MASK_TAB_UPDATETRIG
[
iTim”
]è>> 
REG_SHIFT_TAB_UPDATETRIG
[iTimer]);

4435 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Upd©eG©šg
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Upd©eG©šg
)

4437 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4438 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4439 
MODIFY_REG
(*
pReg
, 
REG_MASK_TAB_UPDATEGATING
[
iTim”
], (
Upd©eG©šg
 << 
REG_SHIFT_TAB_UPDATEGATING
[iTimer]));

4473 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Upd©eG©šg
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

4475 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4476 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCR
è+ 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4477  (
READ_BIT
(*
pReg
, 
REG_MASK_TAB_UPDATEGATING
[
iTim”
]è>> 
REG_SHIFT_TAB_UPDATEGATING
[iTimer]);

4493 
__STATIC_INLINE
 
LL_HRTIM_TIM_EÇbËPushPuÎMode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

4495 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

4496 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR
) +

4497 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4498 
SET_BIT
(*
pReg
, 
HRTIM_TIMCR_PSHPLL
);

4514 
__STATIC_INLINE
 
LL_HRTIM_TIM_Di§bËPushPuÎMode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

4516 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

4517 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR
) +

4518 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4519 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMCR_PSHPLL
);

4535 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_IsEÇbËdPushPuÎMode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

4537 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

4538 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR
) +

4539 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4540  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMCR_PSHPLL
) == (HRTIM_TIMCR_PSHPLL)) ? 1UL : 0UL);

4566 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Com·»Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Com·»Un™
,

4567 
ušt32_t
 
Mode
)

4569 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

4570 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR
) +

4571 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4572 
ušt32_t
 
shiá
 = (((ušt32_t)
POSITION_VAL
(
Com·»Un™
è- (ušt32_t)POSITION_VAL(
LL_HRTIM_COMPAREUNIT_2
)) & 0x1FU);

4573 
MODIFY_REG
(* 
pReg
, (
HRTIM_TIMCR_DELCMP2
 << 
shiá
), (
Mode
 << shift));

4597 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Com·»Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
, ušt32_ˆ
Com·»Un™
)

4599 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

4600 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR
) +

4601 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4602 
ušt32_t
 
shiá
 = (((ušt32_t)
POSITION_VAL
(
Com·»Un™
è- (ušt32_t)POSITION_VAL(
LL_HRTIM_COMPAREUNIT_2
)) & 0x1FU);

4603  (
READ_BIT
(*
pReg
, (
HRTIM_TIMCR_DELCMP2
 << 
shiá
)) >> shift);

4628 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘CouÁ”
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
CouÁ”
)

4630 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4631 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCNTR
) +

4632 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4633 
MODIFY_REG
(* 
pReg
, 
HRTIM_MCNTR_MCNTR
, 
CouÁ”
);

4651 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘CouÁ”
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

4653 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4654 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCNTR
) +

4655 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4656  (
READ_BIT
(*
pReg
, 
HRTIM_MCNTR_MCNTR
));

4675 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘P”iod
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
P”iod
)

4677 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4678 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MPER
) +

4679 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4680 
MODIFY_REG
(* 
pReg
, 
HRTIM_MPER_MPER
, 
P”iod
);

4698 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘P”iod
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

4700 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4701 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MPER
) +

4702 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4703  (
READ_BIT
(*
pReg
, 
HRTIM_MPER_MPER
));

4722 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘R•‘™iÚ
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
R•‘™iÚ
)

4724 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4725 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MREP
) +

4726 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4727 
MODIFY_REG
(* 
pReg
, 
HRTIM_MREP_MREP
, 
R•‘™iÚ
);

4745 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘R•‘™iÚ
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

4747 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4748 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MREP
) +

4749 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4750  (
READ_BIT
(*
pReg
, 
HRTIM_MREP_MREP
));

4771 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Com·»1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Com·»V®ue
)

4773 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4774 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCMP1R
) +

4775 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4776 
MODIFY_REG
(* 
pReg
, 
HRTIM_MCMP1R_MCMP1R
, 
Com·»V®ue
);

4796 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Com·»1
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

4798 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4799 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCMP1R
) +

4800 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4801  (
READ_BIT
(*
pReg
, 
HRTIM_MCMP1R_MCMP1R
));

4822 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Com·»2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Com·»V®ue
)

4824 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4825 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCMP2R
) +

4826 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4827 
MODIFY_REG
(* 
pReg
, 
HRTIM_MCMP1R_MCMP2R
, 
Com·»V®ue
);

4847 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Com·»2
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

4849 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4850 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCMP2R
) +

4851 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4852  (
READ_BIT
(*
pReg
, 
HRTIM_MCMP1R_MCMP2R
));

4873 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Com·»3
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Com·»V®ue
)

4875 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4876 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCMP3R
) +

4877 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4878 
MODIFY_REG
(* 
pReg
, 
HRTIM_MCMP1R_MCMP3R
, 
Com·»V®ue
);

4898 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Com·»3
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

4900 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4901 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCMP3R
) +

4902 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4903  (
READ_BIT
(*
pReg
, 
HRTIM_MCMP1R_MCMP3R
));

4924 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Com·»4
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Com·»V®ue
)

4926 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4927 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCMP4R
) +

4928 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4929 
MODIFY_REG
(* 
pReg
, 
HRTIM_MCMP1R_MCMP4R
, 
Com·»V®ue
);

4949 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Com·»4
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

4951 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

4952 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MCMP4R
) +

4953 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

4954  (
READ_BIT
(*
pReg
, 
HRTIM_MCMP1R_MCMP4R
));

5041 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Re£tTrig
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Re£tTrig
)

5043 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5044 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
RSTxR
) +

5045 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5046 
WRITE_REG
(*
pReg
, 
Re£tTrig
);

5126 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Re£tTrig
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

5128 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5129 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
RSTxR
) +

5130 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5131  (
READ_REG
(*
pReg
));

5147 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘C­tu»1
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

5149 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5150 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
CPT1xR
) +

5151 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5152  (
READ_REG
(*
pReg
));

5170 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘C­tu»1DœeùiÚ
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

5172 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5173 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
CPT1xR
) +

5174 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5175  ((
READ_BIT
(*
pReg
, 
HRTIM_CPT1R_DIR
è>> 
HRTIM_CPT1R_DIR_Pos
è<< 
HRTIM_TIMCR2_UDM_Pos
);

5191 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘C­tu»2
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

5193 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5194 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
CPT2xR
) +

5195 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5196  (
READ_REG
(*
pReg
));

5214 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘C­tu»2DœeùiÚ
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

5216 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5217 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
CPT2xR
) +

5218 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5219  ((
READ_BIT
(*
pReg
, 
HRTIM_CPT2R_DIR
è>> 
HRTIM_CPT2R_DIR_Pos
è<< 
HRTIM_TIMCR2_UDM_Pos
);

5311 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘C­tu»Trig
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
C­tu»Un™
,

5312 
ušt64_t
 
C­tu»Trig
)

5314 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5315 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0U].
CPT1xCR
) +

5316 
REG_OFFSET_TAB_TIMER
[
iTim”
] + (
C­tu»Un™
 * 4U)));

5318 
ušt32_t
 
cfg1
 = (ušt32_t)(
C­tu»Trig
 & 0x0000000000000FFFU);

5319 
ušt32_t
 
cfg2
 = (ušt32_t)((
C­tu»Trig
 & 0xFFFFF00F00000000U) >> 32U);

5321 
cfg2
 = (cfg2 & 
REG_MASK_TAB_CPT
[
iTim”
]è| ((cfg2 & 0x0000000FUè<< (
REG_SHIFT_TAB_CPT
[iTimer]));

5323 
WRITE_REG
(*
pReg
, (
cfg1
 | 
cfg2
));

5415 
__STATIC_INLINE
 
ušt64_t
 
LL_HRTIM_TIM_G‘C­tu»Trig
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
C­tu»Un™
)

5417 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5418 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0U].
CPT1xCR
) +

5419 (
ušt32_t
)
REG_OFFSET_TAB_TIMER
[
iTim”
 & 0x7U] + (
C­tu»Un™
 * 4U)));

5421 
ušt64_t
 
cfg
;

5422 
ušt32_t
 
C­tu»Trig
 = 
READ_REG
(*
pReg
);

5424 
cfg
 = (
ušt64_t
)(
ušt32_t
)(((
C­tu»Trig
 & 0xFFFFF000Uè& (ušt32_t)
REG_MASK_TAB_CPT
[
iTim”
]è| (((C­tu»Trig & 0xFFFFF000Uè& (ušt32_t)~REG_MASK_TAB_CPT[iTim”]è>> (
REG_SHIFT_TAB_CPT
[iTimer])));

5426  ((
ušt64_t
)(((ušt64_t)
C­tu»Trig
 & (ušt64_t)0x00000FFFUè| (ušt64_t)((
cfg
) << 32U)));

5442 
__STATIC_INLINE
 
LL_HRTIM_TIM_EÇbËD—dTime
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

5444 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5445 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

5446 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5447 
SET_BIT
(*
pReg
, 
HRTIM_OUTR_DTEN
);

5463 
__STATIC_INLINE
 
LL_HRTIM_TIM_Di§bËD—dTime
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

5465 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5466 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

5467 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5468 
CLEAR_BIT
(*
pReg
, 
HRTIM_OUTR_DTEN
);

5484 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_IsEÇbËdD—dTime
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

5486 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5487 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

5488 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5490  ((
READ_BIT
(*
pReg
, 
HRTIM_OUTR_DTEN
) == (HRTIM_OUTR_DTEN)) ? 1UL : 0UL);

5530 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘DLYPRTMode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
DLYPRTMode
)

5532 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5533 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

5534 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5535 
MODIFY_REG
(*
pReg
, 
HRTIM_OUTR_DLYPRT
, 
DLYPRTMode
);

5572 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘DLYPRTMode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

5574 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5575 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

5576 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5577  (
READ_BIT
(*
pReg
, 
HRTIM_OUTR_DLYPRT
));

5594 
__STATIC_INLINE
 
LL_HRTIM_TIM_EÇbËDLYPRT
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

5596 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5597 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

5598 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5599 
SET_BIT
(*
pReg
, 
HRTIM_OUTR_DLYPRTEN
);

5616 
__STATIC_INLINE
 
LL_HRTIM_TIM_Di§bËDLYPRT
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

5618 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5619 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

5620 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5621 
CLEAR_BIT
(*
pReg
, 
HRTIM_OUTR_DLYPRTEN
);

5637 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_IsEÇbËdDLYPRT
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

5639 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5640 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

5641 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5642  ((
READ_BIT
(*
pReg
, 
HRTIM_OUTR_DLYPRTEN
) == (HRTIM_OUTR_DLYPRTEN)) ? 1UL : 0UL);

5659 
__STATIC_INLINE
 
LL_HRTIM_TIM_EÇbËBIAR
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

5661 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5662 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

5663 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5664 
SET_BIT
(*
pReg
, 
HRTIM_OUTR_BIAR
);

5681 
__STATIC_INLINE
 
LL_HRTIM_TIM_Di§bËBIAR
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

5683 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5684 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0U].
OUTxR
) +

5685 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5686 
CLEAR_BIT
(*
pReg
, 
HRTIM_OUTR_BIAR
);

5702 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_IsEÇbËdBIAR
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

5704 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5705 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

5706 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5708  ((
READ_BIT
(*
pReg
, 
HRTIM_OUTR_BIAR
) == (HRTIM_OUTR_BIAR)) ? 1UL : 0UL);

5736 
__STATIC_INLINE
 
LL_HRTIM_TIM_EÇbËFauÉ
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
FauÉs
)

5738 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5739 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
FLTxR
) +

5740 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5741 
SET_BIT
(*
pReg
, 
FauÉs
);

5769 
__STATIC_INLINE
 
LL_HRTIM_TIM_Di§bËFauÉ
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
FauÉs
)

5771 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5772 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
FLTxR
) +

5773 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5774 
CLEAR_BIT
(*
pReg
, 
FauÉs
);

5802 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_IsEÇbËdFauÉ
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
, ušt32_ˆ
FauÉ
)

5804 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5805 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
FLTxR
) +

5806 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5808  ((
READ_BIT
(*
pReg
, 
FauÉ
) == (Fault)) ? 1UL : 0UL);

5825 
__STATIC_INLINE
 
LL_HRTIM_TIM_LockFauÉ
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

5827 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

5828 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
FLTxR
) +

5829 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

5830 
SET_BIT
(*
pReg
, 
HRTIM_FLTR_FLTLCK
);

5857 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Bur¡ModeO±iÚ
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Bu¹sModeO±iÚ
)

5859 
ušt32_t
 
iTim”
 = (
ušt8_t
)((
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
) & 0x1FU);

5860 
MODIFY_REG
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
Tim”
, 
Bu¹sModeO±iÚ
 << 
iTim”
);

5885 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Bur¡ModeO±iÚ
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

5887 
ušt32_t
 
iTim”
 = (
ušt8_t
)((
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
) & 0x1FU);

5888  (
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
Tim”
è>> 
iTim”
);

5974 
__STATIC_INLINE
 
LL_HRTIM_TIM_CÚfigBur¡DMA
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Regi¡”s
)

5976 cÚ¡ 
ušt8_t
 
REG_OFFSET_TAB_BDTUPR
[] =

5987 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

5988 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
BDMUPR
è+ 
REG_OFFSET_TAB_BDTUPR
[
iTim”
]));

5989 
WRITE_REG
(*
pReg
, 
Regi¡”s
);

6008 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Cu¼’tPushPuÎStus
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

6010 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

6011 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

6012 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6013  (
READ_BIT
(*
pReg
, 
HRTIM_TIMISR_CPPSTAT
));

6031 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘IdËPushPuÎStus
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

6033 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

6034 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

6035 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6036  (
READ_BIT
(*
pReg
, 
HRTIM_TIMISR_IPPSTAT
));

6131 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Ev’tFž‹r
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Ev’t
, ušt32_ˆ
Fž‹r
)

6133 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6134 
ušt32_t
 
iEv’t
 = (
ušt8_t
)(
POSITION_VAL
(
Ev’t
è- POSITION_VAL(
LL_HRTIM_EVENT_1
));

6135 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
EEFxR1
) +

6136 
REG_OFFSET_TAB_TIMER
[
iTim”
] + 
REG_OFFSET_TAB_EECR
[
iEv’t
]));

6137 
MODIFY_REG
(*
pReg
, (
HRTIM_EEFR1_EE1FLTR
 << 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]), (
Fž‹r
 << REG_SHIFT_TAB_EExSRC[iEvent]));

6229 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Ev’tFž‹r
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
, ušt32_ˆ
Ev’t
)

6231 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6232 
ušt32_t
 
iEv’t
 = (
ušt8_t
)(
POSITION_VAL
(
Ev’t
è- POSITION_VAL(
LL_HRTIM_EVENT_1
));

6233 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
EEFxR1
) +

6234 
REG_OFFSET_TAB_TIMER
[
iTim”
] + 
REG_OFFSET_TAB_EECR
[
iEv’t
]));

6235  (
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_EEFR1_EE1FLTR
è<< (
REG_SHIFT_TAB_EExSRC
[
iEv’t
])) >> (REG_SHIFT_TAB_EExSRC[iEvent]));

6275 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Ev’tL©chStus
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Ev’t
,

6276 
ušt32_t
 
L©chStus
)

6278 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6279 
ušt32_t
 
iEv’t
 = (
ušt8_t
)(
POSITION_VAL
(
Ev’t
è- POSITION_VAL(
LL_HRTIM_EVENT_1
));

6280 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
EEFxR1
) +

6281 
REG_OFFSET_TAB_TIMER
[
iTim”
] + 
REG_OFFSET_TAB_EECR
[
iEv’t
]));

6282 
MODIFY_REG
(*
pReg
, (
HRTIM_EEFR1_EE1LTCH
 << 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]), (
L©chStus
 << REG_SHIFT_TAB_EExSRC[iEvent]));

6320 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Ev’tL©chStus
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
, ušt32_ˆ
Ev’t
)

6322 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6323 
ušt32_t
 
iEv’t
 = (
ušt8_t
)(
POSITION_VAL
(
Ev’t
è- POSITION_VAL(
LL_HRTIM_EVENT_1
));

6324 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
EEFxR1
) +

6325 
REG_OFFSET_TAB_TIMER
[
iTim”
] + 
REG_OFFSET_TAB_EECR
[
iEv’t
]));

6326  (
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_EEFR1_EE1LTCH
è<< 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]) >> (REG_SHIFT_TAB_EExSRC[iEvent]));

6348 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Trigg”edH®fMode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Mode
)

6350 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6351 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6352 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6353 
MODIFY_REG
(* 
pReg
, 
HRTIM_TIMCR2_TRGHLF
, 
Mode
);

6374 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Trigg”edH®fMode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

6376 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6377 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6378 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6379  (
READ_BIT
(* 
pReg
, 
HRTIM_TIMCR2_TRGHLF
));

6401 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Comp1Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Mode
)

6403 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6404 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6405 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6406 
MODIFY_REG
(* 
pReg
, 
HRTIM_TIMCR2_GTCMP1
, 
Mode
);

6427 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Comp1Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

6429 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6430 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6431 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6432  (
READ_BIT
(* 
pReg
, 
HRTIM_TIMCR2_GTCMP1
));

6454 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Comp3Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Mode
)

6456 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6457 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6458 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6459 
MODIFY_REG
(* 
pReg
, 
HRTIM_TIMCR2_GTCMP3
, (
Mode
));

6480 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Comp3Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

6482 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6483 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0U].
TIMxCR2
) +

6484 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6485  (
READ_BIT
(* 
pReg
, 
HRTIM_TIMCR2_GTCMP3
));

6508 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘RÞlOv”Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Mode
)

6510 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6511 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6512 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6513 
MODIFY_REG
(* 
pReg
, 
HRTIM_TIMCR2_ROM
, (
Mode
 << 
HRTIM_TIMCR2_ROM_Pos
));

6532 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘RÞlOv”Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

6534 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6535 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6536 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6537  (
READ_BIT
(*
pReg
, 
HRTIM_TIMCR2_ROM
è>> 
HRTIM_TIMCR2_ROM_Pos
);

6559 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘FauÉEv’tRÞlOv”Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Mode
)

6561 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6562 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6563 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6564 
MODIFY_REG
(* 
pReg
, 
HRTIM_TIMCR2_FEROM
, (
Mode
 << 
HRTIM_TIMCR2_FEROM_Pos
));

6583 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘FauÉEv’tRÞlOv”Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

6585 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6586 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6587 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6588  (
READ_BIT
(*
pReg
, 
HRTIM_TIMCR2_FEROM
è>> 
HRTIM_TIMCR2_FEROM_Pos
);

6610 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘BMRÞlOv”Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Mode
)

6612 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6613 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6614 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6615 
MODIFY_REG
(* 
pReg
, 
HRTIM_TIMCR2_BMROM
, (
Mode
 << 
HRTIM_TIMCR2_BMROM_Pos
));

6634 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘BMRÞlOv”Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

6636 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6637 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6638 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6639  (
READ_BIT
(*
pReg
, 
HRTIM_TIMCR2_BMROM
è>> 
HRTIM_TIMCR2_BMROM_Pos
);

6661 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘ADCRÞlOv”Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Mode
)

6663 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6664 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6665 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6666 
MODIFY_REG
(* 
pReg
, 
HRTIM_TIMCR2_ADROM
, (
Mode
 << 
HRTIM_TIMCR2_ADROM_Pos
));

6685 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘ADCRÞlOv”Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

6687 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6688 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6689 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6690  (
READ_BIT
(*
pReg
, 
HRTIM_TIMCR2_ADROM
è>> 
HRTIM_TIMCR2_ADROM_Pos
);

6714 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘OuutRÞlOv”Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Mode
)

6716 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6717 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6718 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6719 
MODIFY_REG
(* 
pReg
, 
HRTIM_TIMCR2_OUTROM
, (
Mode
 << 
HRTIM_TIMCR2_OUTROM_Pos
));

6738 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘OuutRÞlOv”Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

6740 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6741 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6742 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6743  (
READ_BIT
(*
pReg
, 
HRTIM_TIMCR2_OUTROM
è>> 
HRTIM_TIMCR2_OUTROM_Pos
);

6768 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘CouÁšgMode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Mode
)

6770 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6771 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6772 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6773 
MODIFY_REG
(* 
pReg
, 
HRTIM_TIMCR2_UDM
, 
Mode
);

6792 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘CouÁšgMode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

6794 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6795 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6796 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6797  (
READ_BIT
(*
pReg
, 
HRTIM_TIMCR2_UDM
));

6818 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Du®DacRe£tTrigg”
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Mode
)

6820 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6821 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6822 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6823 
MODIFY_REG
(* 
pReg
, 
HRTIM_TIMCR2_DCDR
, 
Mode
);

6841 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Du®DacRe£tTrigg”
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

6843 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6844 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6845 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6846  (
READ_BIT
(*
pReg
, 
HRTIM_TIMCR2_DCDR
));

6865 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Du®DacS‹pTrigg”
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Mode
)

6867 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6868 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6869 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6870 
MODIFY_REG
(* 
pReg
, 
HRTIM_TIMCR2_DCDS
, 
Mode
);

6888 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Du®DacS‹pTrigg”
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

6890 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6891 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6892 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6893  (
READ_BIT
(*
pReg
, 
HRTIM_TIMCR2_DCDS
));

6910 
__STATIC_INLINE
 
LL_HRTIM_TIM_EÇbËDu®DacTrigg”
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

6912 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6913 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6914 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6915 
SET_BIT
(* 
pReg
, 
HRTIM_TIMCR2_DCDE
);

6931 
__STATIC_INLINE
 
LL_HRTIM_TIM_Di§bËDu®DacTrigg”
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

6933 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6934 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6935 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6936 
CLEAR_BIT
(* 
pReg
, 
HRTIM_TIMCR2_DCDE
);

6952 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_IsEÇbËdDu®DacTrigg”
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

6954 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6955 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxCR2
) +

6956 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

6958  ((
READ_BIT
(* 
pReg
, 
HRTIM_TIMCR2_DCDE
) == (HRTIM_TIMCR2_DCDE)) ? 1UL : 0UL);

6982 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Ev’tCouÁ”Th»shÞd
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Ev’tCouÁ”
,

6983 
ušt32_t
 
Th»shÞd
)

6985 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

6986 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[
iTim”
].
EEFxR3
)));

6988 
MODIFY_REG
(*
pReg
, (
HRTIM_EEFR3_EEVACNT
 << 
Ev’tCouÁ”
), 
Th»shÞd
 << (
HRTIM_EEFR3_EEVACNT_Pos
 + EventCounter));

7008 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Ev’tCouÁ”Th»shÞd
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
,

7009 
ušt32_t
 
Ev’tCouÁ”
)

7011 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

7012 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[
iTim”
].
EEFxR3
)));

7014  ((
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_EEFR3_EEVACNT
è<< 
Ev’tCouÁ”
)è>> ((
HRTIM_EEFR3_EEVACNT_Pos
 + EventCounter))) ;

7048 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Ev’tCouÁ”Sourû
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Ev’tCouÁ”
,

7049 
ušt32_t
 
Ev’t
)

7051 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

7052 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[
iTim”
].
EEFxR3
)));

7053 
ušt32_t
 
iEv’t
 = (ušt32_t)(
POSITION_VAL
(
Ev’t
));

7057 
MODIFY_REG
(*
pReg
, (
HRTIM_EEFR3_EEVASEL
 << 
Ev’tCouÁ”
), 
iEv’t
 << (
HRTIM_EEFR3_EEVASEL_Pos
 + EventCounter));

7088 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Ev’tCouÁ”Sourû
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
,

7089 
ušt32_t
 
Ev’tCouÁ”
)

7091 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

7092 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[
iTim”
].
EEFxR3
)));

7094 
ušt32_t
 
iEv’t
 = (
READ_BIT
(*
pReg
, (ušt32_t)(
HRTIM_EEFR3_EEVASEL
è<< (
Ev’tCouÁ”
))è>> ((
HRTIM_EEFR3_EEVASEL_Pos
 + EventCounter));

7098  ((
ušt32_t
)0x1U << 
iEv’t
) ;

7121 
__STATIC_INLINE
 
LL_HRTIM_TIM_S‘Ev’tCouÁ”Re£tMode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Ev’tCouÁ”
,

7122 
ušt32_t
 
Mode
)

7124 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

7125 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[
iTim”
].
EEFxR3
)));

7127 
MODIFY_REG
(*
pReg
, (
HRTIM_EEFR3_EEVARSTM
 << (
Ev’tCouÁ”
)), 
Mode
 << (EventCounter));

7149 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_G‘Ev’tCouÁ”Re£tMode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
,

7150 
ušt32_t
 
Ev’tCouÁ”
)

7152 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

7153 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[
iTim”
].
EEFxR3
)));

7155  ((
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_EEFR3_EEVARSTM
è<< (
Ev’tCouÁ”
))) >> (EventCounter)) ;

7175 
__STATIC_INLINE
 
LL_HRTIM_TIM_Re£tEv’tCouÁ”
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Ev’tCouÁ”
)

7177 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

7178 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[
iTim”
].
EEFxR3
)));

7180 
SET_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_EEFR3_EEVACRES
è<< 
Ev’tCouÁ”
);

7200 
__STATIC_INLINE
 
LL_HRTIM_TIM_EÇbËEv’tCouÁ”
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Ev’tCouÁ”
)

7202 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

7203 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[
iTim”
].
EEFxR3
)));

7205 
SET_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_EEFR3_EEVACE
è<< 
Ev’tCouÁ”
);

7225 
__STATIC_INLINE
 
LL_HRTIM_TIM_Di§bËEv’tCouÁ”
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Ev’tCouÁ”
)

7227 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

7228 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[
iTim”
].
EEFxR3
)));

7230 
CLEAR_BIT
(*
pReg
, (
HRTIM_EEFR3_EEVACE
 << 
Ev’tCouÁ”
));

7251 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_TIM_IsEÇbËdEv’tCouÁ”
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
,

7252 
ušt32_t
 
Ev’tCouÁ”
)

7254 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- POSITION_VAL(
LL_HRTIM_TIMER_A
));

7255 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[
iTim”
].
EEFxR3
)));

7257 
ušt32_t
 
‹mp
;

7258 
‹mp
 = 
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_EEFR3_EEVACE
è<< 
Ev’tCouÁ”
);

7260  ((
‹mp
 =ð((
ušt32_t
)(
HRTIM_EEFR3_EEVACE
è<< 
Ev’tCouÁ”
)) ? 1UL : 0UL);

7290 
__STATIC_INLINE
 
LL_HRTIM_DT_CÚfig
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
CÚfigu¿tiÚ
)

7292 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7293 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
DTxR
) +

7294 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7295 
MODIFY_REG
(*
pReg
, 
HRTIM_DTR_SDTF
 | 
HRTIM_DTR_DTPRSC
 | 
HRTIM_DTR_SDTR
, 
CÚfigu¿tiÚ
);

7320 
__STATIC_INLINE
 
LL_HRTIM_DT_S‘P»sÿËr
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
P»sÿËr
)

7322 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7323 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
DTxR
) +

7324 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7325 
MODIFY_REG
(*
pReg
, 
HRTIM_DTR_DTPRSC
, 
P»sÿËr
);

7349 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_DT_G‘P»sÿËr
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

7351 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7352 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
DTxR
) +

7353 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7354  (
READ_BIT
(*
pReg
, 
HRTIM_DTR_DTPRSC
));

7371 
__STATIC_INLINE
 
LL_HRTIM_DT_S‘RisšgV®ue
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
RisšgV®ue
)

7373 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7374 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
DTxR
) +

7375 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7376 
MODIFY_REG
(*
pReg
, 
HRTIM_DTR_DTR
, 
RisšgV®ue
);

7392 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_DT_G‘RisšgV®ue
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

7394 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7395 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
DTxR
) +

7396 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7397  (
READ_BIT
(*
pReg
, 
HRTIM_DTR_DTR
));

7416 
__STATIC_INLINE
 
LL_HRTIM_DT_S‘RisšgSign
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
RisšgSign
)

7418 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7419 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
DTxR
) +

7420 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7421 
MODIFY_REG
(*
pReg
, 
HRTIM_DTR_SDTR
, 
RisšgSign
);

7439 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_DT_G‘RisšgSign
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

7441 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7442 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
DTxR
) +

7443 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7444  (
READ_BIT
(*
pReg
, 
HRTIM_DTR_SDTR
));

7461 
__STATIC_INLINE
 
LL_HRTIM_DT_S‘F®lšgV®ue
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
F®lšgV®ue
)

7463 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7464 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
DTxR
) +

7465 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7466 
MODIFY_REG
(*
pReg
, 
HRTIM_DTR_DTF
, 
F®lšgV®ue
 << 
HRTIM_DTR_DTF_Pos
);

7482 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_DT_G‘F®lšgV®ue
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

7484 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7485 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
DTxR
) +

7486 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7487  ((
READ_BIT
(*
pReg
, 
HRTIM_DTR_DTF
)è>> 
HRTIM_DTR_DTF_Pos
);

7506 
__STATIC_INLINE
 
LL_HRTIM_DT_S‘F®lšgSign
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
F®lšgSign
)

7508 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7509 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
DTxR
) +

7510 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7511 
MODIFY_REG
(*
pReg
, 
HRTIM_DTR_SDTF
, 
F®lšgSign
);

7529 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_DT_G‘F®lšgSign
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

7531 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7532 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
DTxR
) +

7533 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7534  (
READ_BIT
(*
pReg
, 
HRTIM_DTR_SDTF
));

7550 
__STATIC_INLINE
 
LL_HRTIM_DT_LockRisšg
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

7552 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7553 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
DTxR
) +

7554 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7555 
SET_BIT
(*
pReg
, 
HRTIM_DTR_DTRLK
);

7571 
__STATIC_INLINE
 
LL_HRTIM_DT_LockRisšgSign
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

7573 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7574 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
DTxR
) +

7575 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7576 
SET_BIT
(*
pReg
, 
HRTIM_DTR_DTRSLK
);

7592 
__STATIC_INLINE
 
LL_HRTIM_DT_LockF®lšg
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

7594 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7595 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
DTxR
) +

7596 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7597 
SET_BIT
(*
pReg
, 
HRTIM_DTR_DTFLK
);

7613 
__STATIC_INLINE
 
LL_HRTIM_DT_LockF®lšgSign
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

7615 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7616 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
DTxR
) +

7617 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7618 
SET_BIT
(*
pReg
, 
HRTIM_DTR_DTFSLK
);

7650 
__STATIC_INLINE
 
LL_HRTIM_CHP_CÚfig
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
CÚfigu¿tiÚ
)

7652 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7653 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
CHPxR
) +

7654 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7655 
MODIFY_REG
(*
pReg
, 
HRTIM_CHPR_STRPW
 | 
HRTIM_CHPR_CARDTY
 | 
HRTIM_CHPR_CARFRQ
, 
CÚfigu¿tiÚ
);

7691 
__STATIC_INLINE
 
LL_HRTIM_CHP_S‘P»sÿËr
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
P»sÿËr
)

7693 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7694 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
CHPxR
) +

7695 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7696 
MODIFY_REG
(*
pReg
, 
HRTIM_CHPR_CARFRQ
, 
P»sÿËr
);

7728 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_CHP_G‘P»sÿËr
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

7730 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7731 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
CHPxR
) +

7732 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7733  (
READ_BIT
(*
pReg
, 
HRTIM_CHPR_CARFRQ
));

7761 
__STATIC_INLINE
 
LL_HRTIM_CHP_S‘DutyCyþe
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
DutyCyþe
)

7763 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7764 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
CHPxR
) +

7765 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7766 
MODIFY_REG
(*
pReg
, 
HRTIM_CHPR_CARDTY
, 
DutyCyþe
);

7790 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_CHP_G‘DutyCyþe
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

7792 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7793 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
CHPxR
) +

7794 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7795  (
READ_BIT
(*
pReg
, 
HRTIM_CHPR_CARDTY
));

7830 
__STATIC_INLINE
 
LL_HRTIM_CHP_S‘Pul£Width
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
, ušt32_ˆ
Pul£Width
)

7832 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7833 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
CHPxR
) +

7834 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7835 
MODIFY_REG
(*
pReg
, 
HRTIM_CHPR_STRPW
, 
Pul£Width
);

7867 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_CHP_G‘Pul£Width
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

7869 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_TACEN_Pos
);

7870 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
CHPxR
) +

7871 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

7872  (
READ_BIT
(*
pReg
, 
HRTIM_CHPR_STRPW
));

8044 
__STATIC_INLINE
 
LL_HRTIM_OUT_S‘OuutS‘Src
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ouut
, ušt32_ˆ
S‘Src
)

8046 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8047 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
SETx1R
) +

8048 
REG_OFFSET_TAB_SETxR
[
iOuut
]));

8049 
WRITE_REG
(*
pReg
, 
S‘Src
);

8212 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_OUT_G‘OuutS‘Src
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ouut
)

8214 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8215 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
SETx1R
) +

8216 
REG_OFFSET_TAB_SETxR
[
iOuut
]));

8217  (
ušt32_t
è
READ_REG
(*
pReg
);

8381 
__STATIC_INLINE
 
LL_HRTIM_OUT_S‘OuutRe£tSrc
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ouut
, ušt32_ˆ
Re£tSrc
)

8383 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8384 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
RSTx1R
) +

8385 
REG_OFFSET_TAB_SETxR
[
iOuut
]));

8386 
WRITE_REG
(*
pReg
, 
Re£tSrc
);

8549 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_OUT_G‘OuutRe£tSrc
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ouut
)

8551 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8552 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
RSTx1R
) +

8553 
REG_OFFSET_TAB_SETxR
[
iOuut
]));

8554  (
ušt32_t
è
READ_REG
(*
pReg
);

8594 
__STATIC_INLINE
 
LL_HRTIM_OUT_CÚfig
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ouut
, ušt32_ˆ
CÚfigu¿tiÚ
)

8596 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8597 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

8598 
REG_OFFSET_TAB_OUTxR
[
iOuut
]));

8599 
MODIFY_REG
(*
pReg
, (
HRTIM_OUT_CONFIG_MASK
 << 
REG_SHIFT_TAB_OUTxR
[
iOuut
]),

8600 (
CÚfigu¿tiÚ
 << 
REG_SHIFT_TAB_OUTxR
[
iOuut
]));

8626 
__STATIC_INLINE
 
LL_HRTIM_OUT_S‘PÞ¬™y
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ouut
, ušt32_ˆ
PÞ¬™y
)

8628 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8629 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

8630 
REG_OFFSET_TAB_OUTxR
[
iOuut
]));

8631 
MODIFY_REG
(*
pReg
, (
HRTIM_OUTR_POL1
 << 
REG_SHIFT_TAB_OUTxR
[
iOuut
]), (
PÞ¬™y
 << REG_SHIFT_TAB_OUTxR[iOutput]));

8656 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_OUT_G‘PÞ¬™y
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ouut
)

8658 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8659 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

8660 
REG_OFFSET_TAB_OUTxR
[
iOuut
]));

8661  (
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_OUTR_POL1
è<< 
REG_SHIFT_TAB_OUTxR
[
iOuut
]) >> REG_SHIFT_TAB_OUTxR[iOutput]);

8688 
__STATIC_INLINE
 
LL_HRTIM_OUT_S‘IdËMode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ouut
, ušt32_ˆ
IdËMode
)

8690 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8691 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

8692 
REG_OFFSET_TAB_OUTxR
[
iOuut
]));

8693 
MODIFY_REG
(*
pReg
, (
HRTIM_OUTR_IDLM1
 << (
REG_SHIFT_TAB_OUTxR
[
iOuut
])), (
IdËMode
 << (REG_SHIFT_TAB_OUTxR[iOutput])));

8718 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_OUT_G‘IdËMode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ouut
)

8720 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8721 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

8722 
REG_OFFSET_TAB_OUTxR
[
iOuut
]));

8723  (
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_OUTR_IDLM1
è<< 
REG_SHIFT_TAB_OUTxR
[
iOuut
]) >> REG_SHIFT_TAB_OUTxR[iOutput]);

8751 
__STATIC_INLINE
 
LL_HRTIM_OUT_S‘IdËLev–
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ouut
, ušt32_ˆ
IdËLev–
)

8753 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8754 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

8755 
REG_OFFSET_TAB_OUTxR
[
iOuut
]));

8756 
MODIFY_REG
(*
pReg
, (
HRTIM_OUTR_IDLES1
 << 
REG_SHIFT_TAB_OUTxR
[
iOuut
]), (
IdËLev–
 << REG_SHIFT_TAB_OUTxR[iOutput]));

8781 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_OUT_G‘IdËLev–
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ouut
)

8783 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8784 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

8785 
REG_OFFSET_TAB_OUTxR
[
iOuut
]));

8786  (
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_OUTR_IDLES1
è<< 
REG_SHIFT_TAB_OUTxR
[
iOuut
]) >> REG_SHIFT_TAB_OUTxR[iOutput]);

8816 
__STATIC_INLINE
 
LL_HRTIM_OUT_S‘FauÉS‹
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ouut
, ušt32_ˆ
FauÉS‹
)

8818 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8819 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

8820 
REG_OFFSET_TAB_OUTxR
[
iOuut
]));

8821 
MODIFY_REG
(*
pReg
, (
HRTIM_OUTR_FAULT1
 << 
REG_SHIFT_TAB_OUTxR
[
iOuut
]), (
FauÉS‹
 << REG_SHIFT_TAB_OUTxR[iOutput]));

8848 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_OUT_G‘FauÉS‹
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ouut
)

8850 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8851 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

8852 
REG_OFFSET_TAB_OUTxR
[
iOuut
]));

8853  (
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_OUTR_FAULT1
è<< 
REG_SHIFT_TAB_OUTxR
[
iOuut
]) >> REG_SHIFT_TAB_OUTxR[iOutput]);

8880 
__STATIC_INLINE
 
LL_HRTIM_OUT_S‘ChÝ³rMode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ouut
, ušt32_ˆ
ChÝ³rMode
)

8882 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8883 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

8884 
REG_OFFSET_TAB_OUTxR
[
iOuut
]));

8885 
MODIFY_REG
(*
pReg
, (
HRTIM_OUTR_CHP1
 << 
REG_SHIFT_TAB_OUTxR
[
iOuut
]), (
ChÝ³rMode
 << REG_SHIFT_TAB_OUTxR[iOutput]));

8910 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_OUT_G‘ChÝ³rMode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ouut
)

8912 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8913 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

8914 
REG_OFFSET_TAB_OUTxR
[
iOuut
]));

8915  (
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_OUTR_CHP1
è<< 
REG_SHIFT_TAB_OUTxR
[
iOuut
]) >> REG_SHIFT_TAB_OUTxR[iOutput]);

8942 
__STATIC_INLINE
 
LL_HRTIM_OUT_S‘BMEÁryMode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ouut
, ušt32_ˆ
BMEÁryMode
)

8944 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8945 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

8946 
REG_OFFSET_TAB_OUTxR
[
iOuut
]));

8947 
MODIFY_REG
(*
pReg
, (
HRTIM_OUTR_DIDL1
 << 
REG_SHIFT_TAB_OUTxR
[
iOuut
]), (
BMEÁryMode
 << REG_SHIFT_TAB_OUTxR[iOutput]));

8972 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_OUT_G‘BMEÁryMode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ouut
)

8974 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

8975 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
OUTxR
) +

8976 
REG_OFFSET_TAB_OUTxR
[
iOuut
]));

8977  (
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_OUTR_DIDL1
è<< 
REG_SHIFT_TAB_OUTxR
[
iOuut
]) >> REG_SHIFT_TAB_OUTxR[iOutput]);

9003 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_OUT_G‘DLYPRTOutStus
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ouut
)

9005 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

9006 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxISR
) +

9007 
REG_OFFSET_TAB_OUTxR
[
iOuut
]));

9008  ((
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_TIMISR_O1STAT
è<< 
REG_SHIFT_TAB_OxSTAT
[
iOuut
]) >> REG_SHIFT_TAB_OxSTAT[iOutput]) >>

9009 
HRTIM_TIMISR_O1STAT_Pos
);

9037 
__STATIC_INLINE
 
LL_HRTIM_OUT_FÜûLev–
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ouut
, ušt32_ˆ
OuutLev–
)

9039 cÚ¡ 
ušt8_t
 
REG_OFFSET_TAB_OUT_LEVEL
[] =

9045 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

9046 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
SETx1R
) +

9047 
REG_OFFSET_TAB_SETxR
[
iOuut
] + 
REG_OFFSET_TAB_OUT_LEVEL
[
OuutLev–
]));

9048 
SET_BIT
(*
pReg
, 
HRTIM_SET1R_SST
);

9073 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_OUT_G‘Lev–
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ouut
)

9075 
ušt32_t
 
iOuut
 = (
ušt8_t
)(
POSITION_VAL
(
Ouut
è- POSITION_VAL(
LL_HRTIM_OUTPUT_TA1
));

9076 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sTim”xRegs
[0].
TIMxISR
) +

9077 
REG_OFFSET_TAB_OUTxR
[
iOuut
]));

9078  ((
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_TIMISR_O1CPY
è<< 
REG_SHIFT_TAB_OxSTAT
[
iOuut
]) >> REG_SHIFT_TAB_OxSTAT[iOutput]) >>

9079 
HRTIM_TIMISR_O1CPY_Pos
);

9154 
__STATIC_INLINE
 
LL_HRTIM_EE_CÚfig
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ev’t
, ušt32_ˆ
CÚfigu¿tiÚ
)

9156 
ušt32_t
 
iEv’t
 = (
ušt8_t
)(
POSITION_VAL
(
Ev’t
è- POSITION_VAL(
LL_HRTIM_EVENT_1
));

9157 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
EECR1
) +

9158 
REG_OFFSET_TAB_EECR
[
iEv’t
]));

9159 
MODIFY_REG
(*
pReg
, (
HRTIM_EE_CONFIG_MASK
 << 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]),

9160 (
CÚfigu¿tiÚ
 << 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]));

9194 
__STATIC_INLINE
 
LL_HRTIM_EE_S‘Src
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ev’t
, ušt32_ˆ
Src
)

9196 
ušt32_t
 
iEv’t
 = (
ušt8_t
)(
POSITION_VAL
(
Ev’t
è- POSITION_VAL(
LL_HRTIM_EVENT_1
));

9197 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
EECR1
) +

9198 
REG_OFFSET_TAB_EECR
[
iEv’t
]));

9199 
MODIFY_REG
(*
pReg
, (
HRTIM_EECR1_EE1SRC
 << 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]), (
Src
 << REG_SHIFT_TAB_EExSRC[iEvent]));

9232 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_EE_G‘Src
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ev’t
)

9234 
ušt32_t
 
iEv’t
 = (
ušt8_t
)(
POSITION_VAL
(
Ev’t
è- POSITION_VAL(
LL_HRTIM_EVENT_1
));

9235 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
EECR1
) +

9236 
REG_OFFSET_TAB_EECR
[
iEv’t
]));

9237  (
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_EECR1_EE1SRC
è<< 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]) >> REG_SHIFT_TAB_EExSRC[iEvent]);

9271 
__STATIC_INLINE
 
LL_HRTIM_EE_S‘PÞ¬™y
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ev’t
, ušt32_ˆ
PÞ¬™y
)

9273 
ušt32_t
 
iEv’t
 = (
ušt8_t
)(
POSITION_VAL
(
Ev’t
è- POSITION_VAL(
LL_HRTIM_EVENT_1
));

9274 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
EECR1
) +

9275 
REG_OFFSET_TAB_EECR
[
iEv’t
]));

9276 
MODIFY_REG
(*
pReg
, (
HRTIM_EECR1_EE1POL
 << 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]), (
PÞ¬™y
 << REG_SHIFT_TAB_EExSRC[iEvent]));

9307 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_EE_G‘PÞ¬™y
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ev’t
)

9309 
ušt32_t
 
iEv’t
 = (
ušt8_t
)(
POSITION_VAL
(
Ev’t
è- POSITION_VAL(
LL_HRTIM_EVENT_1
));

9310 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
EECR1
) +

9311 
REG_OFFSET_TAB_EECR
[
iEv’t
]));

9312  (
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_EECR1_EE1POL
è<< 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]) >> REG_SHIFT_TAB_EExSRC[iEvent]);

9347 
__STATIC_INLINE
 
LL_HRTIM_EE_S‘S’s™iv™y
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ev’t
, ušt32_ˆ
S’s™iv™y
)

9349 
ušt32_t
 
iEv’t
 = (
ušt8_t
)(
POSITION_VAL
(
Ev’t
è- POSITION_VAL(
LL_HRTIM_EVENT_1
));

9350 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
EECR1
) +

9351 
REG_OFFSET_TAB_EECR
[
iEv’t
]));

9352 
MODIFY_REG
(*
pReg
, (
HRTIM_EECR1_EE1SNS
 << 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]), (
S’s™iv™y
 << REG_SHIFT_TAB_EExSRC[iEvent]));

9385 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_EE_G‘S’s™iv™y
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ev’t
)

9387 
ušt32_t
 
iEv’t
 = (
ušt8_t
)(
POSITION_VAL
(
Ev’t
è- POSITION_VAL(
LL_HRTIM_EVENT_1
));

9388 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
EECR1
) +

9389 
REG_OFFSET_TAB_EECR
[
iEv’t
]));

9390  (
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_EECR1_EE1SNS
è<< 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]) >> REG_SHIFT_TAB_EExSRC[iEvent]);

9418 
__STATIC_INLINE
 
LL_HRTIM_EE_S‘Fa¡Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ev’t
, ušt32_ˆ
Fa¡Mode
)

9420 
ušt32_t
 
iEv’t
 = (
ušt8_t
)(
POSITION_VAL
(
Ev’t
è- POSITION_VAL(
LL_HRTIM_EVENT_1
));

9421 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
EECR1
) +

9422 
REG_OFFSET_TAB_EECR
[
iEv’t
]));

9423 
MODIFY_REG
(*
pReg
, (
HRTIM_EECR1_EE1FAST
 << 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]), (
Fa¡Mode
 << REG_SHIFT_TAB_EExSRC[iEvent]));

9449 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_EE_G‘Fa¡Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ev’t
)

9451 
ušt32_t
 
iEv’t
 = (
ušt8_t
)(
POSITION_VAL
(
Ev’t
è- POSITION_VAL(
LL_HRTIM_EVENT_1
));

9452 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
EECR1
) +

9453 
REG_OFFSET_TAB_EECR
[
iEv’t
]));

9454  (
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_EECR1_EE1FAST
è<< 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]) >> REG_SHIFT_TAB_EExSRC[iEvent]);

9490 
__STATIC_INLINE
 
LL_HRTIM_EE_S‘Fž‹r
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Ev’t
, ušt32_ˆ
Fž‹r
)

9492 
ušt32_t
 
iEv’t
 = (
ušt8_t
)(
POSITION_VAL
(
Ev’t
è- POSITION_VAL(
LL_HRTIM_EVENT_1
));

9493 
MODIFY_REG
(
HRTIMx
->
sCommÚRegs
.
EECR3
, (
HRTIM_EECR3_EE6F
 << 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]),

9494 (
Fž‹r
 << 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]));

9529 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_EE_G‘Fž‹r
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Ev’t
)

9531 
ušt32_t
 
iEv’t
 = (
ušt8_t
)(
POSITION_VAL
(
Ev’t
è- POSITION_VAL(
LL_HRTIM_EVENT_6
));

9532  (
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
EECR3
,

9533 (
ušt32_t
)(
HRTIM_EECR3_EE6F
è<< 
REG_SHIFT_TAB_EExSRC
[
iEv’t
]) >> REG_SHIFT_TAB_EExSRC[iEvent]);

9548 
__STATIC_INLINE
 
LL_HRTIM_EE_S‘P»sÿËr
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
P»sÿËr
)

9550 
MODIFY_REG
(
HRTIMx
->
sCommÚRegs
.
EECR3
, 
HRTIM_EECR3_EEVSD
, 
P»sÿËr
);

9564 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_EE_G‘P»sÿËr
(
HRTIM_Ty³Def
 *
HRTIMx
)

9566  (
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
EECR3
, 
HRTIM_EECR3_EEVSD
));

9604 
__STATIC_INLINE
 
LL_HRTIM_FLT_CÚfig
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
FauÉ
, ušt32_ˆ
CÚfigu¿tiÚ
)

9606 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

9607 
__IO
 
ušt32_t
 *
pReg1
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR1
)));

9608 
__IO
 
ušt32_t
 *
pReg2
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR2
)));

9610 
ušt64_t
 
cfg
;

9611 
ušt64_t
 
mask
;

9613 
cfg
 = ((
ušt64_t
)((ušt64_t)
CÚfigu¿tiÚ
 & (ušt64_t)
HRTIM_FLT_CONFIG_MASK
è<< 
REG_SHIFT_TAB_FLTxF
[
iFauÉ
]) |

9614 (((
ušt64_t
)((ušt64_t)
CÚfigu¿tiÚ
 & (ušt64_t)
HRTIM_FLT_SRC_1_MASK
è<< 
REG_SHIFT_TAB_FLTx
[
iFauÉ
]) << 32U);

9616 
mask
 = ((
ušt64_t
)(
HRTIM_FLTINR1_FLT1P
 | 
HRTIM_FLTINR1_FLT1SRC_0
è<< 
REG_SHIFT_TAB_FLTxF
[
iFauÉ
]) |

9617 ((
ušt64_t
)(
HRTIM_FLT_SRC_1_MASK
) << 32U);

9619 
MODIFY_REG
(*
pReg1
, (
ušt32_t
)(
mask
), (ušt32_t)(
cfg
));

9620 
MODIFY_REG
(*
pReg2
, (
ušt32_t
)(
mask
 >> 32U), (ušt32_t)(
cfg
 >> 32U));

9647 
__STATIC_INLINE
 
LL_HRTIM_FLT_S‘Src
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
FauÉ
, ušt32_ˆ
Src
)

9649 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

9650 
__IO
 
ušt32_t
 *
pReg1
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR1
)));

9651 
__IO
 
ušt32_t
 *
pReg2
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR2
)));

9653 
ušt64_t
 
cfg
 = ((ušt64_t)((ušt64_t)
Src
 & (ušt64_t)
HRTIM_FLTINR1_FLT1SRC_0
è<< 
REG_SHIFT_TAB_FLTxF
[
iFauÉ
]) |

9654 (((
ušt64_t
)((ušt64_t)
Src
 & (ušt64_t)
HRTIM_FLT_SRC_1_MASK
è<< 
REG_SHIFT_TAB_FLTx
[
iFauÉ
]) << 32U);

9655 
ušt64_t
 
mask
 = ((ušt64_t)(
HRTIM_FLTINR1_FLT1SRC_0
è<< 
REG_SHIFT_TAB_FLTxF
[
iFauÉ
]) |

9656 ((
ušt64_t
)(
HRTIM_FLT_SRC_1_MASK
) << 32U) ;

9658 
MODIFY_REG
(*
pReg1
, (
ušt32_t
)(
mask
), (ušt32_t)(
cfg
));

9659 
MODIFY_REG
(*
pReg2
, (
ušt32_t
)(
mask
 >> 32U), (ušt32_t)(
cfg
 >> 32U));

9683 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_FLT_G‘Src
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
FauÉ
)

9685 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

9686 
__IO
 
ušt32_t
 *
pReg1
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR1
)));

9687 
__IO
 
ušt32_t
 *
pReg2
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR2
)));

9689 
ušt64_t
 
Src0
;

9690 
ušt32_t
 
Src1
;

9691 
ušt32_t
 
‹mp1
, 
‹mp2
;

9694 
Src1
 = 
READ_BIT
(*
pReg2
, 
HRTIM_FLT_SRC_1_MASK
è>> 
REG_SHIFT_TAB_FLTx
[
iFauÉ
] ;

9695 
‹mp1
 = 
READ_BIT
(*
pReg2
, (
ušt32_t
)(
HRTIM_FLTINR2_FLT5SRC_0
 | 
HRTIM_FLTINR2_FLT6SRC_0
));

9696 
‹mp2
 = 
READ_BIT
(*
pReg1
, (
ušt32_t
)(
HRTIM_FLTINR1_FLT1SRC_0
 | 
HRTIM_FLTINR1_FLT2SRC_0
 | 
HRTIM_FLTINR1_FLT3SRC_0
 | 
HRTIM_FLTINR1_FLT4SRC_0
));

9699 
Src0
 = (
ušt64_t
)
‹mp1
 << 32U;

9700 
Src0
 |ð(
ušt64_t
)
‹mp2
;

9701 
Src0
 = (Src0 >> 
REG_SHIFT_TAB_FLTxF
[
iFauÉ
]) ;

9703  ((
ušt32_t
)(
Src0
 | 
Src1
));

9728 
__STATIC_INLINE
 
LL_HRTIM_FLT_S‘PÞ¬™y
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
FauÉ
, ušt32_ˆ
PÞ¬™y
)

9730 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

9731 
__IO
 
ušt32_t
 *
pReg1
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR1
)));

9732 
__IO
 
ušt32_t
 *
pReg2
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR2
)));

9734 
ušt64_t
 
cfg
 = (ušt64_t)((ušt64_t)
PÞ¬™y
 & (ušt64_t)(
HRTIM_FLTINR1_FLT1P
)è<< 
REG_SHIFT_TAB_FLTxF
[
iFauÉ
] ;

9735 
ušt64_t
 
mask
 = (ušt64_t)(
HRTIM_FLTINR1_FLT1P
è<< 
REG_SHIFT_TAB_FLTxF
[
iFauÉ
] ;

9738 
MODIFY_REG
(*
pReg1
, (
ušt32_t
)(
mask
), (ušt32_t)(
cfg
));

9739 
MODIFY_REG
(*
pReg2
, (
ušt32_t
)(
mask
 >> 32U), (ušt32_t)(
cfg
 >> 32U));

9762 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_FLT_G‘PÞ¬™y
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
FauÉ
)

9764 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

9765 
__IO
 
ušt32_t
 *
pReg1
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR1
)));

9766 
__IO
 
ušt32_t
 *
pReg2
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR2
)));

9767 
ušt32_t
 
‹mp1
, 
‹mp2
;

9768 
ušt64_t
 
cfg
;

9770 
‹mp1
 = 
READ_BIT
(*
pReg2
, (
ušt32_t
)(
HRTIM_FLTINR2_FLT5P
 | 
HRTIM_FLTINR2_FLT6P
));

9771 
‹mp2
 = 
READ_BIT
(*
pReg1
, (
ušt32_t
)(
HRTIM_FLTINR1_FLT1P
 | 
HRTIM_FLTINR1_FLT2P
 | 
HRTIM_FLTINR1_FLT3P
 | 
HRTIM_FLTINR1_FLT4P
));

9773 
cfg
 = (
ušt64_t
)
‹mp1
 << 32 ;

9774 
cfg
 |ð(
ušt64_t
)
‹mp2
;

9775 
cfg
 = (cfg >> 
REG_SHIFT_TAB_FLTxF
[
iFauÉ
]) ;

9777  (
ušt32_t
)(
cfg
);

9817 
__STATIC_INLINE
 
LL_HRTIM_FLT_S‘Fž‹r
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
FauÉ
, ušt32_ˆ
Fž‹r
)

9819 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

9820 
__IO
 
ušt32_t
 *
pReg1
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR1
)));

9821 
__IO
 
ušt32_t
 *
pReg2
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR2
)));

9823 
ušt64_t
 
æt
 = (ušt64_t)((ušt64_t)
Fž‹r
 & (ušt64_t)
HRTIM_FLTINR1_FLT1F
è<< 
REG_SHIFT_TAB_FLTxF
[
iFauÉ
] ;

9824 
ušt64_t
 
mask
 = (ušt64_t)(
HRTIM_FLTINR1_FLT1F
è<< 
REG_SHIFT_TAB_FLTxF
[
iFauÉ
] ;

9826 
MODIFY_REG
(*
pReg1
, (
ušt32_t
)(
mask
), (ušt32_t)(
æt
));

9827 
MODIFY_REG
(*
pReg2
, (
ušt32_t
)(
mask
 >> 32U), (ušt32_t)(
æt
 >> 32U));

9864 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_FLT_G‘Fž‹r
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
FauÉ
)

9866 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

9867 
__IO
 
ušt32_t
 *
pReg1
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR1
)));

9868 
__IO
 
ušt32_t
 *
pReg2
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR2
)));

9869 
ušt32_t
 
‹mp1
, 
‹mp2
;

9870 
ušt64_t
 
æt
;

9871 
‹mp1
 = 
READ_BIT
(*
pReg2
, (
ušt32_t
)(
HRTIM_FLTINR2_FLT5F
 | 
HRTIM_FLTINR2_FLT6F
));

9872 
‹mp2
 = 
READ_BIT
(*
pReg1
, (
ušt32_t
)(
HRTIM_FLTINR1_FLT1F
 | 
HRTIM_FLTINR1_FLT2F
 | 
HRTIM_FLTINR1_FLT3F
 | 
HRTIM_FLTINR1_FLT4F
));

9874 
æt
 = (
ušt64_t
)
‹mp1
 << 32U;

9875 
æt
 |ð(
ušt64_t
)
‹mp2
;

9876 
æt
 = (æˆ>> 
REG_SHIFT_TAB_FLTxF
[
iFauÉ
]) ;

9878  (
ušt32_t
)(
æt
);

9893 
__STATIC_INLINE
 
LL_HRTIM_FLT_S‘P»sÿËr
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
P»sÿËr
)

9895 
MODIFY_REG
(
HRTIMx
->
sCommÚRegs
.
FLTINR2
, 
HRTIM_FLTINR2_FLTSD
, 
P»sÿËr
);

9908 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_FLT_G‘P»sÿËr
(
HRTIM_Ty³Def
 *
HRTIMx
)

9910  (
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
FLTINR2
, 
HRTIM_FLTINR2_FLTSD
));

9931 
__STATIC_INLINE
 
LL_HRTIM_FLT_Lock
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
FauÉ
)

9933 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

9934 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR1
) +

9935 
REG_OFFSET_TAB_FLTINR
[
iFauÉ
]));

9936 
SET_BIT
(*
pReg
, (
HRTIM_FLTINR1_FLT1LCK
 << 
REG_SHIFT_TAB_FLTxE
[
iFauÉ
]));

9957 
__STATIC_INLINE
 
LL_HRTIM_FLT_EÇbË
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
FauÉ
)

9959 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

9960 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR1
) +

9961 
REG_OFFSET_TAB_FLTINR
[
iFauÉ
]));

9962 
SET_BIT
(*
pReg
, (
HRTIM_FLTINR1_FLT1E
 << 
REG_SHIFT_TAB_FLTxE
[
iFauÉ
]));

9983 
__STATIC_INLINE
 
LL_HRTIM_FLT_Di§bË
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
FauÉ
)

9985 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

9986 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR1
) +

9987 
REG_OFFSET_TAB_FLTINR
[
iFauÉ
]));

9988 
CLEAR_BIT
(*
pReg
, (
HRTIM_FLTINR1_FLT1E
 << 
REG_SHIFT_TAB_FLTxE
[
iFauÉ
]));

10010 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_FLT_IsEÇbËd
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
FauÉ
)

10012 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

10013 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR1
) +

10014 
REG_OFFSET_TAB_FLTINR
[
iFauÉ
]));

10015  (((
READ_BIT
(*
pReg
, (
HRTIM_FLTINR1_FLT1E
 << 
REG_SHIFT_TAB_FLTxE
[
iFauÉ
])) >> REG_SHIFT_TAB_FLTxE[iFault]) ==

10016 (
HRTIM_FLTINR1_FLT1E
)) ? 1UL : 0UL);

10037 
__STATIC_INLINE
 
LL_HRTIM_FLT_EÇbËBÏnkšg
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
FauÉ
)

10039 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

10040 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR3
) +

10041 
REG_OFFSET_TAB_FLTINR
[
iFauÉ
]));

10042 
SET_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_FLTINR3_FLT1BLKE
è<< 
REG_SHIFT_TAB_FLTxE
[
iFauÉ
]);

10063 
__STATIC_INLINE
 
LL_HRTIM_FLT_Di§bËBÏnkšg
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
FauÉ
)

10065 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

10066 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR3
) +

10067 
REG_OFFSET_TAB_FLTINR
[
iFauÉ
]));

10068 
CLEAR_BIT
(*
pReg
, (
HRTIM_FLTINR3_FLT1BLKE
 << 
REG_SHIFT_TAB_FLTxE
[
iFauÉ
]));

10089 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_FLT_IsEÇbËdBÏnkšg
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
FauÉ
)

10091 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

10092 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR3
) +

10093 
REG_OFFSET_TAB_FLTINR
[
iFauÉ
]));

10094 
ušt32_t
 
‹mp
;

10095 
‹mp
 = 
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_FLTINR3_FLT1BLKE
è<< 
REG_SHIFT_TAB_FLTxE
[
iFauÉ
]) >> REG_SHIFT_TAB_FLTxE[iFault];

10097  ((
‹mp
 =ð(
HRTIM_FLTINR3_FLT1BLKE
)) ? 1UL : 0UL);

10125 
__STATIC_INLINE
 
LL_HRTIM_FLT_S‘BÏnkšgSrc
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
FauÉ
, ušt32_ˆ
Sourû
)

10127 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

10128 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR3
) +

10129 
REG_OFFSET_TAB_FLTINR
[
iFauÉ
]));

10130 
MODIFY_REG
(*
pReg
, (
HRTIM_FLTINR3_FLT1BLKS
 << 
REG_SHIFT_TAB_FLTxE
[
iFauÉ
]), (
Sourû
 << REG_SHIFT_TAB_FLTxE[iFault]));

10151 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_FLT_G‘BÏnkšgSrc
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
FauÉ
)

10153 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

10154 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR3
) +

10155 
REG_OFFSET_TAB_FLTINR
[
iFauÉ
]));

10156  ((
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_FLTINR3_FLT1BLKS
è<< 
REG_SHIFT_TAB_FLTxE
[
iFauÉ
]) >> REG_SHIFT_TAB_FLTxE[iFault]));

10179 
__STATIC_INLINE
 
LL_HRTIM_FLT_S‘CouÁ”Th»shÞd
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
FauÉ
, ušt32_ˆ
Th»shÞd
)

10181 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

10182 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR3
) +

10183 
REG_OFFSET_TAB_FLTINR
[
iFauÉ
]));

10184 
MODIFY_REG
(*
pReg
, (
HRTIM_FLTINR3_FLT1CNT
 << 
REG_SHIFT_TAB_FLTxE
[
iFauÉ
]), (
Th»shÞd
 << REG_SHIFT_TAB_FLTxE[iFault]));

10205 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_FLT_G‘CouÁ”Th»shÞd
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
FauÉ
)

10207 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

10208 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR3
) +

10209 
REG_OFFSET_TAB_FLTINR
[
iFauÉ
]));

10210  (
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_FLTINR3_FLT1CNT
è<< 
REG_SHIFT_TAB_FLTxE
[
iFauÉ
]) >> REG_SHIFT_TAB_FLTxE[iFault]);

10234 
__STATIC_INLINE
 
LL_HRTIM_FLT_S‘Re£tMode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
FauÉ
, ušt32_ˆ
Mode
)

10236 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

10237 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR3
) +

10238 
REG_OFFSET_TAB_FLTINR
[
iFauÉ
]));

10239 
MODIFY_REG
(*
pReg
, (
HRTIM_FLTINR3_FLT1RSTM
 << 
REG_SHIFT_TAB_FLTxE
[
iFauÉ
]), 
Mode
 << REG_SHIFT_TAB_FLTxE[iFault]);

10263 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_FLT_G‘Re£tMode
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
FauÉ
)

10265 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

10266 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR3
) +

10267 
REG_OFFSET_TAB_FLTINR
[
iFauÉ
]));

10268  
READ_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_FLTINR3_FLT1RSTM
è<< 
REG_SHIFT_TAB_FLTxE
[
iFauÉ
]);

10289 
__STATIC_INLINE
 
LL_HRTIM_FLT_Re£tCouÁ”
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
FauÉ
)

10291 
ušt32_t
 
iFauÉ
 = (
ušt8_t
)
POSITION_VAL
(
FauÉ
);

10292 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sCommÚRegs
.
FLTINR3
) +

10293 
REG_OFFSET_TAB_FLTINR
[
iFauÉ
]));

10294 
SET_BIT
(*
pReg
, (
ušt32_t
)(
HRTIM_FLTINR3_FLT1CRES
è<< 
REG_SHIFT_TAB_FLTxE
[
iFauÉ
]);

10318 
__STATIC_INLINE
 
LL_HRTIM_BM_CÚfig
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
CÚfigu¿tiÚ
)

10320 
MODIFY_REG
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
HRTIM_BM_CONFIG_MASK
, 
CÚfigu¿tiÚ
);

10332 
__STATIC_INLINE
 
LL_HRTIM_BM_S‘Mode
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Mode
)

10334 
MODIFY_REG
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
HRTIM_BMCR_BMOM
, 
Mode
);

10345 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_BM_G‘Mode
(
HRTIM_Ty³Def
 *
HRTIMx
)

10347  (
ušt32_t
)
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
HRTIM_BMCR_BMOM
);

10368 
__STATIC_INLINE
 
LL_HRTIM_BM_S‘ClockSrc
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
ClockSrc
)

10370 
MODIFY_REG
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
HRTIM_BMCR_BMCLK
, 
ClockSrc
);

10401 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_BM_G‘ClockSrc
(
HRTIM_Ty³Def
 *
HRTIMx
)

10403  (
ušt32_t
)
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
HRTIM_BMCR_BMCLK
);

10429 
__STATIC_INLINE
 
LL_HRTIM_BM_S‘P»sÿËr
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
P»sÿËr
)

10431 
MODIFY_REG
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
HRTIM_BMCR_BMPRSC
, 
P»sÿËr
);

10456 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_BM_G‘P»sÿËr
(
HRTIM_Ty³Def
 *
HRTIMx
)

10458  (
ušt32_t
)
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
HRTIM_BMCR_BMPRSC
);

10467 
__STATIC_INLINE
 
LL_HRTIM_BM_EÇbËP»lßd
(
HRTIM_Ty³Def
 *
HRTIMx
)

10469 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
HRTIM_BMCR_BMPREN
);

10478 
__STATIC_INLINE
 
LL_HRTIM_BM_Di§bËP»lßd
(
HRTIM_Ty³Def
 *
HRTIMx
)

10480 
CLEAR_BIT
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
HRTIM_BMCR_BMPREN
);

10489 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_BM_IsEÇbËdP»lßd
(
HRTIM_Ty³Def
 *
HRTIMx
)

10491 
ušt32_t
 
‹mp
;

10492 
‹mp
 = 
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
HRTIM_BMCR_BMPREN
);

10494  ((
‹mp
 =ð(
HRTIM_BMCR_BMPREN
)) ? 1UL : 0UL);

10567 
__STATIC_INLINE
 
LL_HRTIM_BM_S‘Trig
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Trig
)

10569 
WRITE_REG
(
HRTIMx
->
sCommÚRegs
.
BMTRGR
, 
Trig
);

10641 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_BM_G‘Trig
(
HRTIM_Ty³Def
 *
HRTIMx
)

10643  (
ušt32_t
)
READ_REG
(
HRTIMx
->
sCommÚRegs
.
BMTRGR
);

10655 
__STATIC_INLINE
 
LL_HRTIM_BM_S‘Com·»
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Com·»V®ue
)

10657 
WRITE_REG
(
HRTIMx
->
sCommÚRegs
.
BMCMPR
, 
Com·»V®ue
);

10668 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_BM_G‘Com·»
(
HRTIM_Ty³Def
 *
HRTIMx
)

10670  (
ušt32_t
)
READ_REG
(
HRTIMx
->
sCommÚRegs
.
BMCMPR
);

10682 
__STATIC_INLINE
 
LL_HRTIM_BM_S‘P”iod
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
P”iod
)

10684 
WRITE_REG
(
HRTIMx
->
sCommÚRegs
.
BMPER
, 
P”iod
);

10695 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_BM_G‘P”iod
(
HRTIM_Ty³Def
 *
HRTIMx
)

10697  (
ušt32_t
)
READ_REG
(
HRTIMx
->
sCommÚRegs
.
BMPER
);

10706 
__STATIC_INLINE
 
LL_HRTIM_BM_EÇbË
(
HRTIM_Ty³Def
 *
HRTIMx
)

10708 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
HRTIM_BMCR_BME
);

10717 
__STATIC_INLINE
 
LL_HRTIM_BM_Di§bË
(
HRTIM_Ty³Def
 *
HRTIMx
)

10719 
CLEAR_BIT
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
HRTIM_BMCR_BME
);

10728 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_BM_IsEÇbËd
(
HRTIM_Ty³Def
 *
HRTIMx
)

10730  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
HRTIM_BMCR_BME
) == (HRTIM_BMCR_BME)) ? 1UL : 0UL);

10739 
__STATIC_INLINE
 
LL_HRTIM_BM_S¹
(
HRTIM_Ty³Def
 *
HRTIMx
)

10741 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
BMTRGR
, 
HRTIM_BMTRGR_SW
);

10751 
__STATIC_INLINE
 
LL_HRTIM_BM_StÝ
(
HRTIM_Ty³Def
 *
HRTIMx
)

10753 
CLEAR_BIT
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
HRTIM_BMCR_BMSTAT
);

10764 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_BM_G‘Stus
(
HRTIM_Ty³Def
 *
HRTIMx
)

10766  (
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
BMCR
, 
HRTIM_BMCR_BMSTAT
));

10783 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_FLT1
(
HRTIM_Ty³Def
 *
HRTIMx
)

10785 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
ICR
, 
HRTIM_ICR_FLT1C
);

10794 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_FLT1
(
HRTIM_Ty³Def
 *
HRTIMx
)

10796  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
ISR
, 
HRTIM_ISR_FLT1
) == (HRTIM_ISR_FLT1)) ? 1UL : 0UL);

10805 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_FLT2
(
HRTIM_Ty³Def
 *
HRTIMx
)

10807 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
ICR
, 
HRTIM_ICR_FLT2C
);

10816 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_FLT2
(
HRTIM_Ty³Def
 *
HRTIMx
)

10818  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
ISR
, 
HRTIM_ISR_FLT2
) == (HRTIM_ISR_FLT2)) ? 1UL : 0UL);

10827 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_FLT3
(
HRTIM_Ty³Def
 *
HRTIMx
)

10829 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
ICR
, 
HRTIM_ICR_FLT3C
);

10838 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_FLT3
(
HRTIM_Ty³Def
 *
HRTIMx
)

10840  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
ISR
, 
HRTIM_ISR_FLT3
) == (HRTIM_ISR_FLT3)) ? 1UL : 0UL);

10849 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_FLT4
(
HRTIM_Ty³Def
 *
HRTIMx
)

10851 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
ICR
, 
HRTIM_ICR_FLT4C
);

10860 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_FLT4
(
HRTIM_Ty³Def
 *
HRTIMx
)

10862  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
ISR
, 
HRTIM_ISR_FLT4
) == (HRTIM_ISR_FLT4)) ? 1UL : 0UL);

10871 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_FLT5
(
HRTIM_Ty³Def
 *
HRTIMx
)

10873 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
ICR
, 
HRTIM_ICR_FLT5C
);

10882 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_FLT5
(
HRTIM_Ty³Def
 *
HRTIMx
)

10884  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
ISR
, 
HRTIM_ISR_FLT5
) == (HRTIM_ISR_FLT5)) ? 1UL : 0UL);

10893 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_FLT6
(
HRTIM_Ty³Def
 *
HRTIMx
)

10895 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
ICR
, 
HRTIM_ICR_FLT6C
);

10904 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_FLT6
(
HRTIM_Ty³Def
 *
HRTIMx
)

10906  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
ISR
, 
HRTIM_ISR_FLT6
) == (HRTIM_ISR_FLT6)) ? 1UL : 0UL);

10915 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_SYSFLT
(
HRTIM_Ty³Def
 *
HRTIMx
)

10917 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
ICR
, 
HRTIM_ICR_SYSFLTC
);

10926 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_SYSFLT
(
HRTIM_Ty³Def
 *
HRTIMx
)

10928  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
ISR
, 
HRTIM_ISR_SYSFLT
) == (HRTIM_ISR_SYSFLT)) ? 1UL : 0UL);

10937 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_DLLRDY
(
HRTIM_Ty³Def
 *
HRTIMx
)

10939 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
ICR
, 
HRTIM_ICR_DLLRDYC
);

10948 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_DLLRDY
(
HRTIM_Ty³Def
 *
HRTIMx
)

10950  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
ISR
, 
HRTIM_ISR_DLLRDY
) == (HRTIM_ISR_DLLRDY)) ? 1UL : 0UL);

10959 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_BMPER
(
HRTIM_Ty³Def
 *
HRTIMx
)

10961 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
ICR
, 
HRTIM_ICR_BMPERC
);

10970 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_BMPER
(
HRTIM_Ty³Def
 *
HRTIMx
)

10972  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
ISR
, 
HRTIM_ISR_BMPER
) == (HRTIM_ISR_BMPER)) ? 1UL : 0UL);

10981 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_SYNC
(
HRTIM_Ty³Def
 *
HRTIMx
)

10983 
SET_BIT
(
HRTIMx
->
sMa¡”Regs
.
MICR
, 
HRTIM_MICR_SYNC
);

10992 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_SYNC
(
HRTIM_Ty³Def
 *
HRTIMx
)

10994  ((
READ_BIT
(
HRTIMx
->
sMa¡”Regs
.
MISR
, 
HRTIM_MISR_SYNC
) == (HRTIM_MISR_SYNC)) ? 1UL : 0UL);

11012 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_UPDATE
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

11014 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11015 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MICR
) +

11016 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11017 
SET_BIT
(*
pReg
, 
HRTIM_MICR_MUPD
);

11035 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_UPDATE
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

11037 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11038 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

11039 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11041  ((
READ_BIT
(*
pReg
, 
HRTIM_MISR_MUPD
) == (HRTIM_MISR_MUPD)) ? 1UL : 0UL);

11059 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_REP
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

11061 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11062 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MICR
) +

11063 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11064 
SET_BIT
(*
pReg
, 
HRTIM_MICR_MREP
);

11083 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_REP
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

11085 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11086 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

11087 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11089  ((
READ_BIT
(*
pReg
, 
HRTIM_MISR_MREP
) == (HRTIM_MISR_MREP)) ? 1UL : 0UL);

11107 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_CMP1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

11109 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11110 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MICR
) +

11111 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11112 
SET_BIT
(*
pReg
, 
HRTIM_MICR_MCMP1
);

11130 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_CMP1
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

11132 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11133 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

11134 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11136  ((
READ_BIT
(*
pReg
, 
HRTIM_MISR_MCMP1
) == (HRTIM_MISR_MCMP1)) ? 1UL : 0UL);

11154 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_CMP2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

11156 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11157 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MICR
) +

11158 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11159 
SET_BIT
(*
pReg
, 
HRTIM_MICR_MCMP2
);

11177 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_CMP2
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

11179 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11180 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

11181 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11183  ((
READ_BIT
(*
pReg
, 
HRTIM_MISR_MCMP2
) == (HRTIM_MISR_MCMP2)) ? 1UL : 0UL);

11201 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_CMP3
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

11203 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11204 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MICR
) +

11205 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11206 
SET_BIT
(*
pReg
, 
HRTIM_MICR_MCMP3
);

11224 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_CMP3
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

11226 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11227 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

11228 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11230  ((
READ_BIT
(*
pReg
, 
HRTIM_MISR_MCMP3
) == (HRTIM_MISR_MCMP3)) ? 1UL : 0UL);

11248 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_CMP4
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

11250 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11251 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MICR
) +

11252 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11253 
SET_BIT
(*
pReg
, 
HRTIM_MICR_MCMP4
);

11271 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_CMP4
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

11273 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11274 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

11275 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11277  ((
READ_BIT
(*
pReg
, 
HRTIM_MISR_MCMP4
) == (HRTIM_MISR_MCMP4)) ? 1UL : 0UL);

11293 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_CPT1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

11295 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11296 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MICR
) +

11297 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11298 
SET_BIT
(*
pReg
, 
HRTIM_TIMICR_CPT1C
);

11314 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_CPT1
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

11316 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11317 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

11318 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11320  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMISR_CPT1
) == (HRTIM_TIMISR_CPT1)) ? 1UL : 0UL);

11336 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_CPT2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

11338 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11339 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MICR
) +

11340 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11341 
SET_BIT
(*
pReg
, 
HRTIM_TIMICR_CPT2C
);

11357 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_CPT2
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

11359 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11360 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

11361 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11363  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMISR_CPT2
) == (HRTIM_TIMISR_CPT2)) ? 1UL : 0UL);

11379 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_SET1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

11381 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11382 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MICR
) +

11383 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11384 
SET_BIT
(*
pReg
, 
HRTIM_TIMICR_SET1C
);

11400 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_SET1
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

11402 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11403 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

11404 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11406  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMISR_SET1
) == (HRTIM_TIMISR_SET1)) ? 1UL : 0UL);

11422 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_RST1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

11424 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11425 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MICR
) +

11426 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11427 
SET_BIT
(*
pReg
, 
HRTIM_TIMICR_RST1C
);

11443 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_RST1
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

11445 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11446 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

11447 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11449  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMISR_RST1
) == (HRTIM_TIMISR_RST1)) ? 1UL : 0UL);

11465 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_SET2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

11467 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11468 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MICR
) +

11469 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11470 
SET_BIT
(*
pReg
, 
HRTIM_TIMICR_SET2C
);

11486 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_SET2
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

11488 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11489 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

11490 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11492  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMISR_SET2
) == (HRTIM_TIMISR_SET2)) ? 1UL : 0UL);

11508 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_RST2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

11510 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11511 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MICR
) +

11512 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11513 
SET_BIT
(*
pReg
, 
HRTIM_TIMICR_RST2C
);

11529 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_RST2
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

11531 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11532 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

11533 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11535  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMISR_RST2
) == (HRTIM_TIMISR_RST2)) ? 1UL : 0UL);

11551 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_RST
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

11553 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11554 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MICR
) +

11555 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11556 
SET_BIT
(*
pReg
, 
HRTIM_TIMICR_RSTC
);

11572 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_RST
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

11574 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11575 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

11576 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11578  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMISR_RST
) == (HRTIM_TIMISR_RST)) ? 1UL : 0UL);

11594 
__STATIC_INLINE
 
LL_HRTIM_CË¬FÏg_DLYPRT
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

11596 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11597 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MICR
) +

11598 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11599 
SET_BIT
(*
pReg
, 
HRTIM_TIMICR_DLYPRTC
);

11615 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsAùiveFÏg_DLYPRT
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

11617 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11618 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MISR
) +

11619 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11621  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMISR_DLYPRT
) == (HRTIM_TIMISR_DLYPRT)) ? 1UL : 0UL);

11638 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_FLT1
(
HRTIM_Ty³Def
 *
HRTIMx
)

11640 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT1
);

11649 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_FLT1
(
HRTIM_Ty³Def
 *
HRTIMx
)

11651 
CLEAR_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT1
);

11660 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_FLT1
(
HRTIM_Ty³Def
 *
HRTIMx
)

11662  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT1
) == (HRTIM_IER_FLT1)) ? 1UL : 0UL);

11671 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_FLT2
(
HRTIM_Ty³Def
 *
HRTIMx
)

11673 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT2
);

11682 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_FLT2
(
HRTIM_Ty³Def
 *
HRTIMx
)

11684 
CLEAR_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT2
);

11693 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_FLT2
(
HRTIM_Ty³Def
 *
HRTIMx
)

11695  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT2
) == (HRTIM_IER_FLT2)) ? 1UL : 0UL);

11704 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_FLT3
(
HRTIM_Ty³Def
 *
HRTIMx
)

11706 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT3
);

11715 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_FLT3
(
HRTIM_Ty³Def
 *
HRTIMx
)

11717 
CLEAR_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT3
);

11726 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_FLT3
(
HRTIM_Ty³Def
 *
HRTIMx
)

11728  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT3
) == (HRTIM_IER_FLT3)) ? 1UL : 0UL);

11737 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_FLT4
(
HRTIM_Ty³Def
 *
HRTIMx
)

11739 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT4
);

11748 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_FLT4
(
HRTIM_Ty³Def
 *
HRTIMx
)

11750 
CLEAR_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT4
);

11759 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_FLT4
(
HRTIM_Ty³Def
 *
HRTIMx
)

11761  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT4
) == (HRTIM_IER_FLT4)) ? 1UL : 0UL);

11770 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_FLT5
(
HRTIM_Ty³Def
 *
HRTIMx
)

11772 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT5
);

11781 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_FLT5
(
HRTIM_Ty³Def
 *
HRTIMx
)

11783 
CLEAR_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT5
);

11792 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_FLT5
(
HRTIM_Ty³Def
 *
HRTIMx
)

11794  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT5
) == (HRTIM_IER_FLT5)) ? 1UL : 0UL);

11803 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_FLT6
(
HRTIM_Ty³Def
 *
HRTIMx
)

11805 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT6
);

11814 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_FLT6
(
HRTIM_Ty³Def
 *
HRTIMx
)

11816 
CLEAR_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT6
);

11825 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_FLT6
(
HRTIM_Ty³Def
 *
HRTIMx
)

11827  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_FLT6
) == (HRTIM_IER_FLT6)) ? 1UL : 0UL);

11836 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_SYSFLT
(
HRTIM_Ty³Def
 *
HRTIMx
)

11838 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_SYSFLT
);

11847 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_SYSFLT
(
HRTIM_Ty³Def
 *
HRTIMx
)

11849 
CLEAR_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_SYSFLT
);

11858 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_SYSFLT
(
HRTIM_Ty³Def
 *
HRTIMx
)

11860  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_SYSFLT
) == (HRTIM_IER_SYSFLT)) ? 1UL : 0UL);

11869 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_DLLRDY
(
HRTIM_Ty³Def
 *
HRTIMx
)

11871 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_DLLRDY
);

11880 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_DLLRDY
(
HRTIM_Ty³Def
 *
HRTIMx
)

11882 
CLEAR_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_DLLRDY
);

11891 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_DLLRDY
(
HRTIM_Ty³Def
 *
HRTIMx
)

11893  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_DLLRDY
) == (HRTIM_IER_DLLRDY)) ? 1UL : 0UL);

11902 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_BMPER
(
HRTIM_Ty³Def
 *
HRTIMx
)

11904 
SET_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_BMPER
);

11913 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_BMPER
(
HRTIM_Ty³Def
 *
HRTIMx
)

11915 
CLEAR_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_BMPER
);

11924 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_BMPER
(
HRTIM_Ty³Def
 *
HRTIMx
)

11926  ((
READ_BIT
(
HRTIMx
->
sCommÚRegs
.
IER
, 
HRTIM_IER_BMPER
) == (HRTIM_IER_BMPER)) ? 1UL : 0UL);

11935 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_SYNC
(
HRTIM_Ty³Def
 *
HRTIMx
)

11937 
SET_BIT
(
HRTIMx
->
sMa¡”Regs
.
MDIER
, 
HRTIM_MDIER_SYNCIE
);

11946 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_SYNC
(
HRTIM_Ty³Def
 *
HRTIMx
)

11948 
CLEAR_BIT
(
HRTIMx
->
sMa¡”Regs
.
MDIER
, 
HRTIM_MDIER_SYNCIE
);

11957 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_SYNC
(
HRTIM_Ty³Def
 *
HRTIMx
)

11959  ((
READ_BIT
(
HRTIMx
->
sMa¡”Regs
.
MDIER
, 
HRTIM_MDIER_SYNCIE
) == (HRTIM_MDIER_SYNCIE)) ? 1UL : 0UL);

11977 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_UPDATE
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

11979 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

11980 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

11981 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

11982 
SET_BIT
(*
pReg
, 
HRTIM_MDIER_MUPDIE
);

12000 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_UPDATE
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12002 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12003 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12004 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12005 
CLEAR_BIT
(*
pReg
, 
HRTIM_MDIER_MUPDIE
);

12023 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_UPDATE
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

12025 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12026 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12027 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12029  ((
READ_BIT
(*
pReg
, 
HRTIM_MDIER_MUPDIE
) == (HRTIM_MDIER_MUPDIE)) ? 1UL : 0UL);

12047 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_REP
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12049 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12050 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12051 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12052 
SET_BIT
(*
pReg
, 
HRTIM_MDIER_MREPIE
);

12070 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_REP
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12072 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12073 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12074 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12075 
CLEAR_BIT
(*
pReg
, 
HRTIM_MDIER_MREPIE
);

12093 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_REP
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

12095 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12096 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12097 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12099  ((
READ_BIT
(*
pReg
, 
HRTIM_MDIER_MREPIE
) == (HRTIM_MDIER_MREPIE)) ? 1UL : 0UL);

12117 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_CMP1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12119 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12120 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12121 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12122 
SET_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP1IE
);

12140 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_CMP1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12142 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12143 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12144 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12145 
CLEAR_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP1IE
);

12163 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_CMP1
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

12165 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12166 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12167 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12169  ((
READ_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP1IE
) == (HRTIM_MDIER_MCMP1IE)) ? 1UL : 0UL);

12187 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_CMP2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12189 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12190 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12191 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12192 
SET_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP2IE
);

12210 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_CMP2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12212 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12213 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12214 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12215 
CLEAR_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP2IE
);

12233 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_CMP2
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

12235 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12236 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12237 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12239  ((
READ_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP2IE
) == (HRTIM_MDIER_MCMP2IE)) ? 1UL : 0UL);

12257 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_CMP3
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12259 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12260 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12261 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12262 
SET_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP3IE
);

12280 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_CMP3
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12282 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12283 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12284 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12285 
CLEAR_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP3IE
);

12303 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_CMP3
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

12305 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12306 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12307 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12309  ((
READ_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP3IE
) == (HRTIM_MDIER_MCMP3IE)) ? 1UL : 0UL);

12327 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_CMP4
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12329 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12330 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12331 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12332 
SET_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP4IE
);

12350 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_CMP4
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12352 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12353 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12354 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12355 
CLEAR_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP4IE
);

12373 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_CMP4
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

12375 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12376 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12377 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12379  ((
READ_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP4IE
) == (HRTIM_MDIER_MCMP4IE)) ? 1UL : 0UL);

12395 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_CPT1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12397 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12398 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12399 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12400 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_CPT1IE
);

12416 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_CPT1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12418 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12419 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12420 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12421 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_CPT1IE
);

12437 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_CPT1
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

12439 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12440 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12441 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12443  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_CPT1IE
) == (HRTIM_TIMDIER_CPT1IE)) ? 1UL : 0UL);

12459 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_CPT2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12461 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12462 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12463 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12464 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_CPT2IE
);

12480 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_CPT2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12482 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12483 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12484 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12485 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_CPT2IE
);

12501 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_CPT2
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

12503 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12504 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12505 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12507  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_CPT2IE
) == (HRTIM_TIMDIER_CPT2IE)) ? 1UL : 0UL);

12523 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_SET1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12525 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12526 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12527 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12528 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_SET1IE
);

12544 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_SET1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12546 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12547 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12548 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12549 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_SET1IE
);

12565 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_SET1
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

12567 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12568 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12569 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12571  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_SET1IE
) == (HRTIM_TIMDIER_SET1IE)) ? 1UL : 0UL);

12587 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_RST1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12589 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12590 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12591 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12592 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_RST1IE
);

12608 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_RST1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12610 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12611 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12612 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12613 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_RST1IE
);

12629 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_RST1
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

12631 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12632 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12633 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12635  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_RST1IE
) == (HRTIM_TIMDIER_RST1IE)) ? 1UL : 0UL);

12651 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_SET2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12653 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12654 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12655 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12656 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_SET2IE
);

12672 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_SET2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12674 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12675 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12676 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12677 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_SET2IE
);

12693 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_SET2
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

12695 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12696 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12697 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12699  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_SET2IE
) == (HRTIM_TIMDIER_SET2IE)) ? 1UL : 0UL);

12715 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_RST2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12717 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12718 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12719 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12720 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_RST2IE
);

12736 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_RST2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12738 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12739 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12740 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12741 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_RST2IE
);

12757 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_RST2
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

12759 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12760 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12761 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12763  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_RST2IE
) == (HRTIM_TIMDIER_RST2IE)) ? 1UL : 0UL);

12779 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_RST
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12781 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12782 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12783 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12784 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_RSTIE
);

12800 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_RST
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12802 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12803 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12804 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12805 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_RSTIE
);

12821 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_RST
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

12823 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12824 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12825 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12827  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_RSTIE
) == (HRTIM_TIMDIER_RSTIE)) ? 1UL : 0UL);

12843 
__STATIC_INLINE
 
LL_HRTIM_EÇbËIT_DLYPRT
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12845 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12846 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12847 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12848 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_DLYPRTIE
);

12864 
__STATIC_INLINE
 
LL_HRTIM_Di§bËIT_DLYPRT
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12866 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12867 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12868 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12869 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_DLYPRTIE
);

12885 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdIT_DLYPRT
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

12887 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12888 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12889 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12891  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_DLYPRTIE
) == (HRTIM_TIMDIER_DLYPRTIE)) ? 1UL : 0UL);

12908 
__STATIC_INLINE
 
LL_HRTIM_EÇbËDMAReq_SYNC
(
HRTIM_Ty³Def
 *
HRTIMx
)

12910 
SET_BIT
(
HRTIMx
->
sMa¡”Regs
.
MDIER
, 
HRTIM_MDIER_SYNCDE
);

12919 
__STATIC_INLINE
 
LL_HRTIM_Di§bËDMAReq_SYNC
(
HRTIM_Ty³Def
 *
HRTIMx
)

12921 
CLEAR_BIT
(
HRTIMx
->
sMa¡”Regs
.
MDIER
, 
HRTIM_MDIER_SYNCDE
);

12930 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdDMAReq_SYNC
(
HRTIM_Ty³Def
 *
HRTIMx
)

12932  ((
READ_BIT
(
HRTIMx
->
sMa¡”Regs
.
MDIER
, 
HRTIM_MDIER_SYNCDE
) == (HRTIM_MDIER_SYNCDE)) ? 1UL : 0UL);

12950 
__STATIC_INLINE
 
LL_HRTIM_EÇbËDMAReq_UPDATE
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12952 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12953 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12954 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12955 
SET_BIT
(*
pReg
, 
HRTIM_MDIER_MUPDDE
);

12973 
__STATIC_INLINE
 
LL_HRTIM_Di§bËDMAReq_UPDATE
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

12975 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12976 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

12977 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

12978 
CLEAR_BIT
(*
pReg
, 
HRTIM_MDIER_MUPDDE
);

12996 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdDMAReq_UPDATE
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

12998 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

12999 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13000 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13002  ((
READ_BIT
(*
pReg
, 
HRTIM_MDIER_MUPDDE
) == (HRTIM_MDIER_MUPDDE)) ? 1UL : 0UL);

13020 
__STATIC_INLINE
 
LL_HRTIM_EÇbËDMAReq_REP
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13022 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13023 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13024 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13025 
SET_BIT
(*
pReg
, 
HRTIM_MDIER_MREPDE
);

13043 
__STATIC_INLINE
 
LL_HRTIM_Di§bËDMAReq_REP
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13045 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13046 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13047 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13048 
CLEAR_BIT
(*
pReg
, 
HRTIM_MDIER_MREPDE
);

13066 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdDMAReq_REP
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

13068 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13069 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13070 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13072  ((
READ_BIT
(*
pReg
, 
HRTIM_MDIER_MREPDE
) == (HRTIM_MDIER_MREPDE)) ? 1UL : 0UL);

13090 
__STATIC_INLINE
 
LL_HRTIM_EÇbËDMAReq_CMP1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13092 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13093 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13094 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13095 
SET_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP1DE
);

13113 
__STATIC_INLINE
 
LL_HRTIM_Di§bËDMAReq_CMP1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13115 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13116 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13117 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13118 
CLEAR_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP1DE
);

13136 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdDMAReq_CMP1
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

13138 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13139 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13140 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13142  ((
READ_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP1DE
) == (HRTIM_MDIER_MCMP1DE)) ? 1UL : 0UL);

13160 
__STATIC_INLINE
 
LL_HRTIM_EÇbËDMAReq_CMP2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13162 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13163 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13164 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13165 
SET_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP2DE
);

13183 
__STATIC_INLINE
 
LL_HRTIM_Di§bËDMAReq_CMP2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13185 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13186 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13187 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13188 
CLEAR_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP2DE
);

13206 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdDMAReq_CMP2
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

13208 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13209 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13210 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13212  ((
READ_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP2DE
) == (HRTIM_MDIER_MCMP2DE)) ? 1UL : 0UL);

13230 
__STATIC_INLINE
 
LL_HRTIM_EÇbËDMAReq_CMP3
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13232 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13233 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13234 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13235 
SET_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP3DE
);

13253 
__STATIC_INLINE
 
LL_HRTIM_Di§bËDMAReq_CMP3
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13255 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13256 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13257 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13258 
CLEAR_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP3DE
);

13276 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdDMAReq_CMP3
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

13278 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13279 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13280 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13282  ((
READ_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP3DE
) == (HRTIM_MDIER_MCMP3DE)) ? 1UL : 0UL);

13300 
__STATIC_INLINE
 
LL_HRTIM_EÇbËDMAReq_CMP4
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13302 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13303 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13304 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13305 
SET_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP4DE
);

13323 
__STATIC_INLINE
 
LL_HRTIM_Di§bËDMAReq_CMP4
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13325 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13326 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13327 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13328 
CLEAR_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP4DE
);

13346 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdDMAReq_CMP4
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

13348 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13349 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13350 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13352  ((
READ_BIT
(*
pReg
, 
HRTIM_MDIER_MCMP4DE
) == (HRTIM_MDIER_MCMP4DE)) ? 1UL : 0UL);

13368 
__STATIC_INLINE
 
LL_HRTIM_EÇbËDMAReq_CPT1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13370 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13371 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13372 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13373 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_CPT1DE
);

13389 
__STATIC_INLINE
 
LL_HRTIM_Di§bËDMAReq_CPT1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13391 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13392 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13393 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13394 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_CPT1DE
);

13410 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdDMAReq_CPT1
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

13412 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13413 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13414 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13416  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_CPT1DE
) == (HRTIM_TIMDIER_CPT1DE)) ? 1UL : 0UL);

13432 
__STATIC_INLINE
 
LL_HRTIM_EÇbËDMAReq_CPT2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13434 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13435 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13436 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13437 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_CPT2DE
);

13453 
__STATIC_INLINE
 
LL_HRTIM_Di§bËDMAReq_CPT2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13455 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13456 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13457 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13458 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_CPT2DE
);

13474 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdDMAReq_CPT2
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

13476 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13477 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13478 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13480  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_CPT2DE
) == (HRTIM_TIMDIER_CPT2DE)) ? 1UL : 0UL);

13496 
__STATIC_INLINE
 
LL_HRTIM_EÇbËDMAReq_SET1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13498 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13499 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13500 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13501 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_SET1DE
);

13517 
__STATIC_INLINE
 
LL_HRTIM_Di§bËDMAReq_SET1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13519 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13520 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13521 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13522 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_SET1DE
);

13538 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdDMAReq_SET1
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

13540 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13541 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13542 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13544  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_SET1DE
) == (HRTIM_TIMDIER_SET1DE)) ? 1UL : 0UL);

13560 
__STATIC_INLINE
 
LL_HRTIM_EÇbËDMAReq_RST1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13562 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13563 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13564 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13565 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_RST1DE
);

13581 
__STATIC_INLINE
 
LL_HRTIM_Di§bËDMAReq_RST1
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13583 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13584 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13585 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13586 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_RST1DE
);

13602 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdDMAReq_RST1
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

13604 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13605 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13606 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13608  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_RST1DE
) == (HRTIM_TIMDIER_RST1DE)) ? 1UL : 0UL);

13624 
__STATIC_INLINE
 
LL_HRTIM_EÇbËDMAReq_SET2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13626 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13627 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13628 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13629 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_SET2DE
);

13645 
__STATIC_INLINE
 
LL_HRTIM_Di§bËDMAReq_SET2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13647 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13648 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13649 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13650 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_SET2DE
);

13666 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdDMAReq_SET2
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

13668 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13669 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13670 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13672  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_SET2DE
) == (HRTIM_TIMDIER_SET2DE)) ? 1UL : 0UL);

13688 
__STATIC_INLINE
 
LL_HRTIM_EÇbËDMAReq_RST2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13690 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13691 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13692 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13693 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_RST2DE
);

13709 
__STATIC_INLINE
 
LL_HRTIM_Di§bËDMAReq_RST2
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13711 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13712 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13713 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13714 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_RST2DE
);

13730 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdDMAReq_RST2
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

13732 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13733 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13734 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13736  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_RST2DE
) == (HRTIM_TIMDIER_RST2DE)) ? 1UL : 0UL);

13752 
__STATIC_INLINE
 
LL_HRTIM_EÇbËDMAReq_RST
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13754 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13755 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13756 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13757 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_RSTDE
);

13773 
__STATIC_INLINE
 
LL_HRTIM_Di§bËDMAReq_RST
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13775 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13776 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13777 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13778 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_RSTDE
);

13794 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdDMAReq_RST
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

13796 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13797 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13798 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13800  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_RSTDE
) == (HRTIM_TIMDIER_RSTDE)) ? 1UL : 0UL);

13816 
__STATIC_INLINE
 
LL_HRTIM_EÇbËDMAReq_DLYPRT
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13818 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13819 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13820 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13821 
SET_BIT
(*
pReg
, 
HRTIM_TIMDIER_DLYPRTDE
);

13837 
__STATIC_INLINE
 
LL_HRTIM_Di§bËDMAReq_DLYPRT
(
HRTIM_Ty³Def
 *
HRTIMx
, 
ušt32_t
 
Tim”
)

13839 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13840 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13841 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13842 
CLEAR_BIT
(*
pReg
, 
HRTIM_TIMDIER_DLYPRTDE
);

13858 
__STATIC_INLINE
 
ušt32_t
 
LL_HRTIM_IsEÇbËdDMAReq_DLYPRT
(
HRTIM_Ty³Def
 *
HRTIMx
, ušt32_ˆ
Tim”
)

13860 
ušt32_t
 
iTim”
 = (
ušt8_t
)(
POSITION_VAL
(
Tim”
è- 
HRTIM_MCR_MCEN_Pos
);

13861 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
HRTIMx
->
sMa¡”Regs
.
MDIER
) +

13862 
REG_OFFSET_TAB_TIMER
[
iTim”
]));

13864  ((
READ_BIT
(*
pReg
, 
HRTIM_TIMDIER_DLYPRTDE
) == (HRTIM_TIMDIER_DLYPRTDE)) ? 1UL : 0UL);

13871 #ià
defšed
(
USE_FULL_LL_DRIVER
)

13875 
E¼ÜStus
 
LL_HRTIM_DeIn™
(
HRTIM_Ty³Def
* 
HRTIMx
);

13895 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_i2c.h

21 #iâdeà
STM32G4xx_LL_I2C_H


22 
	#STM32G4xx_LL_I2C_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
 (
I2C1
è|| defšed (
I2C2
è|| defšed (
I2C3
è|| defšed (
I2C4
)

53 #ià
defšed
(
USE_FULL_LL_DRIVER
)

63 #ià
defšed
(
USE_FULL_LL_DRIVER
)

69 
ušt32_t
 
P”h”®Mode
;

74 
ušt32_t
 
Timšg
;

80 
ušt32_t
 
AÇlogFž‹r
;

85 
ušt32_t
 
Dig™®Fž‹r
;

90 
ušt32_t
 
OwnAdd»ss1
;

95 
ušt32_t
 
Ty³AcknowËdge
;

100 
ušt32_t
 
OwnAddrSize
;

104 } 
	tLL_I2C_In™Ty³Def
;

119 
	#LL_I2C_ICR_ADDRCF
 
I2C_ICR_ADDRCF


	)

120 
	#LL_I2C_ICR_NACKCF
 
I2C_ICR_NACKCF


	)

121 
	#LL_I2C_ICR_STOPCF
 
I2C_ICR_STOPCF


	)

122 
	#LL_I2C_ICR_BERRCF
 
I2C_ICR_BERRCF


	)

123 
	#LL_I2C_ICR_ARLOCF
 
I2C_ICR_ARLOCF


	)

124 
	#LL_I2C_ICR_OVRCF
 
I2C_ICR_OVRCF


	)

125 
	#LL_I2C_ICR_PECCF
 
I2C_ICR_PECCF


	)

126 
	#LL_I2C_ICR_TIMOUTCF
 
I2C_ICR_TIMOUTCF


	)

127 
	#LL_I2C_ICR_ALERTCF
 
I2C_ICR_ALERTCF


	)

136 
	#LL_I2C_ISR_TXE
 
I2C_ISR_TXE


	)

137 
	#LL_I2C_ISR_TXIS
 
I2C_ISR_TXIS


	)

138 
	#LL_I2C_ISR_RXNE
 
I2C_ISR_RXNE


	)

139 
	#LL_I2C_ISR_ADDR
 
I2C_ISR_ADDR


	)

140 
	#LL_I2C_ISR_NACKF
 
I2C_ISR_NACKF


	)

141 
	#LL_I2C_ISR_STOPF
 
I2C_ISR_STOPF


	)

142 
	#LL_I2C_ISR_TC
 
I2C_ISR_TC


	)

143 
	#LL_I2C_ISR_TCR
 
I2C_ISR_TCR


	)

144 
	#LL_I2C_ISR_BERR
 
I2C_ISR_BERR


	)

145 
	#LL_I2C_ISR_ARLO
 
I2C_ISR_ARLO


	)

146 
	#LL_I2C_ISR_OVR
 
I2C_ISR_OVR


	)

147 
	#LL_I2C_ISR_PECERR
 
I2C_ISR_PECERR


	)

148 
	#LL_I2C_ISR_TIMEOUT
 
I2C_ISR_TIMEOUT


	)

149 
	#LL_I2C_ISR_ALERT
 
I2C_ISR_ALERT


	)

150 
	#LL_I2C_ISR_BUSY
 
I2C_ISR_BUSY


	)

159 
	#LL_I2C_CR1_TXIE
 
I2C_CR1_TXIE


	)

160 
	#LL_I2C_CR1_RXIE
 
I2C_CR1_RXIE


	)

161 
	#LL_I2C_CR1_ADDRIE
 
I2C_CR1_ADDRIE


	)

162 
	#LL_I2C_CR1_NACKIE
 
I2C_CR1_NACKIE


	)

163 
	#LL_I2C_CR1_STOPIE
 
I2C_CR1_STOPIE


	)

164 
	#LL_I2C_CR1_TCIE
 
I2C_CR1_TCIE


	)

165 
	#LL_I2C_CR1_ERRIE
 
I2C_CR1_ERRIE


	)

173 
	#LL_I2C_MODE_I2C
 0x00000000U

	)

174 
	#LL_I2C_MODE_SMBUS_HOST
 
I2C_CR1_SMBHEN


	)

175 
	#LL_I2C_MODE_SMBUS_DEVICE
 0x00000000U

	)

176 
	#LL_I2C_MODE_SMBUS_DEVICE_ARP
 
I2C_CR1_SMBDEN


	)

184 
	#LL_I2C_ANALOGFILTER_ENABLE
 0x00000000U

	)

185 
	#LL_I2C_ANALOGFILTER_DISABLE
 
I2C_CR1_ANFOFF


	)

193 
	#LL_I2C_ADDRESSING_MODE_7BIT
 0x00000000U

	)

194 
	#LL_I2C_ADDRESSING_MODE_10BIT
 
I2C_CR2_ADD10


	)

202 
	#LL_I2C_OWNADDRESS1_7BIT
 0x00000000U

	)

203 
	#LL_I2C_OWNADDRESS1_10BIT
 
I2C_OAR1_OA1MODE


	)

211 
	#LL_I2C_OWNADDRESS2_NOMASK
 
I2C_OAR2_OA2NOMASK


	)

212 
	#LL_I2C_OWNADDRESS2_MASK01
 
I2C_OAR2_OA2MASK01


	)

213 
	#LL_I2C_OWNADDRESS2_MASK02
 
I2C_OAR2_OA2MASK02


	)

214 
	#LL_I2C_OWNADDRESS2_MASK03
 
I2C_OAR2_OA2MASK03


	)

215 
	#LL_I2C_OWNADDRESS2_MASK04
 
I2C_OAR2_OA2MASK04


	)

216 
	#LL_I2C_OWNADDRESS2_MASK05
 
I2C_OAR2_OA2MASK05


	)

217 
	#LL_I2C_OWNADDRESS2_MASK06
 
I2C_OAR2_OA2MASK06


	)

218 
	#LL_I2C_OWNADDRESS2_MASK07
 
I2C_OAR2_OA2MASK07


	)

226 
	#LL_I2C_ACK
 0x00000000U

	)

227 
	#LL_I2C_NACK
 
I2C_CR2_NACK


	)

235 
	#LL_I2C_ADDRSLAVE_7BIT
 0x00000000U

	)

236 
	#LL_I2C_ADDRSLAVE_10BIT
 
I2C_CR2_ADD10


	)

244 
	#LL_I2C_REQUEST_WRITE
 0x00000000U

	)

245 
	#LL_I2C_REQUEST_READ
 
I2C_CR2_RD_WRN


	)

253 
	#LL_I2C_MODE_RELOAD
 
I2C_CR2_RELOAD


	)

254 
	#LL_I2C_MODE_AUTOEND
 
I2C_CR2_AUTOEND


	)

255 
	#LL_I2C_MODE_SOFTEND
 0x00000000U

	)

256 
	#LL_I2C_MODE_SMBUS_RELOAD
 
LL_I2C_MODE_RELOAD


	)

257 
	#LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC
 
LL_I2C_MODE_AUTOEND


	)

258 
	#LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC
 
LL_I2C_MODE_SOFTEND


	)

259 
	#LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC
 (
ušt32_t
)(
LL_I2C_MODE_AUTOEND
 | 
I2C_CR2_PECBYTE
è

	)

260 
	#LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC
 (
ušt32_t
)(
LL_I2C_MODE_SOFTEND
 | 
I2C_CR2_PECBYTE
è

	)

268 
	#LL_I2C_GENERATE_NOSTARTSTOP
 0x00000000U

	)

269 
	#LL_I2C_GENERATE_STOP
 (
ušt32_t
)(0x80000000U | 
I2C_CR2_STOP
è

	)

270 
	#LL_I2C_GENERATE_START_READ
 (
ušt32_t
)(0x80000000U | 
I2C_CR2_START
 | 
I2C_CR2_RD_WRN
è

	)

271 
	#LL_I2C_GENERATE_START_WRITE
 (
ušt32_t
)(0x80000000U | 
I2C_CR2_START
è

	)

272 
	#LL_I2C_GENERATE_RESTART_7BIT_READ
 (
ušt32_t
)(0x80000000U | 
I2C_CR2_START
 | 
I2C_CR2_RD_WRN
è

	)

273 
	#LL_I2C_GENERATE_RESTART_7BIT_WRITE
 (
ušt32_t
)(0x80000000U | 
I2C_CR2_START
è

	)

274 
	#LL_I2C_GENERATE_RESTART_10BIT_READ
 (
ušt32_t
)(0x80000000U | 
I2C_CR2_START
 | 
I2C_CR2_RD_WRN
 | 
I2C_CR2_HEAD10R
è

	)

275 
	#LL_I2C_GENERATE_RESTART_10BIT_WRITE
 (
ušt32_t
)(0x80000000U | 
I2C_CR2_START
è

	)

283 
	#LL_I2C_DIRECTION_WRITE
 0x00000000U

	)

284 
	#LL_I2C_DIRECTION_READ
 
I2C_ISR_DIR


	)

292 
	#LL_I2C_DMA_REG_DATA_TRANSMIT
 0x00000000U

	)

293 
	#LL_I2C_DMA_REG_DATA_RECEIVE
 0x00000001U

	)

301 
	#LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW
 0x00000000U

	)

302 
	#LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH
 
I2C_TIMEOUTR_TIDLE


	)

310 
	#LL_I2C_SMBUS_TIMEOUTA
 
I2C_TIMEOUTR_TIMOUTEN


	)

311 
	#LL_I2C_SMBUS_TIMEOUTB
 
I2C_TIMEOUTR_TEXTEN


	)

312 
	#LL_I2C_SMBUS_ALL_TIMEOUT
 (
ušt32_t
)(
I2C_TIMEOUTR_TIMOUTEN
 | 
I2C_TIMEOUTR_TEXTEN
è

	)

337 
	#LL_I2C_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

345 
	#LL_I2C_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

362 
	#__LL_I2C_CONVERT_TIMINGS
(
__PRESCALER__
, 
__DATA_SETUP_TIME__
, 
__DATA_HOLD_TIME__
, 
__CLOCK_HIGH_PERIOD__
, 
__CLOCK_LOW_PERIOD__
) \

363 ((((
ušt32_t
)(
__PRESCALER__
è<< 
I2C_TIMINGR_PRESC_Pos
è& 
I2C_TIMINGR_PRESC
) | \

364 (((
ušt32_t
)(
__DATA_SETUP_TIME__
è<< 
I2C_TIMINGR_SCLDEL_Pos
è& 
I2C_TIMINGR_SCLDEL
) | \

365 (((
ušt32_t
)(
__DATA_HOLD_TIME__
è<< 
I2C_TIMINGR_SDADEL_Pos
è& 
I2C_TIMINGR_SDADEL
) | \

366 (((
ušt32_t
)(
__CLOCK_HIGH_PERIOD__
è<< 
I2C_TIMINGR_SCLH_Pos
è& 
I2C_TIMINGR_SCLH
) | \

367 (((
ušt32_t
)(
__CLOCK_LOW_PERIOD__
è<< 
I2C_TIMINGR_SCLL_Pos
è& 
I2C_TIMINGR_SCLL
))

	)

391 
__STATIC_INLINE
 
LL_I2C_EÇbË
(
I2C_Ty³Def
 *
I2Cx
)

393 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_PE
);

405 
__STATIC_INLINE
 
LL_I2C_Di§bË
(
I2C_Ty³Def
 *
I2Cx
)

407 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_PE
);

416 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËd
(
I2C_Ty³Def
 *
I2Cx
)

418  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_PE
) == (I2C_CR1_PE)) ? 1UL : 0UL);

436 
__STATIC_INLINE
 
LL_I2C_CÚfigFž‹rs
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
AÇlogFž‹r
, ušt32_ˆ
Dig™®Fž‹r
)

438 
MODIFY_REG
(
I2Cx
->
CR1
, 
I2C_CR1_ANFOFF
 | 
I2C_CR1_DNF
, 
AÇlogFž‹r
 | (
Dig™®Fž‹r
 << 
I2C_CR1_DNF_Pos
));

452 
__STATIC_INLINE
 
LL_I2C_S‘Dig™®Fž‹r
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
Dig™®Fž‹r
)

454 
MODIFY_REG
(
I2Cx
->
CR1
, 
I2C_CR1_DNF
, 
Dig™®Fž‹r
 << 
I2C_CR1_DNF_Pos
);

463 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘Dig™®Fž‹r
(
I2C_Ty³Def
 *
I2Cx
)

465  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_DNF
è>> 
I2C_CR1_DNF_Pos
);

475 
__STATIC_INLINE
 
LL_I2C_EÇbËAÇlogFž‹r
(
I2C_Ty³Def
 *
I2Cx
)

477 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_ANFOFF
);

487 
__STATIC_INLINE
 
LL_I2C_Di§bËAÇlogFž‹r
(
I2C_Ty³Def
 *
I2Cx
)

489 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_ANFOFF
);

498 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdAÇlogFž‹r
(
I2C_Ty³Def
 *
I2Cx
)

500  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_ANFOFF
) != (I2C_CR1_ANFOFF)) ? 1UL : 0UL);

509 
__STATIC_INLINE
 
LL_I2C_EÇbËDMAReq_TX
(
I2C_Ty³Def
 *
I2Cx
)

511 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_TXDMAEN
);

520 
__STATIC_INLINE
 
LL_I2C_Di§bËDMAReq_TX
(
I2C_Ty³Def
 *
I2Cx
)

522 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_TXDMAEN
);

531 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdDMAReq_TX
(
I2C_Ty³Def
 *
I2Cx
)

533  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_TXDMAEN
) == (I2C_CR1_TXDMAEN)) ? 1UL : 0UL);

542 
__STATIC_INLINE
 
LL_I2C_EÇbËDMAReq_RX
(
I2C_Ty³Def
 *
I2Cx
)

544 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_RXDMAEN
);

553 
__STATIC_INLINE
 
LL_I2C_Di§bËDMAReq_RX
(
I2C_Ty³Def
 *
I2Cx
)

555 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_RXDMAEN
);

564 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdDMAReq_RX
(
I2C_Ty³Def
 *
I2Cx
)

566  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_RXDMAEN
) == (I2C_CR1_RXDMAEN)) ? 1UL : 0UL);

579 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_DMA_G‘RegAddr
(
I2C_Ty³Def
 *
I2Cx
, ušt32_ˆ
DœeùiÚ
)

581 
ušt32_t
 
d©a_»g_addr
;

583 ià(
DœeùiÚ
 =ð
LL_I2C_DMA_REG_DATA_TRANSMIT
)

586 
d©a_»g_addr
 = (
ušt32_t
è& (
I2Cx
->
TXDR
);

591 
d©a_»g_addr
 = (
ušt32_t
è& (
I2Cx
->
RXDR
);

594  
d©a_»g_addr
;

604 
__STATIC_INLINE
 
LL_I2C_EÇbËClockSŒ‘chšg
(
I2C_Ty³Def
 *
I2Cx
)

606 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_NOSTRETCH
);

616 
__STATIC_INLINE
 
LL_I2C_Di§bËClockSŒ‘chšg
(
I2C_Ty³Def
 *
I2Cx
)

618 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_NOSTRETCH
);

627 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdClockSŒ‘chšg
(
I2C_Ty³Def
 *
I2Cx
)

629  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_NOSTRETCH
) != (I2C_CR1_NOSTRETCH)) ? 1UL : 0UL);

638 
__STATIC_INLINE
 
LL_I2C_EÇbËSÏveBy‹CÚŒÞ
(
I2C_Ty³Def
 *
I2Cx
)

640 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_SBC
);

649 
__STATIC_INLINE
 
LL_I2C_Di§bËSÏveBy‹CÚŒÞ
(
I2C_Ty³Def
 *
I2Cx
)

651 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_SBC
);

660 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdSÏveBy‹CÚŒÞ
(
I2C_Ty³Def
 *
I2Cx
)

662  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_SBC
) == (I2C_CR1_SBC)) ? 1UL : 0UL);

674 
__STATIC_INLINE
 
LL_I2C_EÇbËWakeUpFromStÝ
(
I2C_Ty³Def
 *
I2Cx
)

676 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_WUPEN
);

687 
__STATIC_INLINE
 
LL_I2C_Di§bËWakeUpFromStÝ
(
I2C_Ty³Def
 *
I2Cx
)

689 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_WUPEN
);

700 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdWakeUpFromStÝ
(
I2C_Ty³Def
 *
I2Cx
)

702  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_WUPEN
) == (I2C_CR1_WUPEN)) ? 1UL : 0UL);

712 
__STATIC_INLINE
 
LL_I2C_EÇbËG’”®C®l
(
I2C_Ty³Def
 *
I2Cx
)

714 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_GCEN
);

724 
__STATIC_INLINE
 
LL_I2C_Di§bËG’”®C®l
(
I2C_Ty³Def
 *
I2Cx
)

726 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_GCEN
);

735 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdG’”®C®l
(
I2C_Ty³Def
 *
I2Cx
)

737  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_GCEN
) == (I2C_CR1_GCEN)) ? 1UL : 0UL);

750 
__STATIC_INLINE
 
LL_I2C_S‘Ma¡”Add»ssšgMode
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
Add»ssšgMode
)

752 
MODIFY_REG
(
I2Cx
->
CR2
, 
I2C_CR2_ADD10
, 
Add»ssšgMode
);

763 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘Ma¡”Add»ssšgMode
(
I2C_Ty³Def
 *
I2Cx
)

765  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_ADD10
));

779 
__STATIC_INLINE
 
LL_I2C_S‘OwnAdd»ss1
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
OwnAdd»ss1
, ušt32_ˆ
OwnAddrSize
)

781 
MODIFY_REG
(
I2Cx
->
OAR1
, 
I2C_OAR1_OA1
 | 
I2C_OAR1_OA1MODE
, 
OwnAdd»ss1
 | 
OwnAddrSize
);

790 
__STATIC_INLINE
 
LL_I2C_EÇbËOwnAdd»ss1
(
I2C_Ty³Def
 *
I2Cx
)

792 
SET_BIT
(
I2Cx
->
OAR1
, 
I2C_OAR1_OA1EN
);

801 
__STATIC_INLINE
 
LL_I2C_Di§bËOwnAdd»ss1
(
I2C_Ty³Def
 *
I2Cx
)

803 
CLEAR_BIT
(
I2Cx
->
OAR1
, 
I2C_OAR1_OA1EN
);

812 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdOwnAdd»ss1
(
I2C_Ty³Def
 *
I2Cx
)

814  ((
READ_BIT
(
I2Cx
->
OAR1
, 
I2C_OAR1_OA1EN
) == (I2C_OAR1_OA1EN)) ? 1UL : 0UL);

835 
__STATIC_INLINE
 
LL_I2C_S‘OwnAdd»ss2
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
OwnAdd»ss2
, ušt32_ˆ
OwnAddrMask
)

837 
MODIFY_REG
(
I2Cx
->
OAR2
, 
I2C_OAR2_OA2
 | 
I2C_OAR2_OA2MSK
, 
OwnAdd»ss2
 | 
OwnAddrMask
);

846 
__STATIC_INLINE
 
LL_I2C_EÇbËOwnAdd»ss2
(
I2C_Ty³Def
 *
I2Cx
)

848 
SET_BIT
(
I2Cx
->
OAR2
, 
I2C_OAR2_OA2EN
);

857 
__STATIC_INLINE
 
LL_I2C_Di§bËOwnAdd»ss2
(
I2C_Ty³Def
 *
I2Cx
)

859 
CLEAR_BIT
(
I2Cx
->
OAR2
, 
I2C_OAR2_OA2EN
);

868 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdOwnAdd»ss2
(
I2C_Ty³Def
 *
I2Cx
)

870  ((
READ_BIT
(
I2Cx
->
OAR2
, 
I2C_OAR2_OA2EN
) == (I2C_OAR2_OA2EN)) ? 1UL : 0UL);

882 
__STATIC_INLINE
 
LL_I2C_S‘Timšg
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
Timšg
)

884 
WRITE_REG
(
I2Cx
->
TIMINGR
, 
Timšg
);

893 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘TimšgP»sÿËr
(
I2C_Ty³Def
 *
I2Cx
)

895  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
TIMINGR
, 
I2C_TIMINGR_PRESC
è>> 
I2C_TIMINGR_PRESC_Pos
);

904 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘ClockLowP”iod
(
I2C_Ty³Def
 *
I2Cx
)

906  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
TIMINGR
, 
I2C_TIMINGR_SCLL
è>> 
I2C_TIMINGR_SCLL_Pos
);

915 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘ClockHighP”iod
(
I2C_Ty³Def
 *
I2Cx
)

917  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
TIMINGR
, 
I2C_TIMINGR_SCLH
è>> 
I2C_TIMINGR_SCLH_Pos
);

926 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘D©aHÞdTime
(
I2C_Ty³Def
 *
I2Cx
)

928  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
TIMINGR
, 
I2C_TIMINGR_SDADEL
è>> 
I2C_TIMINGR_SDADEL_Pos
);

937 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘D©aS‘upTime
(
I2C_Ty³Def
 *
I2Cx
)

939  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
TIMINGR
, 
I2C_TIMINGR_SCLDEL
è>> 
I2C_TIMINGR_SCLDEL_Pos
);

956 
__STATIC_INLINE
 
LL_I2C_S‘Mode
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
P”h”®Mode
)

958 
MODIFY_REG
(
I2Cx
->
CR1
, 
I2C_CR1_SMBHEN
 | 
I2C_CR1_SMBDEN
, 
P”h”®Mode
);

974 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘Mode
(
I2C_Ty³Def
 *
I2Cx
)

976  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_SMBHEN
 | 
I2C_CR1_SMBDEN
));

992 
__STATIC_INLINE
 
LL_I2C_EÇbËSMBusAË¹
(
I2C_Ty³Def
 *
I2Cx
)

994 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_ALERTEN
);

1010 
__STATIC_INLINE
 
LL_I2C_Di§bËSMBusAË¹
(
I2C_Ty³Def
 *
I2Cx
)

1012 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_ALERTEN
);

1023 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdSMBusAË¹
(
I2C_Ty³Def
 *
I2Cx
)

1025  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_ALERTEN
) == (I2C_CR1_ALERTEN)) ? 1UL : 0UL);

1036 
__STATIC_INLINE
 
LL_I2C_EÇbËSMBusPEC
(
I2C_Ty³Def
 *
I2Cx
)

1038 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_PECEN
);

1049 
__STATIC_INLINE
 
LL_I2C_Di§bËSMBusPEC
(
I2C_Ty³Def
 *
I2Cx
)

1051 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_PECEN
);

1062 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdSMBusPEC
(
I2C_Ty³Def
 *
I2Cx
)

1064  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_PECEN
) == (I2C_CR1_PECEN)) ? 1UL : 0UL);

1083 
__STATIC_INLINE
 
LL_I2C_CÚfigSMBusTimeout
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
TimeoutA
, ušt32_ˆ
TimeoutAMode
,

1084 
ušt32_t
 
TimeoutB
)

1086 
MODIFY_REG
(
I2Cx
->
TIMEOUTR
, 
I2C_TIMEOUTR_TIMEOUTA
 | 
I2C_TIMEOUTR_TIDLE
 | 
I2C_TIMEOUTR_TIMEOUTB
,

1087 
TimeoutA
 | 
TimeoutAMode
 | (
TimeoutB
 << 
I2C_TIMEOUTR_TIMEOUTB_Pos
));

1100 
__STATIC_INLINE
 
LL_I2C_S‘SMBusTimeoutA
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
TimeoutA
)

1102 
WRITE_REG
(
I2Cx
->
TIMEOUTR
, 
TimeoutA
);

1113 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘SMBusTimeoutA
(
I2C_Ty³Def
 *
I2Cx
)

1115  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
TIMEOUTR
, 
I2C_TIMEOUTR_TIMEOUTA
));

1130 
__STATIC_INLINE
 
LL_I2C_S‘SMBusTimeoutAMode
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
TimeoutAMode
)

1132 
WRITE_REG
(
I2Cx
->
TIMEOUTR
, 
TimeoutAMode
);

1145 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘SMBusTimeoutAMode
(
I2C_Ty³Def
 *
I2Cx
)

1147  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
TIMEOUTR
, 
I2C_TIMEOUTR_TIDLE
));

1160 
__STATIC_INLINE
 
LL_I2C_S‘SMBusTimeoutB
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
TimeoutB
)

1162 
WRITE_REG
(
I2Cx
->
TIMEOUTR
, 
TimeoutB
 << 
I2C_TIMEOUTR_TIMEOUTB_Pos
);

1173 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘SMBusTimeoutB
(
I2C_Ty³Def
 *
I2Cx
)

1175  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
TIMEOUTR
, 
I2C_TIMEOUTR_TIMEOUTB
è>> 
I2C_TIMEOUTR_TIMEOUTB_Pos
);

1191 
__STATIC_INLINE
 
LL_I2C_EÇbËSMBusTimeout
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
ClockTimeout
)

1193 
SET_BIT
(
I2Cx
->
TIMEOUTR
, 
ClockTimeout
);

1209 
__STATIC_INLINE
 
LL_I2C_Di§bËSMBusTimeout
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
ClockTimeout
)

1211 
CLEAR_BIT
(
I2Cx
->
TIMEOUTR
, 
ClockTimeout
);

1227 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdSMBusTimeout
(
I2C_Ty³Def
 *
I2Cx
, ušt32_ˆ
ClockTimeout
)

1229  ((
READ_BIT
(
I2Cx
->
TIMEOUTR
, (
I2C_TIMEOUTR_TIMOUTEN
 | 
I2C_TIMEOUTR_TEXTEN
)è=ð(
ClockTimeout
)) ? 1UL : 0UL);

1246 
__STATIC_INLINE
 
LL_I2C_EÇbËIT_TX
(
I2C_Ty³Def
 *
I2Cx
)

1248 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_TXIE
);

1257 
__STATIC_INLINE
 
LL_I2C_Di§bËIT_TX
(
I2C_Ty³Def
 *
I2Cx
)

1259 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_TXIE
);

1268 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdIT_TX
(
I2C_Ty³Def
 *
I2Cx
)

1270  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_TXIE
) == (I2C_CR1_TXIE)) ? 1UL : 0UL);

1279 
__STATIC_INLINE
 
LL_I2C_EÇbËIT_RX
(
I2C_Ty³Def
 *
I2Cx
)

1281 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_RXIE
);

1290 
__STATIC_INLINE
 
LL_I2C_Di§bËIT_RX
(
I2C_Ty³Def
 *
I2Cx
)

1292 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_RXIE
);

1301 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdIT_RX
(
I2C_Ty³Def
 *
I2Cx
)

1303  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_RXIE
) == (I2C_CR1_RXIE)) ? 1UL : 0UL);

1312 
__STATIC_INLINE
 
LL_I2C_EÇbËIT_ADDR
(
I2C_Ty³Def
 *
I2Cx
)

1314 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_ADDRIE
);

1323 
__STATIC_INLINE
 
LL_I2C_Di§bËIT_ADDR
(
I2C_Ty³Def
 *
I2Cx
)

1325 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_ADDRIE
);

1334 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdIT_ADDR
(
I2C_Ty³Def
 *
I2Cx
)

1336  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_ADDRIE
) == (I2C_CR1_ADDRIE)) ? 1UL : 0UL);

1345 
__STATIC_INLINE
 
LL_I2C_EÇbËIT_NACK
(
I2C_Ty³Def
 *
I2Cx
)

1347 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_NACKIE
);

1356 
__STATIC_INLINE
 
LL_I2C_Di§bËIT_NACK
(
I2C_Ty³Def
 *
I2Cx
)

1358 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_NACKIE
);

1367 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdIT_NACK
(
I2C_Ty³Def
 *
I2Cx
)

1369  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_NACKIE
) == (I2C_CR1_NACKIE)) ? 1UL : 0UL);

1378 
__STATIC_INLINE
 
LL_I2C_EÇbËIT_STOP
(
I2C_Ty³Def
 *
I2Cx
)

1380 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_STOPIE
);

1389 
__STATIC_INLINE
 
LL_I2C_Di§bËIT_STOP
(
I2C_Ty³Def
 *
I2Cx
)

1391 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_STOPIE
);

1400 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdIT_STOP
(
I2C_Ty³Def
 *
I2Cx
)

1402  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_STOPIE
) == (I2C_CR1_STOPIE)) ? 1UL : 0UL);

1414 
__STATIC_INLINE
 
LL_I2C_EÇbËIT_TC
(
I2C_Ty³Def
 *
I2Cx
)

1416 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_TCIE
);

1428 
__STATIC_INLINE
 
LL_I2C_Di§bËIT_TC
(
I2C_Ty³Def
 *
I2Cx
)

1430 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_TCIE
);

1439 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdIT_TC
(
I2C_Ty³Def
 *
I2Cx
)

1441  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_TCIE
) == (I2C_CR1_TCIE)) ? 1UL : 0UL);

1459 
__STATIC_INLINE
 
LL_I2C_EÇbËIT_ERR
(
I2C_Ty³Def
 *
I2Cx
)

1461 
SET_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_ERRIE
);

1479 
__STATIC_INLINE
 
LL_I2C_Di§bËIT_ERR
(
I2C_Ty³Def
 *
I2Cx
)

1481 
CLEAR_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_ERRIE
);

1490 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdIT_ERR
(
I2C_Ty³Def
 *
I2Cx
)

1492  ((
READ_BIT
(
I2Cx
->
CR1
, 
I2C_CR1_ERRIE
) == (I2C_CR1_ERRIE)) ? 1UL : 0UL);

1511 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsAùiveFÏg_TXE
(
I2C_Ty³Def
 *
I2Cx
)

1513  ((
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_TXE
) == (I2C_ISR_TXE)) ? 1UL : 0UL);

1524 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsAùiveFÏg_TXIS
(
I2C_Ty³Def
 *
I2Cx
)

1526  ((
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_TXIS
) == (I2C_ISR_TXIS)) ? 1UL : 0UL);

1537 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsAùiveFÏg_RXNE
(
I2C_Ty³Def
 *
I2Cx
)

1539  ((
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_RXNE
) == (I2C_ISR_RXNE)) ? 1UL : 0UL);

1550 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsAùiveFÏg_ADDR
(
I2C_Ty³Def
 *
I2Cx
)

1552  ((
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_ADDR
) == (I2C_ISR_ADDR)) ? 1UL : 0UL);

1563 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsAùiveFÏg_NACK
(
I2C_Ty³Def
 *
I2Cx
)

1565  ((
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_NACKF
) == (I2C_ISR_NACKF)) ? 1UL : 0UL);

1576 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsAùiveFÏg_STOP
(
I2C_Ty³Def
 *
I2Cx
)

1578  ((
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_STOPF
) == (I2C_ISR_STOPF)) ? 1UL : 0UL);

1589 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsAùiveFÏg_TC
(
I2C_Ty³Def
 *
I2Cx
)

1591  ((
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_TC
) == (I2C_ISR_TC)) ? 1UL : 0UL);

1602 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsAùiveFÏg_TCR
(
I2C_Ty³Def
 *
I2Cx
)

1604  ((
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_TCR
) == (I2C_ISR_TCR)) ? 1UL : 0UL);

1615 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsAùiveFÏg_BERR
(
I2C_Ty³Def
 *
I2Cx
)

1617  ((
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_BERR
) == (I2C_ISR_BERR)) ? 1UL : 0UL);

1628 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsAùiveFÏg_ARLO
(
I2C_Ty³Def
 *
I2Cx
)

1630  ((
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_ARLO
) == (I2C_ISR_ARLO)) ? 1UL : 0UL);

1641 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsAùiveFÏg_OVR
(
I2C_Ty³Def
 *
I2Cx
)

1643  ((
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_OVR
) == (I2C_ISR_OVR)) ? 1UL : 0UL);

1656 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsAùiveSMBusFÏg_PECERR
(
I2C_Ty³Def
 *
I2Cx
)

1658  ((
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_PECERR
) == (I2C_ISR_PECERR)) ? 1UL : 0UL);

1671 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsAùiveSMBusFÏg_TIMEOUT
(
I2C_Ty³Def
 *
I2Cx
)

1673  ((
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_TIMEOUT
) == (I2C_ISR_TIMEOUT)) ? 1UL : 0UL);

1687 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsAùiveSMBusFÏg_ALERT
(
I2C_Ty³Def
 *
I2Cx
)

1689  ((
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_ALERT
) == (I2C_ISR_ALERT)) ? 1UL : 0UL);

1700 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsAùiveFÏg_BUSY
(
I2C_Ty³Def
 *
I2Cx
)

1702  ((
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_BUSY
) == (I2C_ISR_BUSY)) ? 1UL : 0UL);

1711 
__STATIC_INLINE
 
LL_I2C_CË¬FÏg_ADDR
(
I2C_Ty³Def
 *
I2Cx
)

1713 
SET_BIT
(
I2Cx
->
ICR
, 
I2C_ICR_ADDRCF
);

1722 
__STATIC_INLINE
 
LL_I2C_CË¬FÏg_NACK
(
I2C_Ty³Def
 *
I2Cx
)

1724 
SET_BIT
(
I2Cx
->
ICR
, 
I2C_ICR_NACKCF
);

1733 
__STATIC_INLINE
 
LL_I2C_CË¬FÏg_STOP
(
I2C_Ty³Def
 *
I2Cx
)

1735 
SET_BIT
(
I2Cx
->
ICR
, 
I2C_ICR_STOPCF
);

1745 
__STATIC_INLINE
 
LL_I2C_CË¬FÏg_TXE
(
I2C_Ty³Def
 *
I2Cx
)

1747 
WRITE_REG
(
I2Cx
->
ISR
, 
I2C_ISR_TXE
);

1756 
__STATIC_INLINE
 
LL_I2C_CË¬FÏg_BERR
(
I2C_Ty³Def
 *
I2Cx
)

1758 
SET_BIT
(
I2Cx
->
ICR
, 
I2C_ICR_BERRCF
);

1767 
__STATIC_INLINE
 
LL_I2C_CË¬FÏg_ARLO
(
I2C_Ty³Def
 *
I2Cx
)

1769 
SET_BIT
(
I2Cx
->
ICR
, 
I2C_ICR_ARLOCF
);

1778 
__STATIC_INLINE
 
LL_I2C_CË¬FÏg_OVR
(
I2C_Ty³Def
 *
I2Cx
)

1780 
SET_BIT
(
I2Cx
->
ICR
, 
I2C_ICR_OVRCF
);

1791 
__STATIC_INLINE
 
LL_I2C_CË¬SMBusFÏg_PECERR
(
I2C_Ty³Def
 *
I2Cx
)

1793 
SET_BIT
(
I2Cx
->
ICR
, 
I2C_ICR_PECCF
);

1804 
__STATIC_INLINE
 
LL_I2C_CË¬SMBusFÏg_TIMEOUT
(
I2C_Ty³Def
 *
I2Cx
)

1806 
SET_BIT
(
I2Cx
->
ICR
, 
I2C_ICR_TIMOUTCF
);

1817 
__STATIC_INLINE
 
LL_I2C_CË¬SMBusFÏg_ALERT
(
I2C_Ty³Def
 *
I2Cx
)

1819 
SET_BIT
(
I2Cx
->
ICR
, 
I2C_ICR_ALERTCF
);

1838 
__STATIC_INLINE
 
LL_I2C_EÇbËAutoEndMode
(
I2C_Ty³Def
 *
I2Cx
)

1840 
SET_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_AUTOEND
);

1850 
__STATIC_INLINE
 
LL_I2C_Di§bËAutoEndMode
(
I2C_Ty³Def
 *
I2Cx
)

1852 
CLEAR_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_AUTOEND
);

1861 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdAutoEndMode
(
I2C_Ty³Def
 *
I2Cx
)

1863  ((
READ_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_AUTOEND
) == (I2C_CR2_AUTOEND)) ? 1UL : 0UL);

1873 
__STATIC_INLINE
 
LL_I2C_EÇbËR–ßdMode
(
I2C_Ty³Def
 *
I2Cx
)

1875 
SET_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_RELOAD
);

1885 
__STATIC_INLINE
 
LL_I2C_Di§bËR–ßdMode
(
I2C_Ty³Def
 *
I2Cx
)

1887 
CLEAR_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_RELOAD
);

1896 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdR–ßdMode
(
I2C_Ty³Def
 *
I2Cx
)

1898  ((
READ_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_RELOAD
) == (I2C_CR2_RELOAD)) ? 1UL : 0UL);

1909 
__STATIC_INLINE
 
LL_I2C_S‘T¿nsãrSize
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
T¿nsãrSize
)

1911 
MODIFY_REG
(
I2Cx
->
CR2
, 
I2C_CR2_NBYTES
, 
T¿nsãrSize
 << 
I2C_CR2_NBYTES_Pos
);

1920 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘T¿nsãrSize
(
I2C_Ty³Def
 *
I2Cx
)

1922  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_NBYTES
è>> 
I2C_CR2_NBYTES_Pos
);

1935 
__STATIC_INLINE
 
LL_I2C_AcknowËdgeNextD©a
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
Ty³AcknowËdge
)

1937 
MODIFY_REG
(
I2Cx
->
CR2
, 
I2C_CR2_NACK
, 
Ty³AcknowËdge
);

1948 
__STATIC_INLINE
 
LL_I2C_G’”©eS¹CÚd™iÚ
(
I2C_Ty³Def
 *
I2Cx
)

1950 
SET_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_START
);

1959 
__STATIC_INLINE
 
LL_I2C_G’”©eStÝCÚd™iÚ
(
I2C_Ty³Def
 *
I2Cx
)

1961 
SET_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_STOP
);

1972 
__STATIC_INLINE
 
LL_I2C_EÇbËAuto10B™R—d
(
I2C_Ty³Def
 *
I2Cx
)

1974 
CLEAR_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_HEAD10R
);

1984 
__STATIC_INLINE
 
LL_I2C_Di§bËAuto10B™R—d
(
I2C_Ty³Def
 *
I2Cx
)

1986 
SET_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_HEAD10R
);

1995 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdAuto10B™R—d
(
I2C_Ty³Def
 *
I2Cx
)

1997  ((
READ_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_HEAD10R
) != (I2C_CR2_HEAD10R)) ? 1UL : 0UL);

2010 
__STATIC_INLINE
 
LL_I2C_S‘T¿nsãrReque¡
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
T¿nsãrReque¡
)

2012 
MODIFY_REG
(
I2Cx
->
CR2
, 
I2C_CR2_RD_WRN
, 
T¿nsãrReque¡
);

2023 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘T¿nsãrReque¡
(
I2C_Ty³Def
 *
I2Cx
)

2025  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_RD_WRN
));

2036 
__STATIC_INLINE
 
LL_I2C_S‘SÏveAddr
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
SÏveAddr
)

2038 
MODIFY_REG
(
I2Cx
->
CR2
, 
I2C_CR2_SADD
, 
SÏveAddr
);

2047 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘SÏveAddr
(
I2C_Ty³Def
 *
I2Cx
)

2049  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_SADD
));

2090 
__STATIC_INLINE
 
LL_I2C_HªdËT¿nsãr
(
I2C_Ty³Def
 *
I2Cx
, 
ušt32_t
 
SÏveAddr
, ušt32_ˆ
SÏveAddrSize
,

2091 
ušt32_t
 
T¿nsãrSize
, ušt32_ˆ
EndMode
, ušt32_ˆ
Reque¡
)

2093 
MODIFY_REG
(
I2Cx
->
CR2
, 
I2C_CR2_SADD
 | 
I2C_CR2_ADD10
 | (
I2C_CR2_RD_WRN
 & (
ušt32_t
)(
Reque¡
 >> (31U - 
I2C_CR2_RD_WRN_Pos
))è| 
I2C_CR2_START
 | 
I2C_CR2_STOP
 | 
I2C_CR2_RELOAD
 |

2094 
I2C_CR2_NBYTES
 | 
I2C_CR2_AUTOEND
 | 
I2C_CR2_HEAD10R
,

2095 
SÏveAddr
 | 
SÏveAddrSize
 | (
T¿nsãrSize
 << 
I2C_CR2_NBYTES_Pos
è| 
EndMode
 | 
Reque¡
);

2108 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘T¿nsãrDœeùiÚ
(
I2C_Ty³Def
 *
I2Cx
)

2110  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_DIR
));

2119 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘Add»ssM©chCode
(
I2C_Ty³Def
 *
I2Cx
)

2121  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
ISR
, 
I2C_ISR_ADDCODE
è>> 
I2C_ISR_ADDCODE_Pos
 << 1);

2135 
__STATIC_INLINE
 
LL_I2C_EÇbËSMBusPECCom·»
(
I2C_Ty³Def
 *
I2Cx
)

2137 
SET_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_PECBYTE
);

2148 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_IsEÇbËdSMBusPECCom·»
(
I2C_Ty³Def
 *
I2Cx
)

2150  ((
READ_BIT
(
I2Cx
->
CR2
, 
I2C_CR2_PECBYTE
) == (I2C_CR2_PECBYTE)) ? 1UL : 0UL);

2161 
__STATIC_INLINE
 
ušt32_t
 
LL_I2C_G‘SMBusPEC
(
I2C_Ty³Def
 *
I2Cx
)

2163  (
ušt32_t
)(
READ_BIT
(
I2Cx
->
PECR
, 
I2C_PECR_PEC
));

2172 
__STATIC_INLINE
 
ušt8_t
 
LL_I2C_ReûiveD©a8
(
I2C_Ty³Def
 *
I2Cx
)

2174  (
ušt8_t
)(
READ_BIT
(
I2Cx
->
RXDR
, 
I2C_RXDR_RXDATA
));

2184 
__STATIC_INLINE
 
LL_I2C_T¿nsm™D©a8
(
I2C_Ty³Def
 *
I2Cx
, 
ušt8_t
 
D©a
)

2186 
WRITE_REG
(
I2Cx
->
TXDR
, 
D©a
);

2193 #ià
defšed
(
USE_FULL_LL_DRIVER
)

2198 
E¼ÜStus
 
LL_I2C_In™
(
I2C_Ty³Def
 *
I2Cx
, 
LL_I2C_In™Ty³Def
 *
I2C_In™SŒuù
);

2199 
E¼ÜStus
 
LL_I2C_DeIn™
(
I2C_Ty³Def
 *
I2Cx
);

2200 
LL_I2C_SŒuùIn™
(
LL_I2C_In™Ty³Def
 *
I2C_In™SŒuù
);

2222 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_iwdg.h

21 #iâdeà
STM32G4xx_LL_IWDG_H


22 
	#STM32G4xx_LL_IWDG_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
(
IWDG
)

48 
	#LL_IWDG_KEY_RELOAD
 0x0000AAAAU

	)

49 
	#LL_IWDG_KEY_ENABLE
 0x0000CCCCU

	)

50 
	#LL_IWDG_KEY_WR_ACCESS_ENABLE
 0x00005555U

	)

51 
	#LL_IWDG_KEY_WR_ACCESS_DISABLE
 0x00000000U

	)

68 
	#LL_IWDG_SR_PVU
 
IWDG_SR_PVU


	)

69 
	#LL_IWDG_SR_RVU
 
IWDG_SR_RVU


	)

70 
	#LL_IWDG_SR_WVU
 
IWDG_SR_WVU


	)

78 
	#LL_IWDG_PRESCALER_4
 0x00000000U

	)

79 
	#LL_IWDG_PRESCALER_8
 (
IWDG_PR_PR_0
è

	)

80 
	#LL_IWDG_PRESCALER_16
 (
IWDG_PR_PR_1
è

	)

81 
	#LL_IWDG_PRESCALER_32
 (
IWDG_PR_PR_1
 | 
IWDG_PR_PR_0
è

	)

82 
	#LL_IWDG_PRESCALER_64
 (
IWDG_PR_PR_2
è

	)

83 
	#LL_IWDG_PRESCALER_128
 (
IWDG_PR_PR_2
 | 
IWDG_PR_PR_0
è

	)

84 
	#LL_IWDG_PRESCALER_256
 (
IWDG_PR_PR_2
 | 
IWDG_PR_PR_1
è

	)

109 
	#LL_IWDG_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

117 
	#LL_IWDG_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

142 
__STATIC_INLINE
 
LL_IWDG_EÇbË
(
IWDG_Ty³Def
 *
IWDGx
)

144 
WRITE_REG
(
IWDGx
->
KR
, 
LL_IWDG_KEY_ENABLE
);

153 
__STATIC_INLINE
 
LL_IWDG_R–ßdCouÁ”
(
IWDG_Ty³Def
 *
IWDGx
)

155 
WRITE_REG
(
IWDGx
->
KR
, 
LL_IWDG_KEY_RELOAD
);

164 
__STATIC_INLINE
 
LL_IWDG_EÇbËWr™eAcûss
(
IWDG_Ty³Def
 *
IWDGx
)

166 
WRITE_REG
(
IWDGx
->
KR
, 
LL_IWDG_KEY_WR_ACCESS_ENABLE
);

175 
__STATIC_INLINE
 
LL_IWDG_Di§bËWr™eAcûss
(
IWDG_Ty³Def
 *
IWDGx
)

177 
WRITE_REG
(
IWDGx
->
KR
, 
LL_IWDG_KEY_WR_ACCESS_DISABLE
);

194 
__STATIC_INLINE
 
LL_IWDG_S‘P»sÿËr
(
IWDG_Ty³Def
 *
IWDGx
, 
ušt32_t
 
P»sÿËr
)

196 
WRITE_REG
(
IWDGx
->
PR
, 
IWDG_PR_PR
 & 
P»sÿËr
);

212 
__STATIC_INLINE
 
ušt32_t
 
LL_IWDG_G‘P»sÿËr
(
IWDG_Ty³Def
 *
IWDGx
)

214  (
READ_REG
(
IWDGx
->
PR
));

224 
__STATIC_INLINE
 
LL_IWDG_S‘R–ßdCouÁ”
(
IWDG_Ty³Def
 *
IWDGx
, 
ušt32_t
 
CouÁ”
)

226 
WRITE_REG
(
IWDGx
->
RLR
, 
IWDG_RLR_RL
 & 
CouÁ”
);

235 
__STATIC_INLINE
 
ušt32_t
 
LL_IWDG_G‘R–ßdCouÁ”
(
IWDG_Ty³Def
 *
IWDGx
)

237  (
READ_REG
(
IWDGx
->
RLR
));

247 
__STATIC_INLINE
 
LL_IWDG_S‘Wšdow
(
IWDG_Ty³Def
 *
IWDGx
, 
ušt32_t
 
Wšdow
)

249 
WRITE_REG
(
IWDGx
->
WINR
, 
IWDG_WINR_WIN
 & 
Wšdow
);

258 
__STATIC_INLINE
 
ušt32_t
 
LL_IWDG_G‘Wšdow
(
IWDG_Ty³Def
 *
IWDGx
)

260  (
READ_REG
(
IWDGx
->
WINR
));

277 
__STATIC_INLINE
 
ušt32_t
 
LL_IWDG_IsAùiveFÏg_PVU
(
IWDG_Ty³Def
 *
IWDGx
)

279  ((
READ_BIT
(
IWDGx
->
SR
, 
IWDG_SR_PVU
) == (IWDG_SR_PVU)) ? 1UL : 0UL);

288 
__STATIC_INLINE
 
ušt32_t
 
LL_IWDG_IsAùiveFÏg_RVU
(
IWDG_Ty³Def
 *
IWDGx
)

290  ((
READ_BIT
(
IWDGx
->
SR
, 
IWDG_SR_RVU
) == (IWDG_SR_RVU)) ? 1UL : 0UL);

299 
__STATIC_INLINE
 
ušt32_t
 
LL_IWDG_IsAùiveFÏg_WVU
(
IWDG_Ty³Def
 *
IWDGx
)

301  ((
READ_BIT
(
IWDGx
->
SR
, 
IWDG_SR_WVU
) == (IWDG_SR_WVU)) ? 1UL : 0UL);

312 
__STATIC_INLINE
 
ušt32_t
 
LL_IWDG_IsR—dy
(
IWDG_Ty³Def
 *
IWDGx
)

314  ((
READ_BIT
(
IWDGx
->
SR
, 
IWDG_SR_PVU
 | 
IWDG_SR_RVU
 | 
IWDG_SR_WVU
) == 0U) ? 1UL : 0UL);

336 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_lptim.h

21 #iâdeà
STM32G4xx_LL_LPTIM_H


22 
	#STM32G4xx_LL_LPTIM_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

47 #ià
defšed
(
USE_FULL_LL_DRIVER
)

57 #ià
defšed
(
USE_FULL_LL_DRIVER
)

67 
ušt32_t
 
ClockSourû
;

72 
ušt32_t
 
P»sÿËr
;

77 
ušt32_t
 
WavefÜm
;

82 
ušt32_t
 
PÞ¬™y
;

86 } 
	tLL_LPTIM_In™Ty³Def
;

102 
	#LL_LPTIM_ISR_CMPM
 
LPTIM_ISR_CMPM


	)

103 
	#LL_LPTIM_ISR_ARRM
 
LPTIM_ISR_ARRM


	)

104 
	#LL_LPTIM_ISR_EXTTRIG
 
LPTIM_ISR_EXTTRIG


	)

105 
	#LL_LPTIM_ISR_CMPOK
 
LPTIM_ISR_CMPOK


	)

106 
	#LL_LPTIM_ISR_ARROK
 
LPTIM_ISR_ARROK


	)

107 
	#LL_LPTIM_ISR_UP
 
LPTIM_ISR_UP


	)

108 
	#LL_LPTIM_ISR_DOWN
 
LPTIM_ISR_DOWN


	)

117 
	#LL_LPTIM_IER_CMPMIE
 
LPTIM_IER_CMPMIE


	)

118 
	#LL_LPTIM_IER_ARRMIE
 
LPTIM_IER_ARRMIE


	)

119 
	#LL_LPTIM_IER_EXTTRIGIE
 
LPTIM_IER_EXTTRIGIE


	)

120 
	#LL_LPTIM_IER_CMPOKIE
 
LPTIM_IER_CMPOKIE


	)

121 
	#LL_LPTIM_IER_ARROKIE
 
LPTIM_IER_ARROKIE


	)

122 
	#LL_LPTIM_IER_UPIE
 
LPTIM_IER_UPIE


	)

123 
	#LL_LPTIM_IER_DOWNIE
 
LPTIM_IER_DOWNIE


	)

131 
	#LL_LPTIM_OPERATING_MODE_CONTINUOUS
 
LPTIM_CR_CNTSTRT


	)

132 
	#LL_LPTIM_OPERATING_MODE_ONESHOT
 
LPTIM_CR_SNGSTRT


	)

140 
	#LL_LPTIM_UPDATE_MODE_IMMEDIATE
 0x00000000U

	)

141 
	#LL_LPTIM_UPDATE_MODE_ENDOFPERIOD
 
LPTIM_CFGR_PRELOAD


	)

149 
	#LL_LPTIM_COUNTER_MODE_INTERNAL
 0x00000000U

	)

150 
	#LL_LPTIM_COUNTER_MODE_EXTERNAL
 
LPTIM_CFGR_COUNTMODE


	)

158 
	#LL_LPTIM_OUTPUT_WAVEFORM_PWM
 0x00000000U

	)

159 
	#LL_LPTIM_OUTPUT_WAVEFORM_SETONCE
 
LPTIM_CFGR_WAVE


	)

167 
	#LL_LPTIM_OUTPUT_POLARITY_REGULAR
 0x00000000U

	)

168 
	#LL_LPTIM_OUTPUT_POLARITY_INVERSE
 
LPTIM_CFGR_WAVPOL


	)

176 
	#LL_LPTIM_PRESCALER_DIV1
 0x00000000U

	)

177 
	#LL_LPTIM_PRESCALER_DIV2
 
LPTIM_CFGR_PRESC_0


	)

178 
	#LL_LPTIM_PRESCALER_DIV4
 
LPTIM_CFGR_PRESC_1


	)

179 
	#LL_LPTIM_PRESCALER_DIV8
 (
LPTIM_CFGR_PRESC_1
 | 
LPTIM_CFGR_PRESC_0
è

	)

180 
	#LL_LPTIM_PRESCALER_DIV16
 
LPTIM_CFGR_PRESC_2


	)

181 
	#LL_LPTIM_PRESCALER_DIV32
 (
LPTIM_CFGR_PRESC_2
 | 
LPTIM_CFGR_PRESC_0
è

	)

182 
	#LL_LPTIM_PRESCALER_DIV64
 (
LPTIM_CFGR_PRESC_2
 | 
LPTIM_CFGR_PRESC_1
è

	)

183 
	#LL_LPTIM_PRESCALER_DIV128
 
LPTIM_CFGR_PRESC


	)

191 
	#LL_LPTIM_TRIG_SOURCE_GPIO
 0x00000000U

	)

192 
	#LL_LPTIM_TRIG_SOURCE_RTCALARMA
 
LPTIM_CFGR_TRIGSEL_0


	)

193 
	#LL_LPTIM_TRIG_SOURCE_RTCALARMB
 
LPTIM_CFGR_TRIGSEL_1


	)

194 
	#LL_LPTIM_TRIG_SOURCE_RTCTAMP1
 (
LPTIM_CFGR_TRIGSEL_1
 | 
LPTIM_CFGR_TRIGSEL_0
è

	)

195 
	#LL_LPTIM_TRIG_SOURCE_RTCTAMP2
 
LPTIM_CFGR_TRIGSEL_2


	)

196 
	#LL_LPTIM_TRIG_SOURCE_RTCTAMP3
 (
LPTIM_CFGR_TRIGSEL_2
 | 
LPTIM_CFGR_TRIGSEL_0
è

	)

197 
	#LL_LPTIM_TRIG_SOURCE_COMP1
 (
LPTIM_CFGR_TRIGSEL_2
 | 
LPTIM_CFGR_TRIGSEL_1
è

	)

198 
	#LL_LPTIM_TRIG_SOURCE_COMP2
 (
LPTIM_CFGR_TRIGSEL_2
 | 
LPTIM_CFGR_TRIGSEL_1
 | 
LPTIM_CFGR_TRIGSEL_0
è

	)

199 
	#LL_LPTIM_TRIG_SOURCE_COMP3
 
LPTIM_CFGR_TRIGSEL_3


	)

200 
	#LL_LPTIM_TRIG_SOURCE_COMP4
 (
LPTIM_CFGR_TRIGSEL_3
 | 
LPTIM_CFGR_TRIGSEL_0
è

	)

201 #ià
defšed
(
COMP5
)

202 
	#LL_LPTIM_TRIG_SOURCE_COMP5
 (
LPTIM_CFGR_TRIGSEL_3
 | 
LPTIM_CFGR_TRIGSEL_1
è

	)

204 #ià
defšed
(
COMP6
)

205 
	#LL_LPTIM_TRIG_SOURCE_COMP6
 (
LPTIM_CFGR_TRIGSEL_3
 | 
LPTIM_CFGR_TRIGSEL_1
 | 
LPTIM_CFGR_TRIGSEL_0
è

	)

207 #ià
defšed
(
COMP7
)

208 
	#LL_LPTIM_TRIG_SOURCE_COMP7
 (
LPTIM_CFGR_TRIGSEL_3
 | 
LPTIM_CFGR_TRIGSEL_2
è

	)

217 
	#LL_LPTIM_TRIG_FILTER_NONE
 0x00000000U

	)

218 
	#LL_LPTIM_TRIG_FILTER_2
 
LPTIM_CFGR_TRGFLT_0


	)

219 
	#LL_LPTIM_TRIG_FILTER_4
 
LPTIM_CFGR_TRGFLT_1


	)

220 
	#LL_LPTIM_TRIG_FILTER_8
 
LPTIM_CFGR_TRGFLT


	)

228 
	#LL_LPTIM_TRIG_POLARITY_RISING
 
LPTIM_CFGR_TRIGEN_0


	)

229 
	#LL_LPTIM_TRIG_POLARITY_FALLING
 
LPTIM_CFGR_TRIGEN_1


	)

230 
	#LL_LPTIM_TRIG_POLARITY_RISING_FALLING
 
LPTIM_CFGR_TRIGEN


	)

238 
	#LL_LPTIM_CLK_SOURCE_INTERNAL
 0x00000000U

	)

239 
	#LL_LPTIM_CLK_SOURCE_EXTERNAL
 
LPTIM_CFGR_CKSEL


	)

247 
	#LL_LPTIM_CLK_FILTER_NONE
 0x00000000U

	)

248 
	#LL_LPTIM_CLK_FILTER_2
 
LPTIM_CFGR_CKFLT_0


	)

249 
	#LL_LPTIM_CLK_FILTER_4
 
LPTIM_CFGR_CKFLT_1


	)

250 
	#LL_LPTIM_CLK_FILTER_8
 
LPTIM_CFGR_CKFLT


	)

258 
	#LL_LPTIM_CLK_POLARITY_RISING
 0x00000000U

	)

259 
	#LL_LPTIM_CLK_POLARITY_FALLING
 
LPTIM_CFGR_CKPOL_0


	)

260 
	#LL_LPTIM_CLK_POLARITY_RISING_FALLING
 
LPTIM_CFGR_CKPOL_1


	)

268 
	#LL_LPTIM_ENCODER_MODE_RISING
 0x00000000U

	)

269 
	#LL_LPTIM_ENCODER_MODE_FALLING
 
LPTIM_CFGR_CKPOL_0


	)

270 
	#LL_LPTIM_ENCODER_MODE_RISING_FALLING
 
LPTIM_CFGR_CKPOL_1


	)

278 
	#LL_LPTIM_INPUT1_SRC_GPIO
 0x00000000U

	)

279 
	#LL_LPTIM_INPUT1_SRC_COMP1
 
LPTIM_OR_IN1_0


	)

280 
	#LL_LPTIM_INPUT1_SRC_COMP3
 (
LPTIM_OR_IN1_1
 | 
LPTIM_OR_IN1_0
)

	)

281 #ià
defšed
(
COMP5
)

282 
	#LL_LPTIM_INPUT1_SRC_COMP5
 (
LPTIM_OR_IN1_2
 | 
LPTIM_OR_IN1_0
)

	)

284 #ià
defšed
(
COMP7
)

285 
	#LL_LPTIM_INPUT1_SRC_COMP7
 (
LPTIM_OR_IN1_2
 | 
LPTIM_OR_IN1_1
 | 
LPTIM_OR_IN1_0
)

	)

294 
	#LL_LPTIM_INPUT2_SRC_GPIO
 0x00000000U

	)

295 
	#LL_LPTIM_INPUT2_SRC_COMP2
 
LPTIM_OR_IN2_0


	)

296 
	#LL_LPTIM_INPUT2_SRC_COMP4
 (
LPTIM_OR_IN2_1
 | 
LPTIM_OR_IN2_0
)

	)

297 #ià
defšed
(
COMP6
)

298 
	#LL_LPTIM_INPUT2_SRC_COMP6
 (
LPTIM_OR_IN2_2
 | 
LPTIM_OR_IN2_0
)

	)

325 
	#LL_LPTIM_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
((__INSTANCE__)->__REG__, (__VALUE__))

	)

333 
	#LL_LPTIM_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
((__INSTANCE__)->__REG__)

	)

347 #ià
defšed
(
USE_FULL_LL_DRIVER
)

352 
E¼ÜStus
 
LL_LPTIM_DeIn™
(
LPTIM_Ty³Def
 *
LPTIMx
);

353 
LL_LPTIM_SŒuùIn™
(
LL_LPTIM_In™Ty³Def
 *
LPTIM_In™SŒuù
);

354 
E¼ÜStus
 
LL_LPTIM_In™
(
LPTIM_Ty³Def
 *
LPTIMx
, 
LL_LPTIM_In™Ty³Def
 *
LPTIM_In™SŒuù
);

355 
LL_LPTIM_Di§bË
(
LPTIM_Ty³Def
 *
LPTIMx
);

373 
__STATIC_INLINE
 
LL_LPTIM_EÇbË
(
LPTIM_Ty³Def
 *
LPTIMx
)

375 
SET_BIT
(
LPTIMx
->
CR
, 
LPTIM_CR_ENABLE
);

384 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsEÇbËd
(
LPTIM_Ty³Def
 *
LPTIMx
)

386  (((
READ_BIT
(
LPTIMx
->
CR
, 
LPTIM_CR_ENABLE
) == LPTIM_CR_ENABLE)? 1UL : 0UL));

402 
__STATIC_INLINE
 
LL_LPTIM_S¹CouÁ”
(
LPTIM_Ty³Def
 *
LPTIMx
, 
ušt32_t
 
O³¿tšgMode
)

404 
MODIFY_REG
(
LPTIMx
->
CR
, 
LPTIM_CR_CNTSTRT
 | 
LPTIM_CR_SNGSTRT
, 
O³¿tšgMode
);

415 
__STATIC_INLINE
 
LL_LPTIM_EÇbËRe£tAá”R—d
(
LPTIM_Ty³Def
 *
LPTIMx
)

417 
SET_BIT
(
LPTIMx
->
CR
, 
LPTIM_CR_RSTARE
);

426 
__STATIC_INLINE
 
LL_LPTIM_Di§bËRe£tAá”R—d
(
LPTIM_Ty³Def
 *
LPTIMx
)

428 
CLEAR_BIT
(
LPTIMx
->
CR
, 
LPTIM_CR_RSTARE
);

437 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsEÇbËdRe£tAá”R—d
(
LPTIM_Ty³Def
 *
LPTIMx
)

439  (((
READ_BIT
(
LPTIMx
->
CR
, 
LPTIM_CR_RSTARE
) == LPTIM_CR_RSTARE)? 1UL : 0UL));

452 
__STATIC_INLINE
 
LL_LPTIM_Re£tCouÁ”
(
LPTIM_Ty³Def
 *
LPTIMx
)

454 
SET_BIT
(
LPTIMx
->
CR
, 
LPTIM_CR_COUNTRST
);

467 
__STATIC_INLINE
 
LL_LPTIM_S‘Upd©eMode
(
LPTIM_Ty³Def
 *
LPTIMx
, 
ušt32_t
 
Upd©eMode
)

469 
MODIFY_REG
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_PRELOAD
, 
Upd©eMode
);

480 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_G‘Upd©eMode
(
LPTIM_Ty³Def
 *
LPTIMx
)

482  (
ušt32_t
)(
READ_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_PRELOAD
));

498 
__STATIC_INLINE
 
LL_LPTIM_S‘AutoR–ßd
(
LPTIM_Ty³Def
 *
LPTIMx
, 
ušt32_t
 
AutoR–ßd
)

500 
MODIFY_REG
(
LPTIMx
->
ARR
, 
LPTIM_ARR_ARR
, 
AutoR–ßd
);

509 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_G‘AutoR–ßd
(
LPTIM_Ty³Def
 *
LPTIMx
)

511  (
ušt32_t
)(
READ_BIT
(
LPTIMx
->
ARR
, 
LPTIM_ARR_ARR
));

525 
__STATIC_INLINE
 
LL_LPTIM_S‘Com·»
(
LPTIM_Ty³Def
 *
LPTIMx
, 
ušt32_t
 
Com·»V®ue
)

527 
MODIFY_REG
(
LPTIMx
->
CMP
, 
LPTIM_CMP_CMP
, 
Com·»V®ue
);

536 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_G‘Com·»
(
LPTIM_Ty³Def
 *
LPTIMx
)

538  (
ušt32_t
)(
READ_BIT
(
LPTIMx
->
CMP
, 
LPTIM_CMP_CMP
));

551 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_G‘CouÁ”
(
LPTIM_Ty³Def
 *
LPTIMx
)

553  (
ušt32_t
)(
READ_BIT
(
LPTIMx
->
CNT
, 
LPTIM_CNT_CNT
));

566 
__STATIC_INLINE
 
LL_LPTIM_S‘CouÁ”Mode
(
LPTIM_Ty³Def
 *
LPTIMx
, 
ušt32_t
 
CouÁ”Mode
)

568 
MODIFY_REG
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_COUNTMODE
, 
CouÁ”Mode
);

579 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_G‘CouÁ”Mode
(
LPTIM_Ty³Def
 *
LPTIMx
)

581  (
ušt32_t
)(
READ_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_COUNTMODE
));

601 
__STATIC_INLINE
 
LL_LPTIM_CÚfigOuut
(
LPTIM_Ty³Def
 *
LPTIMx
, 
ušt32_t
 
WavefÜm
, ušt32_ˆ
PÞ¬™y
)

603 
MODIFY_REG
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_WAVE
 | 
LPTIM_CFGR_WAVPOL
, 
WavefÜm
 | 
PÞ¬™y
);

615 
__STATIC_INLINE
 
LL_LPTIM_S‘WavefÜm
(
LPTIM_Ty³Def
 *
LPTIMx
, 
ušt32_t
 
WavefÜm
)

617 
MODIFY_REG
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_WAVE
, 
WavefÜm
);

628 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_G‘WavefÜm
(
LPTIM_Ty³Def
 *
LPTIMx
)

630  (
ušt32_t
)(
READ_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_WAVE
));

642 
__STATIC_INLINE
 
LL_LPTIM_S‘PÞ¬™y
(
LPTIM_Ty³Def
 *
LPTIMx
, 
ušt32_t
 
PÞ¬™y
)

644 
MODIFY_REG
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_WAVPOL
, 
PÞ¬™y
);

655 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_G‘PÞ¬™y
(
LPTIM_Ty³Def
 *
LPTIMx
)

657  (
ušt32_t
)(
READ_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_WAVPOL
));

680 
__STATIC_INLINE
 
LL_LPTIM_S‘P»sÿËr
(
LPTIM_Ty³Def
 *
LPTIMx
, 
ušt32_t
 
P»sÿËr
)

682 
MODIFY_REG
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_PRESC
, 
P»sÿËr
);

699 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_G‘P»sÿËr
(
LPTIM_Ty³Def
 *
LPTIMx
)

701  (
ušt32_t
)(
READ_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_PRESC
));

717 
__STATIC_INLINE
 
LL_LPTIM_S‘IÅut1Src
(
LPTIM_Ty³Def
 *
LPTIMx
, 
ušt32_t
 
Src
)

719 
WRITE_REG
(
LPTIMx
->
OR
, 
Src
);

734 
__STATIC_INLINE
 
LL_LPTIM_S‘IÅut2Src
(
LPTIM_Ty³Def
 *
LPTIMx
, 
ušt32_t
 
Src
)

736 
WRITE_REG
(
LPTIMx
->
OR
, 
Src
);

759 
__STATIC_INLINE
 
LL_LPTIM_EÇbËTimeout
(
LPTIM_Ty³Def
 *
LPTIMx
)

761 
SET_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_TIMOUT
);

773 
__STATIC_INLINE
 
LL_LPTIM_Di§bËTimeout
(
LPTIM_Ty³Def
 *
LPTIMx
)

775 
CLEAR_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_TIMOUT
);

784 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsEÇbËdTimeout
(
LPTIM_Ty³Def
 *
LPTIMx
)

786  (((
READ_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_TIMOUT
) == LPTIM_CFGR_TIMOUT)? 1UL : 0UL));

796 
__STATIC_INLINE
 
LL_LPTIM_TrigSw
(
LPTIM_Ty³Def
 *
LPTIMx
)

798 
CLEAR_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_TRIGEN
);

838 
__STATIC_INLINE
 
LL_LPTIM_CÚfigTrigg”
(
LPTIM_Ty³Def
 *
LPTIMx
, 
ušt32_t
 
Sourû
, ušt32_ˆ
Fž‹r
, ušt32_ˆ
PÞ¬™y
)

840 
MODIFY_REG
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_TRIGSEL
 | 
LPTIM_CFGR_TRGFLT
 | 
LPTIM_CFGR_TRIGEN
, 
Sourû
 | 
Fž‹r
 | 
PÞ¬™y
);

864 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_G‘Trigg”Sourû
(
LPTIM_Ty³Def
 *
LPTIMx
)

866  (
ušt32_t
)(
READ_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_TRIGSEL
));

879 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_G‘Trigg”Fž‹r
(
LPTIM_Ty³Def
 *
LPTIMx
)

881  (
ušt32_t
)(
READ_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_TRGFLT
));

893 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_G‘Trigg”PÞ¬™y
(
LPTIM_Ty³Def
 *
LPTIMx
)

895  (
ušt32_t
)(
READ_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_TRIGEN
));

916 
__STATIC_INLINE
 
LL_LPTIM_S‘ClockSourû
(
LPTIM_Ty³Def
 *
LPTIMx
, 
ušt32_t
 
ClockSourû
)

918 
MODIFY_REG
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_CKSEL
, 
ClockSourû
);

929 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_G‘ClockSourû
(
LPTIM_Ty³Def
 *
LPTIMx
)

931  (
ušt32_t
)(
READ_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_CKSEL
));

956 
__STATIC_INLINE
 
LL_LPTIM_CÚfigClock
(
LPTIM_Ty³Def
 *
LPTIMx
, 
ušt32_t
 
ClockFž‹r
, ušt32_ˆ
ClockPÞ¬™y
)

958 
MODIFY_REG
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_CKFLT
 | 
LPTIM_CFGR_CKPOL
, 
ClockFž‹r
 | 
ClockPÞ¬™y
);

970 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_G‘ClockPÞ¬™y
(
LPTIM_Ty³Def
 *
LPTIMx
)

972  (
ušt32_t
)(
READ_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_CKPOL
));

985 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_G‘ClockFž‹r
(
LPTIM_Ty³Def
 *
LPTIMx
)

987  (
ušt32_t
)(
READ_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_CKFLT
));

1009 
__STATIC_INLINE
 
LL_LPTIM_S‘Encod”Mode
(
LPTIM_Ty³Def
 *
LPTIMx
, 
ušt32_t
 
Encod”Mode
)

1011 
MODIFY_REG
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_CKPOL
, 
Encod”Mode
);

1023 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_G‘Encod”Mode
(
LPTIM_Ty³Def
 *
LPTIMx
)

1025  (
ušt32_t
)(
READ_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_CKPOL
));

1039 
__STATIC_INLINE
 
LL_LPTIM_EÇbËEncod”Mode
(
LPTIM_Ty³Def
 *
LPTIMx
)

1041 
SET_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_ENC
);

1051 
__STATIC_INLINE
 
LL_LPTIM_Di§bËEncod”Mode
(
LPTIM_Ty³Def
 *
LPTIMx
)

1053 
CLEAR_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_ENC
);

1062 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsEÇbËdEncod”Mode
(
LPTIM_Ty³Def
 *
LPTIMx
)

1064  (((
READ_BIT
(
LPTIMx
->
CFGR
, 
LPTIM_CFGR_ENC
) == LPTIM_CFGR_ENC)? 1UL : 0UL));

1081 
__STATIC_INLINE
 
LL_LPTIM_CË¬FLAG_CMPM
(
LPTIM_Ty³Def
 *
LPTIMx
)

1083 
SET_BIT
(
LPTIMx
->
ICR
, 
LPTIM_ICR_CMPMCF
);

1092 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsAùiveFÏg_CMPM
(
LPTIM_Ty³Def
 *
LPTIMx
)

1094  (((
READ_BIT
(
LPTIMx
->
ISR
, 
LPTIM_ISR_CMPM
) == LPTIM_ISR_CMPM)? 1UL : 0UL));

1103 
__STATIC_INLINE
 
LL_LPTIM_CË¬FLAG_ARRM
(
LPTIM_Ty³Def
 *
LPTIMx
)

1105 
SET_BIT
(
LPTIMx
->
ICR
, 
LPTIM_ICR_ARRMCF
);

1114 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsAùiveFÏg_ARRM
(
LPTIM_Ty³Def
 *
LPTIMx
)

1116  (((
READ_BIT
(
LPTIMx
->
ISR
, 
LPTIM_ISR_ARRM
) == LPTIM_ISR_ARRM)? 1UL : 0UL));

1125 
__STATIC_INLINE
 
LL_LPTIM_CË¬FÏg_EXTTRIG
(
LPTIM_Ty³Def
 *
LPTIMx
)

1127 
SET_BIT
(
LPTIMx
->
ICR
, 
LPTIM_ICR_EXTTRIGCF
);

1136 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsAùiveFÏg_EXTTRIG
(
LPTIM_Ty³Def
 *
LPTIMx
)

1138  (((
READ_BIT
(
LPTIMx
->
ISR
, 
LPTIM_ISR_EXTTRIG
) == LPTIM_ISR_EXTTRIG)? 1UL : 0UL));

1147 
__STATIC_INLINE
 
LL_LPTIM_CË¬FÏg_CMPOK
(
LPTIM_Ty³Def
 *
LPTIMx
)

1149 
SET_BIT
(
LPTIMx
->
ICR
, 
LPTIM_ICR_CMPOKCF
);

1158 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsAùiveFÏg_CMPOK
(
LPTIM_Ty³Def
 *
LPTIMx
)

1160  (((
READ_BIT
(
LPTIMx
->
ISR
, 
LPTIM_ISR_CMPOK
) == LPTIM_ISR_CMPOK)? 1UL : 0UL));

1169 
__STATIC_INLINE
 
LL_LPTIM_CË¬FÏg_ARROK
(
LPTIM_Ty³Def
 *
LPTIMx
)

1171 
SET_BIT
(
LPTIMx
->
ICR
, 
LPTIM_ICR_ARROKCF
);

1180 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsAùiveFÏg_ARROK
(
LPTIM_Ty³Def
 *
LPTIMx
)

1182  (((
READ_BIT
(
LPTIMx
->
ISR
, 
LPTIM_ISR_ARROK
) == LPTIM_ISR_ARROK)? 1UL : 0UL));

1191 
__STATIC_INLINE
 
LL_LPTIM_CË¬FÏg_UP
(
LPTIM_Ty³Def
 *
LPTIMx
)

1193 
SET_BIT
(
LPTIMx
->
ICR
, 
LPTIM_ICR_UPCF
);

1202 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsAùiveFÏg_UP
(
LPTIM_Ty³Def
 *
LPTIMx
)

1204  (((
READ_BIT
(
LPTIMx
->
ISR
, 
LPTIM_ISR_UP
) == LPTIM_ISR_UP)? 1UL : 0UL));

1213 
__STATIC_INLINE
 
LL_LPTIM_CË¬FÏg_DOWN
(
LPTIM_Ty³Def
 *
LPTIMx
)

1215 
SET_BIT
(
LPTIMx
->
ICR
, 
LPTIM_ICR_DOWNCF
);

1224 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsAùiveFÏg_DOWN
(
LPTIM_Ty³Def
 *
LPTIMx
)

1226  (((
READ_BIT
(
LPTIMx
->
ISR
, 
LPTIM_ISR_DOWN
) == LPTIM_ISR_DOWN)? 1UL : 0UL));

1243 
__STATIC_INLINE
 
LL_LPTIM_EÇbËIT_CMPM
(
LPTIM_Ty³Def
 *
LPTIMx
)

1245 
SET_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_CMPMIE
);

1254 
__STATIC_INLINE
 
LL_LPTIM_Di§bËIT_CMPM
(
LPTIM_Ty³Def
 *
LPTIMx
)

1256 
CLEAR_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_CMPMIE
);

1265 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsEÇbËdIT_CMPM
(
LPTIM_Ty³Def
 *
LPTIMx
)

1267  (((
READ_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_CMPMIE
) == LPTIM_IER_CMPMIE)? 1UL : 0UL));

1276 
__STATIC_INLINE
 
LL_LPTIM_EÇbËIT_ARRM
(
LPTIM_Ty³Def
 *
LPTIMx
)

1278 
SET_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_ARRMIE
);

1287 
__STATIC_INLINE
 
LL_LPTIM_Di§bËIT_ARRM
(
LPTIM_Ty³Def
 *
LPTIMx
)

1289 
CLEAR_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_ARRMIE
);

1298 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsEÇbËdIT_ARRM
(
LPTIM_Ty³Def
 *
LPTIMx
)

1300  (((
READ_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_ARRMIE
) == LPTIM_IER_ARRMIE)? 1UL : 0UL));

1309 
__STATIC_INLINE
 
LL_LPTIM_EÇbËIT_EXTTRIG
(
LPTIM_Ty³Def
 *
LPTIMx
)

1311 
SET_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_EXTTRIGIE
);

1320 
__STATIC_INLINE
 
LL_LPTIM_Di§bËIT_EXTTRIG
(
LPTIM_Ty³Def
 *
LPTIMx
)

1322 
CLEAR_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_EXTTRIGIE
);

1331 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsEÇbËdIT_EXTTRIG
(
LPTIM_Ty³Def
 *
LPTIMx
)

1333  (((
READ_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_EXTTRIGIE
) == LPTIM_IER_EXTTRIGIE)? 1UL : 0UL));

1342 
__STATIC_INLINE
 
LL_LPTIM_EÇbËIT_CMPOK
(
LPTIM_Ty³Def
 *
LPTIMx
)

1344 
SET_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_CMPOKIE
);

1353 
__STATIC_INLINE
 
LL_LPTIM_Di§bËIT_CMPOK
(
LPTIM_Ty³Def
 *
LPTIMx
)

1355 
CLEAR_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_CMPOKIE
);

1364 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsEÇbËdIT_CMPOK
(
LPTIM_Ty³Def
 *
LPTIMx
)

1366  (((
READ_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_CMPOKIE
) == LPTIM_IER_CMPOKIE)? 1UL : 0UL));

1375 
__STATIC_INLINE
 
LL_LPTIM_EÇbËIT_ARROK
(
LPTIM_Ty³Def
 *
LPTIMx
)

1377 
SET_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_ARROKIE
);

1386 
__STATIC_INLINE
 
LL_LPTIM_Di§bËIT_ARROK
(
LPTIM_Ty³Def
 *
LPTIMx
)

1388 
CLEAR_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_ARROKIE
);

1397 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsEÇbËdIT_ARROK
(
LPTIM_Ty³Def
 *
LPTIMx
)

1399  (((
READ_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_ARROKIE
) == LPTIM_IER_ARROKIE)? 1UL : 0UL));

1408 
__STATIC_INLINE
 
LL_LPTIM_EÇbËIT_UP
(
LPTIM_Ty³Def
 *
LPTIMx
)

1410 
SET_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_UPIE
);

1419 
__STATIC_INLINE
 
LL_LPTIM_Di§bËIT_UP
(
LPTIM_Ty³Def
 *
LPTIMx
)

1421 
CLEAR_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_UPIE
);

1430 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsEÇbËdIT_UP
(
LPTIM_Ty³Def
 *
LPTIMx
)

1432  (((
READ_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_UPIE
) == LPTIM_IER_UPIE)? 1UL : 0UL));

1441 
__STATIC_INLINE
 
LL_LPTIM_EÇbËIT_DOWN
(
LPTIM_Ty³Def
 *
LPTIMx
)

1443 
SET_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_DOWNIE
);

1452 
__STATIC_INLINE
 
LL_LPTIM_Di§bËIT_DOWN
(
LPTIM_Ty³Def
 *
LPTIMx
)

1454 
CLEAR_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_DOWNIE
);

1463 
__STATIC_INLINE
 
ušt32_t
 
LL_LPTIM_IsEÇbËdIT_DOWN
(
LPTIM_Ty³Def
 *
LPTIMx
)

1465  ((
READ_BIT
(
LPTIMx
->
IER
, 
LPTIM_IER_DOWNIE
) == LPTIM_IER_DOWNIE)? 1UL : 0UL);

1486 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_lpuart.h

21 #iâdeà
STM32G4xx_LL_LPUART_H


22 
	#STM32G4xx_LL_LPUART_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
 (
LPUART1
)

47 cÚ¡ 
ušt16_t
 
LPUART_PRESCALER_TAB
[] =

49 (
ušt16_t
)1,

50 (
ušt16_t
)2,

51 (
ušt16_t
)4,

52 (
ušt16_t
)6,

53 (
ušt16_t
)8,

54 (
ušt16_t
)10,

55 (
ušt16_t
)12,

56 (
ušt16_t
)16,

57 (
ušt16_t
)32,

58 (
ušt16_t
)64,

59 (
ušt16_t
)128,

60 (
ušt16_t
)256

71 
	#LPUART_LPUARTDIV_FREQ_MUL
 256U

	)

72 
	#LPUART_BRR_MASK
 0x000FFFFFU

	)

73 
	#LPUART_BRR_MIN_VALUE
 0x00000300U

	)

80 #ià
defšed
(
USE_FULL_LL_DRIVER
)

90 #ià
defšed
(
USE_FULL_LL_DRIVER
)

100 
ušt32_t
 
P»sÿËrV®ue
;

105 
ušt32_t
 
BaudR©e
;

109 
ušt32_t
 
D©aWidth
;

114 
ušt32_t
 
StÝB™s
;

119 
ušt32_t
 
P¬™y
;

124 
ušt32_t
 
T¿nsãrDœeùiÚ
;

129 
ušt32_t
 
H¬dw¬eFlowCÚŒÞ
;

134 } 
	tLL_LPUART_In™Ty³Def
;

150 
	#LL_LPUART_ICR_PECF
 
USART_ICR_PECF


	)

151 
	#LL_LPUART_ICR_FECF
 
USART_ICR_FECF


	)

152 
	#LL_LPUART_ICR_NCF
 
USART_ICR_NECF


	)

153 
	#LL_LPUART_ICR_ORECF
 
USART_ICR_ORECF


	)

154 
	#LL_LPUART_ICR_IDLECF
 
USART_ICR_IDLECF


	)

155 
	#LL_LPUART_ICR_TXFECF
 
USART_ICR_TXFECF


	)

156 
	#LL_LPUART_ICR_TCCF
 
USART_ICR_TCCF


	)

157 
	#LL_LPUART_ICR_CTSCF
 
USART_ICR_CTSCF


	)

158 
	#LL_LPUART_ICR_CMCF
 
USART_ICR_CMCF


	)

159 
	#LL_LPUART_ICR_WUCF
 
USART_ICR_WUCF


	)

168 
	#LL_LPUART_ISR_PE
 
USART_ISR_PE


	)

169 
	#LL_LPUART_ISR_FE
 
USART_ISR_FE


	)

170 
	#LL_LPUART_ISR_NE
 
USART_ISR_NE


	)

171 
	#LL_LPUART_ISR_ORE
 
USART_ISR_ORE


	)

172 
	#LL_LPUART_ISR_IDLE
 
USART_ISR_IDLE


	)

173 
	#LL_LPUART_ISR_RXNE_RXFNE
 
USART_ISR_RXNE_RXFNE


	)

174 
	#LL_LPUART_ISR_TC
 
USART_ISR_TC


	)

175 
	#LL_LPUART_ISR_TXE_TXFNF
 
USART_ISR_TXE_TXFNF


	)

176 
	#LL_LPUART_ISR_CTSIF
 
USART_ISR_CTSIF


	)

177 
	#LL_LPUART_ISR_CTS
 
USART_ISR_CTS


	)

178 
	#LL_LPUART_ISR_BUSY
 
USART_ISR_BUSY


	)

179 
	#LL_LPUART_ISR_CMF
 
USART_ISR_CMF


	)

180 
	#LL_LPUART_ISR_SBKF
 
USART_ISR_SBKF


	)

181 
	#LL_LPUART_ISR_RWU
 
USART_ISR_RWU


	)

182 
	#LL_LPUART_ISR_WUF
 
USART_ISR_WUF


	)

183 
	#LL_LPUART_ISR_TEACK
 
USART_ISR_TEACK


	)

184 
	#LL_LPUART_ISR_REACK
 
USART_ISR_REACK


	)

185 
	#LL_LPUART_ISR_TXFE
 
USART_ISR_TXFE


	)

186 
	#LL_LPUART_ISR_RXFF
 
USART_ISR_RXFF


	)

187 
	#LL_LPUART_ISR_RXFT
 
USART_ISR_RXFT


	)

188 
	#LL_LPUART_ISR_TXFT
 
USART_ISR_TXFT


	)

197 
	#LL_LPUART_CR1_IDLEIE
 
USART_CR1_IDLEIE


	)

198 
	#LL_LPUART_CR1_RXNEIE_RXFNEIE
 
USART_CR1_RXNEIE_RXFNEIE


	)

199 
	#LL_LPUART_CR1_TCIE
 
USART_CR1_TCIE


	)

200 
	#LL_LPUART_CR1_TXEIE_TXFNFIE
 
USART_CR1_TXEIE_TXFNFIE


	)

201 
	#LL_LPUART_CR1_PEIE
 
USART_CR1_PEIE


	)

202 
	#LL_LPUART_CR1_CMIE
 
USART_CR1_CMIE


	)

203 
	#LL_LPUART_CR1_TXFEIE
 
USART_CR1_TXFEIE


	)

204 
	#LL_LPUART_CR1_RXFFIE
 
USART_CR1_RXFFIE


	)

205 
	#LL_LPUART_CR3_EIE
 
USART_CR3_EIE


	)

206 
	#LL_LPUART_CR3_CTSIE
 
USART_CR3_CTSIE


	)

207 
	#LL_LPUART_CR3_WUFIE
 
USART_CR3_WUFIE


	)

208 
	#LL_LPUART_CR3_TXFTIE
 
USART_CR3_TXFTIE


	)

209 
	#LL_LPUART_CR3_RXFTIE
 
USART_CR3_RXFTIE


	)

217 
	#LL_LPUART_FIFOTHRESHOLD_1_8
 0x00000000U

	)

218 
	#LL_LPUART_FIFOTHRESHOLD_1_4
 0x00000001U

	)

219 
	#LL_LPUART_FIFOTHRESHOLD_1_2
 0x00000002U

	)

220 
	#LL_LPUART_FIFOTHRESHOLD_3_4
 0x00000003U

	)

221 
	#LL_LPUART_FIFOTHRESHOLD_7_8
 0x00000004U

	)

222 
	#LL_LPUART_FIFOTHRESHOLD_8_8
 0x00000005U

	)

230 
	#LL_LPUART_DIRECTION_NONE
 0x00000000U

	)

231 
	#LL_LPUART_DIRECTION_RX
 
USART_CR1_RE


	)

232 
	#LL_LPUART_DIRECTION_TX
 
USART_CR1_TE


	)

233 
	#LL_LPUART_DIRECTION_TX_RX
 (
USART_CR1_TE
 |
USART_CR1_RE
è

	)

241 
	#LL_LPUART_PARITY_NONE
 0x00000000U

	)

242 
	#LL_LPUART_PARITY_EVEN
 
USART_CR1_PCE


	)

243 
	#LL_LPUART_PARITY_ODD
 (
USART_CR1_PCE
 | 
USART_CR1_PS
è

	)

251 
	#LL_LPUART_WAKEUP_IDLELINE
 0x00000000U

	)

252 
	#LL_LPUART_WAKEUP_ADDRESSMARK
 
USART_CR1_WAKE


	)

260 
	#LL_LPUART_DATAWIDTH_7B
 
USART_CR1_M1


	)

261 
	#LL_LPUART_DATAWIDTH_8B
 0x00000000U

	)

262 
	#LL_LPUART_DATAWIDTH_9B
 
USART_CR1_M0


	)

270 
	#LL_LPUART_PRESCALER_DIV1
 0x00000000U

	)

271 
	#LL_LPUART_PRESCALER_DIV2
 (
USART_PRESC_PRESCALER_0
è

	)

272 
	#LL_LPUART_PRESCALER_DIV4
 (
USART_PRESC_PRESCALER_1
è

	)

273 
	#LL_LPUART_PRESCALER_DIV6
 (
USART_PRESC_PRESCALER_1
 | 
USART_PRESC_PRESCALER_0
è

	)

274 
	#LL_LPUART_PRESCALER_DIV8
 (
USART_PRESC_PRESCALER_2
è

	)

275 
	#LL_LPUART_PRESCALER_DIV10
 (
USART_PRESC_PRESCALER_2
 | 
USART_PRESC_PRESCALER_0
è

	)

276 
	#LL_LPUART_PRESCALER_DIV12
 (
USART_PRESC_PRESCALER_2
 | 
USART_PRESC_PRESCALER_1
è

	)

277 
	#LL_LPUART_PRESCALER_DIV16
 (
USART_PRESC_PRESCALER_2
 | 
USART_PRESC_PRESCALER_1
 | 
USART_PRESC_PRESCALER_0
è

	)

278 
	#LL_LPUART_PRESCALER_DIV32
 (
USART_PRESC_PRESCALER_3
è

	)

279 
	#LL_LPUART_PRESCALER_DIV64
 (
USART_PRESC_PRESCALER_3
 | 
USART_PRESC_PRESCALER_0
è

	)

280 
	#LL_LPUART_PRESCALER_DIV128
 (
USART_PRESC_PRESCALER_3
 | 
USART_PRESC_PRESCALER_1
è

	)

281 
	#LL_LPUART_PRESCALER_DIV256
 (
USART_PRESC_PRESCALER_3
 | 
USART_PRESC_PRESCALER_1
 | 
USART_PRESC_PRESCALER_0
è

	)

289 
	#LL_LPUART_STOPBITS_1
 0x00000000U

	)

290 
	#LL_LPUART_STOPBITS_2
 
USART_CR2_STOP_1


	)

298 
	#LL_LPUART_TXRX_STANDARD
 0x00000000U

	)

299 
	#LL_LPUART_TXRX_SWAPPED
 (
USART_CR2_SWAP
è

	)

307 
	#LL_LPUART_RXPIN_LEVEL_STANDARD
 0x00000000U

	)

308 
	#LL_LPUART_RXPIN_LEVEL_INVERTED
 (
USART_CR2_RXINV
è

	)

316 
	#LL_LPUART_TXPIN_LEVEL_STANDARD
 0x00000000U

	)

317 
	#LL_LPUART_TXPIN_LEVEL_INVERTED
 (
USART_CR2_TXINV
è

	)

325 
	#LL_LPUART_BINARY_LOGIC_POSITIVE
 0x00000000U

	)

326 
	#LL_LPUART_BINARY_LOGIC_NEGATIVE
 
USART_CR2_DATAINV


	)

334 
	#LL_LPUART_BITORDER_LSBFIRST
 0x00000000U

	)

335 
	#LL_LPUART_BITORDER_MSBFIRST
 
USART_CR2_MSBFIRST


	)

343 
	#LL_LPUART_ADDRESS_DETECT_4B
 0x00000000U

	)

344 
	#LL_LPUART_ADDRESS_DETECT_7B
 
USART_CR2_ADDM7


	)

352 
	#LL_LPUART_HWCONTROL_NONE
 0x00000000U

	)

353 
	#LL_LPUART_HWCONTROL_RTS
 
USART_CR3_RTSE


	)

354 
	#LL_LPUART_HWCONTROL_CTS
 
USART_CR3_CTSE


	)

355 
	#LL_LPUART_HWCONTROL_RTS_CTS
 (
USART_CR3_RTSE
 | 
USART_CR3_CTSE
è

	)

363 
	#LL_LPUART_WAKEUP_ON_ADDRESS
 0x00000000U

	)

364 
	#LL_LPUART_WAKEUP_ON_STARTBIT
 
USART_CR3_WUS_1


	)

365 
	#LL_LPUART_WAKEUP_ON_RXNE
 (
USART_CR3_WUS_0
 | 
USART_CR3_WUS_1
è

	)

373 
	#LL_LPUART_DE_POLARITY_HIGH
 0x00000000U

	)

374 
	#LL_LPUART_DE_POLARITY_LOW
 
USART_CR3_DEP


	)

382 
	#LL_LPUART_DMA_REG_DATA_TRANSMIT
 0x00000000U

	)

383 
	#LL_LPUART_DMA_REG_DATA_RECEIVE
 0x00000001U

	)

408 
	#LL_LPUART_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

416 
	#LL_LPUART_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

445 
	#__LL_LPUART_DIV
(
__PERIPHCLK__
, 
__PRESCALER__
, 
__BAUDRATE__
è(
ušt32_t
)((((((
ušt64_t
)(__PERIPHCLK__)/(ušt64_t)(
LPUART_PRESCALER_TAB
[(
ušt16_t
)(__PRESCALER__)])è* 
LPUART_LPUARTDIV_FREQ_MUL
)\

446 + (
ušt32_t
)((
__BAUDRATE__
)/2U))/(__BAUDRATE__)è& 
LPUART_BRR_MASK
)

	)

471 
__STATIC_INLINE
 
LL_LPUART_EÇbË
(
USART_Ty³Def
 *
LPUARTx
)

473 
SET_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_UE
);

490 
__STATIC_INLINE
 
LL_LPUART_Di§bË
(
USART_Ty³Def
 *
LPUARTx
)

492 
CLEAR_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_UE
);

501 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËd
(
USART_Ty³Def
 *
LPUARTx
)

503  ((
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_UE
) == (USART_CR1_UE)) ? 1UL : 0UL);

512 
__STATIC_INLINE
 
LL_LPUART_EÇbËFIFO
(
USART_Ty³Def
 *
LPUARTx
)

514 
SET_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_FIFOEN
);

523 
__STATIC_INLINE
 
LL_LPUART_Di§bËFIFO
(
USART_Ty³Def
 *
LPUARTx
)

525 
CLEAR_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_FIFOEN
);

534 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdFIFO
(
USART_Ty³Def
 *
LPUARTx
)

536  ((
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_FIFOEN
) == (USART_CR1_FIFOEN)) ? 1UL : 0UL);

552 
__STATIC_INLINE
 
LL_LPUART_S‘TXFIFOTh»shÞd
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
Th»shÞd
)

554 
MODIFY_REG
(
LPUARTx
->
CR3
, 
USART_CR3_TXFTCFG
, 
Th»shÞd
 << 
USART_CR3_TXFTCFG_Pos
);

569 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘TXFIFOTh»shÞd
(
USART_Ty³Def
 *
LPUARTx
)

571  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_TXFTCFG
è>> 
USART_CR3_TXFTCFG_Pos
);

587 
__STATIC_INLINE
 
LL_LPUART_S‘RXFIFOTh»shÞd
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
Th»shÞd
)

589 
MODIFY_REG
(
LPUARTx
->
CR3
, 
USART_CR3_RXFTCFG
, 
Th»shÞd
 << 
USART_CR3_RXFTCFG_Pos
);

604 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘RXFIFOTh»shÞd
(
USART_Ty³Def
 *
LPUARTx
)

606  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_RXFTCFG
è>> 
USART_CR3_RXFTCFG_Pos
);

630 
__STATIC_INLINE
 
LL_LPUART_CÚfigFIFOsTh»shÞd
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
TXTh»shÞd
, ušt32_ˆ
RXTh»shÞd
)

632 
MODIFY_REG
(
LPUARTx
->
CR3
, 
USART_CR3_TXFTCFG
 | 
USART_CR3_RXFTCFG
, (
TXTh»shÞd
 << 
USART_CR3_TXFTCFG_Pos
è| (
RXTh»shÞd
 << 
USART_CR3_RXFTCFG_Pos
));

643 
__STATIC_INLINE
 
LL_LPUART_EÇbËInStÝMode
(
USART_Ty³Def
 *
LPUARTx
)

645 
SET_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_UESM
);

655 
__STATIC_INLINE
 
LL_LPUART_Di§bËInStÝMode
(
USART_Ty³Def
 *
LPUARTx
)

657 
CLEAR_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_UESM
);

667 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdInStÝMode
(
USART_Ty³Def
 *
LPUARTx
)

669  ((
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_UESM
) == (USART_CR1_UESM)) ? 1UL : 0UL);

678 
__STATIC_INLINE
 
LL_LPUART_EÇbËDœeùiÚRx
(
USART_Ty³Def
 *
LPUARTx
)

680 
SET_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_RE
);

689 
__STATIC_INLINE
 
LL_LPUART_Di§bËDœeùiÚRx
(
USART_Ty³Def
 *
LPUARTx
)

691 
CLEAR_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_RE
);

700 
__STATIC_INLINE
 
LL_LPUART_EÇbËDœeùiÚTx
(
USART_Ty³Def
 *
LPUARTx
)

702 
SET_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_TE
);

711 
__STATIC_INLINE
 
LL_LPUART_Di§bËDœeùiÚTx
(
USART_Ty³Def
 *
LPUARTx
)

713 
CLEAR_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_TE
);

729 
__STATIC_INLINE
 
LL_LPUART_S‘T¿nsãrDœeùiÚ
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
T¿nsãrDœeùiÚ
)

731 
MODIFY_REG
(
LPUARTx
->
CR1
, 
USART_CR1_RE
 | 
USART_CR1_TE
, 
T¿nsãrDœeùiÚ
);

745 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘T¿nsãrDœeùiÚ
(
USART_Ty³Def
 *
LPUARTx
)

747  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_RE
 | 
USART_CR1_TE
));

764 
__STATIC_INLINE
 
LL_LPUART_S‘P¬™y
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
P¬™y
)

766 
MODIFY_REG
(
LPUARTx
->
CR1
, 
USART_CR1_PS
 | 
USART_CR1_PCE
, 
P¬™y
);

779 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘P¬™y
(
USART_Ty³Def
 *
LPUARTx
)

781  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_PS
 | 
USART_CR1_PCE
));

793 
__STATIC_INLINE
 
LL_LPUART_S‘WakeUpM‘hod
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
M‘hod
)

795 
MODIFY_REG
(
LPUARTx
->
CR1
, 
USART_CR1_WAKE
, 
M‘hod
);

806 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘WakeUpM‘hod
(
USART_Ty³Def
 *
LPUARTx
)

808  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_WAKE
));

821 
__STATIC_INLINE
 
LL_LPUART_S‘D©aWidth
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
D©aWidth
)

823 
MODIFY_REG
(
LPUARTx
->
CR1
, 
USART_CR1_M
, 
D©aWidth
);

835 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘D©aWidth
(
USART_Ty³Def
 *
LPUARTx
)

837  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_M
));

846 
__STATIC_INLINE
 
LL_LPUART_EÇbËMu‹Mode
(
USART_Ty³Def
 *
LPUARTx
)

848 
SET_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_MME
);

857 
__STATIC_INLINE
 
LL_LPUART_Di§bËMu‹Mode
(
USART_Ty³Def
 *
LPUARTx
)

859 
CLEAR_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_MME
);

868 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdMu‹Mode
(
USART_Ty³Def
 *
LPUARTx
)

870  ((
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_MME
) == (USART_CR1_MME)) ? 1UL : 0UL);

892 
__STATIC_INLINE
 
LL_LPUART_S‘P»sÿËr
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
P»sÿËrV®ue
)

894 
MODIFY_REG
(
LPUARTx
->
PRESC
, 
USART_PRESC_PRESCALER
, (
ušt16_t
)
P»sÿËrV®ue
);

915 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘P»sÿËr
(
USART_Ty³Def
 *
LPUARTx
)

917  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
PRESC
, 
USART_PRESC_PRESCALER
));

929 
__STATIC_INLINE
 
LL_LPUART_S‘StÝB™sL’gth
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
StÝB™s
)

931 
MODIFY_REG
(
LPUARTx
->
CR2
, 
USART_CR2_STOP
, 
StÝB™s
);

942 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘StÝB™sL’gth
(
USART_Ty³Def
 *
LPUARTx
)

944  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR2
, 
USART_CR2_STOP
));

971 
__STATIC_INLINE
 
LL_LPUART_CÚfigCh¬aù”
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
D©aWidth
, ušt32_ˆ
P¬™y
,

972 
ušt32_t
 
StÝB™s
)

974 
MODIFY_REG
(
LPUARTx
->
CR1
, 
USART_CR1_PS
 | 
USART_CR1_PCE
 | 
USART_CR1_M
, 
P¬™y
 | 
D©aWidth
);

975 
MODIFY_REG
(
LPUARTx
->
CR2
, 
USART_CR2_STOP
, 
StÝB™s
);

987 
__STATIC_INLINE
 
LL_LPUART_S‘TXRXSw­
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
Sw­CÚfig
)

989 
MODIFY_REG
(
LPUARTx
->
CR2
, 
USART_CR2_SWAP
, 
Sw­CÚfig
);

1000 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘TXRXSw­
(
USART_Ty³Def
 *
LPUARTx
)

1002  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR2
, 
USART_CR2_SWAP
));

1014 
__STATIC_INLINE
 
LL_LPUART_S‘RXPšLev–
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
PšInvM‘hod
)

1016 
MODIFY_REG
(
LPUARTx
->
CR2
, 
USART_CR2_RXINV
, 
PšInvM‘hod
);

1027 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘RXPšLev–
(
USART_Ty³Def
 *
LPUARTx
)

1029  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR2
, 
USART_CR2_RXINV
));

1041 
__STATIC_INLINE
 
LL_LPUART_S‘TXPšLev–
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
PšInvM‘hod
)

1043 
MODIFY_REG
(
LPUARTx
->
CR2
, 
USART_CR2_TXINV
, 
PšInvM‘hod
);

1054 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘TXPšLev–
(
USART_Ty³Def
 *
LPUARTx
)

1056  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR2
, 
USART_CR2_TXINV
));

1071 
__STATIC_INLINE
 
LL_LPUART_S‘Bš¬yD©aLogic
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
D©aLogic
)

1073 
MODIFY_REG
(
LPUARTx
->
CR2
, 
USART_CR2_DATAINV
, 
D©aLogic
);

1084 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘Bš¬yD©aLogic
(
USART_Ty³Def
 *
LPUARTx
)

1086  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR2
, 
USART_CR2_DATAINV
));

1100 
__STATIC_INLINE
 
LL_LPUART_S‘T¿nsãrB™Ord”
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
B™Ord”
)

1102 
MODIFY_REG
(
LPUARTx
->
CR2
, 
USART_CR2_MSBFIRST
, 
B™Ord”
);

1115 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘T¿nsãrB™Ord”
(
USART_Ty³Def
 *
LPUARTx
)

1117  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR2
, 
USART_CR2_MSBFIRST
));

1143 
__STATIC_INLINE
 
LL_LPUART_CÚfigNodeAdd»ss
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
Add»ssL’
, ušt32_ˆ
NodeAdd»ss
)

1145 
MODIFY_REG
(
LPUARTx
->
CR2
, 
USART_CR2_ADD
 | 
USART_CR2_ADDM7
,

1146 (
ušt32_t
)(
Add»ssL’
 | (
NodeAdd»ss
 << 
USART_CR2_ADD_Pos
)));

1159 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘NodeAdd»ss
(
USART_Ty³Def
 *
LPUARTx
)

1161  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR2
, 
USART_CR2_ADD
è>> 
USART_CR2_ADD_Pos
);

1172 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘NodeAdd»ssL’
(
USART_Ty³Def
 *
LPUARTx
)

1174  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR2
, 
USART_CR2_ADDM7
));

1183 
__STATIC_INLINE
 
LL_LPUART_EÇbËRTSHWFlowCŒl
(
USART_Ty³Def
 *
LPUARTx
)

1185 
SET_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_RTSE
);

1194 
__STATIC_INLINE
 
LL_LPUART_Di§bËRTSHWFlowCŒl
(
USART_Ty³Def
 *
LPUARTx
)

1196 
CLEAR_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_RTSE
);

1205 
__STATIC_INLINE
 
LL_LPUART_EÇbËCTSHWFlowCŒl
(
USART_Ty³Def
 *
LPUARTx
)

1207 
SET_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_CTSE
);

1216 
__STATIC_INLINE
 
LL_LPUART_Di§bËCTSHWFlowCŒl
(
USART_Ty³Def
 *
LPUARTx
)

1218 
CLEAR_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_CTSE
);

1233 
__STATIC_INLINE
 
LL_LPUART_S‘HWFlowCŒl
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
H¬dw¬eFlowCÚŒÞ
)

1235 
MODIFY_REG
(
LPUARTx
->
CR3
, 
USART_CR3_RTSE
 | 
USART_CR3_CTSE
, 
H¬dw¬eFlowCÚŒÞ
);

1249 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘HWFlowCŒl
(
USART_Ty³Def
 *
LPUARTx
)

1251  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_RTSE
 | 
USART_CR3_CTSE
));

1260 
__STATIC_INLINE
 
LL_LPUART_EÇbËOv”runD‘eù
(
USART_Ty³Def
 *
LPUARTx
)

1262 
CLEAR_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_OVRDIS
);

1271 
__STATIC_INLINE
 
LL_LPUART_Di§bËOv”runD‘eù
(
USART_Ty³Def
 *
LPUARTx
)

1273 
SET_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_OVRDIS
);

1282 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdOv”runD‘eù
(
USART_Ty³Def
 *
LPUARTx
)

1284  ((
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_OVRDIS
) != USART_CR3_OVRDIS) ? 1UL : 0UL);

1297 
__STATIC_INLINE
 
LL_LPUART_S‘WKUPTy³
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
Ty³
)

1299 
MODIFY_REG
(
LPUARTx
->
CR3
, 
USART_CR3_WUS
, 
Ty³
);

1311 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘WKUPTy³
(
USART_Ty³Def
 *
LPUARTx
)

1313  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_WUS
));

1345 
__STATIC_INLINE
 
LL_LPUART_S‘BaudR©e
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
P”hClk
, ušt32_ˆ
P»sÿËrV®ue
,

1346 
ušt32_t
 
BaudR©e
)

1348 
LPUARTx
->
BRR
 = 
__LL_LPUART_DIV
(
P”hClk
, 
P»sÿËrV®ue
, 
BaudR©e
);

1373 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘BaudR©e
(
USART_Ty³Def
 *
LPUARTx
, ušt32_ˆ
P”hClk
, ušt32_ˆ
P»sÿËrV®ue
)

1375 
ušt32_t
 
Íu¬tdiv
;

1376 
ušt32_t
 
b¼»suÉ
;

1377 
ušt32_t
 
³rhþk´esc
 = (ušt32_t)(
P”hClk
 / (
LPUART_PRESCALER_TAB
[(
ušt16_t
)
P»sÿËrV®ue
]));

1379 
Íu¬tdiv
 = 
LPUARTx
->
BRR
 & 
LPUART_BRR_MASK
;

1381 ià(
Íu¬tdiv
 >ð
LPUART_BRR_MIN_VALUE
)

1383 
b¼»suÉ
 = (
ušt32_t
)(((
ušt64_t
)(
³rhþk´esc
è* 
LPUART_LPUARTDIV_FREQ_MUL
è/ 
Íu¬tdiv
);

1387 
b¼»suÉ
 = 0x0UL;

1390  (
b¼»suÉ
);

1407 
__STATIC_INLINE
 
LL_LPUART_EÇbËH®fDu¶ex
(
USART_Ty³Def
 *
LPUARTx
)

1409 
SET_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_HDSEL
);

1418 
__STATIC_INLINE
 
LL_LPUART_Di§bËH®fDu¶ex
(
USART_Ty³Def
 *
LPUARTx
)

1420 
CLEAR_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_HDSEL
);

1429 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdH®fDu¶ex
(
USART_Ty³Def
 *
LPUARTx
)

1431  ((
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_HDSEL
) == (USART_CR3_HDSEL)) ? 1UL : 0UL);

1449 
__STATIC_INLINE
 
LL_LPUART_S‘DED—s£¹iÚTime
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
Time
)

1451 
MODIFY_REG
(
LPUARTx
->
CR1
, 
USART_CR1_DEDT
, 
Time
 << 
USART_CR1_DEDT_Pos
);

1460 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘DED—s£¹iÚTime
(
USART_Ty³Def
 *
LPUARTx
)

1462  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_DEDT
è>> 
USART_CR1_DEDT_Pos
);

1472 
__STATIC_INLINE
 
LL_LPUART_S‘DEAs£¹iÚTime
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
Time
)

1474 
MODIFY_REG
(
LPUARTx
->
CR1
, 
USART_CR1_DEAT
, 
Time
 << 
USART_CR1_DEAT_Pos
);

1483 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘DEAs£¹iÚTime
(
USART_Ty³Def
 *
LPUARTx
)

1485  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_DEAT
è>> 
USART_CR1_DEAT_Pos
);

1494 
__STATIC_INLINE
 
LL_LPUART_EÇbËDEMode
(
USART_Ty³Def
 *
LPUARTx
)

1496 
SET_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_DEM
);

1505 
__STATIC_INLINE
 
LL_LPUART_Di§bËDEMode
(
USART_Ty³Def
 *
LPUARTx
)

1507 
CLEAR_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_DEM
);

1516 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdDEMode
(
USART_Ty³Def
 *
LPUARTx
)

1518  ((
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_DEM
) == (USART_CR3_DEM)) ? 1UL : 0UL);

1530 
__STATIC_INLINE
 
LL_LPUART_S‘DESigÇlPÞ¬™y
(
USART_Ty³Def
 *
LPUARTx
, 
ušt32_t
 
PÞ¬™y
)

1532 
MODIFY_REG
(
LPUARTx
->
CR3
, 
USART_CR3_DEP
, 
PÞ¬™y
);

1543 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_G‘DESigÇlPÞ¬™y
(
USART_Ty³Def
 *
LPUARTx
)

1545  (
ušt32_t
)(
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_DEP
));

1562 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_PE
(
USART_Ty³Def
 *
LPUARTx
)

1564  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_PE
) == (USART_ISR_PE)) ? 1UL : 0UL);

1573 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_FE
(
USART_Ty³Def
 *
LPUARTx
)

1575  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_FE
) == (USART_ISR_FE)) ? 1UL : 0UL);

1584 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_NE
(
USART_Ty³Def
 *
LPUARTx
)

1586  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_NE
) == (USART_ISR_NE)) ? 1UL : 0UL);

1595 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_ORE
(
USART_Ty³Def
 *
LPUARTx
)

1597  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_ORE
) == (USART_ISR_ORE)) ? 1UL : 0UL);

1606 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_IDLE
(
USART_Ty³Def
 *
LPUARTx
)

1608  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_IDLE
) == (USART_ISR_IDLE)) ? 1UL : 0UL);

1612 
	#LL_LPUART_IsAùiveFÏg_RXNE
 
LL_LPUART_IsAùiveFÏg_RXNE_RXFNE


	)

1620 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_RXNE_RXFNE
(
USART_Ty³Def
 *
LPUARTx
)

1622  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_RXNE_RXFNE
) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);

1631 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_TC
(
USART_Ty³Def
 *
LPUARTx
)

1633  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_TC
) == (USART_ISR_TC)) ? 1UL : 0UL);

1637 
	#LL_LPUART_IsAùiveFÏg_TXE
 
LL_LPUART_IsAùiveFÏg_TXE_TXFNF


	)

1645 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_TXE_TXFNF
(
USART_Ty³Def
 *
LPUARTx
)

1647  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_TXE_TXFNF
) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);

1656 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_nCTS
(
USART_Ty³Def
 *
LPUARTx
)

1658  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_CTSIF
) == (USART_ISR_CTSIF)) ? 1UL : 0UL);

1667 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_CTS
(
USART_Ty³Def
 *
LPUARTx
)

1669  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_CTS
) == (USART_ISR_CTS)) ? 1UL : 0UL);

1678 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_BUSY
(
USART_Ty³Def
 *
LPUARTx
)

1680  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_BUSY
) == (USART_ISR_BUSY)) ? 1UL : 0UL);

1689 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_CM
(
USART_Ty³Def
 *
LPUARTx
)

1691  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_CMF
) == (USART_ISR_CMF)) ? 1UL : 0UL);

1700 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_SBK
(
USART_Ty³Def
 *
LPUARTx
)

1702  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_SBKF
) == (USART_ISR_SBKF)) ? 1UL : 0UL);

1711 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_RWU
(
USART_Ty³Def
 *
LPUARTx
)

1713  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_RWU
) == (USART_ISR_RWU)) ? 1UL : 0UL);

1722 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_WKUP
(
USART_Ty³Def
 *
LPUARTx
)

1724  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_WUF
) == (USART_ISR_WUF)) ? 1UL : 0UL);

1733 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_TEACK
(
USART_Ty³Def
 *
LPUARTx
)

1735  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_TEACK
) == (USART_ISR_TEACK)) ? 1UL : 0UL);

1744 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_REACK
(
USART_Ty³Def
 *
LPUARTx
)

1746  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_REACK
) == (USART_ISR_REACK)) ? 1UL : 0UL);

1755 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_TXFE
(
USART_Ty³Def
 *
LPUARTx
)

1757  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_TXFE
) == (USART_ISR_TXFE)) ? 1UL : 0UL);

1766 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_RXFF
(
USART_Ty³Def
 *
LPUARTx
)

1768  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_RXFF
) == (USART_ISR_RXFF)) ? 1UL : 0UL);

1777 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_TXFT
(
USART_Ty³Def
 *
LPUARTx
)

1779  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_TXFT
) == (USART_ISR_TXFT)) ? 1UL : 0UL);

1788 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsAùiveFÏg_RXFT
(
USART_Ty³Def
 *
LPUARTx
)

1790  ((
READ_BIT
(
LPUARTx
->
ISR
, 
USART_ISR_RXFT
) == (USART_ISR_RXFT)) ? 1UL : 0UL);

1799 
__STATIC_INLINE
 
LL_LPUART_CË¬FÏg_PE
(
USART_Ty³Def
 *
LPUARTx
)

1801 
WRITE_REG
(
LPUARTx
->
ICR
, 
USART_ICR_PECF
);

1810 
__STATIC_INLINE
 
LL_LPUART_CË¬FÏg_FE
(
USART_Ty³Def
 *
LPUARTx
)

1812 
WRITE_REG
(
LPUARTx
->
ICR
, 
USART_ICR_FECF
);

1821 
__STATIC_INLINE
 
LL_LPUART_CË¬FÏg_NE
(
USART_Ty³Def
 *
LPUARTx
)

1823 
WRITE_REG
(
LPUARTx
->
ICR
, 
USART_ICR_NECF
);

1832 
__STATIC_INLINE
 
LL_LPUART_CË¬FÏg_ORE
(
USART_Ty³Def
 *
LPUARTx
)

1834 
WRITE_REG
(
LPUARTx
->
ICR
, 
USART_ICR_ORECF
);

1843 
__STATIC_INLINE
 
LL_LPUART_CË¬FÏg_IDLE
(
USART_Ty³Def
 *
LPUARTx
)

1845 
WRITE_REG
(
LPUARTx
->
ICR
, 
USART_ICR_IDLECF
);

1854 
__STATIC_INLINE
 
LL_LPUART_CË¬FÏg_TXFE
(
USART_Ty³Def
 *
LPUARTx
)

1856 
WRITE_REG
(
LPUARTx
->
ICR
, 
USART_ICR_TXFECF
);

1865 
__STATIC_INLINE
 
LL_LPUART_CË¬FÏg_TC
(
USART_Ty³Def
 *
LPUARTx
)

1867 
WRITE_REG
(
LPUARTx
->
ICR
, 
USART_ICR_TCCF
);

1876 
__STATIC_INLINE
 
LL_LPUART_CË¬FÏg_nCTS
(
USART_Ty³Def
 *
LPUARTx
)

1878 
WRITE_REG
(
LPUARTx
->
ICR
, 
USART_ICR_CTSCF
);

1887 
__STATIC_INLINE
 
LL_LPUART_CË¬FÏg_CM
(
USART_Ty³Def
 *
LPUARTx
)

1889 
WRITE_REG
(
LPUARTx
->
ICR
, 
USART_ICR_CMCF
);

1898 
__STATIC_INLINE
 
LL_LPUART_CË¬FÏg_WKUP
(
USART_Ty³Def
 *
LPUARTx
)

1900 
WRITE_REG
(
LPUARTx
->
ICR
, 
USART_ICR_WUCF
);

1917 
__STATIC_INLINE
 
LL_LPUART_EÇbËIT_IDLE
(
USART_Ty³Def
 *
LPUARTx
)

1919 
SET_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_IDLEIE
);

1923 
	#LL_LPUART_EÇbËIT_RXNE
 
LL_LPUART_EÇbËIT_RXNE_RXFNE


	)

1931 
__STATIC_INLINE
 
LL_LPUART_EÇbËIT_RXNE_RXFNE
(
USART_Ty³Def
 *
LPUARTx
)

1933 
SET_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_RXNEIE_RXFNEIE
);

1942 
__STATIC_INLINE
 
LL_LPUART_EÇbËIT_TC
(
USART_Ty³Def
 *
LPUARTx
)

1944 
SET_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_TCIE
);

1948 
	#LL_LPUART_EÇbËIT_TXE
 
LL_LPUART_EÇbËIT_TXE_TXFNF


	)

1956 
__STATIC_INLINE
 
LL_LPUART_EÇbËIT_TXE_TXFNF
(
USART_Ty³Def
 *
LPUARTx
)

1958 
SET_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_TXEIE_TXFNFIE
);

1967 
__STATIC_INLINE
 
LL_LPUART_EÇbËIT_PE
(
USART_Ty³Def
 *
LPUARTx
)

1969 
SET_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_PEIE
);

1978 
__STATIC_INLINE
 
LL_LPUART_EÇbËIT_CM
(
USART_Ty³Def
 *
LPUARTx
)

1980 
SET_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_CMIE
);

1989 
__STATIC_INLINE
 
LL_LPUART_EÇbËIT_TXFE
(
USART_Ty³Def
 *
LPUARTx
)

1991 
SET_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_TXFEIE
);

2000 
__STATIC_INLINE
 
LL_LPUART_EÇbËIT_RXFF
(
USART_Ty³Def
 *
LPUARTx
)

2002 
SET_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_RXFFIE
);

2015 
__STATIC_INLINE
 
LL_LPUART_EÇbËIT_ERROR
(
USART_Ty³Def
 *
LPUARTx
)

2017 
SET_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_EIE
);

2026 
__STATIC_INLINE
 
LL_LPUART_EÇbËIT_CTS
(
USART_Ty³Def
 *
LPUARTx
)

2028 
SET_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_CTSIE
);

2037 
__STATIC_INLINE
 
LL_LPUART_EÇbËIT_WKUP
(
USART_Ty³Def
 *
LPUARTx
)

2039 
SET_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_WUFIE
);

2048 
__STATIC_INLINE
 
LL_LPUART_EÇbËIT_TXFT
(
USART_Ty³Def
 *
LPUARTx
)

2050 
SET_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_TXFTIE
);

2059 
__STATIC_INLINE
 
LL_LPUART_EÇbËIT_RXFT
(
USART_Ty³Def
 *
LPUARTx
)

2061 
SET_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_RXFTIE
);

2070 
__STATIC_INLINE
 
LL_LPUART_Di§bËIT_IDLE
(
USART_Ty³Def
 *
LPUARTx
)

2072 
CLEAR_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_IDLEIE
);

2076 
	#LL_LPUART_Di§bËIT_RXNE
 
LL_LPUART_Di§bËIT_RXNE_RXFNE


	)

2084 
__STATIC_INLINE
 
LL_LPUART_Di§bËIT_RXNE_RXFNE
(
USART_Ty³Def
 *
LPUARTx
)

2086 
CLEAR_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_RXNEIE_RXFNEIE
);

2095 
__STATIC_INLINE
 
LL_LPUART_Di§bËIT_TC
(
USART_Ty³Def
 *
LPUARTx
)

2097 
CLEAR_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_TCIE
);

2101 
	#LL_LPUART_Di§bËIT_TXE
 
LL_LPUART_Di§bËIT_TXE_TXFNF


	)

2109 
__STATIC_INLINE
 
LL_LPUART_Di§bËIT_TXE_TXFNF
(
USART_Ty³Def
 *
LPUARTx
)

2111 
CLEAR_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_TXEIE_TXFNFIE
);

2120 
__STATIC_INLINE
 
LL_LPUART_Di§bËIT_PE
(
USART_Ty³Def
 *
LPUARTx
)

2122 
CLEAR_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_PEIE
);

2131 
__STATIC_INLINE
 
LL_LPUART_Di§bËIT_CM
(
USART_Ty³Def
 *
LPUARTx
)

2133 
CLEAR_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_CMIE
);

2142 
__STATIC_INLINE
 
LL_LPUART_Di§bËIT_TXFE
(
USART_Ty³Def
 *
LPUARTx
)

2144 
CLEAR_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_TXFEIE
);

2153 
__STATIC_INLINE
 
LL_LPUART_Di§bËIT_RXFF
(
USART_Ty³Def
 *
LPUARTx
)

2155 
CLEAR_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_RXFFIE
);

2168 
__STATIC_INLINE
 
LL_LPUART_Di§bËIT_ERROR
(
USART_Ty³Def
 *
LPUARTx
)

2170 
CLEAR_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_EIE
);

2179 
__STATIC_INLINE
 
LL_LPUART_Di§bËIT_CTS
(
USART_Ty³Def
 *
LPUARTx
)

2181 
CLEAR_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_CTSIE
);

2190 
__STATIC_INLINE
 
LL_LPUART_Di§bËIT_WKUP
(
USART_Ty³Def
 *
LPUARTx
)

2192 
CLEAR_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_WUFIE
);

2201 
__STATIC_INLINE
 
LL_LPUART_Di§bËIT_TXFT
(
USART_Ty³Def
 *
LPUARTx
)

2203 
CLEAR_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_TXFTIE
);

2212 
__STATIC_INLINE
 
LL_LPUART_Di§bËIT_RXFT
(
USART_Ty³Def
 *
LPUARTx
)

2214 
CLEAR_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_RXFTIE
);

2223 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdIT_IDLE
(
USART_Ty³Def
 *
LPUARTx
)

2225  ((
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_IDLEIE
) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);

2229 
	#LL_LPUART_IsEÇbËdIT_RXNE
 
LL_LPUART_IsEÇbËdIT_RXNE_RXFNE


	)

2237 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdIT_RXNE_RXFNE
(
USART_Ty³Def
 *
LPUARTx
)

2239  ((
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_RXNEIE_RXFNEIE
) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);

2248 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdIT_TC
(
USART_Ty³Def
 *
LPUARTx
)

2250  ((
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_TCIE
) == (USART_CR1_TCIE)) ? 1UL : 0UL);

2254 
	#LL_LPUART_IsEÇbËdIT_TXE
 
LL_LPUART_IsEÇbËdIT_TXE_TXFNF


	)

2262 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdIT_TXE_TXFNF
(
USART_Ty³Def
 *
LPUARTx
)

2264  ((
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_TXEIE_TXFNFIE
) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);

2273 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdIT_PE
(
USART_Ty³Def
 *
LPUARTx
)

2275  ((
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_PEIE
) == (USART_CR1_PEIE)) ? 1UL : 0UL);

2284 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdIT_CM
(
USART_Ty³Def
 *
LPUARTx
)

2286  ((
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_CMIE
) == (USART_CR1_CMIE)) ? 1UL : 0UL);

2295 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdIT_TXFE
(
USART_Ty³Def
 *
LPUARTx
)

2297  ((
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_TXFEIE
) == (USART_CR1_TXFEIE)) ? 1UL : 0UL);

2306 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdIT_RXFF
(
USART_Ty³Def
 *
LPUARTx
)

2308  ((
READ_BIT
(
LPUARTx
->
CR1
, 
USART_CR1_RXFFIE
) == (USART_CR1_RXFFIE)) ? 1UL : 0UL);

2317 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdIT_ERROR
(
USART_Ty³Def
 *
LPUARTx
)

2319  ((
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_EIE
) == (USART_CR3_EIE)) ? 1UL : 0UL);

2328 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdIT_CTS
(
USART_Ty³Def
 *
LPUARTx
)

2330  ((
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_CTSIE
) == (USART_CR3_CTSIE)) ? 1UL : 0UL);

2339 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdIT_WKUP
(
USART_Ty³Def
 *
LPUARTx
)

2341  ((
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_WUFIE
) == (USART_CR3_WUFIE)) ? 1UL : 0UL);

2350 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdIT_TXFT
(
USART_Ty³Def
 *
LPUARTx
)

2352  ((
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_TXFTIE
) == (USART_CR3_TXFTIE)) ? 1UL : 0UL);

2361 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdIT_RXFT
(
USART_Ty³Def
 *
LPUARTx
)

2363  ((
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_RXFTIE
) == (USART_CR3_RXFTIE)) ? 1UL : 0UL);

2380 
__STATIC_INLINE
 
LL_LPUART_EÇbËDMAReq_RX
(
USART_Ty³Def
 *
LPUARTx
)

2382 
SET_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_DMAR
);

2391 
__STATIC_INLINE
 
LL_LPUART_Di§bËDMAReq_RX
(
USART_Ty³Def
 *
LPUARTx
)

2393 
CLEAR_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_DMAR
);

2402 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdDMAReq_RX
(
USART_Ty³Def
 *
LPUARTx
)

2404  ((
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_DMAR
) == (USART_CR3_DMAR)) ? 1UL : 0UL);

2413 
__STATIC_INLINE
 
LL_LPUART_EÇbËDMAReq_TX
(
USART_Ty³Def
 *
LPUARTx
)

2415 
SET_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_DMAT
);

2424 
__STATIC_INLINE
 
LL_LPUART_Di§bËDMAReq_TX
(
USART_Ty³Def
 *
LPUARTx
)

2426 
CLEAR_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_DMAT
);

2435 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdDMAReq_TX
(
USART_Ty³Def
 *
LPUARTx
)

2437  ((
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_DMAT
) == (USART_CR3_DMAT)) ? 1UL : 0UL);

2446 
__STATIC_INLINE
 
LL_LPUART_EÇbËDMAD—ùOnRxE¼
(
USART_Ty³Def
 *
LPUARTx
)

2448 
SET_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_DDRE
);

2457 
__STATIC_INLINE
 
LL_LPUART_Di§bËDMAD—ùOnRxE¼
(
USART_Ty³Def
 *
LPUARTx
)

2459 
CLEAR_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_DDRE
);

2468 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_IsEÇbËdDMAD—ùOnRxE¼
(
USART_Ty³Def
 *
LPUARTx
)

2470  ((
READ_BIT
(
LPUARTx
->
CR3
, 
USART_CR3_DDRE
) == (USART_CR3_DDRE)) ? 1UL : 0UL);

2483 
__STATIC_INLINE
 
ušt32_t
 
LL_LPUART_DMA_G‘RegAddr
(
USART_Ty³Def
 *
LPUARTx
, ušt32_ˆ
DœeùiÚ
)

2485 
ušt32_t
 
d©a_»g_addr
;

2487 ià(
DœeùiÚ
 =ð
LL_LPUART_DMA_REG_DATA_TRANSMIT
)

2490 
d©a_»g_addr
 = (
ušt32_t
è&(
LPUARTx
->
TDR
);

2495 
d©a_»g_addr
 = (
ušt32_t
è&(
LPUARTx
->
RDR
);

2498  
d©a_»g_addr
;

2515 
__STATIC_INLINE
 
ušt8_t
 
LL_LPUART_ReûiveD©a8
(
USART_Ty³Def
 *
LPUARTx
)

2517  (
ušt8_t
)(
READ_BIT
(
LPUARTx
->
RDR
, 
USART_RDR_RDR
) & 0xFFU);

2526 
__STATIC_INLINE
 
ušt16_t
 
LL_LPUART_ReûiveD©a9
(
USART_Ty³Def
 *
LPUARTx
)

2528  (
ušt16_t
)(
READ_BIT
(
LPUARTx
->
RDR
, 
USART_RDR_RDR
));

2538 
__STATIC_INLINE
 
LL_LPUART_T¿nsm™D©a8
(
USART_Ty³Def
 *
LPUARTx
, 
ušt8_t
 
V®ue
)

2540 
LPUARTx
->
TDR
 = 
V®ue
;

2550 
__STATIC_INLINE
 
LL_LPUART_T¿nsm™D©a9
(
USART_Ty³Def
 *
LPUARTx
, 
ušt16_t
 
V®ue
)

2552 
LPUARTx
->
TDR
 = 
V®ue
 & 0x1FFUL;

2569 
__STATIC_INLINE
 
LL_LPUART_Reque¡B»akS’dšg
(
USART_Ty³Def
 *
LPUARTx
)

2571 
SET_BIT
(
LPUARTx
->
RQR
, (
ušt16_t
)
USART_RQR_SBKRQ
);

2580 
__STATIC_INLINE
 
LL_LPUART_Reque¡EÁ”Mu‹Mode
(
USART_Ty³Def
 *
LPUARTx
)

2582 
SET_BIT
(
LPUARTx
->
RQR
, (
ušt16_t
)
USART_RQR_MMRQ
);

2593 
__STATIC_INLINE
 
LL_LPUART_Reque¡RxD©aFlush
(
USART_Ty³Def
 *
LPUARTx
)

2595 
SET_BIT
(
LPUARTx
->
RQR
, (
ušt16_t
)
USART_RQR_RXFRQ
);

2602 #ià
defšed
(
USE_FULL_LL_DRIVER
)

2606 
E¼ÜStus
 
LL_LPUART_DeIn™
(
USART_Ty³Def
 *
LPUARTx
);

2607 
E¼ÜStus
 
LL_LPUART_In™
(
USART_Ty³Def
 *
LPUARTx
, 
LL_LPUART_In™Ty³Def
 *
LPUART_In™SŒuù
);

2608 
LL_LPUART_SŒuùIn™
(
LL_LPUART_In™Ty³Def
 *
LPUART_In™SŒuù
);

2628 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_opamp.h

21 #iâdeà
STM32G4xx_LL_OPAMP_H


22 
	#STM32G4xx_LL_OPAMP_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
 (
OPAMP1
è|| defšed (
OPAMP2
è|| defšed (
OPAMP3
è|| defšed (
OPAMP4
è|| defšed (
OPAMP5
è|| defšed (
OPAMP6
)

54 
	#OPAMP_TRIMMING_SELECT_MASK
 (
OPAMP_CSR_CALSEL
)

	)

55 
	#OPAMP_TRIMMING_VALUE_MASK
 (
OPAMP_CSR_TRIMOFFSETN
 | 
OPAMP_CSR_TRIMOFFSETP
)

	)

75 
	#__OPAMP_PTR_REG_OFFSET
(
__REG__
, 
__REG_OFFSET__
) \

76 ((
__IO
 
ušt32_t
 *)((ušt32_tè((ušt32_t)(&(
__REG__
)è+ ((
__REG_OFFSET__
è<< 2))))

	)

87 #ià
defšed
(
USE_FULL_LL_DRIVER
)

97 
ušt32_t
 
Pow”Mode
;

103 
ušt32_t
 
FunùiÚ®Mode
;

109 
ušt32_t
 
IÅutNÚInv”tšg
;

114 
ušt32_t
 
IÅutInv”tšg
;

120 } 
	tLL_OPAMP_In™Ty³Def
;

135 
	#LL_OPAMP_MODE_FUNCTIONAL
 (0x00000000ULè

	)

136 
	#LL_OPAMP_MODE_CALIBRATION
 (
OPAMP_CSR_CALON
è

	)

144 
	#LL_OPAMP_MODE_STANDALONE
 (0x00000000ULè

	)

145 
	#LL_OPAMP_MODE_FOLLOWER
 (
OPAMP_CSR_VMSEL_1
 | 
OPAMP_CSR_VMSEL_0
è

	)

146 
	#LL_OPAMP_MODE_PGA
 (
OPAMP_CSR_VMSEL_1
è

	)

147 
	#LL_OPAMP_MODE_PGA_IO0
 (
OPAMP_CSR_PGGAIN_4
|
OPAMP_CSR_VMSEL_1
è

	)

148 
	#LL_OPAMP_MODE_PGA_IO0_BIAS
 (
OPAMP_CSR_PGGAIN_3
|
OPAMP_CSR_VMSEL_1
è

	)

151 
	#LL_OPAMP_MODE_PGA_IO0_IO1_BIAS
 (
OPAMP_CSR_PGGAIN_4
|
OPAMP_CSR_PGGAIN_3
|
OPAMP_CSR_VMSEL_1
è

	)

169 
	#LL_OPAMP_PGA_GAIN_2_OR_MINUS_1
 (0x00000000ULè

	)

170 
	#LL_OPAMP_PGA_GAIN_4_OR_MINUS_3
 ( 
OPAMP_CSR_PGGAIN_0
è

	)

171 
	#LL_OPAMP_PGA_GAIN_8_OR_MINUS_7
 ( 
OPAMP_CSR_PGGAIN_1
 )

	)

172 
	#LL_OPAMP_PGA_GAIN_16_OR_MINUS_15
 ( 
OPAMP_CSR_PGGAIN_1
 | 
OPAMP_CSR_PGGAIN_0
è

	)

173 
	#LL_OPAMP_PGA_GAIN_32_OR_MINUS_31
 (
OPAMP_CSR_PGGAIN_2
 )

	)

174 
	#LL_OPAMP_PGA_GAIN_64_OR_MINUS_63
 (
OPAMP_CSR_PGGAIN_2
 | 
OPAMP_CSR_PGGAIN_0
è

	)

182 
	#LL_OPAMP_INPUT_NONINVERT_IO0
 (0x00000000ULè

	)

185 
	#LL_OPAMP_INPUT_NONINVERT_IO1
 
OPAMP_CSR_VPSEL_0


	)

188 
	#LL_OPAMP_INPUT_NONINVERT_IO2
 
OPAMP_CSR_VPSEL_1


	)

191 
	#LL_OPAMP_INPUT_NONINVERT_IO3
 
OPAMP_CSR_VPSEL


	)

193 
	#LL_OPAMP_INPUT_NONINVERT_DAC
 
OPAMP_CSR_VPSEL


	)

205 
	#LL_OPAMP_INPUT_INVERT_IO0
 (0x00000000ULè

	)

208 
	#LL_OPAMP_INPUT_INVERT_IO1
 
OPAMP_CSR_VMSEL_0


	)

211 
	#LL_OPAMP_INPUT_INVERT_CONNECT_NO
 
OPAMP_CSR_VMSEL_1


	)

220 
	#LL_OPAMP_INPUT_NONINVERT_IO0_SEC
 (0x00000000ULè

	)

223 
	#LL_OPAMP_INPUT_NONINVERT_IO1_SEC
 
OPAMP_TCMR_VPSSEL_0


	)

226 
	#LL_OPAMP_INPUT_NONINVERT_IO2_SEC
 
OPAMP_TCMR_VPSSEL_1


	)

229 
	#LL_OPAMP_INPUT_NONINVERT_IO3_SEC
 
OPAMP_TCMR_VPSSEL


	)

231 
	#LL_OPAMP_INPUT_NONINVERT_DAC_SEC
 
OPAMP_TCMR_VPSSEL


	)

243 
	#LL_OPAMP_INPUT_INVERT_IO0_SEC
 (0x00000000ULè

	)

248 
	#LL_OPAMP_INPUT_INVERT_IO1_SEC
 
OPAMP_TCMR_VMSSEL


	)

253 
	#LL_OPAMP_INPUT_INVERT_PGA_SEC
 (0x00000000ULè

	)

259 
	#LL_OPAMP_INPUT_INVERT_FOLLOWER_SEC
 
OPAMP_TCMR_VMSSEL


	)

269 
	#LL_OPAMP_INTERNAL_OUPUT_DISABLED
 (0x00000000ULè

	)

270 
	#LL_OPAMP_INTERNAL_OUPUT_ENABLED
 
OPAMP_CSR_OPAMPINTEN


	)

288 
	#LL_OPAMP_INPUT_MUX_DISABLE
 (0x00000000ULè

	)

289 
	#LL_OPAMP_INPUT_MUX_TIM1_CH6
 
OPAMP_TCMR_T1CMEN


	)

290 
	#LL_OPAMP_INPUT_MUX_TIM8_CH6
 
OPAMP_TCMR_T8CMEN


	)

291 
	#LL_OPAMP_INPUT_MUX_TIM20_CH6
 
OPAMP_TCMR_T20CMEN


	)

300 
	#LL_OPAMP_POWERMODE_NORMAL
 (0x00000000ULè

	)

301 
	#LL_OPAMP_POWERMODE_HIGHSPEED
 
OPAMP_CSR_HIGHSPEEDEN


	)

309 
	#LL_OPAMP_TRIMMING_FACTORY
 (0x00000000ULè

	)

310 
	#LL_OPAMP_TRIMMING_USER
 
OPAMP_CSR_USERTRIM


	)

318 
	#LL_OPAMP_TRIMMING_NMOS_VREF_90PC_VDDA
 (
OPAMP_CSR_TRIMOFFSETN
 | 
OPAMP_CSR_CALSEL_1
 | 
OPAMP_CSR_CALSEL_0
è

	)

319 
	#LL_OPAMP_TRIMMING_NMOS_VREF_50PC_VDDA
 (
OPAMP_CSR_TRIMOFFSETN
 | 
OPAMP_CSR_CALSEL_1
 )

	)

320 
	#LL_OPAMP_TRIMMING_PMOS_VREF_10PC_VDDA
 (
OPAMP_CSR_TRIMOFFSETP
 | 
OPAMP_CSR_CALSEL_0
è

	)

321 
	#LL_OPAMP_TRIMMING_PMOS_VREF_3_3PC_VDDA
 (
OPAMP_CSR_TRIMOFFSETP
 )

	)

322 
	#LL_OPAMP_TRIMMING_NMOS
 (
LL_OPAMP_TRIMMING_NMOS_VREF_90PC_VDDA
è

	)

323 
	#LL_OPAMP_TRIMMING_PMOS
 (
LL_OPAMP_TRIMMING_PMOS_VREF_10PC_VDDA
è

	)

345 
	#LL_OPAMP_DELAY_STARTUP_US
 (6è

	)

368 
	#LL_OPAMP_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
((__INSTANCE__)->__REG__, (__VALUE__))

	)

376 
	#LL_OPAMP_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
((__INSTANCE__)->__REG__)

	)

409 
__STATIC_INLINE
 
LL_OPAMP_S‘Mode
(
OPAMP_Ty³Def
 *
OPAMPx
, 
ušt32_t
 
Mode
)

411 
MODIFY_REG
(
OPAMPx
->
CSR
, 
OPAMP_CSR_CALON
, 
Mode
);

428 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_G‘Mode
(
OPAMP_Ty³Def
 *
OPAMPx
)

430  (
ušt32_t
)(
READ_BIT
(
OPAMPx
->
CSR
, 
OPAMP_CSR_CALON
));

451 
__STATIC_INLINE
 
LL_OPAMP_S‘FunùiÚ®Mode
(
OPAMP_Ty³Def
 *
OPAMPx
, 
ušt32_t
 
FunùiÚ®Mode
)

454 
MODIFY_REG
(
OPAMPx
->
CSR
, 
OPAMP_CSR_PGGAIN_4
 | 
OPAMP_CSR_PGGAIN_3
 | 
OPAMP_CSR_VMSEL
 | 
OPAMP_CSR_CALON
, 
FunùiÚ®Mode
);

470 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_G‘FunùiÚ®Mode
(
OPAMP_Ty³Def
 *
OPAMPx
)

472  (
ušt32_t
)(
READ_BIT
(
OPAMPx
->
CSR
, 
OPAMP_CSR_PGGAIN_4
 | 
OPAMP_CSR_PGGAIN_3
 | 
OPAMP_CSR_VMSEL
));

490 
__STATIC_INLINE
 
LL_OPAMP_S‘PGAGaš
(
OPAMP_Ty³Def
 *
OPAMPx
, 
ušt32_t
 
PGAGaš
)

492 
MODIFY_REG
(
OPAMPx
->
CSR
, 
OPAMP_CSR_PGGAIN_2
 | 
OPAMP_CSR_PGGAIN_1
 | 
OPAMP_CSR_PGGAIN_0
, 
PGAGaš
);

509 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_G‘PGAGaš
(
OPAMP_Ty³Def
 *
OPAMPx
)

511  (
ušt32_t
)(
READ_BIT
(
OPAMPx
->
CSR
, 
OPAMP_CSR_PGGAIN_2
 | 
OPAMP_CSR_PGGAIN_1
 | 
OPAMP_CSR_PGGAIN_0
));

524 
__STATIC_INLINE
 
LL_OPAMP_S‘Pow”Mode
(
OPAMP_Ty³Def
 *
OPAMPx
, 
ušt32_t
 
Pow”Mode
)

526 
MODIFY_REG
(
OPAMPx
->
CSR
, 
OPAMP_CSR_HIGHSPEEDEN
, 
Pow”Mode
);

538 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_G‘Pow”Mode
(
OPAMP_Ty³Def
 *
OPAMPx
)

540  (
ušt32_t
)(
READ_BIT
(
OPAMPx
->
CSR
, 
OPAMP_CSR_HIGHSPEEDEN
));

562 
__STATIC_INLINE
 
LL_OPAMP_S‘IÅutNÚInv”tšg
(
OPAMP_Ty³Def
 *
OPAMPx
, 
ušt32_t
 
IÅutNÚInv”tšg
)

564 
MODIFY_REG
(
OPAMPx
->
CSR
, 
OPAMP_CSR_VPSEL
, 
IÅutNÚInv”tšg
);

578 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_G‘IÅutNÚInv”tšg
(
OPAMP_Ty³Def
 *
OPAMPx
)

580  (
ušt32_t
)(
READ_BIT
(
OPAMPx
->
CSR
, 
OPAMP_CSR_VPSEL
));

597 
__STATIC_INLINE
 
LL_OPAMP_S‘IÅutInv”tšg
(
OPAMP_Ty³Def
 *
OPAMPx
, 
ušt32_t
 
IÅutInv”tšg
)

602 
MODIFY_REG
(
OPAMPx
->
CSR
, (~(
IÅutInv”tšg
 >> 1)è& 
OPAMP_CSR_VMSEL_0
, InputInverting);

614 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_G‘IÅutInv”tšg
(
OPAMP_Ty³Def
 *
OPAMPx
)

616 
ušt32_t
 
šput_šv”tšg
 = 
READ_BIT
(
OPAMPx
->
CSR
, 
OPAMP_CSR_VMSEL
);

620  (
šput_šv”tšg
 & ~((šput_šv”tšg >> 1è& 
OPAMP_CSR_VMSEL_0
));

635 
__STATIC_INLINE
 
LL_OPAMP_S‘IÅutNÚInv”tšgSecÚd¬y
(
OPAMP_Ty³Def
 *
OPAMPx
, 
ušt32_t
 
IÅutNÚInv”tšg
)

637 
MODIFY_REG
(
OPAMPx
->
TCMR
, 
OPAMP_TCMR_VPSSEL
, 
IÅutNÚInv”tšg
);

651 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_G‘IÅutNÚInv”tšgSecÚd¬y
(
OPAMP_Ty³Def
 *
OPAMPx
)

653  (
ušt32_t
)(
READ_BIT
(
OPAMPx
->
TCMR
, 
OPAMP_TCMR_VPSSEL
));

671 
__STATIC_INLINE
 
LL_OPAMP_S‘IÅutInv”tšgSecÚd¬y
(
OPAMP_Ty³Def
 *
OPAMPx
, 
ušt32_t
 
IÅutInv”tšg
)

673 
MODIFY_REG
(
OPAMPx
->
TCMR
, 
OPAMP_TCMR_VMSSEL
, 
IÅutInv”tšg
);

686 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_G‘IÅutInv”tšgSecÚd¬y
(
OPAMP_Ty³Def
 *
OPAMPx
)

688  (
ušt32_t
)(
READ_BIT
(
OPAMPx
->
TCMR
, 
OPAMP_TCMR_VMSSEL
));

703 
__STATIC_INLINE
 
LL_OPAMP_S‘IÅutsMuxMode
(
OPAMP_Ty³Def
 *
OPAMPx
, 
ušt32_t
 
IÅutsMuxMode
)

705 
MODIFY_REG
(
OPAMPx
->
TCMR
, 
OPAMP_TCMR_T1CMEN
 | 
OPAMP_TCMR_T8CMEN
 | 
OPAMP_TCMR_T20CMEN
, 
IÅutsMuxMode
);

719 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_G‘IÅutsMuxMode
(
OPAMP_Ty³Def
 *
OPAMPx
)

721  (
ušt32_t
)(
READ_BIT
(
OPAMPx
->
TCMR
, 
OPAMP_TCMR_T1CMEN
 | 
OPAMP_TCMR_T8CMEN
 | 
OPAMP_TCMR_T20CMEN
));

734 
__STATIC_INLINE
 
LL_OPAMP_S‘IÁ”ÇlOuut
(
OPAMP_Ty³Def
 *
OPAMPx
, 
ušt32_t
 
IÁ”ÇlOuut
)

736 
MODIFY_REG
(
OPAMPx
->
CSR
, 
OPAMP_CSR_OPAMPINTEN
, 
IÁ”ÇlOuut
);

747 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_G‘IÁ”ÇlOuut
(
OPAMP_Ty³Def
 *
OPAMPx
)

749  
READ_BIT
(
OPAMPx
->
CSR
, 
OPAMP_CSR_OPAMPINTEN
);

769 
__STATIC_INLINE
 
LL_OPAMP_S‘TrimmšgMode
(
OPAMP_Ty³Def
 *
OPAMPx
, 
ušt32_t
 
TrimmšgMode
)

771 
MODIFY_REG
(
OPAMPx
->
CSR
, 
OPAMP_CSR_USERTRIM
, 
TrimmšgMode
);

782 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_G‘TrimmšgMode
(
OPAMP_Ty³Def
 *
OPAMPx
)

784  (
ušt32_t
)(
READ_BIT
(
OPAMPx
->
CSR
, 
OPAMP_CSR_USERTRIM
));

805 
__STATIC_INLINE
 
LL_OPAMP_S‘C®ib¿tiÚS–eùiÚ
(
OPAMP_Ty³Def
 *
OPAMPx
, 
ušt32_t
 
T¿nsi¡ÜsDiffPaœ
)

809 
MODIFY_REG
(
OPAMPx
->
CSR
, 
OPAMP_CSR_CALSEL
, (
T¿nsi¡ÜsDiffPaœ
 & 
OPAMP_TRIMMING_SELECT_MASK
));

829 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_G‘C®ib¿tiÚS–eùiÚ
(
OPAMP_Ty³Def
 *
OPAMPx
)

831 
ušt32_t
 
C®ib¿tiÚS–eùiÚ
 = (ušt32_t)(
READ_BIT
(
OPAMPx
->
CSR
, 
OPAMP_CSR_CALSEL
));

833  (
C®ib¿tiÚS–eùiÚ
 |

834 (((
C®ib¿tiÚS–eùiÚ
 & 
OPAMP_CSR_CALSEL_1
è=ð0ULè? 
OPAMP_CSR_TRIMOFFSETP
 : 
OPAMP_CSR_TRIMOFFSETN
));

846 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_IsC®ib¿tiÚOuutS‘
(
OPAMP_Ty³Def
 *
OPAMPx
)

848  ((
READ_BIT
(
OPAMPx
->
CSR
, 
OPAMP_CSR_OUTCAL
) == OPAMP_CSR_OUTCAL) ? 1UL : 0UL);

864 
__STATIC_INLINE
 
LL_OPAMP_S‘TrimmšgV®ue
(
OPAMP_Ty³Def
 *
OPAMPx
, 
ušt32_t
 
T¿nsi¡ÜsDiffPaœ
,

865 
ušt32_t
 
TrimmšgV®ue
)

867 
MODIFY_REG
(
OPAMPx
->
CSR
,

868 (
T¿nsi¡ÜsDiffPaœ
 & 
OPAMP_TRIMMING_VALUE_MASK
),

869 
TrimmšgV®ue
 << ((
T¿nsi¡ÜsDiffPaœ
 =ð
LL_OPAMP_TRIMMING_NMOS
è? 
OPAMP_CSR_TRIMOFFSETN_Pos
 : 
OPAMP_CSR_TRIMOFFSETP_Pos
));

884 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_G‘TrimmšgV®ue
(
OPAMP_Ty³Def
 *
OPAMPx
, ušt32_ˆ
T¿nsi¡ÜsDiffPaœ
)

886  (
ušt32_t
)(
READ_BIT
(
OPAMPx
->
CSR
, (
T¿nsi¡ÜsDiffPaœ
 & 
OPAMP_TRIMMING_VALUE_MASK
))

887 >> ((
T¿nsi¡ÜsDiffPaœ
 =ð
LL_OPAMP_TRIMMING_NMOS
è? 
OPAMP_CSR_TRIMOFFSETN_Pos
 : 
OPAMP_CSR_TRIMOFFSETP_Pos
));

906 
__STATIC_INLINE
 
LL_OPAMP_EÇbË
(
OPAMP_Ty³Def
 *
OPAMPx
)

908 
SET_BIT
(
OPAMPx
->
CSR
, 
OPAMP_CSR_OPAMPxEN
);

917 
__STATIC_INLINE
 
LL_OPAMP_Di§bË
(
OPAMP_Ty³Def
 *
OPAMPx
)

919 
CLEAR_BIT
(
OPAMPx
->
CSR
, 
OPAMP_CSR_OPAMPxEN
);

929 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_IsEÇbËd
(
OPAMP_Ty³Def
 *
OPAMPx
)

931  ((
READ_BIT
(
OPAMPx
->
CSR
, 
OPAMP_CSR_OPAMPxEN
) == (OPAMP_CSR_OPAMPxEN)) ? 1UL : 0UL);

942 
__STATIC_INLINE
 
LL_OPAMP_Lock
(
OPAMP_Ty³Def
 *
OPAMPx
)

944 
SET_BIT
(
OPAMPx
->
CSR
, 
OPAMP_CSR_LOCK
);

956 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_IsLocked
(
OPAMP_Ty³Def
 *
OPAMPx
)

958  ((
READ_BIT
(
OPAMPx
->
CSR
, 
OPAMP_CSR_LOCK
) == (OPAMP_CSR_LOCK)) ? 1UL : 0UL);

969 
__STATIC_INLINE
 
LL_OPAMP_LockTim”Mux
(
OPAMP_Ty³Def
 *
OPAMPx
)

971 
SET_BIT
(
OPAMPx
->
TCMR
, 
OPAMP_TCMR_LOCK
);

983 
__STATIC_INLINE
 
ušt32_t
 
LL_OPAMP_IsTim”MuxLocked
(
OPAMP_Ty³Def
 *
OPAMPx
)

985  ((
READ_BIT
(
OPAMPx
->
TCMR
, 
OPAMP_TCMR_LOCK
) == (OPAMP_TCMR_LOCK)) ? 1UL : 0UL);

992 #ià
defšed
(
USE_FULL_LL_DRIVER
)

997 
E¼ÜStus
 
LL_OPAMP_DeIn™
(
OPAMP_Ty³Def
 *
OPAMPx
);

998 
E¼ÜStus
 
LL_OPAMP_In™
(
OPAMP_Ty³Def
 *
OPAMPx
, 
LL_OPAMP_In™Ty³Def
 *
OPAMP_In™SŒuù
);

999 
LL_OPAMP_SŒuùIn™
(
LL_OPAMP_In™Ty³Def
 *
OPAMP_In™SŒuù
);

1020 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_pwr.h

21 #iâdeà
STM32G4xx_LL_PWR_H


22 
	#STM32G4xx_LL_PWR_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
(
PWR
)

58 
	#LL_PWR_SCR_CSBF
 
PWR_SCR_CSBF


	)

59 
	#LL_PWR_SCR_CWUF
 
PWR_SCR_CWUF


	)

60 
	#LL_PWR_SCR_CWUF5
 
PWR_SCR_CWUF5


	)

61 
	#LL_PWR_SCR_CWUF4
 
PWR_SCR_CWUF4


	)

62 
	#LL_PWR_SCR_CWUF3
 
PWR_SCR_CWUF3


	)

63 
	#LL_PWR_SCR_CWUF2
 
PWR_SCR_CWUF2


	)

64 
	#LL_PWR_SCR_CWUF1
 
PWR_SCR_CWUF1


	)

73 
	#LL_PWR_SR1_WUFI
 
PWR_SR1_WUFI


	)

74 
	#LL_PWR_SR1_SBF
 
PWR_SR1_SBF


	)

75 
	#LL_PWR_SR1_WUF5
 
PWR_SR1_WUF5


	)

76 
	#LL_PWR_SR1_WUF4
 
PWR_SR1_WUF4


	)

77 
	#LL_PWR_SR1_WUF3
 
PWR_SR1_WUF3


	)

78 
	#LL_PWR_SR1_WUF2
 
PWR_SR1_WUF2


	)

79 
	#LL_PWR_SR1_WUF1
 
PWR_SR1_WUF1


	)

80 #ià
defšed
(
PWR_SR2_PVMO4
)

81 
	#LL_PWR_SR2_PVMO4
 
PWR_SR2_PVMO4


	)

83 #ià
defšed
(
PWR_SR2_PVMO3
)

84 
	#LL_PWR_SR2_PVMO3
 
PWR_SR2_PVMO3


	)

86 #ià
defšed
(
PWR_SR2_PVMO2
)

87 
	#LL_PWR_SR2_PVMO2
 
PWR_SR2_PVMO2


	)

89 #ià
defšed
(
PWR_SR2_PVMO1
)

90 
	#LL_PWR_SR2_PVMO1
 
PWR_SR2_PVMO1


	)

92 
	#LL_PWR_SR2_PVDO
 
PWR_SR2_PVDO


	)

93 
	#LL_PWR_SR2_VOSF
 
PWR_SR2_VOSF


	)

94 
	#LL_PWR_SR2_REGLPF
 
PWR_SR2_REGLPF


	)

95 
	#LL_PWR_SR2_REGLPS
 
PWR_SR2_REGLPS


	)

103 
	#LL_PWR_REGU_VOLTAGE_SCALE1
 (
PWR_CR1_VOS_0
)

	)

104 
	#LL_PWR_REGU_VOLTAGE_SCALE2
 (
PWR_CR1_VOS_1
)

	)

112 
	#LL_PWR_MODE_STOP0
 (
PWR_CR1_LPMS_STOP0
)

	)

113 
	#LL_PWR_MODE_STOP1
 (
PWR_CR1_LPMS_STOP1
)

	)

114 
	#LL_PWR_MODE_STANDBY
 (
PWR_CR1_LPMS_STANDBY
)

	)

115 
	#LL_PWR_MODE_SHUTDOWN
 (
PWR_CR1_LPMS_SHUTDOWN
)

	)

123 #ià
defšed
(
PWR_CR2_PVME1
)

124 
	#LL_PWR_PVM_VDDA_COMP
 (
PWR_CR2_PVME1
è

	)

126 #ià
defšed
(
PWR_CR2_PVME2
)

127 
	#LL_PWR_PVM_VDDA_FASTDAC
 (
PWR_CR2_PVME2
è

	)

129 #ià
defšed
(
PWR_CR2_PVME3
)

130 
	#LL_PWR_PVM_VDDA_ADC
 (
PWR_CR2_PVME3
è

	)

132 #ià
defšed
(
PWR_CR2_PVME4
)

133 
	#LL_PWR_PVM_VDDA_OPAMP_DAC
 (
PWR_CR2_PVME4
è

	)

142 
	#LL_PWR_PVDLEVEL_0
 (
PWR_CR2_PLS_LEV0
è

	)

143 
	#LL_PWR_PVDLEVEL_1
 (
PWR_CR2_PLS_LEV1
è

	)

144 
	#LL_PWR_PVDLEVEL_2
 (
PWR_CR2_PLS_LEV2
è

	)

145 
	#LL_PWR_PVDLEVEL_3
 (
PWR_CR2_PLS_LEV3
è

	)

146 
	#LL_PWR_PVDLEVEL_4
 (
PWR_CR2_PLS_LEV4
è

	)

147 
	#LL_PWR_PVDLEVEL_5
 (
PWR_CR2_PLS_LEV5
è

	)

148 
	#LL_PWR_PVDLEVEL_6
 (
PWR_CR2_PLS_LEV6
è

	)

149 
	#LL_PWR_PVDLEVEL_7
 (
PWR_CR2_PLS_LEV7
è

	)

157 
	#LL_PWR_WAKEUP_PIN1
 (
PWR_CR3_EWUP1
)

	)

158 
	#LL_PWR_WAKEUP_PIN2
 (
PWR_CR3_EWUP2
)

	)

159 
	#LL_PWR_WAKEUP_PIN3
 (
PWR_CR3_EWUP3
)

	)

160 
	#LL_PWR_WAKEUP_PIN4
 (
PWR_CR3_EWUP4
)

	)

161 
	#LL_PWR_WAKEUP_PIN5
 (
PWR_CR3_EWUP5
)

	)

169 
	#LL_PWR_BATT_CHARG_RESISTOR_5K
 ((
ušt32_t
)0x00000000)

	)

170 
	#LL_PWR_BATT_CHARGRESISTOR_1_5K
 (
PWR_CR4_VBRS
)

	)

178 
	#LL_PWR_GPIO_A
 ((
ušt32_t
)(&(
PWR
->
PUCRA
)))

	)

179 
	#LL_PWR_GPIO_B
 ((
ušt32_t
)(&(
PWR
->
PUCRB
)))

	)

180 
	#LL_PWR_GPIO_C
 ((
ušt32_t
)(&(
PWR
->
PUCRC
)))

	)

181 
	#LL_PWR_GPIO_D
 ((
ušt32_t
)(&(
PWR
->
PUCRD
)))

	)

182 
	#LL_PWR_GPIO_E
 ((
ušt32_t
)(&(
PWR
->
PUCRE
)))

	)

183 
	#LL_PWR_GPIO_F
 ((
ušt32_t
)(&(
PWR
->
PUCRF
)))

	)

184 
	#LL_PWR_GPIO_G
 ((
ušt32_t
)(&(
PWR
->
PUCRG
)))

	)

192 
	#LL_PWR_GPIO_BIT_0
 ((
ušt32_t
)0x00000001)

	)

193 
	#LL_PWR_GPIO_BIT_1
 ((
ušt32_t
)0x00000002)

	)

194 
	#LL_PWR_GPIO_BIT_2
 ((
ušt32_t
)0x00000004)

	)

195 
	#LL_PWR_GPIO_BIT_3
 ((
ušt32_t
)0x00000008)

	)

196 
	#LL_PWR_GPIO_BIT_4
 ((
ušt32_t
)0x00000010)

	)

197 
	#LL_PWR_GPIO_BIT_5
 ((
ušt32_t
)0x00000020)

	)

198 
	#LL_PWR_GPIO_BIT_6
 ((
ušt32_t
)0x00000040)

	)

199 
	#LL_PWR_GPIO_BIT_7
 ((
ušt32_t
)0x00000080)

	)

200 
	#LL_PWR_GPIO_BIT_8
 ((
ušt32_t
)0x00000100)

	)

201 
	#LL_PWR_GPIO_BIT_9
 ((
ušt32_t
)0x00000200)

	)

202 
	#LL_PWR_GPIO_BIT_10
 ((
ušt32_t
)0x00000400)

	)

203 
	#LL_PWR_GPIO_BIT_11
 ((
ušt32_t
)0x00000800)

	)

204 
	#LL_PWR_GPIO_BIT_12
 ((
ušt32_t
)0x00001000)

	)

205 
	#LL_PWR_GPIO_BIT_13
 ((
ušt32_t
)0x00002000)

	)

206 
	#LL_PWR_GPIO_BIT_14
 ((
ušt32_t
)0x00004000)

	)

207 
	#LL_PWR_GPIO_BIT_15
 ((
ušt32_t
)0x00008000)

	)

231 
	#LL_PWR_Wr™eReg
(
__REG__
, 
__VALUE__
è
	`WRITE_REG
(
PWR
->__REG__, (__VALUE__))

	)

238 
	#LL_PWR_R—dReg
(
__REG__
è
	`READ_REG
(
PWR
->__REG__)

	)

262 
__STATIC_INLINE
 
LL_PWR_EÇbËLowPow”RunMode
()

264 
SET_BIT
(
PWR
->
CR1
, 
PWR_CR1_LPR
);

272 
__STATIC_INLINE
 
LL_PWR_Di§bËLowPow”RunMode
()

274 
CLEAR_BIT
(
PWR
->
CR1
, 
PWR_CR1_LPR
);

282 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdLowPow”RunMode
()

284 
ušt32_t
 
‹mp
;

285 
‹mp
 = 
READ_BIT
(
PWR
->
CR1
, 
PWR_CR1_LPR
);

287  ((
‹mp
 =ð(
PWR_CR1_LPR
))?1U:0U);

296 
__STATIC_INLINE
 
LL_PWR_EÁ”LowPow”RunMode
()

298 
LL_PWR_EÇbËLowPow”RunMode
();

306 
__STATIC_INLINE
 
LL_PWR_Ex™LowPow”RunMode
()

308 
LL_PWR_Di§bËLowPow”RunMode
();

319 
__STATIC_INLINE
 
LL_PWR_S‘RegulVÞgeSÿlšg
(
ušt32_t
 
VÞgeSÿlšg
)

321 
MODIFY_REG
(
PWR
->
CR1
, 
PWR_CR1_VOS
, 
VÞgeSÿlšg
);

331 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_G‘RegulVÞgeSÿlšg
()

333  (
ušt32_t
)(
READ_BIT
(
PWR
->
CR1
, 
PWR_CR1_VOS
));

336 #ià
defšed
(
PWR_CR5_R1MODE
)

342 
__STATIC_INLINE
 
LL_PWR_EÇbËRªge1Boo¡Mode
()

344 
CLEAR_BIT
(
PWR
->
CR5
, 
PWR_CR5_R1MODE
);

352 
__STATIC_INLINE
 
LL_PWR_Di§bËRªge1Boo¡Mode
()

354 
SET_BIT
(
PWR
->
CR5
, 
PWR_CR5_R1MODE
);

362 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdRªge1Boo¡Mode
()

364 
ušt32_t
 
‹mp
;

365 
‹mp
 = 
READ_BIT
(
PWR
->
CR5
, 
PWR_CR5_R1MODE
);

367  ((
‹mp
 == (0U))?1U:0U);

376 
__STATIC_INLINE
 
LL_PWR_EÇbËBkUpAcûss
()

378 
SET_BIT
(
PWR
->
CR1
, 
PWR_CR1_DBP
);

386 
__STATIC_INLINE
 
LL_PWR_Di§bËBkUpAcûss
()

388 
CLEAR_BIT
(
PWR
->
CR1
, 
PWR_CR1_DBP
);

396 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdBkUpAcûss
()

398 
ušt32_t
 
‹mp
;

399 
‹mp
 = 
READ_BIT
(
PWR
->
CR1
, 
PWR_CR1_DBP
);

401  ((
‹mp
 =ð(
PWR_CR1_DBP
))?1U:0U);

415 
__STATIC_INLINE
 
LL_PWR_S‘Pow”Mode
(
ušt32_t
 
LowPow”Mode
)

417 
MODIFY_REG
(
PWR
->
CR1
, 
PWR_CR1_LPMS
, 
LowPow”Mode
);

429 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_G‘Pow”Mode
()

431  (
ušt32_t
)(
READ_BIT
(
PWR
->
CR1
, 
PWR_CR1_LPMS
));

434 #ià
defšed
(
PWR_CR3_UCPD_STDBY
)

441 
__STATIC_INLINE
 
LL_PWR_EÇbËUSBSndByModePD
()

443 
SET_BIT
(
PWR
->
CR3
, 
PWR_CR3_UCPD_STDBY
);

453 
__STATIC_INLINE
 
LL_PWR_Di§bËUSBSndByModePD
()

455 
CLEAR_BIT
(
PWR
->
CR3
, 
PWR_CR3_UCPD_STDBY
);

463 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdUSBSndByModePD
()

466  ((
READ_BIT
(
PWR
->
CR3
, 
PWR_CR3_UCPD_STDBY
) == (PWR_CR3_UCPD_STDBY))?1UL:0UL);

471 #ià
defšed
(
PWR_CR3_UCPD_DBDIS
)

482 
__STATIC_INLINE
 
LL_PWR_EÇbËUSBD—dB©‹ry
()

484 
CLEAR_BIT
(
PWR
->
CR3
, 
PWR_CR3_UCPD_DBDIS
);

497 
__STATIC_INLINE
 
LL_PWR_Di§bËUSBD—dB©‹ry
()

499 
SET_BIT
(
PWR
->
CR3
, 
PWR_CR3_UCPD_DBDIS
);

512 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdUSBD—dB©‹ry
()

515  ((
READ_BIT
(
PWR
->
CR3
, 
PWR_CR3_UCPD_DBDIS
) == (PWR_CR3_UCPD_DBDIS))?1UL:0UL);

520 #ià
defšed
(
PWR_CR2_USV
)

526 
__STATIC_INLINE
 
LL_PWR_EÇbËVddUSB
()

528 
SET_BIT
(
PWR
->
CR2
, 
PWR_CR2_USV
);

536 
__STATIC_INLINE
 
LL_PWR_Di§bËVddUSB
()

538 
CLEAR_BIT
(
PWR
->
CR2
, 
PWR_CR2_USV
);

546 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdVddUSB
()

548 
ušt32_t
 
‹mp
;

549 
‹mp
 = 
READ_BIT
(
PWR
->
CR2
, 
PWR_CR2_USV
);

551  ((
‹mp
 =ð(
PWR_CR2_USV
))?1U:0U);

556 #ià
defšed
(
PWR_CR2_IOSV
)

562 
__STATIC_INLINE
 
LL_PWR_EÇbËVddIO2
()

564 
SET_BIT
(
PWR
->
CR2
, 
PWR_CR2_IOSV
);

572 
__STATIC_INLINE
 
LL_PWR_Di§bËVddIO2
()

574 
CLEAR_BIT
(
PWR
->
CR2
, 
PWR_CR2_IOSV
);

582 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdVddIO2
()

584 
ušt32_t
 
‹mp
;

585 
‹mp
 = 
READ_BIT
(
PWR
->
CR2
, 
PWR_CR2_IOSV
);

587  ((
‹mp
 =ð(
PWR_CR2_IOSV
))?1U:0U);

607 
__STATIC_INLINE
 
LL_PWR_EÇbËPVM
(
ušt32_t
 
P”hVÞge
)

609 
SET_BIT
(
PWR
->
CR2
, 
P”hVÞge
);

627 
__STATIC_INLINE
 
LL_PWR_Di§bËPVM
(
ušt32_t
 
P”hVÞge
)

629 
CLEAR_BIT
(
PWR
->
CR2
, 
P”hVÞge
);

647 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdPVM
(ušt32_ˆ
P”hVÞge
)

649 
ušt32_t
 
‹mp
;

650 
‹mp
 = 
READ_BIT
(
PWR
->
CR2
, 
P”hVÞge
);

652  ((
‹mp
 =ð(
P”hVÞge
))?1U:0U);

670 
__STATIC_INLINE
 
LL_PWR_S‘PVDLev–
(
ušt32_t
 
PVDLev–
)

672 
MODIFY_REG
(
PWR
->
CR2
, 
PWR_CR2_PLS
, 
PVDLev–
);

688 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_G‘PVDLev–
()

690  (
ušt32_t
)(
READ_BIT
(
PWR
->
CR2
, 
PWR_CR2_PLS
));

698 
__STATIC_INLINE
 
LL_PWR_EÇbËPVD
()

700 
SET_BIT
(
PWR
->
CR2
, 
PWR_CR2_PVDE
);

708 
__STATIC_INLINE
 
LL_PWR_Di§bËPVD
()

710 
CLEAR_BIT
(
PWR
->
CR2
, 
PWR_CR2_PVDE
);

718 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdPVD
()

720 
ušt32_t
 
‹mp
;

721 
‹mp
 = 
READ_BIT
(
PWR
->
CR2
, 
PWR_CR2_PVDE
);

723  ((
‹mp
 =ð(
PWR_CR2_PVDE
))?1U:0U);

731 
__STATIC_INLINE
 
LL_PWR_EÇbËIÁ”nWU
()

733 
SET_BIT
(
PWR
->
CR3
, 
PWR_CR3_EIWF
);

741 
__STATIC_INLINE
 
LL_PWR_Di§bËIÁ”nWU
()

743 
CLEAR_BIT
(
PWR
->
CR3
, 
PWR_CR3_EIWF
);

751 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdIÁ”nWU
()

753  ((
READ_BIT
(
PWR
->
CR3
, 
PWR_CR3_EIWF
) == (PWR_CR3_EIWF))?1UL:0UL);

756 #ià
defšed
 (
PWR_CR3_UCPD_DBDIS
)

762 
__STATIC_INLINE
 
LL_PWR_EÇbËD—dB©‹ryPD
()

764 
SET_BIT
(
PWR
->
CR3
, 
PWR_CR3_UCPD_DBDIS
);

772 
__STATIC_INLINE
 
LL_PWR_Di§bËD—dB©‹ryPD
()

774 
CLEAR_BIT
(
PWR
->
CR3
, 
PWR_CR3_UCPD_DBDIS
);

778 #ià
defšed
(
PWR_CR3_UCPD_STDBY
)

784 
__STATIC_INLINE
 
LL_PWR_EÇbËSndByModePD
()

786 
SET_BIT
(
PWR
->
CR3
, 
PWR_CR3_UCPD_STDBY
);

794 
__STATIC_INLINE
 
LL_PWR_Di§bËSndByModePD
()

796 
CLEAR_BIT
(
PWR
->
CR3
, 
PWR_CR3_UCPD_STDBY
);

805 
__STATIC_INLINE
 
LL_PWR_EÇbËPUPDCfg
()

807 
SET_BIT
(
PWR
->
CR3
, 
PWR_CR3_APC
);

815 
__STATIC_INLINE
 
LL_PWR_Di§bËPUPDCfg
()

817 
CLEAR_BIT
(
PWR
->
CR3
, 
PWR_CR3_APC
);

825 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdPUPDCfg
()

827 
ušt32_t
 
‹mp
;

828 
‹mp
 = 
READ_BIT
(
PWR
->
CR3
, 
PWR_CR3_APC
);

830  ((
‹mp
 =ð(
PWR_CR3_APC
))?1U:0U);

838 
__STATIC_INLINE
 
LL_PWR_EÇbËSRAM2R‘’tiÚ
()

840 
SET_BIT
(
PWR
->
CR3
, 
PWR_CR3_RRS
);

848 
__STATIC_INLINE
 
LL_PWR_Di§bËSRAM2R‘’tiÚ
()

850 
CLEAR_BIT
(
PWR
->
CR3
, 
PWR_CR3_RRS
);

858 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdSRAM2R‘’tiÚ
()

860 
ušt32_t
 
‹mp
;

861 
‹mp
 = 
READ_BIT
(
PWR
->
CR3
, 
PWR_CR3_RRS
);

863  ((
‹mp
 =ð(
PWR_CR3_RRS
))?1U:0U);

881 
__STATIC_INLINE
 
LL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPš
)

883 
SET_BIT
(
PWR
->
CR3
, 
WakeUpPš
);

901 
__STATIC_INLINE
 
LL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPš
)

903 
CLEAR_BIT
(
PWR
->
CR3
, 
WakeUpPš
);

921 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdWakeUpPš
(ušt32_ˆ
WakeUpPš
)

923 
ušt32_t
 
‹mp
;

924 
‹mp
 = 
READ_BIT
(
PWR
->
CR3
, 
WakeUpPš
);

926  ((
‹mp
 =ð(
WakeUpPš
))?1U:0U);

937 
__STATIC_INLINE
 
LL_PWR_S‘B©tCh¬gResi¡Ü
(
ušt32_t
 
Resi¡Ü
)

939 
MODIFY_REG
(
PWR
->
CR4
, 
PWR_CR4_VBRS
, 
Resi¡Ü
);

949 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_G‘B©tCh¬gResi¡Ü
()

951  (
ušt32_t
)(
READ_BIT
(
PWR
->
CR4
, 
PWR_CR4_VBRS
));

959 
__STATIC_INLINE
 
LL_PWR_EÇbËB©‹ryCh¬gšg
()

961 
SET_BIT
(
PWR
->
CR4
, 
PWR_CR4_VBE
);

969 
__STATIC_INLINE
 
LL_PWR_Di§bËB©‹ryCh¬gšg
()

971 
CLEAR_BIT
(
PWR
->
CR4
, 
PWR_CR4_VBE
);

979 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdB©‹ryCh¬gšg
()

981 
ušt32_t
 
‹mp
;

982 
‹mp
 = 
READ_BIT
(
PWR
->
CR4
, 
PWR_CR4_VBE
);

984  ((
‹mp
 =ð(
PWR_CR4_VBE
))?1U:0U);

1002 
__STATIC_INLINE
 
LL_PWR_S‘WakeUpPšPÞ¬™yLow
(
ušt32_t
 
WakeUpPš
)

1004 
SET_BIT
(
PWR
->
CR4
, 
WakeUpPš
);

1022 
__STATIC_INLINE
 
LL_PWR_S‘WakeUpPšPÞ¬™yHigh
(
ušt32_t
 
WakeUpPš
)

1024 
CLEAR_BIT
(
PWR
->
CR4
, 
WakeUpPš
);

1042 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsWakeUpPšPÞ¬™yLow
(ušt32_ˆ
WakeUpPš
)

1044 
ušt32_t
 
‹mp
;

1045 
‹mp
 = 
READ_BIT
(
PWR
->
CR4
, 
WakeUpPš
);

1047  ((
‹mp
 =ð(
WakeUpPš
))?1U:0U);

1088 
__STATIC_INLINE
 
LL_PWR_EÇbËGPIOPuÎUp
(
ušt32_t
 
GPIO
, ušt32_ˆ
GPIONumb”
)

1090 
SET_BIT
(*((
__IO
 
ušt32_t
 *)
GPIO
), 
GPIONumb”
);

1131 
__STATIC_INLINE
 
LL_PWR_Di§bËGPIOPuÎUp
(
ušt32_t
 
GPIO
, ušt32_ˆ
GPIONumb”
)

1133 
CLEAR_BIT
(*((
__IO
 
ušt32_t
 *)
GPIO
), 
GPIONumb”
);

1174 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdGPIOPuÎUp
(ušt32_ˆ
GPIO
, ušt32_ˆ
GPIONumb”
)

1176  ((
READ_BIT
(*((
__IO
 
ušt32_t
 *)
GPIO
), 
GPIONumb”
) == (GPIONumber)) ? 1UL : 0UL);

1217 
__STATIC_INLINE
 
LL_PWR_EÇbËGPIOPuÎDown
(
ušt32_t
 
GPIO
, ušt32_ˆ
GPIONumb”
)

1219 
SET_BIT
(*((
__IO
 
ušt32_t
 *)(
GPIO
 + 4U)), 
GPIONumb”
);

1260 
__STATIC_INLINE
 
LL_PWR_Di§bËGPIOPuÎDown
(
ušt32_t
 
GPIO
, ušt32_ˆ
GPIONumb”
)

1262 
CLEAR_BIT
(*((
__IO
 
ušt32_t
 *)(
GPIO
 + 4U)), 
GPIONumb”
);

1303 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsEÇbËdGPIOPuÎDown
(ušt32_ˆ
GPIO
, ušt32_ˆ
GPIONumb”
)

1305  ((
READ_BIT
(*((
__IO
 
ušt32_t
 *)(
GPIO
 + 4U)), 
GPIONumb”
) == (GPIONumber)) ? 1UL : 0UL);

1321 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsAùiveFÏg_IÁ”nWU
()

1323 
ušt32_t
 
‹mp
;

1324 
‹mp
 = 
READ_BIT
(
PWR
->
SR1
, 
PWR_SR1_WUFI
);

1326  ((
‹mp
 =ð(
PWR_SR1_WUFI
))?1U:0U);

1335 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsAùiveFÏg_SB
()

1337 
ušt32_t
 
‹mp
;

1338 
‹mp
 = 
READ_BIT
(
PWR
->
SR1
, 
PWR_SR1_SBF
);

1340  ((
‹mp
 =ð(
PWR_SR1_SBF
))?1U:0U);

1349 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsAùiveFÏg_WU5
()

1351 
ušt32_t
 
‹mp
;

1352 
‹mp
 = 
READ_BIT
(
PWR
->
SR1
, 
PWR_SR1_WUF5
);

1354  ((
‹mp
 =ð(
PWR_SR1_WUF5
))?1U:0U);

1362 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsAùiveFÏg_WU4
()

1364 
ušt32_t
 
‹mp
;

1365 
‹mp
 = 
READ_BIT
(
PWR
->
SR1
, 
PWR_SR1_WUF4
);

1367  ((
‹mp
 =ð(
PWR_SR1_WUF4
))?1U:0U);

1375 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsAùiveFÏg_WU3
()

1377 
ušt32_t
 
‹mp
;

1378 
‹mp
 = 
READ_BIT
(
PWR
->
SR1
, 
PWR_SR1_WUF3
);

1380  ((
‹mp
 =ð(
PWR_SR1_WUF3
))?1U:0U);

1388 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsAùiveFÏg_WU2
()

1390 
ušt32_t
 
‹mp
;

1391 
‹mp
 = 
READ_BIT
(
PWR
->
SR1
, 
PWR_SR1_WUF2
);

1393  ((
‹mp
 =ð(
PWR_SR1_WUF2
))?1U:0U);

1401 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsAùiveFÏg_WU1
()

1403 
ušt32_t
 
‹mp
;

1404 
‹mp
 = 
READ_BIT
(
PWR
->
SR1
, 
PWR_SR1_WUF1
);

1406  ((
‹mp
 =ð(
PWR_SR1_WUF1
))?1U:0U);

1414 
__STATIC_INLINE
 
LL_PWR_CË¬FÏg_SB
()

1416 
WRITE_REG
(
PWR
->
SCR
, 
PWR_SCR_CSBF
);

1424 
__STATIC_INLINE
 
LL_PWR_CË¬FÏg_WU
()

1426 
WRITE_REG
(
PWR
->
SCR
, 
PWR_SCR_CWUF
);

1434 
__STATIC_INLINE
 
LL_PWR_CË¬FÏg_WU5
()

1436 
WRITE_REG
(
PWR
->
SCR
, 
PWR_SCR_CWUF5
);

1444 
__STATIC_INLINE
 
LL_PWR_CË¬FÏg_WU4
()

1446 
WRITE_REG
(
PWR
->
SCR
, 
PWR_SCR_CWUF4
);

1454 
__STATIC_INLINE
 
LL_PWR_CË¬FÏg_WU3
()

1456 
WRITE_REG
(
PWR
->
SCR
, 
PWR_SCR_CWUF3
);

1464 
__STATIC_INLINE
 
LL_PWR_CË¬FÏg_WU2
()

1466 
WRITE_REG
(
PWR
->
SCR
, 
PWR_SCR_CWUF2
);

1474 
__STATIC_INLINE
 
LL_PWR_CË¬FÏg_WU1
()

1476 
WRITE_REG
(
PWR
->
SCR
, 
PWR_SCR_CWUF1
);

1484 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsAùiveFÏg_PVMO4
()

1486 
ušt32_t
 
‹mp
;

1487 
‹mp
 = 
READ_BIT
(
PWR
->
SR2
, 
PWR_SR2_PVMO4
);

1489  ((
‹mp
 =ð(
PWR_SR2_PVMO4
))?1U:0U);

1498 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsAùiveFÏg_PVMO3
()

1500 
ušt32_t
 
‹mp
;

1501 
‹mp
 = 
READ_BIT
(
PWR
->
SR2
, 
PWR_SR2_PVMO3
);

1503  ((
‹mp
 =ð(
PWR_SR2_PVMO3
))?1U:0U);

1507 #ià
defšed
(
PWR_SR2_PVMO2
)

1513 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsAùiveFÏg_PVMO2
()

1515 
ušt32_t
 
‹mp
;

1516 
‹mp
 = 
READ_BIT
(
PWR
->
SR2
, 
PWR_SR2_PVMO2
);

1518  ((
‹mp
 =ð(
PWR_SR2_PVMO2
))?1U:0U);

1523 #ià
defšed
(
PWR_SR2_PVMO1
)

1529 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsAùiveFÏg_PVMO1
()

1531 
ušt32_t
 
‹mp
;

1532 
‹mp
 = 
READ_BIT
(
PWR
->
SR2
, 
PWR_SR2_PVMO1
);

1534  ((
‹mp
 =ð(
PWR_SR2_PVMO1
))?1U:0U);

1544 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsAùiveFÏg_PVDO
()

1546 
ušt32_t
 
‹mp
;

1547 
‹mp
 = 
READ_BIT
(
PWR
->
SR2
, 
PWR_SR2_PVDO
);

1549  ((
‹mp
 =ð(
PWR_SR2_PVDO
))?1U:0U);

1558 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsAùiveFÏg_VOS
()

1560 
ušt32_t
 
‹mp
;

1561 
‹mp
 = 
READ_BIT
(
PWR
->
SR2
, 
PWR_SR2_VOSF
);

1563  ((
‹mp
 =ð(
PWR_SR2_VOSF
))?1U:0U);

1573 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsAùiveFÏg_REGLPF
()

1575 
ušt32_t
 
‹mp
;

1576 
‹mp
 = 
READ_BIT
(
PWR
->
SR2
, 
PWR_SR2_REGLPF
);

1578  ((
‹mp
 =ð(
PWR_SR2_REGLPF
))?1U:0U);

1587 
__STATIC_INLINE
 
ušt32_t
 
LL_PWR_IsAùiveFÏg_REGLPS
()

1589 
ušt32_t
 
‹mp
;

1590 
‹mp
 = 
READ_BIT
(
PWR
->
SR2
, 
PWR_SR2_REGLPS
);

1592  ((
‹mp
 =ð(
PWR_SR2_REGLPS
))?1U:0U);

1600 #ià
defšed
(
USE_FULL_LL_DRIVER
)

1604 
E¼ÜStus
 
LL_PWR_DeIn™
();

1615 
	#LL_PWR_IsAùiveFÏg_VOSF
 
LL_PWR_IsAùiveFÏg_VOS


	)

1634 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_rcc.h

21 #iâdeà
STM32G4xx_LL_RCC_H


22 
	#STM32G4xx_LL_RCC_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

55 
	#RCC_OFFSET_CCIPR
 0U

	)

56 
	#RCC_OFFSET_CCIPR2
 0x14U

	)

63 #ià
defšed
(
USE_FULL_LL_DRIVER
)

73 #ià
defšed
(
USE_FULL_LL_DRIVER
)

87 
ušt32_t
 
SYSCLK_F»qu’cy
;

88 
ušt32_t
 
HCLK_F»qu’cy
;

89 
ušt32_t
 
PCLK1_F»qu’cy
;

90 
ušt32_t
 
PCLK2_F»qu’cy
;

91 } 
	tLL_RCC_ClocksTy³Def
;

113 #ià!
defšed
 (
HSE_VALUE
)

114 
	#HSE_VALUE
 8000000U

	)

117 #ià!
defšed
 (
HSI_VALUE
)

118 
	#HSI_VALUE
 16000000U

	)

121 #ià!
defšed
 (
LSE_VALUE
)

122 
	#LSE_VALUE
 32768U

	)

125 #ià!
defšed
 (
LSI_VALUE
)

126 
	#LSI_VALUE
 32000U

	)

129 #ià!
defšed
 (
HSI48_VALUE
)

130 
	#HSI48_VALUE
 48000000U

	)

133 #ià!
defšed
 (
EXTERNAL_CLOCK_VALUE
)

134 
	#EXTERNAL_CLOCK_VALUE
 48000U

	)

145 
	#LL_RCC_CICR_LSIRDYC
 
RCC_CICR_LSIRDYC


	)

146 
	#LL_RCC_CICR_LSERDYC
 
RCC_CICR_LSERDYC


	)

147 
	#LL_RCC_CICR_HSIRDYC
 
RCC_CICR_HSIRDYC


	)

148 
	#LL_RCC_CICR_HSERDYC
 
RCC_CICR_HSERDYC


	)

149 
	#LL_RCC_CICR_PLLRDYC
 
RCC_CICR_PLLRDYC


	)

150 
	#LL_RCC_CICR_HSI48RDYC
 
RCC_CICR_HSI48RDYC


	)

151 
	#LL_RCC_CICR_LSECSSC
 
RCC_CICR_LSECSSC


	)

152 
	#LL_RCC_CICR_CSSC
 
RCC_CICR_CSSC


	)

161 
	#LL_RCC_CIFR_LSIRDYF
 
RCC_CIFR_LSIRDYF


	)

162 
	#LL_RCC_CIFR_LSERDYF
 
RCC_CIFR_LSERDYF


	)

163 
	#LL_RCC_CIFR_HSIRDYF
 
RCC_CIFR_HSIRDYF


	)

164 
	#LL_RCC_CIFR_HSERDYF
 
RCC_CIFR_HSERDYF


	)

165 
	#LL_RCC_CIFR_PLLRDYF
 
RCC_CIFR_PLLRDYF


	)

166 
	#LL_RCC_CIFR_HSI48RDYF
 
RCC_CIFR_HSI48RDYF


	)

167 
	#LL_RCC_CIFR_LSECSSF
 
RCC_CIFR_LSECSSF


	)

168 
	#LL_RCC_CIFR_CSSF
 
RCC_CIFR_CSSF


	)

169 
	#LL_RCC_CSR_LPWRRSTF
 
RCC_CSR_LPWRRSTF


	)

170 
	#LL_RCC_CSR_OBLRSTF
 
RCC_CSR_OBLRSTF


	)

171 
	#LL_RCC_CSR_PINRSTF
 
RCC_CSR_PINRSTF


	)

172 
	#LL_RCC_CSR_SFTRSTF
 
RCC_CSR_SFTRSTF


	)

173 
	#LL_RCC_CSR_IWDGRSTF
 
RCC_CSR_IWDGRSTF


	)

174 
	#LL_RCC_CSR_WWDGRSTF
 
RCC_CSR_WWDGRSTF


	)

175 
	#LL_RCC_CSR_BORRSTF
 
RCC_CSR_BORRSTF


	)

184 
	#LL_RCC_CIER_LSIRDYIE
 
RCC_CIER_LSIRDYIE


	)

185 
	#LL_RCC_CIER_LSERDYIE
 
RCC_CIER_LSERDYIE


	)

186 
	#LL_RCC_CIER_HSIRDYIE
 
RCC_CIER_HSIRDYIE


	)

187 
	#LL_RCC_CIER_HSERDYIE
 
RCC_CIER_HSERDYIE


	)

188 
	#LL_RCC_CIER_PLLRDYIE
 
RCC_CIER_PLLRDYIE


	)

189 
	#LL_RCC_CIER_HSI48RDYIE
 
RCC_CIER_HSI48RDYIE


	)

190 
	#LL_RCC_CIER_LSECSSIE
 
RCC_CIER_LSECSSIE


	)

198 
	#LL_RCC_LSEDRIVE_LOW
 0x00000000U

	)

199 
	#LL_RCC_LSEDRIVE_MEDIUMLOW
 
RCC_BDCR_LSEDRV_0


	)

200 
	#LL_RCC_LSEDRIVE_MEDIUMHIGH
 
RCC_BDCR_LSEDRV_1


	)

201 
	#LL_RCC_LSEDRIVE_HIGH
 
RCC_BDCR_LSEDRV


	)

209 
	#LL_RCC_LSCO_CLKSOURCE_LSI
 0x00000000U

	)

210 
	#LL_RCC_LSCO_CLKSOURCE_LSE
 
RCC_BDCR_LSCOSEL


	)

218 
	#LL_RCC_SYS_CLKSOURCE_HSI
 
RCC_CFGR_SW_HSI


	)

219 
	#LL_RCC_SYS_CLKSOURCE_HSE
 
RCC_CFGR_SW_HSE


	)

220 
	#LL_RCC_SYS_CLKSOURCE_PLL
 
RCC_CFGR_SW_PLL


	)

228 
	#LL_RCC_SYS_CLKSOURCE_STATUS_HSI
 
RCC_CFGR_SWS_HSI


	)

229 
	#LL_RCC_SYS_CLKSOURCE_STATUS_HSE
 
RCC_CFGR_SWS_HSE


	)

230 
	#LL_RCC_SYS_CLKSOURCE_STATUS_PLL
 
RCC_CFGR_SWS_PLL


	)

238 
	#LL_RCC_SYSCLK_DIV_1
 
RCC_CFGR_HPRE_DIV1


	)

239 
	#LL_RCC_SYSCLK_DIV_2
 
RCC_CFGR_HPRE_DIV2


	)

240 
	#LL_RCC_SYSCLK_DIV_4
 
RCC_CFGR_HPRE_DIV4


	)

241 
	#LL_RCC_SYSCLK_DIV_8
 
RCC_CFGR_HPRE_DIV8


	)

242 
	#LL_RCC_SYSCLK_DIV_16
 
RCC_CFGR_HPRE_DIV16


	)

243 
	#LL_RCC_SYSCLK_DIV_64
 
RCC_CFGR_HPRE_DIV64


	)

244 
	#LL_RCC_SYSCLK_DIV_128
 
RCC_CFGR_HPRE_DIV128


	)

245 
	#LL_RCC_SYSCLK_DIV_256
 
RCC_CFGR_HPRE_DIV256


	)

246 
	#LL_RCC_SYSCLK_DIV_512
 
RCC_CFGR_HPRE_DIV512


	)

254 
	#LL_RCC_APB1_DIV_1
 
RCC_CFGR_PPRE1_DIV1


	)

255 
	#LL_RCC_APB1_DIV_2
 
RCC_CFGR_PPRE1_DIV2


	)

256 
	#LL_RCC_APB1_DIV_4
 
RCC_CFGR_PPRE1_DIV4


	)

257 
	#LL_RCC_APB1_DIV_8
 
RCC_CFGR_PPRE1_DIV8


	)

258 
	#LL_RCC_APB1_DIV_16
 
RCC_CFGR_PPRE1_DIV16


	)

266 
	#LL_RCC_APB2_DIV_1
 
RCC_CFGR_PPRE2_DIV1


	)

267 
	#LL_RCC_APB2_DIV_2
 
RCC_CFGR_PPRE2_DIV2


	)

268 
	#LL_RCC_APB2_DIV_4
 
RCC_CFGR_PPRE2_DIV4


	)

269 
	#LL_RCC_APB2_DIV_8
 
RCC_CFGR_PPRE2_DIV8


	)

270 
	#LL_RCC_APB2_DIV_16
 
RCC_CFGR_PPRE2_DIV16


	)

278 
	#LL_RCC_MCO1SOURCE_NOCLOCK
 0x00000000U

	)

279 
	#LL_RCC_MCO1SOURCE_SYSCLK
 
RCC_CFGR_MCOSEL_0


	)

280 
	#LL_RCC_MCO1SOURCE_HSI
 (
RCC_CFGR_MCOSEL_0
| 
RCC_CFGR_MCOSEL_1
è

	)

281 
	#LL_RCC_MCO1SOURCE_HSE
 
RCC_CFGR_MCOSEL_2


	)

282 
	#LL_RCC_MCO1SOURCE_PLLCLK
 (
RCC_CFGR_MCOSEL_0
|
RCC_CFGR_MCOSEL_2
è

	)

283 
	#LL_RCC_MCO1SOURCE_LSI
 (
RCC_CFGR_MCOSEL_1
|
RCC_CFGR_MCOSEL_2
è

	)

284 
	#LL_RCC_MCO1SOURCE_LSE
 (
RCC_CFGR_MCOSEL_0
|
RCC_CFGR_MCOSEL_1
|
RCC_CFGR_MCOSEL_2
è

	)

285 
	#LL_RCC_MCO1SOURCE_HSI48
 
RCC_CFGR_MCOSEL_3


	)

293 
	#LL_RCC_MCO1_DIV_1
 
RCC_CFGR_MCOPRE_DIV1


	)

294 
	#LL_RCC_MCO1_DIV_2
 
RCC_CFGR_MCOPRE_DIV2


	)

295 
	#LL_RCC_MCO1_DIV_4
 
RCC_CFGR_MCOPRE_DIV4


	)

296 
	#LL_RCC_MCO1_DIV_8
 
RCC_CFGR_MCOPRE_DIV8


	)

297 
	#LL_RCC_MCO1_DIV_16
 
RCC_CFGR_MCOPRE_DIV16


	)

302 #ià
defšed
(
USE_FULL_LL_DRIVER
)

306 
	#LL_RCC_PERIPH_FREQUENCY_NO
 0x00000000U

	)

307 
	#LL_RCC_PERIPH_FREQUENCY_NA
 0xFFFFFFFFU

	)

316 
	#LL_RCC_USART1_CLKSOURCE_PCLK2
 (
RCC_CCIPR_USART1SEL
 << 16Uè

	)

317 
	#LL_RCC_USART1_CLKSOURCE_SYSCLK
 ((
RCC_CCIPR_USART1SEL
 << 16Uè| 
RCC_CCIPR_USART1SEL_0
è

	)

318 
	#LL_RCC_USART1_CLKSOURCE_HSI
 ((
RCC_CCIPR_USART1SEL
 << 16Uè| 
RCC_CCIPR_USART1SEL_1
è

	)

319 
	#LL_RCC_USART1_CLKSOURCE_LSE
 ((
RCC_CCIPR_USART1SEL
 << 16Uè| RCC_CCIPR_USART1SELè

	)

320 
	#LL_RCC_USART2_CLKSOURCE_PCLK1
 (
RCC_CCIPR_USART2SEL
 << 16Uè

	)

321 
	#LL_RCC_USART2_CLKSOURCE_SYSCLK
 ((
RCC_CCIPR_USART2SEL
 << 16Uè| 
RCC_CCIPR_USART2SEL_0
è

	)

322 
	#LL_RCC_USART2_CLKSOURCE_HSI
 ((
RCC_CCIPR_USART2SEL
 << 16Uè| 
RCC_CCIPR_USART2SEL_1
è

	)

323 
	#LL_RCC_USART2_CLKSOURCE_LSE
 ((
RCC_CCIPR_USART2SEL
 << 16Uè| RCC_CCIPR_USART2SELè

	)

324 
	#LL_RCC_USART3_CLKSOURCE_PCLK1
 (
RCC_CCIPR_USART3SEL
 << 16Uè

	)

325 
	#LL_RCC_USART3_CLKSOURCE_SYSCLK
 ((
RCC_CCIPR_USART3SEL
 << 16Uè| 
RCC_CCIPR_USART3SEL_0
è

	)

326 
	#LL_RCC_USART3_CLKSOURCE_HSI
 ((
RCC_CCIPR_USART3SEL
 << 16Uè| 
RCC_CCIPR_USART3SEL_1
è

	)

327 
	#LL_RCC_USART3_CLKSOURCE_LSE
 ((
RCC_CCIPR_USART3SEL
 << 16Uè| RCC_CCIPR_USART3SELè

	)

335 #ià
defšed
(
RCC_CCIPR_UART4SEL
)

336 
	#LL_RCC_UART4_CLKSOURCE_PCLK1
 (
RCC_CCIPR_UART4SEL
 << 16Uè

	)

337 
	#LL_RCC_UART4_CLKSOURCE_SYSCLK
 ((
RCC_CCIPR_UART4SEL
 << 16Uè| 
RCC_CCIPR_UART4SEL_0
è

	)

338 
	#LL_RCC_UART4_CLKSOURCE_HSI
 ((
RCC_CCIPR_UART4SEL
 << 16Uè| 
RCC_CCIPR_UART4SEL_1
è

	)

339 
	#LL_RCC_UART4_CLKSOURCE_LSE
 ((
RCC_CCIPR_UART4SEL
 << 16Uè| RCC_CCIPR_UART4SELè

	)

341 #ià
defšed
(
RCC_CCIPR_UART5SEL
)

342 
	#LL_RCC_UART5_CLKSOURCE_PCLK1
 (
RCC_CCIPR_UART5SEL
 << 16Uè

	)

343 
	#LL_RCC_UART5_CLKSOURCE_SYSCLK
 ((
RCC_CCIPR_UART5SEL
 << 16Uè| 
RCC_CCIPR_UART5SEL_0
è

	)

344 
	#LL_RCC_UART5_CLKSOURCE_HSI
 ((
RCC_CCIPR_UART5SEL
 << 16Uè| 
RCC_CCIPR_UART5SEL_1
è

	)

345 
	#LL_RCC_UART5_CLKSOURCE_LSE
 ((
RCC_CCIPR_UART5SEL
 << 16Uè| RCC_CCIPR_UART5SELè

	)

354 
	#LL_RCC_LPUART1_CLKSOURCE_PCLK1
 0x00000000U

	)

355 
	#LL_RCC_LPUART1_CLKSOURCE_SYSCLK
 
RCC_CCIPR_LPUART1SEL_0


	)

356 
	#LL_RCC_LPUART1_CLKSOURCE_HSI
 
RCC_CCIPR_LPUART1SEL_1


	)

357 
	#LL_RCC_LPUART1_CLKSOURCE_LSE
 
RCC_CCIPR_LPUART1SEL


	)

365 
	#LL_RCC_I2C1_CLKSOURCE_PCLK1
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_I2C1SEL_Pos
 << 16U)è

	)

366 
	#LL_RCC_I2C1_CLKSOURCE_SYSCLK
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_I2C1SEL_Pos
 << 16Uè| (
RCC_CCIPR_I2C1SEL_0
 >> RCC_CCIPR_I2C1SEL_Pos)è

	)

367 
	#LL_RCC_I2C1_CLKSOURCE_HSI
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_I2C1SEL_Pos
 << 16Uè| (
RCC_CCIPR_I2C1SEL_1
 >> RCC_CCIPR_I2C1SEL_Pos)è

	)

368 
	#LL_RCC_I2C2_CLKSOURCE_PCLK1
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_I2C2SEL_Pos
 << 16U)è

	)

369 
	#LL_RCC_I2C2_CLKSOURCE_SYSCLK
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_I2C2SEL_Pos
 << 16Uè| (
RCC_CCIPR_I2C2SEL_0
 >> RCC_CCIPR_I2C2SEL_Pos)è

	)

370 
	#LL_RCC_I2C2_CLKSOURCE_HSI
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_I2C2SEL_Pos
 << 16Uè| (
RCC_CCIPR_I2C2SEL_1
 >> RCC_CCIPR_I2C2SEL_Pos)è

	)

371 
	#LL_RCC_I2C3_CLKSOURCE_PCLK1
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_I2C3SEL_Pos
 << 16U)è

	)

372 
	#LL_RCC_I2C3_CLKSOURCE_SYSCLK
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_I2C3SEL_Pos
 << 16Uè| (
RCC_CCIPR_I2C3SEL_0
 >> RCC_CCIPR_I2C3SEL_Pos)è

	)

373 
	#LL_RCC_I2C3_CLKSOURCE_HSI
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_I2C3SEL_Pos
 << 16Uè| (
RCC_CCIPR_I2C3SEL_1
 >> RCC_CCIPR_I2C3SEL_Pos)è

	)

374 #ià
defšed
(
RCC_CCIPR2_I2C4SEL
)

375 
	#LL_RCC_I2C4_CLKSOURCE_PCLK1
 ((
RCC_OFFSET_CCIPR2
 << 24Uè| (
RCC_CCIPR2_I2C4SEL_Pos
 << 16U)è

	)

376 
	#LL_RCC_I2C4_CLKSOURCE_SYSCLK
 ((
RCC_OFFSET_CCIPR2
 << 24Uè| (
RCC_CCIPR2_I2C4SEL_Pos
 << 16Uè| (
RCC_CCIPR2_I2C4SEL_0
 >> RCC_CCIPR2_I2C4SEL_Pos)è

	)

377 
	#LL_RCC_I2C4_CLKSOURCE_HSI
 ((
RCC_OFFSET_CCIPR2
 << 24Uè| (
RCC_CCIPR2_I2C4SEL_Pos
 << 16Uè| (
RCC_CCIPR2_I2C4SEL_1
 >> RCC_CCIPR2_I2C4SEL_Pos)è

	)

386 
	#LL_RCC_LPTIM1_CLKSOURCE_PCLK1
 0x00000000U

	)

387 
	#LL_RCC_LPTIM1_CLKSOURCE_LSI
 
RCC_CCIPR_LPTIM1SEL_0


	)

388 
	#LL_RCC_LPTIM1_CLKSOURCE_HSI
 
RCC_CCIPR_LPTIM1SEL_1


	)

389 
	#LL_RCC_LPTIM1_CLKSOURCE_LSE
 
RCC_CCIPR_LPTIM1SEL


	)

397 
	#LL_RCC_SAI1_CLKSOURCE_SYSCLK
 0x00000000U

	)

398 
	#LL_RCC_SAI1_CLKSOURCE_PLL
 
RCC_CCIPR_SAI1SEL_0


	)

399 
	#LL_RCC_SAI1_CLKSOURCE_PIN
 
RCC_CCIPR_SAI1SEL_1


	)

400 
	#LL_RCC_SAI1_CLKSOURCE_HSI
 (
RCC_CCIPR_SAI1SEL_0
 | 
RCC_CCIPR_SAI1SEL_1
è

	)

408 
	#LL_RCC_I2S_CLKSOURCE_SYSCLK
 0x00000000U

	)

409 
	#LL_RCC_I2S_CLKSOURCE_PLL
 
RCC_CCIPR_I2S23SEL_0


	)

410 
	#LL_RCC_I2S_CLKSOURCE_PIN
 
RCC_CCIPR_I2S23SEL_1


	)

411 
	#LL_RCC_I2S_CLKSOURCE_HSI
 (
RCC_CCIPR_I2S23SEL_0
 | 
RCC_CCIPR_I2S23SEL_1
è

	)

416 #ià
defšed
(
FDCAN1
)

420 
	#LL_RCC_FDCAN_CLKSOURCE_HSE
 0x00000000U

	)

421 
	#LL_RCC_FDCAN_CLKSOURCE_PLL
 
RCC_CCIPR_FDCANSEL_0


	)

422 
	#LL_RCC_FDCAN_CLKSOURCE_PCLK1
 
RCC_CCIPR_FDCANSEL_1


	)

431 
	#LL_RCC_RNG_CLKSOURCE_HSI48
 0x00000000U

	)

432 
	#LL_RCC_RNG_CLKSOURCE_PLL
 
RCC_CCIPR_CLK48SEL_1


	)

440 
	#LL_RCC_USB_CLKSOURCE_HSI48
 0x00000000U

	)

441 
	#LL_RCC_USB_CLKSOURCE_PLL
 
RCC_CCIPR_CLK48SEL_1


	)

449 
	#LL_RCC_ADC12_CLKSOURCE_NONE
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_ADC12SEL_Pos
 << 16U)è

	)

450 
	#LL_RCC_ADC12_CLKSOURCE_PLL
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_ADC12SEL_Pos
 << 16Uè| (
RCC_CCIPR_ADC12SEL_0
 >> RCC_CCIPR_ADC12SEL_Pos)è

	)

451 
	#LL_RCC_ADC12_CLKSOURCE_SYSCLK
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_ADC12SEL_Pos
 << 16Uè| (
RCC_CCIPR_ADC12SEL_1
 >> RCC_CCIPR_ADC12SEL_Pos)è

	)

452 #ià
defšed
(
RCC_CCIPR_ADC345SEL
)

453 
	#LL_RCC_ADC345_CLKSOURCE_NONE
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_ADC345SEL_Pos
 << 16U)è

	)

454 
	#LL_RCC_ADC345_CLKSOURCE_PLL
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_ADC345SEL_Pos
 << 16Uè| (
RCC_CCIPR_ADC345SEL_0
 >> RCC_CCIPR_ADC345SEL_Pos)è

	)

455 
	#LL_RCC_ADC345_CLKSOURCE_SYSCLK
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_ADC345SEL_Pos
 << 16Uè| (
RCC_CCIPR_ADC345SEL_1
 >> RCC_CCIPR_ADC345SEL_Pos)è

	)

464 
	#LL_RCC_QUADSPI_CLKSOURCE_SYSCLK
 0x00000000U

	)

465 
	#LL_RCC_QUADSPI_CLKSOURCE_HSI
 
RCC_CCIPR2_QSPISEL_0


	)

466 
	#LL_RCC_QUADSPI_CLKSOURCE_PLL
 
RCC_CCIPR2_QSPISEL_1


	)

475 
	#LL_RCC_USART1_CLKSOURCE
 
RCC_CCIPR_USART1SEL


	)

476 
	#LL_RCC_USART2_CLKSOURCE
 
RCC_CCIPR_USART2SEL


	)

477 
	#LL_RCC_USART3_CLKSOURCE
 
RCC_CCIPR_USART3SEL


	)

485 #ià
defšed
(
RCC_CCIPR_UART4SEL
)

486 
	#LL_RCC_UART4_CLKSOURCE
 
RCC_CCIPR_UART4SEL


	)

488 #ià
defšed
(
RCC_CCIPR_UART5SEL
)

489 
	#LL_RCC_UART5_CLKSOURCE
 
RCC_CCIPR_UART5SEL


	)

498 
	#LL_RCC_LPUART1_CLKSOURCE
 
RCC_CCIPR_LPUART1SEL


	)

506 
	#LL_RCC_I2C1_CLKSOURCE
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_I2C1SEL_Pos
 << 16Uè| (
RCC_CCIPR_I2C1SEL
 >> RCC_CCIPR_I2C1SEL_Pos)è

	)

507 
	#LL_RCC_I2C2_CLKSOURCE
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_I2C2SEL_Pos
 << 16Uè| (
RCC_CCIPR_I2C2SEL
 >> RCC_CCIPR_I2C2SEL_Pos)è

	)

508 
	#LL_RCC_I2C3_CLKSOURCE
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_I2C3SEL_Pos
 << 16Uè| (
RCC_CCIPR_I2C3SEL
 >> RCC_CCIPR_I2C3SEL_Pos)è

	)

509 #ià
defšed
(
RCC_CCIPR2_I2C4SEL
)

510 
	#LL_RCC_I2C4_CLKSOURCE
 ((
RCC_OFFSET_CCIPR2
 << 24Uè| (
RCC_CCIPR2_I2C4SEL_Pos
 << 16Uè| (
RCC_CCIPR2_I2C4SEL
 >> RCC_CCIPR2_I2C4SEL_Pos)è

	)

519 
	#LL_RCC_LPTIM1_CLKSOURCE
 
RCC_CCIPR_LPTIM1SEL


	)

527 
	#LL_RCC_SAI1_CLKSOURCE
 
RCC_CCIPR_SAI1SEL


	)

535 
	#LL_RCC_I2S_CLKSOURCE
 
RCC_CCIPR_I2S23SEL


	)

540 #ià
defšed
(
FDCAN1
)

544 
	#LL_RCC_FDCAN_CLKSOURCE
 
RCC_CCIPR_FDCANSEL


	)

554 
	#LL_RCC_RNG_CLKSOURCE
 
RCC_CCIPR_CLK48SEL


	)

562 
	#LL_RCC_USB_CLKSOURCE
 
RCC_CCIPR_CLK48SEL


	)

570 
	#LL_RCC_ADC12_CLKSOURCE
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_ADC12SEL_Pos
 << 16Uè| (
RCC_CCIPR_ADC12SEL
 >> RCC_CCIPR_ADC12SEL_Pos)è

	)

571 #ià
defšed
(
RCC_CCIPR_ADC345SEL_Pos
)

572 
	#LL_RCC_ADC345_CLKSOURCE
 ((
RCC_OFFSET_CCIPR
 << 24Uè| (
RCC_CCIPR_ADC345SEL_Pos
 << 16Uè| (
RCC_CCIPR_ADC345SEL
 >> RCC_CCIPR_ADC345SEL_Pos)è

	)

581 
	#LL_RCC_QUADSPI_CLKSOURCE
 
RCC_CCIPR2_QSPISEL


	)

589 
	#LL_RCC_RTC_CLKSOURCE_NONE
 0x00000000U

	)

590 
	#LL_RCC_RTC_CLKSOURCE_LSE
 
RCC_BDCR_RTCSEL_0


	)

591 
	#LL_RCC_RTC_CLKSOURCE_LSI
 
RCC_BDCR_RTCSEL_1


	)

592 
	#LL_RCC_RTC_CLKSOURCE_HSE_DIV32
 
RCC_BDCR_RTCSEL


	)

601 
	#LL_RCC_PLLSOURCE_NONE
 0x00000000U

	)

602 
	#LL_RCC_PLLSOURCE_HSI
 
RCC_PLLCFGR_PLLSRC_HSI


	)

603 
	#LL_RCC_PLLSOURCE_HSE
 
RCC_PLLCFGR_PLLSRC_HSE


	)

611 
	#LL_RCC_PLLM_DIV_1
 0x00000000U

	)

612 
	#LL_RCC_PLLM_DIV_2
 
RCC_PLLCFGR_PLLM_0


	)

613 
	#LL_RCC_PLLM_DIV_3
 
RCC_PLLCFGR_PLLM_1


	)

614 
	#LL_RCC_PLLM_DIV_4
 (
RCC_PLLCFGR_PLLM_1
 | 
RCC_PLLCFGR_PLLM_0
è

	)

615 
	#LL_RCC_PLLM_DIV_5
 
RCC_PLLCFGR_PLLM_2


	)

616 
	#LL_RCC_PLLM_DIV_6
 (
RCC_PLLCFGR_PLLM_2
 | 
RCC_PLLCFGR_PLLM_0
è

	)

617 
	#LL_RCC_PLLM_DIV_7
 (
RCC_PLLCFGR_PLLM_2
 | 
RCC_PLLCFGR_PLLM_1
è

	)

618 
	#LL_RCC_PLLM_DIV_8
 (
RCC_PLLCFGR_PLLM_2
 | 
RCC_PLLCFGR_PLLM_1
 | 
RCC_PLLCFGR_PLLM_0
è

	)

619 
	#LL_RCC_PLLM_DIV_9
 
RCC_PLLCFGR_PLLM_3


	)

620 
	#LL_RCC_PLLM_DIV_10
 (
RCC_PLLCFGR_PLLM_3
 | 
RCC_PLLCFGR_PLLM_0
è

	)

621 
	#LL_RCC_PLLM_DIV_11
 (
RCC_PLLCFGR_PLLM_3
 | 
RCC_PLLCFGR_PLLM_1
è

	)

622 
	#LL_RCC_PLLM_DIV_12
 (
RCC_PLLCFGR_PLLM_3
 | 
RCC_PLLCFGR_PLLM_1
 | 
RCC_PLLCFGR_PLLM_0
è

	)

623 
	#LL_RCC_PLLM_DIV_13
 (
RCC_PLLCFGR_PLLM_3
 | 
RCC_PLLCFGR_PLLM_2
è

	)

624 
	#LL_RCC_PLLM_DIV_14
 (
RCC_PLLCFGR_PLLM_3
 | 
RCC_PLLCFGR_PLLM_2
 | 
RCC_PLLCFGR_PLLM_0
è

	)

625 
	#LL_RCC_PLLM_DIV_15
 (
RCC_PLLCFGR_PLLM_3
 | 
RCC_PLLCFGR_PLLM_2
 | 
RCC_PLLCFGR_PLLM_1
è

	)

626 
	#LL_RCC_PLLM_DIV_16
 (
RCC_PLLCFGR_PLLM_3
 | 
RCC_PLLCFGR_PLLM_2
 | 
RCC_PLLCFGR_PLLM_1
 | 
RCC_PLLCFGR_PLLM_0
è

	)

634 
	#LL_RCC_PLLR_DIV_2
 0x00000000U

	)

635 
	#LL_RCC_PLLR_DIV_4
 (
RCC_PLLCFGR_PLLR_0
è

	)

636 
	#LL_RCC_PLLR_DIV_6
 (
RCC_PLLCFGR_PLLR_1
è

	)

637 
	#LL_RCC_PLLR_DIV_8
 (
RCC_PLLCFGR_PLLR
è

	)

645 
	#LL_RCC_PLLP_DIV_2
 (
RCC_PLLCFGR_PLLPDIV_1
è

	)

646 
	#LL_RCC_PLLP_DIV_3
 (
RCC_PLLCFGR_PLLPDIV_1
|
RCC_PLLCFGR_PLLPDIV_0
è

	)

647 
	#LL_RCC_PLLP_DIV_4
 (
RCC_PLLCFGR_PLLPDIV_2
è

	)

648 
	#LL_RCC_PLLP_DIV_5
 (
RCC_PLLCFGR_PLLPDIV_2
|
RCC_PLLCFGR_PLLPDIV_0
è

	)

649 
	#LL_RCC_PLLP_DIV_6
 (
RCC_PLLCFGR_PLLPDIV_2
|
RCC_PLLCFGR_PLLPDIV_1
è

	)

650 
	#LL_RCC_PLLP_DIV_7
 (
RCC_PLLCFGR_PLLPDIV_2
|
RCC_PLLCFGR_PLLPDIV_1
|
RCC_PLLCFGR_PLLPDIV_0
è

	)

651 
	#LL_RCC_PLLP_DIV_8
 (
RCC_PLLCFGR_PLLPDIV_3
è

	)

652 
	#LL_RCC_PLLP_DIV_9
 (
RCC_PLLCFGR_PLLPDIV_3
|
RCC_PLLCFGR_PLLPDIV_0
è

	)

653 
	#LL_RCC_PLLP_DIV_10
 (
RCC_PLLCFGR_PLLPDIV_3
|
RCC_PLLCFGR_PLLPDIV_1
è

	)

654 
	#LL_RCC_PLLP_DIV_11
 (
RCC_PLLCFGR_PLLPDIV_3
|
RCC_PLLCFGR_PLLPDIV_1
|
RCC_PLLCFGR_PLLPDIV_0
è

	)

655 
	#LL_RCC_PLLP_DIV_12
 (
RCC_PLLCFGR_PLLPDIV_3
|
RCC_PLLCFGR_PLLPDIV_2
è

	)

656 
	#LL_RCC_PLLP_DIV_13
 (
RCC_PLLCFGR_PLLPDIV_3
|
RCC_PLLCFGR_PLLPDIV_2
|
RCC_PLLCFGR_PLLPDIV_0
è

	)

657 
	#LL_RCC_PLLP_DIV_14
 (
RCC_PLLCFGR_PLLPDIV_3
|
RCC_PLLCFGR_PLLPDIV_2
|
RCC_PLLCFGR_PLLPDIV_1
è

	)

658 
	#LL_RCC_PLLP_DIV_15
 (
RCC_PLLCFGR_PLLPDIV_3
|
RCC_PLLCFGR_PLLPDIV_2
|
RCC_PLLCFGR_PLLPDIV_1
|
RCC_PLLCFGR_PLLPDIV_0
è

	)

659 
	#LL_RCC_PLLP_DIV_16
 (
RCC_PLLCFGR_PLLPDIV_4
è

	)

660 
	#LL_RCC_PLLP_DIV_17
 (
RCC_PLLCFGR_PLLPDIV_4
|
RCC_PLLCFGR_PLLPDIV_0
è

	)

661 
	#LL_RCC_PLLP_DIV_18
 (
RCC_PLLCFGR_PLLPDIV_4
|
RCC_PLLCFGR_PLLPDIV_1
è

	)

662 
	#LL_RCC_PLLP_DIV_19
 (
RCC_PLLCFGR_PLLPDIV_4
|
RCC_PLLCFGR_PLLPDIV_1
|
RCC_PLLCFGR_PLLPDIV_0
è

	)

663 
	#LL_RCC_PLLP_DIV_20
 (
RCC_PLLCFGR_PLLPDIV_4
|
RCC_PLLCFGR_PLLPDIV_2
è

	)

664 
	#LL_RCC_PLLP_DIV_21
 (
RCC_PLLCFGR_PLLPDIV_4
|
RCC_PLLCFGR_PLLPDIV_2
|
RCC_PLLCFGR_PLLPDIV_0
è

	)

665 
	#LL_RCC_PLLP_DIV_22
 (
RCC_PLLCFGR_PLLPDIV_4
|
RCC_PLLCFGR_PLLPDIV_2
|
RCC_PLLCFGR_PLLPDIV_1
è

	)

666 
	#LL_RCC_PLLP_DIV_23
 (
RCC_PLLCFGR_PLLPDIV_4
|
RCC_PLLCFGR_PLLPDIV_2
|
RCC_PLLCFGR_PLLPDIV_1
|
RCC_PLLCFGR_PLLPDIV_0
è

	)

667 
	#LL_RCC_PLLP_DIV_24
 (
RCC_PLLCFGR_PLLPDIV_4
|
RCC_PLLCFGR_PLLPDIV_3
è

	)

668 
	#LL_RCC_PLLP_DIV_25
 (
RCC_PLLCFGR_PLLPDIV_4
|
RCC_PLLCFGR_PLLPDIV_3
|
RCC_PLLCFGR_PLLPDIV_0
è

	)

669 
	#LL_RCC_PLLP_DIV_26
 (
RCC_PLLCFGR_PLLPDIV_4
|
RCC_PLLCFGR_PLLPDIV_3
|
RCC_PLLCFGR_PLLPDIV_1
è

	)

670 
	#LL_RCC_PLLP_DIV_27
 (
RCC_PLLCFGR_PLLPDIV_4
|
RCC_PLLCFGR_PLLPDIV_3
|
RCC_PLLCFGR_PLLPDIV_1
|
RCC_PLLCFGR_PLLPDIV_0
è

	)

671 
	#LL_RCC_PLLP_DIV_28
 (
RCC_PLLCFGR_PLLPDIV_4
|
RCC_PLLCFGR_PLLPDIV_3
|
RCC_PLLCFGR_PLLPDIV_2
è

	)

672 
	#LL_RCC_PLLP_DIV_29
 (
RCC_PLLCFGR_PLLPDIV_4
|
RCC_PLLCFGR_PLLPDIV_3
|
RCC_PLLCFGR_PLLPDIV_2
|
RCC_PLLCFGR_PLLPDIV_0
è

	)

673 
	#LL_RCC_PLLP_DIV_30
 (
RCC_PLLCFGR_PLLPDIV_4
|
RCC_PLLCFGR_PLLPDIV_3
|
RCC_PLLCFGR_PLLPDIV_2
|
RCC_PLLCFGR_PLLPDIV_1
è

	)

674 
	#LL_RCC_PLLP_DIV_31
 (
RCC_PLLCFGR_PLLPDIV_4
|
RCC_PLLCFGR_PLLPDIV_3
|
RCC_PLLCFGR_PLLPDIV_2
|
RCC_PLLCFGR_PLLPDIV_1
|
RCC_PLLCFGR_PLLPDIV_0
è

	)

682 
	#LL_RCC_PLLQ_DIV_2
 0x00000000U

	)

683 
	#LL_RCC_PLLQ_DIV_4
 (
RCC_PLLCFGR_PLLQ_0
è

	)

684 
	#LL_RCC_PLLQ_DIV_6
 (
RCC_PLLCFGR_PLLQ_1
è

	)

685 
	#LL_RCC_PLLQ_DIV_8
 (
RCC_PLLCFGR_PLLQ
è

	)

709 
	#LL_RCC_Wr™eReg
(
__REG__
, 
__VALUE__
è
	`WRITE_REG
(
RCC
->__REG__, __VALUE__)

	)

716 
	#LL_RCC_R—dReg
(
__REG__
è
	`READ_REG
(
RCC
->__REG__)

	)

755 
	#__LL_RCC_CALC_PLLCLK_FREQ
(
__INPUTFREQ__
, 
__PLLM__
, 
__PLLN__
, 
__PLLR__
è((__INPUTFREQ__è* (__PLLN__è/ ((((__PLLM__)>> 
RCC_PLLCFGR_PLLM_Pos
) + 1U)) / \

756 ((((
__PLLR__
è>> 
RCC_PLLCFGR_PLLR_Pos
è+ 1Uè* 2U))

	)

815 
	#__LL_RCC_CALC_PLLCLK_ADC_FREQ
(
__INPUTFREQ__
, 
__PLLM__
, 
__PLLN__
, 
__PLLP__
è((__INPUTFREQ__è* (__PLLN__è/ ((((__PLLM__)>> 
RCC_PLLCFGR_PLLM_Pos
) + 1U)) / \

816 ((
__PLLP__
è>> 
RCC_PLLCFGR_PLLPDIV_Pos
))

	)

848 
	#__LL_RCC_CALC_PLLCLK_48M_FREQ
(
__INPUTFREQ__
, 
__PLLM__
, 
__PLLN__
, 
__PLLQ__
è((__INPUTFREQ__è* (__PLLN__è/ ((((__PLLM__)>> 
RCC_PLLCFGR_PLLM_Pos
) + 1U)) / \

849 ((((
__PLLQ__
è>> 
RCC_PLLCFGR_PLLQ_Pos
è+ 1Uè<< 1U))

	)

866 
	#__LL_RCC_CALC_HCLK_FREQ
(
__SYSCLKFREQ__
,
__AHBPRESCALER__
è((__SYSCLKFREQ__è>> (
AHBP»scTabË
[((__AHBPRESCALER__è& 
RCC_CFGR_HPRE
è>> 
RCC_CFGR_HPRE_Pos
] & 0x1FU))

	)

879 
	#__LL_RCC_CALC_PCLK1_FREQ
(
__HCLKFREQ__
, 
__APB1PRESCALER__
è((__HCLKFREQ__è>> (
APBP»scTabË
[(__APB1PRESCALER__è>> 
RCC_CFGR_PPRE1_Pos
] & 0x1FU))

	)

892 
	#__LL_RCC_CALC_PCLK2_FREQ
(
__HCLKFREQ__
, 
__APB2PRESCALER__
è((__HCLKFREQ__è>> (
APBP»scTabË
[(__APB2PRESCALER__è>> 
RCC_CFGR_PPRE2_Pos
] & 0x1FU))

	)

916 
__STATIC_INLINE
 
LL_RCC_HSE_EÇbËCSS
()

918 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_CSSON
);

926 
__STATIC_INLINE
 
LL_RCC_HSE_EÇbËBy·ss
()

928 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
);

936 
__STATIC_INLINE
 
LL_RCC_HSE_Di§bËBy·ss
()

938 
CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
);

946 
__STATIC_INLINE
 
LL_RCC_HSE_EÇbË
()

948 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
);

956 
__STATIC_INLINE
 
LL_RCC_HSE_Di§bË
()

958 
CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
);

966 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_HSE_IsR—dy
()

968  ((
READ_BIT
(
RCC
->
CR
, 
RCC_CR_HSERDY
) == (RCC_CR_HSERDY)) ? 1UL : 0UL);

985 
__STATIC_INLINE
 
LL_RCC_HSI_EÇbËInStÝMode
()

987 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSIKERON
);

995 
__STATIC_INLINE
 
LL_RCC_HSI_Di§bËInStÝMode
()

997 
CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSIKERON
);

1005 
__STATIC_INLINE
 
LL_RCC_HSI_EÇbË
()

1007 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
);

1015 
__STATIC_INLINE
 
LL_RCC_HSI_Di§bË
()

1017 
CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
);

1025 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_HSI_IsR—dy
()

1027  ((
READ_BIT
(
RCC
->
CR
, 
RCC_CR_HSIRDY
) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);

1037 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_HSI_G‘C®ib¿tiÚ
()

1039  (
ušt32_t
)(
READ_BIT
(
RCC
->
ICSCR
, 
RCC_ICSCR_HSICAL
è>> 
RCC_ICSCR_HSICAL_Pos
);

1051 
__STATIC_INLINE
 
LL_RCC_HSI_S‘C®ibTrimmšg
(
ušt32_t
 
V®ue
)

1053 
MODIFY_REG
(
RCC
->
ICSCR
, 
RCC_ICSCR_HSITRIM
, 
V®ue
 << 
RCC_ICSCR_HSITRIM_Pos
);

1061 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_HSI_G‘C®ibTrimmšg
()

1063  (
ušt32_t
)(
READ_BIT
(
RCC
->
ICSCR
, 
RCC_ICSCR_HSITRIM
è>> 
RCC_ICSCR_HSITRIM_Pos
);

1079 
__STATIC_INLINE
 
LL_RCC_HSI48_EÇbË
()

1081 
SET_BIT
(
RCC
->
CRRCR
, 
RCC_CRRCR_HSI48ON
);

1089 
__STATIC_INLINE
 
LL_RCC_HSI48_Di§bË
()

1091 
CLEAR_BIT
(
RCC
->
CRRCR
, 
RCC_CRRCR_HSI48ON
);

1099 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_HSI48_IsR—dy
()

1101  ((
READ_BIT
(
RCC
->
CRRCR
, 
RCC_CRRCR_HSI48RDY
) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);

1109 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_HSI48_G‘C®ib¿tiÚ
()

1111  (
ušt32_t
)(
READ_BIT
(
RCC
->
CRRCR
, 
RCC_CRRCR_HSI48CAL
è>> 
RCC_CRRCR_HSI48CAL_Pos
);

1127 
__STATIC_INLINE
 
LL_RCC_LSE_EÇbË
()

1129 
SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
);

1137 
__STATIC_INLINE
 
LL_RCC_LSE_Di§bË
()

1139 
CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
);

1147 
__STATIC_INLINE
 
LL_RCC_LSE_EÇbËBy·ss
()

1149 
SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
);

1157 
__STATIC_INLINE
 
LL_RCC_LSE_Di§bËBy·ss
()

1159 
CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
);

1173 
__STATIC_INLINE
 
LL_RCC_LSE_S‘DriveC­abž™y
(
ušt32_t
 
LSEDrive
)

1175 
MODIFY_REG
(
RCC
->
BDCR
, 
RCC_BDCR_LSEDRV
, 
LSEDrive
);

1187 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_LSE_G‘DriveC­abž™y
()

1189  (
ušt32_t
)(
READ_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEDRV
));

1197 
__STATIC_INLINE
 
LL_RCC_LSE_EÇbËCSS
()

1199 
SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSECSSON
);

1209 
__STATIC_INLINE
 
LL_RCC_LSE_Di§bËCSS
()

1211 
CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSECSSON
);

1219 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_LSE_IsR—dy
()

1221  ((
READ_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSERDY
) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);

1229 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_LSE_IsCSSD‘eùed
()

1231  ((
READ_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSECSSD
) == (RCC_BDCR_LSECSSD)) ? 1UL : 0UL);

1247 
__STATIC_INLINE
 
LL_RCC_LSI_EÇbË
()

1249 
SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSION
);

1257 
__STATIC_INLINE
 
LL_RCC_LSI_Di§bË
()

1259 
CLEAR_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSION
);

1267 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_LSI_IsR—dy
()

1269  ((
READ_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSIRDY
) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);

1285 
__STATIC_INLINE
 
LL_RCC_LSCO_EÇbË
()

1287 
SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSCOEN
);

1295 
__STATIC_INLINE
 
LL_RCC_LSCO_Di§bË
()

1297 
CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSCOEN
);

1308 
__STATIC_INLINE
 
LL_RCC_LSCO_S‘Sourû
(
ušt32_t
 
Sourû
)

1310 
MODIFY_REG
(
RCC
->
BDCR
, 
RCC_BDCR_LSCOSEL
, 
Sourû
);

1320 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_LSCO_G‘Sourû
()

1322  (
ušt32_t
)(
READ_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSCOSEL
));

1342 
__STATIC_INLINE
 
LL_RCC_S‘SysClkSourû
(
ušt32_t
 
Sourû
)

1344 
MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_SW
, 
Sourû
);

1355 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘SysClkSourû
()

1357  (
ušt32_t
)(
READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_SWS
));

1375 
__STATIC_INLINE
 
LL_RCC_S‘AHBP»sÿËr
(
ušt32_t
 
P»sÿËr
)

1377 
MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_HPRE
, 
P»sÿËr
);

1391 
__STATIC_INLINE
 
LL_RCC_S‘APB1P»sÿËr
(
ušt32_t
 
P»sÿËr
)

1393 
MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE1
, 
P»sÿËr
);

1407 
__STATIC_INLINE
 
LL_RCC_S‘APB2P»sÿËr
(
ušt32_t
 
P»sÿËr
)

1409 
MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE2
, 
P»sÿËr
);

1426 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘AHBP»sÿËr
()

1428  (
ušt32_t
)(
READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_HPRE
));

1441 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘APB1P»sÿËr
()

1443  (
ušt32_t
)(
READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE1
));

1456 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘APB2P»sÿËr
()

1458  (
ušt32_t
)(
READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE2
));

1492 
__STATIC_INLINE
 
LL_RCC_CÚfigMCO
(
ušt32_t
 
MCOxSourû
, ušt32_ˆ
MCOxP»sÿËr
)

1494 
MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_MCOSEL
 | 
RCC_CFGR_MCOPRE
, 
MCOxSourû
 | 
MCOxP»sÿËr
);

1523 
__STATIC_INLINE
 
LL_RCC_S‘USARTClockSourû
(
ušt32_t
 
USARTxSourû
)

1525 
MODIFY_REG
(
RCC
->
CCIPR
, (
USARTxSourû
 >> 16U), (USARTxSource & 0x0000FFFFU));

1528 #ià
defšed
(
UART4
)

1545 
__STATIC_INLINE
 
LL_RCC_S‘UARTClockSourû
(
ušt32_t
 
UARTxSourû
)

1547 
MODIFY_REG
(
RCC
->
CCIPR
, (
UARTxSourû
 >> 16U), (UARTxSource & 0x0000FFFFU));

1561 
__STATIC_INLINE
 
LL_RCC_S‘LPUARTClockSourû
(
ušt32_t
 
LPUARTxSourû
)

1563 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_LPUART1SEL
, 
LPUARTxSourû
);

1586 
__STATIC_INLINE
 
LL_RCC_S‘I2CClockSourû
(
ušt32_t
 
I2CxSourû
)

1588 
__IO
 
ušt32_t
 *
»g
 = (__IO ušt32_ˆ*)(ušt32_t)(
RCC_BASE
 + 0x88U + (
I2CxSourû
 >> 24U));

1589 
MODIFY_REG
(*
»g
, 3UL << ((
I2CxSourû
 & 0x001F0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2CxSource & 0x001F0000U) >> 16U)));

1602 
__STATIC_INLINE
 
LL_RCC_S‘LPTIMClockSourû
(
ušt32_t
 
LPTIMxSourû
)

1604 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_LPTIM1SEL
, 
LPTIMxSourû
);

1619 
__STATIC_INLINE
 
LL_RCC_S‘SAIClockSourû
(
ušt32_t
 
SAIxSourû
)

1621 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_SAI1SEL
, 
SAIxSourû
);

1634 
__STATIC_INLINE
 
LL_RCC_S‘I2SClockSourû
(
ušt32_t
 
I2SxSourû
)

1636 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_I2S23SEL
, 
I2SxSourû
);

1639 #ià
defšed
(
FDCAN1
)

1649 
__STATIC_INLINE
 
LL_RCC_S‘FDCANClockSourû
(
ušt32_t
 
FDCANxSourû
)

1651 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_FDCANSEL
, 
FDCANxSourû
);

1663 
__STATIC_INLINE
 
LL_RCC_S‘RNGClockSourû
(
ušt32_t
 
RNGxSourû
)

1665 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_CLK48SEL
, 
RNGxSourû
);

1676 
__STATIC_INLINE
 
LL_RCC_S‘USBClockSourû
(
ušt32_t
 
USBxSourû
)

1678 
MODIFY_REG
(
RCC
->
CCIPR
, 
RCC_CCIPR_CLK48SEL
, 
USBxSourû
);

1696 
__STATIC_INLINE
 
LL_RCC_S‘ADCClockSourû
(
ušt32_t
 
ADCxSourû
)

1698 
MODIFY_REG
(
RCC
->
CCIPR
, 3U << ((
ADCxSourû
 & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));

1701 #ià
defšed
(
QUADSPI
)

1711 
__STATIC_INLINE
 
LL_RCC_S‘QUADSPIClockSourû
(
ušt32_t
 
Sourû
)

1713 
MODIFY_REG
(
RCC
->
CCIPR2
, 
RCC_CCIPR2_QSPISEL
, 
Sourû
);

1738 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘USARTClockSourû
(ušt32_ˆ
USARTx
)

1740  (
ušt32_t
)(
READ_BIT
(
RCC
->
CCIPR
, 
USARTx
) | (USARTx << 16U));

1743 #ià
defšed
(
UART4
)

1762 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘UARTClockSourû
(ušt32_ˆ
UARTx
)

1764  (
ušt32_t
)(
READ_BIT
(
RCC
->
CCIPR
, 
UARTx
) | (UARTx << 16U));

1779 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘LPUARTClockSourû
(ušt32_ˆ
LPUARTx
)

1781  (
ušt32_t
)(
READ_BIT
(
RCC
->
CCIPR
, 
LPUARTx
));

1810 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘I2CClockSourû
(ušt32_ˆ
I2Cx
)

1812 
__IO
 cÚ¡ 
ušt32_t
 *
»g
 = (__IO ušt32_ˆ*)(ušt32_t)(
RCC_BASE
 + 0x88U + (
I2Cx
 >> 24U));

1813  (
ušt32_t
)((
READ_BIT
(*
»g
, 3UL << ((
I2Cx
 & 0x001F0000U) >> 16U)) >> ((I2Cx & 0x001F0000U) >> 16U)) | (I2Cx & 0xFFFF0000U));

1827 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘LPTIMClockSourû
(ušt32_ˆ
LPTIMx
)

1829  (
ušt32_t
)(
READ_BIT
(
RCC
->
CCIPR
, 
LPTIMx
));

1847 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘SAIClockSourû
(ušt32_ˆ
SAIx
)

1849  (
ušt32_t
)(
READ_BIT
(
RCC
->
CCIPR
, 
SAIx
));

1863 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘I2SClockSourû
(ušt32_ˆ
I2Sx
)

1865  (
ušt32_t
)(
READ_BIT
(
RCC
->
CCIPR
, 
I2Sx
));

1868 #ià
defšed
(
FDCAN1
)

1880 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘FDCANClockSourû
(ušt32_ˆ
FDCANx
)

1882  (
ušt32_t
)(
READ_BIT
(
RCC
->
CCIPR
, 
FDCANx
));

1895 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘RNGClockSourû
(ušt32_ˆ
RNGx
)

1897  (
ušt32_t
)(
READ_BIT
(
RCC
->
CCIPR
, 
RNGx
));

1909 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘USBClockSourû
(ušt32_ˆ
USBx
)

1911  (
ušt32_t
)(
READ_BIT
(
RCC
->
CCIPR
, 
USBx
));

1930 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘ADCClockSourû
(ušt32_ˆ
ADCx
)

1932  (
ušt32_t
)((
READ_BIT
(
RCC
->
CCIPR
, 3UL << ((
ADCx
 & 0x001F0000U) >> 16U)) >> ((ADCx & 0x001F0000U) >> 16U)) | (ADCx & 0xFFFF0000U));

1935 #ià
defšed
(
QUADSPI
)

1946 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘QUADSPIClockSourû
(ušt32_ˆ
QUADSPIx
)

1948  (
ušt32_t
)(
READ_BIT
(
RCC
->
CCIPR2
, 
QUADSPIx
));

1972 
__STATIC_INLINE
 
LL_RCC_S‘RTCClockSourû
(
ušt32_t
 
Sourû
)

1974 
MODIFY_REG
(
RCC
->
BDCR
, 
RCC_BDCR_RTCSEL
, 
Sourû
);

1986 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_G‘RTCClockSourû
()

1988  (
ušt32_t
)(
READ_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_RTCSEL
));

1996 
__STATIC_INLINE
 
LL_RCC_EÇbËRTC
()

1998 
SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_RTCEN
);

2006 
__STATIC_INLINE
 
LL_RCC_Di§bËRTC
()

2008 
CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_RTCEN
);

2016 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsEÇbËdRTC
()

2018  ((
READ_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_RTCEN
) == (RCC_BDCR_RTCEN)) ? 1UL : 0UL);

2026 
__STATIC_INLINE
 
LL_RCC_FÜûBackupDomašRe£t
()

2028 
SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_BDRST
);

2036 
__STATIC_INLINE
 
LL_RCC_R–—£BackupDomašRe£t
()

2038 
CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_BDRST
);

2055 
__STATIC_INLINE
 
LL_RCC_PLL_EÇbË
()

2057 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_PLLON
);

2066 
__STATIC_INLINE
 
LL_RCC_PLL_Di§bË
()

2068 
CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_PLLON
);

2076 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_PLL_IsR—dy
()

2078  ((
READ_BIT
(
RCC
->
CR
, 
RCC_CR_PLLRDY
) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);

2119 
__STATIC_INLINE
 
LL_RCC_PLL_CÚfigDomaš_SYS
(
ušt32_t
 
Sourû
, ušt32_ˆ
PLLM
, ušt32_ˆ
PLLN
, ušt32_ˆ
PLLR
)

2121 
MODIFY_REG
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLSRC
 | 
RCC_PLLCFGR_PLLM
 | 
RCC_PLLCFGR_PLLN
 | 
RCC_PLLCFGR_PLLR
,

2122 
Sourû
 | 
PLLM
 | (
PLLN
 << 
RCC_PLLCFGR_PLLN_Pos
è| 
PLLR
);

2189 
__STATIC_INLINE
 
LL_RCC_PLL_CÚfigDomaš_ADC
(
ušt32_t
 
Sourû
, ušt32_ˆ
PLLM
, ušt32_ˆ
PLLN
, ušt32_ˆ
PLLP
)

2191 
MODIFY_REG
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLSRC
 | 
RCC_PLLCFGR_PLLM
 | 
RCC_PLLCFGR_PLLN
 | 
RCC_PLLCFGR_PLLPDIV
,

2192 
Sourû
 | 
PLLM
 | (
PLLN
 << 
RCC_PLLCFGR_PLLN_Pos
è| 
PLLP
);

2234 
__STATIC_INLINE
 
LL_RCC_PLL_CÚfigDomaš_48M
(
ušt32_t
 
Sourû
, ušt32_ˆ
PLLM
, ušt32_ˆ
PLLN
, ušt32_ˆ
PLLQ
)

2236 
MODIFY_REG
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLSRC
 | 
RCC_PLLCFGR_PLLM
 | 
RCC_PLLCFGR_PLLN
 | 
RCC_PLLCFGR_PLLQ
,

2237 
Sourû
 | 
PLLM
 | (
PLLN
 << 
RCC_PLLCFGR_PLLN_Pos
è| 
PLLQ
);

2249 
__STATIC_INLINE
 
LL_RCC_PLL_S‘MašSourû
(
ušt32_t
 
PLLSourû
)

2251 
MODIFY_REG
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLSRC
, 
PLLSourû
);

2262 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_PLL_G‘MašSourû
()

2264  (
ušt32_t
)(
READ_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLSRC
));

2272 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_PLL_G‘N
()

2274  (
ušt32_t
)(
READ_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
);

2314 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_PLL_G‘P
()

2316  (
ušt32_t
è((
READ_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLPDIV
è!ð0Uè? READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIVè: ((READ_BIT(RCC->PLLCFGR, 
RCC_PLLCFGR_PLLP
è=ðRCC_PLLCFGR_PLLPè? 
LL_RCC_PLLP_DIV_17
 : 
LL_RCC_PLLP_DIV_7
) );

2329 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_PLL_G‘Q
()

2331  (
ušt32_t
)(
READ_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLQ
));

2344 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_PLL_G‘R
()

2346  (
ušt32_t
)(
READ_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLR
));

2370 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_PLL_G‘Divid”
()

2372  (
ušt32_t
)(
READ_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLM
));

2380 
__STATIC_INLINE
 
LL_RCC_PLL_EÇbËDomaš_ADC
()

2382 
SET_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLPEN
);

2394 
__STATIC_INLINE
 
LL_RCC_PLL_Di§bËDomaš_ADC
()

2396 
CLEAR_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLPEN
);

2404 
__STATIC_INLINE
 
LL_RCC_PLL_EÇbËDomaš_48M
()

2406 
SET_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLQEN
);

2418 
__STATIC_INLINE
 
LL_RCC_PLL_Di§bËDomaš_48M
()

2420 
CLEAR_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLQEN
);

2428 
__STATIC_INLINE
 
LL_RCC_PLL_EÇbËDomaš_SYS
()

2430 
SET_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLREN
);

2442 
__STATIC_INLINE
 
LL_RCC_PLL_Di§bËDomaš_SYS
()

2444 
CLEAR_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLREN
);

2460 
__STATIC_INLINE
 
LL_RCC_CË¬FÏg_LSIRDY
()

2462 
SET_BIT
(
RCC
->
CICR
, 
RCC_CICR_LSIRDYC
);

2470 
__STATIC_INLINE
 
LL_RCC_CË¬FÏg_LSERDY
()

2472 
SET_BIT
(
RCC
->
CICR
, 
RCC_CICR_LSERDYC
);

2480 
__STATIC_INLINE
 
LL_RCC_CË¬FÏg_HSIRDY
()

2482 
SET_BIT
(
RCC
->
CICR
, 
RCC_CICR_HSIRDYC
);

2490 
__STATIC_INLINE
 
LL_RCC_CË¬FÏg_HSERDY
()

2492 
SET_BIT
(
RCC
->
CICR
, 
RCC_CICR_HSERDYC
);

2500 
__STATIC_INLINE
 
LL_RCC_CË¬FÏg_PLLRDY
()

2502 
SET_BIT
(
RCC
->
CICR
, 
RCC_CICR_PLLRDYC
);

2510 
__STATIC_INLINE
 
LL_RCC_CË¬FÏg_HSI48RDY
()

2512 
SET_BIT
(
RCC
->
CICR
, 
RCC_CICR_HSI48RDYC
);

2520 
__STATIC_INLINE
 
LL_RCC_CË¬FÏg_HSECSS
()

2522 
SET_BIT
(
RCC
->
CICR
, 
RCC_CICR_CSSC
);

2530 
__STATIC_INLINE
 
LL_RCC_CË¬FÏg_LSECSS
()

2532 
SET_BIT
(
RCC
->
CICR
, 
RCC_CICR_LSECSSC
);

2540 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsAùiveFÏg_LSIRDY
()

2542  ((
READ_BIT
(
RCC
->
CIFR
, 
RCC_CIFR_LSIRDYF
) == (RCC_CIFR_LSIRDYF)) ? 1UL : 0UL);

2550 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsAùiveFÏg_LSERDY
()

2552  ((
READ_BIT
(
RCC
->
CIFR
, 
RCC_CIFR_LSERDYF
) == (RCC_CIFR_LSERDYF)) ? 1UL : 0UL);

2560 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsAùiveFÏg_HSIRDY
()

2562  ((
READ_BIT
(
RCC
->
CIFR
, 
RCC_CIFR_HSIRDYF
) == (RCC_CIFR_HSIRDYF)) ? 1UL : 0UL);

2570 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsAùiveFÏg_HSERDY
()

2572  ((
READ_BIT
(
RCC
->
CIFR
, 
RCC_CIFR_HSERDYF
) == (RCC_CIFR_HSERDYF)) ? 1UL : 0UL);

2580 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsAùiveFÏg_PLLRDY
()

2582  ((
READ_BIT
(
RCC
->
CIFR
, 
RCC_CIFR_PLLRDYF
) == (RCC_CIFR_PLLRDYF)) ? 1UL : 0UL);

2590 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsAùiveFÏg_HSI48RDY
()

2592  ((
READ_BIT
(
RCC
->
CIFR
, 
RCC_CIFR_HSI48RDYF
) == (RCC_CIFR_HSI48RDYF)) ? 1UL : 0UL);

2600 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsAùiveFÏg_HSECSS
()

2602  ((
READ_BIT
(
RCC
->
CIFR
, 
RCC_CIFR_CSSF
) == (RCC_CIFR_CSSF)) ? 1UL : 0UL);

2610 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsAùiveFÏg_LSECSS
()

2612  ((
READ_BIT
(
RCC
->
CIFR
, 
RCC_CIFR_LSECSSF
) == (RCC_CIFR_LSECSSF)) ? 1UL : 0UL);

2620 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsAùiveFÏg_IWDGRST
()

2622  ((
READ_BIT
(
RCC
->
CSR
, 
RCC_CSR_IWDGRSTF
) == (RCC_CSR_IWDGRSTF)) ? 1UL : 0UL);

2630 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsAùiveFÏg_LPWRRST
()

2632  ((
READ_BIT
(
RCC
->
CSR
, 
RCC_CSR_LPWRRSTF
) == (RCC_CSR_LPWRRSTF)) ? 1UL : 0UL);

2640 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsAùiveFÏg_OBLRST
()

2642  ((
READ_BIT
(
RCC
->
CSR
, 
RCC_CSR_OBLRSTF
) == (RCC_CSR_OBLRSTF)) ? 1UL : 0UL);

2650 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsAùiveFÏg_PINRST
()

2652  ((
READ_BIT
(
RCC
->
CSR
, 
RCC_CSR_PINRSTF
) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL);

2660 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsAùiveFÏg_SFTRST
()

2662  ((
READ_BIT
(
RCC
->
CSR
, 
RCC_CSR_SFTRSTF
) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL);

2670 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsAùiveFÏg_WWDGRST
()

2672  ((
READ_BIT
(
RCC
->
CSR
, 
RCC_CSR_WWDGRSTF
) == (RCC_CSR_WWDGRSTF)) ? 1UL : 0UL);

2680 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsAùiveFÏg_BORRST
()

2682  ((
READ_BIT
(
RCC
->
CSR
, 
RCC_CSR_BORRSTF
) == (RCC_CSR_BORRSTF)) ? 1UL : 0UL);

2690 
__STATIC_INLINE
 
LL_RCC_CË¬Re£tFÏgs
()

2692 
SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_RMVF
);

2708 
__STATIC_INLINE
 
LL_RCC_EÇbËIT_LSIRDY
()

2710 
SET_BIT
(
RCC
->
CIER
, 
RCC_CIER_LSIRDYIE
);

2718 
__STATIC_INLINE
 
LL_RCC_EÇbËIT_LSERDY
()

2720 
SET_BIT
(
RCC
->
CIER
, 
RCC_CIER_LSERDYIE
);

2728 
__STATIC_INLINE
 
LL_RCC_EÇbËIT_HSIRDY
()

2730 
SET_BIT
(
RCC
->
CIER
, 
RCC_CIER_HSIRDYIE
);

2738 
__STATIC_INLINE
 
LL_RCC_EÇbËIT_HSERDY
()

2740 
SET_BIT
(
RCC
->
CIER
, 
RCC_CIER_HSERDYIE
);

2748 
__STATIC_INLINE
 
LL_RCC_EÇbËIT_PLLRDY
()

2750 
SET_BIT
(
RCC
->
CIER
, 
RCC_CIER_PLLRDYIE
);

2758 
__STATIC_INLINE
 
LL_RCC_EÇbËIT_HSI48RDY
()

2760 
SET_BIT
(
RCC
->
CIER
, 
RCC_CIER_HSI48RDYIE
);

2768 
__STATIC_INLINE
 
LL_RCC_EÇbËIT_LSECSS
()

2770 
SET_BIT
(
RCC
->
CIER
, 
RCC_CIER_LSECSSIE
);

2778 
__STATIC_INLINE
 
LL_RCC_Di§bËIT_LSIRDY
()

2780 
CLEAR_BIT
(
RCC
->
CIER
, 
RCC_CIER_LSIRDYIE
);

2788 
__STATIC_INLINE
 
LL_RCC_Di§bËIT_LSERDY
()

2790 
CLEAR_BIT
(
RCC
->
CIER
, 
RCC_CIER_LSERDYIE
);

2798 
__STATIC_INLINE
 
LL_RCC_Di§bËIT_HSIRDY
()

2800 
CLEAR_BIT
(
RCC
->
CIER
, 
RCC_CIER_HSIRDYIE
);

2808 
__STATIC_INLINE
 
LL_RCC_Di§bËIT_HSERDY
()

2810 
CLEAR_BIT
(
RCC
->
CIER
, 
RCC_CIER_HSERDYIE
);

2818 
__STATIC_INLINE
 
LL_RCC_Di§bËIT_PLLRDY
()

2820 
CLEAR_BIT
(
RCC
->
CIER
, 
RCC_CIER_PLLRDYIE
);

2828 
__STATIC_INLINE
 
LL_RCC_Di§bËIT_HSI48RDY
()

2830 
CLEAR_BIT
(
RCC
->
CIER
, 
RCC_CIER_HSI48RDYIE
);

2838 
__STATIC_INLINE
 
LL_RCC_Di§bËIT_LSECSS
()

2840 
CLEAR_BIT
(
RCC
->
CIER
, 
RCC_CIER_LSECSSIE
);

2848 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsEÇbËdIT_LSIRDY
()

2850  ((
READ_BIT
(
RCC
->
CIER
, 
RCC_CIER_LSIRDYIE
) == (RCC_CIER_LSIRDYIE)) ? 1UL : 0UL);

2858 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsEÇbËdIT_LSERDY
()

2860  ((
READ_BIT
(
RCC
->
CIER
, 
RCC_CIER_LSERDYIE
) == (RCC_CIER_LSERDYIE)) ? 1UL : 0UL);

2868 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsEÇbËdIT_HSIRDY
()

2870  ((
READ_BIT
(
RCC
->
CIER
, 
RCC_CIER_HSIRDYIE
) == (RCC_CIER_HSIRDYIE)) ? 1UL : 0UL);

2878 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsEÇbËdIT_HSERDY
()

2880  ((
READ_BIT
(
RCC
->
CIER
, 
RCC_CIER_HSERDYIE
) == (RCC_CIER_HSERDYIE)) ? 1UL : 0UL);

2888 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsEÇbËdIT_PLLRDY
()

2890  ((
READ_BIT
(
RCC
->
CIER
, 
RCC_CIER_PLLRDYIE
) == (RCC_CIER_PLLRDYIE)) ? 1UL : 0UL);

2898 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsEÇbËdIT_HSI48RDY
()

2900  ((
READ_BIT
(
RCC
->
CIER
, 
RCC_CIER_HSI48RDYIE
) == (RCC_CIER_HSI48RDYIE)) ? 1UL : 0UL);

2908 
__STATIC_INLINE
 
ušt32_t
 
LL_RCC_IsEÇbËdIT_LSECSS
()

2910  ((
READ_BIT
(
RCC
->
CIER
, 
RCC_CIER_LSECSSIE
) == (RCC_CIER_LSECSSIE)) ? 1UL : 0UL);

2917 #ià
defšed
(
USE_FULL_LL_DRIVER
)

2921 
E¼ÜStus
 
LL_RCC_DeIn™
();

2929 
LL_RCC_G‘Sy¡emClocksF»q
(
LL_RCC_ClocksTy³Def
 *
RCC_Clocks
);

2930 
ušt32_t
 
LL_RCC_G‘USARTClockF»q
(ušt32_ˆ
USARTxSourû
);

2931 #ià
defšed
(
UART4
)

2932 
ušt32_t
 
LL_RCC_G‘UARTClockF»q
(ušt32_ˆ
UARTxSourû
);

2934 
ušt32_t
 
LL_RCC_G‘I2CClockF»q
(ušt32_ˆ
I2CxSourû
);

2935 
ušt32_t
 
LL_RCC_G‘LPUARTClockF»q
(ušt32_ˆ
LPUARTxSourû
);

2936 
ušt32_t
 
LL_RCC_G‘LPTIMClockF»q
(ušt32_ˆ
LPTIMxSourû
);

2937 
ušt32_t
 
LL_RCC_G‘SAIClockF»q
(ušt32_ˆ
SAIxSourû
);

2938 
ušt32_t
 
LL_RCC_G‘I2SClockF»q
(ušt32_ˆ
I2SxSourû
);

2939 #ià
defšed
(
FDCAN1
)

2940 
ušt32_t
 
LL_RCC_G‘FDCANClockF»q
(ušt32_ˆ
FDCANxSourû
);

2942 
ušt32_t
 
LL_RCC_G‘RNGClockF»q
(ušt32_ˆ
RNGxSourû
);

2943 
ušt32_t
 
LL_RCC_G‘USBClockF»q
(ušt32_ˆ
USBxSourû
);

2944 
ušt32_t
 
LL_RCC_G‘ADCClockF»q
(ušt32_ˆ
ADCxSourû
);

2945 #ià
defšed
(
QUADSPI
)

2946 
ušt32_t
 
LL_RCC_G‘QUADSPIClockF»q
(ušt32_ˆ
QUADSPIxSourû
);

2965 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_rng.h

21 #iâdeà
STM32G4xx_LL_RNG_H


22 
	#STM32G4xx_LL_RNG_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
 (
RNG
)

47 #ià
defšed
(
USE_FULL_LL_DRIVER
)

58 
ušt32_t
 
ClockE¼ÜD‘eùiÚ
;

62 } 
	tLL_RNG_In™Ty³Def
;

76 
	#LL_RNG_CED_ENABLE
 0x00000000U

	)

77 
	#LL_RNG_CED_DISABLE
 
RNG_CR_CED


	)

86 
	#LL_RNG_SR_DRDY
 
RNG_SR_DRDY


	)

87 
	#LL_RNG_SR_CECS
 
RNG_SR_CECS


	)

88 
	#LL_RNG_SR_SECS
 
RNG_SR_SECS


	)

89 
	#LL_RNG_SR_CEIS
 
RNG_SR_CEIS


	)

90 
	#LL_RNG_SR_SEIS
 
RNG_SR_SEIS


	)

99 
	#LL_RNG_CR_IE
 
RNG_CR_IE


	)

124 
	#LL_RNG_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

132 
	#LL_RNG_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

156 
__STATIC_INLINE
 
LL_RNG_EÇbË
(
RNG_Ty³Def
 *
RNGx
)

158 
SET_BIT
(
RNGx
->
CR
, 
RNG_CR_RNGEN
);

167 
__STATIC_INLINE
 
LL_RNG_Di§bË
(
RNG_Ty³Def
 *
RNGx
)

169 
CLEAR_BIT
(
RNGx
->
CR
, 
RNG_CR_RNGEN
);

178 
__STATIC_INLINE
 
ušt32_t
 
LL_RNG_IsEÇbËd
(
RNG_Ty³Def
 *
RNGx
)

180  ((
READ_BIT
(
RNGx
->
CR
, 
RNG_CR_RNGEN
) == (RNG_CR_RNGEN)) ? 1UL : 0UL);

189 
__STATIC_INLINE
 
LL_RNG_EÇbËClkE¼ÜD‘eù
(
RNG_Ty³Def
 *
RNGx
)

191 
CLEAR_BIT
(
RNGx
->
CR
, 
RNG_CR_CED
);

200 
__STATIC_INLINE
 
LL_RNG_Di§bËClkE¼ÜD‘eù
(
RNG_Ty³Def
 *
RNGx
)

202 
SET_BIT
(
RNGx
->
CR
, 
RNG_CR_CED
);

211 
__STATIC_INLINE
 
ušt32_t
 
LL_RNG_IsEÇbËdClkE¼ÜD‘eù
(
RNG_Ty³Def
 *
RNGx
)

213  ((
READ_BIT
(
RNGx
->
CR
, 
RNG_CR_CED
) != (RNG_CR_CED)) ? 1UL : 0UL);

230 
__STATIC_INLINE
 
ušt32_t
 
LL_RNG_IsAùiveFÏg_DRDY
(
RNG_Ty³Def
 *
RNGx
)

232  ((
READ_BIT
(
RNGx
->
SR
, 
RNG_SR_DRDY
) == (RNG_SR_DRDY)) ? 1UL : 0UL);

241 
__STATIC_INLINE
 
ušt32_t
 
LL_RNG_IsAùiveFÏg_CECS
(
RNG_Ty³Def
 *
RNGx
)

243  ((
READ_BIT
(
RNGx
->
SR
, 
RNG_SR_CECS
) == (RNG_SR_CECS)) ? 1UL : 0UL);

252 
__STATIC_INLINE
 
ušt32_t
 
LL_RNG_IsAùiveFÏg_SECS
(
RNG_Ty³Def
 *
RNGx
)

254  ((
READ_BIT
(
RNGx
->
SR
, 
RNG_SR_SECS
) == (RNG_SR_SECS)) ? 1UL : 0UL);

263 
__STATIC_INLINE
 
ušt32_t
 
LL_RNG_IsAùiveFÏg_CEIS
(
RNG_Ty³Def
 *
RNGx
)

265  ((
READ_BIT
(
RNGx
->
SR
, 
RNG_SR_CEIS
) == (RNG_SR_CEIS)) ? 1UL : 0UL);

274 
__STATIC_INLINE
 
ušt32_t
 
LL_RNG_IsAùiveFÏg_SEIS
(
RNG_Ty³Def
 *
RNGx
)

276  ((
READ_BIT
(
RNGx
->
SR
, 
RNG_SR_SEIS
) == (RNG_SR_SEIS)) ? 1UL : 0UL);

285 
__STATIC_INLINE
 
LL_RNG_CË¬FÏg_CEIS
(
RNG_Ty³Def
 *
RNGx
)

287 
WRITE_REG
(
RNGx
->
SR
, ~
RNG_SR_CEIS
);

296 
__STATIC_INLINE
 
LL_RNG_CË¬FÏg_SEIS
(
RNG_Ty³Def
 *
RNGx
)

298 
WRITE_REG
(
RNGx
->
SR
, ~
RNG_SR_SEIS
);

316 
__STATIC_INLINE
 
LL_RNG_EÇbËIT
(
RNG_Ty³Def
 *
RNGx
)

318 
SET_BIT
(
RNGx
->
CR
, 
RNG_CR_IE
);

328 
__STATIC_INLINE
 
LL_RNG_Di§bËIT
(
RNG_Ty³Def
 *
RNGx
)

330 
CLEAR_BIT
(
RNGx
->
CR
, 
RNG_CR_IE
);

340 
__STATIC_INLINE
 
ušt32_t
 
LL_RNG_IsEÇbËdIT
(
RNG_Ty³Def
 *
RNGx
)

342  ((
READ_BIT
(
RNGx
->
CR
, 
RNG_CR_IE
) == (RNG_CR_IE)) ? 1UL : 0UL);

359 
__STATIC_INLINE
 
ušt32_t
 
LL_RNG_R—dRªdD©a32
(
RNG_Ty³Def
 *
RNGx
)

361  (
ušt32_t
)(
READ_REG
(
RNGx
->
DR
));

368 #ià
defšed
(
USE_FULL_LL_DRIVER
)

372 
E¼ÜStus
 
LL_RNG_In™
(
RNG_Ty³Def
 *
RNGx
, 
LL_RNG_In™Ty³Def
 *
RNG_In™SŒuù
);

373 
LL_RNG_SŒuùIn™
(
LL_RNG_In™Ty³Def
 *
RNG_In™SŒuù
);

374 
E¼ÜStus
 
LL_RNG_DeIn™
(
RNG_Ty³Def
 *
RNGx
);

395 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_rtc.h

20 #iâdeà
STM32G4xx_LL_RTC_H


21 
	#STM32G4xx_LL_RTC_H


	)

23 #ifdeà
__ýlu¥lus


28 
	~"¡m32g4xx.h
"

34 #ià
defšed
(
RTC
)

47 
	#RTC_LL_INIT_MASK
 0xFFFFFFFFU

	)

48 
	#RTC_LL_RSF_MASK
 0xFFFFFF5FU

	)

51 
	#RTC_WRITE_PROTECTION_DISABLE
 (
ušt8_t
)0xFF

	)

52 
	#RTC_WRITE_PROTECTION_ENABLE_1
 (
ušt8_t
)0xCA

	)

53 
	#RTC_WRITE_PROTECTION_ENABLE_2
 (
ušt8_t
)0x53

	)

56 
	#RTC_OFFSET_WEEKDAY
 24U

	)

57 
	#RTC_OFFSET_DAY
 16U

	)

58 
	#RTC_OFFSET_MONTH
 8U

	)

59 
	#RTC_OFFSET_HOUR
 16U

	)

60 
	#RTC_OFFSET_MINUTE
 8U

	)

67 #ià
defšed
(
USE_FULL_LL_DRIVER
)

76 #ià!
defšed
 (
UNUSED
)

77 
	#UNUSED
(
x
è(()(x))

	)

81 #ià
defšed
(
USE_FULL_LL_DRIVER
)

91 
ušt32_t
 
HourFÜm©
;

97 
ušt32_t
 
AsynchP»sÿËr
;

103 
ušt32_t
 
SynchP»sÿËr
;

108 } 
	tLL_RTC_In™Ty³Def
;

115 
ušt32_t
 
TimeFÜm©
;

120 
ušt8_t
 
Hours
;

126 
ušt8_t
 
Mšu‹s
;

131 
ušt8_t
 
SecÚds
;

135 } 
	tLL_RTC_TimeTy³Def
;

142 
ušt8_t
 
W“kDay
;

147 
ušt8_t
 
MÚth
;

152 
ušt8_t
 
Day
;

157 
ušt8_t
 
Y—r
;

161 } 
	tLL_RTC_D©eTy³Def
;

168 
LL_RTC_TimeTy³Def
 
AÏrmTime
;

170 
ušt32_t
 
AÏrmMask
;

177 
ušt32_t
 
AÏrmD©eW“kDayS–
;

184 
ušt8_t
 
AÏrmD©eW“kDay
;

195 } 
	tLL_RTC_AÏrmTy³Def
;

207 #ià
defšed
(
USE_FULL_LL_DRIVER
)

211 
	#LL_RTC_FORMAT_BIN
 0x00000000U

	)

212 
	#LL_RTC_FORMAT_BCD
 0x00000001U

	)

220 
	#LL_RTC_ALMA_DATEWEEKDAYSEL_DATE
 0x00000000U

	)

221 
	#LL_RTC_ALMA_DATEWEEKDAYSEL_WEEKDAY
 
RTC_ALRMAR_WDSEL


	)

229 
	#LL_RTC_ALMB_DATEWEEKDAYSEL_DATE
 0x00000000U

	)

230 
	#LL_RTC_ALMB_DATEWEEKDAYSEL_WEEKDAY
 
RTC_ALRMBR_WDSEL


	)

241 
	#LL_RTC_SCR_ITSF
 
RTC_SCR_CITSF


	)

242 
	#LL_RTC_SCR_TSOVF
 
RTC_SCR_CTSOVF


	)

243 
	#LL_RTC_SCR_TSF
 
RTC_SCR_CTSF


	)

244 
	#LL_RTC_SCR_WUTF
 
RTC_SCR_CWUTF


	)

245 
	#LL_RTC_SCR_ALRBF
 
RTC_SCR_CALRBF


	)

246 
	#LL_RTC_CSR_ALRAF
 
RTC_SCR_CALRAF


	)

248 
	#LL_RTC_ICSR_RECALPF
 
RTC_ICSR_RECALPF


	)

249 
	#LL_RTC_ICSR_INITF
 
RTC_ICSR_INITF


	)

250 
	#LL_RTC_ICSR_RSF
 
RTC_ICSR_RSF


	)

251 
	#LL_RTC_ICSR_INITS
 
RTC_ICSR_INITS


	)

252 
	#LL_RTC_ICSR_SHPF
 
RTC_ICSR_SHPF


	)

253 
	#LL_RTC_ICSR_WUTWF
 
RTC_ICSR_WUTWF


	)

254 
	#LL_RTC_ICSR_ALRBWF
 
RTC_ICSR_ALRBWF


	)

255 
	#LL_RTC_ICSR_ALRAWF
 
RTC_ICSR_ALRAWF


	)

264 
	#LL_RTC_CR_TSIE
 
RTC_CR_TSIE


	)

265 
	#LL_RTC_CR_WUTIE
 
RTC_CR_WUTIE


	)

266 
	#LL_RTC_CR_ALRBIE
 
RTC_CR_ALRBIE


	)

267 
	#LL_RTC_CR_ALRAIE
 
RTC_CR_ALRAIE


	)

275 
	#LL_RTC_WEEKDAY_MONDAY
 (
ušt8_t
)0x01

	)

276 
	#LL_RTC_WEEKDAY_TUESDAY
 (
ušt8_t
)0x02

	)

277 
	#LL_RTC_WEEKDAY_WEDNESDAY
 (
ušt8_t
)0x03

	)

278 
	#LL_RTC_WEEKDAY_THURSDAY
 (
ušt8_t
)0x04

	)

279 
	#LL_RTC_WEEKDAY_FRIDAY
 (
ušt8_t
)0x05

	)

280 
	#LL_RTC_WEEKDAY_SATURDAY
 (
ušt8_t
)0x06

	)

281 
	#LL_RTC_WEEKDAY_SUNDAY
 (
ušt8_t
)0x07

	)

289 
	#LL_RTC_MONTH_JANUARY
 (
ušt8_t
)0x01

	)

290 
	#LL_RTC_MONTH_FEBRUARY
 (
ušt8_t
)0x02

	)

291 
	#LL_RTC_MONTH_MARCH
 (
ušt8_t
)0x03

	)

292 
	#LL_RTC_MONTH_APRIL
 (
ušt8_t
)0x04

	)

293 
	#LL_RTC_MONTH_MAY
 (
ušt8_t
)0x05

	)

294 
	#LL_RTC_MONTH_JUNE
 (
ušt8_t
)0x06

	)

295 
	#LL_RTC_MONTH_JULY
 (
ušt8_t
)0x07

	)

296 
	#LL_RTC_MONTH_AUGUST
 (
ušt8_t
)0x08

	)

297 
	#LL_RTC_MONTH_SEPTEMBER
 (
ušt8_t
)0x09

	)

298 
	#LL_RTC_MONTH_OCTOBER
 (
ušt8_t
)0x10

	)

299 
	#LL_RTC_MONTH_NOVEMBER
 (
ušt8_t
)0x11

	)

300 
	#LL_RTC_MONTH_DECEMBER
 (
ušt8_t
)0x12

	)

308 
	#LL_RTC_HOURFORMAT_24HOUR
 0x00000000U

	)

309 
	#LL_RTC_HOURFORMAT_AMPM
 
RTC_CR_FMT


	)

317 
	#LL_RTC_ALARMOUT_DISABLE
 0x00000000U

	)

318 
	#LL_RTC_ALARMOUT_ALMA
 
RTC_CR_OSEL_0


	)

319 
	#LL_RTC_ALARMOUT_ALMB
 
RTC_CR_OSEL_1


	)

320 
	#LL_RTC_ALARMOUT_WAKEUP
 
RTC_CR_OSEL


	)

328 
	#LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN
 
RTC_CR_TAMPALRM_TYPE


	)

329 
	#LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL
 0x00000000U

	)

337 
	#LL_RTC_OUTPUTPOLARITY_PIN_HIGH
 0x00000000U

	)

338 
	#LL_RTC_OUTPUTPOLARITY_PIN_LOW
 
RTC_CR_POL


	)

346 
	#LL_RTC_TIME_FORMAT_AM_OR_24
 0x00000000U

	)

347 
	#LL_RTC_TIME_FORMAT_PM
 
RTC_TR_PM


	)

355 
	#LL_RTC_SHIFT_SECOND_DELAY
 0x00000000U

	)

356 
	#LL_RTC_SHIFT_SECOND_ADVANCE
 
RTC_SHIFTR_ADD1S


	)

364 
	#LL_RTC_ALMA_MASK_NONE
 0x00000000U

	)

365 
	#LL_RTC_ALMA_MASK_DATEWEEKDAY
 
RTC_ALRMAR_MSK4


	)

366 
	#LL_RTC_ALMA_MASK_HOURS
 
RTC_ALRMAR_MSK3


	)

367 
	#LL_RTC_ALMA_MASK_MINUTES
 
RTC_ALRMAR_MSK2


	)

368 
	#LL_RTC_ALMA_MASK_SECONDS
 
RTC_ALRMAR_MSK1


	)

369 
	#LL_RTC_ALMA_MASK_ALL
 (
RTC_ALRMAR_MSK4
 | 
RTC_ALRMAR_MSK3
 | 
RTC_ALRMAR_MSK2
 | 
RTC_ALRMAR_MSK1
è

	)

377 
	#LL_RTC_ALMA_TIME_FORMAT_AM
 0x00000000U

	)

378 
	#LL_RTC_ALMA_TIME_FORMAT_PM
 
RTC_ALRMAR_PM


	)

386 
	#LL_RTC_ALMB_MASK_NONE
 0x00000000U

	)

387 
	#LL_RTC_ALMB_MASK_DATEWEEKDAY
 
RTC_ALRMBR_MSK4


	)

388 
	#LL_RTC_ALMB_MASK_HOURS
 
RTC_ALRMBR_MSK3


	)

389 
	#LL_RTC_ALMB_MASK_MINUTES
 
RTC_ALRMBR_MSK2


	)

390 
	#LL_RTC_ALMB_MASK_SECONDS
 
RTC_ALRMBR_MSK1


	)

391 
	#LL_RTC_ALMB_MASK_ALL
 (
RTC_ALRMBR_MSK4
 | 
RTC_ALRMBR_MSK3
 | 
RTC_ALRMBR_MSK2
 | 
RTC_ALRMBR_MSK1
è

	)

399 
	#LL_RTC_ALMB_TIME_FORMAT_AM
 0x00000000U

	)

400 
	#LL_RTC_ALMB_TIME_FORMAT_PM
 
RTC_ALRMBR_PM


	)

408 
	#LL_RTC_TIMESTAMP_EDGE_RISING
 0x00000000U

	)

409 
	#LL_RTC_TIMESTAMP_EDGE_FALLING
 
RTC_CR_TSEDGE


	)

417 
	#LL_RTC_TS_TIME_FORMAT_AM
 0x00000000U

	)

418 
	#LL_RTC_TS_TIME_FORMAT_PM
 
RTC_TSTR_PM


	)

426 
	#LL_RTC_TAMPER_1
 
TAMP_CR1_TAMP1E


	)

427 
	#LL_RTC_TAMPER_2
 
TAMP_CR1_TAMP2E


	)

428 #ià(
RTC_TAMP_NB
 == 3)

429 
	#LL_RTC_TAMPER_3
 
TAMP_CR1_TAMP3E


	)

430 #–ià(
RTC_TAMP_NB
 == 8)

431 
	#LL_RTC_TAMPER_3
 
TAMP_CR1_TAMP3E


	)

432 
	#LL_RTC_TAMPER_3
 
TAMP_CR1_TAMP3E


	)

433 
	#LL_RTC_TAMPER_4
 
TAMP_CR1_TAMP4E


	)

434 
	#LL_RTC_TAMPER_5
 
TAMP_CR1_TAMP5E


	)

435 
	#LL_RTC_TAMPER_6
 
TAMP_CR1_TAMP6E


	)

436 
	#LL_RTC_TAMPER_7
 
TAMP_CR1_TAMP7E


	)

437 
	#LL_RTC_TAMPER_8
 
TAMP_CR1_TAMP8E


	)

448 
	#LL_RTC_TAMPER_MASK_TAMPER1
 
TAMP_CR2_TAMP1MF


	)

449 
	#LL_RTC_TAMPER_MASK_TAMPER2
 
TAMP_CR2_TAMP2MF


	)

450 #ià(
RTC_TAMP_NB
 == 3)

451 
	#LL_RTC_TAMPER_MASK_TAMPER3
 
TAMP_CR2_TAMP3MF


	)

452 #–ià(
RTC_TAMP_NB
 == 8)

453 
	#LL_RTC_TAMPER_MASK_TAMPER3
 
TAMP_CR2_TAMP3MF


	)

454 
	#LL_RTC_TAMPER_MASK_TAMPER4
 
TAMP_CR2_TAMP4MF


	)

455 
	#LL_RTC_TAMPER_MASK_TAMPER5
 
TAMP_CR2_TAMP5MF


	)

456 
	#LL_RTC_TAMPER_MASK_TAMPER6
 
TAMP_CR2_TAMP6MF


	)

457 
	#LL_RTC_TAMPER_MASK_TAMPER7
 
TAMP_CR2_TAMP7MF


	)

458 
	#LL_RTC_TAMPER_MASK_TAMPER8
 
TAMP_CR2_TAMP8MF


	)

469 
	#LL_RTC_TAMPER_NOERASE_TAMPER1
 
TAMP_CR2_TAMP1NOERASE


	)

470 
	#LL_RTC_TAMPER_NOERASE_TAMPER2
 
TAMP_CR2_TAMP2NOERASE


	)

471 #ià(
RTC_TAMP_NB
 == 3)

472 
	#LL_RTC_TAMPER_NOERASE_TAMPER3
 
TAMP_CR2_TAMP3NOERASE


	)

473 #–ià(
RTC_TAMP_NB
 == 8)

474 
	#LL_RTC_TAMPER_NOERASE_TAMPER3
 
TAMP_CR2_TAMP3NOERASE


	)

475 
	#LL_RTC_TAMPER_NOERASE_TAMPER4
 
TAMP_CR2_TAMP4NOERASE


	)

476 
	#LL_RTC_TAMPER_NOERASE_TAMPER5
 
TAMP_CR2_TAMP5NOERASE


	)

477 
	#LL_RTC_TAMPER_NOERASE_TAMPER6
 
TAMP_CR2_TAMP6NOERASE


	)

478 
	#LL_RTC_TAMPER_NOERASE_TAMPER7
 
TAMP_CR2_TAMP7NOERASE


	)

479 
	#LL_RTC_TAMPER_NOERASE_TAMPER8
 
TAMP_CR2_TAMP8NOERASE


	)

490 
	#LL_RTC_TAMPER_DURATION_1RTCCLK
 0x00000000U

	)

491 
	#LL_RTC_TAMPER_DURATION_2RTCCLK
 
TAMP_FLTCR_TAMPPRCH_0


	)

492 
	#LL_RTC_TAMPER_DURATION_4RTCCLK
 
TAMP_FLTCR_TAMPPRCH_1


	)

493 
	#LL_RTC_TAMPER_DURATION_8RTCCLK
 
TAMP_FLTCR_TAMPPRCH


	)

501 
	#LL_RTC_TAMPER_FILTER_DISABLE
 0x00000000U

	)

502 
	#LL_RTC_TAMPER_FILTER_2SAMPLE
 
TAMP_FLTCR_TAMPFLT_0


	)

503 
	#LL_RTC_TAMPER_FILTER_4SAMPLE
 
TAMP_FLTCR_TAMPFLT_1


	)

504 
	#LL_RTC_TAMPER_FILTER_8SAMPLE
 
TAMP_FLTCR_TAMPFLT


	)

512 
	#LL_RTC_TAMPER_SAMPLFREQDIV_32768
 0x00000000U

	)

513 
	#LL_RTC_TAMPER_SAMPLFREQDIV_16384
 
TAMP_FLTCR_TAMPFREQ_0


	)

514 
	#LL_RTC_TAMPER_SAMPLFREQDIV_8192
 
TAMP_FLTCR_TAMPFREQ_1


	)

515 
	#LL_RTC_TAMPER_SAMPLFREQDIV_4096
 (
TAMP_FLTCR_TAMPFREQ_1
 | 
TAMP_FLTCR_TAMPFREQ_0
è

	)

516 
	#LL_RTC_TAMPER_SAMPLFREQDIV_2048
 
TAMP_FLTCR_TAMPFREQ_2


	)

517 
	#LL_RTC_TAMPER_SAMPLFREQDIV_1024
 (
TAMP_FLTCR_TAMPFREQ_2
 | 
TAMP_FLTCR_TAMPFREQ_0
è

	)

518 
	#LL_RTC_TAMPER_SAMPLFREQDIV_512
 (
TAMP_FLTCR_TAMPFREQ_2
 | 
TAMP_FLTCR_TAMPFREQ_1
è

	)

519 
	#LL_RTC_TAMPER_SAMPLFREQDIV_256
 
TAMP_FLTCR_TAMPFREQ


	)

527 
	#LL_RTC_TAMPER_ACTIVELEVEL_TAMP1
 
TAMP_CR2_TAMP1TRG


	)

528 
	#LL_RTC_TAMPER_ACTIVELEVEL_TAMP2
 
TAMP_CR2_TAMP2TRG


	)

529 #ià(
RTC_TAMP_NB
 == 3)

530 
	#LL_RTC_TAMPER_ACTIVELEVEL_TAMP3
 
TAMP_CR2_TAMP3TRG


	)

531 #–ià(
RTC_TAMP_NB
 == 8)

532 
	#LL_RTC_TAMPER_ACTIVELEVEL_TAMP3
 
TAMP_CR2_TAMP3TRG


	)

533 
	#LL_RTC_TAMPER_ACTIVELEVEL_TAMP4
 
TAMP_CR2_TAMP4TRG


	)

534 
	#LL_RTC_TAMPER_ACTIVELEVEL_TAMP5
 
TAMP_CR2_TAMP5TRG


	)

535 
	#LL_RTC_TAMPER_ACTIVELEVEL_TAMP6
 
TAMP_CR2_TAMP6TRG


	)

536 
	#LL_RTC_TAMPER_ACTIVELEVEL_TAMP7
 
TAMP_CR2_TAMP7TRG


	)

537 
	#LL_RTC_TAMPER_ACTIVELEVEL_TAMP8
 
TAMP_CR2_TAMP8TRG


	)

547 
	#LL_RTC_TAMPER_ITAMP1
 
TAMP_CR1_ITAMP1E


	)

548 #ià
defšed
 (
RTC_TAMP_INT_2_SUPPORT
)

549 
	#LL_RTC_TAMPER_ITAMP2
 
TAMP_CR1_ITAMP2E


	)

551 
	#LL_RTC_TAMPER_ITAMP3
 
TAMP_CR1_ITAMP3E


	)

552 
	#LL_RTC_TAMPER_ITAMP4
 
TAMP_CR1_ITAMP4E


	)

553 
	#LL_RTC_TAMPER_ITAMP5
 
TAMP_CR1_ITAMP5E


	)

554 #ià
defšed
 (
RTC_TAMP_INT_6_SUPPORT
)

555 
	#LL_RTC_TAMPER_ITAMP6
 
TAMP_CR1_ITAMP6E


	)

557 #ià
defšed
 (
RTC_TAMP_INT_7_SUPPORT
)

558 
	#LL_RTC_TAMPER_ITAMP7
 
TAMP_CR1_ITAMP7E


	)

560 #ià
defšed
 (
RTC_TAMP_INT_8_SUPPORT
)

561 
	#LL_RTC_TAMPER_ITAMP8
 
TAMP_CR1_ITAMP8E


	)

571 
	#LL_RTC_BKP_NUMBER
 
RTC_BACKUP_NB


	)

572 #ià(
LL_RTC_BKP_NUMBER
 == 5)

573 
	#LL_RTC_BKP_DR0
 0x00U

	)

574 
	#LL_RTC_BKP_DR1
 0x01U

	)

575 
	#LL_RTC_BKP_DR2
 0x02U

	)

576 
	#LL_RTC_BKP_DR3
 0x03U

	)

577 
	#LL_RTC_BKP_DR4
 0x04U

	)

578 #–ià(
LL_RTC_BKP_NUMBER
 == 16)

579 
	#LL_RTC_BKP_DR0
 0x00U

	)

580 
	#LL_RTC_BKP_DR1
 0x01U

	)

581 
	#LL_RTC_BKP_DR2
 0x02U

	)

582 
	#LL_RTC_BKP_DR3
 0x03U

	)

583 
	#LL_RTC_BKP_DR4
 0x04U

	)

584 
	#LL_RTC_BKP_DR5
 0x05U

	)

585 
	#LL_RTC_BKP_DR6
 0x06U

	)

586 
	#LL_RTC_BKP_DR7
 0x07U

	)

587 
	#LL_RTC_BKP_DR8
 0x08U

	)

588 
	#LL_RTC_BKP_DR9
 0x09U

	)

589 
	#LL_RTC_BKP_DR10
 0x0AU

	)

590 
	#LL_RTC_BKP_DR11
 0x0BU

	)

591 
	#LL_RTC_BKP_DR12
 0x0CU

	)

592 
	#LL_RTC_BKP_DR13
 0x0DU

	)

593 
	#LL_RTC_BKP_DR14
 0x0EU

	)

594 
	#LL_RTC_BKP_DR15
 0x0FU

	)

595 #–ià(
LL_RTC_BKP_NUMBER
 == 32)

596 
	#LL_RTC_BKP_DR0
 0x00U

	)

597 
	#LL_RTC_BKP_DR1
 0x01U

	)

598 
	#LL_RTC_BKP_DR2
 0x02U

	)

599 
	#LL_RTC_BKP_DR3
 0x03U

	)

600 
	#LL_RTC_BKP_DR4
 0x04U

	)

601 
	#LL_RTC_BKP_DR5
 0x05U

	)

602 
	#LL_RTC_BKP_DR6
 0x06U

	)

603 
	#LL_RTC_BKP_DR7
 0x07U

	)

604 
	#LL_RTC_BKP_DR8
 0x08U

	)

605 
	#LL_RTC_BKP_DR9
 0x09U

	)

606 
	#LL_RTC_BKP_DR10
 0x0AU

	)

607 
	#LL_RTC_BKP_DR11
 0x0BU

	)

608 
	#LL_RTC_BKP_DR12
 0x0CU

	)

609 
	#LL_RTC_BKP_DR13
 0x0DU

	)

610 
	#LL_RTC_BKP_DR14
 0x0EU

	)

611 
	#LL_RTC_BKP_DR15
 0x0FU

	)

612 
	#LL_RTC_BKP_DR16
 0x10U

	)

613 
	#LL_RTC_BKP_DR17
 0x11U

	)

614 
	#LL_RTC_BKP_DR18
 0x12U

	)

615 
	#LL_RTC_BKP_DR19
 0x13U

	)

616 
	#LL_RTC_BKP_DR20
 0x14U

	)

617 
	#LL_RTC_BKP_DR21
 0x15U

	)

618 
	#LL_RTC_BKP_DR22
 0x16U

	)

619 
	#LL_RTC_BKP_DR23
 0x17U

	)

620 
	#LL_RTC_BKP_DR24
 0x18U

	)

621 
	#LL_RTC_BKP_DR25
 0x19U

	)

622 
	#LL_RTC_BKP_DR26
 0x1AU

	)

623 
	#LL_RTC_BKP_DR27
 0x1BU

	)

624 
	#LL_RTC_BKP_DR28
 0x1CU

	)

625 
	#LL_RTC_BKP_DR29
 0x1DU

	)

626 
	#LL_RTC_BKP_DR30
 0x1EU

	)

627 
	#LL_RTC_BKP_DR31
 0x1FU

	)

639 
	#LL_RTC_WAKEUPCLOCK_DIV_16
 0x00000000U

	)

640 
	#LL_RTC_WAKEUPCLOCK_DIV_8
 
RTC_CR_WUCKSEL_0


	)

641 
	#LL_RTC_WAKEUPCLOCK_DIV_4
 
RTC_CR_WUCKSEL_1


	)

642 
	#LL_RTC_WAKEUPCLOCK_DIV_2
 (
RTC_CR_WUCKSEL_1
 | 
RTC_CR_WUCKSEL_0
è

	)

643 
	#LL_RTC_WAKEUPCLOCK_CKSPRE
 
RTC_CR_WUCKSEL_2


	)

644 
	#LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
 (
RTC_CR_WUCKSEL_2
 | 
RTC_CR_WUCKSEL_1
è

	)

652 
	#LL_RTC_CALIB_OUTPUT_NONE
 0x00000000U

	)

653 
	#LL_RTC_CALIB_OUTPUT_1HZ
 (
RTC_CR_COE
 | 
RTC_CR_COSEL
è

	)

654 
	#LL_RTC_CALIB_OUTPUT_512HZ
 
RTC_CR_COE


	)

662 
	#LL_RTC_CALIB_INSERTPULSE_NONE
 0x00000000U

	)

663 
	#LL_RTC_CALIB_INSERTPULSE_SET
 
RTC_CALR_CALP


	)

671 
	#LL_RTC_CALIB_PERIOD_32SEC
 0x00000000U

	)

672 
	#LL_RTC_CALIB_PERIOD_16SEC
 
RTC_CALR_CALW16


	)

673 
	#LL_RTC_CALIB_PERIOD_8SEC
 
RTC_CALR_CALW8


	)

692 
	#__LL_RTC_CONVERT_BIN2BCD
(
__VALUE__
è(
ušt8_t
)((((__VALUE__è/ 10Uè<< 4Uè| ((__VALUE__è% 10U))

	)

699 
	#__LL_RTC_CONVERT_BCD2BIN
(
__VALUE__
è((
ušt8_t
)((((ušt8_t)((__VALUE__è& (ušt8_t)0xF0Uè>> (ušt8_t)0x4Uè* 10Uè+ ((__VALUE__è& (ušt8_t)0x0FU)))

	)

721 
	#__LL_RTC_GET_WEEKDAY
(
__RTC_DATE__
è(((__RTC_DATE__è>> 
RTC_OFFSET_WEEKDAY
è& 0x000000FFU)

	)

728 
	#__LL_RTC_GET_YEAR
(
__RTC_DATE__
è((__RTC_DATE__è& 0x000000FFU)

	)

747 
	#__LL_RTC_GET_MONTH
(
__RTC_DATE__
è(((__RTC_DATE__è>>
RTC_OFFSET_MONTH
è& 0x000000FFU)

	)

754 
	#__LL_RTC_GET_DAY
(
__RTC_DATE__
è(((__RTC_DATE__è>>
RTC_OFFSET_DAY
è& 0x000000FFU)

	)

769 
	#__LL_RTC_GET_HOUR
(
__RTC_TIME__
è(((__RTC_TIME__è>> 
RTC_OFFSET_HOUR
è& 0x000000FFU)

	)

776 
	#__LL_RTC_GET_MINUTE
(
__RTC_TIME__
è(((__RTC_TIME__è>> 
RTC_OFFSET_MINUTE
è& 0x000000FFU)

	)

783 
	#__LL_RTC_GET_SECOND
(
__RTC_TIME__
è((__RTC_TIME__è& 0x000000FFU)

	)

813 
__STATIC_INLINE
 
LL_RTC_S‘HourFÜm©
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
HourFÜm©
)

815 
MODIFY_REG
(
RTCx
->
CR
, 
RTC_CR_FMT
, 
HourFÜm©
);

826 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_G‘HourFÜm©
(
RTC_Ty³Def
 *
RTCx
)

828  (
ušt32_t
)(
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_FMT
));

843 
__STATIC_INLINE
 
LL_RTC_S‘AÏrmOutEv’t
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
AÏrmOuut
)

845 
MODIFY_REG
(
RTCx
->
CR
, 
RTC_CR_OSEL
, 
AÏrmOuut
);

858 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_G‘AÏrmOutEv’t
(
RTC_Ty³Def
 *
RTCx
)

860  (
ušt32_t
)(
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_OSEL
));

872 
__STATIC_INLINE
 
LL_RTC_S‘AÏrmOuutTy³
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Ouut
)

874 
MODIFY_REG
(
RTCx
->
CR
, 
RTC_CR_TAMPALRM_TYPE
, 
Ouut
);

885 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_G‘AÏrmOuutTy³
(
RTC_Ty³Def
 *
RTCx
)

887  (
ušt32_t
)(
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_TAMPALRM_TYPE
));

900 
__STATIC_INLINE
 
LL_RTC_EÇbËIn™Mode
(
RTC_Ty³Def
 *
RTCx
)

903 
WRITE_REG
(
RTCx
->
ICSR
, 
RTC_LL_INIT_MASK
);

912 
__STATIC_INLINE
 
LL_RTC_Di§bËIn™Mode
(
RTC_Ty³Def
 *
RTCx
)

915 
WRITE_REG
(
RTCx
->
ICSR
, (
ušt32_t
)~
RTC_ICSR_INIT
);

928 
__STATIC_INLINE
 
LL_RTC_S‘OuutPÞ¬™y
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
PÞ¬™y
)

930 
MODIFY_REG
(
RTCx
->
CR
, 
RTC_CR_POL
, 
PÞ¬™y
);

941 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_G‘OuutPÞ¬™y
(
RTC_Ty³Def
 *
RTCx
)

943  (
ušt32_t
)(
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_POL
));

953 
__STATIC_INLINE
 
LL_RTC_EÇbËShadowRegBy·ss
(
RTC_Ty³Def
 *
RTCx
)

955 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_BYPSHAD
);

964 
__STATIC_INLINE
 
LL_RTC_Di§bËShadowRegBy·ss
(
RTC_Ty³Def
 *
RTCx
)

966 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_BYPSHAD
);

975 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsShadowRegBy·ssEÇbËd
(
RTC_Ty³Def
 *
RTCx
)

977  ((
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_BYPSHAD
) == (RTC_CR_BYPSHAD)) ? 1U : 0U);

988 
__STATIC_INLINE
 
LL_RTC_EÇbËRefClock
(
RTC_Ty³Def
 *
RTCx
)

990 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_REFCKON
);

1001 
__STATIC_INLINE
 
LL_RTC_Di§bËRefClock
(
RTC_Ty³Def
 *
RTCx
)

1003 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_REFCKON
);

1013 
__STATIC_INLINE
 
LL_RTC_S‘AsynchP»sÿËr
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
AsynchP»sÿËr
)

1015 
MODIFY_REG
(
RTCx
->
PRER
, 
RTC_PRER_PREDIV_A
, 
AsynchP»sÿËr
 << 
RTC_PRER_PREDIV_A_Pos
);

1025 
__STATIC_INLINE
 
LL_RTC_S‘SynchP»sÿËr
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
SynchP»sÿËr
)

1027 
MODIFY_REG
(
RTCx
->
PRER
, 
RTC_PRER_PREDIV_S
, 
SynchP»sÿËr
);

1036 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_G‘AsynchP»sÿËr
(
RTC_Ty³Def
 *
RTCx
)

1038  (
ušt32_t
)(
READ_BIT
(
RTCx
->
PRER
, 
RTC_PRER_PREDIV_A
è>> 
RTC_PRER_PREDIV_A_Pos
);

1047 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_G‘SynchP»sÿËr
(
RTC_Ty³Def
 *
RTCx
)

1049  (
ušt32_t
)(
READ_BIT
(
RTCx
->
PRER
, 
RTC_PRER_PREDIV_S
));

1058 
__STATIC_INLINE
 
LL_RTC_EÇbËWr™ePrÙeùiÚ
(
RTC_Ty³Def
 *
RTCx
)

1060 
WRITE_REG
(
RTCx
->
WPR
, 
RTC_WRITE_PROTECTION_DISABLE
);

1069 
__STATIC_INLINE
 
LL_RTC_Di§bËWr™ePrÙeùiÚ
(
RTC_Ty³Def
 *
RTCx
)

1071 
WRITE_REG
(
RTCx
->
WPR
, 
RTC_WRITE_PROTECTION_ENABLE_1
);

1072 
WRITE_REG
(
RTCx
->
WPR
, 
RTC_WRITE_PROTECTION_ENABLE_2
);

1083 
__STATIC_INLINE
 
LL_RTC_EÇbËTam³rOuut
(
RTC_Ty³Def
 *
RTCx
)

1085 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_TAMPOE
);

1094 
__STATIC_INLINE
 
LL_RTC_Di§bËTam³rOuut
(
RTC_Ty³Def
 *
RTCx
)

1096 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_TAMPOE
);

1105 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsTam³rOuutEÇbËd
(
RTC_Ty³Def
 *
RTCx
)

1107  ((
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_TAMPOE
) == (RTC_CR_TAMPOE)) ? 1U : 0U);

1116 
__STATIC_INLINE
 
LL_RTC_EÇbËAÏrmPuÎUp
(
RTC_Ty³Def
 *
RTCx
)

1118 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_TAMPALRM_PU
);

1127 
__STATIC_INLINE
 
LL_RTC_Di§bËAÏrmPuÎUp
(
RTC_Ty³Def
 *
RTCx
)

1129 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_TAMPALRM_PU
);

1138 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAÏrmPuÎUpEÇbËd
(
RTC_Ty³Def
 *
RTCx
)

1140  ((
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_TAMPALRM_PU
) == (RTC_CR_TAMPALRM_PU)) ? 1U : 0U);

1152 
__STATIC_INLINE
 
LL_RTC_EÇbËOuut2
(
RTC_Ty³Def
 *
RTCx
)

1154 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_OUT2EN
);

1163 
__STATIC_INLINE
 
LL_RTC_Di§bËOuut2
(
RTC_Ty³Def
 *
RTCx
)

1165 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_OUT2EN
);

1174 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsOuut2EÇbËd
(
RTC_Ty³Def
 *
RTCx
)

1176  ((
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_OUT2EN
) == (RTC_CR_OUT2EN)) ? 1U : 0U);

1198 
__STATIC_INLINE
 
LL_RTC_TIME_S‘FÜm©
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
TimeFÜm©
)

1200 
MODIFY_REG
(
RTCx
->
TR
, 
RTC_TR_PM
, 
TimeFÜm©
);

1215 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TIME_G‘FÜm©
(
RTC_Ty³Def
 *
RTCx
)

1217  (
ušt32_t
)(
READ_BIT
(
RTCx
->
TR
, 
RTC_TR_PM
));

1231 
__STATIC_INLINE
 
LL_RTC_TIME_S‘Hour
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Hours
)

1233 
MODIFY_REG
(
RTCx
->
TR
, (
RTC_TR_HT
 | 
RTC_TR_HU
),

1234 (((
Hours
 & 0xF0Uè<< (
RTC_TR_HT_Pos
 - 4U)è| ((Hour & 0x0FUè<< 
RTC_TR_HU_Pos
)));

1250 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TIME_G‘Hour
(
RTC_Ty³Def
 *
RTCx
)

1252  (
ušt32_t
)((
READ_BIT
(
RTCx
->
TR
, (
RTC_TR_HT
 | 
RTC_TR_HU
))è>> 
RTC_TR_HU_Pos
);

1266 
__STATIC_INLINE
 
LL_RTC_TIME_S‘Mšu‹
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Mšu‹s
)

1268 
MODIFY_REG
(
RTCx
->
TR
, (
RTC_TR_MNT
 | 
RTC_TR_MNU
),

1269 (((
Mšu‹s
 & 0xF0Uè<< (
RTC_TR_MNT_Pos
 - 4U)è| ((Mšu‹ & 0x0FUè<< 
RTC_TR_MNU_Pos
)));

1285 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TIME_G‘Mšu‹
(
RTC_Ty³Def
 *
RTCx
)

1287  (
ušt32_t
)(
READ_BIT
(
RTCx
->
TR
, (
RTC_TR_MNT
 | 
RTC_TR_MNU
)è>> 
RTC_TR_MNU_Pos
);

1301 
__STATIC_INLINE
 
LL_RTC_TIME_S‘SecÚd
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
SecÚds
)

1303 
MODIFY_REG
(
RTCx
->
TR
, (
RTC_TR_ST
 | 
RTC_TR_SU
),

1304 (((
SecÚds
 & 0xF0Uè<< (
RTC_TR_ST_Pos
 - 4U)è| ((SecÚd & 0x0FUè<< 
RTC_TR_SU_Pos
)));

1320 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TIME_G‘SecÚd
(
RTC_Ty³Def
 *
RTCx
)

1322  (
ušt32_t
)(
READ_BIT
(
RTCx
->
TR
, (
RTC_TR_ST
 | 
RTC_TR_SU
)è>> 
RTC_TR_SU_Pos
);

1346 
__STATIC_INLINE
 
LL_RTC_TIME_CÚfig
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
FÜm©12_24
, ušt32_ˆ
Hours
, ušt32_ˆ
Mšu‹s
,

1347 
ušt32_t
 
SecÚds
)

1349 
ušt32_t
 
‹mp
;

1351 
‹mp
 = 
FÜm©12_24
 | \

1352 (((
Hours
 & 0xF0Uè<< (
RTC_TR_HT_Pos
 - 4U)è| ((Hour & 0x0FUè<< 
RTC_TR_HU_Pos
)) | \

1353 (((
Mšu‹s
 & 0xF0Uè<< (
RTC_TR_MNT_Pos
 - 4U)è| ((Mšu‹ & 0x0FUè<< 
RTC_TR_MNU_Pos
)) | \

1354 (((
SecÚds
 & 0xF0Uè<< (
RTC_TR_ST_Pos
 - 4U)è| ((SecÚd & 0x0FUè<< 
RTC_TR_SU_Pos
));

1355 
MODIFY_REG
(
RTCx
->
TR
, (
RTC_TR_PM
 | 
RTC_TR_HT
 | 
RTC_TR_HU
 | 
RTC_TR_MNT
 | 
RTC_TR_MNU
 | 
RTC_TR_ST
 | 
RTC_TR_SU
), 
‹mp
);

1375 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TIME_G‘
(
RTC_Ty³Def
 *
RTCx
)

1377 
ušt32_t
 
‹mp
;

1379 
‹mp
 = 
READ_BIT
(
RTCx
->
TR
, (
RTC_TR_HT
 | 
RTC_TR_HU
 | 
RTC_TR_MNT
 | 
RTC_TR_MNU
 | 
RTC_TR_ST
 | 
RTC_TR_SU
));

1380  (
ušt32_t
)((((((
‹mp
 & 
RTC_TR_HT
è>> 
RTC_TR_HT_Pos
è<< 4Uè| (Ñem°& 
RTC_TR_HU
è>> 
RTC_TR_HU_Pos
)è<< 
RTC_OFFSET_HOUR
) | \

1381 (((((
‹mp
 & 
RTC_TR_MNT
è>> 
RTC_TR_MNT_Pos
è<< 4Uè| (Ñem°& 
RTC_TR_MNU
è>> 
RTC_TR_MNU_Pos
)è<< 
RTC_OFFSET_MINUTE
) | \

1382 ((((
‹mp
 & 
RTC_TR_ST
è>> 
RTC_TR_ST_Pos
è<< 4Uè| (Ñem°& 
RTC_TR_SU
è>> 
RTC_TR_SU_Pos
)));

1392 
__STATIC_INLINE
 
LL_RTC_TIME_EÇbËDayLightStÜe
(
RTC_Ty³Def
 *
RTCx
)

1394 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_BKP
);

1404 
__STATIC_INLINE
 
LL_RTC_TIME_Di§bËDayLightStÜe
(
RTC_Ty³Def
 *
RTCx
)

1406 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_BKP
);

1415 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TIME_IsDayLightStÜeEÇbËd
(
RTC_Ty³Def
 *
RTCx
)

1417  ((
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_BKP
) == (RTC_CR_BKP)) ? 1U : 0U);

1427 
__STATIC_INLINE
 
LL_RTC_TIME_DecHour
(
RTC_Ty³Def
 *
RTCx
)

1429 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_SUB1H
);

1439 
__STATIC_INLINE
 
LL_RTC_TIME_IncHour
(
RTC_Ty³Def
 *
RTCx
)

1441 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_ADD1H
);

1457 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TIME_G‘SubSecÚd
(
RTC_Ty³Def
 *
RTCx
)

1459  (
ušt32_t
)(
READ_BIT
(
RTCx
->
SSR
, 
RTC_SSR_SS
));

1476 
__STATIC_INLINE
 
LL_RTC_TIME_SynchrÚize
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
ShiáSecÚd
, ušt32_ˆ
F¿ùiÚ
)

1478 
WRITE_REG
(
RTCx
->
SHIFTR
, (
ShiáSecÚd
 | 
F¿ùiÚ
));

1498 
__STATIC_INLINE
 
LL_RTC_DATE_S‘Y—r
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Y—r
)

1500 
MODIFY_REG
(
RTCx
->
DR
, (
RTC_DR_YT
 | 
RTC_DR_YU
),

1501 (((
Y—r
 & 0xF0Uè<< (
RTC_DR_YT_Pos
 - 4U)è| ((Y—¸& 0x0FUè<< 
RTC_DR_YU_Pos
)));

1514 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_DATE_G‘Y—r
(
RTC_Ty³Def
 *
RTCx
)

1516  (
ušt32_t
)((
READ_BIT
(
RTCx
->
DR
, (
RTC_DR_YT
 | 
RTC_DR_YU
))è>> 
RTC_DR_YU_Pos
);

1533 
__STATIC_INLINE
 
LL_RTC_DATE_S‘W“kDay
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
W“kDay
)

1535 
MODIFY_REG
(
RTCx
->
DR
, 
RTC_DR_WDU
, 
W“kDay
 << 
RTC_DR_WDU_Pos
);

1553 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_DATE_G‘W“kDay
(
RTC_Ty³Def
 *
RTCx
)

1555  (
ušt32_t
)(
READ_BIT
(
RTCx
->
DR
, 
RTC_DR_WDU
è>> 
RTC_DR_WDU_Pos
);

1579 
__STATIC_INLINE
 
LL_RTC_DATE_S‘MÚth
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
MÚth
)

1581 
MODIFY_REG
(
RTCx
->
DR
, (
RTC_DR_MT
 | 
RTC_DR_MU
),

1582 (((
MÚth
 & 0xF0Uè<< (
RTC_DR_MT_Pos
 - 4U)è| ((MÚth & 0x0FUè<< 
RTC_DR_MU_Pos
)));

1607 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_DATE_G‘MÚth
(
RTC_Ty³Def
 *
RTCx
)

1609  (
ušt32_t
)((
READ_BIT
(
RTCx
->
DR
, (
RTC_DR_MT
 | 
RTC_DR_MU
))è>> 
RTC_DR_MU_Pos
);

1621 
__STATIC_INLINE
 
LL_RTC_DATE_S‘Day
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Day
)

1623 
MODIFY_REG
(
RTCx
->
DR
, (
RTC_DR_DT
 | 
RTC_DR_DU
),

1624 (((
Day
 & 0xF0Uè<< (
RTC_DR_DT_Pos
 - 4U)è| ((Day & 0x0FUè<< 
RTC_DR_DU_Pos
)));

1637 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_DATE_G‘Day
(
RTC_Ty³Def
 *
RTCx
)

1639  (
ušt32_t
)((
READ_BIT
(
RTCx
->
DR
, (
RTC_DR_DT
 | 
RTC_DR_DU
))è>> 
RTC_DR_DU_Pos
);

1677 
__STATIC_INLINE
 
LL_RTC_DATE_CÚfig
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
W“kDay
, ušt32_ˆ
Day
, ušt32_ˆ
MÚth
,

1678 
ušt32_t
 
Y—r
)

1680 
ušt32_t
 
‹mp
;

1682 
‹mp
 = (
W“kDay
 << 
RTC_DR_WDU_Pos
) | \

1683 (((
Y—r
 & 0xF0Uè<< (
RTC_DR_YT_Pos
 - 4U)è| ((Y—¸& 0x0FUè<< 
RTC_DR_YU_Pos
)) | \

1684 (((
MÚth
 & 0xF0Uè<< (
RTC_DR_MT_Pos
 - 4U)è| ((MÚth & 0x0FUè<< 
RTC_DR_MU_Pos
)) | \

1685 (((
Day
 & 0xF0Uè<< (
RTC_DR_DT_Pos
 - 4U)è| ((Day & 0x0FUè<< 
RTC_DR_DU_Pos
));

1687 
MODIFY_REG
(
RTCx
->
DR
, (
RTC_DR_WDU
 | 
RTC_DR_MT
 | 
RTC_DR_MU
 | 
RTC_DR_DT
 | 
RTC_DR_DU
 | 
RTC_DR_YT
 | 
RTC_DR_YU
), 
‹mp
);

1706 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_DATE_G‘
(
RTC_Ty³Def
 *
RTCx
)

1708 
ušt32_t
 
‹mp
;

1710 
‹mp
 = 
READ_BIT
(
RTCx
->
DR
, (
RTC_DR_WDU
 | 
RTC_DR_MT
 | 
RTC_DR_MU
 | 
RTC_DR_DT
 | 
RTC_DR_DU
 | 
RTC_DR_YT
 | 
RTC_DR_YU
));

1711  (
ušt32_t
)((((
‹mp
 & 
RTC_DR_WDU
è>> 
RTC_DR_WDU_Pos
è<< 
RTC_OFFSET_WEEKDAY
) | \

1712 (((((
‹mp
 & 
RTC_DR_DT
è>> 
RTC_DR_DT_Pos
è<< 4Uè| (Ñem°& 
RTC_DR_DU
è>> 
RTC_DR_DU_Pos
)è<< 
RTC_OFFSET_DAY
) | \

1713 (((((
‹mp
 & 
RTC_DR_MT
è>> 
RTC_DR_MT_Pos
è<< 4Uè| (Ñem°& 
RTC_DR_MU
è>> 
RTC_DR_MU_Pos
)è<< 
RTC_OFFSET_MONTH
) | \

1714 ((((
‹mp
 & 
RTC_DR_YT
è>> 
RTC_DR_YT_Pos
è<< 4Uè| (Ñem°& 
RTC_DR_YU
è>> 
RTC_DR_YU_Pos
)));

1732 
__STATIC_INLINE
 
LL_RTC_ALMA_EÇbË
(
RTC_Ty³Def
 *
RTCx
)

1734 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_ALRAE
);

1744 
__STATIC_INLINE
 
LL_RTC_ALMA_Di§bË
(
RTC_Ty³Def
 *
RTCx
)

1746 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_ALRAE
);

1765 
__STATIC_INLINE
 
LL_RTC_ALMA_S‘Mask
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Mask
)

1767 
MODIFY_REG
(
RTCx
->
ALRMAR
, 
RTC_ALRMAR_MSK4
 | 
RTC_ALRMAR_MSK3
 | 
RTC_ALRMAR_MSK2
 | 
RTC_ALRMAR_MSK1
, 
Mask
);

1785 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMA_G‘Mask
(
RTC_Ty³Def
 *
RTCx
)

1787  (
ušt32_t
)(
READ_BIT
(
RTCx
->
ALRMAR
, 
RTC_ALRMAR_MSK4
 | 
RTC_ALRMAR_MSK3
 | 
RTC_ALRMAR_MSK2
 | 
RTC_ALRMAR_MSK1
));

1796 
__STATIC_INLINE
 
LL_RTC_ALMA_EÇbËW“kday
(
RTC_Ty³Def
 *
RTCx
)

1798 
SET_BIT
(
RTCx
->
ALRMAR
, 
RTC_ALRMAR_WDSEL
);

1807 
__STATIC_INLINE
 
LL_RTC_ALMA_Di§bËW“kday
(
RTC_Ty³Def
 *
RTCx
)

1809 
CLEAR_BIT
(
RTCx
->
ALRMAR
, 
RTC_ALRMAR_WDSEL
);

1821 
__STATIC_INLINE
 
LL_RTC_ALMA_S‘Day
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Day
)

1823 
MODIFY_REG
(
RTCx
->
ALRMAR
, (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
),

1824 (((
Day
 & 0xF0Uè<< (
RTC_ALRMAR_DT_Pos
 - 4U)è| ((Day & 0x0FUè<< 
RTC_ALRMAR_DU_Pos
)));

1835 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMA_G‘Day
(
RTC_Ty³Def
 *
RTCx
)

1837  (
ušt32_t
)((
READ_BIT
(
RTCx
->
ALRMAR
, (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
))è>> 
RTC_ALRMAR_DU_Pos
);

1854 
__STATIC_INLINE
 
LL_RTC_ALMA_S‘W“kDay
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
W“kDay
)

1856 
MODIFY_REG
(
RTCx
->
ALRMAR
, 
RTC_ALRMAR_DU
, 
W“kDay
 << 
RTC_ALRMAR_DU_Pos
);

1872 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMA_G‘W“kDay
(
RTC_Ty³Def
 *
RTCx
)

1874  (
ušt32_t
)(
READ_BIT
(
RTCx
->
ALRMAR
, 
RTC_ALRMAR_DU
è>> 
RTC_ALRMAR_DU_Pos
);

1886 
__STATIC_INLINE
 
LL_RTC_ALMA_S‘TimeFÜm©
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
TimeFÜm©
)

1888 
MODIFY_REG
(
RTCx
->
ALRMAR
, 
RTC_ALRMAR_PM
, 
TimeFÜm©
);

1899 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMA_G‘TimeFÜm©
(
RTC_Ty³Def
 *
RTCx
)

1901  (
ušt32_t
)(
READ_BIT
(
RTCx
->
ALRMAR
, 
RTC_ALRMAR_PM
));

1913 
__STATIC_INLINE
 
LL_RTC_ALMA_S‘Hour
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Hours
)

1915 
MODIFY_REG
(
RTCx
->
ALRMAR
, (
RTC_ALRMAR_HT
 | 
RTC_ALRMAR_HU
),

1916 (((
Hours
 & 0xF0Uè<< (
RTC_ALRMAR_HT_Pos
 - 4U)è| ((Hour & 0x0FUè<< 
RTC_ALRMAR_HU_Pos
)));

1927 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMA_G‘Hour
(
RTC_Ty³Def
 *
RTCx
)

1929  (
ušt32_t
)((
READ_BIT
(
RTCx
->
ALRMAR
, (
RTC_ALRMAR_HT
 | 
RTC_ALRMAR_HU
))è>> 
RTC_ALRMAR_HU_Pos
);

1941 
__STATIC_INLINE
 
LL_RTC_ALMA_S‘Mšu‹
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Mšu‹s
)

1943 
MODIFY_REG
(
RTCx
->
ALRMAR
, (
RTC_ALRMAR_MNT
 | 
RTC_ALRMAR_MNU
),

1944 (((
Mšu‹s
 & 0xF0Uè<< (
RTC_ALRMAR_MNT_Pos
 - 4U)è| ((Mšu‹ & 0x0FUè<< 
RTC_ALRMAR_MNU_Pos
)));

1955 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMA_G‘Mšu‹
(
RTC_Ty³Def
 *
RTCx
)

1957  (
ušt32_t
)((
READ_BIT
(
RTCx
->
ALRMAR
, (
RTC_ALRMAR_MNT
 | 
RTC_ALRMAR_MNU
))è>> 
RTC_ALRMAR_MNU_Pos
);

1969 
__STATIC_INLINE
 
LL_RTC_ALMA_S‘SecÚd
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
SecÚds
)

1971 
MODIFY_REG
(
RTCx
->
ALRMAR
, (
RTC_ALRMAR_ST
 | 
RTC_ALRMAR_SU
),

1972 (((
SecÚds
 & 0xF0Uè<< (
RTC_ALRMAR_ST_Pos
 - 4U)è| ((SecÚd & 0x0FUè<< 
RTC_ALRMAR_SU_Pos
)));

1983 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMA_G‘SecÚd
(
RTC_Ty³Def
 *
RTCx
)

1985  (
ušt32_t
)((
READ_BIT
(
RTCx
->
ALRMAR
, (
RTC_ALRMAR_ST
 | 
RTC_ALRMAR_SU
))è>> 
RTC_ALRMAR_SU_Pos
);

2006 
__STATIC_INLINE
 
LL_RTC_ALMA_CÚfigTime
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
FÜm©12_24
, ušt32_ˆ
Hours
, ušt32_ˆ
Mšu‹s
,

2007 
ušt32_t
 
SecÚds
)

2009 
ušt32_t
 
‹mp
;

2011 
‹mp
 = 
FÜm©12_24
 | (((
Hours
 & 0xF0Uè<< (
RTC_ALRMAR_HT_Pos
 - 4U)è| ((Hour & 0x0FUè<< 
RTC_ALRMAR_HU_Pos
)) | \

2012 (((
Mšu‹s
 & 0xF0Uè<< (
RTC_ALRMAR_MNT_Pos
 - 4U)è| ((Mšu‹ & 0x0FUè<< 
RTC_ALRMAR_MNU_Pos
)) | \

2013 (((
SecÚds
 & 0xF0Uè<< (
RTC_ALRMAR_ST_Pos
 - 4U)è| ((SecÚd & 0x0FUè<< 
RTC_ALRMAR_SU_Pos
));

2015 
MODIFY_REG
(
RTCx
->
ALRMAR
, 
RTC_ALRMAR_PM
 | 
RTC_ALRMAR_HT
 | 
RTC_ALRMAR_HU
 | 
RTC_ALRMAR_MNT
 | 
RTC_ALRMAR_MNU
 | 
RTC_ALRMAR_ST


2016 | 
RTC_ALRMAR_SU
, 
‹mp
);

2032 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMA_G‘Time
(
RTC_Ty³Def
 *
RTCx
)

2034  (
ušt32_t
)((
LL_RTC_ALMA_G‘Hour
(
RTCx
è<< 
RTC_OFFSET_HOUR
è| (
LL_RTC_ALMA_G‘Mšu‹
(RTCxè<< 
RTC_OFFSET_MINUTE
è| 
LL_RTC_ALMA_G‘SecÚd
(RTCx));

2046 
__STATIC_INLINE
 
LL_RTC_ALMA_S‘SubSecÚdMask
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Mask
)

2048 
MODIFY_REG
(
RTCx
->
ALRMASSR
, 
RTC_ALRMASSR_MASKSS
, 
Mask
 << 
RTC_ALRMASSR_MASKSS_Pos
);

2057 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMA_G‘SubSecÚdMask
(
RTC_Ty³Def
 *
RTCx
)

2059  (
ušt32_t
)(
READ_BIT
(
RTCx
->
ALRMASSR
, 
RTC_ALRMASSR_MASKSS
è>> 
RTC_ALRMASSR_MASKSS_Pos
);

2069 
__STATIC_INLINE
 
LL_RTC_ALMA_S‘SubSecÚd
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Sub£cÚd
)

2071 
MODIFY_REG
(
RTCx
->
ALRMASSR
, 
RTC_ALRMASSR_SS
, 
Sub£cÚd
);

2080 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMA_G‘SubSecÚd
(
RTC_Ty³Def
 *
RTCx
)

2082  (
ušt32_t
)(
READ_BIT
(
RTCx
->
ALRMASSR
, 
RTC_ALRMASSR_SS
));

2100 
__STATIC_INLINE
 
LL_RTC_ALMB_EÇbË
(
RTC_Ty³Def
 *
RTCx
)

2102 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_ALRBE
);

2112 
__STATIC_INLINE
 
LL_RTC_ALMB_Di§bË
(
RTC_Ty³Def
 *
RTCx
)

2114 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_ALRBE
);

2133 
__STATIC_INLINE
 
LL_RTC_ALMB_S‘Mask
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Mask
)

2135 
MODIFY_REG
(
RTCx
->
ALRMBR
, 
RTC_ALRMBR_MSK4
 | 
RTC_ALRMBR_MSK3
 | 
RTC_ALRMBR_MSK2
 | 
RTC_ALRMBR_MSK1
, 
Mask
);

2153 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMB_G‘Mask
(
RTC_Ty³Def
 *
RTCx
)

2155  (
ušt32_t
)(
READ_BIT
(
RTCx
->
ALRMBR
, 
RTC_ALRMBR_MSK4
 | 
RTC_ALRMBR_MSK3
 | 
RTC_ALRMBR_MSK2
 | 
RTC_ALRMBR_MSK1
));

2164 
__STATIC_INLINE
 
LL_RTC_ALMB_EÇbËW“kday
(
RTC_Ty³Def
 *
RTCx
)

2166 
SET_BIT
(
RTCx
->
ALRMBR
, 
RTC_ALRMBR_WDSEL
);

2175 
__STATIC_INLINE
 
LL_RTC_ALMB_Di§bËW“kday
(
RTC_Ty³Def
 *
RTCx
)

2177 
CLEAR_BIT
(
RTCx
->
ALRMBR
, 
RTC_ALRMBR_WDSEL
);

2189 
__STATIC_INLINE
 
LL_RTC_ALMB_S‘Day
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Day
)

2191 
MODIFY_REG
(
RTCx
->
ALRMBR
, (
RTC_ALRMBR_DT
 | 
RTC_ALRMBR_DU
),

2192 (((
Day
 & 0xF0Uè<< (
RTC_ALRMBR_DT_Pos
 - 4U)è| ((Day & 0x0FUè<< 
RTC_ALRMBR_DU_Pos
)));

2203 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMB_G‘Day
(
RTC_Ty³Def
 *
RTCx
)

2205  (
ušt32_t
)((
READ_BIT
(
RTCx
->
ALRMBR
, (
RTC_ALRMBR_DT
 | 
RTC_ALRMBR_DU
))è>> 
RTC_ALRMBR_DU_Pos
);

2222 
__STATIC_INLINE
 
LL_RTC_ALMB_S‘W“kDay
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
W“kDay
)

2224 
MODIFY_REG
(
RTCx
->
ALRMBR
, 
RTC_ALRMBR_DU
, 
W“kDay
 << 
RTC_ALRMBR_DU_Pos
);

2240 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMB_G‘W“kDay
(
RTC_Ty³Def
 *
RTCx
)

2242  (
ušt32_t
)(
READ_BIT
(
RTCx
->
ALRMBR
, 
RTC_ALRMBR_DU
è>> 
RTC_ALRMBR_DU_Pos
);

2254 
__STATIC_INLINE
 
LL_RTC_ALMB_S‘TimeFÜm©
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
TimeFÜm©
)

2256 
MODIFY_REG
(
RTCx
->
ALRMBR
, 
RTC_ALRMBR_PM
, 
TimeFÜm©
);

2267 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMB_G‘TimeFÜm©
(
RTC_Ty³Def
 *
RTCx
)

2269  (
ušt32_t
)(
READ_BIT
(
RTCx
->
ALRMBR
, 
RTC_ALRMBR_PM
));

2281 
__STATIC_INLINE
 
LL_RTC_ALMB_S‘Hour
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Hours
)

2283 
MODIFY_REG
(
RTCx
->
ALRMBR
, (
RTC_ALRMBR_HT
 | 
RTC_ALRMBR_HU
),

2284 (((
Hours
 & 0xF0Uè<< (
RTC_ALRMBR_HT_Pos
 - 4U)è| ((Hour & 0x0FUè<< 
RTC_ALRMBR_HU_Pos
)));

2295 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMB_G‘Hour
(
RTC_Ty³Def
 *
RTCx
)

2297  (
ušt32_t
)((
READ_BIT
(
RTCx
->
ALRMBR
, (
RTC_ALRMBR_HT
 | 
RTC_ALRMBR_HU
))è>> 
RTC_ALRMBR_HU_Pos
);

2309 
__STATIC_INLINE
 
LL_RTC_ALMB_S‘Mšu‹
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Mšu‹s
)

2311 
MODIFY_REG
(
RTCx
->
ALRMBR
, (
RTC_ALRMBR_MNT
 | 
RTC_ALRMBR_MNU
),

2312 (((
Mšu‹s
 & 0xF0Uè<< (
RTC_ALRMBR_MNT_Pos
 - 4U)è| ((Mšu‹ & 0x0FUè<< 
RTC_ALRMBR_MNU_Pos
)));

2323 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMB_G‘Mšu‹
(
RTC_Ty³Def
 *
RTCx
)

2325  (
ušt32_t
)((
READ_BIT
(
RTCx
->
ALRMBR
, (
RTC_ALRMBR_MNT
 | 
RTC_ALRMBR_MNU
))è>> 
RTC_ALRMBR_MNU_Pos
);

2337 
__STATIC_INLINE
 
LL_RTC_ALMB_S‘SecÚd
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
SecÚds
)

2339 
MODIFY_REG
(
RTCx
->
ALRMBR
, (
RTC_ALRMBR_ST
 | 
RTC_ALRMBR_SU
),

2340 (((
SecÚds
 & 0xF0Uè<< (
RTC_ALRMBR_ST_Pos
 - 4U)è| ((SecÚd & 0x0FUè<< 
RTC_ALRMBR_SU_Pos
)));

2351 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMB_G‘SecÚd
(
RTC_Ty³Def
 *
RTCx
)

2353  (
ušt32_t
)((
READ_BIT
(
RTCx
->
ALRMBR
, (
RTC_ALRMBR_ST
 | 
RTC_ALRMBR_SU
))è>> 
RTC_ALRMBR_SU_Pos
);

2374 
__STATIC_INLINE
 
LL_RTC_ALMB_CÚfigTime
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
FÜm©12_24
, ušt32_ˆ
Hours
, ušt32_ˆ
Mšu‹s
,

2375 
ušt32_t
 
SecÚds
)

2377 
ušt32_t
 
‹mp
;

2379 
‹mp
 = 
FÜm©12_24
 | (((
Hours
 & 0xF0Uè<< (
RTC_ALRMBR_HT_Pos
 - 4U)è| ((Hour & 0x0FUè<< 
RTC_ALRMBR_HU_Pos
)) | \

2380 (((
Mšu‹s
 & 0xF0Uè<< (
RTC_ALRMBR_MNT_Pos
 - 4U)è| ((Mšu‹ & 0x0FUè<< 
RTC_ALRMBR_MNU_Pos
)) | \

2381 (((
SecÚds
 & 0xF0Uè<< (
RTC_ALRMBR_ST_Pos
 - 4U)è| ((SecÚd & 0x0FUè<< 
RTC_ALRMBR_SU_Pos
));

2383 
MODIFY_REG
(
RTCx
->
ALRMBR
, 
RTC_ALRMBR_PM
 | 
RTC_ALRMBR_HT
 | 
RTC_ALRMBR_HU
 | 
RTC_ALRMBR_MNT
 | 
RTC_ALRMBR_MNU
 | 
RTC_ALRMBR_ST


2384 | 
RTC_ALRMBR_SU
, 
‹mp
);

2400 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMB_G‘Time
(
RTC_Ty³Def
 *
RTCx
)

2402  (
ušt32_t
)((
LL_RTC_ALMB_G‘Hour
(
RTCx
è<< 
RTC_OFFSET_HOUR
è| (
LL_RTC_ALMB_G‘Mšu‹
(RTCxè<< 
RTC_OFFSET_MINUTE
è| 
LL_RTC_ALMB_G‘SecÚd
(RTCx));

2414 
__STATIC_INLINE
 
LL_RTC_ALMB_S‘SubSecÚdMask
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Mask
)

2416 
MODIFY_REG
(
RTCx
->
ALRMBSSR
, 
RTC_ALRMBSSR_MASKSS
, 
Mask
 << 
RTC_ALRMBSSR_MASKSS_Pos
);

2425 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMB_G‘SubSecÚdMask
(
RTC_Ty³Def
 *
RTCx
)

2427  (
ušt32_t
)(
READ_BIT
(
RTCx
->
ALRMBSSR
, 
RTC_ALRMBSSR_MASKSS
è>> 
RTC_ALRMBSSR_MASKSS_Pos
);

2437 
__STATIC_INLINE
 
LL_RTC_ALMB_S‘SubSecÚd
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Sub£cÚd
)

2439 
MODIFY_REG
(
RTCx
->
ALRMBSSR
, 
RTC_ALRMBSSR_SS
, 
Sub£cÚd
);

2448 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_ALMB_G‘SubSecÚd
(
RTC_Ty³Def
 *
RTCx
)

2450  (
ušt32_t
)(
READ_BIT
(
RTCx
->
ALRMBSSR
, 
RTC_ALRMBSSR_SS
));

2468 
__STATIC_INLINE
 
LL_RTC_TS_EÇbËIÁ”ÇlEv’t
(
RTC_Ty³Def
 *
RTCx
)

2470 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_ITSE
);

2480 
__STATIC_INLINE
 
LL_RTC_TS_Di§bËIÁ”ÇlEv’t
(
RTC_Ty³Def
 *
RTCx
)

2482 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_ITSE
);

2492 
__STATIC_INLINE
 
LL_RTC_TS_EÇbË
(
RTC_Ty³Def
 *
RTCx
)

2494 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_TSE
);

2504 
__STATIC_INLINE
 
LL_RTC_TS_Di§bË
(
RTC_Ty³Def
 *
RTCx
)

2506 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_TSE
);

2520 
__STATIC_INLINE
 
LL_RTC_TS_S‘AùiveEdge
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Edge
)

2522 
MODIFY_REG
(
RTCx
->
CR
, 
RTC_CR_TSEDGE
, 
Edge
);

2534 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TS_G‘AùiveEdge
(
RTC_Ty³Def
 *
RTCx
)

2536  (
ušt32_t
)(
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_TSEDGE
));

2547 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TS_G‘TimeFÜm©
(
RTC_Ty³Def
 *
RTCx
)

2549  (
ušt32_t
)(
READ_BIT
(
RTCx
->
TSTR
, 
RTC_TSTR_PM
));

2560 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TS_G‘Hour
(
RTC_Ty³Def
 *
RTCx
)

2562  (
ušt32_t
)(
READ_BIT
(
RTCx
->
TSTR
, 
RTC_TSTR_HT
 | 
RTC_TSTR_HU
è>> 
RTC_TSTR_HU_Pos
);

2573 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TS_G‘Mšu‹
(
RTC_Ty³Def
 *
RTCx
)

2575  (
ušt32_t
)(
READ_BIT
(
RTCx
->
TSTR
, 
RTC_TSTR_MNT
 | 
RTC_TSTR_MNU
è>> 
RTC_TSTR_MNU_Pos
);

2586 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TS_G‘SecÚd
(
RTC_Ty³Def
 *
RTCx
)

2588  (
ušt32_t
)(
READ_BIT
(
RTCx
->
TSTR
, 
RTC_TSTR_ST
 | 
RTC_TSTR_SU
));

2604 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TS_G‘Time
(
RTC_Ty³Def
 *
RTCx
)

2606  (
ušt32_t
)(
READ_BIT
(
RTCx
->
TSTR
,

2607 
RTC_TSTR_HT
 | 
RTC_TSTR_HU
 | 
RTC_TSTR_MNT
 | 
RTC_TSTR_MNU
 | 
RTC_TSTR_ST
 | 
RTC_TSTR_SU
));

2623 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TS_G‘W“kDay
(
RTC_Ty³Def
 *
RTCx
)

2625  (
ušt32_t
)(
READ_BIT
(
RTCx
->
TSDR
, 
RTC_TSDR_WDU
è>> 
RTC_TSDR_WDU_Pos
);

2648 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TS_G‘MÚth
(
RTC_Ty³Def
 *
RTCx
)

2650  (
ušt32_t
)(
READ_BIT
(
RTCx
->
TSDR
, 
RTC_TSDR_MT
 | 
RTC_TSDR_MU
è>> 
RTC_TSDR_MU_Pos
);

2661 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TS_G‘Day
(
RTC_Ty³Def
 *
RTCx
)

2663  (
ušt32_t
)(
READ_BIT
(
RTCx
->
TSDR
, 
RTC_TSDR_DT
 | 
RTC_TSDR_DU
));

2678 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TS_G‘D©e
(
RTC_Ty³Def
 *
RTCx
)

2680  (
ušt32_t
)(
READ_BIT
(
RTCx
->
TSDR
, 
RTC_TSDR_WDU
 | 
RTC_TSDR_MT
 | 
RTC_TSDR_MU
 | 
RTC_TSDR_DT
 | 
RTC_TSDR_DU
));

2689 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TS_G‘SubSecÚd
(
RTC_Ty³Def
 *
RTCx
)

2691  (
ušt32_t
)(
READ_BIT
(
RTCx
->
TSSSR
, 
RTC_TSSSR_SS
));

2700 
__STATIC_INLINE
 
LL_RTC_TS_EÇbËOnTam³r
(
RTC_Ty³Def
 *
RTCx
)

2702 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_TAMPTS
);

2711 
__STATIC_INLINE
 
LL_RTC_TS_Di§bËOnTam³r
(
RTC_Ty³Def
 *
RTCx
)

2713 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_TAMPTS
);

2736 
__STATIC_INLINE
 
LL_RTC_TAMPER_EÇbË
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Tam³r
)

2738 
UNUSED
(
RTCx
);

2739 
SET_BIT
(
TAMP
->
CR1
, 
Tam³r
);

2753 
__STATIC_INLINE
 
LL_RTC_TAMPER_Di§bË
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Tam³r
)

2755 
UNUSED
(
RTCx
);

2756 
CLEAR_BIT
(
TAMP
->
CR1
, 
Tam³r
);

2771 
__STATIC_INLINE
 
LL_RTC_TAMPER_EÇbËMask
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Mask
)

2773 
UNUSED
(
RTCx
);

2774 
SET_BIT
(
TAMP
->
CR2
, 
Mask
);

2788 
__STATIC_INLINE
 
LL_RTC_TAMPER_Di§bËMask
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Mask
)

2790 
UNUSED
(
RTCx
);

2791 
CLEAR_BIT
(
TAMP
->
CR2
, 
Mask
);

2805 
__STATIC_INLINE
 
LL_RTC_TAMPER_EÇbËE¿£BKP
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Tam³r
)

2807 
UNUSED
(
RTCx
);

2808 
CLEAR_BIT
(
TAMP
->
CR2
, 
Tam³r
);

2822 
__STATIC_INLINE
 
LL_RTC_TAMPER_Di§bËE¿£BKP
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Tam³r
)

2824 
UNUSED
(
RTCx
);

2825 
SET_BIT
(
TAMP
->
CR2
, 
Tam³r
);

2834 
__STATIC_INLINE
 
LL_RTC_TAMPER_Di§bËPuÎUp
(
RTC_Ty³Def
 *
RTCx
)

2836 
UNUSED
(
RTCx
);

2837 
SET_BIT
(
TAMP
->
FLTCR
, 
TAMP_FLTCR_TAMPPUDIS
);

2846 
__STATIC_INLINE
 
LL_RTC_TAMPER_EÇbËPuÎUp
(
RTC_Ty³Def
 *
RTCx
)

2848 
UNUSED
(
RTCx
);

2849 
CLEAR_BIT
(
TAMP
->
FLTCR
, 
TAMP_FLTCR_TAMPPUDIS
);

2863 
__STATIC_INLINE
 
LL_RTC_TAMPER_S‘P»ch¬ge
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Du¿tiÚ
)

2865 
UNUSED
(
RTCx
);

2866 
MODIFY_REG
(
TAMP
->
FLTCR
, 
TAMP_FLTCR_TAMPPRCH
, 
Du¿tiÚ
);

2879 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TAMPER_G‘P»ch¬ge
(
RTC_Ty³Def
 *
RTCx
)

2881 
UNUSED
(
RTCx
);

2882  (
ušt32_t
)(
READ_BIT
(
TAMP
->
FLTCR
, 
TAMP_FLTCR_TAMPPRCH
));

2896 
__STATIC_INLINE
 
LL_RTC_TAMPER_S‘Fž‹rCouÁ
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Fž‹rCouÁ
)

2898 
UNUSED
(
RTCx
);

2899 
MODIFY_REG
(
TAMP
->
FLTCR
, 
TAMP_FLTCR_TAMPFLT
, 
Fž‹rCouÁ
);

2912 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TAMPER_G‘Fž‹rCouÁ
(
RTC_Ty³Def
 *
RTCx
)

2914 
UNUSED
(
RTCx
);

2915  (
ušt32_t
)(
READ_BIT
(
TAMP
->
FLTCR
, 
TAMP_FLTCR_TAMPFLT
));

2933 
__STATIC_INLINE
 
LL_RTC_TAMPER_S‘Sam¶šgF»q
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Sam¶šgF»q
)

2935 
UNUSED
(
RTCx
);

2936 
MODIFY_REG
(
TAMP
->
FLTCR
, 
TAMP_FLTCR_TAMPFREQ
, 
Sam¶šgF»q
);

2953 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_TAMPER_G‘Sam¶šgF»q
(
RTC_Ty³Def
 *
RTCx
)

2955 
UNUSED
(
RTCx
);

2956  (
ušt32_t
)(
READ_BIT
(
TAMP
->
FLTCR
, 
TAMP_FLTCR_TAMPFREQ
));

2970 
__STATIC_INLINE
 
LL_RTC_TAMPER_EÇbËAùiveLev–
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Tam³r
)

2972 
UNUSED
(
RTCx
);

2973 
SET_BIT
(
TAMP
->
CR2
, 
Tam³r
);

2987 
__STATIC_INLINE
 
LL_RTC_TAMPER_Di§bËAùiveLev–
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Tam³r
)

2989 
UNUSED
(
RTCx
);

2990 
CLEAR_BIT
(
TAMP
->
CR2
, 
Tam³r
);

3022 
__STATIC_INLINE
 
LL_RTC_TAMPER_ITAMP_EÇbË
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
IÁ”ÇlTam³r
)

3024 
UNUSED
(
RTCx
);

3025 
SET_BIT
(
TAMP
->
CR1
, 
IÁ”ÇlTam³r
);

3049 
__STATIC_INLINE
 
LL_RTC_TAMPER_ITAMP_Di§bË
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
IÁ”ÇlTam³r
)

3051 
UNUSED
(
RTCx
);

3052 
CLEAR_BIT
(
TAMP
->
CR1
, 
IÁ”ÇlTam³r
);

3071 
__STATIC_INLINE
 
LL_RTC_WAKEUP_EÇbË
(
RTC_Ty³Def
 *
RTCx
)

3073 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_WUTE
);

3083 
__STATIC_INLINE
 
LL_RTC_WAKEUP_Di§bË
(
RTC_Ty³Def
 *
RTCx
)

3085 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_WUTE
);

3094 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_WAKEUP_IsEÇbËd
(
RTC_Ty³Def
 *
RTCx
)

3096  ((
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_WUTE
) == (RTC_CR_WUTE)) ? 1U : 0U);

3114 
__STATIC_INLINE
 
LL_RTC_WAKEUP_S‘Clock
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
WakeupClock
)

3116 
MODIFY_REG
(
RTCx
->
CR
, 
RTC_CR_WUCKSEL
, 
WakeupClock
);

3131 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_WAKEUP_G‘Clock
(
RTC_Ty³Def
 *
RTCx
)

3133  (
ušt32_t
)(
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_WUCKSEL
));

3144 
__STATIC_INLINE
 
LL_RTC_WAKEUP_S‘AutoR–ßd
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
V®ue
)

3146 
MODIFY_REG
(
RTCx
->
WUTR
, 
RTC_WUTR_WUT
, 
V®ue
);

3155 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_WAKEUP_G‘AutoR–ßd
(
RTC_Ty³Def
 *
RTCx
)

3157  (
ušt32_t
)(
READ_BIT
(
RTCx
->
WUTR
, 
RTC_WUTR_WUT
));

3181 
__STATIC_INLINE
 
LL_RTC_BKP_S‘Regi¡”
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
BackupRegi¡”
, ušt32_ˆ
D©a
)

3183 
ušt32_t
 
tmp
 = 0U;

3185 
UNUSED
(
RTCx
);

3187 
tmp
 = (
ušt32_t
)(&(
TAMP
->
BKP0R
));

3188 
tmp
 +ð(
BackupRegi¡”
 * 4U);

3191 *(
__IO
 
ušt32_t
 *)
tmp
 = (ušt32_t)
D©a
;

3206 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_BKP_G‘Regi¡”
(
RTC_Ty³Def
 *
RTCx
, ušt32_ˆ
BackupRegi¡”
)

3208 
ušt32_t
 
tmp
 = 0U;

3210 
UNUSED
(
RTCx
);

3212 
tmp
 = (
ušt32_t
)(&(
TAMP
->
BKP0R
));

3213 
tmp
 +ð(
BackupRegi¡”
 * 4U);

3216  (*(
__IO
 
ušt32_t
 *)
tmp
);

3239 
__STATIC_INLINE
 
LL_RTC_CAL_S‘OuutF»q
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
F»qu’cy
)

3241 
MODIFY_REG
(
RTCx
->
CR
, 
RTC_CR_COE
 | 
RTC_CR_COSEL
, 
F»qu’cy
);

3254 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_CAL_G‘OuutF»q
(
RTC_Ty³Def
 *
RTCx
)

3256  (
ušt32_t
)(
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_COE
 | 
RTC_CR_COSEL
));

3270 
__STATIC_INLINE
 
LL_RTC_CAL_S‘Pul£
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
Pul£
)

3272 
MODIFY_REG
(
RTCx
->
CALR
, 
RTC_CALR_CALP
, 
Pul£
);

3281 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_CAL_IsPul£In£¹ed
(
RTC_Ty³Def
 *
RTCx
)

3283  ((
READ_BIT
(
RTCx
->
CALR
, 
RTC_CALR_CALP
) == (RTC_CALR_CALP)) ? 1U : 0U);

3299 
__STATIC_INLINE
 
LL_RTC_CAL_S‘P”iod
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
P”iod
)

3301 
MODIFY_REG
(
RTCx
->
CALR
, 
RTC_CALR_CALW8
 | 
RTC_CALR_CALW16
, 
P”iod
);

3314 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_CAL_G‘P”iod
(
RTC_Ty³Def
 *
RTCx
)

3316  (
ušt32_t
)(
READ_BIT
(
RTCx
->
CALR
, 
RTC_CALR_CALW8
 | 
RTC_CALR_CALW16
));

3328 
__STATIC_INLINE
 
LL_RTC_CAL_S‘Mšus
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
C®ibMšus
)

3330 
MODIFY_REG
(
RTCx
->
CALR
, 
RTC_CALR_CALM
, 
C®ibMšus
);

3339 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_CAL_G‘Mšus
(
RTC_Ty³Def
 *
RTCx
)

3341  (
ušt32_t
)(
READ_BIT
(
RTCx
->
CALR
, 
RTC_CALR_CALM
));

3358 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITS
(
RTC_Ty³Def
 *
RTCx
)

3360  ((
READ_BIT
(
RTCx
->
SR
, 
RTC_SR_ITSF
) == (RTC_SR_ITSF)) ? 1U : 0U);

3369 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_RECALP
(
RTC_Ty³Def
 *
RTCx
)

3371  ((
READ_BIT
(
RTCx
->
ICSR
, 
RTC_ICSR_RECALPF
) == (RTC_ICSR_RECALPF)) ? 1U : 0U);

3380 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TSOV
(
RTC_Ty³Def
 *
RTCx
)

3382  ((
READ_BIT
(
RTCx
->
SR
, 
RTC_SR_TSOVF
) == (RTC_SR_TSOVF)) ? 1U : 0U);

3391 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TS
(
RTC_Ty³Def
 *
RTCx
)

3393  ((
READ_BIT
(
RTCx
->
SR
, 
RTC_SR_TSF
) == (RTC_SR_TSF)) ? 1U : 0U);

3402 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_WUT
(
RTC_Ty³Def
 *
RTCx
)

3404  ((
READ_BIT
(
RTCx
->
SR
, 
RTC_SR_WUTF
) == (RTC_SR_WUTF)) ? 1U : 0U);

3413 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ALRB
(
RTC_Ty³Def
 *
RTCx
)

3415  ((
READ_BIT
(
RTCx
->
SR
, 
RTC_SR_ALRBF
) == (RTC_SR_ALRBF)) ? 1U : 0U);

3424 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ALRA
(
RTC_Ty³Def
 *
RTCx
)

3426  ((
READ_BIT
(
RTCx
->
SR
, 
RTC_SR_ALRAF
) == (RTC_SR_ALRAF)) ? 1U : 0U);

3435 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_ITS
(
RTC_Ty³Def
 *
RTCx
)

3437 
SET_BIT
(
RTCx
->
SCR
, 
RTC_SCR_CITSF
);

3446 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_TSOV
(
RTC_Ty³Def
 *
RTCx
)

3448 
SET_BIT
(
RTCx
->
SCR
, 
RTC_SCR_CTSOVF
);

3457 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_TS
(
RTC_Ty³Def
 *
RTCx
)

3459 
SET_BIT
(
RTCx
->
SCR
, 
RTC_SCR_CTSF
);

3468 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_WUT
(
RTC_Ty³Def
 *
RTCx
)

3470 
SET_BIT
(
RTCx
->
SCR
, 
RTC_SCR_CWUTF
);

3479 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_ALRB
(
RTC_Ty³Def
 *
RTCx
)

3481 
SET_BIT
(
RTCx
->
SCR
, 
RTC_SCR_CALRBF
);

3490 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_ALRA
(
RTC_Ty³Def
 *
RTCx
)

3492 
SET_BIT
(
RTCx
->
SCR
, 
RTC_SCR_CALRAF
);

3501 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_INIT
(
RTC_Ty³Def
 *
RTCx
)

3503  ((
READ_BIT
(
RTCx
->
ICSR
, 
RTC_ICSR_INITF
) == (RTC_ICSR_INITF)) ? 1U : 0U);

3512 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_RS
(
RTC_Ty³Def
 *
RTCx
)

3514  ((
READ_BIT
(
RTCx
->
ICSR
, 
RTC_ICSR_RSF
) == (RTC_ICSR_RSF)) ? 1U : 0U);

3523 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_RS
(
RTC_Ty³Def
 *
RTCx
)

3525 
WRITE_REG
(
RTCx
->
ICSR
, (~((
RTC_ICSR_RSF
 | 
RTC_ICSR_INIT
) & 0x000000FFU) | (RTCx->ICSR & RTC_ICSR_INIT)));

3534 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_INITS
(
RTC_Ty³Def
 *
RTCx
)

3536  ((
READ_BIT
(
RTCx
->
ICSR
, 
RTC_ICSR_INITS
) == (RTC_ICSR_INITS)) ? 1U : 0U);

3545 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_SHP
(
RTC_Ty³Def
 *
RTCx
)

3547  ((
READ_BIT
(
RTCx
->
ICSR
, 
RTC_ICSR_SHPF
) == (RTC_ICSR_SHPF)) ? 1U : 0U);

3556 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_WUTW
(
RTC_Ty³Def
 *
RTCx
)

3558  ((
READ_BIT
(
RTCx
->
ICSR
, 
RTC_ICSR_WUTWF
) == (RTC_ICSR_WUTWF)) ? 1U : 0U);

3567 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ALRBW
(
RTC_Ty³Def
 *
RTCx
)

3569  ((
READ_BIT
(
RTCx
->
ICSR
, 
RTC_ICSR_ALRBWF
) == (RTC_ICSR_ALRBWF)) ? 1U : 0U);

3578 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ALRAW
(
RTC_Ty³Def
 *
RTCx
)

3580  ((
READ_BIT
(
RTCx
->
ICSR
, 
RTC_ICSR_ALRAWF
) == (RTC_ICSR_ALRAWF)) ? 1U : 0U);

3589 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ALRAM
(
RTC_Ty³Def
 *
RTCx
)

3591  ((
READ_BIT
(
RTCx
->
MISR
, 
RTC_MISR_ALRAMF
) == (RTC_MISR_ALRAMF)) ? 1U : 0U);

3600 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ALRBM
(
RTC_Ty³Def
 *
RTCx
)

3602  ((
READ_BIT
(
RTCx
->
MISR
, 
RTC_MISR_ALRBMF
) == (RTC_MISR_ALRBMF)) ? 1U : 0U);

3611 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_WUTM
(
RTC_Ty³Def
 *
RTCx
)

3613  ((
READ_BIT
(
RTCx
->
MISR
, 
RTC_MISR_WUTMF
) == (RTC_MISR_WUTMF)) ? 1U : 0U);

3622 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TSM
(
RTC_Ty³Def
 *
RTCx
)

3624  ((
READ_BIT
(
RTCx
->
MISR
, 
RTC_MISR_TSMF
) == (RTC_MISR_TSMF)) ? 1U : 0U);

3633 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TSOVM
(
RTC_Ty³Def
 *
RTCx
)

3635  ((
READ_BIT
(
RTCx
->
MISR
, 
RTC_MISR_TSOVMF
) == (RTC_MISR_TSOVMF)) ? 1U : 0U);

3644 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITSM
(
RTC_Ty³Def
 *
RTCx
)

3646  ((
READ_BIT
(
RTCx
->
MISR
, 
RTC_MISR_ITSMF
) == (RTC_MISR_ITSMF)) ? 1U : 0U);

3655 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP1
(
RTC_Ty³Def
 *
RTCx
)

3657 
UNUSED
(
RTCx
);

3658  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_TAMP1F
) == (TAMP_SR_TAMP1F)) ? 1U : 0U);

3667 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP2
(
RTC_Ty³Def
 *
RTCx
)

3669 
UNUSED
(
RTCx
);

3670  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_TAMP2F
) == (TAMP_SR_TAMP2F)) ? 1U : 0U);

3673 #ià(
RTC_TAMP_NB
==3)

3680 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP3
(
RTC_Ty³Def
 *
RTCx
)

3682 
UNUSED
(
RTCx
);

3683  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_TAMP3F
) == (TAMP_SR_TAMP3F)) ? 1U : 0U);

3685 #–ià(
RTC_TAMP_NB
==8)

3693 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP3
(
RTC_Ty³Def
 *
RTCx
)

3695 
UNUSED
(
RTCx
);

3696  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_TAMP3F
) == (TAMP_SR_TAMP3F)) ? 1U : 0U);

3704 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP4
(
RTC_Ty³Def
 *
RTCx
)

3706 
UNUSED
(
RTCx
);

3707  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_TAMP4F
) == (TAMP_SR_TAMP4F)) ? 1U : 0U);

3715 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP5
(
RTC_Ty³Def
 *
RTCx
)

3717 
UNUSED
(
RTCx
);

3718  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_TAMP5F
) == (TAMP_SR_TAMP5F)) ? 1U : 0U);

3726 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP6
(
RTC_Ty³Def
 *
RTCx
)

3728 
UNUSED
(
RTCx
);

3729  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_TAMP6F
) == (TAMP_SR_TAMP6F)) ? 1U : 0U);

3737 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP7
(
RTC_Ty³Def
 *
RTCx
)

3739 
UNUSED
(
RTCx
);

3740  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_TAMP7F
) == (TAMP_SR_TAMP7F)) ? 1U : 0U);

3748 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP8
(
RTC_Ty³Def
 *
RTCx
)

3750 
UNUSED
(
RTCx
);

3751  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_TAMP8F
) == (TAMP_SR_TAMP8F)) ? 1U : 0U);

3755 #ià
defšed
 (
RTC_TAMP_INT_1_SUPPORT
)

3762 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP1
(
RTC_Ty³Def
 *
RTCx
)

3764 
UNUSED
(
RTCx
);

3765  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP1F
) == (TAMP_SR_ITAMP1F)) ? 1U : 0U);

3769 #ià
defšed
 (
RTC_TAMP_INT_2_SUPPORT
)

3776 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP2
(
RTC_Ty³Def
 *
RTCx
)

3778 
UNUSED
(
RTCx
);

3779  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP2F
) == (TAMP_SR_ITAMP2F)) ? 1U : 0U);

3789 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP3
(
RTC_Ty³Def
 *
RTCx
)

3791 
UNUSED
(
RTCx
);

3792  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP3F
) == (TAMP_SR_ITAMP3F)) ? 1U : 0U);

3801 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP4
(
RTC_Ty³Def
 *
RTCx
)

3803 
UNUSED
(
RTCx
);

3804  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP4F
) == (TAMP_SR_ITAMP4F)) ? 1U : 0U);

3812 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP5
(
RTC_Ty³Def
 *
RTCx
)

3814 
UNUSED
(
RTCx
);

3815  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP5F
) == (TAMP_SR_ITAMP5F)) ? 1U : 0U);

3818 #ià
defšed
 (
RTC_TAMP_INT_6_SUPPORT
)

3825 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP6
(
RTC_Ty³Def
 *
RTCx
)

3827 
UNUSED
(
RTCx
);

3828  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP6F
) == (TAMP_SR_ITAMP6F)) ? 1U : 0U);

3832 #ià
defšed
 (
RTC_TAMP_INT_7_SUPPORT
)

3839 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP7
(
RTC_Ty³Def
 *
RTCx
)

3841 
UNUSED
(
RTCx
);

3842  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP7F
) == (TAMP_SR_ITAMP7F)) ? 1U : 0U);

3846 #ià
defšed
 (
RTC_TAMP_INT_8_SUPPORT
)

3853 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP8
(
RTC_Ty³Def
 *
RTCx
)

3855 
UNUSED
(
RTCx
);

3856  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP8F
) == (TAMP_SR_ITAMP8F)) ? 1U : 0U);

3867 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP9
(
RTC_Ty³Def
 *
RTCx
)

3869 
UNUSED
(
RTCx
);

3870  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP9F
) == (TAMP_SR_ITAMP9F)) ? 1U : 0U);

3879 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP10
(
RTC_Ty³Def
 *
RTCx
)

3881 
UNUSED
(
RTCx
);

3882  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP10F
) == (TAMP_SR_ITAMP10F)) ? 1U : 0U);

3891 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP11
(
RTC_Ty³Def
 *
RTCx
)

3893 
UNUSED
(
RTCx
);

3894  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP11F
) == (TAMP_SR_ITAMP11F)) ? 1U : 0U);

3903 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP12
(
RTC_Ty³Def
 *
RTCx
)

3905 
UNUSED
(
RTCx
);

3906  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP12F
) == (TAMP_SR_ITAMP12F)) ? 1U : 0U);

3915 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP13
(
RTC_Ty³Def
 *
RTCx
)

3917 
UNUSED
(
RTCx
);

3918  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP13F
) == (TAMP_SR_ITAMP13F)) ? 1U : 0U);

3927 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP14
(
RTC_Ty³Def
 *
RTCx
)

3929 
UNUSED
(
RTCx
);

3930  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP14F
) == (TAMP_SR_ITAMP14F)) ? 1U : 0U);

3939 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP15
(
RTC_Ty³Def
 *
RTCx
)

3941 
UNUSED
(
RTCx
);

3942  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP15F
) == (TAMP_SR_ITAMP15F)) ? 1U : 0U);

3951 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP16
(
RTC_Ty³Def
 *
RTCx
)

3953 
UNUSED
(
RTCx
);

3954  ((
READ_BIT
(
TAMP
->
SR
, 
TAMP_SR_ITAMP16F
) == (TAMP_SR_ITAMP16F)) ? 1U : 0U);

3964 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP1M
(
RTC_Ty³Def
 *
RTCx
)

3966 
UNUSED
(
RTCx
);

3967  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_TAMP1MF
) == (TAMP_MISR_TAMP1MF)) ? 1U : 0U);

3976 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP2M
(
RTC_Ty³Def
 *
RTCx
)

3978 
UNUSED
(
RTCx
);

3979  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_TAMP2MF
) == (TAMP_MISR_TAMP2MF)) ? 1U : 0U);

3982 #ià(
RTC_TAMP_NB
 ==3)

3989 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP3M
(
RTC_Ty³Def
 *
RTCx
)

3991 
UNUSED
(
RTCx
);

3992  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_TAMP3MF
) == (TAMP_MISR_TAMP3MF)) ? 1U : 0U);

3994 #–ià(
RTC_TAMP_NB
==8)

4001 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP3M
(
RTC_Ty³Def
 *
RTCx
)

4003 
UNUSED
(
RTCx
);

4004  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_TAMP3MF
) == (TAMP_MISR_TAMP3MF)) ? 1U : 0U);

4012 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP4M
(
RTC_Ty³Def
 *
RTCx
)

4014 
UNUSED
(
RTCx
);

4015  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_TAMP4MF
) == (TAMP_MISR_TAMP4MF)) ? 1U : 0U);

4023 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP5M
(
RTC_Ty³Def
 *
RTCx
)

4025 
UNUSED
(
RTCx
);

4026  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_TAMP5MF
) == (TAMP_MISR_TAMP5MF)) ? 1U : 0U);

4034 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP6M
(
RTC_Ty³Def
 *
RTCx
)

4036 
UNUSED
(
RTCx
);

4037  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_TAMP6MF
) == (TAMP_MISR_TAMP6MF)) ? 1U : 0U);

4045 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP7M
(
RTC_Ty³Def
 *
RTCx
)

4047 
UNUSED
(
RTCx
);

4048  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_TAMP7MF
) == (TAMP_MISR_TAMP7MF)) ? 1U : 0U);

4056 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_TAMP8M
(
RTC_Ty³Def
 *
RTCx
)

4058 
UNUSED
(
RTCx
);

4059  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_TAMP8MF
) == (TAMP_MISR_TAMP8MF)) ? 1U : 0U);

4063 #ià
defšed
 (
RTC_TAMP_INT_1_SUPPORT
)

4070 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP1M
(
RTC_Ty³Def
 *
RTCx
)

4072 
UNUSED
(
RTCx
);

4073  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_ITAMP1MF
) == (TAMP_MISR_ITAMP1MF)) ? 1U : 0U);

4077 #ià
defšed
 (
RTC_TAMP_INT_2_SUPPORT
)

4084 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP2M
(
RTC_Ty³Def
 *
RTCx
)

4086 
UNUSED
(
RTCx
);

4087  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_ITAMP2MF
) == (TAMP_MISR_ITAMP2MF)) ? 1U : 0U);

4097 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP3M
(
RTC_Ty³Def
 *
RTCx
)

4099 
UNUSED
(
RTCx
);

4100  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_ITAMP3MF
) == (TAMP_MISR_ITAMP3MF)) ? 1U : 0U);

4109 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP4M
(
RTC_Ty³Def
 *
RTCx
)

4111 
UNUSED
(
RTCx
);

4112  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_ITAMP4MF
) == (TAMP_MISR_ITAMP4MF)) ? 1U : 0U);

4121 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP5M
(
RTC_Ty³Def
 *
RTCx
)

4123 
UNUSED
(
RTCx
);

4124  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_ITAMP5MF
) == (TAMP_MISR_ITAMP5MF)) ? 1U : 0U);

4127 #ià
defšed
 (
RTC_TAMP_INT_6_SUPPORT
)

4134 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP6M
(
RTC_Ty³Def
 *
RTCx
)

4136 
UNUSED
(
RTCx
);

4137  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_ITAMP6MF
) == (TAMP_MISR_ITAMP6MF)) ? 1U : 0U);

4141 #ià
defšed
 (
RTC_TAMP_INT_7_SUPPORT
)

4148 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP7M
(
RTC_Ty³Def
 *
RTCx
)

4150 
UNUSED
(
RTCx
);

4151  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_ITAMP7MF
) == (TAMP_MISR_ITAMP7MF)) ? 1U : 0U);

4155 #ià
defšed
 (
RTC_TAMP_INT_8_SUPPORT
)

4162 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsAùiveFÏg_ITAMP8M
(
RTC_Ty³Def
 *
RTCx
)

4164 
UNUSED
(
RTCx
);

4165  ((
READ_BIT
(
TAMP
->
MISR
, 
TAMP_MISR_ITAMP8MF
) == (TAMP_MISR_ITAMP8MF)) ? 1U : 0U);

4175 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_TAMP1
(
RTC_Ty³Def
 *
RTCx
)

4177 
UNUSED
(
RTCx
);

4178 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CTAMP1F
);

4187 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_TAMP2
(
RTC_Ty³Def
 *
RTCx
)

4189 
UNUSED
(
RTCx
);

4190 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CTAMP2F
);

4193 #ià(
RTC_TAMP_NB
 == 3)

4200 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_TAMP3
(
RTC_Ty³Def
 *
RTCx
)

4202 
UNUSED
(
RTCx
);

4203 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CTAMP3F
);

4205 #–ià(
RTC_TAMP_NB
 == 8)

4212 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_TAMP3
(
RTC_Ty³Def
 *
RTCx
)

4214 
UNUSED
(
RTCx
);

4215 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CTAMP3F
);

4223 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_TAMP4
(
RTC_Ty³Def
 *
RTCx
)

4225 
UNUSED
(
RTCx
);

4226 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CTAMP4F
);

4234 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_TAMP5
(
RTC_Ty³Def
 *
RTCx
)

4236 
UNUSED
(
RTCx
);

4237 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CTAMP5F
);

4245 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_TAMP6
(
RTC_Ty³Def
 *
RTCx
)

4247 
UNUSED
(
RTCx
);

4248 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CTAMP6F
);

4256 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_TAMP7
(
RTC_Ty³Def
 *
RTCx
)

4258 
UNUSED
(
RTCx
);

4259 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CTAMP7F
);

4267 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_TAMP8
(
RTC_Ty³Def
 *
RTCx
)

4269 
UNUSED
(
RTCx
);

4270 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CTAMP8F
);

4275 #ià
defšed
 (
RTC_TAMP_INT_1_SUPPORT
)

4282 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_ITAMP1
(
RTC_Ty³Def
 *
RTCx
)

4284 
UNUSED
(
RTCx
);

4285 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CITAMP1F
);

4289 #ià
defšed
 (
RTC_TAMP_INT_2_SUPPORT
)

4296 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_ITAMP2
(
RTC_Ty³Def
 *
RTCx
)

4298 
UNUSED
(
RTCx
);

4299 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CITAMP2F
);

4309 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_ITAMP3
(
RTC_Ty³Def
 *
RTCx
)

4311 
UNUSED
(
RTCx
);

4312 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CITAMP3F
);

4321 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_ITAMP4
(
RTC_Ty³Def
 *
RTCx
)

4323 
UNUSED
(
RTCx
);

4324 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CITAMP4F
);

4333 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_ITAMP5
(
RTC_Ty³Def
 *
RTCx
)

4335 
UNUSED
(
RTCx
);

4336 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CITAMP5F
);

4339 #ià
defšed
 (
RTC_TAMP_INT_6_SUPPORT
)

4346 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_ITAMP6
(
RTC_Ty³Def
 *
RTCx
)

4348 
UNUSED
(
RTCx
);

4349 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CITAMP6F
);

4353 #ià
defšed
 (
RTC_TAMP_INT_7_SUPPORT
)

4360 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_ITAMP7
(
RTC_Ty³Def
 *
RTCx
)

4362 
UNUSED
(
RTCx
);

4363 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CITAMP7F
);

4367 #ià
defšed
 (
RTC_TAMP_INT_8_SUPPORT
)

4374 
__STATIC_INLINE
 
LL_RTC_CË¬FÏg_ITAMP8
(
RTC_Ty³Def
 *
RTCx
)

4376 
UNUSED
(
RTCx
);

4377 
SET_BIT
(
TAMP
->
SCR
, 
TAMP_SCR_CITAMP8F
);

4396 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TS
(
RTC_Ty³Def
 *
RTCx
)

4398 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_TSIE
);

4408 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TS
(
RTC_Ty³Def
 *
RTCx
)

4410 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_TSIE
);

4420 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_WUT
(
RTC_Ty³Def
 *
RTCx
)

4422 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_WUTIE
);

4432 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_WUT
(
RTC_Ty³Def
 *
RTCx
)

4434 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_WUTIE
);

4444 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ALRB
(
RTC_Ty³Def
 *
RTCx
)

4446 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_ALRBIE
);

4456 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ALRB
(
RTC_Ty³Def
 *
RTCx
)

4458 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_ALRBIE
);

4468 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ALRA
(
RTC_Ty³Def
 *
RTCx
)

4470 
SET_BIT
(
RTCx
->
CR
, 
RTC_CR_ALRAIE
);

4480 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ALRA
(
RTC_Ty³Def
 *
RTCx
)

4482 
CLEAR_BIT
(
RTCx
->
CR
, 
RTC_CR_ALRAIE
);

4491 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_TS
(
RTC_Ty³Def
 *
RTCx
)

4493  ((
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_TSIE
) == (RTC_CR_TSIE)) ? 1U : 0U);

4502 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_WUT
(
RTC_Ty³Def
 *
RTCx
)

4504  ((
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_WUTIE
) == (RTC_CR_WUTIE)) ? 1U : 0U);

4513 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_ALRB
(
RTC_Ty³Def
 *
RTCx
)

4515  ((
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_ALRBIE
) == (RTC_CR_ALRBIE)) ? 1U : 0U);

4524 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_ALRA
(
RTC_Ty³Def
 *
RTCx
)

4526  ((
READ_BIT
(
RTCx
->
CR
, 
RTC_CR_ALRAIE
) == (RTC_CR_ALRAIE)) ? 1U : 0U);

4535 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP1
(
RTC_Ty³Def
 *
RTCx
)

4537 
UNUSED
(
RTCx
);

4538 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP1IE
);

4547 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP1
(
RTC_Ty³Def
 *
RTCx
)

4549 
UNUSED
(
RTCx
);

4550 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP1IE
);

4559 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP2
(
RTC_Ty³Def
 *
RTCx
)

4561 
UNUSED
(
RTCx
);

4562 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP2IE
);

4571 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP2
(
RTC_Ty³Def
 *
RTCx
)

4573 
UNUSED
(
RTCx
);

4574 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP2IE
);

4577 #ià(
RTC_TAMP_NB
 == 3)

4584 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP3
(
RTC_Ty³Def
 *
RTCx
)

4586 
UNUSED
(
RTCx
);

4587 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP3IE
);

4595 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP3
(
RTC_Ty³Def
 *
RTCx
)

4597 
UNUSED
(
RTCx
);

4598 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP3IE
);

4600 #–ià(
RTC_TAMP_NB
 == 8)

4607 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP3
(
RTC_Ty³Def
 *
RTCx
)

4609 
UNUSED
(
RTCx
);

4610 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP3IE
);

4618 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP3
(
RTC_Ty³Def
 *
RTCx
)

4620 
UNUSED
(
RTCx
);

4621 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP3IE
);

4629 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP4
(
RTC_Ty³Def
 *
RTCx
)

4631 
UNUSED
(
RTCx
);

4632 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP4IE
);

4640 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP4
(
RTC_Ty³Def
 *
RTCx
)

4642 
UNUSED
(
RTCx
);

4643 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP4IE
);

4652 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP5
(
RTC_Ty³Def
 *
RTCx
)

4654 
UNUSED
(
RTCx
);

4655 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP5IE
);

4663 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP5
(
RTC_Ty³Def
 *
RTCx
)

4665 
UNUSED
(
RTCx
);

4666 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP5IE
);

4675 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP6
(
RTC_Ty³Def
 *
RTCx
)

4677 
UNUSED
(
RTCx
);

4678 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP6IE
);

4686 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP6
(
RTC_Ty³Def
 *
RTCx
)

4688 
UNUSED
(
RTCx
);

4689 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP6IE
);

4698 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP7
(
RTC_Ty³Def
 *
RTCx
)

4700 
UNUSED
(
RTCx
);

4701 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP7IE
);

4709 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP7
(
RTC_Ty³Def
 *
RTCx
)

4711 
UNUSED
(
RTCx
);

4712 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP7IE
);

4721 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP8
(
RTC_Ty³Def
 *
RTCx
)

4723 
UNUSED
(
RTCx
);

4724 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP8IE
);

4732 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP8
(
RTC_Ty³Def
 *
RTCx
)

4734 
UNUSED
(
RTCx
);

4735 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP8IE
);

4746 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP9
(
RTC_Ty³Def
 *
RTCx
)

4748 
UNUSED
(
RTCx
);

4749 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP9IE
);

4758 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP9
(
RTC_Ty³Def
 *
RTCx
)

4760 
UNUSED
(
RTCx
);

4761 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP9IE
);

4769 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP10
(
RTC_Ty³Def
 *
RTCx
)

4771 
UNUSED
(
RTCx
);

4772 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP10IE
);

4781 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP10
(
RTC_Ty³Def
 *
RTCx
)

4783 
UNUSED
(
RTCx
);

4784 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP10IE
);

4792 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP11
(
RTC_Ty³Def
 *
RTCx
)

4794 
UNUSED
(
RTCx
);

4795 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP11IE
);

4804 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP11
(
RTC_Ty³Def
 *
RTCx
)

4806 
UNUSED
(
RTCx
);

4807 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP11IE
);

4815 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP12
(
RTC_Ty³Def
 *
RTCx
)

4817 
UNUSED
(
RTCx
);

4818 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP12IE
);

4827 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP12
(
RTC_Ty³Def
 *
RTCx
)

4829 
UNUSED
(
RTCx
);

4830 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP12IE
);

4838 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP13
(
RTC_Ty³Def
 *
RTCx
)

4840 
UNUSED
(
RTCx
);

4841 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP13IE
);

4850 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP13
(
RTC_Ty³Def
 *
RTCx
)

4852 
UNUSED
(
RTCx
);

4853 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP13IE
);

4861 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP14
(
RTC_Ty³Def
 *
RTCx
)

4863 
UNUSED
(
RTCx
);

4864 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP14IE
);

4873 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP14
(
RTC_Ty³Def
 *
RTCx
)

4875 
UNUSED
(
RTCx
);

4876 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP14IE
);

4884 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP15
(
RTC_Ty³Def
 *
RTCx
)

4886 
UNUSED
(
RTCx
);

4887 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP15IE
);

4896 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP15
(
RTC_Ty³Def
 *
RTCx
)

4898 
UNUSED
(
RTCx
);

4899 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP15IE
);

4907 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_TAMP16
(
RTC_Ty³Def
 *
RTCx
)

4909 
UNUSED
(
RTCx
);

4910 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP16IE
);

4919 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_TAMP16
(
RTC_Ty³Def
 *
RTCx
)

4921 
UNUSED
(
RTCx
);

4922 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP16IE
);

4926 #ià
defšed
 (
RTC_TAMP_INT_1_SUPPORT
)

4933 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP1
(
RTC_Ty³Def
 *
RTCx
)

4935 
UNUSED
(
RTCx
);

4936 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP1IE
);

4944 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP1
(
RTC_Ty³Def
 *
RTCx
)

4946 
UNUSED
(
RTCx
);

4947 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP1IE
);

4951 #ià
defšed
 (
RTC_TAMP_INT_2_SUPPORT
)

4958 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP2
(
RTC_Ty³Def
 *
RTCx
)

4960 
UNUSED
(
RTCx
);

4961 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP2IE
);

4969 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP2
(
RTC_Ty³Def
 *
RTCx
)

4971 
UNUSED
(
RTCx
);

4972 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP2IE
);

4982 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP3
(
RTC_Ty³Def
 *
RTCx
)

4984 
UNUSED
(
RTCx
);

4985 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP3IE
);

4993 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP3
(
RTC_Ty³Def
 *
RTCx
)

4995 
UNUSED
(
RTCx
);

4996 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP3IE
);

5005 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP4
(
RTC_Ty³Def
 *
RTCx
)

5007 
UNUSED
(
RTCx
);

5008 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP4IE
);

5016 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP4
(
RTC_Ty³Def
 *
RTCx
)

5018 
UNUSED
(
RTCx
);

5019 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP4IE
);

5028 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP5
(
RTC_Ty³Def
 *
RTCx
)

5030 
UNUSED
(
RTCx
);

5031 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP5IE
);

5039 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP5
(
RTC_Ty³Def
 *
RTCx
)

5041 
UNUSED
(
RTCx
);

5042 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP5IE
);

5044 #ià
defšed
 (
RTC_TAMP_INT_6_SUPPORT
)

5052 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP6
(
RTC_Ty³Def
 *
RTCx
)

5054 
UNUSED
(
RTCx
);

5055 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP6IE
);

5063 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP6
(
RTC_Ty³Def
 *
RTCx
)

5065 
UNUSED
(
RTCx
);

5066 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP6IE
);

5070 #ià
defšed
 (
RTC_TAMP_INT_7_SUPPORT
)

5078 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP7
(
RTC_Ty³Def
 *
RTCx
)

5080 
UNUSED
(
RTCx
);

5081 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP7IE
);

5089 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP7
(
RTC_Ty³Def
 *
RTCx
)

5091 
UNUSED
(
RTCx
);

5092 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP7IE
);

5096 #ià
defšed
 (
RTC_TAMP_INT_8_SUPPORT
)

5104 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP8
(
RTC_Ty³Def
 *
RTCx
)

5106 
UNUSED
(
RTCx
);

5107 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP8IE
);

5115 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP8
(
RTC_Ty³Def
 *
RTCx
)

5117 
UNUSED
(
RTCx
);

5118 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP8IE
);

5129 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP9
(
RTC_Ty³Def
 *
RTCx
)

5131 
UNUSED
(
RTCx
);

5132 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP9IE
);

5140 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP9
(
RTC_Ty³Def
 *
RTCx
)

5142 
UNUSED
(
RTCx
);

5143 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP9IE
);

5152 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP10
(
RTC_Ty³Def
 *
RTCx
)

5154 
UNUSED
(
RTCx
);

5155 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP10IE
);

5163 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP10
(
RTC_Ty³Def
 *
RTCx
)

5165 
UNUSED
(
RTCx
);

5166 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP10IE
);

5175 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP11
(
RTC_Ty³Def
 *
RTCx
)

5177 
UNUSED
(
RTCx
);

5178 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP11IE
);

5186 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP11
(
RTC_Ty³Def
 *
RTCx
)

5188 
UNUSED
(
RTCx
);

5189 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP11IE
);

5198 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP12
(
RTC_Ty³Def
 *
RTCx
)

5200 
UNUSED
(
RTCx
);

5201 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP12IE
);

5209 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP12
(
RTC_Ty³Def
 *
RTCx
)

5211 
UNUSED
(
RTCx
);

5212 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP12IE
);

5221 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP13
(
RTC_Ty³Def
 *
RTCx
)

5223 
UNUSED
(
RTCx
);

5224 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP13IE
);

5232 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP13
(
RTC_Ty³Def
 *
RTCx
)

5234 
UNUSED
(
RTCx
);

5235 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP13IE
);

5244 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP14
(
RTC_Ty³Def
 *
RTCx
)

5246 
UNUSED
(
RTCx
);

5247 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP14IE
);

5255 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP14
(
RTC_Ty³Def
 *
RTCx
)

5257 
UNUSED
(
RTCx
);

5258 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP14IE
);

5267 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP15
(
RTC_Ty³Def
 *
RTCx
)

5269 
UNUSED
(
RTCx
);

5270 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP15IE
);

5278 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP15
(
RTC_Ty³Def
 *
RTCx
)

5280 
UNUSED
(
RTCx
);

5281 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP15IE
);

5290 
__STATIC_INLINE
 
LL_RTC_EÇbËIT_ITAMP16
(
RTC_Ty³Def
 *
RTCx
)

5292 
UNUSED
(
RTCx
);

5293 
SET_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP16IE
);

5301 
__STATIC_INLINE
 
LL_RTC_Di§bËIT_ITAMP16
(
RTC_Ty³Def
 *
RTCx
)

5303 
UNUSED
(
RTCx
);

5304 
CLEAR_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP16IE
);

5314 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_TAMP1
(
RTC_Ty³Def
 *
RTCx
)

5316 
UNUSED
(
RTCx
);

5317  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP1IE
) == (TAMP_IER_TAMP1IE)) ? 1U : 0U);

5326 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_TAMP2
(
RTC_Ty³Def
 *
RTCx
)

5328 
UNUSED
(
RTCx
);

5329  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP2IE
) == (TAMP_IER_TAMP2IE)) ? 1U : 0U);

5332 #ià(
RTC_TAMP_NB
 == 3)

5340 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_TAMP3
(
RTC_Ty³Def
 *
RTCx
)

5342 
UNUSED
(
RTCx
);

5343  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP3IE
) == (TAMP_IER_TAMP3IE)) ? 1U : 0U);

5345 #–ià(
RTC_TAMP_NB
 == 8)

5353 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_TAMP3
(
RTC_Ty³Def
 *
RTCx
)

5355 
UNUSED
(
RTCx
);

5356  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP3IE
) == (TAMP_IER_TAMP3IE)) ? 1U : 0U);

5364 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_TAMP4
(
RTC_Ty³Def
 *
RTCx
)

5366 
UNUSED
(
RTCx
);

5367  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP4IE
) == (TAMP_IER_TAMP4IE)) ? 1U : 0U);

5375 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_TAMP5
(
RTC_Ty³Def
 *
RTCx
)

5377 
UNUSED
(
RTCx
);

5378  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP5IE
) == (TAMP_IER_TAMP5IE)) ? 1U : 0U);

5386 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_TAMP6
(
RTC_Ty³Def
 *
RTCx
)

5388 
UNUSED
(
RTCx
);

5389  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP6IE
) == (TAMP_IER_TAMP6IE)) ? 1U : 0U);

5397 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_TAMP7
(
RTC_Ty³Def
 *
RTCx
)

5399 
UNUSED
(
RTCx
);

5400  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP7IE
) == (TAMP_IER_TAMP7IE)) ? 1U : 0U);

5408 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_TAMP8
(
RTC_Ty³Def
 *
RTCx
)

5410 
UNUSED
(
RTCx
);

5411  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_TAMP8IE
) == (TAMP_IER_TAMP8IE)) ? 1U : 0U);

5417 #ià
defšed
 (
RTC_TAMP_INT_1_SUPPORT
)

5424 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_ITAMP1
(
RTC_Ty³Def
 *
RTCx
)

5426 
UNUSED
(
RTCx
);

5427  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP1IE
) == (TAMP_IER_ITAMP1IE)) ? 1U : 0U);

5430 #ià
defšed
 (
RTC_TAMP_INT_2_SUPPORT
)

5438 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_ITAMP2
(
RTC_Ty³Def
 *
RTCx
)

5440 
UNUSED
(
RTCx
);

5441  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP2IE
) == (TAMP_IER_ITAMP2IE)) ? 1U : 0U);

5451 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_ITAMP3
(
RTC_Ty³Def
 *
RTCx
)

5453 
UNUSED
(
RTCx
);

5454  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP3IE
) == (TAMP_IER_ITAMP3IE)) ? 1U : 0U);

5462 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_ITAMP4
(
RTC_Ty³Def
 *
RTCx
)

5464 
UNUSED
(
RTCx
);

5465  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP4IE
) == (TAMP_IER_ITAMP4IE)) ? 1U : 0U);

5474 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_ITAMP5
(
RTC_Ty³Def
 *
RTCx
)

5476 
UNUSED
(
RTCx
);

5477  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP5IE
) == (TAMP_IER_ITAMP5IE)) ? 1U : 0U);

5480 #ià
defšed
 (
RTC_TAMP_INT_6_SUPPORT
)

5487 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_ITAMP6
(
RTC_Ty³Def
 *
RTCx
)

5489 
UNUSED
(
RTCx
);

5490  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP6IE
) == (TAMP_IER_ITAMP6IE)) ? 1U : 0U);

5495 #ià
defšed
 (
RTC_TAMP_INT_7_SUPPORT
)

5503 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_ITAMP7
(
RTC_Ty³Def
 *
RTCx
)

5505 
UNUSED
(
RTCx
);

5506  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP7IE
) == (TAMP_IER_ITAMP7IE)) ? 1U : 0U);

5510 #ià
defšed
 (
RTC_TAMP_INT_8_SUPPORT
)

5518 
__STATIC_INLINE
 
ušt32_t
 
LL_RTC_IsEÇbËdIT_ITAMP7
(
RTC_Ty³Def
 *
RTCx
)

5520 
UNUSED
(
RTCx
);

5521  ((
READ_BIT
(
TAMP
->
IER
, 
TAMP_IER_ITAMP7IE
) == (TAMP_IER_ITAMP7IE)) ? 1U : 0U);

5529 #ià
defšed
(
USE_FULL_LL_DRIVER
)

5534 
E¼ÜStus
 
LL_RTC_DeIn™
(
RTC_Ty³Def
 *
RTCx
);

5535 
E¼ÜStus
 
LL_RTC_In™
(
RTC_Ty³Def
 *
RTCx
, 
LL_RTC_In™Ty³Def
 *
RTC_In™SŒuù
);

5536 
LL_RTC_SŒuùIn™
(
LL_RTC_In™Ty³Def
 *
RTC_In™SŒuù
);

5537 
E¼ÜStus
 
LL_RTC_TIME_In™
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
RTC_FÜm©
, 
LL_RTC_TimeTy³Def
 *
RTC_TimeSŒuù
);

5538 
LL_RTC_TIME_SŒuùIn™
(
LL_RTC_TimeTy³Def
 *
RTC_TimeSŒuù
);

5539 
E¼ÜStus
 
LL_RTC_DATE_In™
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
RTC_FÜm©
, 
LL_RTC_D©eTy³Def
 *
RTC_D©eSŒuù
);

5540 
LL_RTC_DATE_SŒuùIn™
(
LL_RTC_D©eTy³Def
 *
RTC_D©eSŒuù
);

5541 
E¼ÜStus
 
LL_RTC_ALMA_In™
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
RTC_FÜm©
, 
LL_RTC_AÏrmTy³Def
 *
RTC_AÏrmSŒuù
);

5542 
E¼ÜStus
 
LL_RTC_ALMB_In™
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
RTC_FÜm©
, 
LL_RTC_AÏrmTy³Def
 *
RTC_AÏrmSŒuù
);

5543 
LL_RTC_ALMA_SŒuùIn™
(
LL_RTC_AÏrmTy³Def
 *
RTC_AÏrmSŒuù
);

5544 
LL_RTC_ALMB_SŒuùIn™
(
LL_RTC_AÏrmTy³Def
 *
RTC_AÏrmSŒuù
);

5545 
E¼ÜStus
 
LL_RTC_EÁ”In™Mode
(
RTC_Ty³Def
 *
RTCx
);

5546 
E¼ÜStus
 
LL_RTC_Ex™In™Mode
(
RTC_Ty³Def
 *
RTCx
);

5547 
E¼ÜStus
 
LL_RTC_Wa™FÜSynchro
(
RTC_Ty³Def
 *
RTCx
);

5568 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_spi.h

21 #iâdeà
STM32G4xx_LL_SPI_H


22 
	#STM32G4xx_LL_SPI_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
 (
SPI1
è|| defšed (
SPI2
è|| defšed (
SPI3
è|| defšed (
SPI4
)

46 #ià
defšed
(
USE_FULL_LL_DRIVER
)

56 
ušt32_t
 
T¿nsãrDœeùiÚ
;

61 
ušt32_t
 
Mode
;

66 
ušt32_t
 
D©aWidth
;

71 
ušt32_t
 
ClockPÞ¬™y
;

76 
ušt32_t
 
ClockPha£
;

81 
ušt32_t
 
NSS
;

86 
ušt32_t
 
BaudR©e
;

92 
ušt32_t
 
B™Ord”
;

97 
ušt32_t
 
CRCC®cuÏtiÚ
;

102 
ušt32_t
 
CRCPÞy
;

107 } 
	tLL_SPI_In™Ty³Def
;

123 
	#LL_SPI_SR_RXNE
 
SPI_SR_RXNE


	)

124 
	#LL_SPI_SR_TXE
 
SPI_SR_TXE


	)

125 
	#LL_SPI_SR_BSY
 
SPI_SR_BSY


	)

126 
	#LL_SPI_SR_CRCERR
 
SPI_SR_CRCERR


	)

127 
	#LL_SPI_SR_MODF
 
SPI_SR_MODF


	)

128 
	#LL_SPI_SR_OVR
 
SPI_SR_OVR


	)

129 
	#LL_SPI_SR_FRE
 
SPI_SR_FRE


	)

138 
	#LL_SPI_CR2_RXNEIE
 
SPI_CR2_RXNEIE


	)

139 
	#LL_SPI_CR2_TXEIE
 
SPI_CR2_TXEIE


	)

140 
	#LL_SPI_CR2_ERRIE
 
SPI_CR2_ERRIE


	)

148 
	#LL_SPI_MODE_MASTER
 (
SPI_CR1_MSTR
 | 
SPI_CR1_SSI
è

	)

149 
	#LL_SPI_MODE_SLAVE
 0x00000000U

	)

157 
	#LL_SPI_PROTOCOL_MOTOROLA
 0x00000000U

	)

158 
	#LL_SPI_PROTOCOL_TI
 (
SPI_CR2_FRF
è

	)

166 
	#LL_SPI_PHASE_1EDGE
 0x00000000U

	)

167 
	#LL_SPI_PHASE_2EDGE
 (
SPI_CR1_CPHA
è

	)

175 
	#LL_SPI_POLARITY_LOW
 0x00000000U

	)

176 
	#LL_SPI_POLARITY_HIGH
 (
SPI_CR1_CPOL
è

	)

184 
	#LL_SPI_BAUDRATEPRESCALER_DIV2
 0x00000000U

	)

185 
	#LL_SPI_BAUDRATEPRESCALER_DIV4
 (
SPI_CR1_BR_0
è

	)

186 
	#LL_SPI_BAUDRATEPRESCALER_DIV8
 (
SPI_CR1_BR_1
è

	)

187 
	#LL_SPI_BAUDRATEPRESCALER_DIV16
 (
SPI_CR1_BR_1
 | 
SPI_CR1_BR_0
è

	)

188 
	#LL_SPI_BAUDRATEPRESCALER_DIV32
 (
SPI_CR1_BR_2
è

	)

189 
	#LL_SPI_BAUDRATEPRESCALER_DIV64
 (
SPI_CR1_BR_2
 | 
SPI_CR1_BR_0
è

	)

190 
	#LL_SPI_BAUDRATEPRESCALER_DIV128
 (
SPI_CR1_BR_2
 | 
SPI_CR1_BR_1
è

	)

191 
	#LL_SPI_BAUDRATEPRESCALER_DIV256
 (
SPI_CR1_BR_2
 | 
SPI_CR1_BR_1
 | 
SPI_CR1_BR_0
è

	)

199 
	#LL_SPI_LSB_FIRST
 (
SPI_CR1_LSBFIRST
è

	)

200 
	#LL_SPI_MSB_FIRST
 0x00000000U

	)

208 
	#LL_SPI_FULL_DUPLEX
 0x00000000U

	)

209 
	#LL_SPI_SIMPLEX_RX
 (
SPI_CR1_RXONLY
è

	)

210 
	#LL_SPI_HALF_DUPLEX_RX
 (
SPI_CR1_BIDIMODE
è

	)

211 
	#LL_SPI_HALF_DUPLEX_TX
 (
SPI_CR1_BIDIMODE
 | 
SPI_CR1_BIDIOE
è

	)

219 
	#LL_SPI_NSS_SOFT
 (
SPI_CR1_SSM
è

	)

220 
	#LL_SPI_NSS_HARD_INPUT
 0x00000000U

	)

221 
	#LL_SPI_NSS_HARD_OUTPUT
 (((
ušt32_t
)
SPI_CR2_SSOE
 << 16U)è

	)

229 
	#LL_SPI_DATAWIDTH_4BIT
 (
SPI_CR2_DS_0
 | 
SPI_CR2_DS_1
è

	)

230 
	#LL_SPI_DATAWIDTH_5BIT
 (
SPI_CR2_DS_2
è

	)

231 
	#LL_SPI_DATAWIDTH_6BIT
 (
SPI_CR2_DS_2
 | 
SPI_CR2_DS_0
è

	)

232 
	#LL_SPI_DATAWIDTH_7BIT
 (
SPI_CR2_DS_2
 | 
SPI_CR2_DS_1
è

	)

233 
	#LL_SPI_DATAWIDTH_8BIT
 (
SPI_CR2_DS_2
 | 
SPI_CR2_DS_1
 | 
SPI_CR2_DS_0
è

	)

234 
	#LL_SPI_DATAWIDTH_9BIT
 (
SPI_CR2_DS_3
è

	)

235 
	#LL_SPI_DATAWIDTH_10BIT
 (
SPI_CR2_DS_3
 | 
SPI_CR2_DS_0
è

	)

236 
	#LL_SPI_DATAWIDTH_11BIT
 (
SPI_CR2_DS_3
 | 
SPI_CR2_DS_1
è

	)

237 
	#LL_SPI_DATAWIDTH_12BIT
 (
SPI_CR2_DS_3
 | 
SPI_CR2_DS_1
 | 
SPI_CR2_DS_0
è

	)

238 
	#LL_SPI_DATAWIDTH_13BIT
 (
SPI_CR2_DS_3
 | 
SPI_CR2_DS_2
è

	)

239 
	#LL_SPI_DATAWIDTH_14BIT
 (
SPI_CR2_DS_3
 | 
SPI_CR2_DS_2
 | 
SPI_CR2_DS_0
è

	)

240 
	#LL_SPI_DATAWIDTH_15BIT
 (
SPI_CR2_DS_3
 | 
SPI_CR2_DS_2
 | 
SPI_CR2_DS_1
è

	)

241 
	#LL_SPI_DATAWIDTH_16BIT
 (
SPI_CR2_DS_3
 | 
SPI_CR2_DS_2
 | 
SPI_CR2_DS_1
 | 
SPI_CR2_DS_0
è

	)

245 #ià
defšed
(
USE_FULL_LL_DRIVER
)

250 
	#LL_SPI_CRCCALCULATION_DISABLE
 0x00000000U

	)

251 
	#LL_SPI_CRCCALCULATION_ENABLE
 (
SPI_CR1_CRCEN
è

	)

260 
	#LL_SPI_CRC_8BIT
 0x00000000U

	)

261 
	#LL_SPI_CRC_16BIT
 (
SPI_CR1_CRCL
è

	)

269 
	#LL_SPI_RX_FIFO_TH_HALF
 0x00000000U

	)

270 
	#LL_SPI_RX_FIFO_TH_QUARTER
 (
SPI_CR2_FRXTH
è

	)

278 
	#LL_SPI_RX_FIFO_EMPTY
 0x00000000U

	)

279 
	#LL_SPI_RX_FIFO_QUARTER_FULL
 (
SPI_SR_FRLVL_0
è

	)

280 
	#LL_SPI_RX_FIFO_HALF_FULL
 (
SPI_SR_FRLVL_1
è

	)

281 
	#LL_SPI_RX_FIFO_FULL
 (
SPI_SR_FRLVL_1
 | 
SPI_SR_FRLVL_0
è

	)

289 
	#LL_SPI_TX_FIFO_EMPTY
 0x00000000U

	)

290 
	#LL_SPI_TX_FIFO_QUARTER_FULL
 (
SPI_SR_FTLVL_0
è

	)

291 
	#LL_SPI_TX_FIFO_HALF_FULL
 (
SPI_SR_FTLVL_1
è

	)

292 
	#LL_SPI_TX_FIFO_FULL
 (
SPI_SR_FTLVL_1
 | 
SPI_SR_FTLVL_0
è

	)

300 
	#LL_SPI_DMA_PARITY_EVEN
 0x00000000U

	)

301 
	#LL_SPI_DMA_PARITY_ODD
 0x00000001U

	)

327 
	#LL_SPI_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

335 
	#LL_SPI_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

359 
__STATIC_INLINE
 
LL_SPI_EÇbË
(
SPI_Ty³Def
 *
SPIx
)

361 
SET_BIT
(
SPIx
->
CR1
, 
SPI_CR1_SPE
);

371 
__STATIC_INLINE
 
LL_SPI_Di§bË
(
SPI_Ty³Def
 *
SPIx
)

373 
CLEAR_BIT
(
SPIx
->
CR1
, 
SPI_CR1_SPE
);

382 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_IsEÇbËd
(
SPI_Ty³Def
 *
SPIx
)

384  ((
READ_BIT
(
SPIx
->
CR1
, 
SPI_CR1_SPE
) == (SPI_CR1_SPE)) ? 1UL : 0UL);

398 
__STATIC_INLINE
 
LL_SPI_S‘Mode
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
Mode
)

400 
MODIFY_REG
(
SPIx
->
CR1
, 
SPI_CR1_MSTR
 | 
SPI_CR1_SSI
, 
Mode
);

412 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘Mode
(
SPI_Ty³Def
 *
SPIx
)

414  (
ušt32_t
)(
READ_BIT
(
SPIx
->
CR1
, 
SPI_CR1_MSTR
 | 
SPI_CR1_SSI
));

427 
__STATIC_INLINE
 
LL_SPI_S‘Snd¬d
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
Snd¬d
)

429 
MODIFY_REG
(
SPIx
->
CR2
, 
SPI_CR2_FRF
, 
Snd¬d
);

440 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘Snd¬d
(
SPI_Ty³Def
 *
SPIx
)

442  (
ušt32_t
)(
READ_BIT
(
SPIx
->
CR2
, 
SPI_CR2_FRF
));

456 
__STATIC_INLINE
 
LL_SPI_S‘ClockPha£
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
ClockPha£
)

458 
MODIFY_REG
(
SPIx
->
CR1
, 
SPI_CR1_CPHA
, 
ClockPha£
);

469 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘ClockPha£
(
SPI_Ty³Def
 *
SPIx
)

471  (
ušt32_t
)(
READ_BIT
(
SPIx
->
CR1
, 
SPI_CR1_CPHA
));

485 
__STATIC_INLINE
 
LL_SPI_S‘ClockPÞ¬™y
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
ClockPÞ¬™y
)

487 
MODIFY_REG
(
SPIx
->
CR1
, 
SPI_CR1_CPOL
, 
ClockPÞ¬™y
);

498 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘ClockPÞ¬™y
(
SPI_Ty³Def
 *
SPIx
)

500  (
ušt32_t
)(
READ_BIT
(
SPIx
->
CR1
, 
SPI_CR1_CPOL
));

519 
__STATIC_INLINE
 
LL_SPI_S‘BaudR©eP»sÿËr
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
BaudR©e
)

521 
MODIFY_REG
(
SPIx
->
CR1
, 
SPI_CR1_BR
, 
BaudR©e
);

538 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘BaudR©eP»sÿËr
(
SPI_Ty³Def
 *
SPIx
)

540  (
ušt32_t
)(
READ_BIT
(
SPIx
->
CR1
, 
SPI_CR1_BR
));

553 
__STATIC_INLINE
 
LL_SPI_S‘T¿nsãrB™Ord”
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
B™Ord”
)

555 
MODIFY_REG
(
SPIx
->
CR1
, 
SPI_CR1_LSBFIRST
, 
B™Ord”
);

566 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘T¿nsãrB™Ord”
(
SPI_Ty³Def
 *
SPIx
)

568  (
ušt32_t
)(
READ_BIT
(
SPIx
->
CR1
, 
SPI_CR1_LSBFIRST
));

586 
__STATIC_INLINE
 
LL_SPI_S‘T¿nsãrDœeùiÚ
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
T¿nsãrDœeùiÚ
)

588 
MODIFY_REG
(
SPIx
->
CR1
, 
SPI_CR1_RXONLY
 | 
SPI_CR1_BIDIMODE
 | 
SPI_CR1_BIDIOE
, 
T¿nsãrDœeùiÚ
);

603 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘T¿nsãrDœeùiÚ
(
SPI_Ty³Def
 *
SPIx
)

605  (
ušt32_t
)(
READ_BIT
(
SPIx
->
CR1
, 
SPI_CR1_RXONLY
 | 
SPI_CR1_BIDIMODE
 | 
SPI_CR1_BIDIOE
));

628 
__STATIC_INLINE
 
LL_SPI_S‘D©aWidth
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
D©aWidth
)

630 
MODIFY_REG
(
SPIx
->
CR2
, 
SPI_CR2_DS
, 
D©aWidth
);

652 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘D©aWidth
(
SPI_Ty³Def
 *
SPIx
)

654  (
ušt32_t
)(
READ_BIT
(
SPIx
->
CR2
, 
SPI_CR2_DS
));

666 
__STATIC_INLINE
 
LL_SPI_S‘RxFIFOTh»shÞd
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
Th»shÞd
)

668 
MODIFY_REG
(
SPIx
->
CR2
, 
SPI_CR2_FRXTH
, 
Th»shÞd
);

679 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘RxFIFOTh»shÞd
(
SPI_Ty³Def
 *
SPIx
)

681  (
ušt32_t
)(
READ_BIT
(
SPIx
->
CR2
, 
SPI_CR2_FRXTH
));

699 
__STATIC_INLINE
 
LL_SPI_EÇbËCRC
(
SPI_Ty³Def
 *
SPIx
)

701 
SET_BIT
(
SPIx
->
CR1
, 
SPI_CR1_CRCEN
);

711 
__STATIC_INLINE
 
LL_SPI_Di§bËCRC
(
SPI_Ty³Def
 *
SPIx
)

713 
CLEAR_BIT
(
SPIx
->
CR1
, 
SPI_CR1_CRCEN
);

723 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_IsEÇbËdCRC
(
SPI_Ty³Def
 *
SPIx
)

725  ((
READ_BIT
(
SPIx
->
CR1
, 
SPI_CR1_CRCEN
) == (SPI_CR1_CRCEN)) ? 1UL : 0UL);

738 
__STATIC_INLINE
 
LL_SPI_S‘CRCWidth
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
CRCL’gth
)

740 
MODIFY_REG
(
SPIx
->
CR1
, 
SPI_CR1_CRCL
, 
CRCL’gth
);

751 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘CRCWidth
(
SPI_Ty³Def
 *
SPIx
)

753  (
ušt32_t
)(
READ_BIT
(
SPIx
->
CR1
, 
SPI_CR1_CRCL
));

763 
__STATIC_INLINE
 
LL_SPI_S‘CRCNext
(
SPI_Ty³Def
 *
SPIx
)

765 
SET_BIT
(
SPIx
->
CR1
, 
SPI_CR1_CRCNEXT
);

775 
__STATIC_INLINE
 
LL_SPI_S‘CRCPÞynomŸl
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
CRCPÞy
)

777 
WRITE_REG
(
SPIx
->
CRCPR
, (
ušt16_t
)
CRCPÞy
);

786 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘CRCPÞynomŸl
(
SPI_Ty³Def
 *
SPIx
)

788  (
ušt32_t
)(
READ_REG
(
SPIx
->
CRCPR
));

797 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘RxCRC
(
SPI_Ty³Def
 *
SPIx
)

799  (
ušt32_t
)(
READ_REG
(
SPIx
->
RXCRCR
));

808 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘TxCRC
(
SPI_Ty³Def
 *
SPIx
)

810  (
ušt32_t
)(
READ_REG
(
SPIx
->
TXCRCR
));

833 
__STATIC_INLINE
 
LL_SPI_S‘NSSMode
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
NSS
)

835 
MODIFY_REG
(
SPIx
->
CR1
, 
SPI_CR1_SSM
, 
NSS
);

836 
MODIFY_REG
(
SPIx
->
CR2
, 
SPI_CR2_SSOE
, ((
ušt32_t
)(
NSS
 >> 16U)));

849 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘NSSMode
(
SPI_Ty³Def
 *
SPIx
)

851 
ušt32_t
 
Ssm
 = (
READ_BIT
(
SPIx
->
CR1
, 
SPI_CR1_SSM
));

852 
ušt32_t
 
SsÛ
 = (
READ_BIT
(
SPIx
->
CR2
, 
SPI_CR2_SSOE
) << 16U);

853  (
Ssm
 | 
SsÛ
);

863 
__STATIC_INLINE
 
LL_SPI_EÇbËNSSPul£Mgt
(
SPI_Ty³Def
 *
SPIx
)

865 
SET_BIT
(
SPIx
->
CR2
, 
SPI_CR2_NSSP
);

875 
__STATIC_INLINE
 
LL_SPI_Di§bËNSSPul£Mgt
(
SPI_Ty³Def
 *
SPIx
)

877 
CLEAR_BIT
(
SPIx
->
CR2
, 
SPI_CR2_NSSP
);

887 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_IsEÇbËdNSSPul£
(
SPI_Ty³Def
 *
SPIx
)

889  ((
READ_BIT
(
SPIx
->
CR2
, 
SPI_CR2_NSSP
) == (SPI_CR2_NSSP)) ? 1UL : 0UL);

906 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_IsAùiveFÏg_RXNE
(
SPI_Ty³Def
 *
SPIx
)

908  ((
READ_BIT
(
SPIx
->
SR
, 
SPI_SR_RXNE
) == (SPI_SR_RXNE)) ? 1UL : 0UL);

917 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_IsAùiveFÏg_TXE
(
SPI_Ty³Def
 *
SPIx
)

919  ((
READ_BIT
(
SPIx
->
SR
, 
SPI_SR_TXE
) == (SPI_SR_TXE)) ? 1UL : 0UL);

928 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_IsAùiveFÏg_CRCERR
(
SPI_Ty³Def
 *
SPIx
)

930  ((
READ_BIT
(
SPIx
->
SR
, 
SPI_SR_CRCERR
) == (SPI_SR_CRCERR)) ? 1UL : 0UL);

939 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_IsAùiveFÏg_MODF
(
SPI_Ty³Def
 *
SPIx
)

941  ((
READ_BIT
(
SPIx
->
SR
, 
SPI_SR_MODF
) == (SPI_SR_MODF)) ? 1UL : 0UL);

950 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_IsAùiveFÏg_OVR
(
SPI_Ty³Def
 *
SPIx
)

952  ((
READ_BIT
(
SPIx
->
SR
, 
SPI_SR_OVR
) == (SPI_SR_OVR)) ? 1UL : 0UL);

968 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_IsAùiveFÏg_BSY
(
SPI_Ty³Def
 *
SPIx
)

970  ((
READ_BIT
(
SPIx
->
SR
, 
SPI_SR_BSY
) == (SPI_SR_BSY)) ? 1UL : 0UL);

979 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_IsAùiveFÏg_FRE
(
SPI_Ty³Def
 *
SPIx
)

981  ((
READ_BIT
(
SPIx
->
SR
, 
SPI_SR_FRE
) == (SPI_SR_FRE)) ? 1UL : 0UL);

994 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘RxFIFOLev–
(
SPI_Ty³Def
 *
SPIx
)

996  (
ušt32_t
)(
READ_BIT
(
SPIx
->
SR
, 
SPI_SR_FRLVL
));

1009 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘TxFIFOLev–
(
SPI_Ty³Def
 *
SPIx
)

1011  (
ušt32_t
)(
READ_BIT
(
SPIx
->
SR
, 
SPI_SR_FTLVL
));

1020 
__STATIC_INLINE
 
LL_SPI_CË¬FÏg_CRCERR
(
SPI_Ty³Def
 *
SPIx
)

1022 
CLEAR_BIT
(
SPIx
->
SR
, 
SPI_SR_CRCERR
);

1033 
__STATIC_INLINE
 
LL_SPI_CË¬FÏg_MODF
(
SPI_Ty³Def
 *
SPIx
)

1035 
__IO
 
ušt32_t
 
tm´eg_¤
;

1036 
tm´eg_¤
 = 
SPIx
->
SR
;

1037 (è
tm´eg_¤
;

1038 
CLEAR_BIT
(
SPIx
->
CR1
, 
SPI_CR1_SPE
);

1049 
__STATIC_INLINE
 
LL_SPI_CË¬FÏg_OVR
(
SPI_Ty³Def
 *
SPIx
)

1051 
__IO
 
ušt32_t
 
tm´eg
;

1052 
tm´eg
 = 
SPIx
->
DR
;

1053 (è
tm´eg
;

1054 
tm´eg
 = 
SPIx
->
SR
;

1055 (è
tm´eg
;

1065 
__STATIC_INLINE
 
LL_SPI_CË¬FÏg_FRE
(
SPI_Ty³Def
 *
SPIx
)

1067 
__IO
 
ušt32_t
 
tm´eg
;

1068 
tm´eg
 = 
SPIx
->
SR
;

1069 (è
tm´eg
;

1087 
__STATIC_INLINE
 
LL_SPI_EÇbËIT_ERR
(
SPI_Ty³Def
 *
SPIx
)

1089 
SET_BIT
(
SPIx
->
CR2
, 
SPI_CR2_ERRIE
);

1098 
__STATIC_INLINE
 
LL_SPI_EÇbËIT_RXNE
(
SPI_Ty³Def
 *
SPIx
)

1100 
SET_BIT
(
SPIx
->
CR2
, 
SPI_CR2_RXNEIE
);

1109 
__STATIC_INLINE
 
LL_SPI_EÇbËIT_TXE
(
SPI_Ty³Def
 *
SPIx
)

1111 
SET_BIT
(
SPIx
->
CR2
, 
SPI_CR2_TXEIE
);

1121 
__STATIC_INLINE
 
LL_SPI_Di§bËIT_ERR
(
SPI_Ty³Def
 *
SPIx
)

1123 
CLEAR_BIT
(
SPIx
->
CR2
, 
SPI_CR2_ERRIE
);

1132 
__STATIC_INLINE
 
LL_SPI_Di§bËIT_RXNE
(
SPI_Ty³Def
 *
SPIx
)

1134 
CLEAR_BIT
(
SPIx
->
CR2
, 
SPI_CR2_RXNEIE
);

1143 
__STATIC_INLINE
 
LL_SPI_Di§bËIT_TXE
(
SPI_Ty³Def
 *
SPIx
)

1145 
CLEAR_BIT
(
SPIx
->
CR2
, 
SPI_CR2_TXEIE
);

1154 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_IsEÇbËdIT_ERR
(
SPI_Ty³Def
 *
SPIx
)

1156  ((
READ_BIT
(
SPIx
->
CR2
, 
SPI_CR2_ERRIE
) == (SPI_CR2_ERRIE)) ? 1UL : 0UL);

1165 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_IsEÇbËdIT_RXNE
(
SPI_Ty³Def
 *
SPIx
)

1167  ((
READ_BIT
(
SPIx
->
CR2
, 
SPI_CR2_RXNEIE
) == (SPI_CR2_RXNEIE)) ? 1UL : 0UL);

1176 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_IsEÇbËdIT_TXE
(
SPI_Ty³Def
 *
SPIx
)

1178  ((
READ_BIT
(
SPIx
->
CR2
, 
SPI_CR2_TXEIE
) == (SPI_CR2_TXEIE)) ? 1UL : 0UL);

1195 
__STATIC_INLINE
 
LL_SPI_EÇbËDMAReq_RX
(
SPI_Ty³Def
 *
SPIx
)

1197 
SET_BIT
(
SPIx
->
CR2
, 
SPI_CR2_RXDMAEN
);

1206 
__STATIC_INLINE
 
LL_SPI_Di§bËDMAReq_RX
(
SPI_Ty³Def
 *
SPIx
)

1208 
CLEAR_BIT
(
SPIx
->
CR2
, 
SPI_CR2_RXDMAEN
);

1217 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_IsEÇbËdDMAReq_RX
(
SPI_Ty³Def
 *
SPIx
)

1219  ((
READ_BIT
(
SPIx
->
CR2
, 
SPI_CR2_RXDMAEN
) == (SPI_CR2_RXDMAEN)) ? 1UL : 0UL);

1228 
__STATIC_INLINE
 
LL_SPI_EÇbËDMAReq_TX
(
SPI_Ty³Def
 *
SPIx
)

1230 
SET_BIT
(
SPIx
->
CR2
, 
SPI_CR2_TXDMAEN
);

1239 
__STATIC_INLINE
 
LL_SPI_Di§bËDMAReq_TX
(
SPI_Ty³Def
 *
SPIx
)

1241 
CLEAR_BIT
(
SPIx
->
CR2
, 
SPI_CR2_TXDMAEN
);

1250 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_IsEÇbËdDMAReq_TX
(
SPI_Ty³Def
 *
SPIx
)

1252  ((
READ_BIT
(
SPIx
->
CR2
, 
SPI_CR2_TXDMAEN
) == (SPI_CR2_TXDMAEN)) ? 1UL : 0UL);

1264 
__STATIC_INLINE
 
LL_SPI_S‘DMAP¬™y_RX
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
P¬™y
)

1266 
MODIFY_REG
(
SPIx
->
CR2
, 
SPI_CR2_LDMARX
, (
P¬™y
 << 
SPI_CR2_LDMARX_Pos
));

1277 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘DMAP¬™y_RX
(
SPI_Ty³Def
 *
SPIx
)

1279  (
ušt32_t
)(
READ_BIT
(
SPIx
->
CR2
, 
SPI_CR2_LDMARX
è>> 
SPI_CR2_LDMARX_Pos
);

1291 
__STATIC_INLINE
 
LL_SPI_S‘DMAP¬™y_TX
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
P¬™y
)

1293 
MODIFY_REG
(
SPIx
->
CR2
, 
SPI_CR2_LDMATX
, (
P¬™y
 << 
SPI_CR2_LDMATX_Pos
));

1304 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_G‘DMAP¬™y_TX
(
SPI_Ty³Def
 *
SPIx
)

1306  (
ušt32_t
)(
READ_BIT
(
SPIx
->
CR2
, 
SPI_CR2_LDMATX
è>> 
SPI_CR2_LDMATX_Pos
);

1315 
__STATIC_INLINE
 
ušt32_t
 
LL_SPI_DMA_G‘RegAddr
(
SPI_Ty³Def
 *
SPIx
)

1317  (
ušt32_t
è&(
SPIx
->
DR
);

1334 
__STATIC_INLINE
 
ušt8_t
 
LL_SPI_ReûiveD©a8
(
SPI_Ty³Def
 *
SPIx
)

1336  (
ušt8_t
)(
READ_REG
(
SPIx
->
DR
));

1345 
__STATIC_INLINE
 
ušt16_t
 
LL_SPI_ReûiveD©a16
(
SPI_Ty³Def
 *
SPIx
)

1347  (
ušt16_t
)(
READ_REG
(
SPIx
->
DR
));

1357 
__STATIC_INLINE
 
LL_SPI_T¿nsm™D©a8
(
SPI_Ty³Def
 *
SPIx
, 
ušt8_t
 
TxD©a
)

1359 #ià
defšed
 (
__GNUC__
)

1360 
__IO
 
ušt8_t
 *
¥idr
 = ((__IO ušt8_ˆ*)&
SPIx
->
DR
);

1361 *
¥idr
 = 
TxD©a
;

1363 *((
__IO
 
ušt8_t
 *)&
SPIx
->
DR
èð
TxD©a
;

1374 
__STATIC_INLINE
 
LL_SPI_T¿nsm™D©a16
(
SPI_Ty³Def
 *
SPIx
, 
ušt16_t
 
TxD©a
)

1376 #ià
defšed
 (
__GNUC__
)

1377 
__IO
 
ušt16_t
 *
¥idr
 = ((__IO ušt16_ˆ*)&
SPIx
->
DR
);

1378 *
¥idr
 = 
TxD©a
;

1380 
SPIx
->
DR
 = 
TxD©a
;

1387 #ià
defšed
(
USE_FULL_LL_DRIVER
)

1392 
E¼ÜStus
 
LL_SPI_DeIn™
(
SPI_Ty³Def
 *
SPIx
);

1393 
E¼ÜStus
 
LL_SPI_In™
(
SPI_Ty³Def
 *
SPIx
, 
LL_SPI_In™Ty³Def
 *
SPI_In™SŒuù
);

1394 
LL_SPI_SŒuùIn™
(
LL_SPI_In™Ty³Def
 *
SPI_In™SŒuù
);

1408 #ià
defšed
(
SPI_I2S_SUPPORT
)

1418 #ià
defšed
(
USE_FULL_LL_DRIVER
)

1429 
ušt32_t
 
Mode
;

1434 
ušt32_t
 
Snd¬d
;

1440 
ušt32_t
 
D©aFÜm©
;

1446 
ušt32_t
 
MCLKOuut
;

1452 
ušt32_t
 
AudioF»q
;

1459 
ušt32_t
 
ClockPÞ¬™y
;

1464 } 
	tLL_I2S_In™Ty³Def
;

1480 
	#LL_I2S_SR_RXNE
 
LL_SPI_SR_RXNE


	)

1481 
	#LL_I2S_SR_TXE
 
LL_SPI_SR_TXE


	)

1482 
	#LL_I2S_SR_BSY
 
LL_SPI_SR_BSY


	)

1483 
	#LL_I2S_SR_UDR
 
SPI_SR_UDR


	)

1484 
	#LL_I2S_SR_OVR
 
LL_SPI_SR_OVR


	)

1485 
	#LL_I2S_SR_FRE
 
LL_SPI_SR_FRE


	)

1494 
	#LL_I2S_CR2_RXNEIE
 
LL_SPI_CR2_RXNEIE


	)

1495 
	#LL_I2S_CR2_TXEIE
 
LL_SPI_CR2_TXEIE


	)

1496 
	#LL_I2S_CR2_ERRIE
 
LL_SPI_CR2_ERRIE


	)

1504 
	#LL_I2S_DATAFORMAT_16B
 0x00000000U

	)

1505 
	#LL_I2S_DATAFORMAT_16B_EXTENDED
 (
SPI_I2SCFGR_CHLEN
è

	)

1506 
	#LL_I2S_DATAFORMAT_24B
 (
SPI_I2SCFGR_CHLEN
 | 
SPI_I2SCFGR_DATLEN_0
è

	)

1507 
	#LL_I2S_DATAFORMAT_32B
 (
SPI_I2SCFGR_CHLEN
 | 
SPI_I2SCFGR_DATLEN_1
è

	)

1515 
	#LL_I2S_POLARITY_LOW
 0x00000000U

	)

1516 
	#LL_I2S_POLARITY_HIGH
 (
SPI_I2SCFGR_CKPOL
è

	)

1524 
	#LL_I2S_STANDARD_PHILIPS
 0x00000000U

	)

1525 
	#LL_I2S_STANDARD_MSB
 (
SPI_I2SCFGR_I2SSTD_0
è

	)

1526 
	#LL_I2S_STANDARD_LSB
 (
SPI_I2SCFGR_I2SSTD_1
è

	)

1527 
	#LL_I2S_STANDARD_PCM_SHORT
 (
SPI_I2SCFGR_I2SSTD_0
 | 
SPI_I2SCFGR_I2SSTD_1
è

	)

1528 
	#LL_I2S_STANDARD_PCM_LONG
 (
SPI_I2SCFGR_I2SSTD_0
 | 
SPI_I2SCFGR_I2SSTD_1
 | 
SPI_I2SCFGR_PCMSYNC
è

	)

1536 
	#LL_I2S_MODE_SLAVE_TX
 0x00000000U

	)

1537 
	#LL_I2S_MODE_SLAVE_RX
 (
SPI_I2SCFGR_I2SCFG_0
è

	)

1538 
	#LL_I2S_MODE_MASTER_TX
 (
SPI_I2SCFGR_I2SCFG_1
è

	)

1539 
	#LL_I2S_MODE_MASTER_RX
 (
SPI_I2SCFGR_I2SCFG_0
 | 
SPI_I2SCFGR_I2SCFG_1
è

	)

1547 
	#LL_I2S_PRESCALER_PARITY_EVEN
 0x00000000U

	)

1548 
	#LL_I2S_PRESCALER_PARITY_ODD
 (
SPI_I2SPR_ODD
 >> 8Uè

	)

1553 #ià
defšed
(
USE_FULL_LL_DRIVER
)

1558 
	#LL_I2S_MCLK_OUTPUT_DISABLE
 0x00000000U

	)

1559 
	#LL_I2S_MCLK_OUTPUT_ENABLE
 (
SPI_I2SPR_MCKOE
è

	)

1568 
	#LL_I2S_AUDIOFREQ_192K
 192000U

	)

1569 
	#LL_I2S_AUDIOFREQ_96K
 96000U

	)

1570 
	#LL_I2S_AUDIOFREQ_48K
 48000U

	)

1571 
	#LL_I2S_AUDIOFREQ_44K
 44100U

	)

1572 
	#LL_I2S_AUDIOFREQ_32K
 32000U

	)

1573 
	#LL_I2S_AUDIOFREQ_22K
 22050U

	)

1574 
	#LL_I2S_AUDIOFREQ_16K
 16000U

	)

1575 
	#LL_I2S_AUDIOFREQ_11K
 11025U

	)

1576 
	#LL_I2S_AUDIOFREQ_8K
 8000U

	)

1577 
	#LL_I2S_AUDIOFREQ_DEFAULT
 2U

	)

1603 
	#LL_I2S_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

1611 
	#LL_I2S_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

1638 
__STATIC_INLINE
 
LL_I2S_EÇbË
(
SPI_Ty³Def
 *
SPIx
)

1640 
SET_BIT
(
SPIx
->
I2SCFGR
, 
SPI_I2SCFGR_I2SMOD
 | 
SPI_I2SCFGR_I2SE
);

1649 
__STATIC_INLINE
 
LL_I2S_Di§bË
(
SPI_Ty³Def
 *
SPIx
)

1651 
CLEAR_BIT
(
SPIx
->
I2SCFGR
, 
SPI_I2SCFGR_I2SMOD
 | 
SPI_I2SCFGR_I2SE
);

1660 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_IsEÇbËd
(
SPI_Ty³Def
 *
SPIx
)

1662  ((
READ_BIT
(
SPIx
->
I2SCFGR
, 
SPI_I2SCFGR_I2SE
) == (SPI_I2SCFGR_I2SE)) ? 1UL : 0UL);

1677 
__STATIC_INLINE
 
LL_I2S_S‘D©aFÜm©
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
D©aFÜm©
)

1679 
MODIFY_REG
(
SPIx
->
I2SCFGR
, 
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
, 
D©aFÜm©
);

1693 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_G‘D©aFÜm©
(
SPI_Ty³Def
 *
SPIx
)

1695  (
ušt32_t
)(
READ_BIT
(
SPIx
->
I2SCFGR
, 
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
));

1707 
__STATIC_INLINE
 
LL_I2S_S‘ClockPÞ¬™y
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
ClockPÞ¬™y
)

1709 
SET_BIT
(
SPIx
->
I2SCFGR
, 
ClockPÞ¬™y
);

1720 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_G‘ClockPÞ¬™y
(
SPI_Ty³Def
 *
SPIx
)

1722  (
ušt32_t
)(
READ_BIT
(
SPIx
->
I2SCFGR
, 
SPI_I2SCFGR_CKPOL
));

1738 
__STATIC_INLINE
 
LL_I2S_S‘Snd¬d
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
Snd¬d
)

1740 
MODIFY_REG
(
SPIx
->
I2SCFGR
, 
SPI_I2SCFGR_I2SSTD
 | 
SPI_I2SCFGR_PCMSYNC
, 
Snd¬d
);

1755 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_G‘Snd¬d
(
SPI_Ty³Def
 *
SPIx
)

1757  (
ušt32_t
)(
READ_BIT
(
SPIx
->
I2SCFGR
, 
SPI_I2SCFGR_I2SSTD
 | 
SPI_I2SCFGR_PCMSYNC
));

1771 
__STATIC_INLINE
 
LL_I2S_S‘T¿nsãrMode
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
Mode
)

1773 
MODIFY_REG
(
SPIx
->
I2SCFGR
, 
SPI_I2SCFGR_I2SCFG
, 
Mode
);

1786 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_G‘T¿nsãrMode
(
SPI_Ty³Def
 *
SPIx
)

1788  (
ušt32_t
)(
READ_BIT
(
SPIx
->
I2SCFGR
, 
SPI_I2SCFGR_I2SCFG
));

1798 
__STATIC_INLINE
 
LL_I2S_S‘P»sÿËrLš—r
(
SPI_Ty³Def
 *
SPIx
, 
ušt8_t
 
P»sÿËrLš—r
)

1800 
MODIFY_REG
(
SPIx
->
I2SPR
, 
SPI_I2SPR_I2SDIV
, 
P»sÿËrLš—r
);

1809 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_G‘P»sÿËrLš—r
(
SPI_Ty³Def
 *
SPIx
)

1811  (
ušt32_t
)(
READ_BIT
(
SPIx
->
I2SPR
, 
SPI_I2SPR_I2SDIV
));

1823 
__STATIC_INLINE
 
LL_I2S_S‘P»sÿËrP¬™y
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
P»sÿËrP¬™y
)

1825 
MODIFY_REG
(
SPIx
->
I2SPR
, 
SPI_I2SPR_ODD
, 
P»sÿËrP¬™y
 << 8U);

1836 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_G‘P»sÿËrP¬™y
(
SPI_Ty³Def
 *
SPIx
)

1838  (
ušt32_t
)(
READ_BIT
(
SPIx
->
I2SPR
, 
SPI_I2SPR_ODD
) >> 8U);

1847 
__STATIC_INLINE
 
LL_I2S_EÇbËMa¡”Clock
(
SPI_Ty³Def
 *
SPIx
)

1849 
SET_BIT
(
SPIx
->
I2SPR
, 
SPI_I2SPR_MCKOE
);

1858 
__STATIC_INLINE
 
LL_I2S_Di§bËMa¡”Clock
(
SPI_Ty³Def
 *
SPIx
)

1860 
CLEAR_BIT
(
SPIx
->
I2SPR
, 
SPI_I2SPR_MCKOE
);

1869 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_IsEÇbËdMa¡”Clock
(
SPI_Ty³Def
 *
SPIx
)

1871  ((
READ_BIT
(
SPIx
->
I2SPR
, 
SPI_I2SPR_MCKOE
) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL);

1874 #ià
defšed
(
SPI_I2SCFGR_ASTRTEN
)

1881 
__STATIC_INLINE
 
LL_I2S_EÇbËAsyncS¹
(
SPI_Ty³Def
 *
SPIx
)

1883 
SET_BIT
(
SPIx
->
I2SCFGR
, 
SPI_I2SCFGR_ASTRTEN
);

1892 
__STATIC_INLINE
 
LL_I2S_Di§bËAsyncS¹
(
SPI_Ty³Def
 *
SPIx
)

1894 
CLEAR_BIT
(
SPIx
->
I2SCFGR
, 
SPI_I2SCFGR_ASTRTEN
);

1903 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_IsEÇbËdAsyncS¹
(
SPI_Ty³Def
 *
SPIx
)

1905  ((
READ_BIT
(
SPIx
->
I2SCFGR
, 
SPI_I2SCFGR_ASTRTEN
) == (SPI_I2SCFGR_ASTRTEN)) ? 1UL : 0UL);

1923 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_IsAùiveFÏg_RXNE
(
SPI_Ty³Def
 *
SPIx
)

1925  
LL_SPI_IsAùiveFÏg_RXNE
(
SPIx
);

1934 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_IsAùiveFÏg_TXE
(
SPI_Ty³Def
 *
SPIx
)

1936  
LL_SPI_IsAùiveFÏg_TXE
(
SPIx
);

1945 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_IsAùiveFÏg_BSY
(
SPI_Ty³Def
 *
SPIx
)

1947  
LL_SPI_IsAùiveFÏg_BSY
(
SPIx
);

1956 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_IsAùiveFÏg_OVR
(
SPI_Ty³Def
 *
SPIx
)

1958  
LL_SPI_IsAùiveFÏg_OVR
(
SPIx
);

1967 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_IsAùiveFÏg_UDR
(
SPI_Ty³Def
 *
SPIx
)

1969  ((
READ_BIT
(
SPIx
->
SR
, 
SPI_SR_UDR
) == (SPI_SR_UDR)) ? 1UL : 0UL);

1978 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_IsAùiveFÏg_FRE
(
SPI_Ty³Def
 *
SPIx
)

1980  
LL_SPI_IsAùiveFÏg_FRE
(
SPIx
);

1992 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_IsAùiveFÏg_CHSIDE
(
SPI_Ty³Def
 *
SPIx
)

1994  ((
READ_BIT
(
SPIx
->
SR
, 
SPI_SR_CHSIDE
) == (SPI_SR_CHSIDE)) ? 1UL : 0UL);

2003 
__STATIC_INLINE
 
LL_I2S_CË¬FÏg_OVR
(
SPI_Ty³Def
 *
SPIx
)

2005 
LL_SPI_CË¬FÏg_OVR
(
SPIx
);

2014 
__STATIC_INLINE
 
LL_I2S_CË¬FÏg_UDR
(
SPI_Ty³Def
 *
SPIx
)

2016 
__IO
 
ušt32_t
 
tm´eg
;

2017 
tm´eg
 = 
SPIx
->
SR
;

2018 ()
tm´eg
;

2027 
__STATIC_INLINE
 
LL_I2S_CË¬FÏg_FRE
(
SPI_Ty³Def
 *
SPIx
)

2029 
LL_SPI_CË¬FÏg_FRE
(
SPIx
);

2047 
__STATIC_INLINE
 
LL_I2S_EÇbËIT_ERR
(
SPI_Ty³Def
 *
SPIx
)

2049 
LL_SPI_EÇbËIT_ERR
(
SPIx
);

2058 
__STATIC_INLINE
 
LL_I2S_EÇbËIT_RXNE
(
SPI_Ty³Def
 *
SPIx
)

2060 
LL_SPI_EÇbËIT_RXNE
(
SPIx
);

2069 
__STATIC_INLINE
 
LL_I2S_EÇbËIT_TXE
(
SPI_Ty³Def
 *
SPIx
)

2071 
LL_SPI_EÇbËIT_TXE
(
SPIx
);

2081 
__STATIC_INLINE
 
LL_I2S_Di§bËIT_ERR
(
SPI_Ty³Def
 *
SPIx
)

2083 
LL_SPI_Di§bËIT_ERR
(
SPIx
);

2092 
__STATIC_INLINE
 
LL_I2S_Di§bËIT_RXNE
(
SPI_Ty³Def
 *
SPIx
)

2094 
LL_SPI_Di§bËIT_RXNE
(
SPIx
);

2103 
__STATIC_INLINE
 
LL_I2S_Di§bËIT_TXE
(
SPI_Ty³Def
 *
SPIx
)

2105 
LL_SPI_Di§bËIT_TXE
(
SPIx
);

2114 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_IsEÇbËdIT_ERR
(
SPI_Ty³Def
 *
SPIx
)

2116  
LL_SPI_IsEÇbËdIT_ERR
(
SPIx
);

2125 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_IsEÇbËdIT_RXNE
(
SPI_Ty³Def
 *
SPIx
)

2127  
LL_SPI_IsEÇbËdIT_RXNE
(
SPIx
);

2136 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_IsEÇbËdIT_TXE
(
SPI_Ty³Def
 *
SPIx
)

2138  
LL_SPI_IsEÇbËdIT_TXE
(
SPIx
);

2155 
__STATIC_INLINE
 
LL_I2S_EÇbËDMAReq_RX
(
SPI_Ty³Def
 *
SPIx
)

2157 
LL_SPI_EÇbËDMAReq_RX
(
SPIx
);

2166 
__STATIC_INLINE
 
LL_I2S_Di§bËDMAReq_RX
(
SPI_Ty³Def
 *
SPIx
)

2168 
LL_SPI_Di§bËDMAReq_RX
(
SPIx
);

2177 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_IsEÇbËdDMAReq_RX
(
SPI_Ty³Def
 *
SPIx
)

2179  
LL_SPI_IsEÇbËdDMAReq_RX
(
SPIx
);

2188 
__STATIC_INLINE
 
LL_I2S_EÇbËDMAReq_TX
(
SPI_Ty³Def
 *
SPIx
)

2190 
LL_SPI_EÇbËDMAReq_TX
(
SPIx
);

2199 
__STATIC_INLINE
 
LL_I2S_Di§bËDMAReq_TX
(
SPI_Ty³Def
 *
SPIx
)

2201 
LL_SPI_Di§bËDMAReq_TX
(
SPIx
);

2210 
__STATIC_INLINE
 
ušt32_t
 
LL_I2S_IsEÇbËdDMAReq_TX
(
SPI_Ty³Def
 *
SPIx
)

2212  
LL_SPI_IsEÇbËdDMAReq_TX
(
SPIx
);

2229 
__STATIC_INLINE
 
ušt16_t
 
LL_I2S_ReûiveD©a16
(
SPI_Ty³Def
 *
SPIx
)

2231  
LL_SPI_ReûiveD©a16
(
SPIx
);

2241 
__STATIC_INLINE
 
LL_I2S_T¿nsm™D©a16
(
SPI_Ty³Def
 *
SPIx
, 
ušt16_t
 
TxD©a
)

2243 
LL_SPI_T¿nsm™D©a16
(
SPIx
, 
TxD©a
);

2250 #ià
defšed
(
USE_FULL_LL_DRIVER
)

2255 
E¼ÜStus
 
LL_I2S_DeIn™
(
SPI_Ty³Def
 *
SPIx
);

2256 
E¼ÜStus
 
LL_I2S_In™
(
SPI_Ty³Def
 *
SPIx
, 
LL_I2S_In™Ty³Def
 *
I2S_In™SŒuù
);

2257 
LL_I2S_SŒuùIn™
(
LL_I2S_In™Ty³Def
 *
I2S_In™SŒuù
);

2258 
LL_I2S_CÚfigP»sÿËr
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
P»sÿËrLš—r
, ušt32_ˆ
P»sÿËrP¬™y
);

2280 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_system.h

34 #iâdeà
__STM32G4xx_LL_SYSTEM_H


35 
	#__STM32G4xx_LL_SYSTEM_H


	)

37 #ifdeà
__ýlu¥lus


42 
	~"¡m32g4xx.h
"

48 #ià
defšed
 (
FLASH
è|| defšed (
SYSCFG
è|| defšed (
DBGMCU
è|| defšed (
VREFBUF
)

63 
	#DBGMCU_REVID_POSITION
 (
ušt32_t
)
	`POSITION_VAL
(
DBGMCU_IDCODE_REV_ID
)

	)

68 
	#FLASH_PDKEY1
 0x04152637U

	)

69 
	#FLASH_PDKEY2
 0xFAFBFCFDU

	)

87 
	#LL_SYSCFG_REMAP_FLASH
 0x00000000U

	)

88 
	#LL_SYSCFG_REMAP_SYSTEMFLASH
 
SYSCFG_MEMRMP_MEM_MODE_0


	)

89 
	#LL_SYSCFG_REMAP_SRAM
 (
SYSCFG_MEMRMP_MEM_MODE_1
 | 
SYSCFG_MEMRMP_MEM_MODE_0
è

	)

90 #ià
defšed
(
FMC_Bªk1_R
)

91 
	#LL_SYSCFG_REMAP_FMC
 
SYSCFG_MEMRMP_MEM_MODE_1


	)

93 
	#LL_SYSCFG_REMAP_QUADSPI
 (
SYSCFG_MEMRMP_MEM_MODE_2
 | 
SYSCFG_MEMRMP_MEM_MODE_1
è

	)

98 #ià
defšed
(
SYSCFG_MEMRMP_FB_MODE
)

102 
	#LL_SYSCFG_BANKMODE_BANK1
 0x00000000U

	)

104 
	#LL_SYSCFG_BANKMODE_BANK2
 
SYSCFG_MEMRMP_FB_MODE


	)

114 
	#LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 
SYSCFG_CFGR1_I2C_PB6_FMP


	)

115 
	#LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 
SYSCFG_CFGR1_I2C_PB7_FMP


	)

116 #ià
defšed
(
SYSCFG_CFGR1_I2C_PB8_FMP
)

117 
	#LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 
SYSCFG_CFGR1_I2C_PB8_FMP


	)

119 #ià
defšed
(
SYSCFG_CFGR1_I2C_PB9_FMP
)

120 
	#LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 
SYSCFG_CFGR1_I2C_PB9_FMP


	)

122 
	#LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 
SYSCFG_CFGR1_I2C1_FMP


	)

123 #ià
defšed
(
I2C2
)

124 
	#LL_SYSCFG_I2C_FASTMODEPLUS_I2C2
 
SYSCFG_CFGR1_I2C2_FMP


	)

126 
	#LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 
SYSCFG_CFGR1_I2C3_FMP


	)

127 #ià
defšed
(
I2C4
)

128 
	#LL_SYSCFG_I2C_FASTMODEPLUS_I2C4
 
SYSCFG_CFGR1_I2C4_FMP


	)

137 
	#LL_SYSCFG_EXTI_PORTA
 0U

	)

138 
	#LL_SYSCFG_EXTI_PORTB
 1U

	)

139 
	#LL_SYSCFG_EXTI_PORTC
 2U

	)

140 
	#LL_SYSCFG_EXTI_PORTD
 3U

	)

141 
	#LL_SYSCFG_EXTI_PORTE
 4U

	)

142 
	#LL_SYSCFG_EXTI_PORTF
 5U

	)

143 
	#LL_SYSCFG_EXTI_PORTG
 6U

	)

151 
	#LL_SYSCFG_EXTI_LINE0
 (
ušt32_t
)((0x000FU << 16Uè| 0Uè

	)

152 
	#LL_SYSCFG_EXTI_LINE1
 (
ušt32_t
)((0x00F0U << 16Uè| 0Uè

	)

153 
	#LL_SYSCFG_EXTI_LINE2
 (
ušt32_t
)((0x0F00U << 16Uè| 0Uè

	)

154 
	#LL_SYSCFG_EXTI_LINE3
 (
ušt32_t
)((0xF000U << 16Uè| 0Uè

	)

155 
	#LL_SYSCFG_EXTI_LINE4
 (
ušt32_t
)((0x000FU << 16Uè| 1Uè

	)

156 
	#LL_SYSCFG_EXTI_LINE5
 (
ušt32_t
)((0x00F0U << 16Uè| 1Uè

	)

157 
	#LL_SYSCFG_EXTI_LINE6
 (
ušt32_t
)((0x0F00U << 16Uè| 1Uè

	)

158 
	#LL_SYSCFG_EXTI_LINE7
 (
ušt32_t
)((0xF000U << 16Uè| 1Uè

	)

159 
	#LL_SYSCFG_EXTI_LINE8
 (
ušt32_t
)((0x000FU << 16Uè| 2Uè

	)

160 
	#LL_SYSCFG_EXTI_LINE9
 (
ušt32_t
)((0x00F0U << 16Uè| 2Uè

	)

161 
	#LL_SYSCFG_EXTI_LINE10
 (
ušt32_t
)((0x0F00U << 16Uè| 2Uè

	)

162 
	#LL_SYSCFG_EXTI_LINE11
 (
ušt32_t
)((0xF000U << 16Uè| 2Uè

	)

163 
	#LL_SYSCFG_EXTI_LINE12
 (
ušt32_t
)((0x000FU << 16Uè| 3Uè

	)

164 
	#LL_SYSCFG_EXTI_LINE13
 (
ušt32_t
)((0x00F0U << 16Uè| 3Uè

	)

165 
	#LL_SYSCFG_EXTI_LINE14
 (
ušt32_t
)((0x0F00U << 16Uè| 3Uè

	)

166 
	#LL_SYSCFG_EXTI_LINE15
 (
ušt32_t
)((0xF000U << 16Uè| 3Uè

	)

174 
	#LL_SYSCFG_TIMBREAK_ECC
 
SYSCFG_CFGR2_ECCL


	)

176 
	#LL_SYSCFG_TIMBREAK_PVD
 
SYSCFG_CFGR2_PVDL


	)

179 
	#LL_SYSCFG_TIMBREAK_SRAM_PARITY
 
SYSCFG_CFGR2_SPL


	)

181 
	#LL_SYSCFG_TIMBREAK_LOCKUP
 
SYSCFG_CFGR2_CLL


	)

190 
	#LL_SYSCFG_CCMSRAMWRP_PAGE0
 
SYSCFG_SWPR_PAGE0


	)

191 
	#LL_SYSCFG_CCMSRAMWRP_PAGE1
 
SYSCFG_SWPR_PAGE1


	)

192 
	#LL_SYSCFG_CCMSRAMWRP_PAGE2
 
SYSCFG_SWPR_PAGE2


	)

193 
	#LL_SYSCFG_CCMSRAMWRP_PAGE3
 
SYSCFG_SWPR_PAGE3


	)

194 
	#LL_SYSCFG_CCMSRAMWRP_PAGE4
 
SYSCFG_SWPR_PAGE4


	)

195 
	#LL_SYSCFG_CCMSRAMWRP_PAGE5
 
SYSCFG_SWPR_PAGE5


	)

196 
	#LL_SYSCFG_CCMSRAMWRP_PAGE6
 
SYSCFG_SWPR_PAGE6


	)

197 
	#LL_SYSCFG_CCMSRAMWRP_PAGE7
 
SYSCFG_SWPR_PAGE7


	)

198 
	#LL_SYSCFG_CCMSRAMWRP_PAGE8
 
SYSCFG_SWPR_PAGE8


	)

199 
	#LL_SYSCFG_CCMSRAMWRP_PAGE9
 
SYSCFG_SWPR_PAGE9


	)

200 #ià
defšed
(
SYSCFG_SWPR_PAGE10
)

201 
	#LL_SYSCFG_CCMSRAMWRP_PAGE10
 
SYSCFG_SWPR_PAGE10


	)

202 
	#LL_SYSCFG_CCMSRAMWRP_PAGE11
 
SYSCFG_SWPR_PAGE11


	)

203 
	#LL_SYSCFG_CCMSRAMWRP_PAGE12
 
SYSCFG_SWPR_PAGE12


	)

204 
	#LL_SYSCFG_CCMSRAMWRP_PAGE13
 
SYSCFG_SWPR_PAGE13


	)

205 
	#LL_SYSCFG_CCMSRAMWRP_PAGE14
 
SYSCFG_SWPR_PAGE14


	)

206 
	#LL_SYSCFG_CCMSRAMWRP_PAGE15
 
SYSCFG_SWPR_PAGE15


	)

207 
	#LL_SYSCFG_CCMSRAMWRP_PAGE16
 
SYSCFG_SWPR_PAGE16


	)

208 
	#LL_SYSCFG_CCMSRAMWRP_PAGE17
 
SYSCFG_SWPR_PAGE17


	)

209 
	#LL_SYSCFG_CCMSRAMWRP_PAGE18
 
SYSCFG_SWPR_PAGE18


	)

210 
	#LL_SYSCFG_CCMSRAMWRP_PAGE19
 
SYSCFG_SWPR_PAGE19


	)

211 
	#LL_SYSCFG_CCMSRAMWRP_PAGE20
 
SYSCFG_SWPR_PAGE20


	)

212 
	#LL_SYSCFG_CCMSRAMWRP_PAGE21
 
SYSCFG_SWPR_PAGE21


	)

213 
	#LL_SYSCFG_CCMSRAMWRP_PAGE22
 
SYSCFG_SWPR_PAGE22


	)

214 
	#LL_SYSCFG_CCMSRAMWRP_PAGE23
 
SYSCFG_SWPR_PAGE23


	)

215 
	#LL_SYSCFG_CCMSRAMWRP_PAGE24
 
SYSCFG_SWPR_PAGE24


	)

216 
	#LL_SYSCFG_CCMSRAMWRP_PAGE25
 
SYSCFG_SWPR_PAGE25


	)

217 
	#LL_SYSCFG_CCMSRAMWRP_PAGE26
 
SYSCFG_SWPR_PAGE26


	)

218 
	#LL_SYSCFG_CCMSRAMWRP_PAGE27
 
SYSCFG_SWPR_PAGE27


	)

219 
	#LL_SYSCFG_CCMSRAMWRP_PAGE28
 
SYSCFG_SWPR_PAGE28


	)

220 
	#LL_SYSCFG_CCMSRAMWRP_PAGE29
 
SYSCFG_SWPR_PAGE29


	)

221 
	#LL_SYSCFG_CCMSRAMWRP_PAGE30
 
SYSCFG_SWPR_PAGE30


	)

222 
	#LL_SYSCFG_CCMSRAMWRP_PAGE31
 
SYSCFG_SWPR_PAGE31


	)

231 
	#LL_DBGMCU_TRACE_NONE
 0x00000000U

	)

232 
	#LL_DBGMCU_TRACE_ASYNCH
 
DBGMCU_CR_TRACE_IOEN


	)

233 
	#LL_DBGMCU_TRACE_SYNCH_SIZE1
 (
DBGMCU_CR_TRACE_IOEN
 | 
DBGMCU_CR_TRACE_MODE_0
è

	)

234 
	#LL_DBGMCU_TRACE_SYNCH_SIZE2
 (
DBGMCU_CR_TRACE_IOEN
 | 
DBGMCU_CR_TRACE_MODE_1
è

	)

235 
	#LL_DBGMCU_TRACE_SYNCH_SIZE4
 (
DBGMCU_CR_TRACE_IOEN
 | 
DBGMCU_CR_TRACE_MODE
è

	)

243 
	#LL_DBGMCU_APB1_GRP1_TIM2_STOP
 
DBGMCU_APB1FZR1_DBG_TIM2_STOP


	)

244 #ià
defšed
(
TIM3
)

245 
	#LL_DBGMCU_APB1_GRP1_TIM3_STOP
 
DBGMCU_APB1FZR1_DBG_TIM3_STOP


	)

247 #ià
defšed
(
TIM4
)

248 
	#LL_DBGMCU_APB1_GRP1_TIM4_STOP
 
DBGMCU_APB1FZR1_DBG_TIM4_STOP


	)

250 #ià
defšed
(
TIM5
)

251 
	#LL_DBGMCU_APB1_GRP1_TIM5_STOP
 
DBGMCU_APB1FZR1_DBG_TIM5_STOP


	)

253 
	#LL_DBGMCU_APB1_GRP1_TIM6_STOP
 
DBGMCU_APB1FZR1_DBG_TIM6_STOP


	)

254 #ià
defšed
(
TIM7
)

255 
	#LL_DBGMCU_APB1_GRP1_TIM7_STOP
 
DBGMCU_APB1FZR1_DBG_TIM7_STOP


	)

257 
	#LL_DBGMCU_APB1_GRP1_RTC_STOP
 
DBGMCU_APB1FZR1_DBG_RTC_STOP


	)

258 
	#LL_DBGMCU_APB1_GRP1_WWDG_STOP
 
DBGMCU_APB1FZR1_DBG_WWDG_STOP


	)

259 
	#LL_DBGMCU_APB1_GRP1_IWDG_STOP
 
DBGMCU_APB1FZR1_DBG_IWDG_STOP


	)

260 
	#LL_DBGMCU_APB1_GRP1_I2C1_STOP
 
DBGMCU_APB1FZR1_DBG_I2C1_STOP


	)

261 #ià
defšed
(
I2C2
)

262 
	#LL_DBGMCU_APB1_GRP1_I2C2_STOP
 
DBGMCU_APB1FZR1_DBG_I2C2_STOP


	)

264 
	#LL_DBGMCU_APB1_GRP1_I2C3_STOP
 
DBGMCU_APB1FZR1_DBG_I2C3_STOP


	)

265 
	#LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
 
DBGMCU_APB1FZR1_DBG_LPTIM1_STOP


	)

273 #ià
defšed
(
I2C4
)

274 
	#LL_DBGMCU_APB1_GRP2_I2C4_STOP
 
DBGMCU_APB1FZR2_DBG_I2C4_STOP


	)

283 
	#LL_DBGMCU_APB2_GRP1_TIM1_STOP
 
DBGMCU_APB2FZ_DBG_TIM1_STOP


	)

284 #ià
defšed
(
TIM8
)

285 
	#LL_DBGMCU_APB2_GRP1_TIM8_STOP
 
DBGMCU_APB2FZ_DBG_TIM8_STOP


	)

287 
	#LL_DBGMCU_APB2_GRP1_TIM15_STOP
 
DBGMCU_APB2FZ_DBG_TIM15_STOP


	)

288 
	#LL_DBGMCU_APB2_GRP1_TIM16_STOP
 
DBGMCU_APB2FZ_DBG_TIM16_STOP


	)

289 #ià
defšed
(
TIM17
)

290 
	#LL_DBGMCU_APB2_GRP1_TIM17_STOP
 
DBGMCU_APB2FZ_DBG_TIM17_STOP


	)

292 #ià
defšed
(
TIM20
)

293 
	#LL_DBGMCU_APB2_GRP1_TIM20_STOP
 
DBGMCU_APB2FZ_DBG_TIM20_STOP


	)

295 #ià
defšed
(
HRTIM1
)

296 
	#LL_DBGMCU_APB2_GRP1_HRTIM1_STOP
 
DBGMCU_APB2FZ_DBG_HRTIM1_STOP


	)

302 #ià
defšed
(
VREFBUF
)

306 
	#LL_VREFBUF_VOLTAGE_SCALE0
 ((
ušt32_t
)0x00000000è

	)

307 
	#LL_VREFBUF_VOLTAGE_SCALE1
 
VREFBUF_CSR_VRS_0


	)

308 
	#LL_VREFBUF_VOLTAGE_SCALE2
 
VREFBUF_CSR_VRS_1


	)

317 
	#LL_FLASH_LATENCY_0
 
FLASH_ACR_LATENCY_0WS


	)

318 
	#LL_FLASH_LATENCY_1
 
FLASH_ACR_LATENCY_1WS


	)

319 
	#LL_FLASH_LATENCY_2
 
FLASH_ACR_LATENCY_2WS


	)

320 
	#LL_FLASH_LATENCY_3
 
FLASH_ACR_LATENCY_3WS


	)

321 
	#LL_FLASH_LATENCY_4
 
FLASH_ACR_LATENCY_4WS


	)

322 #ià
defšed
(
FLASH_ACR_LATENCY_5WS
)

323 
	#LL_FLASH_LATENCY_5
 
FLASH_ACR_LATENCY_5WS


	)

324 
	#LL_FLASH_LATENCY_6
 
FLASH_ACR_LATENCY_6WS


	)

325 
	#LL_FLASH_LATENCY_7
 
FLASH_ACR_LATENCY_7WS


	)

326 
	#LL_FLASH_LATENCY_8
 
FLASH_ACR_LATENCY_8WS


	)

327 
	#LL_FLASH_LATENCY_9
 
FLASH_ACR_LATENCY_9WS


	)

328 
	#LL_FLASH_LATENCY_10
 
FLASH_ACR_LATENCY_10WS


	)

329 
	#LL_FLASH_LATENCY_11
 
FLASH_ACR_LATENCY_11WS


	)

330 
	#LL_FLASH_LATENCY_12
 
FLASH_ACR_LATENCY_12WS


	)

331 
	#LL_FLASH_LATENCY_13
 
FLASH_ACR_LATENCY_13WS


	)

332 
	#LL_FLASH_LATENCY_14
 
FLASH_ACR_LATENCY_14WS


	)

333 
	#LL_FLASH_LATENCY_15
 
FLASH_ACR_LATENCY_15WS


	)

367 
__STATIC_INLINE
 
LL_SYSCFG_S‘Rem­MemÜy
(
ušt32_t
 
MemÜy
)

369 
MODIFY_REG
(
SYSCFG
->
MEMRMP
, 
SYSCFG_MEMRMP_MEM_MODE
, 
MemÜy
);

384 
__STATIC_INLINE
 
ušt32_t
 
LL_SYSCFG_G‘Rem­MemÜy
()

386  (
ušt32_t
)(
READ_BIT
(
SYSCFG
->
MEMRMP
, 
SYSCFG_MEMRMP_MEM_MODE
));

389 #ià
defšed
(
SYSCFG_MEMRMP_FB_MODE
)

398 
__STATIC_INLINE
 
LL_SYSCFG_S‘FÏshBªkMode
(
ušt32_t
 
Bªk
)

400 
MODIFY_REG
(
SYSCFG
->
MEMRMP
, 
SYSCFG_MEMRMP_FB_MODE
, 
Bªk
);

410 
__STATIC_INLINE
 
ušt32_t
 
LL_SYSCFG_G‘FÏshBªkMode
()

412  (
ušt32_t
)(
READ_BIT
(
SYSCFG
->
MEMRMP
, 
SYSCFG_MEMRMP_FB_MODE
));

430 
__STATIC_INLINE
 
LL_SYSCFG_EÇbËAÇlogBoo¡”
()

432 
SET_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_BOOSTEN
);

449 
__STATIC_INLINE
 
LL_SYSCFG_Di§bËAÇlogBoo¡”
()

451 
CLEAR_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_BOOSTEN
);

471 
__STATIC_INLINE
 
LL_SYSCFG_EÇbËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
)

473 
SET_BIT
(
SYSCFG
->
CFGR1
, 
CÚfigFa¡ModePlus
);

493 
__STATIC_INLINE
 
LL_SYSCFG_Di§bËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
)

495 
CLEAR_BIT
(
SYSCFG
->
CFGR1
, 
CÚfigFa¡ModePlus
);

503 
__STATIC_INLINE
 
LL_SYSCFG_EÇbËIT_FPU_IOC
()

505 
SET_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_0
);

513 
__STATIC_INLINE
 
LL_SYSCFG_EÇbËIT_FPU_DZC
()

515 
SET_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_1
);

523 
__STATIC_INLINE
 
LL_SYSCFG_EÇbËIT_FPU_UFC
()

525 
SET_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_2
);

533 
__STATIC_INLINE
 
LL_SYSCFG_EÇbËIT_FPU_OFC
()

535 
SET_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_3
);

543 
__STATIC_INLINE
 
LL_SYSCFG_EÇbËIT_FPU_IDC
()

545 
SET_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_4
);

553 
__STATIC_INLINE
 
LL_SYSCFG_EÇbËIT_FPU_IXC
()

555 
SET_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_5
);

563 
__STATIC_INLINE
 
LL_SYSCFG_Di§bËIT_FPU_IOC
()

565 
CLEAR_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_0
);

573 
__STATIC_INLINE
 
LL_SYSCFG_Di§bËIT_FPU_DZC
()

575 
CLEAR_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_1
);

583 
__STATIC_INLINE
 
LL_SYSCFG_Di§bËIT_FPU_UFC
()

585 
CLEAR_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_2
);

593 
__STATIC_INLINE
 
LL_SYSCFG_Di§bËIT_FPU_OFC
()

595 
CLEAR_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_3
);

603 
__STATIC_INLINE
 
LL_SYSCFG_Di§bËIT_FPU_IDC
()

605 
CLEAR_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_4
);

613 
__STATIC_INLINE
 
LL_SYSCFG_Di§bËIT_FPU_IXC
()

615 
CLEAR_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_5
);

623 
__STATIC_INLINE
 
ušt32_t
 
LL_SYSCFG_IsEÇbËdIT_FPU_IOC
()

625  ((
READ_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_0
) == (SYSCFG_CFGR1_FPU_IE_0)) ? 1UL : 0UL);

633 
__STATIC_INLINE
 
ušt32_t
 
LL_SYSCFG_IsEÇbËdIT_FPU_DZC
()

635  ((
READ_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_1
) == (SYSCFG_CFGR1_FPU_IE_1)) ? 1UL : 0UL);

643 
__STATIC_INLINE
 
ušt32_t
 
LL_SYSCFG_IsEÇbËdIT_FPU_UFC
()

645  ((
READ_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_2
) == (SYSCFG_CFGR1_FPU_IE_2)) ? 1UL : 0UL);

653 
__STATIC_INLINE
 
ušt32_t
 
LL_SYSCFG_IsEÇbËdIT_FPU_OFC
()

655  ((
READ_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_3
) == (SYSCFG_CFGR1_FPU_IE_3)) ? 1UL : 0UL);

663 
__STATIC_INLINE
 
ušt32_t
 
LL_SYSCFG_IsEÇbËdIT_FPU_IDC
()

665  ((
READ_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_4
) == (SYSCFG_CFGR1_FPU_IE_4)) ? 1UL : 0UL);

673 
__STATIC_INLINE
 
ušt32_t
 
LL_SYSCFG_IsEÇbËdIT_FPU_IXC
()

675  ((
READ_BIT
(
SYSCFG
->
CFGR1
, 
SYSCFG_CFGR1_FPU_IE_5
) == (SYSCFG_CFGR1_FPU_IE_5)) ? 1UL : 0UL);

713 
__STATIC_INLINE
 
LL_SYSCFG_S‘EXTISourû
(
ušt32_t
 
PÜt
, ušt32_ˆ
Lše
)

715 
MODIFY_REG
(
SYSCFG
->
EXTICR
[
Lše
 & 0x3U], (Lš>> 16U), 
PÜt
 << (
POSITION_VAL
((Line >> 16U)) & 0x1FU) );

752 
__STATIC_INLINE
 
ušt32_t
 
LL_SYSCFG_G‘EXTISourû
(ušt32_ˆ
Lše
)

754  (
ušt32_t
)(
READ_BIT
(
SYSCFG
->
EXTICR
[
Lše
 & 0x3U], (Lš>> 16U)è>> (
POSITION_VAL
(Line >> 16U) & 0x1FU));

766 
__STATIC_INLINE
 
LL_SYSCFG_EÇbËCCMSRAME¿£
()

769 
SET_BIT
(
SYSCFG
->
SCSR
, 
SYSCFG_SCSR_CCMER
);

777 
__STATIC_INLINE
 
ušt32_t
 
LL_SYSCFG_IsCCMSRAME¿£Ongošg
()

779  ((
READ_BIT
(
SYSCFG
->
SCSR
, 
SYSCFG_SCSR_CCMBSY
) == (SYSCFG_SCSR_CCMBSY)) ? 1UL : 0UL);

795 
__STATIC_INLINE
 
LL_SYSCFG_S‘TIMB»akIÅuts
(
ušt32_t
 
B»ak
)

797 
MODIFY_REG
(
SYSCFG
->
CFGR2
, 
SYSCFG_CFGR2_CLL
 | 
SYSCFG_CFGR2_SPL
 | 
SYSCFG_CFGR2_PVDL
 | 
SYSCFG_CFGR2_ECCL
, 
B»ak
);

812 
__STATIC_INLINE
 
ušt32_t
 
LL_SYSCFG_G‘TIMB»akIÅuts
()

814  (
ušt32_t
)(
READ_BIT
(
SYSCFG
->
CFGR2
, 
SYSCFG_CFGR2_CLL
 | 
SYSCFG_CFGR2_SPL
 | 
SYSCFG_CFGR2_PVDL
 | 
SYSCFG_CFGR2_ECCL
));

822 
__STATIC_INLINE
 
ušt32_t
 
LL_SYSCFG_IsAùiveFÏg_SP
()

824  ((
READ_BIT
(
SYSCFG
->
CFGR2
, 
SYSCFG_CFGR2_SPF
) == (SYSCFG_CFGR2_SPF)) ? 1UL : 0UL);

832 
__STATIC_INLINE
 
LL_SYSCFG_CË¬FÏg_SP
()

834 
SET_BIT
(
SYSCFG
->
CFGR2
, 
SYSCFG_CFGR2_SPF
);

878 
__STATIC_INLINE
 
LL_SYSCFG_EÇbËCCMSRAMPageWRP
(
ušt32_t
 
CCMSRAMWRP
)

880 
SET_BIT
(
SYSCFG
->
SWPR
, 
CCMSRAMWRP
);

888 
__STATIC_INLINE
 
LL_SYSCFG_LockCCMSRAMWRP
()

891 
WRITE_REG
(
SYSCFG
->
SKR
, 0x00);

899 
__STATIC_INLINE
 
LL_SYSCFG_UÆockCCMSRAMWRP
()

902 
WRITE_REG
(
SYSCFG
->
SKR
, 0xCA);

903 
WRITE_REG
(
SYSCFG
->
SKR
, 0x53);

920 
__STATIC_INLINE
 
ušt32_t
 
LL_DBGMCU_G‘DeviûID
()

922  (
ušt32_t
)(
READ_BIT
(
DBGMCU
->
IDCODE
, 
DBGMCU_IDCODE_DEV_ID
));

931 
__STATIC_INLINE
 
ušt32_t
 
LL_DBGMCU_G‘RevisiÚID
()

933  (
ušt32_t
)(
READ_BIT
(
DBGMCU
->
IDCODE
, 
DBGMCU_IDCODE_REV_ID
è>> (
DBGMCU_REVID_POSITION
 & 0x1FU));

941 
__STATIC_INLINE
 
LL_DBGMCU_EÇbËDBGSË•Mode
()

943 
SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

951 
__STATIC_INLINE
 
LL_DBGMCU_Di§bËDBGSË•Mode
()

953 
CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

961 
__STATIC_INLINE
 
LL_DBGMCU_EÇbËDBGStÝMode
()

963 
SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

971 
__STATIC_INLINE
 
LL_DBGMCU_Di§bËDBGStÝMode
()

973 
CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

981 
__STATIC_INLINE
 
LL_DBGMCU_EÇbËDBGSndbyMode
()

983 
SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

991 
__STATIC_INLINE
 
LL_DBGMCU_Di§bËDBGSndbyMode
()

993 
CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

1008 
__STATIC_INLINE
 
LL_DBGMCU_S‘T¿ûPšAssignm’t
(
ušt32_t
 
PšAssignm’t
)

1010 
MODIFY_REG
(
DBGMCU
->
CR
, 
DBGMCU_CR_TRACE_IOEN
 | 
DBGMCU_CR_TRACE_MODE
, 
PšAssignm’t
);

1024 
__STATIC_INLINE
 
ušt32_t
 
LL_DBGMCU_G‘T¿ûPšAssignm’t
()

1026  (
ušt32_t
)(
READ_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_TRACE_IOEN
 | 
DBGMCU_CR_TRACE_MODE
));

1050 
__STATIC_INLINE
 
LL_DBGMCU_APB1_GRP1_F»ezeP”h
(
ušt32_t
 
P”hs
)

1052 
SET_BIT
(
DBGMCU
->
APB1FZR1
, 
P”hs
);

1064 
__STATIC_INLINE
 
LL_DBGMCU_APB1_GRP2_F»ezeP”h
(
ušt32_t
 
P”hs
)

1066 
SET_BIT
(
DBGMCU
->
APB1FZR2
, 
P”hs
);

1090 
__STATIC_INLINE
 
LL_DBGMCU_APB1_GRP1_UnF»ezeP”h
(
ušt32_t
 
P”hs
)

1092 
CLEAR_BIT
(
DBGMCU
->
APB1FZR1
, 
P”hs
);

1104 
__STATIC_INLINE
 
LL_DBGMCU_APB1_GRP2_UnF»ezeP”h
(
ušt32_t
 
P”hs
)

1106 
CLEAR_BIT
(
DBGMCU
->
APB1FZR2
, 
P”hs
);

1124 
__STATIC_INLINE
 
LL_DBGMCU_APB2_GRP1_F»ezeP”h
(
ušt32_t
 
P”hs
)

1126 
SET_BIT
(
DBGMCU
->
APB2FZ
, 
P”hs
);

1144 
__STATIC_INLINE
 
LL_DBGMCU_APB2_GRP1_UnF»ezeP”h
(
ušt32_t
 
P”hs
)

1146 
CLEAR_BIT
(
DBGMCU
->
APB2FZ
, 
P”hs
);

1153 #ià
defšed
(
VREFBUF
)

1163 
__STATIC_INLINE
 
LL_VREFBUF_EÇbË
()

1165 
SET_BIT
(
VREFBUF
->
CSR
, 
VREFBUF_CSR_ENVR
);

1173 
__STATIC_INLINE
 
LL_VREFBUF_Di§bË
()

1175 
CLEAR_BIT
(
VREFBUF
->
CSR
, 
VREFBUF_CSR_ENVR
);

1183 
__STATIC_INLINE
 
LL_VREFBUF_EÇbËHIZ
()

1185 
SET_BIT
(
VREFBUF
->
CSR
, 
VREFBUF_CSR_HIZ
);

1193 
__STATIC_INLINE
 
LL_VREFBUF_Di§bËHIZ
()

1195 
CLEAR_BIT
(
VREFBUF
->
CSR
, 
VREFBUF_CSR_HIZ
);

1207 
__STATIC_INLINE
 
LL_VREFBUF_S‘VÞgeSÿlšg
(
ušt32_t
 
SÿË
)

1209 
MODIFY_REG
(
VREFBUF
->
CSR
, 
VREFBUF_CSR_VRS
, 
SÿË
);

1220 
__STATIC_INLINE
 
ušt32_t
 
LL_VREFBUF_G‘VÞgeSÿlšg
()

1222  (
ušt32_t
)(
READ_BIT
(
VREFBUF
->
CSR
, 
VREFBUF_CSR_VRS
));

1230 
__STATIC_INLINE
 
ušt32_t
 
LL_VREFBUF_IsVREFR—dy
()

1232  ((
READ_BIT
(
VREFBUF
->
CSR
, 
VREFBUF_CSR_VRR
) == (VREFBUF_CSR_VRR)) ? 1UL : 0UL);

1240 
__STATIC_INLINE
 
ušt32_t
 
LL_VREFBUF_G‘Trimmšg
()

1242  (
ušt32_t
)(
READ_BIT
(
VREFBUF
->
CCR
, 
VREFBUF_CCR_TRIM
));

1251 
__STATIC_INLINE
 
LL_VREFBUF_S‘Trimmšg
(
ušt32_t
 
V®ue
)

1253 
WRITE_REG
(
VREFBUF
->
CCR
, 
V®ue
);

1289 
__STATIC_INLINE
 
LL_FLASH_S‘L©’cy
(
ušt32_t
 
L©’cy
)

1291 
MODIFY_REG
(
FLASH
->
ACR
, 
FLASH_ACR_LATENCY
, 
L©’cy
);

1317 
__STATIC_INLINE
 
ušt32_t
 
LL_FLASH_G‘L©’cy
()

1319  (
ušt32_t
)(
READ_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_LATENCY
));

1327 
__STATIC_INLINE
 
LL_FLASH_EÇbËP»ãtch
()

1329 
SET_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_PRFTEN
);

1337 
__STATIC_INLINE
 
LL_FLASH_Di§bËP»ãtch
()

1339 
CLEAR_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_PRFTEN
);

1347 
__STATIC_INLINE
 
ušt32_t
 
LL_FLASH_IsP»ãtchEÇbËd
()

1349  ((
READ_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_PRFTEN
) == (FLASH_ACR_PRFTEN)) ? 1UL : 0UL);

1357 
__STATIC_INLINE
 
LL_FLASH_EÇbËIn¡Cache
()

1359 
SET_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_ICEN
);

1367 
__STATIC_INLINE
 
LL_FLASH_Di§bËIn¡Cache
()

1369 
CLEAR_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_ICEN
);

1377 
__STATIC_INLINE
 
LL_FLASH_EÇbËD©aCache
()

1379 
SET_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_DCEN
);

1387 
__STATIC_INLINE
 
LL_FLASH_Di§bËD©aCache
()

1389 
CLEAR_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_DCEN
);

1398 
__STATIC_INLINE
 
LL_FLASH_EÇbËIn¡CacheRe£t
()

1400 
SET_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_ICRST
);

1408 
__STATIC_INLINE
 
LL_FLASH_Di§bËIn¡CacheRe£t
()

1410 
CLEAR_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_ICRST
);

1419 
__STATIC_INLINE
 
LL_FLASH_EÇbËD©aCacheRe£t
()

1421 
SET_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_DCRST
);

1429 
__STATIC_INLINE
 
LL_FLASH_Di§bËD©aCacheRe£t
()

1431 
CLEAR_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_DCRST
);

1446 
__STATIC_INLINE
 
LL_FLASH_EÇbËRunPow”Down
()

1450 
WRITE_REG
(
FLASH
->
PDKEYR
, 
FLASH_PDKEY1
);

1451 
WRITE_REG
(
FLASH
->
PDKEYR
, 
FLASH_PDKEY2
);

1452 
SET_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_RUN_PD
);

1462 
__STATIC_INLINE
 
LL_FLASH_Di§bËRunPow”Down
()

1466 
WRITE_REG
(
FLASH
->
PDKEYR
, 
FLASH_PDKEY1
);

1467 
WRITE_REG
(
FLASH
->
PDKEYR
, 
FLASH_PDKEY2
);

1468 
CLEAR_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_RUN_PD
);

1478 
__STATIC_INLINE
 
LL_FLASH_EÇbËSË•Pow”Down
()

1480 
SET_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_SLEEP_PD
);

1488 
__STATIC_INLINE
 
LL_FLASH_Di§bËSË•Pow”Down
()

1490 
CLEAR_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_SLEEP_PD
);

1511 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_tim.h

21 #iâdeà
__STM32G4xx_LL_TIM_H


22 
	#__STM32G4xx_LL_TIM_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
 (
TIM1
è|| defšed (
TIM2
è|| defšed (
TIM3
è|| defšed (
TIM4
è|| defšed (
TIM5
è|| defšed (
TIM6
è|| defšed (
TIM7
è|| defšed (
TIM8
è|| defšed (
TIM15
è|| defšed (
TIM16
è|| defšed (
TIM17
è|| defšed (
TIM20
)

46 cÚ¡ 
ušt8_t
 
OFFSET_TAB_CCMRx
[] =

61 cÚ¡ 
ušt8_t
 
SHIFT_TAB_OCxx
[] =

75 cÚ¡ 
ušt8_t
 
SHIFT_TAB_ICxx
[] =

89 cÚ¡ 
ušt8_t
 
SHIFT_TAB_CCxP
[] =

103 cÚ¡ 
ušt8_t
 
SHIFT_TAB_OISx
[] =

126 
	#TIM_POSITION_BRK_SOURCE
 (
	`POSITION_VAL
(
Sourû
è& 0x1FUL)

	)

129 
	#TIMx_AF1_BKINE
 
TIM1_AF1_BKINE


	)

130 
	#TIMx_AF1_BKCOMP1E
 
TIM1_AF1_BKCMP1E


	)

131 
	#TIMx_AF1_BKCOMP2E
 
TIM1_AF1_BKCMP2E


	)

132 
	#TIMx_AF1_BKCOMP3E
 
TIM1_AF1_BKCMP3E


	)

133 
	#TIMx_AF1_BKCOMP4E
 
TIM1_AF1_BKCMP4E


	)

134 #ià
defšed
(
COMP5
)

135 
	#TIMx_AF1_BKCOMP5E
 
TIM1_AF1_BKCMP5E


	)

137 #ià
defšed
(
COMP6
)

138 
	#TIMx_AF1_BKCOMP6E
 
TIM1_AF1_BKCMP6E


	)

140 #ià
defšed
(
COMP7
)

141 
	#TIMx_AF1_BKCOMP7E
 
TIM1_AF1_BKCMP7E


	)

143 
	#TIMx_AF1_BKINP
 
TIM1_AF1_BKINP


	)

144 
	#TIMx_AF1_BKCOMP1P
 
TIM1_AF1_BKCMP1P


	)

145 
	#TIMx_AF1_BKCOMP2P
 
TIM1_AF1_BKCMP2P


	)

146 
	#TIMx_AF1_BKCOMP3P
 
TIM1_AF1_BKCMP3P


	)

147 
	#TIMx_AF1_BKCOMP4P
 
TIM1_AF1_BKCMP4P


	)

148 
	#TIMx_AF1_ETRSEL
 
TIM1_AF1_ETRSEL


	)

151 
	#TIMx_AF2_BK2INE
 
TIM1_AF2_BK2INE


	)

152 
	#TIMx_AF2_BK2COMP1E
 
TIM1_AF2_BK2CMP1E


	)

153 
	#TIMx_AF2_BK2COMP2E
 
TIM1_AF2_BK2CMP2E


	)

154 
	#TIMx_AF2_BK2COMP3E
 
TIM1_AF2_BK2CMP3E


	)

155 
	#TIMx_AF2_BK2COMP4E
 
TIM1_AF2_BK2CMP4E


	)

156 #ià
defšed
(
COMP5
)

157 
	#TIMx_AF2_BK2COMP5E
 
TIM1_AF2_BK2CMP5E


	)

159 #ià
defšed
(
COMP6
)

160 
	#TIMx_AF2_BK2COMP6E
 
TIM1_AF2_BK2CMP6E


	)

162 #ià
defšed
(
COMP7
)

163 
	#TIMx_AF2_BK2COMP7E
 
TIM1_AF2_BK2CMP7E


	)

165 
	#TIMx_AF2_BK2INP
 
TIM1_AF2_BK2INP


	)

166 
	#TIMx_AF2_BK2COMP1P
 
TIM1_AF2_BK2CMP1P


	)

167 
	#TIMx_AF2_BK2COMP2P
 
TIM1_AF2_BK2CMP2P


	)

168 
	#TIMx_AF2_BK2COMP3P
 
TIM1_AF2_BK2CMP3P


	)

169 
	#TIMx_AF2_BK2COMP4P
 
TIM1_AF2_BK2CMP4P


	)

173 
	#DT_DELAY_1
 ((
ušt8_t
)0x7F)

	)

174 
	#DT_DELAY_2
 ((
ušt8_t
)0x3F)

	)

175 
	#DT_DELAY_3
 ((
ušt8_t
)0x1F)

	)

176 
	#DT_DELAY_4
 ((
ušt8_t
)0x1F)

	)

179 
	#DT_RANGE_1
 ((
ušt8_t
)0x00)

	)

180 
	#DT_RANGE_2
 ((
ušt8_t
)0x80)

	)

181 
	#DT_RANGE_3
 ((
ušt8_t
)0xC0)

	)

182 
	#DT_RANGE_4
 ((
ušt8_t
)0xE0)

	)

191 
	#OCREF_CLEAR_SELECT_Pos
 (28U)

	)

192 
	#OCREF_CLEAR_SELECT_Msk
 (0x1U << 
OCREF_CLEAR_SELECT_Pos
è

	)

215 
	#TIM_GET_CHANNEL_INDEX
Ð
__CHANNEL__
) \

216 (((
__CHANNEL__
è=ð
LL_TIM_CHANNEL_CH1
) ? 0U :\

217 ((
__CHANNEL__
è=ð
LL_TIM_CHANNEL_CH1N
) ? 1U :\

218 ((
__CHANNEL__
è=ð
LL_TIM_CHANNEL_CH2
) ? 2U :\

219 ((
__CHANNEL__
è=ð
LL_TIM_CHANNEL_CH2N
) ? 3U :\

220 ((
__CHANNEL__
è=ð
LL_TIM_CHANNEL_CH3
) ? 4U :\

221 ((
__CHANNEL__
è=ð
LL_TIM_CHANNEL_CH3N
) ? 5U :\

222 ((
__CHANNEL__
è=ð
LL_TIM_CHANNEL_CH4
) ? 6U :\

223 ((
__CHANNEL__
è=ð
LL_TIM_CHANNEL_CH4N
) ? 7U :\

224 ((
__CHANNEL__
è=ð
LL_TIM_CHANNEL_CH5
è? 8U : 9U)

	)

234 
	#TIM_CALC_DTS
(
__TIMCLK__
, 
__CKD__
) \

235 (((
__CKD__
è=ð
LL_TIM_CLOCKDIVISION_DIV1
è? ((
ušt64_t
)1000000000000U/(
__TIMCLK__
)) : \

236 ((
__CKD__
è=ð
LL_TIM_CLOCKDIVISION_DIV2
è? ((
ušt64_t
)1000000000000U/((
__TIMCLK__
) >> 1U)) : \

237 ((
ušt64_t
)1000000000000U/((
__TIMCLK__
è>> 2U)))

	)

244 #ià
defšed
(
USE_FULL_LL_DRIVER
)

254 
ušt16_t
 
P»sÿËr
;

259 
ušt32_t
 
CouÁ”Mode
;

264 
ušt32_t
 
AutÜ–ßd
;

271 
ušt32_t
 
ClockDivisiÚ
;

276 
ušt8_t
 
R•‘™iÚCouÁ”
;

285 } 
	tLL_TIM_In™Ty³Def
;

292 
ušt32_t
 
OCMode
;

297 
ušt32_t
 
OCS‹
;

302 
ušt32_t
 
OCNS‹
;

307 
ušt32_t
 
Com·»V®ue
;

312 
ušt32_t
 
OCPÞ¬™y
;

317 
ušt32_t
 
OCNPÞ¬™y
;

323 
ušt32_t
 
OCIdËS‹
;

328 
ušt32_t
 
OCNIdËS‹
;

332 } 
	tLL_TIM_OC_In™Ty³Def
;

341 
ušt32_t
 
ICPÞ¬™y
;

346 
ušt32_t
 
ICAùiveIÅut
;

351 
ušt32_t
 
ICP»sÿËr
;

356 
ušt32_t
 
ICFž‹r
;

360 } 
	tLL_TIM_IC_In™Ty³Def
;

368 
ušt32_t
 
Encod”Mode
;

373 
ušt32_t
 
IC1PÞ¬™y
;

378 
ušt32_t
 
IC1AùiveIÅut
;

383 
ušt32_t
 
IC1P»sÿËr
;

388 
ušt32_t
 
IC1Fž‹r
;

393 
ušt32_t
 
IC2PÞ¬™y
;

398 
ušt32_t
 
IC2AùiveIÅut
;

403 
ušt32_t
 
IC2P»sÿËr
;

408 
ušt32_t
 
IC2Fž‹r
;

413 } 
	tLL_TIM_ENCODER_In™Ty³Def
;

421 
ušt32_t
 
IC1PÞ¬™y
;

426 
ušt32_t
 
IC1P»sÿËr
;

433 
ušt32_t
 
IC1Fž‹r
;

438 
ušt32_t
 
CommutiÚD–ay
;

444 } 
	tLL_TIM_HALLSENSOR_In™Ty³Def
;

451 
ušt32_t
 
OSSRS‹
;

458 
ušt32_t
 
OSSIS‹
;

465 
ušt32_t
 
LockLev–
;

471 
ušt8_t
 
D—dTime
;

479 
ušt16_t
 
B»akS‹
;

486 
ušt32_t
 
B»akPÞ¬™y
;

493 
ušt32_t
 
B»akFž‹r
;

500 
ušt32_t
 
B»akAFMode
;

509 
ušt32_t
 
B»ak2S‹
;

516 
ušt32_t
 
B»ak2PÞ¬™y
;

523 
ušt32_t
 
B»ak2Fž‹r
;

530 
ušt32_t
 
B»ak2AFMode
;

539 
ušt32_t
 
Autom©icOuut
;

545 } 
	tLL_TIM_BDTR_In™Ty³Def
;

561 
	#LL_TIM_SR_UIF
 
TIM_SR_UIF


	)

562 
	#LL_TIM_SR_CC1IF
 
TIM_SR_CC1IF


	)

563 
	#LL_TIM_SR_CC2IF
 
TIM_SR_CC2IF


	)

564 
	#LL_TIM_SR_CC3IF
 
TIM_SR_CC3IF


	)

565 
	#LL_TIM_SR_CC4IF
 
TIM_SR_CC4IF


	)

566 
	#LL_TIM_SR_CC5IF
 
TIM_SR_CC5IF


	)

567 
	#LL_TIM_SR_CC6IF
 
TIM_SR_CC6IF


	)

568 
	#LL_TIM_SR_COMIF
 
TIM_SR_COMIF


	)

569 
	#LL_TIM_SR_TIF
 
TIM_SR_TIF


	)

570 
	#LL_TIM_SR_BIF
 
TIM_SR_BIF


	)

571 
	#LL_TIM_SR_B2IF
 
TIM_SR_B2IF


	)

572 
	#LL_TIM_SR_CC1OF
 
TIM_SR_CC1OF


	)

573 
	#LL_TIM_SR_CC2OF
 
TIM_SR_CC2OF


	)

574 
	#LL_TIM_SR_CC3OF
 
TIM_SR_CC3OF


	)

575 
	#LL_TIM_SR_CC4OF
 
TIM_SR_CC4OF


	)

576 
	#LL_TIM_SR_SBIF
 
TIM_SR_SBIF


	)

577 
	#LL_TIM_SR_IDXF
 
TIM_SR_IDXF


	)

578 
	#LL_TIM_SR_DIRF
 
TIM_SR_DIRF


	)

579 
	#LL_TIM_SR_IERRF
 
TIM_SR_IERRF


	)

580 
	#LL_TIM_SR_TERRF
 
TIM_SR_TERRF


	)

585 #ià
defšed
(
USE_FULL_LL_DRIVER
)

589 
	#LL_TIM_BREAK_DISABLE
 0x00000000U

	)

590 
	#LL_TIM_BREAK_ENABLE
 
TIM_BDTR_BKE


	)

598 
	#LL_TIM_BREAK2_DISABLE
 0x00000000U

	)

599 
	#LL_TIM_BREAK2_ENABLE
 
TIM_BDTR_BK2E


	)

607 
	#LL_TIM_AUTOMATICOUTPUT_DISABLE
 0x00000000U

	)

608 
	#LL_TIM_AUTOMATICOUTPUT_ENABLE
 
TIM_BDTR_AOE


	)

618 
	#LL_TIM_DIER_UIE
 
TIM_DIER_UIE


	)

619 
	#LL_TIM_DIER_CC1IE
 
TIM_DIER_CC1IE


	)

620 
	#LL_TIM_DIER_CC2IE
 
TIM_DIER_CC2IE


	)

621 
	#LL_TIM_DIER_CC3IE
 
TIM_DIER_CC3IE


	)

622 
	#LL_TIM_DIER_CC4IE
 
TIM_DIER_CC4IE


	)

623 
	#LL_TIM_DIER_COMIE
 
TIM_DIER_COMIE


	)

624 
	#LL_TIM_DIER_TIE
 
TIM_DIER_TIE


	)

625 
	#LL_TIM_DIER_BIE
 
TIM_DIER_BIE


	)

626 
	#LL_TIM_DIER_IDXIE
 
TIM_DIER_IDXIE


	)

627 
	#LL_TIM_DIER_DIRIE
 
TIM_DIER_DIRIE


	)

628 
	#LL_TIM_DIER_IERRIE
 
TIM_DIER_IERRIE


	)

629 
	#LL_TIM_DIER_TERRIE
 
TIM_DIER_TERRIE


	)

637 
	#LL_TIM_UPDATESOURCE_REGULAR
 0x00000000U

	)

638 
	#LL_TIM_UPDATESOURCE_COUNTER
 
TIM_CR1_URS


	)

646 
	#LL_TIM_ONEPULSEMODE_SINGLE
 
TIM_CR1_OPM


	)

647 
	#LL_TIM_ONEPULSEMODE_REPETITIVE
 0x00000000U

	)

655 
	#LL_TIM_COUNTERMODE_UP
 0x00000000U

	)

656 
	#LL_TIM_COUNTERMODE_DOWN
 
TIM_CR1_DIR


	)

657 
	#LL_TIM_COUNTERMODE_CENTER_UP
 
TIM_CR1_CMS_0


	)

658 
	#LL_TIM_COUNTERMODE_CENTER_DOWN
 
TIM_CR1_CMS_1


	)

659 
	#LL_TIM_COUNTERMODE_CENTER_UP_DOWN
 
TIM_CR1_CMS


	)

667 
	#LL_TIM_CLOCKDIVISION_DIV1
 0x00000000U

	)

668 
	#LL_TIM_CLOCKDIVISION_DIV2
 
TIM_CR1_CKD_0


	)

669 
	#LL_TIM_CLOCKDIVISION_DIV4
 
TIM_CR1_CKD_1


	)

677 
	#LL_TIM_COUNTERDIRECTION_UP
 0x00000000U

	)

678 
	#LL_TIM_COUNTERDIRECTION_DOWN
 
TIM_CR1_DIR


	)

686 
	#LL_TIM_CCUPDATESOURCE_COMG_ONLY
 0x00000000U

	)

687 
	#LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI
 
TIM_CR2_CCUS


	)

695 
	#LL_TIM_CCDMAREQUEST_CC
 0x00000000U

	)

696 
	#LL_TIM_CCDMAREQUEST_UPDATE
 
TIM_CR2_CCDS


	)

704 
	#LL_TIM_LOCKLEVEL_OFF
 0x00000000U

	)

705 
	#LL_TIM_LOCKLEVEL_1
 
TIM_BDTR_LOCK_0


	)

706 
	#LL_TIM_LOCKLEVEL_2
 
TIM_BDTR_LOCK_1


	)

707 
	#LL_TIM_LOCKLEVEL_3
 
TIM_BDTR_LOCK


	)

715 
	#LL_TIM_CHANNEL_CH1
 
TIM_CCER_CC1E


	)

716 
	#LL_TIM_CHANNEL_CH1N
 
TIM_CCER_CC1NE


	)

717 
	#LL_TIM_CHANNEL_CH2
 
TIM_CCER_CC2E


	)

718 
	#LL_TIM_CHANNEL_CH2N
 
TIM_CCER_CC2NE


	)

719 
	#LL_TIM_CHANNEL_CH3
 
TIM_CCER_CC3E


	)

720 
	#LL_TIM_CHANNEL_CH3N
 
TIM_CCER_CC3NE


	)

721 
	#LL_TIM_CHANNEL_CH4
 
TIM_CCER_CC4E


	)

722 
	#LL_TIM_CHANNEL_CH4N
 
TIM_CCER_CC4NE


	)

723 
	#LL_TIM_CHANNEL_CH5
 
TIM_CCER_CC5E


	)

724 
	#LL_TIM_CHANNEL_CH6
 
TIM_CCER_CC6E


	)

729 #ià
defšed
(
USE_FULL_LL_DRIVER
)

733 
	#LL_TIM_OCSTATE_DISABLE
 0x00000000U

	)

734 
	#LL_TIM_OCSTATE_ENABLE
 
TIM_CCER_CC1E


	)

743 
	#LL_TIM_OCMODE_FROZEN
 0x00000000U

	)

744 
	#LL_TIM_OCMODE_ACTIVE
 
TIM_CCMR1_OC1M_0


	)

745 
	#LL_TIM_OCMODE_INACTIVE
 
TIM_CCMR1_OC1M_1


	)

746 
	#LL_TIM_OCMODE_TOGGLE
 (
TIM_CCMR1_OC1M_1
 | 
TIM_CCMR1_OC1M_0
è

	)

747 
	#LL_TIM_OCMODE_FORCED_INACTIVE
 
TIM_CCMR1_OC1M_2


	)

748 
	#LL_TIM_OCMODE_FORCED_ACTIVE
 (
TIM_CCMR1_OC1M_2
 | 
TIM_CCMR1_OC1M_0
è

	)

749 
	#LL_TIM_OCMODE_PWM1
 (
TIM_CCMR1_OC1M_2
 | 
TIM_CCMR1_OC1M_1
è

	)

750 
	#LL_TIM_OCMODE_PWM2
 (
TIM_CCMR1_OC1M_2
 | 
TIM_CCMR1_OC1M_1
 | 
TIM_CCMR1_OC1M_0
è

	)

751 
	#LL_TIM_OCMODE_RETRIG_OPM1
 
TIM_CCMR1_OC1M_3


	)

752 
	#LL_TIM_OCMODE_RETRIG_OPM2
 (
TIM_CCMR1_OC1M_3
 | 
TIM_CCMR1_OC1M_0
è

	)

753 
	#LL_TIM_OCMODE_COMBINED_PWM1
 (
TIM_CCMR1_OC1M_3
 | 
TIM_CCMR1_OC1M_2
è

	)

754 
	#LL_TIM_OCMODE_COMBINED_PWM2
 (
TIM_CCMR1_OC1M_3
 | 
TIM_CCMR1_OC1M_0
 | 
TIM_CCMR1_OC1M_2
è

	)

755 
	#LL_TIM_OCMODE_ASSYMETRIC_PWM1
 (
TIM_CCMR1_OC1M_3
 | 
TIM_CCMR1_OC1M_1
 | 
TIM_CCMR1_OC1M_2
è

	)

756 
	#LL_TIM_OCMODE_ASSYMETRIC_PWM2
 (
TIM_CCMR1_OC1M_3
 | 
TIM_CCMR1_OC1M
è

	)

757 
	#LL_TIM_OCMODE_PULSE_ON_COMPARE
 (
TIM_CCMR2_OC3M_3
 | 
TIM_CCMR2_OC3M_1
è

	)

758 
	#LL_TIM_OCMODE_DIRECTION_OUTPUT
 (
TIM_CCMR2_OC3M_3
 | 
TIM_CCMR2_OC3M_1
 | 
TIM_CCMR2_OC3M_0
è

	)

766 
	#LL_TIM_OCPOLARITY_HIGH
 0x00000000U

	)

767 
	#LL_TIM_OCPOLARITY_LOW
 
TIM_CCER_CC1P


	)

775 
	#LL_TIM_OCIDLESTATE_LOW
 0x00000000U

	)

776 
	#LL_TIM_OCIDLESTATE_HIGH
 
TIM_CR2_OIS1


	)

784 
	#LL_TIM_GROUPCH5_NONE
 0x00000000U

	)

785 
	#LL_TIM_GROUPCH5_OC1REFC
 
TIM_CCR5_GC5C1


	)

786 
	#LL_TIM_GROUPCH5_OC2REFC
 
TIM_CCR5_GC5C2


	)

787 
	#LL_TIM_GROUPCH5_OC3REFC
 
TIM_CCR5_GC5C3


	)

795 
	#LL_TIM_ACTIVEINPUT_DIRECTTI
 (
TIM_CCMR1_CC1S_0
 << 16Uè

	)

796 
	#LL_TIM_ACTIVEINPUT_INDIRECTTI
 (
TIM_CCMR1_CC1S_1
 << 16Uè

	)

797 
	#LL_TIM_ACTIVEINPUT_TRC
 (
TIM_CCMR1_CC1S
 << 16Uè

	)

805 
	#LL_TIM_ICPSC_DIV1
 0x00000000U

	)

806 
	#LL_TIM_ICPSC_DIV2
 (
TIM_CCMR1_IC1PSC_0
 << 16Uè

	)

807 
	#LL_TIM_ICPSC_DIV4
 (
TIM_CCMR1_IC1PSC_1
 << 16Uè

	)

808 
	#LL_TIM_ICPSC_DIV8
 (
TIM_CCMR1_IC1PSC
 << 16Uè

	)

816 
	#LL_TIM_IC_FILTER_FDIV1
 0x00000000U

	)

817 
	#LL_TIM_IC_FILTER_FDIV1_N2
 (
TIM_CCMR1_IC1F_0
 << 16Uè

	)

818 
	#LL_TIM_IC_FILTER_FDIV1_N4
 (
TIM_CCMR1_IC1F_1
 << 16Uè

	)

819 
	#LL_TIM_IC_FILTER_FDIV1_N8
 ((
TIM_CCMR1_IC1F_1
 | 
TIM_CCMR1_IC1F_0
è<< 16Uè

	)

820 
	#LL_TIM_IC_FILTER_FDIV2_N6
 (
TIM_CCMR1_IC1F_2
 << 16Uè

	)

821 
	#LL_TIM_IC_FILTER_FDIV2_N8
 ((
TIM_CCMR1_IC1F_2
 | 
TIM_CCMR1_IC1F_0
è<< 16Uè

	)

822 
	#LL_TIM_IC_FILTER_FDIV4_N6
 ((
TIM_CCMR1_IC1F_2
 | 
TIM_CCMR1_IC1F_1
è<< 16Uè

	)

823 
	#LL_TIM_IC_FILTER_FDIV4_N8
 ((
TIM_CCMR1_IC1F_2
 | 
TIM_CCMR1_IC1F_1
 | 
TIM_CCMR1_IC1F_0
è<< 16Uè

	)

824 
	#LL_TIM_IC_FILTER_FDIV8_N6
 (
TIM_CCMR1_IC1F_3
 << 16Uè

	)

825 
	#LL_TIM_IC_FILTER_FDIV8_N8
 ((
TIM_CCMR1_IC1F_3
 | 
TIM_CCMR1_IC1F_0
è<< 16Uè

	)

826 
	#LL_TIM_IC_FILTER_FDIV16_N5
 ((
TIM_CCMR1_IC1F_3
 | 
TIM_CCMR1_IC1F_1
è<< 16Uè

	)

827 
	#LL_TIM_IC_FILTER_FDIV16_N6
 ((
TIM_CCMR1_IC1F_3
 | 
TIM_CCMR1_IC1F_1
 | 
TIM_CCMR1_IC1F_0
è<< 16Uè

	)

828 
	#LL_TIM_IC_FILTER_FDIV16_N8
 ((
TIM_CCMR1_IC1F_3
 | 
TIM_CCMR1_IC1F_2
è<< 16Uè

	)

829 
	#LL_TIM_IC_FILTER_FDIV32_N5
 ((
TIM_CCMR1_IC1F_3
 | 
TIM_CCMR1_IC1F_2
 | 
TIM_CCMR1_IC1F_0
è<< 16Uè

	)

830 
	#LL_TIM_IC_FILTER_FDIV32_N6
 ((
TIM_CCMR1_IC1F_3
 | 
TIM_CCMR1_IC1F_2
 | 
TIM_CCMR1_IC1F_1
è<< 16Uè

	)

831 
	#LL_TIM_IC_FILTER_FDIV32_N8
 (
TIM_CCMR1_IC1F
 << 16Uè

	)

839 
	#LL_TIM_IC_POLARITY_RISING
 0x00000000U

	)

840 
	#LL_TIM_IC_POLARITY_FALLING
 
TIM_CCER_CC1P


	)

841 
	#LL_TIM_IC_POLARITY_BOTHEDGE
 (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
è

	)

849 
	#LL_TIM_CLOCKSOURCE_INTERNAL
 0x00000000U

	)

850 
	#LL_TIM_CLOCKSOURCE_EXT_MODE1
 (
TIM_SMCR_SMS_2
 | 
TIM_SMCR_SMS_1
 | 
TIM_SMCR_SMS_0
è

	)

851 
	#LL_TIM_CLOCKSOURCE_EXT_MODE2
 
TIM_SMCR_ECE


	)

859 
	#LL_TIM_ENCODERMODE_X2_TI1
 
TIM_SMCR_SMS_0


	)

860 
	#LL_TIM_ENCODERMODE_X2_TI2
 
TIM_SMCR_SMS_1


	)

861 
	#LL_TIM_ENCODERMODE_X4_TI12
 (
TIM_SMCR_SMS_1
 | 
TIM_SMCR_SMS_0
è

	)

862 
	#LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X2
 (
TIM_SMCR_SMS_3
 | 
TIM_SMCR_SMS_1
è

	)

863 
	#LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X1
 (
TIM_SMCR_SMS_3
 | 
TIM_SMCR_SMS_1
 | 
TIM_SMCR_SMS_0
è

	)

864 
	#LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X2
 (
TIM_SMCR_SMS_3
 | 
TIM_SMCR_SMS_2
è

	)

865 
	#LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X1_TI12
 (
TIM_SMCR_SMS_3
 | 
TIM_SMCR_SMS_2
 | 
TIM_SMCR_SMS_0
è

	)

866 
	#LL_TIM_ENCODERMODE_X1_TI1
 (
TIM_SMCR_SMS_3
 | 
TIM_SMCR_SMS_2
 | 
TIM_SMCR_SMS_1
è

	)

867 
	#LL_TIM_ENCODERMODE_X1_TI2
 (
TIM_SMCR_SMS_3
 | 
TIM_SMCR_SMS_2
 | 
TIM_SMCR_SMS_1
 | 
TIM_SMCR_SMS_0
è

	)

875 
	#LL_TIM_TRGO_RESET
 0x00000000U

	)

876 
	#LL_TIM_TRGO_ENABLE
 
TIM_CR2_MMS_0


	)

877 
	#LL_TIM_TRGO_UPDATE
 
TIM_CR2_MMS_1


	)

878 
	#LL_TIM_TRGO_CC1IF
 (
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
è

	)

879 
	#LL_TIM_TRGO_OC1REF
 
TIM_CR2_MMS_2


	)

880 
	#LL_TIM_TRGO_OC2REF
 (
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_0
è

	)

881 
	#LL_TIM_TRGO_OC3REF
 (
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
è

	)

882 
	#LL_TIM_TRGO_OC4REF
 (
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
è

	)

883 
	#LL_TIM_TRGO_ENCODERCLK
 
TIM_CR2_MMS_3


	)

891 
	#LL_TIM_TRGO2_RESET
 0x00000000U

	)

892 
	#LL_TIM_TRGO2_ENABLE
 
TIM_CR2_MMS2_0


	)

893 
	#LL_TIM_TRGO2_UPDATE
 
TIM_CR2_MMS2_1


	)

894 
	#LL_TIM_TRGO2_CC1F
 (
TIM_CR2_MMS2_1
 | 
TIM_CR2_MMS2_0
è

	)

895 
	#LL_TIM_TRGO2_OC1
 
TIM_CR2_MMS2_2


	)

896 
	#LL_TIM_TRGO2_OC2
 (
TIM_CR2_MMS2_2
 | 
TIM_CR2_MMS2_0
è

	)

897 
	#LL_TIM_TRGO2_OC3
 (
TIM_CR2_MMS2_2
 | 
TIM_CR2_MMS2_1
è

	)

898 
	#LL_TIM_TRGO2_OC4
 (
TIM_CR2_MMS2_2
 | 
TIM_CR2_MMS2_1
 | 
TIM_CR2_MMS2_0
è

	)

899 
	#LL_TIM_TRGO2_OC5
 
TIM_CR2_MMS2_3


	)

900 
	#LL_TIM_TRGO2_OC6
 (
TIM_CR2_MMS2_3
 | 
TIM_CR2_MMS2_0
è

	)

901 
	#LL_TIM_TRGO2_OC4_RISINGFALLING
 (
TIM_CR2_MMS2_3
 | 
TIM_CR2_MMS2_1
è

	)

902 
	#LL_TIM_TRGO2_OC6_RISINGFALLING
 (
TIM_CR2_MMS2_3
 | 
TIM_CR2_MMS2_1
 | 
TIM_CR2_MMS2_0
è

	)

903 
	#LL_TIM_TRGO2_OC4_RISING_OC6_RISING
 (
TIM_CR2_MMS2_3
 | 
TIM_CR2_MMS2_2
è

	)

904 
	#LL_TIM_TRGO2_OC4_RISING_OC6_FALLING
 (
TIM_CR2_MMS2_3
 | 
TIM_CR2_MMS2_2
 | 
TIM_CR2_MMS2_0
è

	)

905 
	#LL_TIM_TRGO2_OC5_RISING_OC6_RISING
 (
TIM_CR2_MMS2_3
 | 
TIM_CR2_MMS2_2
 |
TIM_CR2_MMS2_1
è

	)

906 
	#LL_TIM_TRGO2_OC5_RISING_OC6_FALLING
 (
TIM_CR2_MMS2_3
 | 
TIM_CR2_MMS2_2
 | 
TIM_CR2_MMS2_1
 | 
TIM_CR2_MMS2_0
è

	)

914 
	#LL_TIM_SLAVEMODE_DISABLED
 0x00000000U

	)

915 
	#LL_TIM_SLAVEMODE_RESET
 
TIM_SMCR_SMS_2


	)

916 
	#LL_TIM_SLAVEMODE_GATED
 (
TIM_SMCR_SMS_2
 | 
TIM_SMCR_SMS_0
è

	)

917 
	#LL_TIM_SLAVEMODE_TRIGGER
 (
TIM_SMCR_SMS_2
 | 
TIM_SMCR_SMS_1
è

	)

918 
	#LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER
 
TIM_SMCR_SMS_3


	)

919 
	#LL_TIM_SLAVEMODE_COMBINED_GATEDRESET
 (
TIM_SMCR_SMS_3
 | 
TIM_SMCR_SMS_0
è

	)

928 
	#LL_TIM_SMSPS_TIMUPDATE
 0x00000000U

	)

929 
	#LL_TIM_SMSPS_INDEX
 
TIM_SMCR_SMSPS


	)

937 
	#LL_TIM_TS_ITR0
 0x00000000U

	)

938 
	#LL_TIM_TS_ITR1
 
TIM_SMCR_TS_0


	)

939 
	#LL_TIM_TS_ITR2
 
TIM_SMCR_TS_1


	)

940 
	#LL_TIM_TS_ITR3
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_1
è

	)

941 
	#LL_TIM_TS_TI1F_ED
 
TIM_SMCR_TS_2


	)

942 
	#LL_TIM_TS_TI1FP1
 (
TIM_SMCR_TS_2
 | 
TIM_SMCR_TS_0
è

	)

943 
	#LL_TIM_TS_TI2FP2
 (
TIM_SMCR_TS_2
 | 
TIM_SMCR_TS_1
è

	)

944 
	#LL_TIM_TS_ETRF
 (
TIM_SMCR_TS_2
 | 
TIM_SMCR_TS_1
 | 
TIM_SMCR_TS_0
è

	)

945 
	#LL_TIM_TS_ITR4
 
TIM_SMCR_TS_3


	)

946 
	#LL_TIM_TS_ITR5
 (
TIM_SMCR_TS_3
 | 
TIM_SMCR_TS_0
è

	)

947 
	#LL_TIM_TS_ITR6
 (
TIM_SMCR_TS_3
 | 
TIM_SMCR_TS_1
è

	)

948 
	#LL_TIM_TS_ITR7
 (
TIM_SMCR_TS_3
 | 
TIM_SMCR_TS_1
 | 
TIM_SMCR_TS_0
è

	)

949 
	#LL_TIM_TS_ITR8
 (
TIM_SMCR_TS_3
 | 
TIM_SMCR_TS_2
è

	)

950 
	#LL_TIM_TS_ITR9
 (
TIM_SMCR_TS_3
 | 
TIM_SMCR_TS_2
 | 
TIM_SMCR_TS_0
è

	)

951 
	#LL_TIM_TS_ITR10
 (
TIM_SMCR_TS_3
 | 
TIM_SMCR_TS_2
 | 
TIM_SMCR_TS_1
è

	)

952 
	#LL_TIM_TS_ITR11
 (
TIM_SMCR_TS_3
 | 
TIM_SMCR_TS_2
 | 
TIM_SMCR_TS_1
 | 
TIM_SMCR_TS_0
è

	)

960 
	#LL_TIM_ETR_POLARITY_NONINVERTED
 0x00000000U

	)

961 
	#LL_TIM_ETR_POLARITY_INVERTED
 
TIM_SMCR_ETP


	)

969 
	#LL_TIM_ETR_PRESCALER_DIV1
 0x00000000U

	)

970 
	#LL_TIM_ETR_PRESCALER_DIV2
 
TIM_SMCR_ETPS_0


	)

971 
	#LL_TIM_ETR_PRESCALER_DIV4
 
TIM_SMCR_ETPS_1


	)

972 
	#LL_TIM_ETR_PRESCALER_DIV8
 
TIM_SMCR_ETPS


	)

980 
	#LL_TIM_ETR_FILTER_FDIV1
 0x00000000U

	)

981 
	#LL_TIM_ETR_FILTER_FDIV1_N2
 
TIM_SMCR_ETF_0


	)

982 
	#LL_TIM_ETR_FILTER_FDIV1_N4
 
TIM_SMCR_ETF_1


	)

983 
	#LL_TIM_ETR_FILTER_FDIV1_N8
 (
TIM_SMCR_ETF_1
 | 
TIM_SMCR_ETF_0
è

	)

984 
	#LL_TIM_ETR_FILTER_FDIV2_N6
 
TIM_SMCR_ETF_2


	)

985 
	#LL_TIM_ETR_FILTER_FDIV2_N8
 (
TIM_SMCR_ETF_2
 | 
TIM_SMCR_ETF_0
è

	)

986 
	#LL_TIM_ETR_FILTER_FDIV4_N6
 (
TIM_SMCR_ETF_2
 | 
TIM_SMCR_ETF_1
è

	)

987 
	#LL_TIM_ETR_FILTER_FDIV4_N8
 (
TIM_SMCR_ETF_2
 | 
TIM_SMCR_ETF_1
 | 
TIM_SMCR_ETF_0
è

	)

988 
	#LL_TIM_ETR_FILTER_FDIV8_N6
 
TIM_SMCR_ETF_3


	)

989 
	#LL_TIM_ETR_FILTER_FDIV8_N8
 (
TIM_SMCR_ETF_3
 | 
TIM_SMCR_ETF_0
è

	)

990 
	#LL_TIM_ETR_FILTER_FDIV16_N5
 (
TIM_SMCR_ETF_3
 | 
TIM_SMCR_ETF_1
è

	)

991 
	#LL_TIM_ETR_FILTER_FDIV16_N6
 (
TIM_SMCR_ETF_3
 | 
TIM_SMCR_ETF_1
 | 
TIM_SMCR_ETF_0
è

	)

992 
	#LL_TIM_ETR_FILTER_FDIV16_N8
 (
TIM_SMCR_ETF_3
 | 
TIM_SMCR_ETF_2
è

	)

993 
	#LL_TIM_ETR_FILTER_FDIV32_N5
 (
TIM_SMCR_ETF_3
 | 
TIM_SMCR_ETF_2
 | 
TIM_SMCR_ETF_0
è

	)

994 
	#LL_TIM_ETR_FILTER_FDIV32_N6
 (
TIM_SMCR_ETF_3
 | 
TIM_SMCR_ETF_2
 | 
TIM_SMCR_ETF_1
è

	)

995 
	#LL_TIM_ETR_FILTER_FDIV32_N8
 
TIM_SMCR_ETF


	)

1003 
	#LL_TIM_TIM1_ETRSOURCE_GPIO
 0x00000000U

	)

1004 
	#LL_TIM_TIM1_ETRSOURCE_COMP1
 
TIM1_AF1_ETRSEL_0


	)

1005 
	#LL_TIM_TIM1_ETRSOURCE_COMP2
 
TIM1_AF1_ETRSEL_1


	)

1006 
	#LL_TIM_TIM1_ETRSOURCE_COMP3
 (
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1007 
	#LL_TIM_TIM1_ETRSOURCE_COMP4
 
TIM1_AF1_ETRSEL_2


	)

1008 #ià
defšed
(
COMP5
)

1009 
	#LL_TIM_TIM1_ETRSOURCE_COMP5
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_0
è

	)

1011 #ià
defšed
(
COMP6
)

1012 
	#LL_TIM_TIM1_ETRSOURCE_COMP6
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_1
è

	)

1014 #ià
defšed
(
COMP7
)

1015 
	#LL_TIM_TIM1_ETRSOURCE_COMP7
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1017 
	#LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1
 
TIM1_AF1_ETRSEL_3


	)

1018 
	#LL_TIM_TIM1_ETRSOURCE_ADC1_AWD2
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_0
è

	)

1019 
	#LL_TIM_TIM1_ETRSOURCE_ADC1_AWD3
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_1
è

	)

1020 #ià
defšed
(
ADC4
)

1021 
	#LL_TIM_TIM1_ETRSOURCE_ADC4_AWD1
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1022 
	#LL_TIM_TIM1_ETRSOURCE_ADC4_AWD2
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_2
è

	)

1023 
	#LL_TIM_TIM1_ETRSOURCE_ADC4_AWD3
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_0
è

	)

1032 
	#LL_TIM_TIM2_ETRSOURCE_GPIO
 0x00000000U

	)

1033 
	#LL_TIM_TIM2_ETRSOURCE_COMP1
 
TIM1_AF1_ETRSEL_0


	)

1034 
	#LL_TIM_TIM2_ETRSOURCE_COMP2
 
TIM1_AF1_ETRSEL_1


	)

1035 
	#LL_TIM_TIM2_ETRSOURCE_COMP3
 (
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1036 
	#LL_TIM_TIM2_ETRSOURCE_COMP4
 
TIM1_AF1_ETRSEL_2


	)

1037 #ià
defšed
(
COMP5
)

1038 
	#LL_TIM_TIM2_ETRSOURCE_COMP5
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_0
è

	)

1040 #ià
defšed
(
COMP6
)

1041 
	#LL_TIM_TIM2_ETRSOURCE_COMP6
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_1
è

	)

1043 #ià
defšed
(
COMP7
)

1044 
	#LL_TIM_TIM2_ETRSOURCE_COMP7
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1046 
	#LL_TIM_TIM2_ETRSOURCE_TIM3_ETR
 
TIM1_AF1_ETRSEL_3


	)

1047 
	#LL_TIM_TIM2_ETRSOURCE_TIM4_ETR
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_0
è

	)

1048 #ià
defšed
(
TIM5
)

1049 
	#LL_TIM_TIM2_ETRSOURCE_TIM5_ETR
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_1
è

	)

1051 
	#LL_TIM_TIM2_ETRSOURCE_LSE
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1059 
	#LL_TIM_TIM3_ETRSOURCE_GPIO
 0x00000000U

	)

1060 
	#LL_TIM_TIM3_ETRSOURCE_COMP1
 
TIM1_AF1_ETRSEL_0


	)

1061 
	#LL_TIM_TIM3_ETRSOURCE_COMP2
 
TIM1_AF1_ETRSEL_1


	)

1062 
	#LL_TIM_TIM3_ETRSOURCE_COMP3
 (
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1063 
	#LL_TIM_TIM3_ETRSOURCE_COMP4
 
TIM1_AF1_ETRSEL_2


	)

1064 #ià
defšed
(
COMP5
)

1065 
	#LL_TIM_TIM3_ETRSOURCE_COMP5
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_0
è

	)

1067 #ià
defšed
(
COMP6
)

1068 
	#LL_TIM_TIM3_ETRSOURCE_COMP6
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_1
è

	)

1070 #ià
defšed
(
COMP7
)

1071 
	#LL_TIM_TIM3_ETRSOURCE_COMP7
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1073 
	#LL_TIM_TIM3_ETRSOURCE_TIM2_ETR
 
TIM1_AF1_ETRSEL_3


	)

1074 
	#LL_TIM_TIM3_ETRSOURCE_TIM4_ETR
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_0
è

	)

1075 
	#LL_TIM_TIM3_ETRSOURCE_ADC2_AWD1
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1076 
	#LL_TIM_TIM3_ETRSOURCE_ADC2_AWD2
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_2
è

	)

1077 
	#LL_TIM_TIM3_ETRSOURCE_ADC2_AWD3
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_0
è

	)

1085 
	#LL_TIM_TIM4_ETRSOURCE_GPIO
 0x00000000U

	)

1086 
	#LL_TIM_TIM4_ETRSOURCE_COMP1
 
TIM1_AF1_ETRSEL_0


	)

1087 
	#LL_TIM_TIM4_ETRSOURCE_COMP2
 
TIM1_AF1_ETRSEL_1


	)

1088 
	#LL_TIM_TIM4_ETRSOURCE_COMP3
 (
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1089 
	#LL_TIM_TIM4_ETRSOURCE_COMP4
 
TIM1_AF1_ETRSEL_2


	)

1090 #ià
defšed
(
COMP5
)

1091 
	#LL_TIM_TIM4_ETRSOURCE_COMP5
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_0
è

	)

1093 #ià
defšed
(
COMP6
)

1094 
	#LL_TIM_TIM4_ETRSOURCE_COMP6
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_1
è

	)

1096 #ià
defšed
(
COMP7
)

1097 
	#LL_TIM_TIM4_ETRSOURCE_COMP7
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1099 
	#LL_TIM_TIM4_ETRSOURCE_TIM3_ETR
 
TIM1_AF1_ETRSEL_3


	)

1100 #ià
defšed
(
TIM5
)

1101 
	#LL_TIM_TIM4_ETRSOURCE_TIM5_ETR
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_0
è

	)

1107 #ià
defšed
(
TIM5
)

1111 
	#LL_TIM_TIM5_ETRSOURCE_GPIO
 0x00000000U

	)

1112 
	#LL_TIM_TIM5_ETRSOURCE_COMP1
 
TIM1_AF1_ETRSEL_0


	)

1113 
	#LL_TIM_TIM5_ETRSOURCE_COMP2
 
TIM1_AF1_ETRSEL_1


	)

1114 
	#LL_TIM_TIM5_ETRSOURCE_COMP3
 (
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1115 
	#LL_TIM_TIM5_ETRSOURCE_COMP4
 
TIM1_AF1_ETRSEL_2


	)

1116 #ià
defšed
(
COMP5
)

1117 
	#LL_TIM_TIM5_ETRSOURCE_COMP5
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_0
è

	)

1119 #ià
defšed
(
COMP6
)

1120 
	#LL_TIM_TIM5_ETRSOURCE_COMP6
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_1
è

	)

1122 #ià
defšed
(
COMP7
)

1123 
	#LL_TIM_TIM5_ETRSOURCE_COMP7
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1125 
	#LL_TIM_TIM5_ETRSOURCE_TIM2_ETR
 
TIM1_AF1_ETRSEL_3


	)

1126 
	#LL_TIM_TIM5_ETRSOURCE_TIM3_ETR
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_0
è

	)

1135 
	#LL_TIM_TIM8_ETRSOURCE_GPIO
 0x00000000U

	)

1136 
	#LL_TIM_TIM8_ETRSOURCE_COMP1
 
TIM1_AF1_ETRSEL_0


	)

1137 
	#LL_TIM_TIM8_ETRSOURCE_COMP2
 
TIM1_AF1_ETRSEL_1


	)

1138 
	#LL_TIM_TIM8_ETRSOURCE_COMP3
 (
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1139 
	#LL_TIM_TIM8_ETRSOURCE_COMP4
 
TIM1_AF1_ETRSEL_2


	)

1140 #ià
defšed
(
COMP5
)

1141 
	#LL_TIM_TIM8_ETRSOURCE_COMP5
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_0
è

	)

1143 #ià
defšed
(
COMP6
)

1144 
	#LL_TIM_TIM8_ETRSOURCE_COMP6
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_1
è

	)

1146 #ià
defšed
(
COMP7
)

1147 
	#LL_TIM_TIM8_ETRSOURCE_COMP7
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1149 
	#LL_TIM_TIM8_ETRSOURCE_ADC2_AWD1
 
TIM1_AF1_ETRSEL_3


	)

1150 
	#LL_TIM_TIM8_ETRSOURCE_ADC2_AWD2
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_0
è

	)

1151 
	#LL_TIM_TIM8_ETRSOURCE_ADC2_AWD3
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_1
è

	)

1152 #ià
defšed
(
ADC3
)

1153 
	#LL_TIM_TIM8_ETRSOURCE_ADC3_AWD1
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1154 
	#LL_TIM_TIM8_ETRSOURCE_ADC3_AWD2
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_2
è

	)

1155 
	#LL_TIM_TIM8_ETRSOURCE_ADC3_AWD3
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_0
è

	)

1161 #ià
defšed
(
TIM20
)

1165 
	#LL_TIM_TIM20_ETRSOURCE_GPIO
 0x00000000U

	)

1166 
	#LL_TIM_TIM20_ETRSOURCE_COMP1
 
TIM1_AF1_ETRSEL_0


	)

1167 
	#LL_TIM_TIM20_ETRSOURCE_COMP2
 
TIM1_AF1_ETRSEL_1


	)

1168 
	#LL_TIM_TIM20_ETRSOURCE_COMP3
 (
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1169 
	#LL_TIM_TIM20_ETRSOURCE_COMP4
 
TIM1_AF1_ETRSEL_2


	)

1170 #ià
defšed
(
COMP5
)

1171 
	#LL_TIM_TIM20_ETRSOURCE_COMP5
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_0
è

	)

1173 #ià
defšed
(
COMP6
)

1174 
	#LL_TIM_TIM20_ETRSOURCE_COMP6
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_1
è

	)

1176 #ià
defšed
(
COMP7
)

1177 
	#LL_TIM_TIM20_ETRSOURCE_COMP7
 (
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1179 #ià
defšed
(
ADC3
)

1180 
	#LL_TIM_TIM20_ETRSOURCE_ADC3_AWD1
 
TIM1_AF1_ETRSEL_3


	)

1181 
	#LL_TIM_TIM20_ETRSOURCE_ADC3_AWD2
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_0
è

	)

1182 
	#LL_TIM_TIM20_ETRSOURCE_ADC3_AWD3
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_1
è

	)

1184 #ià
defšed
(
ADC5
)

1185 
	#LL_TIM_TIM20_ETRSOURCE_ADC5_AWD1
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_1
 | 
TIM1_AF1_ETRSEL_0
è

	)

1186 
	#LL_TIM_TIM20_ETRSOURCE_ADC5_AWD2
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_2
è

	)

1187 
	#LL_TIM_TIM20_ETRSOURCE_ADC5_AWD3
 (
TIM1_AF1_ETRSEL_3
 | 
TIM1_AF1_ETRSEL_2
 | 
TIM1_AF1_ETRSEL_0
è

	)

1197 
	#LL_TIM_BREAK_POLARITY_LOW
 0x00000000U

	)

1198 
	#LL_TIM_BREAK_POLARITY_HIGH
 
TIM_BDTR_BKP


	)

1206 
	#LL_TIM_BREAK_FILTER_FDIV1
 0x00000000U

	)

1207 
	#LL_TIM_BREAK_FILTER_FDIV1_N2
 0x00010000U

	)

1208 
	#LL_TIM_BREAK_FILTER_FDIV1_N4
 0x00020000U

	)

1209 
	#LL_TIM_BREAK_FILTER_FDIV1_N8
 0x00030000U

	)

1210 
	#LL_TIM_BREAK_FILTER_FDIV2_N6
 0x00040000U

	)

1211 
	#LL_TIM_BREAK_FILTER_FDIV2_N8
 0x00050000U

	)

1212 
	#LL_TIM_BREAK_FILTER_FDIV4_N6
 0x00060000U

	)

1213 
	#LL_TIM_BREAK_FILTER_FDIV4_N8
 0x00070000U

	)

1214 
	#LL_TIM_BREAK_FILTER_FDIV8_N6
 0x00080000U

	)

1215 
	#LL_TIM_BREAK_FILTER_FDIV8_N8
 0x00090000U

	)

1216 
	#LL_TIM_BREAK_FILTER_FDIV16_N5
 0x000A0000U

	)

1217 
	#LL_TIM_BREAK_FILTER_FDIV16_N6
 0x000B0000U

	)

1218 
	#LL_TIM_BREAK_FILTER_FDIV16_N8
 0x000C0000U

	)

1219 
	#LL_TIM_BREAK_FILTER_FDIV32_N5
 0x000D0000U

	)

1220 
	#LL_TIM_BREAK_FILTER_FDIV32_N6
 0x000E0000U

	)

1221 
	#LL_TIM_BREAK_FILTER_FDIV32_N8
 0x000F0000U

	)

1229 
	#LL_TIM_BREAK2_POLARITY_LOW
 0x00000000U

	)

1230 
	#LL_TIM_BREAK2_POLARITY_HIGH
 
TIM_BDTR_BK2P


	)

1238 
	#LL_TIM_BREAK2_FILTER_FDIV1
 0x00000000U

	)

1239 
	#LL_TIM_BREAK2_FILTER_FDIV1_N2
 0x00100000U

	)

1240 
	#LL_TIM_BREAK2_FILTER_FDIV1_N4
 0x00200000U

	)

1241 
	#LL_TIM_BREAK2_FILTER_FDIV1_N8
 0x00300000U

	)

1242 
	#LL_TIM_BREAK2_FILTER_FDIV2_N6
 0x00400000U

	)

1243 
	#LL_TIM_BREAK2_FILTER_FDIV2_N8
 0x00500000U

	)

1244 
	#LL_TIM_BREAK2_FILTER_FDIV4_N6
 0x00600000U

	)

1245 
	#LL_TIM_BREAK2_FILTER_FDIV4_N8
 0x00700000U

	)

1246 
	#LL_TIM_BREAK2_FILTER_FDIV8_N6
 0x00800000U

	)

1247 
	#LL_TIM_BREAK2_FILTER_FDIV8_N8
 0x00900000U

	)

1248 
	#LL_TIM_BREAK2_FILTER_FDIV16_N5
 0x00A00000U

	)

1249 
	#LL_TIM_BREAK2_FILTER_FDIV16_N6
 0x00B00000U

	)

1250 
	#LL_TIM_BREAK2_FILTER_FDIV16_N8
 0x00C00000U

	)

1251 
	#LL_TIM_BREAK2_FILTER_FDIV32_N5
 0x00D00000U

	)

1252 
	#LL_TIM_BREAK2_FILTER_FDIV32_N6
 0x00E00000U

	)

1253 
	#LL_TIM_BREAK2_FILTER_FDIV32_N8
 0x00F00000U

	)

1261 
	#LL_TIM_OSSI_DISABLE
 0x00000000U

	)

1262 
	#LL_TIM_OSSI_ENABLE
 
TIM_BDTR_OSSI


	)

1270 
	#LL_TIM_OSSR_DISABLE
 0x00000000U

	)

1271 
	#LL_TIM_OSSR_ENABLE
 
TIM_BDTR_OSSR


	)

1279 
	#LL_TIM_BREAK_INPUT_BKIN
 0x00000000U

	)

1280 
	#LL_TIM_BREAK_INPUT_BKIN2
 0x00000004U

	)

1288 
	#LL_TIM_BKIN_SOURCE_BKIN
 
TIM1_AF1_BKINE


	)

1289 
	#LL_TIM_BKIN_SOURCE_BKCOMP1
 
TIM1_AF1_BKCMP1E


	)

1290 
	#LL_TIM_BKIN_SOURCE_BKCOMP2
 
TIM1_AF1_BKCMP2E


	)

1291 
	#LL_TIM_BKIN_SOURCE_BKCOMP3
 
TIM1_AF1_BKCMP3E


	)

1292 
	#LL_TIM_BKIN_SOURCE_BKCOMP4
 
TIM1_AF1_BKCMP4E


	)

1293 #ià
defšed
(
COMP5
)

1294 
	#LL_TIM_BKIN_SOURCE_BKCOMP5
 
TIM1_AF1_BKCMP5E


	)

1296 #ià
defšed
(
COMP6
)

1297 
	#LL_TIM_BKIN_SOURCE_BKCOMP6
 
TIM1_AF1_BKCMP6E


	)

1299 #ià
defšed
(
COMP7
)

1300 
	#LL_TIM_BKIN_SOURCE_BKCOMP7
 
TIM1_AF1_BKCMP7E


	)

1309 
	#LL_TIM_BKIN_POLARITY_LOW
 
TIM1_AF1_BKINP


	)

1310 
	#LL_TIM_BKIN_POLARITY_HIGH
 0x00000000U

	)

1318 
	#LL_TIM_BREAK_AFMODE_INPUT
 0x00000000U

	)

1319 
	#LL_TIM_BREAK_AFMODE_BIDIRECTIONAL
 
TIM_BDTR_BKBID


	)

1327 
	#LL_TIM_BREAK2_AFMODE_INPUT
 0x00000000U

	)

1328 
	#LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL
 
TIM_BDTR_BK2BID


	)

1336 
	#LL_TIM_DMABURST_BASEADDR_CR1
 0x00000000U

	)

1337 
	#LL_TIM_DMABURST_BASEADDR_CR2
 
TIM_DCR_DBA_0


	)

1338 
	#LL_TIM_DMABURST_BASEADDR_SMCR
 
TIM_DCR_DBA_1


	)

1339 
	#LL_TIM_DMABURST_BASEADDR_DIER
 (
TIM_DCR_DBA_1
 | 
TIM_DCR_DBA_0
è

	)

1340 
	#LL_TIM_DMABURST_BASEADDR_SR
 
TIM_DCR_DBA_2


	)

1341 
	#LL_TIM_DMABURST_BASEADDR_EGR
 (
TIM_DCR_DBA_2
 | 
TIM_DCR_DBA_0
è

	)

1342 
	#LL_TIM_DMABURST_BASEADDR_CCMR1
 (
TIM_DCR_DBA_2
 | 
TIM_DCR_DBA_1
è

	)

1343 
	#LL_TIM_DMABURST_BASEADDR_CCMR2
 (
TIM_DCR_DBA_2
 | 
TIM_DCR_DBA_1
 | 
TIM_DCR_DBA_0
è

	)

1344 
	#LL_TIM_DMABURST_BASEADDR_CCER
 
TIM_DCR_DBA_3


	)

1345 
	#LL_TIM_DMABURST_BASEADDR_CNT
 (
TIM_DCR_DBA_3
 | 
TIM_DCR_DBA_0
è

	)

1346 
	#LL_TIM_DMABURST_BASEADDR_PSC
 (
TIM_DCR_DBA_3
 | 
TIM_DCR_DBA_1
è

	)

1347 
	#LL_TIM_DMABURST_BASEADDR_ARR
 (
TIM_DCR_DBA_3
 | 
TIM_DCR_DBA_1
 | 
TIM_DCR_DBA_0
è

	)

1348 
	#LL_TIM_DMABURST_BASEADDR_RCR
 (
TIM_DCR_DBA_3
 | 
TIM_DCR_DBA_2
è

	)

1349 
	#LL_TIM_DMABURST_BASEADDR_CCR1
 (
TIM_DCR_DBA_3
 | 
TIM_DCR_DBA_2
 | 
TIM_DCR_DBA_0
è

	)

1350 
	#LL_TIM_DMABURST_BASEADDR_CCR2
 (
TIM_DCR_DBA_3
 | 
TIM_DCR_DBA_2
 | 
TIM_DCR_DBA_1
è

	)

1351 
	#LL_TIM_DMABURST_BASEADDR_CCR3
 (
TIM_DCR_DBA_3
 | 
TIM_DCR_DBA_2
 | 
TIM_DCR_DBA_1
 | 
TIM_DCR_DBA_0
è

	)

1352 
	#LL_TIM_DMABURST_BASEADDR_CCR4
 
TIM_DCR_DBA_4


	)

1353 
	#LL_TIM_DMABURST_BASEADDR_BDTR
 (
TIM_DCR_DBA_4
 | 
TIM_DCR_DBA_0
è

	)

1354 
	#LL_TIM_DMABURST_BASEADDR_CCR5
 (
TIM_DCR_DBA_4
 | 
TIM_DCR_DBA_1
è

	)

1355 
	#LL_TIM_DMABURST_BASEADDR_CCR6
 (
TIM_DCR_DBA_4
 | 
TIM_DCR_DBA_1
 | 
TIM_DCR_DBA_0
è

	)

1356 
	#LL_TIM_DMABURST_BASEADDR_CCMR3
 (
TIM_DCR_DBA_4
 | 
TIM_DCR_DBA_2
è

	)

1357 
	#LL_TIM_DMABURST_BASEADDR_DTR2
 (
TIM_DCR_DBA_4
 | 
TIM_DCR_DBA_2
 | 
TIM_DCR_DBA_0
è

	)

1358 
	#LL_TIM_DMABURST_BASEADDR_ECR
 (
TIM_DCR_DBA_4
 | 
TIM_DCR_DBA_2
 | 
TIM_DCR_DBA_1
è

	)

1359 
	#LL_TIM_DMABURST_BASEADDR_TISEL
 (
TIM_DCR_DBA_4
 | 
TIM_DCR_DBA_2
 | 
TIM_DCR_DBA_1
 | 
TIM_DCR_DBA_0
è

	)

1360 
	#LL_TIM_DMABURST_BASEADDR_AF1
 (
TIM_DCR_DBA_4
 | 
TIM_DCR_DBA_3
è

	)

1361 
	#LL_TIM_DMABURST_BASEADDR_AF2
 (
TIM_DCR_DBA_4
 | 
TIM_DCR_DBA_3
 | 
TIM_DCR_DBA_0
è

	)

1362 
	#LL_TIM_DMABURST_BASEADDR_OR
 (
TIM_DCR_DBA_4
 | 
TIM_DCR_DBA_3
 | 
TIM_DCR_DBA_1
è

	)

1370 
	#LL_TIM_DMABURST_LENGTH_1TRANSFER
 0x00000000U

	)

1371 
	#LL_TIM_DMABURST_LENGTH_2TRANSFERS
 
TIM_DCR_DBL_0


	)

1372 
	#LL_TIM_DMABURST_LENGTH_3TRANSFERS
 
TIM_DCR_DBL_1


	)

1373 
	#LL_TIM_DMABURST_LENGTH_4TRANSFERS
 (
TIM_DCR_DBL_1
 | 
TIM_DCR_DBL_0
è

	)

1374 
	#LL_TIM_DMABURST_LENGTH_5TRANSFERS
 
TIM_DCR_DBL_2


	)

1375 
	#LL_TIM_DMABURST_LENGTH_6TRANSFERS
 (
TIM_DCR_DBL_2
 | 
TIM_DCR_DBL_0
è

	)

1376 
	#LL_TIM_DMABURST_LENGTH_7TRANSFERS
 (
TIM_DCR_DBL_2
 | 
TIM_DCR_DBL_1
è

	)

1377 
	#LL_TIM_DMABURST_LENGTH_8TRANSFERS
 (
TIM_DCR_DBL_2
 | 
TIM_DCR_DBL_1
 | 
TIM_DCR_DBL_0
è

	)

1378 
	#LL_TIM_DMABURST_LENGTH_9TRANSFERS
 
TIM_DCR_DBL_3


	)

1379 
	#LL_TIM_DMABURST_LENGTH_10TRANSFERS
 (
TIM_DCR_DBL_3
 | 
TIM_DCR_DBL_0
è

	)

1380 
	#LL_TIM_DMABURST_LENGTH_11TRANSFERS
 (
TIM_DCR_DBL_3
 | 
TIM_DCR_DBL_1
è

	)

1381 
	#LL_TIM_DMABURST_LENGTH_12TRANSFERS
 (
TIM_DCR_DBL_3
 | 
TIM_DCR_DBL_1
 | 
TIM_DCR_DBL_0
è

	)

1382 
	#LL_TIM_DMABURST_LENGTH_13TRANSFERS
 (
TIM_DCR_DBL_3
 | 
TIM_DCR_DBL_2
è

	)

1383 
	#LL_TIM_DMABURST_LENGTH_14TRANSFERS
 (
TIM_DCR_DBL_3
 | 
TIM_DCR_DBL_2
 | 
TIM_DCR_DBL_0
è

	)

1384 
	#LL_TIM_DMABURST_LENGTH_15TRANSFERS
 (
TIM_DCR_DBL_3
 | 
TIM_DCR_DBL_2
 | 
TIM_DCR_DBL_1
è

	)

1385 
	#LL_TIM_DMABURST_LENGTH_16TRANSFERS
 (
TIM_DCR_DBL_3
 | 
TIM_DCR_DBL_2
 | 
TIM_DCR_DBL_1
 | 
TIM_DCR_DBL_0
è

	)

1386 
	#LL_TIM_DMABURST_LENGTH_17TRANSFERS
 
TIM_DCR_DBL_4


	)

1387 
	#LL_TIM_DMABURST_LENGTH_18TRANSFERS
 (
TIM_DCR_DBL_4
 | 
TIM_DCR_DBL_0
è

	)

1388 
	#LL_TIM_DMABURST_LENGTH_19TRANSFERS
 (
TIM_DCR_DBL_4
 | 
TIM_DCR_DBL_1
è

	)

1389 
	#LL_TIM_DMABURST_LENGTH_20TRANSFERS
 (
TIM_DCR_DBL_4
 | 
TIM_DCR_DBL_1
 | 
TIM_DCR_DBL_0
è

	)

1390 
	#LL_TIM_DMABURST_LENGTH_21TRANSFERS
 (
TIM_DCR_DBL_4
 | 
TIM_DCR_DBL_2
è

	)

1391 
	#LL_TIM_DMABURST_LENGTH_22TRANSFERS
 (
TIM_DCR_DBL_4
 | 
TIM_DCR_DBL_2
 | 
TIM_DCR_DBL_0
è

	)

1392 
	#LL_TIM_DMABURST_LENGTH_23TRANSFERS
 (
TIM_DCR_DBL_4
 | 
TIM_DCR_DBL_2
 | 
TIM_DCR_DBL_1
è

	)

1393 
	#LL_TIM_DMABURST_LENGTH_24TRANSFERS
 (
TIM_DCR_DBL_4
 | 
TIM_DCR_DBL_2
 | 
TIM_DCR_DBL_1
 | 
TIM_DCR_DBL_0
è

	)

1394 
	#LL_TIM_DMABURST_LENGTH_25TRANSFERS
 (
TIM_DCR_DBL_4
 | 
TIM_DCR_DBL_3
è

	)

1395 
	#LL_TIM_DMABURST_LENGTH_26TRANSFERS
 (
TIM_DCR_DBL_4
 | 
TIM_DCR_DBL_3
 | 
TIM_DCR_DBL_0
è

	)

1403 
	#LL_TIM_TIM1_TI1_RMP_GPIO
 0x00000000U

	)

1404 
	#LL_TIM_TIM1_TI1_RMP_COMP1
 
TIM_TISEL_TI1SEL_0


	)

1405 
	#LL_TIM_TIM1_TI1_RMP_COMP2
 
TIM_TISEL_TI1SEL_1


	)

1406 
	#LL_TIM_TIM1_TI1_RMP_COMP3
 (
TIM_TISEL_TI1SEL_1
 | 
TIM_TISEL_TI1SEL_0
è

	)

1407 
	#LL_TIM_TIM1_TI1_RMP_COMP4
 
TIM_TISEL_TI1SEL_2


	)

1415 
	#LL_TIM_TIM2_TI1_RMP_GPIO
 0x00000000U

	)

1416 
	#LL_TIM_TIM2_TI1_RMP_COMP1
 
TIM_TISEL_TI1SEL_0


	)

1417 
	#LL_TIM_TIM2_TI1_RMP_COMP2
 
TIM_TISEL_TI1SEL_1


	)

1418 
	#LL_TIM_TIM2_TI1_RMP_COMP3
 (
TIM_TISEL_TI1SEL_1
 | 
TIM_TISEL_TI1SEL_0
è

	)

1419 
	#LL_TIM_TIM2_TI1_RMP_COMP4
 
TIM_TISEL_TI1SEL_2


	)

1420 #ià
defšed
(
COMP5
)

1421 
	#LL_TIM_TIM2_TI1_RMP_COMP5
 (
TIM_TISEL_TI1SEL_2
 | 
TIM_TISEL_TI1SEL_0
è

	)

1430 
	#LL_TIM_TIM2_TI2_RMP_GPIO
 0x00000000U

	)

1431 
	#LL_TIM_TIM2_TI2_RMP_COMP1
 
TIM_TISEL_TI2SEL_0


	)

1432 
	#LL_TIM_TIM2_TI2_RMP_COMP2
 
TIM_TISEL_TI2SEL_1


	)

1433 
	#LL_TIM_TIM2_TI2_RMP_COMP3
 (
TIM_TISEL_TI2SEL_1
 | 
TIM_TISEL_TI2SEL_0
è

	)

1434 
	#LL_TIM_TIM2_TI2_RMP_COMP4
 
TIM_TISEL_TI2SEL_2


	)

1435 #ià
defšed
(
COMP6
)

1436 
	#LL_TIM_TIM2_TI2_RMP_COMP6
 (
TIM_TISEL_TI2SEL_2
 | 
TIM_TISEL_TI2SEL_0
è

	)

1445 
	#LL_TIM_TIM2_TI3_RMP_GPIO
 0x00000000U

	)

1446 
	#LL_TIM_TIM2_TI3_RMP_COMP4
 
TIM_TISEL_TI3SEL_0


	)

1454 
	#LL_TIM_TIM2_TI4_RMP_GPIO
 0x00000000U

	)

1455 
	#LL_TIM_TIM2_TI4_RMP_COMP1
 
TIM_TISEL_TI4SEL_0


	)

1456 
	#LL_TIM_TIM2_TI4_RMP_COMP2
 
TIM_TISEL_TI4SEL_1


	)

1464 
	#LL_TIM_TIM3_TI1_RMP_GPIO
 0x00000000U

	)

1465 
	#LL_TIM_TIM3_TI1_RMP_COMP1
 
TIM_TISEL_TI1SEL_0


	)

1466 
	#LL_TIM_TIM3_TI1_RMP_COMP2
 
TIM_TISEL_TI1SEL_1


	)

1467 
	#LL_TIM_TIM3_TI1_RMP_COMP3
 (
TIM_TISEL_TI1SEL_1
 | 
TIM_TISEL_TI1SEL_0
è

	)

1468 
	#LL_TIM_TIM3_TI1_RMP_COMP4
 
TIM_TISEL_TI1SEL_2


	)

1469 #ià
defšed
(
COMP5
)

1470 
	#LL_TIM_TIM3_TI1_RMP_COMP5
 (
TIM_TISEL_TI1SEL_2
 | 
TIM_TISEL_TI1SEL_0
è

	)

1472 #ià
defšed
(
COMP6
)

1473 
	#LL_TIM_TIM3_TI1_RMP_COMP6
 (
TIM_TISEL_TI1SEL_2
 | 
TIM_TISEL_TI1SEL_1
è

	)

1475 #ià
defšed
(
COMP7
)

1476 
	#LL_TIM_TIM3_TI1_RMP_COMP7
 (
TIM_TISEL_TI1SEL_2
 | 
TIM_TISEL_TI1SEL_1
 | 
TIM_TISEL_TI1SEL_0
è

	)

1485 
	#LL_TIM_TIM3_TI2_RMP_GPIO
 0x00000000U

	)

1486 
	#LL_TIM_TIM3_TI2_RMP_COMP1
 
TIM_TISEL_TI2SEL_0


	)

1487 
	#LL_TIM_TIM3_TI2_RMP_COMP2
 
TIM_TISEL_TI2SEL_1


	)

1488 
	#LL_TIM_TIM3_TI2_RMP_COMP3
 (
TIM_TISEL_TI2SEL_1
 | 
TIM_TISEL_TI2SEL_0
è

	)

1489 
	#LL_TIM_TIM3_TI2_RMP_COMP4
 
TIM_TISEL_TI2SEL_2


	)

1490 #ià
defšed
(
COMP5
)

1491 
	#LL_TIM_TIM3_TI2_RMP_COMP5
 (
TIM_TISEL_TI2SEL_2
 | 
TIM_TISEL_TI2SEL_0
è

	)

1493 #ià
defšed
(
COMP6
)

1494 
	#LL_TIM_TIM3_TI2_RMP_COMP6
 (
TIM_TISEL_TI2SEL_2
 | 
TIM_TISEL_TI2SEL_1
è

	)

1496 #ià
defšed
(
COMP7
)

1497 
	#LL_TIM_TIM3_TI2_RMP_COMP7
 (
TIM_TISEL_TI2SEL_2
 | 
TIM_TISEL_TI2SEL_1
 | 
TIM_TISEL_TI2SEL_0
è

	)

1506 
	#LL_TIM_TIM3_TI3_RMP_GPIO
 0x00000000U

	)

1507 
	#LL_TIM_TIM3_TI3_RMP_COMP3
 
TIM_TISEL_TI3SEL_0


	)

1515 
	#LL_TIM_TIM4_TI1_RMP_GPIO
 0x00000000U

	)

1516 
	#LL_TIM_TIM4_TI1_RMP_COMP1
 
TIM_TISEL_TI1SEL_0


	)

1517 
	#LL_TIM_TIM4_TI1_RMP_COMP2
 
TIM_TISEL_TI1SEL_1


	)

1518 
	#LL_TIM_TIM4_TI1_RMP_COMP3
 (
TIM_TISEL_TI1SEL_1
 | 
TIM_TISEL_TI1SEL_0
è

	)

1519 
	#LL_TIM_TIM4_TI1_RMP_COMP4
 
TIM_TISEL_TI1SEL_2


	)

1520 #ià
defšed
(
COMP5
)

1521 
	#LL_TIM_TIM4_TI1_RMP_COMP5
 (
TIM_TISEL_TI1SEL_2
 | 
TIM_TISEL_TI1SEL_0
è

	)

1523 #ià
defšed
(
COMP6
)

1524 
	#LL_TIM_TIM4_TI1_RMP_COMP6
 (
TIM_TISEL_TI1SEL_2
 | 
TIM_TISEL_TI1SEL_1
è

	)

1526 #ià
defšed
(
COMP7
)

1527 
	#LL_TIM_TIM4_TI1_RMP_COMP7
 (
TIM_TISEL_TI1SEL_2
 | 
TIM_TISEL_TI1SEL_1
 | 
TIM_TISEL_TI1SEL_0
è

	)

1536 
	#LL_TIM_TIM4_TI2_RMP_GPIO
 0x00000000U

	)

1537 
	#LL_TIM_TIM4_TI2_RMP_COMP1
 
TIM_TISEL_TI2SEL_0


	)

1538 
	#LL_TIM_TIM4_TI2_RMP_COMP2
 
TIM_TISEL_TI2SEL_1


	)

1539 
	#LL_TIM_TIM4_TI2_RMP_COMP3
 (
TIM_TISEL_TI2SEL_1
 | 
TIM_TISEL_TI2SEL_0
è

	)

1540 
	#LL_TIM_TIM4_TI2_RMP_COMP4
 
TIM_TISEL_TI2SEL_2


	)

1541 #ià
defšed
(
COMP5
)

1542 
	#LL_TIM_TIM4_TI2_RMP_COMP5
 (
TIM_TISEL_TI2SEL_2
 | 
TIM_TISEL_TI2SEL_0
è

	)

1544 #ià
defšed
(
COMP6
)

1545 
	#LL_TIM_TIM4_TI2_RMP_COMP6
 (
TIM_TISEL_TI2SEL_2
 | 
TIM_TISEL_TI2SEL_1
è

	)

1547 #ià
defšed
(
COMP7
)

1548 
	#LL_TIM_TIM4_TI2_RMP_COMP7
 (
TIM_TISEL_TI2SEL_2
 | 
TIM_TISEL_TI2SEL_1
 | 
TIM_TISEL_TI2SEL_0
è

	)

1557 
	#LL_TIM_TIM4_TI3_RMP_GPIO
 0x00000000U

	)

1558 #ià
defšed
(
COMP5
)

1559 
	#LL_TIM_TIM4_TI3_RMP_COMP5
 
TIM_TISEL_TI3SEL_0


	)

1568 
	#LL_TIM_TIM4_TI4_RMP_GPIO
 0x00000000U

	)

1569 #ià
defšed
(
COMP6
)

1570 
	#LL_TIM_TIM4_TI4_RMP_COMP6
 
TIM_TISEL_TI4SEL_0


	)

1576 #ià
defšed
(
TIM5
)

1580 
	#LL_TIM_TIM5_TI1_RMP_GPIO
 0x00000000U

	)

1581 
	#LL_TIM_TIM5_TI1_RMP_LSI
 
TIM_TISEL_TI1SEL_0


	)

1582 
	#LL_TIM_TIM5_TI1_RMP_LSE
 
TIM_TISEL_TI1SEL_1


	)

1583 
	#LL_TIM_TIM5_TI1_RMP_RTC_WK
 (
TIM_TISEL_TI1SEL_1
 | 
TIM_TISEL_TI1SEL_0
è

	)

1584 
	#LL_TIM_TIM5_TI1_RMP_COMP1
 
TIM_TISEL_TI1SEL_2


	)

1585 
	#LL_TIM_TIM5_TI1_RMP_COMP2
 (
TIM_TISEL_TI1SEL_2
 | 
TIM_TISEL_TI1SEL_0
è

	)

1586 
	#LL_TIM_TIM5_TI1_RMP_COMP3
 (
TIM_TISEL_TI1SEL_2
 | 
TIM_TISEL_TI1SEL_1
è

	)

1587 
	#LL_TIM_TIM5_TI1_RMP_COMP4
 (
TIM_TISEL_TI1SEL_2
 | 
TIM_TISEL_TI1SEL_1
 | 
TIM_TISEL_TI1SEL_0
è

	)

1588 #ià
defšed
(
COMP5
)

1589 
	#LL_TIM_TIM5_TI1_RMP_COMP5
 
TIM_TISEL_TI1SEL_3


	)

1591 #ià
defšed
(
COMP6
)

1592 
	#LL_TIM_TIM5_TI1_RMP_COMP6
 (
TIM_TISEL_TI1SEL_3
 | 
TIM_TISEL_TI1SEL_0
è

	)

1594 #ià
defšed
(
COMP7
)

1595 
	#LL_TIM_TIM5_TI1_RMP_COMP7
 (
TIM_TISEL_TI1SEL_3
 | 
TIM_TISEL_TI1SEL_1
è

	)

1604 
	#LL_TIM_TIM5_TI2_RMP_GPIO
 0x00000000U

	)

1605 
	#LL_TIM_TIM5_TI2_RMP_COMP1
 
TIM_TISEL_TI2SEL_0


	)

1606 
	#LL_TIM_TIM5_TI2_RMP_COMP2
 
TIM_TISEL_TI2SEL_1


	)

1607 
	#LL_TIM_TIM5_TI2_RMP_COMP3
 (
TIM_TISEL_TI2SEL_1
 | 
TIM_TISEL_TI2SEL_0
è

	)

1608 
	#LL_TIM_TIM5_TI2_RMP_COMP4
 
TIM_TISEL_TI2SEL_2


	)

1609 #ià
defšed
(
COMP5
)

1610 
	#LL_TIM_TIM5_TI2_RMP_COMP5
 (
TIM_TISEL_TI2SEL_2
 | 
TIM_TISEL_TI2SEL_0
è

	)

1612 #ià
defšed
(
COMP6
)

1613 
	#LL_TIM_TIM5_TI2_RMP_COMP6
 (
TIM_TISEL_TI2SEL_2
 | 
TIM_TISEL_TI2SEL_1
è

	)

1615 #ià
defšed
(
COMP7
)

1616 
	#LL_TIM_TIM5_TI2_RMP_COMP7
 (
TIM_TISEL_TI2SEL_2
 | 
TIM_TISEL_TI2SEL_1
 | 
TIM_TISEL_TI2SEL_0
è

	)

1626 
	#LL_TIM_TIM8_TI1_RMP_GPIO
 0x00000000U

	)

1627 
	#LL_TIM_TIM8_TI1_RMP_COMP1
 
TIM_TISEL_TI1SEL_0


	)

1628 
	#LL_TIM_TIM8_TI1_RMP_COMP2
 
TIM_TISEL_TI1SEL_1


	)

1629 
	#LL_TIM_TIM8_TI1_RMP_COMP3
 (
TIM_TISEL_TI1SEL_1
 | 
TIM_TISEL_TI1SEL_0
è

	)

1630 
	#LL_TIM_TIM8_TI1_RMP_COMP4
 
TIM_TISEL_TI1SEL_2


	)

1638 
	#LL_TIM_TIM15_TI1_RMP_GPIO
 0x00000000U

	)

1639 
	#LL_TIM_TIM15_TI1_RMP_LSE
 
TIM_TISEL_TI1SEL_0


	)

1640 
	#LL_TIM_TIM15_TI1_RMP_COMP1
 
TIM_TISEL_TI1SEL_1


	)

1641 
	#LL_TIM_TIM15_TI1_RMP_COMP2
 (
TIM_TISEL_TI1SEL_1
 | 
TIM_TISEL_TI1SEL_0
è

	)

1642 #ià
defšed
(
COMP5
)

1643 
	#LL_TIM_TIM15_TI1_RMP_COMP5
 
TIM_TISEL_TI1SEL_2


	)

1645 #ià
defšed
(
COMP7
)

1646 
	#LL_TIM_TIM15_TI1_RMP_COMP7
 (
TIM_TISEL_TI1SEL_2
 | 
TIM_TISEL_TI1SEL_0
è

	)

1655 
	#LL_TIM_TIM15_TI2_RMP_GPIO
 0x00000000U

	)

1656 
	#LL_TIM_TIM15_TI2_RMP_COMP2
 
TIM_TISEL_TI2SEL_0


	)

1657 
	#LL_TIM_TIM15_TI2_RMP_COMP3
 
TIM_TISEL_TI2SEL_1


	)

1658 #ià
defšed
(
COMP6
)

1659 
	#LL_TIM_TIM15_TI2_RMP_COMP6
 (
TIM_TISEL_TI2SEL_1
 | 
TIM_TISEL_TI2SEL_0
è

	)

1661 #ià
defšed
(
COMP7
)

1662 
	#LL_TIM_TIM15_TI2_RMP_COMP7
 
TIM_TISEL_TI2SEL_2


	)

1671 
	#LL_TIM_TIM16_TI1_RMP_GPIO
 0x00000000U

	)

1672 #ià
defšed
(
COMP6
)

1673 
	#LL_TIM_TIM16_TI1_RMP_COMP6
 
TIM_TISEL_TI1SEL_0


	)

1675 
	#LL_TIM_TIM16_TI1_RMP_MCO
 
TIM_TISEL_TI1SEL_1


	)

1676 
	#LL_TIM_TIM16_TI1_RMP_HSE_32
 (
TIM_TISEL_TI1SEL_1
 | 
TIM_TISEL_TI1SEL_0
è

	)

1677 
	#LL_TIM_TIM16_TI1_RMP_RTC_WK
 
TIM_TISEL_TI1SEL_2


	)

1678 
	#LL_TIM_TIM16_TI1_RMP_LSE
 (
TIM_TISEL_TI1SEL_2
 | 
TIM_TISEL_TI1SEL_0
è

	)

1679 
	#LL_TIM_TIM16_TI1_RMP_LSI
 (
TIM_TISEL_TI1SEL_2
 | 
TIM_TISEL_TI1SEL_1
è

	)

1687 
	#LL_TIM_TIM17_TI1_RMP_GPIO
 0x00000000U

	)

1688 #ià
defšed
(
COMP5
)

1689 
	#LL_TIM_TIM17_TI1_RMP_COMP5
 
TIM_TISEL_TI1SEL_0


	)

1691 
	#LL_TIM_TIM17_TI1_RMP_MCO
 
TIM_TISEL_TI1SEL_1


	)

1692 
	#LL_TIM_TIM17_TI1_RMP_HSE_32
 (
TIM_TISEL_TI1SEL_1
 | 
TIM_TISEL_TI1SEL_0
è

	)

1693 
	#LL_TIM_TIM17_TI1_RMP_RTC_WK
 
TIM_TISEL_TI1SEL_2


	)

1694 
	#LL_TIM_TIM17_TI1_RMP_LSE
 (
TIM_TISEL_TI1SEL_2
 | 
TIM_TISEL_TI1SEL_0
è

	)

1695 
	#LL_TIM_TIM17_TI1_RMP_LSI
 (
TIM_TISEL_TI1SEL_2
 | 
TIM_TISEL_TI1SEL_1
è

	)

1700 #ià
defšed
(
TIM20
)

1704 
	#LL_TIM_TIM20_TI1_RMP_GPIO
 0x00000000U

	)

1705 
	#LL_TIM_TIM20_TI1_RMP_COMP1
 
TIM_TISEL_TI1SEL_0


	)

1706 
	#LL_TIM_TIM20_TI1_RMP_COMP2
 
TIM_TISEL_TI1SEL_1


	)

1707 
	#LL_TIM_TIM20_TI1_RMP_COMP3
 (
TIM_TISEL_TI1SEL_1
 | 
TIM_TISEL_TI1SEL_0
è

	)

1708 
	#LL_TIM_TIM20_TI1_RMP_COMP4
 
TIM_TISEL_TI1SEL_2


	)

1717 
	#LL_TIM_OCREF_CLR_INT_ETR
 
OCREF_CLEAR_SELECT_Msk


	)

1718 
	#LL_TIM_OCREF_CLR_INT_COMP1
 0x00000000U

	)

1719 
	#LL_TIM_OCREF_CLR_INT_COMP2
 
TIM1_AF2_OCRSEL_0


	)

1720 
	#LL_TIM_OCREF_CLR_INT_COMP3
 
TIM1_AF2_OCRSEL_1


	)

1721 
	#LL_TIM_OCREF_CLR_INT_COMP4
 (
TIM1_AF2_OCRSEL_1
 | 
TIM1_AF2_OCRSEL_0
è

	)

1722 #ià
defšed
(
COMP5
)

1723 
	#LL_TIM_OCREF_CLR_INT_COMP5
 
TIM1_AF2_OCRSEL_2


	)

1725 #ià
defšed
(
COMP6
)

1726 
	#LL_TIM_OCREF_CLR_INT_COMP6
 (
TIM1_AF2_OCRSEL_2
 | 
TIM1_AF2_OCRSEL_0
è

	)

1728 #ià
defšed
(
COMP7
)

1729 
	#LL_TIM_OCREF_CLR_INT_COMP7
 (
TIM1_AF2_OCRSEL_2
 | 
TIM1_AF2_OCRSEL_1
è

	)

1738 
	#LL_TIM_INDEX_UP_DOWN
 0x00000000U

	)

1739 
	#LL_TIM_INDEX_UP
 
TIM_ECR_IDIR_0


	)

1740 
	#LL_TIM_INDEX_DOWN
 
TIM_ECR_IDIR_1


	)

1748 
	#LL_TIM_INDEX_POSITION_DOWN_DOWN
 0x00000000U

	)

1749 
	#LL_TIM_INDEX_POSITION_DOWN_UP
 
TIM_ECR_IPOS_0


	)

1750 
	#LL_TIM_INDEX_POSITION_UP_DOWN
 
TIM_ECR_IPOS_1


	)

1751 
	#LL_TIM_INDEX_POSITION_UP_UP
 (
TIM_ECR_IPOS_1
 | 
TIM_ECR_IPOS_0
è

	)

1752 
	#LL_TIM_INDEX_POSITION_DOWN
 0x00000000U

	)

1753 
	#LL_TIM_INDEX_POSITION_UP
 
TIM_ECR_IPOS_0


	)

1761 
	#LL_TIM_INDEX_ALL
 0x00000000U

	)

1762 
	#LL_TIM_INDEX_FIRST_ONLY
 
TIM_ECR_FIDX


	)

1769 
	#LL_TIM_PWPRSC_X1
 0x00000000U

	)

1770 
	#LL_TIM_PWPRSC_X2
 
TIM_ECR_PWPRSC_0


	)

1771 
	#LL_TIM_PWPRSC_X4
 
TIM_ECR_PWPRSC_1


	)

1772 
	#LL_TIM_PWPRSC_X8
 (
TIM_ECR_PWPRSC_1
 | 
TIM_ECR_PWPRSC_0
è

	)

1773 
	#LL_TIM_PWPRSC_X16
 
TIM_ECR_PWPRSC_2


	)

1774 
	#LL_TIM_PWPRSC_X32
 (
TIM_ECR_PWPRSC_2
 | 
TIM_ECR_PWPRSC_0
è

	)

1775 
	#LL_TIM_PWPRSC_X64
 (
TIM_ECR_PWPRSC_2
 | 
TIM_ECR_PWPRSC_1
è

	)

1776 
	#LL_TIM_PWPRSC_X128
 (
TIM_ECR_PWPRSC_2
 | 
TIM_ECR_PWPRSC_1
 | 
TIM_ECR_PWPRSC_0
è

	)

1784 
	#LL_TIM_HSE_32_NOT_REQUEST
 0x00000000U

	)

1785 
	#LL_TIM_HSE_32_REQUEST
 
TIM_OR_HSE32EN


	)

1793 
	#LL_TIM_BKIN_SOURCE_DFBK
 
LL_TIM_BKIN_SOURCE_DF1BK


	)

1816 
	#LL_TIM_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
((__INSTANCE__)->__REG__, (__VALUE__))

	)

1824 
	#LL_TIM_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
((__INSTANCE__)->__REG__)

	)

1841 
	#__LL_TIM_GETFLAG_UIFCPY
(
__CNT__
) \

1842 (
	`READ_BIT
((
__CNT__
), 
TIM_CNT_UIFCPY
è>> 
TIM_CNT_UIFCPY_Pos
)

	)

1855 
	#__LL_TIM_CALC_DEADTIME
(
__TIMCLK__
, 
__CKD__
, 
__DT__
) \

1856 Ð(((
ušt64_t
)((
__DT__
)*1000U)è< ((
DT_DELAY_1
+1Uè* 
	`TIM_CALC_DTS
((
__TIMCLK__
), (
__CKD__
)))è? (
ušt8_t
)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__))) & DT_DELAY_1) : \

1857 (((
ušt64_t
)((
__DT__
)*1000U)è< ((64U + (
DT_DELAY_2
+1U)è* 2U * 
	`TIM_CALC_DTS
((
__TIMCLK__
), (
__CKD__
)))è? (
ušt8_t
)(
DT_RANGE_2
 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) >> 1U) - (uint8_t) 64) & DT_DELAY_2)) :\

1858 (((
ušt64_t
)((
__DT__
)*1000U)è< ((32U + (
DT_DELAY_3
+1U)è* 8U * 
	`TIM_CALC_DTS
((
__TIMCLK__
), (
__CKD__
)))è? (
ušt8_t
)(
DT_RANGE_3
 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) >> 3U) - (uint8_t) 32) & DT_DELAY_3)) :\

1859 (((
ušt64_t
)((
__DT__
)*1000U)è< ((32U + (
DT_DELAY_4
+1U)è* 16U * 
	`TIM_CALC_DTS
((
__TIMCLK__
), (
__CKD__
)))è? (
ušt8_t
)(
DT_RANGE_4
 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) >> 4U) - (uint8_t) 32) & DT_DELAY_4)) :\

1860 0U)

	)

1869 
	#__LL_TIM_CALC_PSC
(
__TIMCLK__
, 
__CNTCLK__
) \

1870 (((
__TIMCLK__
è>ð(
__CNTCLK__
)è? (
ušt32_t
)(((__TIMCLK__)/(__CNTCLK__)è- 1Uè: 0U)

	)

1880 
	#__LL_TIM_CALC_ARR
(
__TIMCLK__
, 
__PSC__
, 
__FREQ__
) \

1881 ((((
__TIMCLK__
)/((
__PSC__
è+ 1U)è>ð(
__FREQ__
)è? (((__TIMCLK__)/((__FREQ__è* ((__PSC__è+ 1U))è- 1Uè: 0U)

	)

1891 
	#__LL_TIM_CALC_ARR_DITHER
(
__TIMCLK__
, 
__PSC__
, 
__FREQ__
) \

1892 ((((
__TIMCLK__
)/((
__PSC__
è+ 1U)è>ð(
__FREQ__
)è? (
ušt32_t
)((((
ušt64_t
)(__TIMCLK__è* 16U/((__FREQ__è* ((__PSC__è+ 1U))è- 16U)è: 0U)

	)

1902 
	#__LL_TIM_CALC_DELAY
(
__TIMCLK__
, 
__PSC__
, 
__DELAY__
) \

1903 ((
ušt32_t
)(((
ušt64_t
)(
__TIMCLK__
è* (ušt64_t)(
__DELAY__
)) \

1904 / ((
ušt64_t
)1000000U * (ušt64_t)((
__PSC__
è+ 1U))))

	)

1914 
	#__LL_TIM_CALC_DELAY_DITHER
(
__TIMCLK__
, 
__PSC__
, 
__DELAY__
) \

1915 ((
ušt32_t
)(((
ušt64_t
)(
__TIMCLK__
è* (ušt64_t)(
__DELAY__
) * 16U) \

1916 / ((
ušt64_t
)1000000U * (ušt64_t)((
__PSC__
è+ 1U))))

	)

1927 
	#__LL_TIM_CALC_PULSE
(
__TIMCLK__
, 
__PSC__
, 
__DELAY__
, 
__PULSE__
) \

1928 ((
ušt32_t
)(
	`__LL_TIM_CALC_DELAY
((
__TIMCLK__
), (
__PSC__
), (
__PULSE__
)) \

1929 + 
	`__LL_TIM_CALC_DELAY
((
__TIMCLK__
), (
__PSC__
), (
__DELAY__
))))

	)

1940 
	#__LL_TIM_CALC_PULSE_DITHER
(
__TIMCLK__
, 
__PSC__
, 
__DELAY__
, 
__PULSE__
) \

1941 ((
ušt32_t
)(
	`__LL_TIM_CALC_DELAY_DITHER
((
__TIMCLK__
), (
__PSC__
), (
__PULSE__
)) \

1942 + 
	`__LL_TIM_CALC_DELAY_DITHER
((
__TIMCLK__
), (
__PSC__
), (
__DELAY__
))))

	)

1954 
	#__LL_TIM_GET_ICPSC_RATIO
(
__ICPSC__
) \

1955 ((
ušt32_t
)(0x01U << (((
__ICPSC__
è>> 16Uè>> 
TIM_CCMR1_IC1PSC_Pos
)))

	)

1981 
__STATIC_INLINE
 
LL_TIM_EÇbËCouÁ”
(
TIM_Ty³Def
 *
TIMx
)

1983 
SET_BIT
(
TIMx
->
CR1
, 
TIM_CR1_CEN
);

1992 
__STATIC_INLINE
 
LL_TIM_Di§bËCouÁ”
(
TIM_Ty³Def
 *
TIMx
)

1994 
CLEAR_BIT
(
TIMx
->
CR1
, 
TIM_CR1_CEN
);

2003 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdCouÁ”
(
TIM_Ty³Def
 *
TIMx
)

2005  ((
READ_BIT
(
TIMx
->
CR1
, 
TIM_CR1_CEN
) == (TIM_CR1_CEN)) ? 1UL : 0UL);

2014 
__STATIC_INLINE
 
LL_TIM_EÇbËUpd©eEv’t
(
TIM_Ty³Def
 *
TIMx
)

2016 
CLEAR_BIT
(
TIMx
->
CR1
, 
TIM_CR1_UDIS
);

2025 
__STATIC_INLINE
 
LL_TIM_Di§bËUpd©eEv’t
(
TIM_Ty³Def
 *
TIMx
)

2027 
SET_BIT
(
TIMx
->
CR1
, 
TIM_CR1_UDIS
);

2036 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdUpd©eEv’t
(
TIM_Ty³Def
 *
TIMx
)

2038  ((
READ_BIT
(
TIMx
->
CR1
, 
TIM_CR1_UDIS
è=ð(
ušt32_t
)
RESET
) ? 1UL : 0UL);

2057 
__STATIC_INLINE
 
LL_TIM_S‘Upd©eSourû
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
Upd©eSourû
)

2059 
MODIFY_REG
(
TIMx
->
CR1
, 
TIM_CR1_URS
, 
Upd©eSourû
);

2070 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_G‘Upd©eSourû
(
TIM_Ty³Def
 *
TIMx
)

2072  (
ušt32_t
)(
READ_BIT
(
TIMx
->
CR1
, 
TIM_CR1_URS
));

2084 
__STATIC_INLINE
 
LL_TIM_S‘OÃPul£Mode
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
OÃPul£Mode
)

2086 
MODIFY_REG
(
TIMx
->
CR1
, 
TIM_CR1_OPM
, 
OÃPul£Mode
);

2097 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_G‘OÃPul£Mode
(
TIM_Ty³Def
 *
TIMx
)

2099  (
ušt32_t
)(
READ_BIT
(
TIMx
->
CR1
, 
TIM_CR1_OPM
));

2121 
__STATIC_INLINE
 
LL_TIM_S‘CouÁ”Mode
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
CouÁ”Mode
)

2123 
MODIFY_REG
(
TIMx
->
CR1
, (
TIM_CR1_DIR
 | 
TIM_CR1_CMS
), 
CouÁ”Mode
);

2141 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_G‘CouÁ”Mode
(
TIM_Ty³Def
 *
TIMx
)

2143  (
ušt32_t
)(
READ_BIT
(
TIMx
->
CR1
, 
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

2152 
__STATIC_INLINE
 
LL_TIM_EÇbËARRP»lßd
(
TIM_Ty³Def
 *
TIMx
)

2154 
SET_BIT
(
TIMx
->
CR1
, 
TIM_CR1_ARPE
);

2163 
__STATIC_INLINE
 
LL_TIM_Di§bËARRP»lßd
(
TIM_Ty³Def
 *
TIMx
)

2165 
CLEAR_BIT
(
TIMx
->
CR1
, 
TIM_CR1_ARPE
);

2174 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdARRP»lßd
(
TIM_Ty³Def
 *
TIMx
)

2176  ((
READ_BIT
(
TIMx
->
CR1
, 
TIM_CR1_ARPE
) == (TIM_CR1_ARPE)) ? 1UL : 0UL);

2192 
__STATIC_INLINE
 
LL_TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ClockDivisiÚ
)

2194 
MODIFY_REG
(
TIMx
->
CR1
, 
TIM_CR1_CKD
, 
ClockDivisiÚ
);

2209 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_G‘ClockDivisiÚ
(
TIM_Ty³Def
 *
TIMx
)

2211  (
ušt32_t
)(
READ_BIT
(
TIMx
->
CR1
, 
TIM_CR1_CKD
));

2224 
__STATIC_INLINE
 
LL_TIM_S‘CouÁ”
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
CouÁ”
)

2226 
WRITE_REG
(
TIMx
->
CNT
, 
CouÁ”
);

2238 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_G‘CouÁ”
(
TIM_Ty³Def
 *
TIMx
)

2240  (
ušt32_t
)(
READ_REG
(
TIMx
->
CNT
));

2251 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_G‘DœeùiÚ
(
TIM_Ty³Def
 *
TIMx
)

2253  (
ušt32_t
)(
READ_BIT
(
TIMx
->
CR1
, 
TIM_CR1_DIR
));

2267 
__STATIC_INLINE
 
LL_TIM_S‘P»sÿËr
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
P»sÿËr
)

2269 
WRITE_REG
(
TIMx
->
PSC
, 
P»sÿËr
);

2278 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_G‘P»sÿËr
(
TIM_Ty³Def
 *
TIMx
)

2280  (
ušt32_t
)(
READ_REG
(
TIMx
->
PSC
));

2295 
__STATIC_INLINE
 
LL_TIM_S‘AutoR–ßd
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
AutoR–ßd
)

2297 
WRITE_REG
(
TIMx
->
ARR
, 
AutoR–ßd
);

2309 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_G‘AutoR–ßd
(
TIM_Ty³Def
 *
TIMx
)

2311  (
ušt32_t
)(
READ_REG
(
TIMx
->
ARR
));

2324 
__STATIC_INLINE
 
LL_TIM_S‘R•‘™iÚCouÁ”
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
R•‘™iÚCouÁ”
)

2326 
WRITE_REG
(
TIMx
->
RCR
, 
R•‘™iÚCouÁ”
);

2337 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_G‘R•‘™iÚCouÁ”
(
TIM_Ty³Def
 *
TIMx
)

2339  (
ušt32_t
)(
READ_REG
(
TIMx
->
RCR
));

2349 
__STATIC_INLINE
 
LL_TIM_EÇbËUIFRem­
(
TIM_Ty³Def
 *
TIMx
)

2351 
SET_BIT
(
TIMx
->
CR1
, 
TIM_CR1_UIFREMAP
);

2360 
__STATIC_INLINE
 
LL_TIM_Di§bËUIFRem­
(
TIM_Ty³Def
 *
TIMx
)

2362 
CLEAR_BIT
(
TIMx
->
CR1
, 
TIM_CR1_UIFREMAP
);

2373 
__STATIC_INLINE
 
LL_TIM_EÇbËD™h”šg
(
TIM_Ty³Def
 *
TIMx
)

2375 
SET_BIT
(
TIMx
->
CR1
, 
TIM_CR1_DITHEN
);

2386 
__STATIC_INLINE
 
LL_TIM_Di§bËD™h”šg
(
TIM_Ty³Def
 *
TIMx
)

2388 
CLEAR_BIT
(
TIMx
->
CR1
, 
TIM_CR1_DITHEN
);

2399 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdD™h”šg
(
TIM_Ty³Def
 *
TIMx
)

2401  ((
READ_BIT
(
TIMx
->
CR1
, 
TIM_CR1_DITHEN
) == (TIM_CR1_DITHEN)) ? 1UL : 0UL);

2422 
__STATIC_INLINE
 
LL_TIM_CC_EÇbËP»lßd
(
TIM_Ty³Def
 *
TIMx
)

2424 
SET_BIT
(
TIMx
->
CR2
, 
TIM_CR2_CCPC
);

2435 
__STATIC_INLINE
 
LL_TIM_CC_Di§bËP»lßd
(
TIM_Ty³Def
 *
TIMx
)

2437 
CLEAR_BIT
(
TIMx
->
CR2
, 
TIM_CR2_CCPC
);

2451 
__STATIC_INLINE
 
LL_TIM_CC_S‘Upd©e
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
CCUpd©eSourû
)

2453 
MODIFY_REG
(
TIMx
->
CR2
, 
TIM_CR2_CCUS
, 
CCUpd©eSourû
);

2465 
__STATIC_INLINE
 
LL_TIM_CC_S‘DMAReqTrigg”
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
DMAReqTrigg”
)

2467 
MODIFY_REG
(
TIMx
->
CR2
, 
TIM_CR2_CCDS
, 
DMAReqTrigg”
);

2478 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_CC_G‘DMAReqTrigg”
(
TIM_Ty³Def
 *
TIMx
)

2480  (
ušt32_t
)(
READ_BIT
(
TIMx
->
CR2
, 
TIM_CR2_CCDS
));

2497 
__STATIC_INLINE
 
LL_TIM_CC_S‘LockLev–
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
LockLev–
)

2499 
MODIFY_REG
(
TIMx
->
BDTR
, 
TIM_BDTR_LOCK
, 
LockLev–
);

2528 
__STATIC_INLINE
 
LL_TIM_CC_EÇbËChªÃl
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃls
)

2530 
SET_BIT
(
TIMx
->
CCER
, 
ChªÃls
);

2559 
__STATIC_INLINE
 
LL_TIM_CC_Di§bËChªÃl
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃls
)

2561 
CLEAR_BIT
(
TIMx
->
CCER
, 
ChªÃls
);

2590 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_CC_IsEÇbËdChªÃl
(
TIM_Ty³Def
 *
TIMx
, ušt32_ˆ
ChªÃls
)

2592  ((
READ_BIT
(
TIMx
->
CCER
, 
ChªÃls
) == (Channels)) ? 1UL : 0UL);

2635 
__STATIC_INLINE
 
LL_TIM_OC_CÚfigOuut
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
CÚfigu¿tiÚ
)

2637 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

2638 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

2639 
CLEAR_BIT
(*
pReg
, (
TIM_CCMR1_CC1S
 << 
SHIFT_TAB_OCxx
[
iChªÃl
]));

2640 
MODIFY_REG
(
TIMx
->
CCER
, (
TIM_CCER_CC1P
 << 
SHIFT_TAB_CCxP
[
iChªÃl
]),

2641 (
CÚfigu¿tiÚ
 & 
TIM_CCER_CC1P
è<< 
SHIFT_TAB_CCxP
[
iChªÃl
]);

2642 
MODIFY_REG
(
TIMx
->
CR2
, (
TIM_CR2_OIS1
 << 
SHIFT_TAB_OISx
[
iChªÃl
]),

2643 (
CÚfigu¿tiÚ
 & 
TIM_CR2_OIS1
è<< 
SHIFT_TAB_OISx
[
iChªÃl
]);

2682 
__STATIC_INLINE
 
LL_TIM_OC_S‘Mode
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
Mode
)

2684 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

2685 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

2686 
MODIFY_REG
(*
pReg
, ((
TIM_CCMR1_OC1M
 | 
TIM_CCMR1_CC1S
è<< 
SHIFT_TAB_OCxx
[
iChªÃl
]), 
Mode
 << SHIFT_TAB_OCxx[iChannel]);

2723 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_OC_G‘Mode
(
TIM_Ty³Def
 *
TIMx
, ušt32_ˆ
ChªÃl
)

2725 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

2726 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

2727  (
READ_BIT
(*
pReg
, ((
TIM_CCMR1_OC1M
 | 
TIM_CCMR1_CC1S
è<< 
SHIFT_TAB_OCxx
[
iChªÃl
])) >> SHIFT_TAB_OCxx[iChannel]);

2759 
__STATIC_INLINE
 
LL_TIM_OC_S‘PÞ¬™y
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
PÞ¬™y
)

2761 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

2762 
MODIFY_REG
(
TIMx
->
CCER
, (
TIM_CCER_CC1P
 << 
SHIFT_TAB_CCxP
[
iChªÃl
]), 
PÞ¬™y
 << SHIFT_TAB_CCxP[iChannel]);

2793 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_OC_G‘PÞ¬™y
(
TIM_Ty³Def
 *
TIMx
, ušt32_ˆ
ChªÃl
)

2795 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

2796  (
READ_BIT
(
TIMx
->
CCER
, (
TIM_CCER_CC1P
 << 
SHIFT_TAB_CCxP
[
iChªÃl
])) >> SHIFT_TAB_CCxP[iChannel]);

2832 
__STATIC_INLINE
 
LL_TIM_OC_S‘IdËS‹
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
IdËS‹
)

2834 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

2835 
MODIFY_REG
(
TIMx
->
CR2
, (
TIM_CR2_OIS1
 << 
SHIFT_TAB_OISx
[
iChªÃl
]), 
IdËS‹
 << SHIFT_TAB_OISx[iChannel]);

2866 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_OC_G‘IdËS‹
(
TIM_Ty³Def
 *
TIMx
, ušt32_ˆ
ChªÃl
)

2868 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

2869  (
READ_BIT
(
TIMx
->
CR2
, (
TIM_CR2_OIS1
 << 
SHIFT_TAB_OISx
[
iChªÃl
])) >> SHIFT_TAB_OISx[iChannel]);

2891 
__STATIC_INLINE
 
LL_TIM_OC_EÇbËFa¡
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
)

2893 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

2894 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

2895 
SET_BIT
(*
pReg
, (
TIM_CCMR1_OC1FE
 << 
SHIFT_TAB_OCxx
[
iChªÃl
]));

2917 
__STATIC_INLINE
 
LL_TIM_OC_Di§bËFa¡
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
)

2919 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

2920 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

2921 
CLEAR_BIT
(*
pReg
, (
TIM_CCMR1_OC1FE
 << 
SHIFT_TAB_OCxx
[
iChªÃl
]));

2943 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_OC_IsEÇbËdFa¡
(
TIM_Ty³Def
 *
TIMx
, ušt32_ˆ
ChªÃl
)

2945 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

2946 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

2947 
ušt32_t
 
b™f›ld
 = 
TIM_CCMR1_OC1FE
 << 
SHIFT_TAB_OCxx
[
iChªÃl
];

2948  ((
READ_BIT
(*
pReg
, 
b™f›ld
) == bitfield) ? 1UL : 0UL);

2969 
__STATIC_INLINE
 
LL_TIM_OC_EÇbËP»lßd
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
)

2971 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

2972 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

2973 
SET_BIT
(*
pReg
, (
TIM_CCMR1_OC1PE
 << 
SHIFT_TAB_OCxx
[
iChªÃl
]));

2994 
__STATIC_INLINE
 
LL_TIM_OC_Di§bËP»lßd
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
)

2996 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

2997 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

2998 
CLEAR_BIT
(*
pReg
, (
TIM_CCMR1_OC1PE
 << 
SHIFT_TAB_OCxx
[
iChªÃl
]));

3019 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_OC_IsEÇbËdP»lßd
(
TIM_Ty³Def
 *
TIMx
, ušt32_ˆ
ChªÃl
)

3021 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

3022 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

3023 
ušt32_t
 
b™f›ld
 = 
TIM_CCMR1_OC1PE
 << 
SHIFT_TAB_OCxx
[
iChªÃl
];

3024  ((
READ_BIT
(*
pReg
, 
b™f›ld
) == bitfield) ? 1UL : 0UL);

3048 
__STATIC_INLINE
 
LL_TIM_OC_EÇbËCË¬
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
)

3050 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

3051 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

3052 
SET_BIT
(*
pReg
, (
TIM_CCMR1_OC1CE
 << 
SHIFT_TAB_OCxx
[
iChªÃl
]));

3075 
__STATIC_INLINE
 
LL_TIM_OC_Di§bËCË¬
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
)

3077 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

3078 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

3079 
CLEAR_BIT
(*
pReg
, (
TIM_CCMR1_OC1CE
 << 
SHIFT_TAB_OCxx
[
iChªÃl
]));

3104 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_OC_IsEÇbËdCË¬
(
TIM_Ty³Def
 *
TIMx
, ušt32_ˆ
ChªÃl
)

3106 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

3107 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

3108 
ušt32_t
 
b™f›ld
 = 
TIM_CCMR1_OC1CE
 << 
SHIFT_TAB_OCxx
[
iChªÃl
];

3109  ((
READ_BIT
(*
pReg
, 
b™f›ld
) == bitfield) ? 1UL : 0UL);

3122 
__STATIC_INLINE
 
LL_TIM_OC_S‘D—dTime
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
D—dTime
)

3124 
MODIFY_REG
(
TIMx
->
BDTR
, 
TIM_BDTR_DTG
, 
D—dTime
);

3140 
__STATIC_INLINE
 
LL_TIM_OC_S‘Com·»CH1
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
Com·»V®ue
)

3142 
WRITE_REG
(
TIMx
->
CCR1
, 
Com·»V®ue
);

3158 
__STATIC_INLINE
 
LL_TIM_OC_S‘Com·»CH2
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
Com·»V®ue
)

3160 
WRITE_REG
(
TIMx
->
CCR2
, 
Com·»V®ue
);

3176 
__STATIC_INLINE
 
LL_TIM_OC_S‘Com·»CH3
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
Com·»V®ue
)

3178 
WRITE_REG
(
TIMx
->
CCR3
, 
Com·»V®ue
);

3194 
__STATIC_INLINE
 
LL_TIM_OC_S‘Com·»CH4
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
Com·»V®ue
)

3196 
WRITE_REG
(
TIMx
->
CCR4
, 
Com·»V®ue
);

3209 
__STATIC_INLINE
 
LL_TIM_OC_S‘Com·»CH5
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
Com·»V®ue
)

3211 
MODIFY_REG
(
TIMx
->
CCR5
, 
TIM_CCR5_CCR5
, 
Com·»V®ue
);

3224 
__STATIC_INLINE
 
LL_TIM_OC_S‘Com·»CH6
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
Com·»V®ue
)

3226 
WRITE_REG
(
TIMx
->
CCR6
, 
Com·»V®ue
);

3241 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_OC_G‘Com·»CH1
(
TIM_Ty³Def
 *
TIMx
)

3243  (
ušt32_t
)(
READ_REG
(
TIMx
->
CCR1
));

3258 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_OC_G‘Com·»CH2
(
TIM_Ty³Def
 *
TIMx
)

3260  (
ušt32_t
)(
READ_REG
(
TIMx
->
CCR2
));

3275 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_OC_G‘Com·»CH3
(
TIM_Ty³Def
 *
TIMx
)

3277  (
ušt32_t
)(
READ_REG
(
TIMx
->
CCR3
));

3292 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_OC_G‘Com·»CH4
(
TIM_Ty³Def
 *
TIMx
)

3294  (
ušt32_t
)(
READ_REG
(
TIMx
->
CCR4
));

3306 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_OC_G‘Com·»CH5
(
TIM_Ty³Def
 *
TIMx
)

3308  (
ušt32_t
)(
READ_BIT
(
TIMx
->
CCR5
, 
TIM_CCR5_CCR5
));

3320 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_OC_G‘Com·»CH6
(
TIM_Ty³Def
 *
TIMx
)

3322  (
ušt32_t
)(
READ_REG
(
TIMx
->
CCR6
));

3340 
__STATIC_INLINE
 
LL_TIM_S‘CH5CombšedChªÃls
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
GroupCH5
)

3342 
MODIFY_REG
(
TIMx
->
CCR5
, (
TIM_CCR5_GC5C3
 | 
TIM_CCR5_GC5C2
 | 
TIM_CCR5_GC5C1
), 
GroupCH5
);

3363 
__STATIC_INLINE
 
LL_TIM_OC_S‘Pul£WidthP»sÿËr
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
Pul£WidthP»sÿËr
)

3365 
MODIFY_REG
(
TIMx
->
ECR
, 
TIM_ECR_PWPRSC
, 
Pul£WidthP»sÿËr
);

3385 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_OC_G‘Pul£WidthP»sÿËr
(
TIM_Ty³Def
 *
TIMx
)

3387  (
ušt32_t
)(
READ_BIT
(
TIMx
->
ECR
, 
TIM_ECR_PWPRSC
));

3400 
__STATIC_INLINE
 
LL_TIM_OC_S‘Pul£Width
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
Pul£Width
)

3402 
MODIFY_REG
(
TIMx
->
ECR
, 
TIM_ECR_PW
, 
Pul£Width
);

3414 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_OC_G‘Pul£Width
(
TIM_Ty³Def
 *
TIMx
)

3416  (
ušt32_t
)(
READ_BIT
(
TIMx
->
ECR
, 
TIM_ECR_PW
));

3461 
__STATIC_INLINE
 
LL_TIM_IC_CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
CÚfigu¿tiÚ
)

3463 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

3464 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

3465 
MODIFY_REG
(*
pReg
, ((
TIM_CCMR1_IC1F
 | 
TIM_CCMR1_IC1PSC
 | 
TIM_CCMR1_CC1S
è<< 
SHIFT_TAB_ICxx
[
iChªÃl
]),

3466 ((
CÚfigu¿tiÚ
 >> 16Uè& (
TIM_CCMR1_IC1F
 | 
TIM_CCMR1_IC1PSC
 | 
TIM_CCMR1_CC1S
)è<< 
SHIFT_TAB_ICxx
[
iChªÃl
]);

3467 
MODIFY_REG
(
TIMx
->
CCER
, ((
TIM_CCER_CC1NP
 | 
TIM_CCER_CC1P
è<< 
SHIFT_TAB_CCxP
[
iChªÃl
]),

3468 (
CÚfigu¿tiÚ
 & (
TIM_CCER_CC1NP
 | 
TIM_CCER_CC1P
)è<< 
SHIFT_TAB_CCxP
[
iChªÃl
]);

3489 
__STATIC_INLINE
 
LL_TIM_IC_S‘AùiveIÅut
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ICAùiveIÅut
)

3491 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

3492 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

3493 
MODIFY_REG
(*
pReg
, ((
TIM_CCMR1_CC1S
è<< 
SHIFT_TAB_ICxx
[
iChªÃl
]), (
ICAùiveIÅut
 >> 16U) << SHIFT_TAB_ICxx[iChannel]);

3513 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IC_G‘AùiveIÅut
(
TIM_Ty³Def
 *
TIMx
, ušt32_ˆ
ChªÃl
)

3515 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

3516 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

3517  ((
READ_BIT
(*
pReg
, ((
TIM_CCMR1_CC1S
è<< 
SHIFT_TAB_ICxx
[
iChªÃl
])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);

3539 
__STATIC_INLINE
 
LL_TIM_IC_S‘P»sÿËr
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ICP»sÿËr
)

3541 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

3542 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

3543 
MODIFY_REG
(*
pReg
, ((
TIM_CCMR1_IC1PSC
è<< 
SHIFT_TAB_ICxx
[
iChªÃl
]), (
ICP»sÿËr
 >> 16U) << SHIFT_TAB_ICxx[iChannel]);

3564 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IC_G‘P»sÿËr
(
TIM_Ty³Def
 *
TIMx
, ušt32_ˆ
ChªÃl
)

3566 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

3567 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

3568  ((
READ_BIT
(*
pReg
, ((
TIM_CCMR1_IC1PSC
è<< 
SHIFT_TAB_ICxx
[
iChªÃl
])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);

3602 
__STATIC_INLINE
 
LL_TIM_IC_S‘Fž‹r
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ICFž‹r
)

3604 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

3605 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

3606 
MODIFY_REG
(*
pReg
, ((
TIM_CCMR1_IC1F
è<< 
SHIFT_TAB_ICxx
[
iChªÃl
]), (
ICFž‹r
 >> 16U) << SHIFT_TAB_ICxx[iChannel]);

3639 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IC_G‘Fž‹r
(
TIM_Ty³Def
 *
TIMx
, ušt32_ˆ
ChªÃl
)

3641 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

3642 cÚ¡ 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
CCMR1
è+ 
OFFSET_TAB_CCMRx
[
iChªÃl
]));

3643  ((
READ_BIT
(*
pReg
, ((
TIM_CCMR1_IC1F
è<< 
SHIFT_TAB_ICxx
[
iChªÃl
])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);

3668 
__STATIC_INLINE
 
LL_TIM_IC_S‘PÞ¬™y
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ICPÞ¬™y
)

3670 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

3671 
MODIFY_REG
(
TIMx
->
CCER
, ((
TIM_CCER_CC1NP
 | 
TIM_CCER_CC1P
è<< 
SHIFT_TAB_CCxP
[
iChªÃl
]),

3672 
ICPÞ¬™y
 << 
SHIFT_TAB_CCxP
[
iChªÃl
]);

3696 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IC_G‘PÞ¬™y
(
TIM_Ty³Def
 *
TIMx
, ušt32_ˆ
ChªÃl
)

3698 
ušt8_t
 
iChªÃl
 = 
TIM_GET_CHANNEL_INDEX
(
ChªÃl
);

3699  (
READ_BIT
(
TIMx
->
CCER
, ((
TIM_CCER_CC1NP
 | 
TIM_CCER_CC1P
è<< 
SHIFT_TAB_CCxP
[
iChªÃl
])) >>

3700 
SHIFT_TAB_CCxP
[
iChªÃl
]);

3711 
__STATIC_INLINE
 
LL_TIM_IC_EÇbËXORCombš©iÚ
(
TIM_Ty³Def
 *
TIMx
)

3713 
SET_BIT
(
TIMx
->
CR2
, 
TIM_CR2_TI1S
);

3724 
__STATIC_INLINE
 
LL_TIM_IC_Di§bËXORCombš©iÚ
(
TIM_Ty³Def
 *
TIMx
)

3726 
CLEAR_BIT
(
TIMx
->
CR2
, 
TIM_CR2_TI1S
);

3737 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IC_IsEÇbËdXORCombš©iÚ
(
TIM_Ty³Def
 *
TIMx
)

3739  ((
READ_BIT
(
TIMx
->
CR2
, 
TIM_CR2_TI1S
) == (TIM_CR2_TI1S)) ? 1UL : 0UL);

3754 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IC_G‘C­tu»CH1
(
TIM_Ty³Def
 *
TIMx
)

3756  (
ušt32_t
)(
READ_REG
(
TIMx
->
CCR1
));

3771 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IC_G‘C­tu»CH2
(
TIM_Ty³Def
 *
TIMx
)

3773  (
ušt32_t
)(
READ_REG
(
TIMx
->
CCR2
));

3788 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IC_G‘C­tu»CH3
(
TIM_Ty³Def
 *
TIMx
)

3790  (
ušt32_t
)(
READ_REG
(
TIMx
->
CCR3
));

3805 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IC_G‘C­tu»CH4
(
TIM_Ty³Def
 *
TIMx
)

3807  (
ušt32_t
)(
READ_REG
(
TIMx
->
CCR4
));

3826 
__STATIC_INLINE
 
LL_TIM_EÇbËEx‹º®Clock
(
TIM_Ty³Def
 *
TIMx
)

3828 
SET_BIT
(
TIMx
->
SMCR
, 
TIM_SMCR_ECE
);

3839 
__STATIC_INLINE
 
LL_TIM_Di§bËEx‹º®Clock
(
TIM_Ty³Def
 *
TIMx
)

3841 
CLEAR_BIT
(
TIMx
->
SMCR
, 
TIM_SMCR_ECE
);

3852 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdEx‹º®Clock
(
TIM_Ty³Def
 *
TIMx
)

3854  ((
READ_BIT
(
TIMx
->
SMCR
, 
TIM_SMCR_ECE
) == (TIM_SMCR_ECE)) ? 1UL : 0UL);

3876 
__STATIC_INLINE
 
LL_TIM_S‘ClockSourû
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ClockSourû
)

3878 
MODIFY_REG
(
TIMx
->
SMCR
, 
TIM_SMCR_SMS
 | 
TIM_SMCR_ECE
, 
ClockSourû
);

3899 
__STATIC_INLINE
 
LL_TIM_S‘Encod”Mode
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
Encod”Mode
)

3901 
MODIFY_REG
(
TIMx
->
SMCR
, 
TIM_SMCR_SMS
, 
Encod”Mode
);

3929 
__STATIC_INLINE
 
LL_TIM_S‘Trigg”Ouut
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
Tim”SynchrÚiz©iÚ
)

3931 
MODIFY_REG
(
TIMx
->
CR2
, 
TIM_CR2_MMS
, 
Tim”SynchrÚiz©iÚ
);

3959 
__STATIC_INLINE
 
LL_TIM_S‘Trigg”Ouut2
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ADCSynchrÚiz©iÚ
)

3961 
MODIFY_REG
(
TIMx
->
CR2
, 
TIM_CR2_MMS2
, 
ADCSynchrÚiz©iÚ
);

3979 
__STATIC_INLINE
 
LL_TIM_S‘SÏveMode
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
SÏveMode
)

3981 
MODIFY_REG
(
TIMx
->
SMCR
, 
TIM_SMCR_SMS
, 
SÏveMode
);

4009 
__STATIC_INLINE
 
LL_TIM_S‘Trigg”IÅut
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
Trigg”IÅut
)

4011 
MODIFY_REG
(
TIMx
->
SMCR
, 
TIM_SMCR_TS
, 
Trigg”IÅut
);

4022 
__STATIC_INLINE
 
LL_TIM_EÇbËMa¡”SÏveMode
(
TIM_Ty³Def
 *
TIMx
)

4024 
SET_BIT
(
TIMx
->
SMCR
, 
TIM_SMCR_MSM
);

4035 
__STATIC_INLINE
 
LL_TIM_Di§bËMa¡”SÏveMode
(
TIM_Ty³Def
 *
TIMx
)

4037 
CLEAR_BIT
(
TIMx
->
SMCR
, 
TIM_SMCR_MSM
);

4048 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdMa¡”SÏveMode
(
TIM_Ty³Def
 *
TIMx
)

4050  ((
READ_BIT
(
TIMx
->
SMCR
, 
TIM_SMCR_MSM
) == (TIM_SMCR_MSM)) ? 1UL : 0UL);

4088 
__STATIC_INLINE
 
LL_TIM_CÚfigETR
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ETRPÞ¬™y
, ušt32_ˆ
ETRP»sÿËr
,

4089 
ušt32_t
 
ETRFž‹r
)

4091 
MODIFY_REG
(
TIMx
->
SMCR
, 
TIM_SMCR_ETP
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ETF
, 
ETRPÞ¬™y
 | 
ETRP»sÿËr
 | 
ETRFž‹r
);

4216 
__STATIC_INLINE
 
LL_TIM_S‘ETRSourû
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ETRSourû
)

4219 
MODIFY_REG
(
TIMx
->
AF1
, 
TIMx_AF1_ETRSEL
, 
ETRSourû
);

4230 
__STATIC_INLINE
 
LL_TIM_EÇbËSMSP»lßd
(
TIM_Ty³Def
 *
TIMx
)

4232 
SET_BIT
(
TIMx
->
SMCR
, 
TIM_SMCR_SMSPE
);

4243 
__STATIC_INLINE
 
LL_TIM_Di§bËSMSP»lßd
(
TIM_Ty³Def
 *
TIMx
)

4245 
CLEAR_BIT
(
TIMx
->
SMCR
, 
TIM_SMCR_SMSPE
);

4256 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdSMSP»lßd
(
TIM_Ty³Def
 *
TIMx
)

4258  ((
READ_BIT
(
TIMx
->
SMCR
, 
TIM_SMCR_SMSPE
) == (TIM_SMCR_SMSPE)) ? 1UL : 0UL);

4272 
__STATIC_INLINE
 
LL_TIM_S‘SMSP»lßdSourû
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
P»lßdSourû
)

4274 
MODIFY_REG
(
TIMx
->
SMCR
, 
TIM_SMCR_SMSPS
, 
P»lßdSourû
);

4287 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_G‘SMSP»lßdSourû
(
TIM_Ty³Def
 *
TIMx
)

4289  (
ušt32_t
)(
READ_BIT
(
TIMx
->
SMCR
, 
TIM_SMCR_SMSPS
));

4307 
__STATIC_INLINE
 
LL_TIM_EÇbËBRK
(
TIM_Ty³Def
 *
TIMx
)

4309 
SET_BIT
(
TIMx
->
BDTR
, 
TIM_BDTR_BKE
);

4320 
__STATIC_INLINE
 
LL_TIM_Di§bËBRK
(
TIM_Ty³Def
 *
TIMx
)

4322 
CLEAR_BIT
(
TIMx
->
BDTR
, 
TIM_BDTR_BKE
);

4367 
__STATIC_INLINE
 
LL_TIM_CÚfigBRK
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
B»akPÞ¬™y
, ušt32_ˆ
B»akFž‹r
,

4368 
ušt32_t
 
B»akAFMode
)

4370 
MODIFY_REG
(
TIMx
->
BDTR
, 
TIM_BDTR_BKP
 | 
TIM_BDTR_BKF
 | 
TIM_BDTR_BKBID
, 
B»akPÞ¬™y
 | 
B»akFž‹r
 | 
B»akAFMode
);

4383 
__STATIC_INLINE
 
LL_TIM_Di§rmBRK
(
TIM_Ty³Def
 *
TIMx
)

4385 
SET_BIT
(
TIMx
->
BDTR
, 
TIM_BDTR_BKDSRM
);

4395 
__STATIC_INLINE
 
LL_TIM_ReArmBRK
(
TIM_Ty³Def
 *
TIMx
)

4397 
CLEAR_BIT
(
TIMx
->
BDTR
, 
TIM_BDTR_BKDSRM
);

4408 
__STATIC_INLINE
 
LL_TIM_EÇbËBRK2
(
TIM_Ty³Def
 *
TIMx
)

4410 
SET_BIT
(
TIMx
->
BDTR
, 
TIM_BDTR_BK2E
);

4421 
__STATIC_INLINE
 
LL_TIM_Di§bËBRK2
(
TIM_Ty³Def
 *
TIMx
)

4423 
CLEAR_BIT
(
TIMx
->
BDTR
, 
TIM_BDTR_BK2E
);

4468 
__STATIC_INLINE
 
LL_TIM_CÚfigBRK2
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
B»ak2PÞ¬™y
, ušt32_ˆ
B»ak2Fž‹r
,

4469 
ušt32_t
 
B»ak2AFMode
)

4471 
MODIFY_REG
(
TIMx
->
BDTR
, 
TIM_BDTR_BK2P
 | 
TIM_BDTR_BK2F
 | 
TIM_BDTR_BK2BID
, 
B»ak2PÞ¬™y
 | 
B»ak2Fž‹r
 | 
B»ak2AFMode
);

4484 
__STATIC_INLINE
 
LL_TIM_Di§rmBRK2
(
TIM_Ty³Def
 *
TIMx
)

4486 
SET_BIT
(
TIMx
->
BDTR
, 
TIM_BDTR_BK2DSRM
);

4496 
__STATIC_INLINE
 
LL_TIM_ReArmBRK2
(
TIM_Ty³Def
 *
TIMx
)

4498 
CLEAR_BIT
(
TIMx
->
BDTR
, 
TIM_BDTR_BK2DSRM
);

4516 
__STATIC_INLINE
 
LL_TIM_S‘OffS‹s
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
OffS‹IdË
, ušt32_ˆ
OffS‹Run
)

4518 
MODIFY_REG
(
TIMx
->
BDTR
, 
TIM_BDTR_OSSI
 | 
TIM_BDTR_OSSR
, 
OffS‹IdË
 | 
OffS‹Run
);

4529 
__STATIC_INLINE
 
LL_TIM_EÇbËAutom©icOuut
(
TIM_Ty³Def
 *
TIMx
)

4531 
SET_BIT
(
TIMx
->
BDTR
, 
TIM_BDTR_AOE
);

4542 
__STATIC_INLINE
 
LL_TIM_Di§bËAutom©icOuut
(
TIM_Ty³Def
 *
TIMx
)

4544 
CLEAR_BIT
(
TIMx
->
BDTR
, 
TIM_BDTR_AOE
);

4555 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdAutom©icOuut
(
TIM_Ty³Def
 *
TIMx
)

4557  ((
READ_BIT
(
TIMx
->
BDTR
, 
TIM_BDTR_AOE
) == (TIM_BDTR_AOE)) ? 1UL : 0UL);

4570 
__STATIC_INLINE
 
LL_TIM_EÇbËAÎOuuts
(
TIM_Ty³Def
 *
TIMx
)

4572 
SET_BIT
(
TIMx
->
BDTR
, 
TIM_BDTR_MOE
);

4585 
__STATIC_INLINE
 
LL_TIM_Di§bËAÎOuuts
(
TIM_Ty³Def
 *
TIMx
)

4587 
CLEAR_BIT
(
TIMx
->
BDTR
, 
TIM_BDTR_MOE
);

4598 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdAÎOuuts
(
TIM_Ty³Def
 *
TIMx
)

4600  ((
READ_BIT
(
TIMx
->
BDTR
, 
TIM_BDTR_MOE
) == (TIM_BDTR_MOE)) ? 1UL : 0UL);

4640 
__STATIC_INLINE
 
LL_TIM_EÇbËB»akIÅutSourû
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
B»akIÅut
, ušt32_ˆ
Sourû
)

4642 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
AF1
è+ 
B»akIÅut
));

4643 
SET_BIT
(*
pReg
, 
Sourû
);

4683 
__STATIC_INLINE
 
LL_TIM_Di§bËB»akIÅutSourû
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
B»akIÅut
, ušt32_ˆ
Sourû
)

4685 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
AF1
è+ 
B»akIÅut
));

4686 
CLEAR_BIT
(*
pReg
, 
Sourû
);

4718 
__STATIC_INLINE
 
LL_TIM_S‘B»akIÅutSourûPÞ¬™y
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
B»akIÅut
, ušt32_ˆ
Sourû
,

4719 
ušt32_t
 
PÞ¬™y
)

4721 
__IO
 
ušt32_t
 *
pReg
 = (__IO ušt32_ˆ*)((ušt32_t)((ušt32_t)(&
TIMx
->
AF1
è+ 
B»akIÅut
));

4722 
MODIFY_REG
(*
pReg
, (
TIMx_AF1_BKINP
 << 
TIM_POSITION_BRK_SOURCE
), (
PÞ¬™y
 << TIM_POSITION_BRK_SOURCE));

4732 
__STATIC_INLINE
 
LL_TIM_EÇbËAsymm‘riÿlD—dTime
(
TIM_Ty³Def
 *
TIMx
)

4734 
SET_BIT
(
TIMx
->
DTR2
, 
TIM_DTR2_DTAE
);

4745 
__STATIC_INLINE
 
LL_TIM_Di§bËAsymm‘riÿlD—dTime
(
TIM_Ty³Def
 *
TIMx
)

4747 
CLEAR_BIT
(
TIMx
->
DTR2
, 
TIM_DTR2_DTAE
);

4758 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdAsymm‘riÿlD—dTime
(
TIM_Ty³Def
 *
TIMx
)

4760  ((
READ_BIT
(
TIMx
->
DTR2
, 
TIM_DTR2_DTAE
) == (TIM_DTR2_DTAE)) ? 1UL : 0UL);

4775 
__STATIC_INLINE
 
LL_TIM_S‘F®lšgD—dTime
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
D—dTime
)

4777 
MODIFY_REG
(
TIMx
->
DTR2
, 
TIM_DTR2_DTGF
, 
D—dTime
);

4790 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_G‘F®lšgD—dTime
(
TIM_Ty³Def
 *
TIMx
)

4792  (
ušt32_t
)(
READ_BIT
(
TIMx
->
DTR2
, 
TIM_DTR2_DTGF
));

4803 
__STATIC_INLINE
 
LL_TIM_EÇbËD—dTimeP»lßd
(
TIM_Ty³Def
 *
TIMx
)

4805 
SET_BIT
(
TIMx
->
DTR2
, 
TIM_DTR2_DTPE
);

4816 
__STATIC_INLINE
 
LL_TIM_Di§bËD—dTimeP»lßd
(
TIM_Ty³Def
 *
TIMx
)

4818 
CLEAR_BIT
(
TIMx
->
DTR2
, 
TIM_DTR2_DTPE
);

4829 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdD—dTimeP»lßd
(
TIM_Ty³Def
 *
TIMx
)

4831  ((
READ_BIT
(
TIMx
->
DTR2
, 
TIM_DTR2_DTPE
) == (TIM_DTR2_DTPE)) ? 1UL : 0UL);

4905 
__STATIC_INLINE
 
LL_TIM_CÚfigDMABur¡
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
DMABur¡Ba£Add»ss
, ušt32_ˆ
DMABur¡L’gth
)

4907 
MODIFY_REG
(
TIMx
->
DCR
, (
TIM_DCR_DBL
 | 
TIM_DCR_DBA
), (
DMABur¡Ba£Add»ss
 | 
DMABur¡L’gth
));

4926 
__STATIC_INLINE
 
LL_TIM_EÇbËEncod”Index
(
TIM_Ty³Def
 *
TIMx
)

4928 
SET_BIT
(
TIMx
->
ECR
, 
TIM_ECR_IE
);

4939 
__STATIC_INLINE
 
LL_TIM_Di§bËEncod”Index
(
TIM_Ty³Def
 *
TIMx
)

4941 
CLEAR_BIT
(
TIMx
->
ECR
, 
TIM_ECR_IE
);

4952 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdEncod”Index
(
TIM_Ty³Def
 *
TIMx
)

4954  ((
READ_BIT
(
TIMx
->
ECR
, 
TIM_ECR_IE
) == (TIM_ECR_IE)) ? 1U : 0U);

4969 
__STATIC_INLINE
 
LL_TIM_S‘IndexDœeùiÚ
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
IndexDœeùiÚ
)

4971 
MODIFY_REG
(
TIMx
->
ECR
, 
TIM_ECR_IDIR
, 
IndexDœeùiÚ
);

4985 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_G‘IndexDœeùiÚ
(
TIM_Ty³Def
 *
TIMx
)

4987  (
ušt32_t
)(
READ_BIT
(
TIMx
->
ECR
, 
TIM_ECR_IDIR
));

4998 
__STATIC_INLINE
 
LL_TIM_EÇbËFœ¡Index
(
TIM_Ty³Def
 *
TIMx
)

5000 
SET_BIT
(
TIMx
->
ECR
, 
TIM_ECR_FIDX
);

5011 
__STATIC_INLINE
 
LL_TIM_Di§bËFœ¡Index
(
TIM_Ty³Def
 *
TIMx
)

5013 
CLEAR_BIT
(
TIMx
->
ECR
, 
TIM_ECR_FIDX
);

5024 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdFœ¡Index
(
TIM_Ty³Def
 *
TIMx
)

5026  ((
READ_BIT
(
TIMx
->
ECR
, 
TIM_ECR_FIDX
) == (TIM_ECR_FIDX)) ? 1UL : 0UL);

5044 
__STATIC_INLINE
 
LL_TIM_S‘IndexPos™iÚnšg
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
IndexPos™iÚnšg
)

5046 
MODIFY_REG
(
TIMx
->
ECR
, 
TIM_ECR_IPOS
, 
IndexPos™iÚnšg
);

5063 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_G‘IndexPos™iÚnšg
(
TIM_Ty³Def
 *
TIMx
)

5065  (
ušt32_t
)(
READ_BIT
(
TIMx
->
ECR
, 
TIM_ECR_IPOS
));

5082 
__STATIC_INLINE
 
LL_TIM_CÚfigIDX
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
CÚfigu¿tiÚ
)

5084 
MODIFY_REG
(
TIMx
->
ECR
, 
TIM_ECR_IDIR
 | 
TIM_ECR_FIDX
 | 
TIM_ECR_IPOS
, 
CÚfigu¿tiÚ
);

5300 
__STATIC_INLINE
 
LL_TIM_S‘Rem­
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
Rem­
)

5302 
MODIFY_REG
(
TIMx
->
TISEL
, (
TIM_TISEL_TI1SEL
 | 
TIM_TISEL_TI2SEL
 | 
TIM_TISEL_TI3SEL
 | 
TIM_TISEL_TI4SEL
), 
Rem­
);

5312 
__STATIC_INLINE
 
LL_TIM_EÇbËHSE32
(
TIM_Ty³Def
 *
TIMx
)

5314 
SET_BIT
(
TIMx
->
OR
, 
TIM_OR_HSE32EN
);

5324 
__STATIC_INLINE
 
LL_TIM_Di§bËHSE32
(
TIM_Ty³Def
 *
TIMx
)

5326 
CLEAR_BIT
(
TIMx
->
OR
, 
TIM_OR_HSE32EN
);

5336 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdHSE32
(
TIM_Ty³Def
 *
TIMx
)

5338  ((
READ_BIT
(
TIMx
->
OR
, 
TIM_OR_HSE32EN
) == (TIM_OR_HSE32EN)) ? 1UL : 0UL);

5373 
__STATIC_INLINE
 
LL_TIM_S‘OCRefCË¬IÅutSourû
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
OCRefCË¬IÅutSourû
)

5375 
MODIFY_REG
(
TIMx
->
SMCR
, 
TIM_SMCR_OCCS
,

5376 ((
OCRefCË¬IÅutSourû
 & 
OCREF_CLEAR_SELECT_Msk
è>> 
OCREF_CLEAR_SELECT_Pos
è<< 
TIM_SMCR_OCCS_Pos
);

5377 
MODIFY_REG
(
TIMx
->
AF2
, 
TIM1_AF2_OCRSEL
, 
OCRefCË¬IÅutSourû
);

5392 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_UPDATE
(
TIM_Ty³Def
 *
TIMx
)

5394 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_UIF
));

5403 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_UPDATE
(
TIM_Ty³Def
 *
TIMx
)

5405  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_UIF
) == (TIM_SR_UIF)) ? 1UL : 0UL);

5414 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_CC1
(
TIM_Ty³Def
 *
TIMx
)

5416 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_CC1IF
));

5425 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_CC1
(
TIM_Ty³Def
 *
TIMx
)

5427  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_CC1IF
) == (TIM_SR_CC1IF)) ? 1UL : 0UL);

5436 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_CC2
(
TIM_Ty³Def
 *
TIMx
)

5438 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_CC2IF
));

5447 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_CC2
(
TIM_Ty³Def
 *
TIMx
)

5449  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_CC2IF
) == (TIM_SR_CC2IF)) ? 1UL : 0UL);

5458 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_CC3
(
TIM_Ty³Def
 *
TIMx
)

5460 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_CC3IF
));

5469 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_CC3
(
TIM_Ty³Def
 *
TIMx
)

5471  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_CC3IF
) == (TIM_SR_CC3IF)) ? 1UL : 0UL);

5480 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_CC4
(
TIM_Ty³Def
 *
TIMx
)

5482 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_CC4IF
));

5491 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_CC4
(
TIM_Ty³Def
 *
TIMx
)

5493  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_CC4IF
) == (TIM_SR_CC4IF)) ? 1UL : 0UL);

5502 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_CC5
(
TIM_Ty³Def
 *
TIMx
)

5504 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_CC5IF
));

5513 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_CC5
(
TIM_Ty³Def
 *
TIMx
)

5515  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_CC5IF
) == (TIM_SR_CC5IF)) ? 1UL : 0UL);

5524 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_CC6
(
TIM_Ty³Def
 *
TIMx
)

5526 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_CC6IF
));

5535 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_CC6
(
TIM_Ty³Def
 *
TIMx
)

5537  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_CC6IF
) == (TIM_SR_CC6IF)) ? 1UL : 0UL);

5546 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_COM
(
TIM_Ty³Def
 *
TIMx
)

5548 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_COMIF
));

5557 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_COM
(
TIM_Ty³Def
 *
TIMx
)

5559  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_COMIF
) == (TIM_SR_COMIF)) ? 1UL : 0UL);

5568 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_TRIG
(
TIM_Ty³Def
 *
TIMx
)

5570 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_TIF
));

5579 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_TRIG
(
TIM_Ty³Def
 *
TIMx
)

5581  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_TIF
) == (TIM_SR_TIF)) ? 1UL : 0UL);

5590 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_BRK
(
TIM_Ty³Def
 *
TIMx
)

5592 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_BIF
));

5601 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_BRK
(
TIM_Ty³Def
 *
TIMx
)

5603  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_BIF
) == (TIM_SR_BIF)) ? 1UL : 0UL);

5612 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_BRK2
(
TIM_Ty³Def
 *
TIMx
)

5614 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_B2IF
));

5623 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_BRK2
(
TIM_Ty³Def
 *
TIMx
)

5625  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_B2IF
) == (TIM_SR_B2IF)) ? 1UL : 0UL);

5634 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_CC1OVR
(
TIM_Ty³Def
 *
TIMx
)

5636 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_CC1OF
));

5645 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_CC1OVR
(
TIM_Ty³Def
 *
TIMx
)

5647  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_CC1OF
) == (TIM_SR_CC1OF)) ? 1UL : 0UL);

5656 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_CC2OVR
(
TIM_Ty³Def
 *
TIMx
)

5658 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_CC2OF
));

5667 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_CC2OVR
(
TIM_Ty³Def
 *
TIMx
)

5669  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_CC2OF
) == (TIM_SR_CC2OF)) ? 1UL : 0UL);

5678 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_CC3OVR
(
TIM_Ty³Def
 *
TIMx
)

5680 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_CC3OF
));

5689 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_CC3OVR
(
TIM_Ty³Def
 *
TIMx
)

5691  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_CC3OF
) == (TIM_SR_CC3OF)) ? 1UL : 0UL);

5700 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_CC4OVR
(
TIM_Ty³Def
 *
TIMx
)

5702 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_CC4OF
));

5711 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_CC4OVR
(
TIM_Ty³Def
 *
TIMx
)

5713  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_CC4OF
) == (TIM_SR_CC4OF)) ? 1UL : 0UL);

5722 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_SYSBRK
(
TIM_Ty³Def
 *
TIMx
)

5724 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_SBIF
));

5733 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_SYSBRK
(
TIM_Ty³Def
 *
TIMx
)

5735  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_SBIF
) == (TIM_SR_SBIF)) ? 1UL : 0UL);

5746 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_TERR
(
TIM_Ty³Def
 *
TIMx
)

5748 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_TERRF
));

5759 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_TERR
(
TIM_Ty³Def
 *
TIMx
)

5761  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_TERRF
) == (TIM_SR_TERRF)) ? 1UL : 0UL);

5772 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_IERR
(
TIM_Ty³Def
 *
TIMx
)

5774 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_IERRF
));

5785 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_IERR
(
TIM_Ty³Def
 *
TIMx
)

5787  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_IERRF
) == (TIM_SR_IERRF)) ? 1UL : 0UL);

5798 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_DIR
(
TIM_Ty³Def
 *
TIMx
)

5800 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_DIRF
));

5811 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_DIR
(
TIM_Ty³Def
 *
TIMx
)

5813  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_DIRF
) == (TIM_SR_DIRF)) ? 1UL : 0UL);

5824 
__STATIC_INLINE
 
LL_TIM_CË¬FÏg_IDX
(
TIM_Ty³Def
 *
TIMx
)

5826 
WRITE_REG
(
TIMx
->
SR
, ~(
TIM_SR_IDXF
));

5837 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsAùiveFÏg_IDX
(
TIM_Ty³Def
 *
TIMx
)

5839  ((
READ_BIT
(
TIMx
->
SR
, 
TIM_SR_IDXF
) == (TIM_SR_IDXF)) ? 1UL : 0UL);

5854 
__STATIC_INLINE
 
LL_TIM_EÇbËIT_UPDATE
(
TIM_Ty³Def
 *
TIMx
)

5856 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_UIE
);

5865 
__STATIC_INLINE
 
LL_TIM_Di§bËIT_UPDATE
(
TIM_Ty³Def
 *
TIMx
)

5867 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_UIE
);

5876 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdIT_UPDATE
(
TIM_Ty³Def
 *
TIMx
)

5878  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_UIE
) == (TIM_DIER_UIE)) ? 1UL : 0UL);

5887 
__STATIC_INLINE
 
LL_TIM_EÇbËIT_CC1
(
TIM_Ty³Def
 *
TIMx
)

5889 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC1IE
);

5898 
__STATIC_INLINE
 
LL_TIM_Di§bËIT_CC1
(
TIM_Ty³Def
 *
TIMx
)

5900 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC1IE
);

5909 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdIT_CC1
(
TIM_Ty³Def
 *
TIMx
)

5911  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC1IE
) == (TIM_DIER_CC1IE)) ? 1UL : 0UL);

5920 
__STATIC_INLINE
 
LL_TIM_EÇbËIT_CC2
(
TIM_Ty³Def
 *
TIMx
)

5922 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC2IE
);

5931 
__STATIC_INLINE
 
LL_TIM_Di§bËIT_CC2
(
TIM_Ty³Def
 *
TIMx
)

5933 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC2IE
);

5942 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdIT_CC2
(
TIM_Ty³Def
 *
TIMx
)

5944  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC2IE
) == (TIM_DIER_CC2IE)) ? 1UL : 0UL);

5953 
__STATIC_INLINE
 
LL_TIM_EÇbËIT_CC3
(
TIM_Ty³Def
 *
TIMx
)

5955 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC3IE
);

5964 
__STATIC_INLINE
 
LL_TIM_Di§bËIT_CC3
(
TIM_Ty³Def
 *
TIMx
)

5966 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC3IE
);

5975 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdIT_CC3
(
TIM_Ty³Def
 *
TIMx
)

5977  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC3IE
) == (TIM_DIER_CC3IE)) ? 1UL : 0UL);

5986 
__STATIC_INLINE
 
LL_TIM_EÇbËIT_CC4
(
TIM_Ty³Def
 *
TIMx
)

5988 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC4IE
);

5997 
__STATIC_INLINE
 
LL_TIM_Di§bËIT_CC4
(
TIM_Ty³Def
 *
TIMx
)

5999 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC4IE
);

6008 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdIT_CC4
(
TIM_Ty³Def
 *
TIMx
)

6010  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC4IE
) == (TIM_DIER_CC4IE)) ? 1UL : 0UL);

6019 
__STATIC_INLINE
 
LL_TIM_EÇbËIT_COM
(
TIM_Ty³Def
 *
TIMx
)

6021 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_COMIE
);

6030 
__STATIC_INLINE
 
LL_TIM_Di§bËIT_COM
(
TIM_Ty³Def
 *
TIMx
)

6032 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_COMIE
);

6041 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdIT_COM
(
TIM_Ty³Def
 *
TIMx
)

6043  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_COMIE
) == (TIM_DIER_COMIE)) ? 1UL : 0UL);

6052 
__STATIC_INLINE
 
LL_TIM_EÇbËIT_TRIG
(
TIM_Ty³Def
 *
TIMx
)

6054 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_TIE
);

6063 
__STATIC_INLINE
 
LL_TIM_Di§bËIT_TRIG
(
TIM_Ty³Def
 *
TIMx
)

6065 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_TIE
);

6074 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdIT_TRIG
(
TIM_Ty³Def
 *
TIMx
)

6076  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_TIE
) == (TIM_DIER_TIE)) ? 1UL : 0UL);

6085 
__STATIC_INLINE
 
LL_TIM_EÇbËIT_BRK
(
TIM_Ty³Def
 *
TIMx
)

6087 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_BIE
);

6096 
__STATIC_INLINE
 
LL_TIM_Di§bËIT_BRK
(
TIM_Ty³Def
 *
TIMx
)

6098 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_BIE
);

6107 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdIT_BRK
(
TIM_Ty³Def
 *
TIMx
)

6109  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_BIE
) == (TIM_DIER_BIE)) ? 1UL : 0UL);

6120 
__STATIC_INLINE
 
LL_TIM_EÇbËIT_TERR
(
TIM_Ty³Def
 *
TIMx
)

6122 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_TERRIE
);

6133 
__STATIC_INLINE
 
LL_TIM_Di§bËIT_TERR
(
TIM_Ty³Def
 *
TIMx
)

6135 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_TERRIE
);

6146 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdIT_TERR
(
TIM_Ty³Def
 *
TIMx
)

6148  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_TERRIE
) == (TIM_DIER_TERRIE)) ? 1UL : 0UL);

6159 
__STATIC_INLINE
 
LL_TIM_EÇbËIT_IERR
(
TIM_Ty³Def
 *
TIMx
)

6161 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_IERRIE
);

6172 
__STATIC_INLINE
 
LL_TIM_Di§bËIT_IERR
(
TIM_Ty³Def
 *
TIMx
)

6174 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_IERRIE
);

6185 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdIT_IERR
(
TIM_Ty³Def
 *
TIMx
)

6187  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_IERRIE
) == (TIM_DIER_IERRIE)) ? 1UL : 0UL);

6198 
__STATIC_INLINE
 
LL_TIM_EÇbËIT_DIR
(
TIM_Ty³Def
 *
TIMx
)

6200 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_DIRIE
);

6211 
__STATIC_INLINE
 
LL_TIM_Di§bËIT_DIR
(
TIM_Ty³Def
 *
TIMx
)

6213 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_DIRIE
);

6224 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdIT_DIR
(
TIM_Ty³Def
 *
TIMx
)

6226  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_DIRIE
) == (TIM_DIER_DIRIE)) ? 1UL : 0UL);

6237 
__STATIC_INLINE
 
LL_TIM_EÇbËIT_IDX
(
TIM_Ty³Def
 *
TIMx
)

6239 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_IDXIE
);

6250 
__STATIC_INLINE
 
LL_TIM_Di§bËIT_IDX
(
TIM_Ty³Def
 *
TIMx
)

6252 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_IDXIE
);

6263 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdIT_IDX
(
TIM_Ty³Def
 *
TIMx
)

6265  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_IDXIE
) == (TIM_DIER_IDXIE)) ? 1UL : 0UL);

6281 
__STATIC_INLINE
 
LL_TIM_EÇbËDMAReq_UPDATE
(
TIM_Ty³Def
 *
TIMx
)

6283 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_UDE
);

6292 
__STATIC_INLINE
 
LL_TIM_Di§bËDMAReq_UPDATE
(
TIM_Ty³Def
 *
TIMx
)

6294 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_UDE
);

6303 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdDMAReq_UPDATE
(
TIM_Ty³Def
 *
TIMx
)

6305  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_UDE
) == (TIM_DIER_UDE)) ? 1UL : 0UL);

6314 
__STATIC_INLINE
 
LL_TIM_EÇbËDMAReq_CC1
(
TIM_Ty³Def
 *
TIMx
)

6316 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC1DE
);

6325 
__STATIC_INLINE
 
LL_TIM_Di§bËDMAReq_CC1
(
TIM_Ty³Def
 *
TIMx
)

6327 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC1DE
);

6336 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdDMAReq_CC1
(
TIM_Ty³Def
 *
TIMx
)

6338  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC1DE
) == (TIM_DIER_CC1DE)) ? 1UL : 0UL);

6347 
__STATIC_INLINE
 
LL_TIM_EÇbËDMAReq_CC2
(
TIM_Ty³Def
 *
TIMx
)

6349 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC2DE
);

6358 
__STATIC_INLINE
 
LL_TIM_Di§bËDMAReq_CC2
(
TIM_Ty³Def
 *
TIMx
)

6360 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC2DE
);

6369 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdDMAReq_CC2
(
TIM_Ty³Def
 *
TIMx
)

6371  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC2DE
) == (TIM_DIER_CC2DE)) ? 1UL : 0UL);

6380 
__STATIC_INLINE
 
LL_TIM_EÇbËDMAReq_CC3
(
TIM_Ty³Def
 *
TIMx
)

6382 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC3DE
);

6391 
__STATIC_INLINE
 
LL_TIM_Di§bËDMAReq_CC3
(
TIM_Ty³Def
 *
TIMx
)

6393 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC3DE
);

6402 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdDMAReq_CC3
(
TIM_Ty³Def
 *
TIMx
)

6404  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC3DE
) == (TIM_DIER_CC3DE)) ? 1UL : 0UL);

6413 
__STATIC_INLINE
 
LL_TIM_EÇbËDMAReq_CC4
(
TIM_Ty³Def
 *
TIMx
)

6415 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC4DE
);

6424 
__STATIC_INLINE
 
LL_TIM_Di§bËDMAReq_CC4
(
TIM_Ty³Def
 *
TIMx
)

6426 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC4DE
);

6435 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdDMAReq_CC4
(
TIM_Ty³Def
 *
TIMx
)

6437  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_CC4DE
) == (TIM_DIER_CC4DE)) ? 1UL : 0UL);

6446 
__STATIC_INLINE
 
LL_TIM_EÇbËDMAReq_COM
(
TIM_Ty³Def
 *
TIMx
)

6448 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_COMDE
);

6457 
__STATIC_INLINE
 
LL_TIM_Di§bËDMAReq_COM
(
TIM_Ty³Def
 *
TIMx
)

6459 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_COMDE
);

6468 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdDMAReq_COM
(
TIM_Ty³Def
 *
TIMx
)

6470  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_COMDE
) == (TIM_DIER_COMDE)) ? 1UL : 0UL);

6479 
__STATIC_INLINE
 
LL_TIM_EÇbËDMAReq_TRIG
(
TIM_Ty³Def
 *
TIMx
)

6481 
SET_BIT
(
TIMx
->
DIER
, 
TIM_DIER_TDE
);

6490 
__STATIC_INLINE
 
LL_TIM_Di§bËDMAReq_TRIG
(
TIM_Ty³Def
 *
TIMx
)

6492 
CLEAR_BIT
(
TIMx
->
DIER
, 
TIM_DIER_TDE
);

6501 
__STATIC_INLINE
 
ušt32_t
 
LL_TIM_IsEÇbËdDMAReq_TRIG
(
TIM_Ty³Def
 *
TIMx
)

6503  ((
READ_BIT
(
TIMx
->
DIER
, 
TIM_DIER_TDE
) == (TIM_DIER_TDE)) ? 1UL : 0UL);

6519 
__STATIC_INLINE
 
LL_TIM_G’”©eEv’t_UPDATE
(
TIM_Ty³Def
 *
TIMx
)

6521 
SET_BIT
(
TIMx
->
EGR
, 
TIM_EGR_UG
);

6530 
__STATIC_INLINE
 
LL_TIM_G’”©eEv’t_CC1
(
TIM_Ty³Def
 *
TIMx
)

6532 
SET_BIT
(
TIMx
->
EGR
, 
TIM_EGR_CC1G
);

6541 
__STATIC_INLINE
 
LL_TIM_G’”©eEv’t_CC2
(
TIM_Ty³Def
 *
TIMx
)

6543 
SET_BIT
(
TIMx
->
EGR
, 
TIM_EGR_CC2G
);

6552 
__STATIC_INLINE
 
LL_TIM_G’”©eEv’t_CC3
(
TIM_Ty³Def
 *
TIMx
)

6554 
SET_BIT
(
TIMx
->
EGR
, 
TIM_EGR_CC3G
);

6563 
__STATIC_INLINE
 
LL_TIM_G’”©eEv’t_CC4
(
TIM_Ty³Def
 *
TIMx
)

6565 
SET_BIT
(
TIMx
->
EGR
, 
TIM_EGR_CC4G
);

6574 
__STATIC_INLINE
 
LL_TIM_G’”©eEv’t_COM
(
TIM_Ty³Def
 *
TIMx
)

6576 
SET_BIT
(
TIMx
->
EGR
, 
TIM_EGR_COMG
);

6585 
__STATIC_INLINE
 
LL_TIM_G’”©eEv’t_TRIG
(
TIM_Ty³Def
 *
TIMx
)

6587 
SET_BIT
(
TIMx
->
EGR
, 
TIM_EGR_TG
);

6596 
__STATIC_INLINE
 
LL_TIM_G’”©eEv’t_BRK
(
TIM_Ty³Def
 *
TIMx
)

6598 
SET_BIT
(
TIMx
->
EGR
, 
TIM_EGR_BG
);

6607 
__STATIC_INLINE
 
LL_TIM_G’”©eEv’t_BRK2
(
TIM_Ty³Def
 *
TIMx
)

6609 
SET_BIT
(
TIMx
->
EGR
, 
TIM_EGR_B2G
);

6616 #ià
defšed
(
USE_FULL_LL_DRIVER
)

6621 
E¼ÜStus
 
LL_TIM_DeIn™
(
TIM_Ty³Def
 *
TIMx
);

6622 
LL_TIM_SŒuùIn™
(
LL_TIM_In™Ty³Def
 *
TIM_In™SŒuù
);

6623 
E¼ÜStus
 
LL_TIM_In™
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_In™Ty³Def
 *
TIM_In™SŒuù
);

6624 
LL_TIM_OC_SŒuùIn™
(
LL_TIM_OC_In™Ty³Def
 *
TIM_OC_In™SŒuù
);

6625 
E¼ÜStus
 
LL_TIM_OC_In™
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, 
LL_TIM_OC_In™Ty³Def
 *
TIM_OC_In™SŒuù
);

6626 
LL_TIM_IC_SŒuùIn™
(
LL_TIM_IC_In™Ty³Def
 *
TIM_ICIn™SŒuù
);

6627 
E¼ÜStus
 
LL_TIM_IC_In™
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, 
LL_TIM_IC_In™Ty³Def
 *
TIM_IC_In™SŒuù
);

6628 
LL_TIM_ENCODER_SŒuùIn™
(
LL_TIM_ENCODER_In™Ty³Def
 *
TIM_Encod”In™SŒuù
);

6629 
E¼ÜStus
 
LL_TIM_ENCODER_In™
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_ENCODER_In™Ty³Def
 *
TIM_Encod”In™SŒuù
);

6630 
LL_TIM_HALLSENSOR_SŒuùIn™
(
LL_TIM_HALLSENSOR_In™Ty³Def
 *
TIM_H®lS’sÜIn™SŒuù
);

6631 
E¼ÜStus
 
LL_TIM_HALLSENSOR_In™
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_HALLSENSOR_In™Ty³Def
 *
TIM_H®lS’sÜIn™SŒuù
);

6632 
LL_TIM_BDTR_SŒuùIn™
(
LL_TIM_BDTR_In™Ty³Def
 *
TIM_BDTRIn™SŒuù
);

6633 
E¼ÜStus
 
LL_TIM_BDTR_In™
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_BDTR_In™Ty³Def
 *
TIM_BDTRIn™SŒuù
);

6653 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_ucpd.h

21 #iâdeà
STM32G4xx_LL_UCPD_H


22 
	#STM32G4xx_LL_UCPD_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
 (
UCPD1
)

46 #ià
defšed
(
USE_FULL_LL_DRIVER
)

56 
ušt32_t
 
psc_uýdþk
;

60 
ušt32_t
 
Œªswš
;

65 
ušt32_t
 
IäG­
;

70 
ušt32_t
 
Hb™ClockDiv
;

75 } 
	tLL_UCPD_In™Ty³Def
;

91 
	#LL_UCPD_SR_TXIS
 
UCPD_SR_TXIS


	)

92 
	#LL_UCPD_SR_TXMSGDISC
 
UCPD_SR_TXMSGDISC


	)

93 
	#LL_UCPD_SR_TXMSGSENT
 
UCPD_SR_TXMSGSENT


	)

94 
	#LL_UCPD_SR_TXMSGABT
 
UCPD_SR_TXMSGABT


	)

95 
	#LL_UCPD_SR_HRSTDISC
 
UCPD_SR_HRSTDISC


	)

96 
	#LL_UCPD_SR_HRSTSENT
 
UCPD_SR_HRSTSENT


	)

97 
	#LL_UCPD_SR_TXUND
 
UCPD_SR_TXUND


	)

98 
	#LL_UCPD_SR_RXNE
 
UCPD_SR_RXNE


	)

99 
	#LL_UCPD_SR_RXORDDET
 
UCPD_SR_RXORDDET


	)

100 
	#LL_UCPD_SR_RXHRSTDET
 
UCPD_SR_RXHRSTDET


	)

101 
	#LL_UCPD_SR_RXOVR
 
UCPD_SR_RXOVR


	)

102 
	#LL_UCPD_SR_RXMSGEND
 
UCPD_SR_RXMSGEND


	)

103 
	#LL_UCPD_SR_RXERR
 
UCPD_SR_RXERR


	)

104 
	#LL_UCPD_SR_TYPECEVT1
 
UCPD_SR_TYPECEVT1


	)

105 
	#LL_UCPD_SR_TYPECEVT2
 
UCPD_SR_TYPECEVT2


	)

106 
	#LL_UCPD_SR_TYPEC_VSTATE_CC1
 
UCPD_SR_TYPEC_VSTATE_CC1


	)

107 
	#LL_UCPD_SR_TYPEC_VSTATE_CC2
 
UCPD_SR_TYPEC_VSTATE_CC2


	)

108 
	#LL_UCPD_SR_FRSEVT
 
UCPD_SR_FRSEVT


	)

118 
	#LL_UCPD_IMR_TXIS
 
UCPD_IMR_TXISIE


	)

119 
	#LL_UCPD_IMR_TXMSGDISC
 
UCPD_IMR_TXMSGDISCIE


	)

120 
	#LL_UCPD_IMR_TXMSGSENT
 
UCPD_IMR_TXMSGSENTIE


	)

121 
	#LL_UCPD_IMR_TXMSGABT
 
UCPD_IMR_TXMSGABTIE


	)

122 
	#LL_UCPD_IMR_HRSTDISC
 
UCPD_IMR_HRSTDISCIE


	)

123 
	#LL_UCPD_IMR_HRSTSENT
 
UCPD_IMR_HRSTSENTIE


	)

124 
	#LL_UCPD_IMR_TXUND
 
UCPD_IMR_TXUNDIE


	)

125 
	#LL_UCPD_IMR_RXNE
 
UCPD_IMR_RXNEIE


	)

126 
	#LL_UCPD_IMR_RXORDDET
 
UCPD_IMR_RXORDDETIE


	)

127 
	#LL_UCPD_IMR_RXHRSTDET
 
UCPD_IMR_RXHRSTDETIE


	)

128 
	#LL_UCPD_IMR_RXOVR
 
UCPD_IMR_RXOVRIE


	)

129 
	#LL_UCPD_IMR_RXMSGEND
 
UCPD_IMR_RXMSGEND


	)

130 
	#LL_UCPD_IMR_RXERR
 
UCPD_IMR_RXMSGENDIE


	)

131 
	#LL_UCPD_IMR_TYPECEVT1
 
UCPD_IMR_TYPECEVT1IE


	)

132 
	#LL_UCPD_IMR_TYPECEVT2
 
UCPD_IMR_TYPECEVT2IE


	)

133 
	#LL_UCPD_IMR_FRSEVT
 
UCPD_IMR_FRSEVTIE


	)

142 
	#LL_UCPD_SYNC1
 0x18u

	)

143 
	#LL_UCPD_SYNC2
 0x11u

	)

144 
	#LL_UCPD_SYNC3
 0x06u

	)

145 
	#LL_UCPD_RST1
 0x07u

	)

146 
	#LL_UCPD_RST2
 0x19u

	)

147 
	#LL_UCPD_EOP
 0x0Du

	)

149 
	#LL_UCPD_ORDERED_SET_SOP
 (
LL_UCPD_SYNC1
 | (LL_UCPD_SYNC1<<5uè| (LL_UCPD_SYNC1<<10uè| (
LL_UCPD_SYNC2
<<15u)è

	)

150 
	#LL_UCPD_ORDERED_SET_SOP1
 (
LL_UCPD_SYNC1
 | (LL_UCPD_SYNC1<<5uè| (
LL_UCPD_SYNC3
<<10uè| (LL_UCPD_SYNC3<<15u)è

	)

151 
	#LL_UCPD_ORDERED_SET_SOP2
 (
LL_UCPD_SYNC1
 | (
LL_UCPD_SYNC3
<<5uè| (LL_UCPD_SYNC1<<10uè| (LL_UCPD_SYNC3<<15u)è

	)

152 
	#LL_UCPD_ORDERED_SET_HARD_RESET
 (
LL_UCPD_RST1
 | (LL_UCPD_RST1<<5uè| (LL_UCPD_RST1<<10uè| (
LL_UCPD_RST2
<<15u )è

	)

153 
	#LL_UCPD_ORDERED_SET_CABLE_RESET
 (
LL_UCPD_RST1
 | (
LL_UCPD_SYNC1
<<5uè| (LL_UCPD_RST1<<10uè| (
LL_UCPD_SYNC3
<<15u)è

	)

154 
	#LL_UCPD_ORDERED_SET_SOP1_DEBUG
 (
LL_UCPD_SYNC1
 | (
LL_UCPD_RST2
<<5uè| (LL_UCPD_RST2<<10uè| (
LL_UCPD_SYNC3
<<15u)è

	)

155 
	#LL_UCPD_ORDERED_SET_SOP2_DEBUG
 (
LL_UCPD_SYNC1
 | (
LL_UCPD_RST2
<<5uè| (
LL_UCPD_SYNC3
<<10uè| (
LL_UCPD_SYNC2
<<15u)è

	)

163 
	#LL_UCPD_ROLE_SNK
 
UCPD_CR_ANAMODE


	)

164 
	#LL_UCPD_ROLE_SRC
 0x0U

	)

172 
	#LL_UCPD_RESISTOR_DEFAULT
 
UCPD_CR_ANASUBMODE_0


	)

173 
	#LL_UCPD_RESISTOR_1_5A
 
UCPD_CR_ANASUBMODE_1


	)

174 
	#LL_UCPD_RESISTOR_3_0A
 
UCPD_CR_ANASUBMODE


	)

175 
	#LL_UCPD_RESISTOR_NONE
 0x0U

	)

183 
	#LL_UCPD_ORDERSET_SOP
 
UCPD_CFG1_RXORDSETEN_0


	)

184 
	#LL_UCPD_ORDERSET_SOP1
 
UCPD_CFG1_RXORDSETEN_1


	)

185 
	#LL_UCPD_ORDERSET_SOP2
 
UCPD_CFG1_RXORDSETEN_2


	)

186 
	#LL_UCPD_ORDERSET_HARDRST
 
UCPD_CFG1_RXORDSETEN_3


	)

187 
	#LL_UCPD_ORDERSET_CABLERST
 
UCPD_CFG1_RXORDSETEN_4


	)

188 
	#LL_UCPD_ORDERSET_SOP1_DEBUG
 
UCPD_CFG1_RXORDSETEN_5


	)

189 
	#LL_UCPD_ORDERSET_SOP2_DEBUG
 
UCPD_CFG1_RXORDSETEN_6


	)

190 
	#LL_UCPD_ORDERSET_SOP_EXT1
 
UCPD_CFG1_RXORDSETEN_7


	)

191 
	#LL_UCPD_ORDERSET_SOP_EXT2
 
UCPD_CFG1_RXORDSETEN_8


	)

199 
	#LL_UCPD_SNK_CC1_VOPEN
 0x00u

	)

200 
	#LL_UCPD_SNK_CC1_VRP
 
UCPD_SR_TYPEC_VSTATE_CC1_0


	)

201 
	#LL_UCPD_SNK_CC1_VRP15A
 
UCPD_SR_TYPEC_VSTATE_CC1_1


	)

202 
	#LL_UCPD_SNK_CC1_VRP30A
 (
UCPD_SR_TYPEC_VSTATE_CC1_0
 | 
UCPD_SR_TYPEC_VSTATE_CC1_1
è

	)

204 
	#LL_UCPD_SNK_CC2_VOPEN
 0x00u

	)

205 
	#LL_UCPD_SNK_CC2_VRP
 
UCPD_SR_TYPEC_VSTATE_CC2_0


	)

206 
	#LL_UCPD_SNK_CC2_VRP15A
 
UCPD_SR_TYPEC_VSTATE_CC2_1


	)

207 
	#LL_UCPD_SNK_CC2_VRP30A
 (
UCPD_SR_TYPEC_VSTATE_CC2_0
 | 
UCPD_SR_TYPEC_VSTATE_CC2_1
è

	)

209 
	#LL_UCPD_SRC_CC1_VRA
 0x0U

	)

210 
	#LL_UCPD_SRC_CC1_VRD
 
UCPD_SR_TYPEC_VSTATE_CC1_0


	)

211 
	#LL_UCPD_SRC_CC1_OPEN
 
UCPD_SR_TYPEC_VSTATE_CC1_1


	)

213 
	#LL_UCPD_SRC_CC2_VRA
 0x0U

	)

214 
	#LL_UCPD_SRC_CC2_VRD
 
UCPD_SR_TYPEC_VSTATE_CC2_0


	)

215 
	#LL_UCPD_SRC_CC2_OPEN
 
UCPD_SR_TYPEC_VSTATE_CC2_1


	)

223 
	#LL_UCPD_PSC_DIV1
 0x0u

	)

224 
	#LL_UCPD_PSC_DIV2
 
UCPD_CFG1_PSC_UCPDCLK_0


	)

225 
	#LL_UCPD_PSC_DIV4
 
UCPD_CFG1_PSC_UCPDCLK_1


	)

226 
	#LL_UCPD_PSC_DIV8
 (
UCPD_CFG1_PSC_UCPDCLK_1
 | 
UCPD_CFG1_PSC_UCPDCLK_0
è

	)

227 
	#LL_UCPD_PSC_DIV16
 
UCPD_CFG1_PSC_UCPDCLK_2


	)

235 
	#LL_UCPD_CCENABLE_NONE
 0x0U

	)

236 
	#LL_UCPD_CCENABLE_CC1
 
UCPD_CR_CCENABLE_0


	)

237 
	#LL_UCPD_CCENABLE_CC2
 
UCPD_CR_CCENABLE_1


	)

238 
	#LL_UCPD_CCENABLE_CC1CC2
 (
UCPD_CR_CCENABLE_0
 | 
UCPD_CR_CCENABLE_1
è

	)

246 
	#LL_UCPD_CCPIN_CC1
 0x0U

	)

247 
	#LL_UCPD_CCPIN_CC2
 
UCPD_CR_PHYCCSEL


	)

255 
	#LL_UCPD_RXMODE_NORMAL
 0x0U

	)

256 
	#LL_UCPD_RXMODE_BIST_TEST_DATA
 
UCPD_CR_RXMODE


	)

264 
	#LL_UCPD_TXMODE_NORMAL
 0x0U

	)

265 
	#LL_UCPD_TXMODE_CABLE_RESET
 
UCPD_CR_TXMODE_0


	)

266 
	#LL_UCPD_TXMODE_BIST_CARRIER2
 
UCPD_CR_TXMODE_1


	)

274 
	#LL_UCPD_RXORDSET_SOP
 0x0U

	)

275 
	#LL_UCPD_RXORDSET_SOP1
 
UCPD_RX_ORDSET_RXORDSET_0


	)

276 
	#LL_UCPD_RXORDSET_SOP2
 
UCPD_RX_ORDSET_RXORDSET_1


	)

277 
	#LL_UCPD_RXORDSET_SOP1_DEBUG
 (
UCPD_RX_ORDSET_RXORDSET_0
 | 
UCPD_RX_ORDSET_RXORDSET_1
è

	)

278 
	#LL_UCPD_RXORDSET_SOP2_DEBUG
 
UCPD_RX_ORDSET_RXORDSET_2


	)

279 
	#LL_UCPD_RXORDSET_CABLE_RESET
 (
UCPD_RX_ORDSET_RXORDSET_2
 | 
UCPD_RX_ORDSET_RXORDSET_0
è

	)

280 
	#LL_UCPD_RXORDSET_SOPEXT1
 (
UCPD_RX_ORDSET_RXORDSET_2
 | 
UCPD_RX_ORDSET_RXORDSET_1
è

	)

281 
	#LL_UCPD_RXORDSET_SOPEXT2
 (
UCPD_RX_ORDSET_RXORDSET_2
 | 
UCPD_RX_ORDSET_RXORDSET_1
 | 
UCPD_RX_ORDSET_RXORDSET_0
è

	)

306 
	#LL_UCPD_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
((__INSTANCE__)->__REG__, (__VALUE__))

	)

314 
	#LL_UCPD_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
((__INSTANCE__)->__REG__)

	)

341 
__STATIC_INLINE
 
LL_UCPD_EÇbË
(
UCPD_Ty³Def
 *
UCPDx
)

343 
SET_BIT
(
UCPDx
->
CFG1
, 
UCPD_CFG1_UCPDEN
);

353 
__STATIC_INLINE
 
LL_UCPD_Di§bË
(
UCPD_Ty³Def
 *
UCPDx
)

355 
CLEAR_BIT
(
UCPDx
->
CFG1
, 
UCPD_CFG1_UCPDEN
);

364 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËd
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

366  ((
READ_BIT
(
UCPDx
->
CFG1
, 
UCPD_CFG1_UCPDEN
) == (UCPD_CFG1_UCPDEN)) ? 1UL : 0UL);

385 
__STATIC_INLINE
 
LL_UCPD_S‘RxOrd”S‘
(
UCPD_Ty³Def
 *
UCPDx
, 
ušt32_t
 
Ord”S‘
)

387 
MODIFY_REG
(
UCPDx
->
CFG1
, 
UCPD_CFG1_RXORDSETEN
, 
Ord”S‘
);

402 
__STATIC_INLINE
 
LL_UCPD_S‘PSCClk
(
UCPD_Ty³Def
 *
UCPDx
, 
ušt32_t
 
Psc
)

404 
MODIFY_REG
(
UCPDx
->
CFG1
, 
UCPD_CFG1_PSC_UCPDCLK
, 
Psc
);

414 
__STATIC_INLINE
 
LL_UCPD_S‘T¿nsWš
(
UCPD_Ty³Def
 *
UCPDx
, 
ušt32_t
 
T¿nsWš
)

416 
MODIFY_REG
(
UCPDx
->
CFG1
, 
UCPD_CFG1_TRANSWIN
, 
T¿nsWš
 << 
UCPD_CFG1_TRANSWIN_Pos
);

426 
__STATIC_INLINE
 
LL_UCPD_S‘IäG­
(
UCPD_Ty³Def
 *
UCPDx
, 
ušt32_t
 
IäG­
)

428 
MODIFY_REG
(
UCPDx
->
CFG1
, 
UCPD_CFG1_IFRGAP
, 
IäG­
 << 
UCPD_CFG1_IFRGAP_Pos
);

438 
__STATIC_INLINE
 
LL_UCPD_S‘Hb™ClockDiv
(
UCPD_Ty³Def
 *
UCPDx
, 
ušt32_t
 
Hb™Clock
)

440 
MODIFY_REG
(
UCPDx
->
CFG1
, 
UCPD_CFG1_HBITCLKDIV
, 
Hb™Clock
 << 
UCPD_CFG1_HBITCLKDIV_Pos
);

457 
__STATIC_INLINE
 
LL_UCPD_WakeUpEÇbË
(
UCPD_Ty³Def
 *
UCPDx
)

459 
SET_BIT
(
UCPDx
->
CFG2
, 
UCPD_CFG2_WUPEN
);

468 
__STATIC_INLINE
 
LL_UCPD_WakeUpDi§bË
(
UCPD_Ty³Def
 *
UCPDx
)

470 
CLEAR_BIT
(
UCPDx
->
CFG2
, 
UCPD_CFG2_WUPEN
);

479 
__STATIC_INLINE
 
LL_UCPD_FÜûClockEÇbË
(
UCPD_Ty³Def
 *
UCPDx
)

481 
SET_BIT
(
UCPDx
->
CFG2
, 
UCPD_CFG2_FORCECLK
);

490 
__STATIC_INLINE
 
LL_UCPD_FÜûClockDi§bË
(
UCPD_Ty³Def
 *
UCPDx
)

492 
CLEAR_BIT
(
UCPDx
->
CFG2
, 
UCPD_CFG2_FORCECLK
);

501 
__STATIC_INLINE
 
LL_UCPD_RxFž‹rEÇbË
(
UCPD_Ty³Def
 *
UCPDx
)

503 
CLEAR_BIT
(
UCPDx
->
CFG2
, 
UCPD_CFG2_RXFILTDIS
);

512 
__STATIC_INLINE
 
LL_UCPD_RxFž‹rDi§bË
(
UCPD_Ty³Def
 *
UCPDx
)

514 
SET_BIT
(
UCPDx
->
CFG2
, 
UCPD_CFG2_RXFILTDIS
);

534 
__STATIC_INLINE
 
LL_UCPD_Ty³CD‘eùiÚCC2EÇbË
(
UCPD_Ty³Def
 *
UCPDx
)

536 
CLEAR_BIT
(
UCPDx
->
CR
, 
UCPD_CR_CC2TCDIS
);

545 
__STATIC_INLINE
 
LL_UCPD_Ty³CD‘eùiÚCC2Di§bË
(
UCPD_Ty³Def
 *
UCPDx
)

547 
SET_BIT
(
UCPDx
->
CR
, 
UCPD_CR_CC2TCDIS
);

556 
__STATIC_INLINE
 
LL_UCPD_Ty³CD‘eùiÚCC1EÇbË
(
UCPD_Ty³Def
 *
UCPDx
)

558 
CLEAR_BIT
(
UCPDx
->
CR
, 
UCPD_CR_CC1TCDIS
);

567 
__STATIC_INLINE
 
LL_UCPD_Ty³CD‘eùiÚCC1Di§bË
(
UCPD_Ty³Def
 *
UCPDx
)

569 
SET_BIT
(
UCPDx
->
CR
, 
UCPD_CR_CC1TCDIS
);

578 
__STATIC_INLINE
 
LL_UCPD_VcÚnDisch¬geEÇbË
(
UCPD_Ty³Def
 *
UCPDx
)

580 
SET_BIT
(
UCPDx
->
CR
, 
UCPD_CR_RDCH
);

589 
__STATIC_INLINE
 
LL_UCPD_VcÚnDisch¬geDi§bË
(
UCPD_Ty³Def
 *
UCPDx
)

591 
CLEAR_BIT
(
UCPDx
->
CR
, 
UCPD_CR_RDCH
);

600 
__STATIC_INLINE
 
LL_UCPD_SigÇlFRSTX
(
UCPD_Ty³Def
 *
UCPDx
)

602 
SET_BIT
(
UCPDx
->
CR
, 
UCPD_CR_FRSTX
);

611 
__STATIC_INLINE
 
LL_UCPD_FRSD‘eùiÚEÇbË
(
UCPD_Ty³Def
 *
UCPDx
)

613 
SET_BIT
(
UCPDx
->
CR
, 
UCPD_CR_FRSRXEN
);

622 
__STATIC_INLINE
 
LL_UCPD_FRSD‘eùiÚDi§bË
(
UCPD_Ty³Def
 *
UCPDx
)

624 
CLEAR_BIT
(
UCPDx
->
CR
, 
UCPD_CR_FRSRXEN
);

638 
__STATIC_INLINE
 
LL_UCPD_S‘ccEÇbË
(
UCPD_Ty³Def
 *
UCPDx
, 
ušt32_t
 
CCEÇbË
)

640 
MODIFY_REG
(
UCPDx
->
CR
, 
UCPD_CR_CCENABLE
, 
CCEÇbË
);

649 
__STATIC_INLINE
 
LL_UCPD_S‘SNKRÞe
(
UCPD_Ty³Def
 *
UCPDx
)

651 
SET_BIT
(
UCPDx
->
CR
, 
UCPD_CR_ANAMODE
);

660 
__STATIC_INLINE
 
LL_UCPD_S‘SRCRÞe
(
UCPD_Ty³Def
 *
UCPDx
)

662 
CLEAR_BIT
(
UCPDx
->
CR
, 
UCPD_CR_ANAMODE
);

673 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_G‘RÞe
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

675  (
ušt32_t
)(
READ_BIT
(
UCPDx
->
CR
, 
UCPD_CR_ANAMODE
));

689 
__STATIC_INLINE
 
LL_UCPD_S‘RpResi¡Ü
(
UCPD_Ty³Def
 *
UCPDx
, 
ušt32_t
 
Resi¡Ü
)

691 
MODIFY_REG
(
UCPDx
->
CR
, 
UCPD_CR_ANASUBMODE
, 
Resi¡Ü
);

703 
__STATIC_INLINE
 
LL_UCPD_S‘CCPš
(
UCPD_Ty³Def
 *
UCPDx
, 
ušt32_t
 
CCPš
)

705 
MODIFY_REG
(
UCPDx
->
CR
, 
UCPD_CR_PHYCCSEL
, 
CCPš
);

714 
__STATIC_INLINE
 
LL_UCPD_RxEÇbË
(
UCPD_Ty³Def
 *
UCPDx
)

716 
SET_BIT
(
UCPDx
->
CR
, 
UCPD_CR_PHYRXEN
);

725 
__STATIC_INLINE
 
LL_UCPD_RxDi§bË
(
UCPD_Ty³Def
 *
UCPDx
)

727 
CLEAR_BIT
(
UCPDx
->
CR
, 
UCPD_CR_PHYRXEN
);

739 
__STATIC_INLINE
 
LL_UCPD_S‘RxMode
(
UCPD_Ty³Def
 *
UCPDx
, 
ušt32_t
 
RxMode
)

741 
MODIFY_REG
(
UCPDx
->
CR
, 
UCPD_CR_RXMODE
, 
RxMode
);

750 
__STATIC_INLINE
 
LL_UCPD_S’dH¬dRe£t
(
UCPD_Ty³Def
 *
UCPDx
)

752 
SET_BIT
(
UCPDx
->
CR
, 
UCPD_CR_TXHRST
);

761 
__STATIC_INLINE
 
LL_UCPD_S’dMes§ge
(
UCPD_Ty³Def
 *
UCPDx
)

763 
SET_BIT
(
UCPDx
->
CR
, 
UCPD_CR_TXSEND
);

776 
__STATIC_INLINE
 
LL_UCPD_S‘TxMode
(
UCPD_Ty³Def
 *
UCPDx
, 
ušt32_t
 
TxMode
)

778 
MODIFY_REG
(
UCPDx
->
CR
, 
UCPD_CR_TXMODE
, 
TxMode
);

795 
__STATIC_INLINE
 
LL_UCPD_EÇbËIT_FRS
(
UCPD_Ty³Def
 *
UCPDx
)

797 
SET_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_FRSEVTIE
);

806 
__STATIC_INLINE
 
LL_UCPD_EÇbËIT_Ty³CEv’tCC2
(
UCPD_Ty³Def
 *
UCPDx
)

808 
SET_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TYPECEVT2IE
);

817 
__STATIC_INLINE
 
LL_UCPD_EÇbËIT_Ty³CEv’tCC1
(
UCPD_Ty³Def
 *
UCPDx
)

819 
SET_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TYPECEVT1IE
);

828 
__STATIC_INLINE
 
LL_UCPD_EÇbËIT_RxMsgEnd
(
UCPD_Ty³Def
 *
UCPDx
)

830 
SET_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_RXMSGENDIE
);

839 
__STATIC_INLINE
 
LL_UCPD_EÇbËIT_RxOvr
(
UCPD_Ty³Def
 *
UCPDx
)

841 
SET_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_RXOVRIE
);

850 
__STATIC_INLINE
 
LL_UCPD_EÇbËIT_RxHRST
(
UCPD_Ty³Def
 *
UCPDx
)

852 
SET_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_RXHRSTDETIE
);

861 
__STATIC_INLINE
 
LL_UCPD_EÇbËIT_RxOrd”S‘
(
UCPD_Ty³Def
 *
UCPDx
)

863 
SET_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_RXORDDETIE
);

872 
__STATIC_INLINE
 
LL_UCPD_EÇbËIT_RxNE
(
UCPD_Ty³Def
 *
UCPDx
)

874 
SET_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_RXNEIE
);

883 
__STATIC_INLINE
 
LL_UCPD_EÇbËIT_TxUND
(
UCPD_Ty³Def
 *
UCPDx
)

885 
SET_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TXUNDIE
);

894 
__STATIC_INLINE
 
LL_UCPD_EÇbËIT_TxHRSTSENT
(
UCPD_Ty³Def
 *
UCPDx
)

896 
SET_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_HRSTSENTIE
);

905 
__STATIC_INLINE
 
LL_UCPD_EÇbËIT_TxHRSTDISC
(
UCPD_Ty³Def
 *
UCPDx
)

907 
SET_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_HRSTDISCIE
);

916 
__STATIC_INLINE
 
LL_UCPD_EÇbËIT_TxMSGABT
(
UCPD_Ty³Def
 *
UCPDx
)

918 
SET_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TXMSGABTIE
);

927 
__STATIC_INLINE
 
LL_UCPD_EÇbËIT_TxMSGSENT
(
UCPD_Ty³Def
 *
UCPDx
)

929 
SET_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TXMSGSENTIE
);

938 
__STATIC_INLINE
 
LL_UCPD_EÇbËIT_TxMSGDISC
(
UCPD_Ty³Def
 *
UCPDx
)

940 
SET_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TXMSGDISCIE
);

949 
__STATIC_INLINE
 
LL_UCPD_EÇbËIT_TxIS
(
UCPD_Ty³Def
 *
UCPDx
)

951 
SET_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TXISIE
);

960 
__STATIC_INLINE
 
LL_UCPD_Di§bËIT_FRS
(
UCPD_Ty³Def
 *
UCPDx
)

962 
CLEAR_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_FRSEVTIE
);

971 
__STATIC_INLINE
 
LL_UCPD_Di§bËIT_Ty³CEv’tCC2
(
UCPD_Ty³Def
 *
UCPDx
)

973 
CLEAR_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TYPECEVT2IE
);

982 
__STATIC_INLINE
 
LL_UCPD_Di§bËIT_Ty³CEv’tCC1
(
UCPD_Ty³Def
 *
UCPDx
)

984 
CLEAR_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TYPECEVT1IE
);

993 
__STATIC_INLINE
 
LL_UCPD_Di§bËIT_RxMsgEnd
(
UCPD_Ty³Def
 *
UCPDx
)

995 
CLEAR_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_RXMSGENDIE
);

1004 
__STATIC_INLINE
 
LL_UCPD_Di§bËIT_RxOvr
(
UCPD_Ty³Def
 *
UCPDx
)

1006 
CLEAR_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_RXOVRIE
);

1015 
__STATIC_INLINE
 
LL_UCPD_Di§bËIT_RxHRST
(
UCPD_Ty³Def
 *
UCPDx
)

1017 
CLEAR_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_RXHRSTDETIE
);

1026 
__STATIC_INLINE
 
LL_UCPD_Di§bËIT_RxOrd”S‘
(
UCPD_Ty³Def
 *
UCPDx
)

1028 
CLEAR_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_RXORDDETIE
);

1037 
__STATIC_INLINE
 
LL_UCPD_Di§bËIT_RxNE
(
UCPD_Ty³Def
 *
UCPDx
)

1039 
CLEAR_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_RXNEIE
);

1048 
__STATIC_INLINE
 
LL_UCPD_Di§bËIT_TxUND
(
UCPD_Ty³Def
 *
UCPDx
)

1050 
CLEAR_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TXUNDIE
);

1059 
__STATIC_INLINE
 
LL_UCPD_Di§bËIT_TxHRSTSENT
(
UCPD_Ty³Def
 *
UCPDx
)

1061 
CLEAR_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_HRSTSENTIE
);

1070 
__STATIC_INLINE
 
LL_UCPD_Di§bËIT_TxHRSTDISC
(
UCPD_Ty³Def
 *
UCPDx
)

1072 
CLEAR_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_HRSTDISCIE
);

1081 
__STATIC_INLINE
 
LL_UCPD_Di§bËIT_TxMSGABT
(
UCPD_Ty³Def
 *
UCPDx
)

1083 
CLEAR_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TXMSGABTIE
);

1092 
__STATIC_INLINE
 
LL_UCPD_Di§bËIT_TxMSGSENT
(
UCPD_Ty³Def
 *
UCPDx
)

1094 
CLEAR_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TXMSGSENTIE
);

1103 
__STATIC_INLINE
 
LL_UCPD_Di§bËIT_TxMSGDISC
(
UCPD_Ty³Def
 *
UCPDx
)

1105 
CLEAR_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TXMSGDISCIE
);

1114 
__STATIC_INLINE
 
LL_UCPD_Di§bËIT_TxIS
(
UCPD_Ty³Def
 *
UCPDx
)

1116 
CLEAR_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TXISIE
);

1125 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËIT_FRS
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1127  ((
READ_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_FRSEVTIE
) == UCPD_IMR_FRSEVTIE) ? 1UL : 0UL);

1136 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËIT_Ty³CEv’tCC2
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1138  ((
READ_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TYPECEVT2IE
) == UCPD_IMR_TYPECEVT2IE) ? 1UL : 0UL);

1147 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËIT_Ty³CEv’tCC1
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1149  ((
READ_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TYPECEVT1IE
) == UCPD_IMR_TYPECEVT1IE) ? 1UL : 0UL);

1158 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËIT_RxMsgEnd
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1160  ((
READ_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_RXMSGENDIE
) == UCPD_IMR_RXMSGENDIE) ? 1UL : 0UL);

1169 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËIT_RxOvr
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1171  ((
READ_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_RXOVRIE
) == UCPD_IMR_RXOVRIE) ? 1UL : 0UL);

1180 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËIT_RxHRST
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1182  ((
READ_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_RXHRSTDETIE
) == UCPD_IMR_RXHRSTDETIE) ? 1UL : 0UL);

1191 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËIT_RxOrd”S‘
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1193  ((
READ_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_RXORDDETIE
) == UCPD_IMR_RXORDDETIE) ? 1UL : 0UL);

1202 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËIT_RxNE
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1204  ((
READ_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_RXNEIE
) == UCPD_IMR_RXNEIE) ? 1UL : 0UL);

1213 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËIT_TxUND
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1215  ((
READ_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TXUNDIE
) == UCPD_IMR_TXUNDIE) ? 1UL : 0UL);

1224 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËIT_TxHRSTSENT
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1226  ((
READ_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_HRSTSENTIE
) == UCPD_IMR_HRSTSENTIE) ? 1UL : 0UL);

1235 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËIT_TxHRSTDISC
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1237  ((
READ_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_HRSTDISCIE
) == UCPD_IMR_HRSTDISCIE) ? 1UL : 0UL);

1246 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËIT_TxMSGABT
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1248  ((
READ_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TXMSGABTIE
) == UCPD_IMR_TXMSGABTIE) ? 1UL : 0UL);

1257 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËIT_TxMSGSENT
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1259  ((
READ_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TXMSGSENTIE
) == UCPD_IMR_TXMSGSENTIE) ? 1UL : 0UL);

1268 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËIT_TxMSGDISC
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1270  ((
READ_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TXMSGDISCIE
) == UCPD_IMR_TXMSGDISCIE) ? 1UL : 0UL);

1279 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËIT_TxIS
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1281  ((
READ_BIT
(
UCPDx
->
IMR
, 
UCPD_IMR_TXISIE
) == UCPD_IMR_TXISIE) ? 1UL : 0UL);

1297 
__STATIC_INLINE
 
LL_UCPD_CË¬FÏg_FRS
(
UCPD_Ty³Def
 *
UCPDx
)

1299 
SET_BIT
(
UCPDx
->
ICR
, 
UCPD_ICR_FRSEVTCF
);

1308 
__STATIC_INLINE
 
LL_UCPD_CË¬FÏg_Ty³CEv’tCC2
(
UCPD_Ty³Def
 *
UCPDx
)

1310 
SET_BIT
(
UCPDx
->
ICR
, 
UCPD_ICR_TYPECEVT2CF
);

1319 
__STATIC_INLINE
 
LL_UCPD_CË¬FÏg_Ty³CEv’tCC1
(
UCPD_Ty³Def
 *
UCPDx
)

1321 
SET_BIT
(
UCPDx
->
ICR
, 
UCPD_ICR_TYPECEVT1CF
);

1330 
__STATIC_INLINE
 
LL_UCPD_CË¬FÏg_RxMsgEnd
(
UCPD_Ty³Def
 *
UCPDx
)

1332 
SET_BIT
(
UCPDx
->
ICR
, 
UCPD_ICR_RXMSGENDCF
);

1341 
__STATIC_INLINE
 
LL_UCPD_CË¬FÏg_RxOvr
(
UCPD_Ty³Def
 *
UCPDx
)

1343 
SET_BIT
(
UCPDx
->
ICR
, 
UCPD_ICR_RXOVRCF
);

1352 
__STATIC_INLINE
 
LL_UCPD_CË¬FÏg_RxHRST
(
UCPD_Ty³Def
 *
UCPDx
)

1354 
SET_BIT
(
UCPDx
->
ICR
, 
UCPD_ICR_RXHRSTDETCF
);

1363 
__STATIC_INLINE
 
LL_UCPD_CË¬FÏg_RxOrd”S‘
(
UCPD_Ty³Def
 *
UCPDx
)

1365 
SET_BIT
(
UCPDx
->
ICR
, 
UCPD_ICR_RXORDDETCF
);

1374 
__STATIC_INLINE
 
LL_UCPD_CË¬FÏg_TxUND
(
UCPD_Ty³Def
 *
UCPDx
)

1376 
SET_BIT
(
UCPDx
->
ICR
, 
UCPD_ICR_TXUNDCF
);

1385 
__STATIC_INLINE
 
LL_UCPD_CË¬FÏg_TxHRSTSENT
(
UCPD_Ty³Def
 *
UCPDx
)

1387 
SET_BIT
(
UCPDx
->
ICR
, 
UCPD_ICR_HRSTSENTCF
);

1396 
__STATIC_INLINE
 
LL_UCPD_CË¬FÏg_TxHRSTDISC
(
UCPD_Ty³Def
 *
UCPDx
)

1398 
SET_BIT
(
UCPDx
->
ICR
, 
UCPD_ICR_HRSTDISCCF
);

1407 
__STATIC_INLINE
 
LL_UCPD_CË¬FÏg_TxMSGABT
(
UCPD_Ty³Def
 *
UCPDx
)

1409 
SET_BIT
(
UCPDx
->
ICR
, 
UCPD_ICR_TXMSGABTCF
);

1418 
__STATIC_INLINE
 
LL_UCPD_CË¬FÏg_TxMSGSENT
(
UCPD_Ty³Def
 *
UCPDx
)

1420 
SET_BIT
(
UCPDx
->
ICR
, 
UCPD_ICR_TXMSGSENTCF
);

1429 
__STATIC_INLINE
 
LL_UCPD_CË¬FÏg_TxMSGDISC
(
UCPD_Ty³Def
 *
UCPDx
)

1431 
SET_BIT
(
UCPDx
->
ICR
, 
UCPD_ICR_TXMSGDISCCF
);

1448 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsAùiveFÏg_FRS
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1450  ((
READ_BIT
(
UCPDx
->
SR
, 
UCPD_SR_FRSEVT
) == UCPD_SR_FRSEVT) ? 1UL : 0UL);

1459 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsAùiveFÏg_Ty³CEv’tCC2
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1461  ((
READ_BIT
(
UCPDx
->
SR
, 
UCPD_SR_TYPECEVT2
) == UCPD_SR_TYPECEVT2) ? 1UL : 0UL);

1470 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsAùiveFÏg_Ty³CEv’tCC1
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1472  ((
READ_BIT
(
UCPDx
->
SR
, 
UCPD_SR_TYPECEVT1
) == UCPD_SR_TYPECEVT1) ? 1UL : 0UL);

1481 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsAùiveFÏg_RxMsgEnd
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1483  ((
READ_BIT
(
UCPDx
->
SR
, 
UCPD_SR_RXMSGEND
) == UCPD_SR_RXMSGEND) ? 1UL : 0UL);

1492 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsAùiveFÏg_RxOvr
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1494  ((
READ_BIT
(
UCPDx
->
SR
, 
UCPD_SR_RXOVR
) == UCPD_SR_RXOVR) ? 1UL : 0UL);

1503 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsAùiveFÏg_RxHRST
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1505  ((
READ_BIT
(
UCPDx
->
SR
, 
UCPD_SR_RXHRSTDET
) == UCPD_SR_RXHRSTDET) ? 1UL : 0UL);

1514 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsAùiveFÏg_RxOrd”S‘
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1516  ((
READ_BIT
(
UCPDx
->
SR
, 
UCPD_SR_RXORDDET
) == UCPD_SR_RXORDDET) ? 1UL : 0UL);

1525 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsAùiveFÏg_RxNE
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1527  ((
READ_BIT
(
UCPDx
->
SR
, 
UCPD_SR_RXNE
) == UCPD_SR_RXNE) ? 1UL : 0UL);

1536 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsAùiveFÏg_TxUND
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1538  ((
READ_BIT
(
UCPDx
->
SR
, 
UCPD_SR_TXUND
) == UCPD_SR_TXUND) ? 1UL : 0UL);

1547 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsAùiveFÏg_TxHRSTSENT
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1549  ((
READ_BIT
(
UCPDx
->
SR
, 
UCPD_SR_HRSTSENT
) == UCPD_SR_HRSTSENT) ? 1UL : 0UL);

1558 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsAùiveFÏg_TxHRSTDISC
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1560  ((
READ_BIT
(
UCPDx
->
SR
, 
UCPD_SR_HRSTDISC
) == UCPD_SR_HRSTDISC) ? 1UL : 0UL);

1569 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsAùiveFÏg_TxMSGABT
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1571  ((
READ_BIT
(
UCPDx
->
SR
, 
UCPD_SR_TXMSGABT
) == UCPD_SR_TXMSGABT) ? 1UL : 0UL);

1580 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsAùiveFÏg_TxMSGSENT
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1582  ((
READ_BIT
(
UCPDx
->
SR
, 
UCPD_SR_TXMSGSENT
) == UCPD_SR_TXMSGSENT) ? 1UL : 0UL);

1591 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsAùiveFÏg_TxMSGDISC
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1593  ((
READ_BIT
(
UCPDx
->
SR
, 
UCPD_SR_TXMSGDISC
) == UCPD_SR_TXMSGDISC) ? 1UL : 0UL);

1602 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsAùiveFÏg_TxIS
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1604  ((
READ_BIT
(
UCPDx
->
SR
, 
UCPD_SR_TXIS
) == UCPD_SR_TXIS) ? 1UL : 0UL);

1613 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_G‘Ty³CV¡©eCC2
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1615  
UCPDx
->
SR
 & 
UCPD_SR_TYPEC_VSTATE_CC2
;

1624 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_G‘Ty³CV¡©eCC1
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1626  
UCPDx
->
SR
 & 
UCPD_SR_TYPEC_VSTATE_CC1
;

1644 
__STATIC_INLINE
 
LL_UCPD_RxDMAEÇbË
(
UCPD_Ty³Def
 *
UCPDx
)

1646 
SET_BIT
(
UCPDx
->
CFG1
, 
UCPD_CFG1_RXDMAEN
);

1655 
__STATIC_INLINE
 
LL_UCPD_RxDMADi§bË
(
UCPD_Ty³Def
 *
UCPDx
)

1657 
CLEAR_BIT
(
UCPDx
->
CFG1
, 
UCPD_CFG1_RXDMAEN
);

1666 
__STATIC_INLINE
 
LL_UCPD_TxDMAEÇbË
(
UCPD_Ty³Def
 *
UCPDx
)

1668 
SET_BIT
(
UCPDx
->
CFG1
, 
UCPD_CFG1_TXDMAEN
);

1677 
__STATIC_INLINE
 
LL_UCPD_TxDMADi§bË
(
UCPD_Ty³Def
 *
UCPDx
)

1679 
CLEAR_BIT
(
UCPDx
->
CFG1
, 
UCPD_CFG1_TXDMAEN
);

1688 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËdTxDMA
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1690  ((
READ_BIT
(
UCPDx
->
CFG1
, 
UCPD_CFG1_TXDMAEN
) == (UCPD_CFG1_TXDMAEN)) ? 1UL : 0UL);

1699 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_IsEÇbËdRxDMA
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1701  ((
READ_BIT
(
UCPDx
->
CFG1
, 
UCPD_CFG1_RXDMAEN
) == (UCPD_CFG1_RXDMAEN)) ? 1UL : 0UL);

1726 
__STATIC_INLINE
 
LL_UCPD_Wr™eTxOrd”S‘
(
UCPD_Ty³Def
 *
UCPDx
, 
ušt32_t
 
TxOrd”S‘
)

1728 
WRITE_REG
(
UCPDx
->
TX_ORDSET
, 
TxOrd”S‘
);

1738 
__STATIC_INLINE
 
LL_UCPD_Wr™eTxPaySize
(
UCPD_Ty³Def
 *
UCPDx
, 
ušt32_t
 
TxPaySize
)

1740 
WRITE_REG
(
UCPDx
->
TX_PAYSZ
, 
TxPaySize
);

1750 
__STATIC_INLINE
 
LL_UCPD_Wr™eD©a
(
UCPD_Ty³Def
 *
UCPDx
, 
ušt8_t
 
D©a
)

1752 
WRITE_REG
(
UCPDx
->
TXDR
, 
D©a
);

1769 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_R—dRxOrd”S‘
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1771  
READ_BIT
(
UCPDx
->
RX_ORDSET
, 
UCPD_RX_ORDSET_RXORDSET
);

1780 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_R—dRxPaySize
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1782  
READ_BIT
(
UCPDx
->
TX_PAYSZ
, 
UCPD_RX_PAYSZ_RXPAYSZ
);

1791 
__STATIC_INLINE
 
ušt32_t
 
LL_UCPD_R—dD©a
(
UCPD_Ty³Def
 cÚ¡ * cÚ¡ 
UCPDx
)

1793  
READ_REG
(
UCPDx
->
RXDR
);

1803 
__STATIC_INLINE
 
LL_UCPD_S‘RxOrdExt1
(
UCPD_Ty³Def
 *
UCPDx
, 
ušt32_t
 
SOPExt
)

1805 
WRITE_REG
(
UCPDx
->
RX_ORDEXT1
, 
SOPExt
);

1815 
__STATIC_INLINE
 
LL_UCPD_S‘RxOrdExt2
(
UCPD_Ty³Def
 *
UCPDx
, 
ušt32_t
 
SOPExt
)

1817 
WRITE_REG
(
UCPDx
->
RX_ORDEXT2
, 
SOPExt
);

1824 #ià
defšed
(
USE_FULL_LL_DRIVER
)

1829 
E¼ÜStus
 
LL_UCPD_DeIn™
(
UCPD_Ty³Def
 *
UCPDx
);

1830 
E¼ÜStus
 
LL_UCPD_In™
(
UCPD_Ty³Def
 *
UCPDx
, 
LL_UCPD_In™Ty³Def
 *
UCPD_In™SŒuù
);

1831 
LL_UCPD_SŒuùIn™
(
LL_UCPD_In™Ty³Def
 *
UCPD_In™SŒuù
);

1852 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_usart.h

21 #iâdeà
STM32G4xx_LL_USART_H


22 
	#STM32G4xx_LL_USART_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
 (
USART1
è|| defšed (
USART2
è|| defšed (
USART3
è|| defšed (
UART4
è|| defšed (
UART5
)

47 cÚ¡ 
ušt32_t
 
USART_PRESCALER_TAB
[] =

68 #ià
defšed
(
USE_FULL_LL_DRIVER
)

78 #ià
defšed
(
USE_FULL_LL_DRIVER
)

88 
ušt32_t
 
P»sÿËrV®ue
;

93 
ušt32_t
 
BaudR©e
;

97 
ušt32_t
 
D©aWidth
;

102 
ušt32_t
 
StÝB™s
;

107 
ušt32_t
 
P¬™y
;

112 
ušt32_t
 
T¿nsãrDœeùiÚ
;

117 
ušt32_t
 
H¬dw¬eFlowCÚŒÞ
;

122 
ušt32_t
 
Ov”Sam¶šg
;

127 } 
	tLL_USART_In™Ty³Def
;

134 
ušt32_t
 
ClockOuut
;

141 
ušt32_t
 
ClockPÞ¬™y
;

147 
ušt32_t
 
ClockPha£
;

153 
ušt32_t
 
La¡B™ClockPul£
;

160 } 
	tLL_USART_ClockIn™Ty³Def
;

176 
	#LL_USART_ICR_PECF
 
USART_ICR_PECF


	)

177 
	#LL_USART_ICR_FECF
 
USART_ICR_FECF


	)

178 
	#LL_USART_ICR_NECF
 
USART_ICR_NECF


	)

179 
	#LL_USART_ICR_ORECF
 
USART_ICR_ORECF


	)

180 
	#LL_USART_ICR_IDLECF
 
USART_ICR_IDLECF


	)

181 
	#LL_USART_ICR_TXFECF
 
USART_ICR_TXFECF


	)

182 
	#LL_USART_ICR_TCCF
 
USART_ICR_TCCF


	)

183 
	#LL_USART_ICR_TCBGTCF
 
USART_ICR_TCBGTCF


	)

184 
	#LL_USART_ICR_LBDCF
 
USART_ICR_LBDCF


	)

185 
	#LL_USART_ICR_CTSCF
 
USART_ICR_CTSCF


	)

186 
	#LL_USART_ICR_RTOCF
 
USART_ICR_RTOCF


	)

187 
	#LL_USART_ICR_EOBCF
 
USART_ICR_EOBCF


	)

188 
	#LL_USART_ICR_UDRCF
 
USART_ICR_UDRCF


	)

189 
	#LL_USART_ICR_CMCF
 
USART_ICR_CMCF


	)

190 
	#LL_USART_ICR_WUCF
 
USART_ICR_WUCF


	)

199 
	#LL_USART_ISR_PE
 
USART_ISR_PE


	)

200 
	#LL_USART_ISR_FE
 
USART_ISR_FE


	)

201 
	#LL_USART_ISR_NE
 
USART_ISR_NE


	)

202 
	#LL_USART_ISR_ORE
 
USART_ISR_ORE


	)

203 
	#LL_USART_ISR_IDLE
 
USART_ISR_IDLE


	)

204 
	#LL_USART_ISR_RXNE_RXFNE
 
USART_ISR_RXNE_RXFNE


	)

205 
	#LL_USART_ISR_TC
 
USART_ISR_TC


	)

206 
	#LL_USART_ISR_TXE_TXFNF
 
USART_ISR_TXE_TXFNF


	)

207 
	#LL_USART_ISR_LBDF
 
USART_ISR_LBDF


	)

208 
	#LL_USART_ISR_CTSIF
 
USART_ISR_CTSIF


	)

209 
	#LL_USART_ISR_CTS
 
USART_ISR_CTS


	)

210 
	#LL_USART_ISR_RTOF
 
USART_ISR_RTOF


	)

211 
	#LL_USART_ISR_EOBF
 
USART_ISR_EOBF


	)

212 
	#LL_USART_ISR_UDR
 
USART_ISR_UDR


	)

213 
	#LL_USART_ISR_ABRE
 
USART_ISR_ABRE


	)

214 
	#LL_USART_ISR_ABRF
 
USART_ISR_ABRF


	)

215 
	#LL_USART_ISR_BUSY
 
USART_ISR_BUSY


	)

216 
	#LL_USART_ISR_CMF
 
USART_ISR_CMF


	)

217 
	#LL_USART_ISR_SBKF
 
USART_ISR_SBKF


	)

218 
	#LL_USART_ISR_RWU
 
USART_ISR_RWU


	)

219 
	#LL_USART_ISR_WUF
 
USART_ISR_WUF


	)

220 
	#LL_USART_ISR_TEACK
 
USART_ISR_TEACK


	)

221 
	#LL_USART_ISR_REACK
 
USART_ISR_REACK


	)

222 
	#LL_USART_ISR_TXFE
 
USART_ISR_TXFE


	)

223 
	#LL_USART_ISR_RXFF
 
USART_ISR_RXFF


	)

224 
	#LL_USART_ISR_TCBGT
 
USART_ISR_TCBGT


	)

225 
	#LL_USART_ISR_RXFT
 
USART_ISR_RXFT


	)

226 
	#LL_USART_ISR_TXFT
 
USART_ISR_TXFT


	)

235 
	#LL_USART_CR1_IDLEIE
 
USART_CR1_IDLEIE


	)

236 
	#LL_USART_CR1_RXNEIE_RXFNEIE
 
USART_CR1_RXNEIE_RXFNEIE


	)

237 
	#LL_USART_CR1_TCIE
 
USART_CR1_TCIE


	)

238 
	#LL_USART_CR1_TXEIE_TXFNFIE
 
USART_CR1_TXEIE_TXFNFIE


	)

239 
	#LL_USART_CR1_PEIE
 
USART_CR1_PEIE


	)

240 
	#LL_USART_CR1_CMIE
 
USART_CR1_CMIE


	)

241 
	#LL_USART_CR1_RTOIE
 
USART_CR1_RTOIE


	)

242 
	#LL_USART_CR1_EOBIE
 
USART_CR1_EOBIE


	)

243 
	#LL_USART_CR1_TXFEIE
 
USART_CR1_TXFEIE


	)

244 
	#LL_USART_CR1_RXFFIE
 
USART_CR1_RXFFIE


	)

245 
	#LL_USART_CR2_LBDIE
 
USART_CR2_LBDIE


	)

246 
	#LL_USART_CR3_EIE
 
USART_CR3_EIE


	)

247 
	#LL_USART_CR3_CTSIE
 
USART_CR3_CTSIE


	)

248 
	#LL_USART_CR3_WUFIE
 
USART_CR3_WUFIE


	)

249 
	#LL_USART_CR3_TXFTIE
 
USART_CR3_TXFTIE


	)

250 
	#LL_USART_CR3_TCBGTIE
 
USART_CR3_TCBGTIE


	)

251 
	#LL_USART_CR3_RXFTIE
 
USART_CR3_RXFTIE


	)

259 
	#LL_USART_FIFOTHRESHOLD_1_8
 0x00000000U

	)

260 
	#LL_USART_FIFOTHRESHOLD_1_4
 0x00000001U

	)

261 
	#LL_USART_FIFOTHRESHOLD_1_2
 0x00000002U

	)

262 
	#LL_USART_FIFOTHRESHOLD_3_4
 0x00000003U

	)

263 
	#LL_USART_FIFOTHRESHOLD_7_8
 0x00000004U

	)

264 
	#LL_USART_FIFOTHRESHOLD_8_8
 0x00000005U

	)

272 
	#LL_USART_DIRECTION_NONE
 0x00000000U

	)

273 
	#LL_USART_DIRECTION_RX
 
USART_CR1_RE


	)

274 
	#LL_USART_DIRECTION_TX
 
USART_CR1_TE


	)

275 
	#LL_USART_DIRECTION_TX_RX
 (
USART_CR1_TE
 |
USART_CR1_RE
è

	)

283 
	#LL_USART_PARITY_NONE
 0x00000000U

	)

284 
	#LL_USART_PARITY_EVEN
 
USART_CR1_PCE


	)

285 
	#LL_USART_PARITY_ODD
 (
USART_CR1_PCE
 | 
USART_CR1_PS
è

	)

293 
	#LL_USART_WAKEUP_IDLELINE
 0x00000000U

	)

294 
	#LL_USART_WAKEUP_ADDRESSMARK
 
USART_CR1_WAKE


	)

302 
	#LL_USART_DATAWIDTH_7B
 
USART_CR1_M1


	)

303 
	#LL_USART_DATAWIDTH_8B
 0x00000000U

	)

304 
	#LL_USART_DATAWIDTH_9B
 
USART_CR1_M0


	)

312 
	#LL_USART_OVERSAMPLING_16
 0x00000000U

	)

313 
	#LL_USART_OVERSAMPLING_8
 
USART_CR1_OVER8


	)

318 #ià
defšed
(
USE_FULL_LL_DRIVER
)

323 
	#LL_USART_CLOCK_DISABLE
 0x00000000U

	)

324 
	#LL_USART_CLOCK_ENABLE
 
USART_CR2_CLKEN


	)

333 
	#LL_USART_LASTCLKPULSE_NO_OUTPUT
 0x00000000U

	)

334 
	#LL_USART_LASTCLKPULSE_OUTPUT
 
USART_CR2_LBCL


	)

342 
	#LL_USART_PHASE_1EDGE
 0x00000000U

	)

343 
	#LL_USART_PHASE_2EDGE
 
USART_CR2_CPHA


	)

351 
	#LL_USART_POLARITY_LOW
 0x00000000U

	)

352 
	#LL_USART_POLARITY_HIGH
 
USART_CR2_CPOL


	)

360 
	#LL_USART_PRESCALER_DIV1
 0x00000000U

	)

361 
	#LL_USART_PRESCALER_DIV2
 (
USART_PRESC_PRESCALER_0
è

	)

362 
	#LL_USART_PRESCALER_DIV4
 (
USART_PRESC_PRESCALER_1
è

	)

363 
	#LL_USART_PRESCALER_DIV6
 (
USART_PRESC_PRESCALER_1
 | 
USART_PRESC_PRESCALER_0
è

	)

364 
	#LL_USART_PRESCALER_DIV8
 (
USART_PRESC_PRESCALER_2
è

	)

365 
	#LL_USART_PRESCALER_DIV10
 (
USART_PRESC_PRESCALER_2
 | 
USART_PRESC_PRESCALER_0
è

	)

366 
	#LL_USART_PRESCALER_DIV12
 (
USART_PRESC_PRESCALER_2
 | 
USART_PRESC_PRESCALER_1
è

	)

367 
	#LL_USART_PRESCALER_DIV16
 (
USART_PRESC_PRESCALER_2
 | 
USART_PRESC_PRESCALER_1
 | 
USART_PRESC_PRESCALER_0
è

	)

368 
	#LL_USART_PRESCALER_DIV32
 (
USART_PRESC_PRESCALER_3
è

	)

369 
	#LL_USART_PRESCALER_DIV64
 (
USART_PRESC_PRESCALER_3
 | 
USART_PRESC_PRESCALER_0
è

	)

370 
	#LL_USART_PRESCALER_DIV128
 (
USART_PRESC_PRESCALER_3
 | 
USART_PRESC_PRESCALER_1
è

	)

371 
	#LL_USART_PRESCALER_DIV256
 (
USART_PRESC_PRESCALER_3
 | 
USART_PRESC_PRESCALER_1
 | 
USART_PRESC_PRESCALER_0
è

	)

379 
	#LL_USART_STOPBITS_0_5
 
USART_CR2_STOP_0


	)

380 
	#LL_USART_STOPBITS_1
 0x00000000U

	)

381 
	#LL_USART_STOPBITS_1_5
 (
USART_CR2_STOP_0
 | 
USART_CR2_STOP_1
è

	)

382 
	#LL_USART_STOPBITS_2
 
USART_CR2_STOP_1


	)

390 
	#LL_USART_TXRX_STANDARD
 0x00000000U

	)

391 
	#LL_USART_TXRX_SWAPPED
 (
USART_CR2_SWAP
è

	)

399 
	#LL_USART_RXPIN_LEVEL_STANDARD
 0x00000000U

	)

400 
	#LL_USART_RXPIN_LEVEL_INVERTED
 (
USART_CR2_RXINV
è

	)

408 
	#LL_USART_TXPIN_LEVEL_STANDARD
 0x00000000U

	)

409 
	#LL_USART_TXPIN_LEVEL_INVERTED
 (
USART_CR2_TXINV
è

	)

417 
	#LL_USART_BINARY_LOGIC_POSITIVE
 0x00000000U

	)

418 
	#LL_USART_BINARY_LOGIC_NEGATIVE
 
USART_CR2_DATAINV


	)

426 
	#LL_USART_BITORDER_LSBFIRST
 0x00000000U

	)

427 
	#LL_USART_BITORDER_MSBFIRST
 
USART_CR2_MSBFIRST


	)

435 
	#LL_USART_AUTOBAUD_DETECT_ON_STARTBIT
 0x00000000U

	)

436 
	#LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE
 
USART_CR2_ABRMODE_0


	)

437 
	#LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME
 
USART_CR2_ABRMODE_1


	)

438 
	#LL_USART_AUTOBAUD_DETECT_ON_55_FRAME
 (
USART_CR2_ABRMODE_1
 | 
USART_CR2_ABRMODE_0
è

	)

446 
	#LL_USART_ADDRESS_DETECT_4B
 0x00000000U

	)

447 
	#LL_USART_ADDRESS_DETECT_7B
 
USART_CR2_ADDM7


	)

455 
	#LL_USART_HWCONTROL_NONE
 0x00000000U

	)

456 
	#LL_USART_HWCONTROL_RTS
 
USART_CR3_RTSE


	)

457 
	#LL_USART_HWCONTROL_CTS
 
USART_CR3_CTSE


	)

458 
	#LL_USART_HWCONTROL_RTS_CTS
 (
USART_CR3_RTSE
 | 
USART_CR3_CTSE
è

	)

466 
	#LL_USART_WAKEUP_ON_ADDRESS
 0x00000000U

	)

467 
	#LL_USART_WAKEUP_ON_STARTBIT
 
USART_CR3_WUS_1


	)

468 
	#LL_USART_WAKEUP_ON_RXNE
 (
USART_CR3_WUS_0
 | 
USART_CR3_WUS_1
è

	)

476 
	#LL_USART_IRDA_POWER_NORMAL
 0x00000000U

	)

477 
	#LL_USART_IRDA_POWER_LOW
 
USART_CR3_IRLP


	)

485 
	#LL_USART_LINBREAK_DETECT_10B
 0x00000000U

	)

486 
	#LL_USART_LINBREAK_DETECT_11B
 
USART_CR2_LBDL


	)

494 
	#LL_USART_DE_POLARITY_HIGH
 0x00000000U

	)

495 
	#LL_USART_DE_POLARITY_LOW
 
USART_CR3_DEP


	)

503 
	#LL_USART_DMA_REG_DATA_TRANSMIT
 0x00000000U

	)

504 
	#LL_USART_DMA_REG_DATA_RECEIVE
 0x00000001U

	)

529 
	#LL_USART_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

537 
	#LL_USART_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

566 
	#__LL_USART_DIV_SAMPLING8
(
__PERIPHCLK__
, 
__PRESCALER__
, 
__BAUDRATE__
è(((((__PERIPHCLK__)/(
USART_PRESCALER_TAB
[(__PRESCALER__)]))*2U)\

567 + ((
__BAUDRATE__
)/2U))/(__BAUDRATE__))

	)

589 
	#__LL_USART_DIV_SAMPLING16
(
__PERIPHCLK__
, 
__PRESCALER__
, 
__BAUDRATE__
è((((__PERIPHCLK__)/(
USART_PRESCALER_TAB
[(__PRESCALER__)]))\

590 + ((
__BAUDRATE__
)/2U))/(__BAUDRATE__))

	)

616 
__STATIC_INLINE
 
LL_USART_EÇbË
(
USART_Ty³Def
 *
USARTx
)

618 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_UE
);

630 
__STATIC_INLINE
 
LL_USART_Di§bË
(
USART_Ty³Def
 *
USARTx
)

632 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_UE
);

641 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËd
(
USART_Ty³Def
 *
USARTx
)

643  ((
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_UE
) == (USART_CR1_UE)) ? 1UL : 0UL);

654 
__STATIC_INLINE
 
LL_USART_EÇbËFIFO
(
USART_Ty³Def
 *
USARTx
)

656 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_FIFOEN
);

667 
__STATIC_INLINE
 
LL_USART_Di§bËFIFO
(
USART_Ty³Def
 *
USARTx
)

669 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_FIFOEN
);

680 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdFIFO
(
USART_Ty³Def
 *
USARTx
)

682  ((
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_FIFOEN
) == (USART_CR1_FIFOEN)) ? 1UL : 0UL);

700 
__STATIC_INLINE
 
LL_USART_S‘TXFIFOTh»shÞd
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
Th»shÞd
)

702 
MODIFY_REG
(
USARTx
->
CR3
, 
USART_CR3_TXFTCFG
, 
Th»shÞd
 << 
USART_CR3_TXFTCFG_Pos
);

719 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘TXFIFOTh»shÞd
(
USART_Ty³Def
 *
USARTx
)

721  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_TXFTCFG
è>> 
USART_CR3_TXFTCFG_Pos
);

739 
__STATIC_INLINE
 
LL_USART_S‘RXFIFOTh»shÞd
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
Th»shÞd
)

741 
MODIFY_REG
(
USARTx
->
CR3
, 
USART_CR3_RXFTCFG
, 
Th»shÞd
 << 
USART_CR3_RXFTCFG_Pos
);

758 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘RXFIFOTh»shÞd
(
USART_Ty³Def
 *
USARTx
)

760  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_RXFTCFG
è>> 
USART_CR3_RXFTCFG_Pos
);

786 
__STATIC_INLINE
 
LL_USART_CÚfigFIFOsTh»shÞd
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
TXTh»shÞd
, ušt32_ˆ
RXTh»shÞd
)

788 
MODIFY_REG
(
USARTx
->
CR3
, 
USART_CR3_TXFTCFG
 | 
USART_CR3_RXFTCFG
, (
TXTh»shÞd
 << 
USART_CR3_TXFTCFG_Pos
è| (
RXTh»shÞd
 << 
USART_CR3_RXFTCFG_Pos
));

801 
__STATIC_INLINE
 
LL_USART_EÇbËInStÝMode
(
USART_Ty³Def
 *
USARTx
)

803 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_UESM
);

815 
__STATIC_INLINE
 
LL_USART_Di§bËInStÝMode
(
USART_Ty³Def
 *
USARTx
)

817 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_UESM
);

828 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdInStÝMode
(
USART_Ty³Def
 *
USARTx
)

830  ((
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_UESM
) == (USART_CR1_UESM)) ? 1UL : 0UL);

839 
__STATIC_INLINE
 
LL_USART_EÇbËDœeùiÚRx
(
USART_Ty³Def
 *
USARTx
)

841 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_RE
);

850 
__STATIC_INLINE
 
LL_USART_Di§bËDœeùiÚRx
(
USART_Ty³Def
 *
USARTx
)

852 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_RE
);

861 
__STATIC_INLINE
 
LL_USART_EÇbËDœeùiÚTx
(
USART_Ty³Def
 *
USARTx
)

863 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_TE
);

872 
__STATIC_INLINE
 
LL_USART_Di§bËDœeùiÚTx
(
USART_Ty³Def
 *
USARTx
)

874 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_TE
);

890 
__STATIC_INLINE
 
LL_USART_S‘T¿nsãrDœeùiÚ
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
T¿nsãrDœeùiÚ
)

892 
MODIFY_REG
(
USARTx
->
CR1
, 
USART_CR1_RE
 | 
USART_CR1_TE
, 
T¿nsãrDœeùiÚ
);

906 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘T¿nsãrDœeùiÚ
(
USART_Ty³Def
 *
USARTx
)

908  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_RE
 | 
USART_CR1_TE
));

925 
__STATIC_INLINE
 
LL_USART_S‘P¬™y
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
P¬™y
)

927 
MODIFY_REG
(
USARTx
->
CR1
, 
USART_CR1_PS
 | 
USART_CR1_PCE
, 
P¬™y
);

940 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘P¬™y
(
USART_Ty³Def
 *
USARTx
)

942  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_PS
 | 
USART_CR1_PCE
));

954 
__STATIC_INLINE
 
LL_USART_S‘WakeUpM‘hod
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
M‘hod
)

956 
MODIFY_REG
(
USARTx
->
CR1
, 
USART_CR1_WAKE
, 
M‘hod
);

967 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘WakeUpM‘hod
(
USART_Ty³Def
 *
USARTx
)

969  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_WAKE
));

983 
__STATIC_INLINE
 
LL_USART_S‘D©aWidth
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
D©aWidth
)

985 
MODIFY_REG
(
USARTx
->
CR1
, 
USART_CR1_M
, 
D©aWidth
);

998 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘D©aWidth
(
USART_Ty³Def
 *
USARTx
)

1000  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_M
));

1009 
__STATIC_INLINE
 
LL_USART_EÇbËMu‹Mode
(
USART_Ty³Def
 *
USARTx
)

1011 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_MME
);

1020 
__STATIC_INLINE
 
LL_USART_Di§bËMu‹Mode
(
USART_Ty³Def
 *
USARTx
)

1022 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_MME
);

1031 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdMu‹Mode
(
USART_Ty³Def
 *
USARTx
)

1033  ((
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_MME
) == (USART_CR1_MME)) ? 1UL : 0UL);

1045 
__STATIC_INLINE
 
LL_USART_S‘Ov”Sam¶šg
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
Ov”Sam¶šg
)

1047 
MODIFY_REG
(
USARTx
->
CR1
, 
USART_CR1_OVER8
, 
Ov”Sam¶šg
);

1058 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘Ov”Sam¶šg
(
USART_Ty³Def
 *
USARTx
)

1060  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_OVER8
));

1074 
__STATIC_INLINE
 
LL_USART_S‘La¡ClkPul£Ouut
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
La¡B™ClockPul£
)

1076 
MODIFY_REG
(
USARTx
->
CR2
, 
USART_CR2_LBCL
, 
La¡B™ClockPul£
);

1090 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘La¡ClkPul£Ouut
(
USART_Ty³Def
 *
USARTx
)

1092  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_LBCL
));

1106 
__STATIC_INLINE
 
LL_USART_S‘ClockPha£
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
ClockPha£
)

1108 
MODIFY_REG
(
USARTx
->
CR2
, 
USART_CR2_CPHA
, 
ClockPha£
);

1121 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘ClockPha£
(
USART_Ty³Def
 *
USARTx
)

1123  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_CPHA
));

1137 
__STATIC_INLINE
 
LL_USART_S‘ClockPÞ¬™y
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
ClockPÞ¬™y
)

1139 
MODIFY_REG
(
USARTx
->
CR2
, 
USART_CR2_CPOL
, 
ClockPÞ¬™y
);

1152 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘ClockPÞ¬™y
(
USART_Ty³Def
 *
USARTx
)

1154  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_CPOL
));

1180 
__STATIC_INLINE
 
LL_USART_CÚfigClock
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
Pha£
, ušt32_ˆ
PÞ¬™y
, ušt32_ˆ
LBCPOuut
)

1182 
MODIFY_REG
(
USARTx
->
CR2
, 
USART_CR2_CPHA
 | 
USART_CR2_CPOL
 | 
USART_CR2_LBCL
, 
Pha£
 | 
PÞ¬™y
 | 
LBCPOuut
);

1206 
__STATIC_INLINE
 
LL_USART_S‘P»sÿËr
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
P»sÿËrV®ue
)

1208 
MODIFY_REG
(
USARTx
->
PRESC
, 
USART_PRESC_PRESCALER
, (
ušt16_t
)
P»sÿËrV®ue
);

1231 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘P»sÿËr
(
USART_Ty³Def
 *
USARTx
)

1233  (
ušt32_t
)(
READ_BIT
(
USARTx
->
PRESC
, 
USART_PRESC_PRESCALER
));

1244 
__STATIC_INLINE
 
LL_USART_EÇbËSCLKOuut
(
USART_Ty³Def
 *
USARTx
)

1246 
SET_BIT
(
USARTx
->
CR2
, 
USART_CR2_CLKEN
);

1257 
__STATIC_INLINE
 
LL_USART_Di§bËSCLKOuut
(
USART_Ty³Def
 *
USARTx
)

1259 
CLEAR_BIT
(
USARTx
->
CR2
, 
USART_CR2_CLKEN
);

1270 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdSCLKOuut
(
USART_Ty³Def
 *
USARTx
)

1272  ((
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_CLKEN
) == (USART_CR2_CLKEN)) ? 1UL : 0UL);

1286 
__STATIC_INLINE
 
LL_USART_S‘StÝB™sL’gth
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
StÝB™s
)

1288 
MODIFY_REG
(
USARTx
->
CR2
, 
USART_CR2_STOP
, 
StÝB™s
);

1301 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘StÝB™sL’gth
(
USART_Ty³Def
 *
USARTx
)

1303  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_STOP
));

1333 
__STATIC_INLINE
 
LL_USART_CÚfigCh¬aù”
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
D©aWidth
, ušt32_ˆ
P¬™y
,

1334 
ušt32_t
 
StÝB™s
)

1336 
MODIFY_REG
(
USARTx
->
CR1
, 
USART_CR1_PS
 | 
USART_CR1_PCE
 | 
USART_CR1_M
, 
P¬™y
 | 
D©aWidth
);

1337 
MODIFY_REG
(
USARTx
->
CR2
, 
USART_CR2_STOP
, 
StÝB™s
);

1349 
__STATIC_INLINE
 
LL_USART_S‘TXRXSw­
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
Sw­CÚfig
)

1351 
MODIFY_REG
(
USARTx
->
CR2
, 
USART_CR2_SWAP
, 
Sw­CÚfig
);

1362 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘TXRXSw­
(
USART_Ty³Def
 *
USARTx
)

1364  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_SWAP
));

1376 
__STATIC_INLINE
 
LL_USART_S‘RXPšLev–
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
PšInvM‘hod
)

1378 
MODIFY_REG
(
USARTx
->
CR2
, 
USART_CR2_RXINV
, 
PšInvM‘hod
);

1389 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘RXPšLev–
(
USART_Ty³Def
 *
USARTx
)

1391  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_RXINV
));

1403 
__STATIC_INLINE
 
LL_USART_S‘TXPšLev–
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
PšInvM‘hod
)

1405 
MODIFY_REG
(
USARTx
->
CR2
, 
USART_CR2_TXINV
, 
PšInvM‘hod
);

1416 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘TXPšLev–
(
USART_Ty³Def
 *
USARTx
)

1418  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_TXINV
));

1432 
__STATIC_INLINE
 
LL_USART_S‘Bš¬yD©aLogic
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
D©aLogic
)

1434 
MODIFY_REG
(
USARTx
->
CR2
, 
USART_CR2_DATAINV
, 
D©aLogic
);

1445 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘Bš¬yD©aLogic
(
USART_Ty³Def
 *
USARTx
)

1447  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_DATAINV
));

1461 
__STATIC_INLINE
 
LL_USART_S‘T¿nsãrB™Ord”
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
B™Ord”
)

1463 
MODIFY_REG
(
USARTx
->
CR2
, 
USART_CR2_MSBFIRST
, 
B™Ord”
);

1476 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘T¿nsãrB™Ord”
(
USART_Ty³Def
 *
USARTx
)

1478  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_MSBFIRST
));

1489 
__STATIC_INLINE
 
LL_USART_EÇbËAutoBaudR©e
(
USART_Ty³Def
 *
USARTx
)

1491 
SET_BIT
(
USARTx
->
CR2
, 
USART_CR2_ABREN
);

1502 
__STATIC_INLINE
 
LL_USART_Di§bËAutoBaudR©e
(
USART_Ty³Def
 *
USARTx
)

1504 
CLEAR_BIT
(
USARTx
->
CR2
, 
USART_CR2_ABREN
);

1515 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdAutoBaud
(
USART_Ty³Def
 *
USARTx
)

1517  ((
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_ABREN
) == (USART_CR2_ABREN)) ? 1UL : 0UL);

1533 
__STATIC_INLINE
 
LL_USART_S‘AutoBaudR©eMode
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
AutoBaudR©eMode
)

1535 
MODIFY_REG
(
USARTx
->
CR2
, 
USART_CR2_ABRMODE
, 
AutoBaudR©eMode
);

1550 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘AutoBaudR©eMode
(
USART_Ty³Def
 *
USARTx
)

1552  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_ABRMODE
));

1561 
__STATIC_INLINE
 
LL_USART_EÇbËRxTimeout
(
USART_Ty³Def
 *
USARTx
)

1563 
SET_BIT
(
USARTx
->
CR2
, 
USART_CR2_RTOEN
);

1572 
__STATIC_INLINE
 
LL_USART_Di§bËRxTimeout
(
USART_Ty³Def
 *
USARTx
)

1574 
CLEAR_BIT
(
USARTx
->
CR2
, 
USART_CR2_RTOEN
);

1583 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdRxTimeout
(
USART_Ty³Def
 *
USARTx
)

1585  ((
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_RTOEN
) == (USART_CR2_RTOEN)) ? 1UL : 0UL);

1611 
__STATIC_INLINE
 
LL_USART_CÚfigNodeAdd»ss
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
Add»ssL’
, ušt32_ˆ
NodeAdd»ss
)

1613 
MODIFY_REG
(
USARTx
->
CR2
, 
USART_CR2_ADD
 | 
USART_CR2_ADDM7
,

1614 (
ušt32_t
)(
Add»ssL’
 | (
NodeAdd»ss
 << 
USART_CR2_ADD_Pos
)));

1627 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘NodeAdd»ss
(
USART_Ty³Def
 *
USARTx
)

1629  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_ADD
è>> 
USART_CR2_ADD_Pos
);

1640 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘NodeAdd»ssL’
(
USART_Ty³Def
 *
USARTx
)

1642  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_ADDM7
));

1653 
__STATIC_INLINE
 
LL_USART_EÇbËRTSHWFlowCŒl
(
USART_Ty³Def
 *
USARTx
)

1655 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_RTSE
);

1666 
__STATIC_INLINE
 
LL_USART_Di§bËRTSHWFlowCŒl
(
USART_Ty³Def
 *
USARTx
)

1668 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_RTSE
);

1679 
__STATIC_INLINE
 
LL_USART_EÇbËCTSHWFlowCŒl
(
USART_Ty³Def
 *
USARTx
)

1681 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_CTSE
);

1692 
__STATIC_INLINE
 
LL_USART_Di§bËCTSHWFlowCŒl
(
USART_Ty³Def
 *
USARTx
)

1694 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_CTSE
);

1711 
__STATIC_INLINE
 
LL_USART_S‘HWFlowCŒl
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
H¬dw¬eFlowCÚŒÞ
)

1713 
MODIFY_REG
(
USARTx
->
CR3
, 
USART_CR3_RTSE
 | 
USART_CR3_CTSE
, 
H¬dw¬eFlowCÚŒÞ
);

1729 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘HWFlowCŒl
(
USART_Ty³Def
 *
USARTx
)

1731  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_RTSE
 | 
USART_CR3_CTSE
));

1740 
__STATIC_INLINE
 
LL_USART_EÇbËOÃB™Samp
(
USART_Ty³Def
 *
USARTx
)

1742 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_ONEBIT
);

1751 
__STATIC_INLINE
 
LL_USART_Di§bËOÃB™Samp
(
USART_Ty³Def
 *
USARTx
)

1753 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_ONEBIT
);

1762 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdOÃB™Samp
(
USART_Ty³Def
 *
USARTx
)

1764  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_ONEBIT
) == (USART_CR3_ONEBIT)) ? 1UL : 0UL);

1773 
__STATIC_INLINE
 
LL_USART_EÇbËOv”runD‘eù
(
USART_Ty³Def
 *
USARTx
)

1775 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_OVRDIS
);

1784 
__STATIC_INLINE
 
LL_USART_Di§bËOv”runD‘eù
(
USART_Ty³Def
 *
USARTx
)

1786 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_OVRDIS
);

1795 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdOv”runD‘eù
(
USART_Ty³Def
 *
USARTx
)

1797  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_OVRDIS
) != USART_CR3_OVRDIS) ? 1UL : 0UL);

1812 
__STATIC_INLINE
 
LL_USART_S‘WKUPTy³
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
Ty³
)

1814 
MODIFY_REG
(
USARTx
->
CR3
, 
USART_CR3_WUS
, 
Ty³
);

1828 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘WKUPTy³
(
USART_Ty³Def
 *
USARTx
)

1830  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_WUS
));

1862 
__STATIC_INLINE
 
LL_USART_S‘BaudR©e
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
P”hClk
, ušt32_ˆ
P»sÿËrV®ue
,

1863 
ušt32_t
 
Ov”Sam¶šg
,

1864 
ušt32_t
 
BaudR©e
)

1866 
ušt32_t
 
u§¹div
;

1867 
ušt32_t
 
b¼‹mp
;

1869 ià(
P»sÿËrV®ue
 > 
LL_USART_PRESCALER_DIV256
)

1873 ià(
Ov”Sam¶šg
 =ð
LL_USART_OVERSAMPLING_8
)

1875 
u§¹div
 = (
ušt16_t
)(
__LL_USART_DIV_SAMPLING8
(
P”hClk
, (
ušt8_t
)
P»sÿËrV®ue
, 
BaudR©e
));

1876 
b¼‹mp
 = 
u§¹div
 & 0xFFF0U;

1877 
b¼‹mp
 |ð(
ušt16_t
)((
u§¹div
 & (uint16_t)0x000FU) >> 1U);

1878 
USARTx
->
BRR
 = 
b¼‹mp
;

1882 
USARTx
->
BRR
 = (
ušt16_t
)(
__LL_USART_DIV_SAMPLING16
(
P”hClk
, (
ušt8_t
)
P»sÿËrV®ue
, 
BaudR©e
));

1912 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘BaudR©e
(
USART_Ty³Def
 *
USARTx
, ušt32_ˆ
P”hClk
, ušt32_ˆ
P»sÿËrV®ue
,

1913 
ušt32_t
 
Ov”Sam¶šg
)

1915 
ušt32_t
 
u§¹div
;

1916 
ušt32_t
 
b¼»suÉ
 = 0x0U;

1917 
ušt32_t
 
³rhþk´esc
 = (ušt32_t)(
P”hClk
 / (
USART_PRESCALER_TAB
[(
ušt8_t
)
P»sÿËrV®ue
]));

1919 
u§¹div
 = 
USARTx
->
BRR
;

1921 ià(
u§¹div
 == 0U)

1925 ià(
Ov”Sam¶šg
 =ð
LL_USART_OVERSAMPLING_8
)

1927 
u§¹div
 = (
ušt16_t
)((usartdiv & 0xFFF0U) | ((usartdiv & 0x0007U) << 1U)) ;

1928 ià(
u§¹div
 != 0U)

1930 
b¼»suÉ
 = (
³rhþk´esc
 * 2Uè/ 
u§¹div
;

1935 ià((
u§¹div
 & 0xFFFFU) != 0U)

1937 
b¼»suÉ
 = 
³rhþk´esc
 / 
u§¹div
;

1940  (
b¼»suÉ
);

1950 
__STATIC_INLINE
 
LL_USART_S‘RxTimeout
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
Timeout
)

1952 
MODIFY_REG
(
USARTx
->
RTOR
, 
USART_RTOR_RTO
, 
Timeout
);

1961 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘RxTimeout
(
USART_Ty³Def
 *
USARTx
)

1963  (
ušt32_t
)(
READ_BIT
(
USARTx
->
RTOR
, 
USART_RTOR_RTO
));

1973 
__STATIC_INLINE
 
LL_USART_S‘BlockL’gth
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
BlockL’gth
)

1975 
MODIFY_REG
(
USARTx
->
RTOR
, 
USART_RTOR_BLEN
, 
BlockL’gth
 << 
USART_RTOR_BLEN_Pos
);

1984 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘BlockL’gth
(
USART_Ty³Def
 *
USARTx
)

1986  (
ušt32_t
)(
READ_BIT
(
USARTx
->
RTOR
, 
USART_RTOR_BLEN
è>> 
USART_RTOR_BLEN_Pos
);

2005 
__STATIC_INLINE
 
LL_USART_EÇbËIrda
(
USART_Ty³Def
 *
USARTx
)

2007 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_IREN
);

2018 
__STATIC_INLINE
 
LL_USART_Di§bËIrda
(
USART_Ty³Def
 *
USARTx
)

2020 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_IREN
);

2031 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIrda
(
USART_Ty³Def
 *
USARTx
)

2033  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_IREN
) == (USART_CR3_IREN)) ? 1UL : 0UL);

2047 
__STATIC_INLINE
 
LL_USART_S‘IrdaPow”Mode
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
Pow”Mode
)

2049 
MODIFY_REG
(
USARTx
->
CR3
, 
USART_CR3_IRLP
, 
Pow”Mode
);

2062 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘IrdaPow”Mode
(
USART_Ty³Def
 *
USARTx
)

2064  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_IRLP
));

2077 
__STATIC_INLINE
 
LL_USART_S‘IrdaP»sÿËr
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
P»sÿËrV®ue
)

2079 
MODIFY_REG
(
USARTx
->
GTPR
, (
ušt16_t
)
USART_GTPR_PSC
, (ušt16_t)
P»sÿËrV®ue
);

2091 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘IrdaP»sÿËr
(
USART_Ty³Def
 *
USARTx
)

2093  (
ušt32_t
)(
READ_BIT
(
USARTx
->
GTPR
, 
USART_GTPR_PSC
));

2112 
__STATIC_INLINE
 
LL_USART_EÇbËSm¬tÿrdNACK
(
USART_Ty³Def
 *
USARTx
)

2114 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_NACK
);

2125 
__STATIC_INLINE
 
LL_USART_Di§bËSm¬tÿrdNACK
(
USART_Ty³Def
 *
USARTx
)

2127 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_NACK
);

2138 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdSm¬tÿrdNACK
(
USART_Ty³Def
 *
USARTx
)

2140  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_NACK
) == (USART_CR3_NACK)) ? 1UL : 0UL);

2151 
__STATIC_INLINE
 
LL_USART_EÇbËSm¬tÿrd
(
USART_Ty³Def
 *
USARTx
)

2153 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_SCEN
);

2164 
__STATIC_INLINE
 
LL_USART_Di§bËSm¬tÿrd
(
USART_Ty³Def
 *
USARTx
)

2166 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_SCEN
);

2177 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdSm¬tÿrd
(
USART_Ty³Def
 *
USARTx
)

2179  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_SCEN
) == (USART_CR3_SCEN)) ? 1UL : 0UL);

2196 
__STATIC_INLINE
 
LL_USART_S‘Sm¬tÿrdAutoR‘ryCouÁ
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
AutoR‘ryCouÁ
)

2198 
MODIFY_REG
(
USARTx
->
CR3
, 
USART_CR3_SCARCNT
, 
AutoR‘ryCouÁ
 << 
USART_CR3_SCARCNT_Pos
);

2209 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘Sm¬tÿrdAutoR‘ryCouÁ
(
USART_Ty³Def
 *
USARTx
)

2211  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_SCARCNT
è>> 
USART_CR3_SCARCNT_Pos
);

2224 
__STATIC_INLINE
 
LL_USART_S‘Sm¬tÿrdP»sÿËr
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
P»sÿËrV®ue
)

2226 
MODIFY_REG
(
USARTx
->
GTPR
, (
ušt16_t
)
USART_GTPR_PSC
, (ušt16_t)
P»sÿËrV®ue
);

2238 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘Sm¬tÿrdP»sÿËr
(
USART_Ty³Def
 *
USARTx
)

2240  (
ušt32_t
)(
READ_BIT
(
USARTx
->
GTPR
, 
USART_GTPR_PSC
));

2253 
__STATIC_INLINE
 
LL_USART_S‘Sm¬tÿrdGu¬dTime
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
Gu¬dTime
)

2255 
MODIFY_REG
(
USARTx
->
GTPR
, (
ušt16_t
)
USART_GTPR_GT
, (ušt16_t)(
Gu¬dTime
 << 
USART_GTPR_GT_Pos
));

2267 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘Sm¬tÿrdGu¬dTime
(
USART_Ty³Def
 *
USARTx
)

2269  (
ušt32_t
)(
READ_BIT
(
USARTx
->
GTPR
, 
USART_GTPR_GT
è>> 
USART_GTPR_GT_Pos
);

2288 
__STATIC_INLINE
 
LL_USART_EÇbËH®fDu¶ex
(
USART_Ty³Def
 *
USARTx
)

2290 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_HDSEL
);

2301 
__STATIC_INLINE
 
LL_USART_Di§bËH®fDu¶ex
(
USART_Ty³Def
 *
USARTx
)

2303 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_HDSEL
);

2314 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdH®fDu¶ex
(
USART_Ty³Def
 *
USARTx
)

2316  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_HDSEL
) == (USART_CR3_HDSEL)) ? 1UL : 0UL);

2334 
__STATIC_INLINE
 
LL_USART_EÇbËSPISÏve
(
USART_Ty³Def
 *
USARTx
)

2336 
SET_BIT
(
USARTx
->
CR2
, 
USART_CR2_SLVEN
);

2347 
__STATIC_INLINE
 
LL_USART_Di§bËSPISÏve
(
USART_Ty³Def
 *
USARTx
)

2349 
CLEAR_BIT
(
USARTx
->
CR2
, 
USART_CR2_SLVEN
);

2360 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdSPISÏve
(
USART_Ty³Def
 *
USARTx
)

2362  ((
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_SLVEN
) == (USART_CR2_SLVEN)) ? 1UL : 0UL);

2375 
__STATIC_INLINE
 
LL_USART_EÇbËSPISÏveS–eù
(
USART_Ty³Def
 *
USARTx
)

2377 
CLEAR_BIT
(
USARTx
->
CR2
, 
USART_CR2_DIS_NSS
);

2389 
__STATIC_INLINE
 
LL_USART_Di§bËSPISÏveS–eù
(
USART_Ty³Def
 *
USARTx
)

2391 
SET_BIT
(
USARTx
->
CR2
, 
USART_CR2_DIS_NSS
);

2402 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdSPISÏveS–eù
(
USART_Ty³Def
 *
USARTx
)

2404  ((
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_DIS_NSS
) != (USART_CR2_DIS_NSS)) ? 1UL : 0UL);

2426 
__STATIC_INLINE
 
LL_USART_S‘LINBrkD‘eùiÚL’
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
LINBDL’gth
)

2428 
MODIFY_REG
(
USARTx
->
CR2
, 
USART_CR2_LBDL
, 
LINBDL’gth
);

2441 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘LINBrkD‘eùiÚL’
(
USART_Ty³Def
 *
USARTx
)

2443  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_LBDL
));

2454 
__STATIC_INLINE
 
LL_USART_EÇbËLIN
(
USART_Ty³Def
 *
USARTx
)

2456 
SET_BIT
(
USARTx
->
CR2
, 
USART_CR2_LINEN
);

2467 
__STATIC_INLINE
 
LL_USART_Di§bËLIN
(
USART_Ty³Def
 *
USARTx
)

2469 
CLEAR_BIT
(
USARTx
->
CR2
, 
USART_CR2_LINEN
);

2480 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdLIN
(
USART_Ty³Def
 *
USARTx
)

2482  ((
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_LINEN
) == (USART_CR2_LINEN)) ? 1UL : 0UL);

2502 
__STATIC_INLINE
 
LL_USART_S‘DED—s£¹iÚTime
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
Time
)

2504 
MODIFY_REG
(
USARTx
->
CR1
, 
USART_CR1_DEDT
, 
Time
 << 
USART_CR1_DEDT_Pos
);

2515 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘DED—s£¹iÚTime
(
USART_Ty³Def
 *
USARTx
)

2517  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_DEDT
è>> 
USART_CR1_DEDT_Pos
);

2529 
__STATIC_INLINE
 
LL_USART_S‘DEAs£¹iÚTime
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
Time
)

2531 
MODIFY_REG
(
USARTx
->
CR1
, 
USART_CR1_DEAT
, 
Time
 << 
USART_CR1_DEAT_Pos
);

2542 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘DEAs£¹iÚTime
(
USART_Ty³Def
 *
USARTx
)

2544  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_DEAT
è>> 
USART_CR1_DEAT_Pos
);

2555 
__STATIC_INLINE
 
LL_USART_EÇbËDEMode
(
USART_Ty³Def
 *
USARTx
)

2557 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_DEM
);

2568 
__STATIC_INLINE
 
LL_USART_Di§bËDEMode
(
USART_Ty³Def
 *
USARTx
)

2570 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_DEM
);

2581 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdDEMode
(
USART_Ty³Def
 *
USARTx
)

2583  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_DEM
) == (USART_CR3_DEM)) ? 1UL : 0UL);

2597 
__STATIC_INLINE
 
LL_USART_S‘DESigÇlPÞ¬™y
(
USART_Ty³Def
 *
USARTx
, 
ušt32_t
 
PÞ¬™y
)

2599 
MODIFY_REG
(
USARTx
->
CR3
, 
USART_CR3_DEP
, 
PÞ¬™y
);

2612 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_G‘DESigÇlPÞ¬™y
(
USART_Ty³Def
 *
USARTx
)

2614  (
ušt32_t
)(
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_DEP
));

2650 
__STATIC_INLINE
 
LL_USART_CÚfigAsyncMode
(
USART_Ty³Def
 *
USARTx
)

2655 
CLEAR_BIT
(
USARTx
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

2656 
CLEAR_BIT
(
USARTx
->
CR3
, (
USART_CR3_SCEN
 | 
USART_CR3_IREN
 | 
USART_CR3_HDSEL
));

2686 
__STATIC_INLINE
 
LL_USART_CÚfigSyncMode
(
USART_Ty³Def
 *
USARTx
)

2691 
CLEAR_BIT
(
USARTx
->
CR2
, (
USART_CR2_LINEN
));

2692 
CLEAR_BIT
(
USARTx
->
CR3
, (
USART_CR3_SCEN
 | 
USART_CR3_IREN
 | 
USART_CR3_HDSEL
));

2694 
SET_BIT
(
USARTx
->
CR2
, 
USART_CR2_CLKEN
);

2726 
__STATIC_INLINE
 
LL_USART_CÚfigLINMode
(
USART_Ty³Def
 *
USARTx
)

2731 
CLEAR_BIT
(
USARTx
->
CR2
, (
USART_CR2_CLKEN
 | 
USART_CR2_STOP
));

2732 
CLEAR_BIT
(
USARTx
->
CR3
, (
USART_CR3_IREN
 | 
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
));

2734 
SET_BIT
(
USARTx
->
CR2
, 
USART_CR2_LINEN
);

2764 
__STATIC_INLINE
 
LL_USART_CÚfigH®fDu¶exMode
(
USART_Ty³Def
 *
USARTx
)

2769 
CLEAR_BIT
(
USARTx
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

2770 
CLEAR_BIT
(
USARTx
->
CR3
, (
USART_CR3_SCEN
 | 
USART_CR3_IREN
));

2772 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_HDSEL
);

2804 
__STATIC_INLINE
 
LL_USART_CÚfigSm¬tÿrdMode
(
USART_Ty³Def
 *
USARTx
)

2809 
CLEAR_BIT
(
USARTx
->
CR2
, (
USART_CR2_LINEN
));

2810 
CLEAR_BIT
(
USARTx
->
CR3
, (
USART_CR3_IREN
 | 
USART_CR3_HDSEL
));

2813 
SET_BIT
(
USARTx
->
CR2
, (
USART_CR2_STOP_0
 | 
USART_CR2_STOP_1
 | 
USART_CR2_CLKEN
));

2815 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_SCEN
);

2847 
__STATIC_INLINE
 
LL_USART_CÚfigIrdaMode
(
USART_Ty³Def
 *
USARTx
)

2852 
CLEAR_BIT
(
USARTx
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
 | 
USART_CR2_STOP
));

2853 
CLEAR_BIT
(
USARTx
->
CR3
, (
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
));

2855 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_IREN
);

2885 
__STATIC_INLINE
 
LL_USART_CÚfigMuÉiProûssMode
(
USART_Ty³Def
 *
USARTx
)

2890 
CLEAR_BIT
(
USARTx
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

2891 
CLEAR_BIT
(
USARTx
->
CR3
, (
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
 | 
USART_CR3_IREN
));

2908 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_PE
(
USART_Ty³Def
 *
USARTx
)

2910  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_PE
) == (USART_ISR_PE)) ? 1UL : 0UL);

2919 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_FE
(
USART_Ty³Def
 *
USARTx
)

2921  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_FE
) == (USART_ISR_FE)) ? 1UL : 0UL);

2930 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_NE
(
USART_Ty³Def
 *
USARTx
)

2932  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_NE
) == (USART_ISR_NE)) ? 1UL : 0UL);

2941 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_ORE
(
USART_Ty³Def
 *
USARTx
)

2943  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_ORE
) == (USART_ISR_ORE)) ? 1UL : 0UL);

2952 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_IDLE
(
USART_Ty³Def
 *
USARTx
)

2954  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_IDLE
) == (USART_ISR_IDLE)) ? 1UL : 0UL);

2958 
	#LL_USART_IsAùiveFÏg_RXNE
 
LL_USART_IsAùiveFÏg_RXNE_RXFNE


	)

2968 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_RXNE_RXFNE
(
USART_Ty³Def
 *
USARTx
)

2970  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_RXNE_RXFNE
) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);

2979 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_TC
(
USART_Ty³Def
 *
USARTx
)

2981  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_TC
) == (USART_ISR_TC)) ? 1UL : 0UL);

2985 
	#LL_USART_IsAùiveFÏg_TXE
 
LL_USART_IsAùiveFÏg_TXE_TXFNF


	)

2995 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_TXE_TXFNF
(
USART_Ty³Def
 *
USARTx
)

2997  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_TXE_TXFNF
) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);

3008 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_LBD
(
USART_Ty³Def
 *
USARTx
)

3010  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_LBDF
) == (USART_ISR_LBDF)) ? 1UL : 0UL);

3021 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_nCTS
(
USART_Ty³Def
 *
USARTx
)

3023  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_CTSIF
) == (USART_ISR_CTSIF)) ? 1UL : 0UL);

3034 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_CTS
(
USART_Ty³Def
 *
USARTx
)

3036  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_CTS
) == (USART_ISR_CTS)) ? 1UL : 0UL);

3045 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_RTO
(
USART_Ty³Def
 *
USARTx
)

3047  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_RTOF
) == (USART_ISR_RTOF)) ? 1UL : 0UL);

3058 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_EOB
(
USART_Ty³Def
 *
USARTx
)

3060  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_EOBF
) == (USART_ISR_EOBF)) ? 1UL : 0UL);

3071 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_UDR
(
USART_Ty³Def
 *
USARTx
)

3073  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_UDR
) == (USART_ISR_UDR)) ? 1UL : 0UL);

3084 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_ABRE
(
USART_Ty³Def
 *
USARTx
)

3086  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_ABRE
) == (USART_ISR_ABRE)) ? 1UL : 0UL);

3097 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_ABR
(
USART_Ty³Def
 *
USARTx
)

3099  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_ABRF
) == (USART_ISR_ABRF)) ? 1UL : 0UL);

3108 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_BUSY
(
USART_Ty³Def
 *
USARTx
)

3110  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_BUSY
) == (USART_ISR_BUSY)) ? 1UL : 0UL);

3119 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_CM
(
USART_Ty³Def
 *
USARTx
)

3121  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_CMF
) == (USART_ISR_CMF)) ? 1UL : 0UL);

3130 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_SBK
(
USART_Ty³Def
 *
USARTx
)

3132  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_SBKF
) == (USART_ISR_SBKF)) ? 1UL : 0UL);

3141 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_RWU
(
USART_Ty³Def
 *
USARTx
)

3143  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_RWU
) == (USART_ISR_RWU)) ? 1UL : 0UL);

3154 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_WKUP
(
USART_Ty³Def
 *
USARTx
)

3156  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_WUF
) == (USART_ISR_WUF)) ? 1UL : 0UL);

3165 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_TEACK
(
USART_Ty³Def
 *
USARTx
)

3167  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_TEACK
) == (USART_ISR_TEACK)) ? 1UL : 0UL);

3176 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_REACK
(
USART_Ty³Def
 *
USARTx
)

3178  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_REACK
) == (USART_ISR_REACK)) ? 1UL : 0UL);

3189 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_TXFE
(
USART_Ty³Def
 *
USARTx
)

3191  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_TXFE
) == (USART_ISR_TXFE)) ? 1UL : 0UL);

3202 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_RXFF
(
USART_Ty³Def
 *
USARTx
)

3204  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_RXFF
) == (USART_ISR_RXFF)) ? 1UL : 0UL);

3213 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_TCBGT
(
USART_Ty³Def
 *
USARTx
)

3215  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_TCBGT
) == (USART_ISR_TCBGT)) ? 1UL : 0UL);

3226 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_TXFT
(
USART_Ty³Def
 *
USARTx
)

3228  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_TXFT
) == (USART_ISR_TXFT)) ? 1UL : 0UL);

3239 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsAùiveFÏg_RXFT
(
USART_Ty³Def
 *
USARTx
)

3241  ((
READ_BIT
(
USARTx
->
ISR
, 
USART_ISR_RXFT
) == (USART_ISR_RXFT)) ? 1UL : 0UL);

3250 
__STATIC_INLINE
 
LL_USART_CË¬FÏg_PE
(
USART_Ty³Def
 *
USARTx
)

3252 
WRITE_REG
(
USARTx
->
ICR
, 
USART_ICR_PECF
);

3261 
__STATIC_INLINE
 
LL_USART_CË¬FÏg_FE
(
USART_Ty³Def
 *
USARTx
)

3263 
WRITE_REG
(
USARTx
->
ICR
, 
USART_ICR_FECF
);

3272 
__STATIC_INLINE
 
LL_USART_CË¬FÏg_NE
(
USART_Ty³Def
 *
USARTx
)

3274 
WRITE_REG
(
USARTx
->
ICR
, 
USART_ICR_NECF
);

3283 
__STATIC_INLINE
 
LL_USART_CË¬FÏg_ORE
(
USART_Ty³Def
 *
USARTx
)

3285 
WRITE_REG
(
USARTx
->
ICR
, 
USART_ICR_ORECF
);

3294 
__STATIC_INLINE
 
LL_USART_CË¬FÏg_IDLE
(
USART_Ty³Def
 *
USARTx
)

3296 
WRITE_REG
(
USARTx
->
ICR
, 
USART_ICR_IDLECF
);

3307 
__STATIC_INLINE
 
LL_USART_CË¬FÏg_TXFE
(
USART_Ty³Def
 *
USARTx
)

3309 
WRITE_REG
(
USARTx
->
ICR
, 
USART_ICR_TXFECF
);

3318 
__STATIC_INLINE
 
LL_USART_CË¬FÏg_TC
(
USART_Ty³Def
 *
USARTx
)

3320 
WRITE_REG
(
USARTx
->
ICR
, 
USART_ICR_TCCF
);

3329 
__STATIC_INLINE
 
LL_USART_CË¬FÏg_TCBGT
(
USART_Ty³Def
 *
USARTx
)

3331 
WRITE_REG
(
USARTx
->
ICR
, 
USART_ICR_TCBGTCF
);

3342 
__STATIC_INLINE
 
LL_USART_CË¬FÏg_LBD
(
USART_Ty³Def
 *
USARTx
)

3344 
WRITE_REG
(
USARTx
->
ICR
, 
USART_ICR_LBDCF
);

3355 
__STATIC_INLINE
 
LL_USART_CË¬FÏg_nCTS
(
USART_Ty³Def
 *
USARTx
)

3357 
WRITE_REG
(
USARTx
->
ICR
, 
USART_ICR_CTSCF
);

3366 
__STATIC_INLINE
 
LL_USART_CË¬FÏg_RTO
(
USART_Ty³Def
 *
USARTx
)

3368 
WRITE_REG
(
USARTx
->
ICR
, 
USART_ICR_RTOCF
);

3379 
__STATIC_INLINE
 
LL_USART_CË¬FÏg_EOB
(
USART_Ty³Def
 *
USARTx
)

3381 
WRITE_REG
(
USARTx
->
ICR
, 
USART_ICR_EOBCF
);

3392 
__STATIC_INLINE
 
LL_USART_CË¬FÏg_UDR
(
USART_Ty³Def
 *
USARTx
)

3394 
WRITE_REG
(
USARTx
->
ICR
, 
USART_ICR_UDRCF
);

3403 
__STATIC_INLINE
 
LL_USART_CË¬FÏg_CM
(
USART_Ty³Def
 *
USARTx
)

3405 
WRITE_REG
(
USARTx
->
ICR
, 
USART_ICR_CMCF
);

3416 
__STATIC_INLINE
 
LL_USART_CË¬FÏg_WKUP
(
USART_Ty³Def
 *
USARTx
)

3418 
WRITE_REG
(
USARTx
->
ICR
, 
USART_ICR_WUCF
);

3435 
__STATIC_INLINE
 
LL_USART_EÇbËIT_IDLE
(
USART_Ty³Def
 *
USARTx
)

3437 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_IDLEIE
);

3441 
	#LL_USART_EÇbËIT_RXNE
 
LL_USART_EÇbËIT_RXNE_RXFNE


	)

3451 
__STATIC_INLINE
 
LL_USART_EÇbËIT_RXNE_RXFNE
(
USART_Ty³Def
 *
USARTx
)

3453 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_RXNEIE_RXFNEIE
);

3462 
__STATIC_INLINE
 
LL_USART_EÇbËIT_TC
(
USART_Ty³Def
 *
USARTx
)

3464 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_TCIE
);

3468 
	#LL_USART_EÇbËIT_TXE
 
LL_USART_EÇbËIT_TXE_TXFNF


	)

3478 
__STATIC_INLINE
 
LL_USART_EÇbËIT_TXE_TXFNF
(
USART_Ty³Def
 *
USARTx
)

3480 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_TXEIE_TXFNFIE
);

3489 
__STATIC_INLINE
 
LL_USART_EÇbËIT_PE
(
USART_Ty³Def
 *
USARTx
)

3491 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_PEIE
);

3500 
__STATIC_INLINE
 
LL_USART_EÇbËIT_CM
(
USART_Ty³Def
 *
USARTx
)

3502 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_CMIE
);

3511 
__STATIC_INLINE
 
LL_USART_EÇbËIT_RTO
(
USART_Ty³Def
 *
USARTx
)

3513 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_RTOIE
);

3524 
__STATIC_INLINE
 
LL_USART_EÇbËIT_EOB
(
USART_Ty³Def
 *
USARTx
)

3526 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_EOBIE
);

3537 
__STATIC_INLINE
 
LL_USART_EÇbËIT_TXFE
(
USART_Ty³Def
 *
USARTx
)

3539 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_TXFEIE
);

3548 
__STATIC_INLINE
 
LL_USART_EÇbËIT_RXFF
(
USART_Ty³Def
 *
USARTx
)

3550 
SET_BIT
(
USARTx
->
CR1
, 
USART_CR1_RXFFIE
);

3561 
__STATIC_INLINE
 
LL_USART_EÇbËIT_LBD
(
USART_Ty³Def
 *
USARTx
)

3563 
SET_BIT
(
USARTx
->
CR2
, 
USART_CR2_LBDIE
);

3576 
__STATIC_INLINE
 
LL_USART_EÇbËIT_ERROR
(
USART_Ty³Def
 *
USARTx
)

3578 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_EIE
);

3589 
__STATIC_INLINE
 
LL_USART_EÇbËIT_CTS
(
USART_Ty³Def
 *
USARTx
)

3591 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_CTSIE
);

3602 
__STATIC_INLINE
 
LL_USART_EÇbËIT_WKUP
(
USART_Ty³Def
 *
USARTx
)

3604 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_WUFIE
);

3615 
__STATIC_INLINE
 
LL_USART_EÇbËIT_TXFT
(
USART_Ty³Def
 *
USARTx
)

3617 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_TXFTIE
);

3628 
__STATIC_INLINE
 
LL_USART_EÇbËIT_TCBGT
(
USART_Ty³Def
 *
USARTx
)

3630 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_TCBGTIE
);

3641 
__STATIC_INLINE
 
LL_USART_EÇbËIT_RXFT
(
USART_Ty³Def
 *
USARTx
)

3643 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_RXFTIE
);

3652 
__STATIC_INLINE
 
LL_USART_Di§bËIT_IDLE
(
USART_Ty³Def
 *
USARTx
)

3654 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_IDLEIE
);

3658 
	#LL_USART_Di§bËIT_RXNE
 
LL_USART_Di§bËIT_RXNE_RXFNE


	)

3668 
__STATIC_INLINE
 
LL_USART_Di§bËIT_RXNE_RXFNE
(
USART_Ty³Def
 *
USARTx
)

3670 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_RXNEIE_RXFNEIE
);

3679 
__STATIC_INLINE
 
LL_USART_Di§bËIT_TC
(
USART_Ty³Def
 *
USARTx
)

3681 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_TCIE
);

3685 
	#LL_USART_Di§bËIT_TXE
 
LL_USART_Di§bËIT_TXE_TXFNF


	)

3695 
__STATIC_INLINE
 
LL_USART_Di§bËIT_TXE_TXFNF
(
USART_Ty³Def
 *
USARTx
)

3697 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_TXEIE_TXFNFIE
);

3706 
__STATIC_INLINE
 
LL_USART_Di§bËIT_PE
(
USART_Ty³Def
 *
USARTx
)

3708 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_PEIE
);

3717 
__STATIC_INLINE
 
LL_USART_Di§bËIT_CM
(
USART_Ty³Def
 *
USARTx
)

3719 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_CMIE
);

3728 
__STATIC_INLINE
 
LL_USART_Di§bËIT_RTO
(
USART_Ty³Def
 *
USARTx
)

3730 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_RTOIE
);

3741 
__STATIC_INLINE
 
LL_USART_Di§bËIT_EOB
(
USART_Ty³Def
 *
USARTx
)

3743 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_EOBIE
);

3754 
__STATIC_INLINE
 
LL_USART_Di§bËIT_TXFE
(
USART_Ty³Def
 *
USARTx
)

3756 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_TXFEIE
);

3767 
__STATIC_INLINE
 
LL_USART_Di§bËIT_RXFF
(
USART_Ty³Def
 *
USARTx
)

3769 
CLEAR_BIT
(
USARTx
->
CR1
, 
USART_CR1_RXFFIE
);

3780 
__STATIC_INLINE
 
LL_USART_Di§bËIT_LBD
(
USART_Ty³Def
 *
USARTx
)

3782 
CLEAR_BIT
(
USARTx
->
CR2
, 
USART_CR2_LBDIE
);

3795 
__STATIC_INLINE
 
LL_USART_Di§bËIT_ERROR
(
USART_Ty³Def
 *
USARTx
)

3797 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_EIE
);

3808 
__STATIC_INLINE
 
LL_USART_Di§bËIT_CTS
(
USART_Ty³Def
 *
USARTx
)

3810 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_CTSIE
);

3821 
__STATIC_INLINE
 
LL_USART_Di§bËIT_WKUP
(
USART_Ty³Def
 *
USARTx
)

3823 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_WUFIE
);

3834 
__STATIC_INLINE
 
LL_USART_Di§bËIT_TXFT
(
USART_Ty³Def
 *
USARTx
)

3836 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_TXFTIE
);

3847 
__STATIC_INLINE
 
LL_USART_Di§bËIT_TCBGT
(
USART_Ty³Def
 *
USARTx
)

3849 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_TCBGTIE
);

3860 
__STATIC_INLINE
 
LL_USART_Di§bËIT_RXFT
(
USART_Ty³Def
 *
USARTx
)

3862 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_RXFTIE
);

3871 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_IDLE
(
USART_Ty³Def
 *
USARTx
)

3873  ((
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_IDLEIE
) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);

3877 
	#LL_USART_IsEÇbËdIT_RXNE
 
LL_USART_IsEÇbËdIT_RXNE_RXFNE


	)

3887 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_RXNE_RXFNE
(
USART_Ty³Def
 *
USARTx
)

3889  ((
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_RXNEIE_RXFNEIE
) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);

3898 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_TC
(
USART_Ty³Def
 *
USARTx
)

3900  ((
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_TCIE
) == (USART_CR1_TCIE)) ? 1UL : 0UL);

3904 
	#LL_USART_IsEÇbËdIT_TXE
 
LL_USART_IsEÇbËdIT_TXE_TXFNF


	)

3914 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_TXE_TXFNF
(
USART_Ty³Def
 *
USARTx
)

3916  ((
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_TXEIE_TXFNFIE
) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);

3925 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_PE
(
USART_Ty³Def
 *
USARTx
)

3927  ((
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_PEIE
) == (USART_CR1_PEIE)) ? 1UL : 0UL);

3936 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_CM
(
USART_Ty³Def
 *
USARTx
)

3938  ((
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_CMIE
) == (USART_CR1_CMIE)) ? 1UL : 0UL);

3947 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_RTO
(
USART_Ty³Def
 *
USARTx
)

3949  ((
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_RTOIE
) == (USART_CR1_RTOIE)) ? 1UL : 0UL);

3960 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_EOB
(
USART_Ty³Def
 *
USARTx
)

3962  ((
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_EOBIE
) == (USART_CR1_EOBIE)) ? 1UL : 0UL);

3973 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_TXFE
(
USART_Ty³Def
 *
USARTx
)

3975  ((
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_TXFEIE
) == (USART_CR1_TXFEIE)) ? 1UL : 0UL);

3986 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_RXFF
(
USART_Ty³Def
 *
USARTx
)

3988  ((
READ_BIT
(
USARTx
->
CR1
, 
USART_CR1_RXFFIE
) == (USART_CR1_RXFFIE)) ? 1UL : 0UL);

3999 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_LBD
(
USART_Ty³Def
 *
USARTx
)

4001  ((
READ_BIT
(
USARTx
->
CR2
, 
USART_CR2_LBDIE
) == (USART_CR2_LBDIE)) ? 1UL : 0UL);

4010 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_ERROR
(
USART_Ty³Def
 *
USARTx
)

4012  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_EIE
) == (USART_CR3_EIE)) ? 1UL : 0UL);

4023 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_CTS
(
USART_Ty³Def
 *
USARTx
)

4025  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_CTSIE
) == (USART_CR3_CTSIE)) ? 1UL : 0UL);

4036 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_WKUP
(
USART_Ty³Def
 *
USARTx
)

4038  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_WUFIE
) == (USART_CR3_WUFIE)) ? 1UL : 0UL);

4049 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_TXFT
(
USART_Ty³Def
 *
USARTx
)

4051  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_TXFTIE
) == (USART_CR3_TXFTIE)) ? 1UL : 0UL);

4062 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_TCBGT
(
USART_Ty³Def
 *
USARTx
)

4064  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_TCBGTIE
) == (USART_CR3_TCBGTIE)) ? 1UL : 0UL);

4075 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdIT_RXFT
(
USART_Ty³Def
 *
USARTx
)

4077  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_RXFTIE
) == (USART_CR3_RXFTIE)) ? 1UL : 0UL);

4094 
__STATIC_INLINE
 
LL_USART_EÇbËDMAReq_RX
(
USART_Ty³Def
 *
USARTx
)

4096 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_DMAR
);

4105 
__STATIC_INLINE
 
LL_USART_Di§bËDMAReq_RX
(
USART_Ty³Def
 *
USARTx
)

4107 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_DMAR
);

4116 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdDMAReq_RX
(
USART_Ty³Def
 *
USARTx
)

4118  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_DMAR
) == (USART_CR3_DMAR)) ? 1UL : 0UL);

4127 
__STATIC_INLINE
 
LL_USART_EÇbËDMAReq_TX
(
USART_Ty³Def
 *
USARTx
)

4129 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_DMAT
);

4138 
__STATIC_INLINE
 
LL_USART_Di§bËDMAReq_TX
(
USART_Ty³Def
 *
USARTx
)

4140 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_DMAT
);

4149 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdDMAReq_TX
(
USART_Ty³Def
 *
USARTx
)

4151  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_DMAT
) == (USART_CR3_DMAT)) ? 1UL : 0UL);

4160 
__STATIC_INLINE
 
LL_USART_EÇbËDMAD—ùOnRxE¼
(
USART_Ty³Def
 *
USARTx
)

4162 
SET_BIT
(
USARTx
->
CR3
, 
USART_CR3_DDRE
);

4171 
__STATIC_INLINE
 
LL_USART_Di§bËDMAD—ùOnRxE¼
(
USART_Ty³Def
 *
USARTx
)

4173 
CLEAR_BIT
(
USARTx
->
CR3
, 
USART_CR3_DDRE
);

4182 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_IsEÇbËdDMAD—ùOnRxE¼
(
USART_Ty³Def
 *
USARTx
)

4184  ((
READ_BIT
(
USARTx
->
CR3
, 
USART_CR3_DDRE
) == (USART_CR3_DDRE)) ? 1UL : 0UL);

4197 
__STATIC_INLINE
 
ušt32_t
 
LL_USART_DMA_G‘RegAddr
(
USART_Ty³Def
 *
USARTx
, ušt32_ˆ
DœeùiÚ
)

4199 
ušt32_t
 
d©a_»g_addr
;

4201 ià(
DœeùiÚ
 =ð
LL_USART_DMA_REG_DATA_TRANSMIT
)

4204 
d©a_»g_addr
 = (
ušt32_t
è&(
USARTx
->
TDR
);

4209 
d©a_»g_addr
 = (
ušt32_t
è&(
USARTx
->
RDR
);

4212  
d©a_»g_addr
;

4229 
__STATIC_INLINE
 
ušt8_t
 
LL_USART_ReûiveD©a8
(
USART_Ty³Def
 *
USARTx
)

4231  (
ušt8_t
)(
READ_BIT
(
USARTx
->
RDR
, 
USART_RDR_RDR
) & 0xFFU);

4240 
__STATIC_INLINE
 
ušt16_t
 
LL_USART_ReûiveD©a9
(
USART_Ty³Def
 *
USARTx
)

4242  (
ušt16_t
)(
READ_BIT
(
USARTx
->
RDR
, 
USART_RDR_RDR
));

4252 
__STATIC_INLINE
 
LL_USART_T¿nsm™D©a8
(
USART_Ty³Def
 *
USARTx
, 
ušt8_t
 
V®ue
)

4254 
USARTx
->
TDR
 = 
V®ue
;

4264 
__STATIC_INLINE
 
LL_USART_T¿nsm™D©a9
(
USART_Ty³Def
 *
USARTx
, 
ušt16_t
 
V®ue
)

4266 
USARTx
->
TDR
 = (
ušt16_t
)(
V®ue
 & 0x1FFUL);

4285 
__STATIC_INLINE
 
LL_USART_Reque¡AutoBaudR©e
(
USART_Ty³Def
 *
USARTx
)

4287 
SET_BIT
(
USARTx
->
RQR
, (
ušt16_t
)
USART_RQR_ABRRQ
);

4296 
__STATIC_INLINE
 
LL_USART_Reque¡B»akS’dšg
(
USART_Ty³Def
 *
USARTx
)

4298 
SET_BIT
(
USARTx
->
RQR
, (
ušt16_t
)
USART_RQR_SBKRQ
);

4307 
__STATIC_INLINE
 
LL_USART_Reque¡EÁ”Mu‹Mode
(
USART_Ty³Def
 *
USARTx
)

4309 
SET_BIT
(
USARTx
->
RQR
, (
ušt16_t
)
USART_RQR_MMRQ
);

4322 
__STATIC_INLINE
 
LL_USART_Reque¡RxD©aFlush
(
USART_Ty³Def
 *
USARTx
)

4324 
SET_BIT
(
USARTx
->
RQR
, (
ušt16_t
)
USART_RQR_RXFRQ
);

4335 
__STATIC_INLINE
 
LL_USART_Reque¡TxD©aFlush
(
USART_Ty³Def
 *
USARTx
)

4337 
SET_BIT
(
USARTx
->
RQR
, (
ušt16_t
)
USART_RQR_TXFRQ
);

4344 #ià
defšed
(
USE_FULL_LL_DRIVER
)

4348 
E¼ÜStus
 
LL_USART_DeIn™
(
USART_Ty³Def
 *
USARTx
);

4349 
E¼ÜStus
 
LL_USART_In™
(
USART_Ty³Def
 *
USARTx
, 
LL_USART_In™Ty³Def
 *
USART_In™SŒuù
);

4350 
LL_USART_SŒuùIn™
(
LL_USART_In™Ty³Def
 *
USART_In™SŒuù
);

4351 
E¼ÜStus
 
LL_USART_ClockIn™
(
USART_Ty³Def
 *
USARTx
, 
LL_USART_ClockIn™Ty³Def
 *
USART_ClockIn™SŒuù
);

4352 
LL_USART_ClockSŒuùIn™
(
LL_USART_ClockIn™Ty³Def
 *
USART_ClockIn™SŒuù
);

4372 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_usb.h

21 #iâdeà
STM32G4xx_LL_USB_H


22 
	#STM32G4xx_LL_USB_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx_h®_def.h
"

31 #ià
defšed
 (
USB
)

50 
USB_DEVICE_MODE
 = 0

51 } 
	tUSB_ModeTy³Def
;

58 
ušt32_t
 
dev_’dpošts
;

62 
ušt32_t
 
¥“d
;

65 
ušt32_t
 
•0_mps
;

67 
ušt32_t
 
phy_™çû
;

70 
ušt32_t
 
Sof_’abË
;

72 
ušt32_t
 
low_pow”_’abË
;

74 
ušt32_t
 
Ím_’abË
;

76 
ušt32_t
 
b©‹ry_ch¬gšg_’abË
;

77 } 
	tUSB_CfgTy³Def
;

81 
ušt8_t
 
num
;

84 
ušt8_t
 
is_š
;

87 
ušt8_t
 
is_¡®l
;

90 
ušt8_t
 
ty³
;

93 
ušt8_t
 
d©a_pid_¡¬t
;

96 
ušt16_t
 
pm¯d»ss
;

99 
ušt16_t
 
pm¯ddr0
;

102 
ušt16_t
 
pm¯ddr1
;

105 
ušt8_t
 
doubËbufãr
;

108 
ušt16_t
 
tx_fifo_num
;

112 
ušt32_t
 
max·ck‘
;

115 
ušt8_t
 *
xãr_buff
;

117 
ušt32_t
 
xãr_Ën
;

119 
ušt32_t
 
xãr_couÁ
;

121 } 
	tUSB_EPTy³Def
;

134 
	#DEP0CTL_MPS_64
 0U

	)

135 
	#DEP0CTL_MPS_32
 1U

	)

136 
	#DEP0CTL_MPS_16
 2U

	)

137 
	#DEP0CTL_MPS_8
 3U

	)

145 
	#EP_TYPE_CTRL
 0U

	)

146 
	#EP_TYPE_ISOC
 1U

	)

147 
	#EP_TYPE_BULK
 2U

	)

148 
	#EP_TYPE_INTR
 3U

	)

149 
	#EP_TYPE_MSK
 3U

	)

157 
	#USBD_FS_SPEED
 2U

	)

162 
	#BTABLE_ADDRESS
 0x000U

	)

163 
	#PMA_ACCESS
 1U

	)

165 
	#EP_ADDR_MSK
 0x7U

	)

181 
HAL_StusTy³Def
 
USB_CÜeIn™
(
USB_Ty³Def
 *
USBx
, 
USB_CfgTy³Def
 
cfg
);

182 
HAL_StusTy³Def
 
USB_DevIn™
(
USB_Ty³Def
 *
USBx
, 
USB_CfgTy³Def
 
cfg
);

183 
HAL_StusTy³Def
 
USB_EÇbËGlob®IÁ
(
USB_Ty³Def
 *
USBx
);

184 
HAL_StusTy³Def
 
USB_Di§bËGlob®IÁ
(
USB_Ty³Def
 *
USBx
);

185 
HAL_StusTy³Def
 
USB_S‘Cu¼’tMode
(
USB_Ty³Def
 *
USBx
, 
USB_ModeTy³Def
 
mode
);

186 
HAL_StusTy³Def
 
USB_S‘DevS³ed
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 
¥“d
);

187 
HAL_StusTy³Def
 
USB_FlushRxFifo
(
USB_Ty³Def
 *
USBx
);

188 
HAL_StusTy³Def
 
USB_FlushTxFifo
(
USB_Ty³Def
 *
USBx
, 
ušt32_t
 
num
);

189 
HAL_StusTy³Def
 
USB_Aùiv©eEndpošt
(
USB_Ty³Def
 *
USBx
, 
USB_EPTy³Def
 *
•
);

190 
HAL_StusTy³Def
 
USB_D—ùiv©eEndpošt
(
USB_Ty³Def
 *
USBx
, 
USB_EPTy³Def
 *
•
);

191 
HAL_StusTy³Def
 
USB_EPS¹Xãr
(
USB_Ty³Def
 *
USBx
, 
USB_EPTy³Def
 *
•
);

192 
HAL_StusTy³Def
 
USB_Wr™ePack‘
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
¤c
, ušt8_ˆ
ch_•_num
, 
ušt16_t
 
Ën
);

193 *
USB_R—dPack‘
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
de¡
, 
ušt16_t
 
Ën
);

194 
HAL_StusTy³Def
 
USB_EPS‘SÎ
(
USB_Ty³Def
 *
USBx
, 
USB_EPTy³Def
 *
•
);

195 
HAL_StusTy³Def
 
USB_EPCË¬SÎ
(
USB_Ty³Def
 *
USBx
, 
USB_EPTy³Def
 *
•
);

196 
HAL_StusTy³Def
 
USB_S‘DevAdd»ss
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 
add»ss
);

197 
HAL_StusTy³Def
 
USB_DevCÚÃù
(
USB_Ty³Def
 *
USBx
);

198 
HAL_StusTy³Def
 
USB_DevDiscÚÃù
(
USB_Ty³Def
 *
USBx
);

199 
HAL_StusTy³Def
 
USB_StÝDeviû
(
USB_Ty³Def
 *
USBx
);

200 
HAL_StusTy³Def
 
USB_EP0_OutS¹
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
p£tup
);

201 
ušt32_t
 
USB_R—dIÁ”ru±s
(
USB_Ty³Def
 *
USBx
);

202 
ušt32_t
 
USB_R—dDevAÎOutEpIÁ”ru±
(
USB_Ty³Def
 *
USBx
);

203 
ušt32_t
 
USB_R—dDevOutEPIÁ”ru±
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 
•num
);

204 
ušt32_t
 
USB_R—dDevAÎInEpIÁ”ru±
(
USB_Ty³Def
 *
USBx
);

205 
ušt32_t
 
USB_R—dDevInEPIÁ”ru±
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 
•num
);

206 
USB_CË¬IÁ”ru±s
(
USB_Ty³Def
 *
USBx
, 
ušt32_t
 
š‹¼u±
);

208 
HAL_StusTy³Def
 
USB_Aùiv©eRemÙeWakeup
(
USB_Ty³Def
 *
USBx
);

209 
HAL_StusTy³Def
 
USB_DeAùiv©eRemÙeWakeup
(
USB_Ty³Def
 *
USBx
);

210 
USB_Wr™ePMA
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
pbU¤Buf
, 
ušt16_t
 
wPMABufAddr
, ušt16_ˆ
wNBy‹s
);

211 
USB_R—dPMA
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
pbU¤Buf
, 
ušt16_t
 
wPMABufAddr
, ušt16_ˆ
wNBy‹s
);

230 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_utils.h

33 #iâdeà
STM32G4xx_LL_UTILS_H


34 
	#STM32G4xx_LL_UTILS_H


	)

36 #ifdeà
__ýlu¥lus


41 
	~"¡m32g4xx.h
"

60 
	#LL_MAX_DELAY
 0xFFFFFFFFU

	)

65 
	#UID_BASE_ADDRESS
 
UID_BASE


	)

70 
	#FLASHSIZE_BASE_ADDRESS
 
FLASHSIZE_BASE


	)

75 
	#PACKAGE_BASE_ADDRESS
 
PACKAGE_BASE


	)

97 
ušt32_t
 
PLLM
;

103 
ušt32_t
 
PLLN
;

109 
ušt32_t
 
PLLR
;

114 } 
	tLL_UTILS_PLLIn™Ty³Def
;

121 
ušt32_t
 
AHBCLKDivid”
;

127 
ušt32_t
 
APB1CLKDivid”
;

133 
ušt32_t
 
APB2CLKDivid”
;

139 } 
	tLL_UTILS_ClkIn™Ty³Def
;

153 
	#LL_UTILS_HSEBYPASS_OFF
 0x00000000U

	)

154 
	#LL_UTILS_HSEBYPASS_ON
 0x00000001U

	)

162 
	#LL_UTILS_PACKAGETYPE_LQFP64
 0x00000000U

	)

163 
	#LL_UTILS_PACKAGETYPE_LQFP100
 0x00000002U

	)

164 
	#LL_UTILS_PACKAGETYPE_WLCSP81
 0x00000005U

	)

165 
	#LL_UTILS_PACKAGETYPE_LQFP128
 0x00000007U

	)

166 
	#LL_UTILS_PACKAGETYPE_UFQFPN32
 0x00000008U

	)

167 
	#LL_UTILS_PACKAGETYPE_LQFP32
 0x00000009U

	)

168 
	#LL_UTILS_PACKAGETYPE_UFQFPN48
 0x0000000AU

	)

169 
	#LL_UTILS_PACKAGETYPE_LQFP48
 0x0000000BU

	)

170 
	#LL_UTILS_PACKAGETYPE_WLCSP49
 0x0000000CU

	)

171 
	#LL_UTILS_PACKAGETYPE_UFBGA64
 0x0000000DU

	)

172 
	#LL_UTILS_PACKAGETYPE_UFBGA100
 0x0000000EU

	)

173 
	#LL_UTILS_PACKAGETYPE_LQFP48_EBIKE
 0x00000010U

	)

198 
__STATIC_INLINE
 
ušt32_t
 
LL_G‘UID_WÜd0
()

200  (
ušt32_t
)(
READ_REG
(*((ušt32_ˆ*)
UID_BASE_ADDRESS
)));

207 
__STATIC_INLINE
 
ušt32_t
 
LL_G‘UID_WÜd1
()

209  (
ušt32_t
)(
READ_REG
(*((ušt32_ˆ*)(
UID_BASE_ADDRESS
 + 4U))));

216 
__STATIC_INLINE
 
ušt32_t
 
LL_G‘UID_WÜd2
()

218  (
ušt32_t
)(
READ_REG
(*((ušt32_ˆ*)(
UID_BASE_ADDRESS
 + 8U))));

227 
__STATIC_INLINE
 
ušt32_t
 
LL_G‘FÏshSize
()

229  (
ušt32_t
)(
READ_REG
(*((ušt32_ˆ*)
FLASHSIZE_BASE_ADDRESS
)) & 0x0000FFFFUL);

249 
__STATIC_INLINE
 
ušt32_t
 
LL_G‘PackageTy³
()

251  (
ušt32_t
)(
READ_REG
(*((ušt32_ˆ*)
PACKAGE_BASE_ADDRESS
)) & 0x1FU);

270 
__STATIC_INLINE
 
LL_In™Tick
(
ušt32_t
 
HCLKF»qu’cy
, ušt32_ˆ
Ticks
)

273 
SysTick
->
LOAD
 = (
ušt32_t
)((
HCLKF»qu’cy
 / 
Ticks
) - 1UL);

274 
SysTick
->
VAL
 = 0UL;

275 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

276 
SysTick_CTRL_ENABLE_Msk
;

279 
LL_In™1msTick
(
ušt32_t
 
HCLKF»qu’cy
);

280 
LL_mD–ay
(
ušt32_t
 
D–ay
);

290 
LL_S‘Sy¡emCÜeClock
(
ušt32_t
 
HCLKF»qu’cy
);

291 
E¼ÜStus
 
LL_PLL_CÚfigSy¡emClock_HSI
(
LL_UTILS_PLLIn™Ty³Def
 *
UTILS_PLLIn™SŒuù
,

292 
LL_UTILS_ClkIn™Ty³Def
 *
UTILS_ClkIn™SŒuù
);

293 
E¼ÜStus
 
LL_PLL_CÚfigSy¡emClock_HSE
(
ušt32_t
 
HSEF»qu’cy
, ušt32_ˆ
HSEBy·ss
,

294 
LL_UTILS_PLLIn™Ty³Def
 *
UTILS_PLLIn™SŒuù
, 
LL_UTILS_ClkIn™Ty³Def
 *
UTILS_ClkIn™SŒuù
);

312 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_wwdg.h

21 #iâdeà
STM32G4xx_LL_WWDG_H


22 
	#STM32G4xx_LL_WWDG_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32g4xx.h
"

35 #ià
defšed
 (
WWDG
)

55 
	#LL_WWDG_CFR_EWI
 
WWDG_CFR_EWI


	)

63 
	#LL_WWDG_PRESCALER_1
 0x00000000u

	)

64 
	#LL_WWDG_PRESCALER_2
 
WWDG_CFR_WDGTB_0


	)

65 
	#LL_WWDG_PRESCALER_4
 
WWDG_CFR_WDGTB_1


	)

66 
	#LL_WWDG_PRESCALER_8
 (
WWDG_CFR_WDGTB_0
 | 
WWDG_CFR_WDGTB_1
è

	)

67 
	#LL_WWDG_PRESCALER_16
 
WWDG_CFR_WDGTB_2


	)

68 
	#LL_WWDG_PRESCALER_32
 (
WWDG_CFR_WDGTB_2
 | 
WWDG_CFR_WDGTB_0
è

	)

69 
	#LL_WWDG_PRESCALER_64
 (
WWDG_CFR_WDGTB_2
 | 
WWDG_CFR_WDGTB_1
è

	)

70 
	#LL_WWDG_PRESCALER_128
 (
WWDG_CFR_WDGTB_2
 | 
WWDG_CFR_WDGTB_1
 | 
WWDG_CFR_WDGTB_0
è

	)

93 
	#LL_WWDG_Wr™eReg
(
__INSTANCE__
, 
__REG__
, 
__VALUE__
è
	`WRITE_REG
(__INSTANCE__->__REG__, (__VALUE__))

	)

101 
	#LL_WWDG_R—dReg
(
__INSTANCE__
, 
__REG__
è
	`READ_REG
(__INSTANCE__->__REG__)

	)

128 
__STATIC_INLINE
 
LL_WWDG_EÇbË
(
WWDG_Ty³Def
 *
WWDGx
)

130 
SET_BIT
(
WWDGx
->
CR
, 
WWDG_CR_WDGA
);

139 
__STATIC_INLINE
 
ušt32_t
 
LL_WWDG_IsEÇbËd
(
WWDG_Ty³Def
 *
WWDGx
)

141  ((
READ_BIT
(
WWDGx
->
CR
, 
WWDG_CR_WDGA
) == (WWDG_CR_WDGA)) ? 1UL : 0UL);

155 
__STATIC_INLINE
 
LL_WWDG_S‘CouÁ”
(
WWDG_Ty³Def
 *
WWDGx
, 
ušt32_t
 
CouÁ”
)

157 
MODIFY_REG
(
WWDGx
->
CR
, 
WWDG_CR_T
, 
CouÁ”
);

166 
__STATIC_INLINE
 
ušt32_t
 
LL_WWDG_G‘CouÁ”
(
WWDG_Ty³Def
 *
WWDGx
)

168  (
READ_BIT
(
WWDGx
->
CR
, 
WWDG_CR_T
));

188 
__STATIC_INLINE
 
LL_WWDG_S‘P»sÿËr
(
WWDG_Ty³Def
 *
WWDGx
, 
ušt32_t
 
P»sÿËr
)

190 
MODIFY_REG
(
WWDGx
->
CFR
, 
WWDG_CFR_WDGTB
, 
P»sÿËr
);

207 
__STATIC_INLINE
 
ušt32_t
 
LL_WWDG_G‘P»sÿËr
(
WWDG_Ty³Def
 *
WWDGx
)

209  (
READ_BIT
(
WWDGx
->
CFR
, 
WWDG_CFR_WDGTB
));

228 
__STATIC_INLINE
 
LL_WWDG_S‘Wšdow
(
WWDG_Ty³Def
 *
WWDGx
, 
ušt32_t
 
Wšdow
)

230 
MODIFY_REG
(
WWDGx
->
CFR
, 
WWDG_CFR_W
, 
Wšdow
);

239 
__STATIC_INLINE
 
ušt32_t
 
LL_WWDG_G‘Wšdow
(
WWDG_Ty³Def
 *
WWDGx
)

241  (
READ_BIT
(
WWDGx
->
CFR
, 
WWDG_CFR_W
));

260 
__STATIC_INLINE
 
ušt32_t
 
LL_WWDG_IsAùiveFÏg_EWKUP
(
WWDG_Ty³Def
 *
WWDGx
)

262  ((
READ_BIT
(
WWDGx
->
SR
, 
WWDG_SR_EWIF
) == (WWDG_SR_EWIF)) ? 1UL : 0UL);

271 
__STATIC_INLINE
 
LL_WWDG_CË¬FÏg_EWKUP
(
WWDG_Ty³Def
 *
WWDGx
)

273 
WRITE_REG
(
WWDGx
->
SR
, ~
WWDG_SR_EWIF
);

291 
__STATIC_INLINE
 
LL_WWDG_EÇbËIT_EWKUP
(
WWDG_Ty³Def
 *
WWDGx
)

293 
SET_BIT
(
WWDGx
->
CFR
, 
WWDG_CFR_EWI
);

302 
__STATIC_INLINE
 
ušt32_t
 
LL_WWDG_IsEÇbËdIT_EWKUP
(
WWDG_Ty³Def
 *
WWDGx
)

304  ((
READ_BIT
(
WWDGx
->
CFR
, 
WWDG_CFR_EWI
) == (WWDG_CFR_EWI)) ? 1UL : 0UL);

325 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_adc.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_adc.h
"

23 
	~"¡m32g4xx_Î_bus.h
"

25 #ifdeà 
USE_FULL_ASSERT


26 
	~"¡m32_as£¹.h
"

28 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

35 #ià
defšed
 (
ADC1
è|| defšed (
ADC2
è|| defšed (
ADC3
è|| defšed (
ADC4
è|| defšed (
ADC5
)

69 
	#ADC_CLOCK_RATIO_VS_CPU_HIGHEST
 (3968UL)

	)

70 
	#ADC_TIMEOUT_DISABLE_CPU_CYCLES
 (
ADC_CLOCK_RATIO_VS_CPU_HIGHEST
 * 1UL)

	)

71 
	#ADC_TIMEOUT_STOP_CONVERSION_CPU_CYCLES
 (
ADC_CLOCK_RATIO_VS_CPU_HIGHEST
 * 1UL)

	)

85 
	#IS_LL_ADC_COMMON_CLOCK
(
__CLOCK__
) \

86 Ð((
__CLOCK__
è=ð
LL_ADC_CLOCK_SYNC_PCLK_DIV1
) \

87 || ((
__CLOCK__
è=ð
LL_ADC_CLOCK_SYNC_PCLK_DIV2
) \

88 || ((
__CLOCK__
è=ð
LL_ADC_CLOCK_SYNC_PCLK_DIV4
) \

89 || ((
__CLOCK__
è=ð
LL_ADC_CLOCK_ASYNC_DIV1
) \

90 || ((
__CLOCK__
è=ð
LL_ADC_CLOCK_ASYNC_DIV2
) \

91 || ((
__CLOCK__
è=ð
LL_ADC_CLOCK_ASYNC_DIV4
) \

92 || ((
__CLOCK__
è=ð
LL_ADC_CLOCK_ASYNC_DIV6
) \

93 || ((
__CLOCK__
è=ð
LL_ADC_CLOCK_ASYNC_DIV8
) \

94 || ((
__CLOCK__
è=ð
LL_ADC_CLOCK_ASYNC_DIV10
) \

95 || ((
__CLOCK__
è=ð
LL_ADC_CLOCK_ASYNC_DIV12
) \

96 || ((
__CLOCK__
è=ð
LL_ADC_CLOCK_ASYNC_DIV16
) \

97 || ((
__CLOCK__
è=ð
LL_ADC_CLOCK_ASYNC_DIV32
) \

98 || ((
__CLOCK__
è=ð
LL_ADC_CLOCK_ASYNC_DIV64
) \

99 || ((
__CLOCK__
è=ð
LL_ADC_CLOCK_ASYNC_DIV128
) \

100 || ((
__CLOCK__
è=ð
LL_ADC_CLOCK_ASYNC_DIV256
) \

101 )

	)

105 
	#IS_LL_ADC_RESOLUTION
(
__RESOLUTION__
) \

106 Ð((
__RESOLUTION__
è=ð
LL_ADC_RESOLUTION_12B
) \

107 || ((
__RESOLUTION__
è=ð
LL_ADC_RESOLUTION_10B
) \

108 || ((
__RESOLUTION__
è=ð
LL_ADC_RESOLUTION_8B
) \

109 || ((
__RESOLUTION__
è=ð
LL_ADC_RESOLUTION_6B
) \

110 )

	)

112 
	#IS_LL_ADC_DATA_ALIGN
(
__DATA_ALIGN__
) \

113 Ð((
__DATA_ALIGN__
è=ð
LL_ADC_DATA_ALIGN_RIGHT
) \

114 || ((
__DATA_ALIGN__
è=ð
LL_ADC_DATA_ALIGN_LEFT
) \

115 )

	)

117 
	#IS_LL_ADC_LOW_POWER
(
__LOW_POWER__
) \

118 Ð((
__LOW_POWER__
è=ð
LL_ADC_LP_MODE_NONE
) \

119 || ((
__LOW_POWER__
è=ð
LL_ADC_LP_AUTOWAIT
) \

120 )

	)

124 #ià
defšed
(
STM32G474xx
è|| defšed(
STM32G484xx
)

125 
	#IS_LL_ADC_REG_TRIG_SOURCE
(
__ADC_INSTANCE__
, 
__REG_TRIG_SOURCE__
) \

126 Ð((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_SOFTWARE
) \

127 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_TRGO
) \

128 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
) \

129 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_CH3
) \

130 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_TRGO
) \

131 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM3_TRGO
) \

132 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM4_TRGO
) \

133 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM6_TRGO
) \

134 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM7_TRGO
) \

135 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM8_TRGO
) \

136 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
) \

137 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM15_TRGO
) \

138 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM20_TRGO
) \

139 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM20_TRGO2
) \

140 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM20_CH1
) \

141 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_HRTIM_TRG1
) \

142 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_HRTIM_TRG3
) \

143 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_HRTIM_TRG5
) \

144 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_HRTIM_TRG6
) \

145 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_HRTIM_TRG7
) \

146 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_HRTIM_TRG8
) \

147 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_HRTIM_TRG9
) \

148 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_HRTIM_TRG10
) \

149 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_LPTIM_OUT
) \

150 || ((((
__ADC_INSTANCE__
è=ð
ADC1
è|| ((__ADC_INSTANCE__è=ð
ADC2
)) \

152 ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_CH1
) \

153 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_CH2
) \

154 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_CH2
) \

155 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM3_CH4
) \

156 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM4_CH4
) \

157 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM20_CH2
) \

158 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM20_CH3
) \

159 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_EXTI_LINE11
) \

162 || ((((
__ADC_INSTANCE__
è=ð
ADC3
è|| ((__ADC_INSTANCE__è=ð
ADC4
è|| ((__ADC_INSTANCE__è=ð
ADC5
)) \

164 ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_CH1
) \

165 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_CH3
) \

166 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM3_CH1
) \

167 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM4_CH1
) \

168 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM8_CH1
) \

169 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_EXTI_LINE2
) \

170 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_HRTIM_TRG2
) \

171 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_HRTIM_TRG4
) \

174 )

	)

175 #–ià
defšed
(
STM32G473xx
è|| defšed(
STM32G483xx
)

176 
	#IS_LL_ADC_REG_TRIG_SOURCE
(
__ADC_INSTANCE__
, 
__REG_TRIG_SOURCE__
) \

177 Ð((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_SOFTWARE
) \

178 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_TRGO
) \

179 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
) \

180 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_CH3
) \

181 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_TRGO
) \

182 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_CH2
) \

183 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM3_TRGO
) \

184 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM4_TRGO
) \

185 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM6_TRGO
) \

186 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM7_TRGO
) \

187 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM8_TRGO
) \

188 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
) \

189 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM15_TRGO
) \

190 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM20_TRGO
) \

191 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM20_TRGO2
) \

192 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM20_CH1
) \

193 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_LPTIM_OUT
) \

194 || ((((
__ADC_INSTANCE__
è=ð
ADC1
è|| ((__ADC_INSTANCE__è=ð
ADC2
)) \

196 ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_CH1
) \

197 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_CH2
) \

198 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_CH2
) \

199 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM3_CH4
) \

200 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM4_CH4
) \

201 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM20_CH2
) \

202 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM20_CH3
) \

203 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_EXTI_LINE11
) \

206 || ((((
__ADC_INSTANCE__
è=ð
ADC3
è|| ((__ADC_INSTANCE__è=ð
ADC4
è|| ((__ADC_INSTANCE__è=ð
ADC5
)) \

208 ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_CH1
) \

209 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_CH3
) \

210 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM3_CH1
) \

211 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM4_CH1
) \

212 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM8_CH1
) \

213 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_EXTI_LINE2
) \

216 )

	)

217 #–ià
defšed
(
STM32G471xx
)

218 
	#IS_LL_ADC_REG_TRIG_SOURCE
(
__ADC_INSTANCE__
, 
__REG_TRIG_SOURCE__
) \

219 Ð((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_SOFTWARE
) \

220 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_TRGO
) \

221 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
) \

222 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_CH3
) \

223 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_TRGO
) \

224 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_CH2
) \

225 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM3_TRGO
) \

226 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM4_TRGO
) \

227 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM6_TRGO
) \

228 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM7_TRGO
) \

229 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM8_TRGO
) \

230 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
) \

231 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM15_TRGO
) \

232 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_LPTIM_OUT
) \

233 || ((((
__ADC_INSTANCE__
è=ð
ADC1
è|| ((__ADC_INSTANCE__è=ð
ADC2
)) \

235 ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_CH1
) \

236 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_CH2
) \

237 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_CH2
) \

238 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM3_CH4
) \

239 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM4_CH4
) \

240 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_EXTI_LINE11
) \

243 || (((
__ADC_INSTANCE__
è=ð
ADC3
) \

245 ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_CH1
) \

246 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_CH3
) \

247 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM3_CH1
) \

248 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM4_CH1
) \

249 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM8_CH1
) \

250 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_EXTI_LINE2
) \

253 )

	)

254 #–ià
defšed
(
STM32GBK1CB
è|| defšed(
STM32G431xx
è|| defšed(
STM32G441xx
)

255 
	#IS_LL_ADC_REG_TRIG_SOURCE
(
__ADC_INSTANCE__
, 
__REG_TRIG_SOURCE__
) \

256 Ð((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_SOFTWARE
) \

257 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_TRGO
) \

258 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
) \

259 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_CH1
) \

260 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_CH2
) \

261 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM1_CH3
) \

262 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_TRGO
) \

263 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM2_CH2
) \

264 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM3_TRGO
) \

265 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM3_CH4
) \

266 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM4_TRGO
) \

267 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM4_CH4
) \

268 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM6_TRGO
) \

269 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM7_TRGO
) \

270 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM8_TRGO
) \

271 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
) \

272 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_TIM15_TRGO
) \

273 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_LPTIM_OUT
) \

274 || ((
__REG_TRIG_SOURCE__
è=ð
LL_ADC_REG_TRIG_EXT_EXTI_LINE11
) \

275 )

	)

278 
	#IS_LL_ADC_REG_CONTINUOUS_MODE
(
__REG_CONTINUOUS_MODE__
) \

279 Ð((
__REG_CONTINUOUS_MODE__
è=ð
LL_ADC_REG_CONV_SINGLE
) \

280 || ((
__REG_CONTINUOUS_MODE__
è=ð
LL_ADC_REG_CONV_CONTINUOUS
) \

281 )

	)

283 
	#IS_LL_ADC_REG_DMA_TRANSFER
(
__REG_DMA_TRANSFER__
) \

284 Ð((
__REG_DMA_TRANSFER__
è=ð
LL_ADC_REG_DMA_TRANSFER_NONE
) \

285 || ((
__REG_DMA_TRANSFER__
è=ð
LL_ADC_REG_DMA_TRANSFER_LIMITED
) \

286 || ((
__REG_DMA_TRANSFER__
è=ð
LL_ADC_REG_DMA_TRANSFER_UNLIMITED
) \

287 )

	)

289 
	#IS_LL_ADC_REG_OVR_DATA_BEHAVIOR
(
__REG_OVR_DATA_BEHAVIOR__
) \

290 Ð((
__REG_OVR_DATA_BEHAVIOR__
è=ð
LL_ADC_REG_OVR_DATA_PRESERVED
) \

291 || ((
__REG_OVR_DATA_BEHAVIOR__
è=ð
LL_ADC_REG_OVR_DATA_OVERWRITTEN
) \

292 )

	)

294 
	#IS_LL_ADC_REG_SEQ_SCAN_LENGTH
(
__REG_SEQ_SCAN_LENGTH__
) \

295 Ð((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_DISABLE
) \

296 || ((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
) \

297 || ((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
) \

298 || ((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
) \

299 || ((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
) \

300 || ((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
) \

301 || ((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
) \

302 || ((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
) \

303 || ((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
) \

304 || ((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
) \

305 || ((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
) \

306 || ((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
) \

307 || ((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
) \

308 || ((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
) \

309 || ((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
) \

310 || ((
__REG_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
) \

311 )

	)

313 
	#IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE
(
__REG_SEQ_DISCONT_MODE__
) \

314 Ð((
__REG_SEQ_DISCONT_MODE__
è=ð
LL_ADC_REG_SEQ_DISCONT_DISABLE
) \

315 || ((
__REG_SEQ_DISCONT_MODE__
è=ð
LL_ADC_REG_SEQ_DISCONT_1RANK
) \

316 || ((
__REG_SEQ_DISCONT_MODE__
è=ð
LL_ADC_REG_SEQ_DISCONT_2RANKS
) \

317 || ((
__REG_SEQ_DISCONT_MODE__
è=ð
LL_ADC_REG_SEQ_DISCONT_3RANKS
) \

318 || ((
__REG_SEQ_DISCONT_MODE__
è=ð
LL_ADC_REG_SEQ_DISCONT_4RANKS
) \

319 || ((
__REG_SEQ_DISCONT_MODE__
è=ð
LL_ADC_REG_SEQ_DISCONT_5RANKS
) \

320 || ((
__REG_SEQ_DISCONT_MODE__
è=ð
LL_ADC_REG_SEQ_DISCONT_6RANKS
) \

321 || ((
__REG_SEQ_DISCONT_MODE__
è=ð
LL_ADC_REG_SEQ_DISCONT_7RANKS
) \

322 || ((
__REG_SEQ_DISCONT_MODE__
è=ð
LL_ADC_REG_SEQ_DISCONT_8RANKS
) \

323 )

	)

327 #ià
defšed
(
STM32G474xx
è|| defšed(
STM32G484xx
)

328 
	#IS_LL_ADC_INJ_TRIG_SOURCE
(
__ADC_INSTANCE__
, 
__INJ_TRIG_SOURCE__
) \

329 Ð((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_SOFTWARE
) \

330 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
) \

331 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
) \

332 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM1_CH4
) \

333 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
) \

334 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
) \

335 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
) \

336 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
) \

337 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM7_TRGO
) \

338 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
) \

339 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
) \

340 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM8_CH4
) \

341 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
) \

342 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM20_TRGO
) \

343 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2
) \

344 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2
) \

345 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4
) \

346 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5
) \

347 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6
) \

348 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7
) \

349 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8
) \

350 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9
) \

351 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10
) \

352 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_LPTIM_OUT
) \

353 || ((((
__ADC_INSTANCE__
è=ð
ADC1
è|| ((__ADC_INSTANCE__è=ð
ADC2
)) \

355 ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM2_CH1
) \

356 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_CH1
) \

357 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_CH3
) \

358 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_CH4
) \

359 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM16_CH1
) \

360 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM20_CH4
) \

361 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
) \

364 || ((((
__ADC_INSTANCE__
è=ð
ADC3
è|| ((__ADC_INSTANCE__è=ð
ADC4
è|| ((__ADC_INSTANCE__è=ð
ADC5
)) \

366 ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM1_CH3
) \

367 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM4_CH3
) \

368 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM4_CH4
) \

369 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM8_CH2
) \

370 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM20_CH2
) \

371 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1
) \

372 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3
) \

373 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_EXTI_LINE3
) \

376 )

	)

377 #–ià
defšed
(
STM32G473xx
è|| defšed(
STM32G483xx
)

378 
	#IS_LL_ADC_INJ_TRIG_SOURCE
(
__ADC_INSTANCE__
, 
__INJ_TRIG_SOURCE__
) \

379 Ð((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_SOFTWARE
) \

380 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
) \

381 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
) \

382 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM1_CH4
) \

383 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
) \

384 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
) \

385 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
) \

386 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
) \

387 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM7_TRGO
) \

388 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
) \

389 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
) \

390 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM8_CH4
) \

391 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
) \

392 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM20_TRGO
) \

393 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2
) \

394 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_LPTIM_OUT
) \

395 || ((((
__ADC_INSTANCE__
è=ð
ADC1
è|| ((__ADC_INSTANCE__è=ð
ADC2
)) \

397 ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM2_CH1
) \

398 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_CH1
) \

399 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_CH3
) \

400 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_CH4
) \

401 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM16_CH1
) \

402 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM20_CH4
) \

403 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
) \

406 || ((((
__ADC_INSTANCE__
è=ð
ADC3
è|| ((__ADC_INSTANCE__è=ð
ADC4
è|| ((__ADC_INSTANCE__è=ð
ADC5
)) \

408 ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM1_CH3
) \

409 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM4_CH3
) \

410 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM4_CH4
) \

411 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM8_CH2
) \

412 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM20_CH2
) \

413 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_EXTI_LINE3
) \

416 )

	)

417 #–ià
defšed
(
STM32G471xx
)

418 
	#IS_LL_ADC_INJ_TRIG_SOURCE
(
__ADC_INSTANCE__
, 
__INJ_TRIG_SOURCE__
) \

419 Ð((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_SOFTWARE
) \

420 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
) \

421 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
) \

422 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM1_CH4
) \

423 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
) \

424 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
) \

425 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
) \

426 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
) \

427 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM7_TRGO
) \

428 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
) \

429 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
) \

430 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM8_CH4
) \

431 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
) \

432 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_LPTIM_OUT
) \

433 || ((((
__ADC_INSTANCE__
è=ð
ADC1
è|| ((__ADC_INSTANCE__è=ð
ADC2
)) \

435 ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM2_CH1
) \

436 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_CH1
) \

437 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_CH3
) \

438 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_CH4
) \

439 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM16_CH1
) \

440 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
) \

443 || ((((
__ADC_INSTANCE__
è=ð
ADC3
)) \

445 ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM1_CH3
) \

446 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM4_CH3
) \

447 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM4_CH4
) \

448 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM8_CH2
) \

449 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_EXTI_LINE3
) \

452 )

	)

453 #–ià
defšed
(
STM32GBK1CB
è|| defšed(
STM32G431xx
è|| defšed(
STM32G441xx
)

454 
	#IS_LL_ADC_INJ_TRIG_SOURCE
(
__ADC_INSTANCE__
, 
__INJ_TRIG_SOURCE__
) \

455 Ð((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_SOFTWARE
) \

456 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
) \

457 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
) \

458 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM1_CH4
) \

459 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
) \

460 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM2_CH1
) \

461 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
) \

462 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_CH1
) \

463 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_CH3
) \

464 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM3_CH4
) \

465 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
) \

466 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
) \

467 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM7_TRGO
) \

468 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
) \

469 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
) \

470 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM8_CH4
) \

471 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
) \

472 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_TIM16_CH1
) \

473 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_LPTIM_OUT
) \

474 || ((
__INJ_TRIG_SOURCE__
è=ð
LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
) \

475 )

	)

478 
	#IS_LL_ADC_INJ_TRIG_EXT_EDGE
(
__INJ_TRIG_EXT_EDGE__
) \

479 Ð((
__INJ_TRIG_EXT_EDGE__
è=ð
LL_ADC_INJ_TRIG_EXT_RISING
) \

480 || ((
__INJ_TRIG_EXT_EDGE__
è=ð
LL_ADC_INJ_TRIG_EXT_FALLING
) \

481 || ((
__INJ_TRIG_EXT_EDGE__
è=ð
LL_ADC_INJ_TRIG_EXT_RISINGFALLING
) \

482 )

	)

484 
	#IS_LL_ADC_INJ_TRIG_AUTO
(
__INJ_TRIG_AUTO__
) \

485 Ð((
__INJ_TRIG_AUTO__
è=ð
LL_ADC_INJ_TRIG_INDEPENDENT
) \

486 || ((
__INJ_TRIG_AUTO__
è=ð
LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
) \

487 )

	)

489 
	#IS_LL_ADC_INJ_SEQ_SCAN_LENGTH
(
__INJ_SEQ_SCAN_LENGTH__
) \

490 Ð((
__INJ_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_INJ_SEQ_SCAN_DISABLE
) \

491 || ((
__INJ_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
) \

492 || ((
__INJ_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
) \

493 || ((
__INJ_SEQ_SCAN_LENGTH__
è=ð
LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
) \

494 )

	)

496 
	#IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE
(
__INJ_SEQ_DISCONT_MODE__
) \

497 Ð((
__INJ_SEQ_DISCONT_MODE__
è=ð
LL_ADC_INJ_SEQ_DISCONT_DISABLE
) \

498 || ((
__INJ_SEQ_DISCONT_MODE__
è=ð
LL_ADC_INJ_SEQ_DISCONT_1RANK
) \

499 )

	)

501 #ià
defšed
(
ADC_MULTIMODE_SUPPORT
)

504 
	#IS_LL_ADC_MULTI_MODE
(
__MULTI_MODE__
) \

505 Ð((
__MULTI_MODE__
è=ð
LL_ADC_MULTI_INDEPENDENT
) \

506 || ((
__MULTI_MODE__
è=ð
LL_ADC_MULTI_DUAL_REG_SIMULT
) \

507 || ((
__MULTI_MODE__
è=ð
LL_ADC_MULTI_DUAL_REG_INTERL
) \

508 || ((
__MULTI_MODE__
è=ð
LL_ADC_MULTI_DUAL_INJ_SIMULT
) \

509 || ((
__MULTI_MODE__
è=ð
LL_ADC_MULTI_DUAL_INJ_ALTERN
) \

510 || ((
__MULTI_MODE__
è=ð
LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
) \

511 || ((
__MULTI_MODE__
è=ð
LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
) \

512 || ((
__MULTI_MODE__
è=ð
LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
) \

513 )

	)

515 
	#IS_LL_ADC_MULTI_DMA_TRANSFER
(
__MULTI_DMA_TRANSFER__
) \

516 Ð((
__MULTI_DMA_TRANSFER__
è=ð
LL_ADC_MULTI_REG_DMA_EACH_ADC
) \

517 || ((
__MULTI_DMA_TRANSFER__
è=ð
LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
) \

518 || ((
__MULTI_DMA_TRANSFER__
è=ð
LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
) \

519 || ((
__MULTI_DMA_TRANSFER__
è=ð
LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
) \

520 || ((
__MULTI_DMA_TRANSFER__
è=ð
LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
) \

521 )

	)

523 
	#IS_LL_ADC_MULTI_TWOSMP_DELAY
(
__MULTI_TWOSMP_DELAY__
) \

524 Ð((
__MULTI_TWOSMP_DELAY__
è=ð
LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
) \

525 || ((
__MULTI_TWOSMP_DELAY__
è=ð
LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
) \

526 || ((
__MULTI_TWOSMP_DELAY__
è=ð
LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
) \

527 || ((
__MULTI_TWOSMP_DELAY__
è=ð
LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
) \

528 || ((
__MULTI_TWOSMP_DELAY__
è=ð
LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
) \

529 || ((
__MULTI_TWOSMP_DELAY__
è=ð
LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES
) \

530 || ((
__MULTI_TWOSMP_DELAY__
è=ð
LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES
) \

531 || ((
__MULTI_TWOSMP_DELAY__
è=ð
LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES
) \

532 || ((
__MULTI_TWOSMP_DELAY__
è=ð
LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES
) \

533 || ((
__MULTI_TWOSMP_DELAY__
è=ð
LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES
) \

534 || ((
__MULTI_TWOSMP_DELAY__
è=ð
LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES
) \

535 || ((
__MULTI_TWOSMP_DELAY__
è=ð
LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES
) \

536 )

	)

538 
	#IS_LL_ADC_MULTI_MASTER_SLAVE
(
__MULTI_MASTER_SLAVE__
) \

539 Ð((
__MULTI_MASTER_SLAVE__
è=ð
LL_ADC_MULTI_MASTER
) \

540 || ((
__MULTI_MASTER_SLAVE__
è=ð
LL_ADC_MULTI_SLAVE
) \

541 || ((
__MULTI_MASTER_SLAVE__
è=ð
LL_ADC_MULTI_MASTER_SLAVE
) \

542 )

	)

577 
E¼ÜStus
 
	$LL_ADC_CommÚDeIn™
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
)

580 
	`as£¹_·¿m
(
	`IS_ADC_COMMON_INSTANCE
(
ADCxy_COMMON
));

582 ià(
ADCxy_COMMON
 =ð
ADC12_COMMON
)

585 
	`LL_AHB2_GRP1_FÜûRe£t
(
LL_AHB2_GRP1_PERIPH_ADC12
);

588 
	`LL_AHB2_GRP1_R–—£Re£t
(
LL_AHB2_GRP1_PERIPH_ADC12
);

590 #ià
	`defšed
(
ADC345_COMMON
)

594 
	`LL_AHB2_GRP1_FÜûRe£t
(
LL_AHB2_GRP1_PERIPH_ADC345
);

597 
	`LL_AHB2_GRP1_R–—£Re£t
(
LL_AHB2_GRP1_PERIPH_ADC345
);

601  
SUCCESS
;

602 
	}
}

619 
E¼ÜStus
 
	$LL_ADC_CommÚIn™
(
ADC_CommÚ_Ty³Def
 *
ADCxy_COMMON
, 
LL_ADC_CommÚIn™Ty³Def
 *
ADC_CommÚIn™SŒuù
)

621 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

624 
	`as£¹_·¿m
(
	`IS_ADC_COMMON_INSTANCE
(
ADCxy_COMMON
));

625 
	`as£¹_·¿m
(
	`IS_LL_ADC_COMMON_CLOCK
(
ADC_CommÚIn™SŒuù
->
CommÚClock
));

627 #ià
	`defšed
(
ADC_MULTIMODE_SUPPORT
)

628 
	`as£¹_·¿m
(
	`IS_LL_ADC_MULTI_MODE
(
ADC_CommÚIn™SŒuù
->
MuÉimode
));

629 ià(
ADC_CommÚIn™SŒuù
->
MuÉimode
 !ð
LL_ADC_MULTI_INDEPENDENT
)

631 
	`as£¹_·¿m
(
	`IS_LL_ADC_MULTI_DMA_TRANSFER
(
ADC_CommÚIn™SŒuù
->
MuÉiDMAT¿nsãr
));

632 
	`as£¹_·¿m
(
	`IS_LL_ADC_MULTI_TWOSMP_DELAY
(
ADC_CommÚIn™SŒuù
->
MuÉiTwoSam¶šgD–ay
));

641 ià(
	`__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE
(
ADCxy_COMMON
) == 0UL)

652 #ià
	`defšed
(
ADC_MULTIMODE_SUPPORT
)

653 ià(
ADC_CommÚIn™SŒuù
->
MuÉimode
 !ð
LL_ADC_MULTI_INDEPENDENT
)

655 
	`MODIFY_REG
(
ADCxy_COMMON
->
CCR
,

656 
ADC_CCR_CKMODE


657 | 
ADC_CCR_PRESC


658 | 
ADC_CCR_DUAL


659 | 
ADC_CCR_MDMA


660 | 
ADC_CCR_DELAY


662 
ADC_CommÚIn™SŒuù
->
CommÚClock


663 | 
ADC_CommÚIn™SŒuù
->
MuÉimode


664 | 
ADC_CommÚIn™SŒuù
->
MuÉiDMAT¿nsãr


665 | 
ADC_CommÚIn™SŒuù
->
MuÉiTwoSam¶šgD–ay


670 
	`MODIFY_REG
(
ADCxy_COMMON
->
CCR
,

671 
ADC_CCR_CKMODE


672 | 
ADC_CCR_PRESC


673 | 
ADC_CCR_DUAL


674 | 
ADC_CCR_MDMA


675 | 
ADC_CCR_DELAY


677 
ADC_CommÚIn™SŒuù
->
CommÚClock


678 | 
LL_ADC_MULTI_INDEPENDENT


682 
	`LL_ADC_S‘CommÚClock
(
ADCxy_COMMON
, 
ADC_CommÚIn™SŒuù
->
CommÚClock
);

689 
¡©us
 = 
ERROR
;

692  
¡©us
;

693 
	}
}

701 
	$LL_ADC_CommÚSŒuùIn™
(
LL_ADC_CommÚIn™Ty³Def
 *
ADC_CommÚIn™SŒuù
)

706 
ADC_CommÚIn™SŒuù
->
CommÚClock
 = 
LL_ADC_CLOCK_SYNC_PCLK_DIV2
;

708 #ià
	`defšed
(
ADC_MULTIMODE_SUPPORT
)

710 
ADC_CommÚIn™SŒuù
->
MuÉimode
 = 
LL_ADC_MULTI_INDEPENDENT
;

711 
ADC_CommÚIn™SŒuù
->
MuÉiDMAT¿nsãr
 = 
LL_ADC_MULTI_REG_DMA_EACH_ADC
;

712 
ADC_CommÚIn™SŒuù
->
MuÉiTwoSam¶šgD–ay
 = 
LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
;

714 
	}
}

734 
E¼ÜStus
 
	$LL_ADC_DeIn™
(
ADC_Ty³Def
 *
ADCx
)

736 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

738 
__IO
 
ušt32_t
 
timeout_ýu_cyþes
 = 0UL;

741 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
ADCx
));

744 ià(
	`LL_ADC_IsEÇbËd
(
ADCx
) == 1UL)

749 
	`LL_ADC_REG_S‘Trigg”Sourû
(
ADCx
, 
LL_ADC_REG_TRIG_SOFTWARE
);

752 ià(
	`LL_ADC_REG_IsCÚv”siÚOngošg
(
ADCx
) != 0UL)

754 ià(
	`LL_ADC_REG_IsStÝCÚv”siÚOngošg
(
ADCx
) == 0UL)

756 
	`LL_ADC_REG_StÝCÚv”siÚ
(
ADCx
);

763 
	`LL_ADC_INJ_S‘Trigg”Sourû
(
ADCx
, 
LL_ADC_INJ_TRIG_SOFTWARE
);

766 ià(
	`LL_ADC_INJ_IsCÚv”siÚOngošg
(
ADCx
) != 0UL)

768 ià(
	`LL_ADC_INJ_IsStÝCÚv”siÚOngošg
(
ADCx
) == 0UL)

770 
	`LL_ADC_INJ_StÝCÚv”siÚ
(
ADCx
);

775 
timeout_ýu_cyþes
 = 
ADC_TIMEOUT_STOP_CONVERSION_CPU_CYCLES
;

776 (
	`LL_ADC_REG_IsStÝCÚv”siÚOngošg
(
ADCx
)

777 | 
	`LL_ADC_INJ_IsStÝCÚv”siÚOngošg
(
ADCx
)) == 1UL)

779 
timeout_ýu_cyþes
--;

780 ià(
timeout_ýu_cyþes
 == 0UL)

783 
¡©us
 = 
ERROR
;

791 
	`LL_ADC_INJ_S‘QueueMode
(
ADCx
, 
LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
);

794 
	`LL_ADC_Di§bË
(
ADCx
);

797 
timeout_ýu_cyþes
 = 
ADC_TIMEOUT_DISABLE_CPU_CYCLES
;

798 
	`LL_ADC_IsDi§bËOngošg
(
ADCx
) == 1UL)

800 
timeout_ýu_cyþes
--;

801 ià(
timeout_ýu_cyþes
 == 0UL)

804 
¡©us
 = 
ERROR
;

811 ià(
	`READ_BIT
(
ADCx
->
CR
,

812 (
ADC_CR_JADSTP
 | 
ADC_CR_ADSTP
 | 
ADC_CR_JADSTART
 | 
ADC_CR_ADSTART


813 | 
ADC_CR_ADDIS
 | 
ADC_CR_ADEN
)

819 
	`CLEAR_BIT
(
ADCx
->
IER
,

820 (
LL_ADC_IT_ADRDY


821 | 
LL_ADC_IT_EOC


822 | 
LL_ADC_IT_EOS


823 | 
LL_ADC_IT_OVR


824 | 
LL_ADC_IT_EOSMP


825 | 
LL_ADC_IT_JEOC


826 | 
LL_ADC_IT_JEOS


827 | 
LL_ADC_IT_JQOVF


828 | 
LL_ADC_IT_AWD1


829 | 
LL_ADC_IT_AWD2


830 | 
LL_ADC_IT_AWD3


835 
	`SET_BIT
(
ADCx
->
ISR
,

836 (
LL_ADC_FLAG_ADRDY


837 | 
LL_ADC_FLAG_EOC


838 | 
LL_ADC_FLAG_EOS


839 | 
LL_ADC_FLAG_OVR


840 | 
LL_ADC_FLAG_EOSMP


841 | 
LL_ADC_FLAG_JEOC


842 | 
LL_ADC_FLAG_JEOS


843 | 
LL_ADC_FLAG_JQOVF


844 | 
LL_ADC_FLAG_AWD1


845 | 
LL_ADC_FLAG_AWD2


846 | 
LL_ADC_FLAG_AWD3


860 
	`CLEAR_BIT
(
ADCx
->
CR
, 
ADC_CR_ADVREGEN
 | 
ADC_CR_ADCALDIF
);

861 
	`SET_BIT
(
ADCx
->
CR
, 
ADC_CR_DEEPPWD
);

864 
	`MODIFY_REG
(
ADCx
->
CFGR
,

865 (
ADC_CFGR_AWD1CH
 | 
ADC_CFGR_JAUTO
 | 
ADC_CFGR_JAWD1EN


866 | 
ADC_CFGR_AWD1EN
 | 
ADC_CFGR_AWD1SGL
 | 
ADC_CFGR_JQM


867 | 
ADC_CFGR_JDISCEN
 | 
ADC_CFGR_DISCNUM
 | 
ADC_CFGR_DISCEN


868 | 
ADC_CFGR_AUTDLY
 | 
ADC_CFGR_CONT
 | 
ADC_CFGR_OVRMOD


869 | 
ADC_CFGR_EXTEN
 | 
ADC_CFGR_EXTSEL
 | 
ADC_CFGR_ALIGN


870 | 
ADC_CFGR_RES
 | 
ADC_CFGR_DMACFG
 | 
ADC_CFGR_DMAEN
),

871 
ADC_CFGR_JQDIS


875 
	`CLEAR_BIT
(
ADCx
->
CFGR2
,

876 (
ADC_CFGR2_ROVSM
 | 
ADC_CFGR2_TROVS
 | 
ADC_CFGR2_OVSS


877 | 
ADC_CFGR2_SWTRIG
 | 
ADC_CFGR2_BULB
 | 
ADC_CFGR2_SMPTRIG


878 | 
ADC_CFGR2_GCOMP


879 | 
ADC_CFGR2_OVSR
 | 
ADC_CFGR2_JOVSE
 | 
ADC_CFGR2_ROVSE
)

883 
	`CLEAR_BIT
(
ADCx
->
SMPR1
,

884 (
ADC_SMPR1_SMP9
 | 
ADC_SMPR1_SMP8
 | 
ADC_SMPR1_SMP7


885 | 
ADC_SMPR1_SMP6
 | 
ADC_SMPR1_SMP5
 | 
ADC_SMPR1_SMP4


886 | 
ADC_SMPR1_SMP3
 | 
ADC_SMPR1_SMP2
 | 
ADC_SMPR1_SMP1
)

890 
	`CLEAR_BIT
(
ADCx
->
SMPR2
,

891 (
ADC_SMPR2_SMP18
 | 
ADC_SMPR2_SMP17
 | 
ADC_SMPR2_SMP16


892 | 
ADC_SMPR2_SMP15
 | 
ADC_SMPR2_SMP14
 | 
ADC_SMPR2_SMP13


893 | 
ADC_SMPR2_SMP12
 | 
ADC_SMPR2_SMP11
 | 
ADC_SMPR2_SMP10
)

897 
	`MODIFY_REG
(
ADCx
->
TR1
, 
ADC_TR1_AWDFILT
 | 
ADC_TR1_HT1
 | 
ADC_TR1_LT1
, ADC_TR1_HT1);

900 
	`MODIFY_REG
(
ADCx
->
TR2
, 
ADC_TR2_HT2
 | 
ADC_TR2_LT2
, ADC_TR2_HT2);

903 
	`MODIFY_REG
(
ADCx
->
TR3
, 
ADC_TR3_HT3
 | 
ADC_TR3_LT3
, ADC_TR3_HT3);

906 
	`CLEAR_BIT
(
ADCx
->
SQR1
,

907 (
ADC_SQR1_SQ4
 | 
ADC_SQR1_SQ3
 | 
ADC_SQR1_SQ2


908 | 
ADC_SQR1_SQ1
 | 
ADC_SQR1_L
)

912 
	`CLEAR_BIT
(
ADCx
->
SQR2
,

913 (
ADC_SQR2_SQ9
 | 
ADC_SQR2_SQ8
 | 
ADC_SQR2_SQ7


914 | 
ADC_SQR2_SQ6
 | 
ADC_SQR2_SQ5
)

918 
	`CLEAR_BIT
(
ADCx
->
SQR3
,

919 (
ADC_SQR3_SQ14
 | 
ADC_SQR3_SQ13
 | 
ADC_SQR3_SQ12


920 | 
ADC_SQR3_SQ11
 | 
ADC_SQR3_SQ10
)

924 
	`CLEAR_BIT
(
ADCx
->
SQR4
, 
ADC_SQR4_SQ16
 | 
ADC_SQR4_SQ15
);

927 
	`CLEAR_BIT
(
ADCx
->
JSQR
,

928 (
ADC_JSQR_JL


929 | 
ADC_JSQR_JEXTSEL
 | 
ADC_JSQR_JEXTEN


930 | 
ADC_JSQR_JSQ4
 | 
ADC_JSQR_JSQ3


931 | 
ADC_JSQR_JSQ2
 | 
ADC_JSQR_JSQ1
)

938 
	`CLEAR_BIT
(
ADCx
->
OFR1
, 
ADC_OFR1_OFFSET1_EN
 | 
ADC_OFR1_OFFSET1_CH
 | 
ADC_OFR1_OFFSET1
 | 
ADC_OFR1_SATEN
 | 
ADC_OFR1_OFFSETPOS
);

940 
	`CLEAR_BIT
(
ADCx
->
OFR2
, 
ADC_OFR2_OFFSET2_EN
 | 
ADC_OFR2_OFFSET2_CH
 | 
ADC_OFR2_OFFSET2
 | 
ADC_OFR2_SATEN
 | 
ADC_OFR2_OFFSETPOS
);

942 
	`CLEAR_BIT
(
ADCx
->
OFR3
, 
ADC_OFR3_OFFSET3_EN
 | 
ADC_OFR3_OFFSET3_CH
 | 
ADC_OFR3_OFFSET3
 | 
ADC_OFR3_SATEN
 | 
ADC_OFR3_OFFSETPOS
);

944 
	`CLEAR_BIT
(
ADCx
->
OFR4
, 
ADC_OFR4_OFFSET4_EN
 | 
ADC_OFR4_OFFSET4_CH
 | 
ADC_OFR4_OFFSET4
 | 
ADC_OFR4_SATEN
 | 
ADC_OFR4_OFFSETPOS
);

950 
	`CLEAR_BIT
(
ADCx
->
AWD2CR
, 
ADC_AWD2CR_AWD2CH
);

953 
	`CLEAR_BIT
(
ADCx
->
AWD3CR
, 
ADC_AWD3CR_AWD3CH
);

956 
	`CLEAR_BIT
(
ADCx
->
DIFSEL
, 
ADC_DIFSEL_DIFSEL
);

959 
	`CLEAR_BIT
(
ADCx
->
CALFACT
, 
ADC_CALFACT_CALFACT_D
 | 
ADC_CALFACT_CALFACT_S
);

962 
	`CLEAR_BIT
(
ADCx
->
GCOMP
, 
ADC_GCOMP_GCOMPCOEFF
);

975 
¡©us
 = 
ERROR
;

978  
¡©us
;

979 
	}
}

1014 
E¼ÜStus
 
	$LL_ADC_In™
(
ADC_Ty³Def
 *
ADCx
, 
LL_ADC_In™Ty³Def
 *
ADC_In™SŒuù
)

1016 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

1019 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
ADCx
));

1021 
	`as£¹_·¿m
(
	`IS_LL_ADC_RESOLUTION
(
ADC_In™SŒuù
->
ResÞutiÚ
));

1022 
	`as£¹_·¿m
(
	`IS_LL_ADC_DATA_ALIGN
(
ADC_In™SŒuù
->
D©aAlignm’t
));

1023 
	`as£¹_·¿m
(
	`IS_LL_ADC_LOW_POWER
(
ADC_In™SŒuù
->
LowPow”Mode
));

1027 ià(
	`LL_ADC_IsEÇbËd
(
ADCx
) == 0UL)

1034 
	`MODIFY_REG
(
ADCx
->
CFGR
,

1035 
ADC_CFGR_RES


1036 | 
ADC_CFGR_ALIGN


1037 | 
ADC_CFGR_AUTDLY


1039 
ADC_In™SŒuù
->
ResÞutiÚ


1040 | 
ADC_In™SŒuù
->
D©aAlignm’t


1041 | 
ADC_In™SŒuù
->
LowPow”Mode


1048 
¡©us
 = 
ERROR
;

1050  
¡©us
;

1051 
	}
}

1059 
	$LL_ADC_SŒuùIn™
(
LL_ADC_In™Ty³Def
 *
ADC_In™SŒuù
)

1063 
ADC_In™SŒuù
->
ResÞutiÚ
 = 
LL_ADC_RESOLUTION_12B
;

1064 
ADC_In™SŒuù
->
D©aAlignm’t
 = 
LL_ADC_DATA_ALIGN_RIGHT
;

1065 
ADC_In™SŒuù
->
LowPow”Mode
 = 
LL_ADC_LP_MODE_NONE
;

1067 
	}
}

1101 
E¼ÜStus
 
	$LL_ADC_REG_In™
(
ADC_Ty³Def
 *
ADCx
, 
LL_ADC_REG_In™Ty³Def
 *
ADC_REG_In™SŒuù
)

1103 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

1106 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
ADCx
));

1107 
	`as£¹_·¿m
(
	`IS_LL_ADC_REG_TRIG_SOURCE
(
ADCx
, 
ADC_REG_In™SŒuù
->
Trigg”Sourû
));

1108 
	`as£¹_·¿m
(
	`IS_LL_ADC_REG_SEQ_SCAN_LENGTH
(
ADC_REG_In™SŒuù
->
Sequ’ûrL’gth
));

1109 ià(
ADC_REG_In™SŒuù
->
Sequ’ûrL’gth
 !ð
LL_ADC_REG_SEQ_SCAN_DISABLE
)

1111 
	`as£¹_·¿m
(
	`IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE
(
ADC_REG_In™SŒuù
->
Sequ’ûrDiscÚt
));

1113 
	`as£¹_·¿m
(
	`IS_LL_ADC_REG_CONTINUOUS_MODE
(
ADC_REG_In™SŒuù
->
CÚtšuousMode
));

1114 
	`as£¹_·¿m
(
	`IS_LL_ADC_REG_DMA_TRANSFER
(
ADC_REG_In™SŒuù
->
DMAT¿nsãr
));

1115 
	`as£¹_·¿m
(
	`IS_LL_ADC_REG_OVR_DATA_BEHAVIOR
(
ADC_REG_In™SŒuù
->
Ov”run
));

1119 ià(
	`LL_ADC_IsEÇbËd
(
ADCx
) == 0UL)

1132 ià(
ADC_REG_In™SŒuù
->
Sequ’ûrL’gth
 !ð
LL_ADC_REG_SEQ_SCAN_DISABLE
)

1134 
	`MODIFY_REG
(
ADCx
->
CFGR
,

1135 
ADC_CFGR_EXTSEL


1136 | 
ADC_CFGR_EXTEN


1137 | 
ADC_CFGR_DISCEN


1138 | 
ADC_CFGR_DISCNUM


1139 | 
ADC_CFGR_CONT


1140 | 
ADC_CFGR_DMAEN


1141 | 
ADC_CFGR_DMACFG


1142 | 
ADC_CFGR_OVRMOD


1144 
ADC_REG_In™SŒuù
->
Trigg”Sourû


1145 | 
ADC_REG_In™SŒuù
->
Sequ’ûrDiscÚt


1146 | 
ADC_REG_In™SŒuù
->
CÚtšuousMode


1147 | 
ADC_REG_In™SŒuù
->
DMAT¿nsãr


1148 | 
ADC_REG_In™SŒuù
->
Ov”run


1153 
	`MODIFY_REG
(
ADCx
->
CFGR
,

1154 
ADC_CFGR_EXTSEL


1155 | 
ADC_CFGR_EXTEN


1156 | 
ADC_CFGR_DISCEN


1157 | 
ADC_CFGR_DISCNUM


1158 | 
ADC_CFGR_CONT


1159 | 
ADC_CFGR_DMAEN


1160 | 
ADC_CFGR_DMACFG


1161 | 
ADC_CFGR_OVRMOD


1163 
ADC_REG_In™SŒuù
->
Trigg”Sourû


1164 | 
LL_ADC_REG_SEQ_DISCONT_DISABLE


1165 | 
ADC_REG_In™SŒuù
->
CÚtšuousMode


1166 | 
ADC_REG_In™SŒuù
->
DMAT¿nsãr


1167 | 
ADC_REG_In™SŒuù
->
Ov”run


1172 
	`LL_ADC_REG_S‘Sequ’ûrL’gth
(
ADCx
, 
ADC_REG_In™SŒuù
->
Sequ’ûrL’gth
);

1177 
¡©us
 = 
ERROR
;

1179  
¡©us
;

1180 
	}
}

1188 
	$LL_ADC_REG_SŒuùIn™
(
LL_ADC_REG_In™Ty³Def
 *
ADC_REG_In™SŒuù
)

1194 
ADC_REG_In™SŒuù
->
Trigg”Sourû
 = 
LL_ADC_REG_TRIG_SOFTWARE
;

1195 
ADC_REG_In™SŒuù
->
Sequ’ûrL’gth
 = 
LL_ADC_REG_SEQ_SCAN_DISABLE
;

1196 
ADC_REG_In™SŒuù
->
Sequ’ûrDiscÚt
 = 
LL_ADC_REG_SEQ_DISCONT_DISABLE
;

1197 
ADC_REG_In™SŒuù
->
CÚtšuousMode
 = 
LL_ADC_REG_CONV_SINGLE
;

1198 
ADC_REG_In™SŒuù
->
DMAT¿nsãr
 = 
LL_ADC_REG_DMA_TRANSFER_NONE
;

1199 
ADC_REG_In™SŒuù
->
Ov”run
 = 
LL_ADC_REG_OVR_DATA_OVERWRITTEN
;

1200 
	}
}

1234 
E¼ÜStus
 
	$LL_ADC_INJ_In™
(
ADC_Ty³Def
 *
ADCx
, 
LL_ADC_INJ_In™Ty³Def
 *
ADC_INJ_In™SŒuù
)

1236 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

1239 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
ADCx
));

1240 
	`as£¹_·¿m
(
	`IS_LL_ADC_INJ_TRIG_SOURCE
(
ADCx
, 
ADC_INJ_In™SŒuù
->
Trigg”Sourû
));

1241 
	`as£¹_·¿m
(
	`IS_LL_ADC_INJ_SEQ_SCAN_LENGTH
(
ADC_INJ_In™SŒuù
->
Sequ’ûrL’gth
));

1242 ià(
ADC_INJ_In™SŒuù
->
Sequ’ûrL’gth
 !ð
LL_ADC_INJ_SEQ_SCAN_DISABLE
)

1244 
	`as£¹_·¿m
(
	`IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE
(
ADC_INJ_In™SŒuù
->
Sequ’ûrDiscÚt
));

1246 
	`as£¹_·¿m
(
	`IS_LL_ADC_INJ_TRIG_AUTO
(
ADC_INJ_In™SŒuù
->
TrigAuto
));

1250 ià(
	`LL_ADC_IsEÇbËd
(
ADCx
) == 0UL)

1261 ià(
ADC_INJ_In™SŒuù
->
Sequ’ûrL’gth
 !ð
LL_ADC_REG_SEQ_SCAN_DISABLE
)

1263 
	`MODIFY_REG
(
ADCx
->
CFGR
,

1264 
ADC_CFGR_JDISCEN


1265 | 
ADC_CFGR_JAUTO


1267 
ADC_INJ_In™SŒuù
->
Sequ’ûrDiscÚt


1268 | 
ADC_INJ_In™SŒuù
->
TrigAuto


1273 
	`MODIFY_REG
(
ADCx
->
CFGR
,

1274 
ADC_CFGR_JDISCEN


1275 | 
ADC_CFGR_JAUTO


1277 
LL_ADC_REG_SEQ_DISCONT_DISABLE


1278 | 
ADC_INJ_In™SŒuù
->
TrigAuto


1282 
	`MODIFY_REG
(
ADCx
->
JSQR
,

1283 
ADC_JSQR_JEXTSEL


1284 | 
ADC_JSQR_JEXTEN


1285 | 
ADC_JSQR_JL


1287 
ADC_INJ_In™SŒuù
->
Trigg”Sourû


1288 | 
ADC_INJ_In™SŒuù
->
Sequ’ûrL’gth


1294 
¡©us
 = 
ERROR
;

1296  
¡©us
;

1297 
	}
}

1305 
	$LL_ADC_INJ_SŒuùIn™
(
LL_ADC_INJ_In™Ty³Def
 *
ADC_INJ_In™SŒuù
)

1309 
ADC_INJ_In™SŒuù
->
Trigg”Sourû
 = 
LL_ADC_INJ_TRIG_SOFTWARE
;

1310 
ADC_INJ_In™SŒuù
->
Sequ’ûrL’gth
 = 
LL_ADC_INJ_SEQ_SCAN_DISABLE
;

1311 
ADC_INJ_In™SŒuù
->
Sequ’ûrDiscÚt
 = 
LL_ADC_INJ_SEQ_DISCONT_DISABLE
;

1312 
ADC_INJ_In™SŒuù
->
TrigAuto
 = 
LL_ADC_INJ_TRIG_INDEPENDENT
;

1313 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_comp.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_comp.h
"

24 #ifdeà 
USE_FULL_ASSERT


25 
	~"¡m32_as£¹.h
"

27 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

56 
	#IS_LL_COMP_INPUT_PLUS
(
__COMP_INSTANCE__
, 
__INPUT_PLUS__
) \

57 Ð((
__INPUT_PLUS__
è=ð
LL_COMP_INPUT_PLUS_IO1
) \

58 || ((
__INPUT_PLUS__
è=ð
LL_COMP_INPUT_PLUS_IO2
) \

59 )

	)

60 #ià
defšed
(
STM32G474xx
è|| defšed(
STM32G484xx
è|| defšed(
STM32G473xx
è|| defšed(
STM32G483xx
)

61 
	#IS_LL_COMP_INPUT_MINUS
(
__COMP_INSTANCE__
, 
__INPUT_MINUS__
) \

62 (((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_1_4VREFINT
) || \

63 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_1_2VREFINT
) || \

64 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_3_4VREFINT
) || \

65 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_VREFINT
) || \

66 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_IO1
) || \

67 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_IO2
) || \

68 (((
__COMP_INSTANCE__
è=ð
COMP1
) && \

69 (((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC1_CH1
) || \

70 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC3_CH1
)) \

72 (((
__COMP_INSTANCE__
è=ð
COMP2
) && \

73 (((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC1_CH2
) || \

74 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC3_CH2
)) \

76 (((
__COMP_INSTANCE__
è=ð
COMP3
) && \

77 (((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC1_CH1
) || \

78 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC3_CH1
)) \

80 (((
__COMP_INSTANCE__
è=ð
COMP4
) && \

81 (((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC1_CH1
) || \

82 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC3_CH2
)) \

84 (((
__COMP_INSTANCE__
è=ð
COMP5
) && \

85 (((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC1_CH2
) || \

86 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC4_CH1
)) \

88 (((
__COMP_INSTANCE__
è=ð
COMP6
) && \

89 (((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC2_CH1
) || \

90 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC4_CH2
)) \

92 (((
__COMP_INSTANCE__
è=ð
COMP7
) && \

93 (((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC2_CH1
) || \

94 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC4_CH1
)) \

95 ))

	)

96 #–ià
defšed
(
STM32GBK1CB
è|| defšed(
STM32G431xx
è|| defšed(
STM32G441xx
è|| defšed(
STM32G471xx
)

97 
	#IS_LL_COMP_INPUT_MINUS
(
__COMP_INSTANCE__
, 
__INPUT_MINUS__
) \

98 (((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_1_4VREFINT
) || \

99 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_1_2VREFINT
) || \

100 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_3_4VREFINT
) || \

101 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_VREFINT
) || \

102 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_IO1
) || \

103 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_IO2
) || \

104 (((
__COMP_INSTANCE__
è=ð
COMP1
) && \

105 (((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC1_CH1
) || \

106 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC3_CH1
)) \

108 (((
__COMP_INSTANCE__
è=ð
COMP2
) && \

109 (((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC1_CH2
) || \

110 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC3_CH2
)) \

112 (((
__COMP_INSTANCE__
è=ð
COMP3
) && \

113 (((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC1_CH1
) || \

114 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC3_CH1
)) \

116 (((
__COMP_INSTANCE__
è=ð
COMP4
) && \

117 (((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC1_CH1
) || \

118 ((
__INPUT_MINUS__
è=ð
LL_COMP_INPUT_MINUS_DAC3_CH2
)) \

119 ))

	)

122 
	#IS_LL_COMP_INPUT_HYSTERESIS
(
__INPUT_HYSTERESIS__
) \

123 Ð((
__INPUT_HYSTERESIS__
è=ð
LL_COMP_HYSTERESIS_NONE
) \

124 || ((
__INPUT_HYSTERESIS__
è=ð
LL_COMP_HYSTERESIS_10MV
) \

125 || ((
__INPUT_HYSTERESIS__
è=ð
LL_COMP_HYSTERESIS_20MV
) \

126 || ((
__INPUT_HYSTERESIS__
è=ð
LL_COMP_HYSTERESIS_30MV
) \

127 || ((
__INPUT_HYSTERESIS__
è=ð
LL_COMP_HYSTERESIS_40MV
) \

128 || ((
__INPUT_HYSTERESIS__
è=ð
LL_COMP_HYSTERESIS_50MV
) \

129 || ((
__INPUT_HYSTERESIS__
è=ð
LL_COMP_HYSTERESIS_60MV
) \

130 || ((
__INPUT_HYSTERESIS__
è=ð
LL_COMP_HYSTERESIS_70MV
) \

131 )

	)

133 
	#IS_LL_COMP_OUTPUT_POLARITY
(
__POLARITY__
) \

134 Ð((
__POLARITY__
è=ð
LL_COMP_OUTPUTPOL_NONINVERTED
) \

135 || ((
__POLARITY__
è=ð
LL_COMP_OUTPUTPOL_INVERTED
) \

136 )

	)

138 #ià
defšed
(
STM32G474xx
è|| defšed(
STM32G484xx
è|| defšed(
STM32G473xx
è|| defšed(
STM32G483xx
)

139 
	#IS_LL_COMP_OUTPUT_BLANKING_SOURCE
(
__INSTANCE__
, 
__OUTPUT_BLANKING_SOURCE__
) \

140 ((((
__INSTANCE__
è=ð
COMP1
) && \

141 (((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_NONE
) || \

142 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM1_OC5_COMP1
) || \

143 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM2_OC3_COMP1
) || \

144 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM3_OC3_COMP1
) || \

145 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM8_OC5_COMP1
))) \

147 (((
__INSTANCE__
è=ð
COMP2
) && \

148 (((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_NONE
) || \

149 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM1_OC5_COMP2
) || \

150 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM2_OC3_COMP2
) || \

151 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM3_OC3_COMP2
) || \

152 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM8_OC5_COMP2
))) \

154 (((
__INSTANCE__
è=ð
COMP3
) && \

155 (((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_NONE
) || \

156 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM1_OC5_COMP3
) || \

157 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM2_OC4_COMP3
) || \

158 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM3_OC3_COMP3
) || \

159 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM8_OC5_COMP3
))) \

161 (((
__INSTANCE__
è=ð
COMP4
) && \

162 (((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_NONE
) || \

163 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM1_OC5_COMP4
) || \

164 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM3_OC4_COMP4
) || \

165 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM8_OC5_COMP4
) || \

166 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM15_OC1_COMP4
))) \

168 (((
__INSTANCE__
è=ð
COMP5
) && \

169 (((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_NONE
) || \

170 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM1_OC5_COMP5
) || \

171 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM2_OC3_COMP5
) || \

172 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM3_OC3_COMP5
) || \

173 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM8_OC5_COMP5
))) \

175 (((
__INSTANCE__
è=ð
COMP6
) && \

176 (((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_NONE
) || \

177 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM1_OC5_COMP6
) || \

178 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM2_OC4_COMP6
) || \

179 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM8_OC5_COMP6
) || \

180 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM15_OC2_COMP6
))) \

182 (((
__INSTANCE__
è=ð
COMP7
) && \

183 (((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_NONE
) || \

184 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM1_OC5_COMP7
) || \

185 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM3_OC3_COMP7
) || \

186 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM8_OC5_COMP7
) || \

187 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM15_OC2_COMP7
))) \

188 || ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM20_OC5
) \

189 || ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM15_OC1
) \

190 || ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM4_OC3
) \

191 )

	)

192 #–ià
defšed
(
STM32GBK1CB
è|| defšed(
STM32G431xx
è|| defšed(
STM32G441xx
è|| defšed(
STM32G471xx
)

193 
	#IS_LL_COMP_OUTPUT_BLANKING_SOURCE
(
__INSTANCE__
, 
__OUTPUT_BLANKING_SOURCE__
) \

194 ((((
__INSTANCE__
è=ð
COMP1
) && \

195 (((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_NONE
) || \

196 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM1_OC5_COMP1
) || \

197 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM2_OC3_COMP1
) || \

198 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM3_OC3_COMP1
) || \

199 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM8_OC5_COMP1
))) \

201 (((
__INSTANCE__
è=ð
COMP2
) && \

202 (((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_NONE
) || \

203 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM1_OC5_COMP2
) || \

204 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM2_OC3_COMP2
) || \

205 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM3_OC3_COMP2
) || \

206 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM8_OC5_COMP2
))) \

208 (((
__INSTANCE__
è=ð
COMP3
) && \

209 (((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_NONE
) || \

210 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM1_OC5_COMP3
) || \

211 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM2_OC4_COMP3
) || \

212 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM3_OC3_COMP3
) || \

213 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM8_OC5_COMP3
))) \

215 (((
__INSTANCE__
è=ð
COMP4
) && \

216 (((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_NONE
) || \

217 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM1_OC5_COMP4
) || \

218 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM3_OC4_COMP4
) || \

219 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM8_OC5_COMP4
) || \

220 ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM15_OC1_COMP4
))) \

221 || ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM15_OC1
) \

222 || ((
__OUTPUT_BLANKING_SOURCE__
è=ð
LL_COMP_BLANKINGSRC_TIM4_OC3
) \

223 )

	)

252 
E¼ÜStus
 
	$LL_COMP_DeIn™
(
COMP_Ty³Def
 *
COMPx
)

254 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

257 
	`as£¹_·¿m
(
	`IS_COMP_ALL_INSTANCE
(
COMPx
));

261 ià(
	`LL_COMP_IsLocked
(
COMPx
) == 0UL)

263 
	`LL_COMP_Wr™eReg
(
COMPx
, 
CSR
, 0x00000000UL);

271 
¡©us
 = 
ERROR
;

274  
¡©us
;

275 
	}
}

289 
E¼ÜStus
 
	$LL_COMP_In™
(
COMP_Ty³Def
 *
COMPx
, 
LL_COMP_In™Ty³Def
 *
COMP_In™SŒuù
)

291 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

294 
	`as£¹_·¿m
(
	`IS_COMP_ALL_INSTANCE
(
COMPx
));

295 
	`as£¹_·¿m
(
	`IS_LL_COMP_INPUT_PLUS
(
COMPx
, 
COMP_In™SŒuù
->
IÅutPlus
));

296 
	`as£¹_·¿m
(
	`IS_LL_COMP_INPUT_MINUS
(
COMPx
, 
COMP_In™SŒuù
->
IÅutMšus
));

297 
	`as£¹_·¿m
(
	`IS_LL_COMP_INPUT_HYSTERESIS
(
COMP_In™SŒuù
->
IÅutHy¡”esis
));

298 
	`as£¹_·¿m
(
	`IS_LL_COMP_OUTPUT_POLARITY
(
COMP_In™SŒuù
->
OuutPÞ¬™y
));

299 
	`as£¹_·¿m
(
	`IS_LL_COMP_OUTPUT_BLANKING_SOURCE
(
COMPx
, 
COMP_In™SŒuù
->
OuutBÏnkšgSourû
));

303 ià(
	`LL_COMP_IsLocked
(
COMPx
) == 0UL)

311 
	`MODIFY_REG
(
COMPx
->
CSR
,

312 
COMP_CSR_INPSEL


313 | 
COMP_CSR_SCALEN


314 | 
COMP_CSR_BRGEN


315 | 
COMP_CSR_INMSEL


316 | 
COMP_CSR_HYST


317 | 
COMP_CSR_POLARITY


318 | 
COMP_CSR_BLANKING


320 
COMP_In™SŒuù
->
IÅutPlus


321 | 
COMP_In™SŒuù
->
IÅutMšus


322 | 
COMP_In™SŒuù
->
IÅutHy¡”esis


323 | 
COMP_In™SŒuù
->
OuutPÞ¬™y


324 | 
COMP_In™SŒuù
->
OuutBÏnkšgSourû


331 
¡©us
 = 
ERROR
;

334  
¡©us
;

335 
	}
}

343 
	$LL_COMP_SŒuùIn™
(
LL_COMP_In™Ty³Def
 *
COMP_In™SŒuù
)

346 
COMP_In™SŒuù
->
IÅutPlus
 = 
LL_COMP_INPUT_PLUS_IO1
;

347 
COMP_In™SŒuù
->
IÅutMšus
 = 
LL_COMP_INPUT_MINUS_VREFINT
;

348 
COMP_In™SŒuù
->
IÅutHy¡”esis
 = 
LL_COMP_HYSTERESIS_NONE
;

349 
COMP_In™SŒuù
->
OuutPÞ¬™y
 = 
LL_COMP_OUTPUTPOL_NONINVERTED
;

350 
COMP_In™SŒuù
->
OuutBÏnkšgSourû
 = 
LL_COMP_BLANKINGSRC_NONE
;

351 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_cordic.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_cÜdic.h
"

23 
	~"¡m32g4xx_Î_bus.h
"

24 #ifdeà 
USE_FULL_ASSERT


25 
	~"¡m32_as£¹.h
"

27 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

34 #ià
defšed
(
CORDIC
)

62 
E¼ÜStus
 
	$LL_CORDIC_DeIn™
(
CORDIC_Ty³Def
 *
CORDICx
)

64 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

67 
	`as£¹_·¿m
(
	`IS_CORDIC_ALL_INSTANCE
(
CORDICx
));

69 ià(
CORDICx
 =ð
CORDIC
)

72 
	`LL_AHB1_GRP1_FÜûRe£t
(
LL_AHB1_GRP1_PERIPH_CORDIC
);

75 
	`LL_AHB1_GRP1_R–—£Re£t
(
LL_AHB1_GRP1_PERIPH_CORDIC
);

79 
¡©us
 = 
ERROR
;

82  (
¡©us
);

83 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_crc.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_üc.h
"

23 
	~"¡m32g4xx_Î_bus.h
"

25 #ifdeà 
USE_FULL_ASSERT


26 
	~"¡m32_as£¹.h
"

28 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

35 #ià
defšed
 (
CRC
)

63 
E¼ÜStus
 
	$LL_CRC_DeIn™
(
CRC_Ty³Def
 *
CRCx
)

65 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

68 
	`as£¹_·¿m
(
	`IS_CRC_ALL_INSTANCE
(
CRCx
));

70 ià(
CRCx
 =ð
CRC
)

73 
	`LL_AHB1_GRP1_FÜûRe£t
(
LL_AHB1_GRP1_PERIPH_CRC
);

76 
	`LL_AHB1_GRP1_R–—£Re£t
(
LL_AHB1_GRP1_PERIPH_CRC
);

80 
¡©us
 = 
ERROR
;

83  (
¡©us
);

84 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_crs.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_üs.h
"

23 
	~"¡m32g4xx_Î_bus.h
"

29 #ià
defšed
(
CRS
)

56 
E¼ÜStus
 
	$LL_CRS_DeIn™
()

58 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_CRS
);

59 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_CRS
);

61  
SUCCESS
;

62 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_dac.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_dac.h
"

23 
	~"¡m32g4xx_Î_bus.h
"

25 #ifdeà
USE_FULL_ASSERT


26 
	~"¡m32_as£¹.h
"

28 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

35 #ià
defšed
(
DAC1
è|| defšed(
DAC2
è|| defšed(
DAC3
è||defšed (
DAC4
)

49 #ià
defšed
(
STM32G474xx
è|| defšed(
STM32G484xx
è|| defšed(
STM32G473xx
è|| defšed(
STM32G483xx
)

50 
	#IS_LL_DAC_CHANNEL
(
__DACX__
, 
__DAC_CHANNEL__
) \

51 (((
__DACX__
è=ð
DAC2
) ? \

52 ((
__DAC_CHANNEL__
è=ð
LL_DAC_CHANNEL_1
) \

54 (((
__DAC_CHANNEL__
è=ð
LL_DAC_CHANNEL_1
) \

55 || ((
__DAC_CHANNEL__
è=ð
LL_DAC_CHANNEL_2
)) \

56 )

	)

58 
	#IS_LL_DAC_CHANNEL
(
__DACX__
, 
__DAC_CHANNEL__
) \

59 (((
__DAC_CHANNEL__
è=ð
LL_DAC_CHANNEL_1
) \

60 || ((
__DAC_CHANNEL__
è=ð
LL_DAC_CHANNEL_2
) \

61 )

	)

64 #ià
defšed
(
STM32G474xx
è|| defšed(
STM32G484xx
)

65 
	#IS_LL_DAC_TRIGGER_SOURCE
(
__DACX__
, 
__TRIGGER_SOURCE__
) \

66 Ð((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_SOFTWARE
) \

67 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM7_TRGO
) \

68 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM15_TRGO
) \

69 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM2_TRGO
) \

70 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM4_TRGO
) \

71 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_EXTI_LINE9
) \

72 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM6_TRGO
) \

73 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM3_TRGO
) \

74 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_RST_TRG1
) \

75 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_RST_TRG2
) \

76 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_RST_TRG3
) \

77 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_RST_TRG4
) \

78 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_RST_TRG5
) \

79 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_RST_TRG6
) \

80 || (((
__DACX__
è=ð
DAC3
è? ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM1_TRGO
) \

81 : ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM8_TRGO
)) \

82 || (((
__DACX__
è=ð
DAC1
è&& ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_TRGO1
))\

83 || (((
__DACX__
è=ð
DAC2
è&& ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_TRGO2
))\

84 || (((
__DACX__
è=ð
DAC3
è&& ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_TRGO3
))\

85 || (((
__DACX__
è=ð
DAC4
è&& ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_TRGO1
))\

86 )

	)

88 
	#IS_LL_DAC_TRIGGER_SOURCE
(
__DACX__
, 
__TRIGGER_SOURCE__
) \

89 Ð((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_SOFTWARE
) \

90 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM7_TRGO
) \

91 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM15_TRGO
) \

92 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM2_TRGO
) \

93 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM4_TRGO
) \

94 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_EXTI_LINE9
) \

95 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM6_TRGO
) \

96 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM3_TRGO
) \

97 || (((
__DACX__
è=ð
DAC3
è? ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM1_TRGO
) \

98 : ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM8_TRGO
)) \

99 )

	)

102 #ià
defšed
(
STM32G474xx
è|| defšed(
STM32G484xx
)

103 
	#IS_LL_DAC_TRIGGER_SOURCE2
(
__DACX__
, 
__TRIGGER_SOURCE__
) \

104 Ð((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_SOFTWARE
) \

105 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM7_TRGO
) \

106 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM15_TRGO
) \

107 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM2_TRGO
) \

108 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM4_TRGO
) \

109 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_EXTI_LINE10
) \

110 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM6_TRGO
) \

111 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM3_TRGO
) \

112 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_STEP_TRG1
) \

113 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_STEP_TRG2
) \

114 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_STEP_TRG3
) \

115 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_STEP_TRG4
) \

116 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_STEP_TRG5
) \

117 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_HRTIM_STEP_TRG6
) \

118 || (((
__DACX__
è=ð
DAC3
è? ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM1_TRGO
) \

119 : ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM8_TRGO
)) \

120 )

	)

122 
	#IS_LL_DAC_TRIGGER_SOURCE2
(
__DACX__
, 
__TRIGGER_SOURCE__
) \

123 Ð((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_SOFTWARE
) \

124 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM7_TRGO
) \

125 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM15_TRGO
) \

126 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM2_TRGO
) \

127 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM4_TRGO
) \

128 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_EXTI_LINE10
) \

129 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM6_TRGO
) \

130 || ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM3_TRGO
) \

131 || (((
__DACX__
è=ð
DAC3
è? ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM1_TRGO
) \

132 : ((
__TRIGGER_SOURCE__
è=ð
LL_DAC_TRIG_EXT_TIM8_TRGO
)) \

133 )

	)

136 
	#IS_LL_DAC_WAVE_AUTO_GENER_MODE
(
__WAVE_AUTO_GENERATION_MODE__
) \

137 Ð((
__WAVE_AUTO_GENERATION_MODE__
è=ð
LL_DAC_WAVE_AUTO_GENERATION_NONE
) \

138 || ((
__WAVE_AUTO_GENERATION_MODE__
è=ð
LL_DAC_WAVE_AUTO_GENERATION_NOISE
) \

139 || ((
__WAVE_AUTO_GENERATION_MODE__
è=ð
LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE
) \

140 || ((
__WAVE_AUTO_GENERATION_MODE__
è=ð
LL_DAC_WAVE_AUTO_GENERATION_SAWTOOTH
) \

141 )

	)

142 
	#IS_LL_DAC_WAVE_AUTO_GENER_CONFIG
(
__WAVE_AUTO_GENERATION_MODE__
, 
__WAVE_AUTO_GENERATION_CONFIG__
) \

143 Ð(((
__WAVE_AUTO_GENERATION_MODE__
è=ð
LL_DAC_WAVE_AUTO_GENERATION_NOISE
) \

144 && ( ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_NOISE_LFSR_UNMASK_BIT0
) \

145 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_NOISE_LFSR_UNMASK_BITS1_0
) \

146 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_NOISE_LFSR_UNMASK_BITS2_0
) \

147 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_NOISE_LFSR_UNMASK_BITS3_0
) \

148 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_NOISE_LFSR_UNMASK_BITS4_0
) \

149 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_NOISE_LFSR_UNMASK_BITS5_0
) \

150 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_NOISE_LFSR_UNMASK_BITS6_0
) \

151 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_NOISE_LFSR_UNMASK_BITS7_0
) \

152 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_NOISE_LFSR_UNMASK_BITS8_0
) \

153 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_NOISE_LFSR_UNMASK_BITS9_0
) \

154 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_NOISE_LFSR_UNMASK_BITS10_0
) \

155 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_NOISE_LFSR_UNMASK_BITS11_0
)) \

157 ||(((
__WAVE_AUTO_GENERATION_MODE__
è=ð
LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE
) \

158 && ( ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_TRIANGLE_AMPLITUDE_1
) \

159 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_TRIANGLE_AMPLITUDE_3
) \

160 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_TRIANGLE_AMPLITUDE_7
) \

161 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_TRIANGLE_AMPLITUDE_15
) \

162 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_TRIANGLE_AMPLITUDE_31
) \

163 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_TRIANGLE_AMPLITUDE_63
) \

164 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_TRIANGLE_AMPLITUDE_127
) \

165 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_TRIANGLE_AMPLITUDE_255
) \

166 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_TRIANGLE_AMPLITUDE_511
) \

167 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_TRIANGLE_AMPLITUDE_1023
) \

168 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_TRIANGLE_AMPLITUDE_2047
) \

169 || ((
__WAVE_AUTO_GENERATION_CONFIG__
è=ð
LL_DAC_TRIANGLE_AMPLITUDE_4095
)) \

171 ||(((
__WAVE_AUTO_GENERATION_MODE__
è=ð
LL_DAC_WAVE_AUTO_GENERATION_SAWTOOTH
) \

172 && (((
__WAVE_AUTO_GENERATION_CONFIG__
è& ~(
DAC_STR1_STINCDATA1
|
DAC_STR1_STDIR1
|
DAC_STR1_STRSTDATA1
)) \

175 )

	)

177 
	#IS_LL_DAC_OUTPUT_BUFFER
(
__OUTPUT_BUFFER__
) \

178 Ð((
__OUTPUT_BUFFER__
è=ð
LL_DAC_OUTPUT_BUFFER_ENABLE
) \

179 || ((
__OUTPUT_BUFFER__
è=ð
LL_DAC_OUTPUT_BUFFER_DISABLE
) \

180 )

	)

182 
	#IS_LL_DAC_OUTPUT_CONNECTION
(
__OUTPUT_CONNECTION__
) \

183 Ð((
__OUTPUT_CONNECTION__
è=ð
LL_DAC_OUTPUT_CONNECT_GPIO
) \

184 || ((
__OUTPUT_CONNECTION__
è=ð
LL_DAC_OUTPUT_CONNECT_INTERNAL
) \

185 )

	)

187 
	#IS_LL_DAC_OUTPUT_MODE
(
__OUTPUT_MODE__
) \

188 Ð((
__OUTPUT_MODE__
è=ð
LL_DAC_OUTPUT_MODE_NORMAL
) \

189 || ((
__OUTPUT_MODE__
è=ð
LL_DAC_OUTPUT_MODE_SAMPLE_AND_HOLD
) \

190 )

	)

216 
E¼ÜStus
 
	$LL_DAC_DeIn™
(
DAC_Ty³Def
 *
DACx
)

219 
	`as£¹_·¿m
(
	`IS_DAC_ALL_INSTANCE
(
DACx
));

221 #ifdeà
DAC1


222 ià(
DACx
 =ð
DAC1
)

225 
	`LL_AHB2_GRP1_FÜûRe£t
(
LL_AHB2_GRP1_PERIPH_DAC1
);

228 
	`LL_AHB2_GRP1_R–—£Re£t
(
LL_AHB2_GRP1_PERIPH_DAC1
);

231 #ifdeà
DAC2


232 ià(
DACx
 =ð
DAC2
)

235 
	`LL_AHB2_GRP1_FÜûRe£t
(
LL_AHB2_GRP1_PERIPH_DAC2
);

238 
	`LL_AHB2_GRP1_R–—£Re£t
(
LL_AHB2_GRP1_PERIPH_DAC2
);

241 #ifdeà
DAC3


242 ià(
DACx
 =ð
DAC3
)

245 
	`LL_AHB2_GRP1_FÜûRe£t
(
LL_AHB2_GRP1_PERIPH_DAC3
);

248 
	`LL_AHB2_GRP1_R–—£Re£t
(
LL_AHB2_GRP1_PERIPH_DAC3
);

251 #ifdeà
DAC4


252 ià(
DACx
 =ð
DAC4
)

255 
	`LL_AHB2_GRP1_FÜûRe£t
(
LL_AHB2_GRP1_PERIPH_DAC4
);

258 
	`LL_AHB2_GRP1_R–—£Re£t
(
LL_AHB2_GRP1_PERIPH_DAC4
);

262  
SUCCESS
;

263 
	}
}

293 
E¼ÜStus
 
	$LL_DAC_In™
(
DAC_Ty³Def
 *
DACx
, 
ušt32_t
 
DAC_ChªÃl
, 
LL_DAC_In™Ty³Def
 *
DAC_In™SŒuù
)

295 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

298 
	`as£¹_·¿m
(
	`IS_DAC_ALL_INSTANCE
(
DACx
));

299 
	`as£¹_·¿m
(
	`IS_LL_DAC_CHANNEL
(
DACx
, 
DAC_ChªÃl
));

300 
	`as£¹_·¿m
(
	`IS_LL_DAC_TRIGGER_SOURCE
(
DACx
, 
DAC_In™SŒuù
->
Trigg”Sourû
));

301 
	`as£¹_·¿m
(
	`IS_LL_DAC_OUTPUT_BUFFER
(
DAC_In™SŒuù
->
OuutBufãr
));

302 
	`as£¹_·¿m
(
	`IS_LL_DAC_OUTPUT_CONNECTION
(
DAC_In™SŒuù
->
OuutCÚÃùiÚ
));

303 
	`as£¹_·¿m
(
	`IS_LL_DAC_OUTPUT_MODE
(
DAC_In™SŒuù
->
OuutMode
));

304 
	`as£¹_·¿m
(
	`IS_LL_DAC_WAVE_AUTO_GENER_MODE
(
DAC_In™SŒuù
->
WaveAutoG’”©iÚ
));

305 ià(
DAC_In™SŒuù
->
WaveAutoG’”©iÚ
 !ð
LL_DAC_WAVE_AUTO_GENERATION_NONE
)

307 
	`as£¹_·¿m
(
	`IS_LL_DAC_WAVE_AUTO_GENER_CONFIG
(
DAC_In™SŒuù
->
WaveAutoG’”©iÚ
,

308 
DAC_In™SŒuù
->
WaveAutoG’”©iÚCÚfig
));

313 ià(
	`LL_DAC_IsEÇbËd
(
DACx
, 
DAC_ChªÃl
) == 0U)

321 ià(
DAC_In™SŒuù
->
WaveAutoG’”©iÚ
 !ð
LL_DAC_WAVE_AUTO_GENERATION_NONE
)

323 ià(
DAC_In™SŒuù
->
WaveAutoG’”©iÚ
 =ð
LL_DAC_WAVE_AUTO_GENERATION_SAWTOOTH
)

325 
	`as£¹_·¿m
(
	`IS_LL_DAC_TRIGGER_SOURCE2
(
DACx
, 
DAC_In™SŒuù
->
Trigg”Sourû2
));

327 
	`MODIFY_REG
(
DACx
->
CR
,

328 
DAC_CR_WAVE1
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

329 
DAC_In™SŒuù
->
WaveAutoG’”©iÚ
 << (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

331 
	`MODIFY_REG
(
DACx
->
STMODR
,

332 (
DAC_STMODR_STINCTRIGSEL1
 | 
DAC_STMODR_STRSTTRIGSEL1
è<< (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
),

334 ((
DAC_In™SŒuù
->
Trigg”Sourû
 >> 
DAC_CR_TSEL1_Pos
è<< 
DAC_STMODR_STRSTTRIGSEL1_Pos
)

335 | ((
DAC_In™SŒuù
->
Trigg”Sourû2
 >> 
DAC_CR_TSEL1_Pos
è<< 
DAC_STMODR_STINCTRIGSEL1_Pos
)

336 è<< (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

338 
	`WRITE_REG
(*(
	`__DAC_PTR_REG_OFFSET
(
DACx
->
STR1
, (
DAC_ChªÃl
 >> 
DAC_REG_STRX_REGOFFSET_BITOFFSET_POS
è& 
DAC_REG_STRX_REGOFFSET_MASK_POSBIT0
)),

339 
DAC_In™SŒuù
->
WaveAutoG’”©iÚCÚfig
);

343 
	`MODIFY_REG
(
DACx
->
CR
,

344 (
DAC_CR_TSEL1


345 | 
DAC_CR_WAVE1


346 | 
DAC_CR_MAMP1


347 è<< (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

349 (
DAC_In™SŒuù
->
Trigg”Sourû


350 | 
DAC_In™SŒuù
->
WaveAutoG’”©iÚ


351 | 
DAC_In™SŒuù
->
WaveAutoG’”©iÚCÚfig


352 è<< (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

358 
	`MODIFY_REG
(
DACx
->
CR
,

359 (
DAC_CR_TSEL1


360 | 
DAC_CR_WAVE1


361 è<< (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

363 (
DAC_In™SŒuù
->
Trigg”Sourû


364 | 
LL_DAC_WAVE_AUTO_GENERATION_NONE


365 è<< (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

368 
	`MODIFY_REG
(
DACx
->
MCR
,

369 (
DAC_MCR_MODE1_1


370 | 
DAC_MCR_MODE1_0


371 | 
DAC_MCR_MODE1_2


372 è<< (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

374 (
DAC_In™SŒuù
->
OuutBufãr


375 | 
DAC_In™SŒuù
->
OuutCÚÃùiÚ


376 | 
DAC_In™SŒuù
->
OuutMode


377 è<< (
DAC_ChªÃl
 & 
DAC_CR_CHX_BITOFFSET_MASK
)

383 
¡©us
 = 
ERROR
;

385  
¡©us
;

386 
	}
}

394 
	$LL_DAC_SŒuùIn™
(
LL_DAC_In™Ty³Def
 *
DAC_In™SŒuù
)

397 
DAC_In™SŒuù
->
Trigg”Sourû
 = 
LL_DAC_TRIG_SOFTWARE
;

398 
DAC_In™SŒuù
->
Trigg”Sourû2
 = 
LL_DAC_TRIG_SOFTWARE
;

399 
DAC_In™SŒuù
->
WaveAutoG’”©iÚ
 = 
LL_DAC_WAVE_AUTO_GENERATION_NONE
;

402 
DAC_In™SŒuù
->
WaveAutoG’”©iÚCÚfig
 = 
LL_DAC_NOISE_LFSR_UNMASK_BIT0
;

403 
DAC_In™SŒuù
->
OuutBufãr
 = 
LL_DAC_OUTPUT_BUFFER_ENABLE
;

404 
DAC_In™SŒuù
->
OuutCÚÃùiÚ
 = 
LL_DAC_OUTPUT_CONNECT_GPIO
;

405 
DAC_In™SŒuù
->
OuutMode
 = 
LL_DAC_OUTPUT_MODE_NORMAL
;

406 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_dma.c

20 #ià
defšed
(
USE_FULL_LL_DRIVER
)

23 
	~"¡m32g4xx_Î_dma.h
"

24 
	~"¡m32g4xx_Î_bus.h
"

25 #ifdeà 
USE_FULL_ASSERT


26 
	~"¡m32_as£¹.h
"

28 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

35 #ià
defšed
 (
DMA1
è|| defšed (
DMA2
)

48 
	#IS_LL_DMA_DIRECTION
(
__VALUE__
è(((__VALUE__è=ð
LL_DMA_DIRECTION_PERIPH_TO_MEMORY
) || \

49 ((
__VALUE__
è=ð
LL_DMA_DIRECTION_MEMORY_TO_PERIPH
) || \

50 ((
__VALUE__
è=ð
LL_DMA_DIRECTION_MEMORY_TO_MEMORY
))

	)

52 
	#IS_LL_DMA_MODE
(
__VALUE__
è(((__VALUE__è=ð
LL_DMA_MODE_NORMAL
) || \

53 ((
__VALUE__
è=ð
LL_DMA_MODE_CIRCULAR
))

	)

55 
	#IS_LL_DMA_PERIPHINCMODE
(
__VALUE__
è(((__VALUE__è=ð
LL_DMA_PERIPH_INCREMENT
) || \

56 ((
__VALUE__
è=ð
LL_DMA_PERIPH_NOINCREMENT
))

	)

58 
	#IS_LL_DMA_MEMORYINCMODE
(
__VALUE__
è(((__VALUE__è=ð
LL_DMA_MEMORY_INCREMENT
) || \

59 ((
__VALUE__
è=ð
LL_DMA_MEMORY_NOINCREMENT
))

	)

61 
	#IS_LL_DMA_PERIPHDATASIZE
(
__VALUE__
è(((__VALUE__è=ð
LL_DMA_PDATAALIGN_BYTE
) || \

62 ((
__VALUE__
è=ð
LL_DMA_PDATAALIGN_HALFWORD
) || \

63 ((
__VALUE__
è=ð
LL_DMA_PDATAALIGN_WORD
))

	)

65 
	#IS_LL_DMA_MEMORYDATASIZE
(
__VALUE__
è(((__VALUE__è=ð
LL_DMA_MDATAALIGN_BYTE
) || \

66 ((
__VALUE__
è=ð
LL_DMA_MDATAALIGN_HALFWORD
) || \

67 ((
__VALUE__
è=ð
LL_DMA_MDATAALIGN_WORD
))

	)

69 
	#IS_LL_DMA_NBDATA
(
__VALUE__
è((__VALUE__è<ð(
ušt32_t
)0x0000FFFFU)

	)

71 
	#IS_LL_DMA_PERIPHREQUEST
(
__VALUE__
è((__VALUE__è<ð115U)

	)

73 
	#IS_LL_DMA_PRIORITY
(
__VALUE__
è(((__VALUE__è=ð
LL_DMA_PRIORITY_LOW
) || \

74 ((
__VALUE__
è=ð
LL_DMA_PRIORITY_MEDIUM
) || \

75 ((
__VALUE__
è=ð
LL_DMA_PRIORITY_HIGH
) || \

76 ((
__VALUE__
è=ð
LL_DMA_PRIORITY_VERYHIGH
))

	)

78 #ià
defšed
 (
DMA1_ChªÃl8
)

79 
	#IS_LL_DMA_ALL_CHANNEL_INSTANCE
(
INSTANCE
, 
CHANNEL
è((((INSTANCEè=ð
DMA1
) && \

80 (((
CHANNEL
è=ð
LL_DMA_CHANNEL_1
) || \

81 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_2
) || \

82 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_3
) || \

83 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_4
) || \

84 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_5
) || \

85 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_6
) || \

86 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_7
) || \

87 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_8
))) || \

88 (((
INSTANCE
è=ð
DMA2
) && \

89 (((
CHANNEL
è=ð
LL_DMA_CHANNEL_1
) || \

90 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_2
) || \

91 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_3
) || \

92 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_4
) || \

93 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_5
) || \

94 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_6
) || \

95 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_7
) || \

96 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_8
))))

	)

97 #–ià
defšed
 (
DMA1_ChªÃl6
)

98 
	#IS_LL_DMA_ALL_CHANNEL_INSTANCE
(
INSTANCE
, 
CHANNEL
è((((INSTANCEè=ð
DMA1
) && \

99 (((
CHANNEL
è=ð
LL_DMA_CHANNEL_1
) || \

100 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_2
) || \

101 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_3
) || \

102 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_4
) || \

103 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_5
) || \

104 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_6
))) || \

105 (((
INSTANCE
è=ð
DMA2
) && \

106 (((
CHANNEL
è=ð
LL_DMA_CHANNEL_1
) || \

107 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_2
) || \

108 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_3
) || \

109 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_4
) || \

110 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_5
) || \

111 ((
CHANNEL
è=ð
LL_DMA_CHANNEL_6
))))

	)

146 
ušt32_t
 
	$LL_DMA_DeIn™
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
)

148 
DMA_ChªÃl_Ty³Def
 *
tmp
;

149 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

152 
	`as£¹_·¿m
(
	`IS_LL_DMA_ALL_CHANNEL_INSTANCE
(
DMAx
, 
ChªÃl
è|| (ChªÃÈ=ð
LL_DMA_CHANNEL_ALL
));

154 ià(
ChªÃl
 =ð
LL_DMA_CHANNEL_ALL
)

156 ià(
DMAx
 =ð
DMA1
)

159 
	`LL_AHB1_GRP1_FÜûRe£t
(
LL_AHB1_GRP1_PERIPH_DMA1
);

162 
	`LL_AHB1_GRP1_R–—£Re£t
(
LL_AHB1_GRP1_PERIPH_DMA1
);

164 ià(
DMAx
 =ð
DMA2
)

167 
	`LL_AHB1_GRP1_FÜûRe£t
(
LL_AHB1_GRP1_PERIPH_DMA2
);

170 
	`LL_AHB1_GRP1_R–—£Re£t
(
LL_AHB1_GRP1_PERIPH_DMA2
);

174 
¡©us
 = 
ERROR
;

179 
tmp
 = (
DMA_ChªÃl_Ty³Def
 *)(
	`__LL_DMA_GET_CHANNEL_INSTANCE
(
DMAx
, 
ChªÃl
));

182 
	`CLEAR_BIT
(
tmp
->
CCR
, 
DMA_CCR_EN
);

185 
	`WRITE_REG
(
tmp
->
CCR
, 0U);

188 
	`WRITE_REG
(
tmp
->
CNDTR
, 0U);

191 
	`WRITE_REG
(
tmp
->
CPAR
, 0U);

194 
	`WRITE_REG
(
tmp
->
CMAR
, 0U);

197 
	`LL_DMA_S‘P”hReque¡
(
DMAx
, 
ChªÃl
, 
LL_DMAMUX_REQ_MEM2MEM
);

199 ià(
ChªÃl
 =ð
LL_DMA_CHANNEL_1
)

202 
	`LL_DMA_CË¬FÏg_GI1
(
DMAx
);

204 ià(
ChªÃl
 =ð
LL_DMA_CHANNEL_2
)

207 
	`LL_DMA_CË¬FÏg_GI2
(
DMAx
);

209 ià(
ChªÃl
 =ð
LL_DMA_CHANNEL_3
)

212 
	`LL_DMA_CË¬FÏg_GI3
(
DMAx
);

214 ià(
ChªÃl
 =ð
LL_DMA_CHANNEL_4
)

217 
	`LL_DMA_CË¬FÏg_GI4
(
DMAx
);

219 ià(
ChªÃl
 =ð
LL_DMA_CHANNEL_5
)

222 
	`LL_DMA_CË¬FÏg_GI5
(
DMAx
);

225 ià(
ChªÃl
 =ð
LL_DMA_CHANNEL_6
)

228 
	`LL_DMA_CË¬FÏg_GI6
(
DMAx
);

230 #ià
	`defšed
 (
DMA1_ChªÃl7
)

231 ià(
ChªÃl
 =ð
LL_DMA_CHANNEL_7
)

234 
	`LL_DMA_CË¬FÏg_GI7
(
DMAx
);

237 #ià
	`defšed
 (
DMA1_ChªÃl8
)

238 ià(
ChªÃl
 =ð
LL_DMA_CHANNEL_8
)

241 
	`LL_DMA_CË¬FÏg_GI8
(
DMAx
);

246 
¡©us
 = 
ERROR
;

250  (
ušt32_t
)
¡©us
;

251 
	}
}

274 
ušt32_t
 
	$LL_DMA_In™
(
DMA_Ty³Def
 *
DMAx
, 
ušt32_t
 
ChªÃl
, 
LL_DMA_In™Ty³Def
 *
DMA_In™SŒuù
)

277 
	`as£¹_·¿m
(
	`IS_LL_DMA_ALL_CHANNEL_INSTANCE
(
DMAx
, 
ChªÃl
));

280 
	`as£¹_·¿m
(
	`IS_LL_DMA_DIRECTION
(
DMA_In™SŒuù
->
DœeùiÚ
));

281 
	`as£¹_·¿m
(
	`IS_LL_DMA_MODE
(
DMA_In™SŒuù
->
Mode
));

282 
	`as£¹_·¿m
(
	`IS_LL_DMA_PERIPHINCMODE
(
DMA_In™SŒuù
->
P”hOrM2MSrcIncMode
));

283 
	`as£¹_·¿m
(
	`IS_LL_DMA_MEMORYINCMODE
(
DMA_In™SŒuù
->
MemÜyOrM2MD¡IncMode
));

284 
	`as£¹_·¿m
(
	`IS_LL_DMA_PERIPHDATASIZE
(
DMA_In™SŒuù
->
P”hOrM2MSrcD©aSize
));

285 
	`as£¹_·¿m
(
	`IS_LL_DMA_MEMORYDATASIZE
(
DMA_In™SŒuù
->
MemÜyOrM2MD¡D©aSize
));

286 
	`as£¹_·¿m
(
	`IS_LL_DMA_NBDATA
(
DMA_In™SŒuù
->
NbD©a
));

287 
	`as£¹_·¿m
(
	`IS_LL_DMA_PERIPHREQUEST
(
DMA_In™SŒuù
->
P”hReque¡
));

288 
	`as£¹_·¿m
(
	`IS_LL_DMA_PRIORITY
(
DMA_In™SŒuù
->
PriÜ™y
));

302 
	`LL_DMA_CÚfigT¿nsãr
(
DMAx
, 
ChªÃl
, 
DMA_In™SŒuù
->
DœeùiÚ
 | \

303 
DMA_In™SŒuù
->
Mode
 | \

304 
DMA_In™SŒuù
->
P”hOrM2MSrcIncMode
 | \

305 
DMA_In™SŒuù
->
MemÜyOrM2MD¡IncMode
 | \

306 
DMA_In™SŒuù
->
P”hOrM2MSrcD©aSize
 | \

307 
DMA_In™SŒuù
->
MemÜyOrM2MD¡D©aSize
 | \

308 
DMA_In™SŒuù
->
PriÜ™y
);

314 
	`LL_DMA_S‘MemÜyAdd»ss
(
DMAx
, 
ChªÃl
, 
DMA_In™SŒuù
->
MemÜyOrM2MD¡Add»ss
);

320 
	`LL_DMA_S‘P”hAdd»ss
(
DMAx
, 
ChªÃl
, 
DMA_In™SŒuù
->
P”hOrM2MSrcAdd»ss
);

326 
	`LL_DMA_S‘D©aL’gth
(
DMAx
, 
ChªÃl
, 
DMA_In™SŒuù
->
NbD©a
);

332 
	`LL_DMA_S‘P”hReque¡
(
DMAx
, 
ChªÃl
, 
DMA_In™SŒuù
->
P”hReque¡
);

334  (
ušt32_t
)
SUCCESS
;

335 
	}
}

342 
	$LL_DMA_SŒuùIn™
(
LL_DMA_In™Ty³Def
 *
DMA_In™SŒuù
)

345 
DMA_In™SŒuù
->
P”hOrM2MSrcAdd»ss
 = (
ušt32_t
)0x00000000U;

346 
DMA_In™SŒuù
->
MemÜyOrM2MD¡Add»ss
 = (
ušt32_t
)0x00000000U;

347 
DMA_In™SŒuù
->
DœeùiÚ
 = 
LL_DMA_DIRECTION_PERIPH_TO_MEMORY
;

348 
DMA_In™SŒuù
->
Mode
 = 
LL_DMA_MODE_NORMAL
;

349 
DMA_In™SŒuù
->
P”hOrM2MSrcIncMode
 = 
LL_DMA_PERIPH_NOINCREMENT
;

350 
DMA_In™SŒuù
->
MemÜyOrM2MD¡IncMode
 = 
LL_DMA_MEMORY_NOINCREMENT
;

351 
DMA_In™SŒuù
->
P”hOrM2MSrcD©aSize
 = 
LL_DMA_PDATAALIGN_BYTE
;

352 
DMA_In™SŒuù
->
MemÜyOrM2MD¡D©aSize
 = 
LL_DMA_MDATAALIGN_BYTE
;

353 
DMA_In™SŒuù
->
NbD©a
 = (
ušt32_t
)0x00000000U;

354 
DMA_In™SŒuù
->
P”hReque¡
 = 
LL_DMAMUX_REQ_MEM2MEM
;

355 
DMA_In™SŒuù
->
PriÜ™y
 = 
LL_DMA_PRIORITY_LOW
;

356 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_exti.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_exti.h
"

23 #ifdeà 
USE_FULL_ASSERT


24 
	~"¡m32_as£¹.h
"

26 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

33 #ià
defšed
 (
EXTI
)

47 
	#IS_LL_EXTI_LINE_0_31
(
__VALUE__
è(((__VALUE__è& ~
LL_EXTI_LINE_ALL_0_31
è=ð0x00000000U)

	)

48 
	#IS_LL_EXTI_LINE_32_63
(
__VALUE__
è(((__VALUE__è& ~
LL_EXTI_LINE_ALL_32_63
è=ð0x00000000U)

	)

50 
	#IS_LL_EXTI_MODE
(
__VALUE__
è(((__VALUE__è=ð
LL_EXTI_MODE_IT
) \

51 || ((
__VALUE__
è=ð
LL_EXTI_MODE_EVENT
) \

52 || ((
__VALUE__
è=ð
LL_EXTI_MODE_IT_EVENT
))

	)

55 
	#IS_LL_EXTI_TRIGGER
(
__VALUE__
è(((__VALUE__è=ð
LL_EXTI_TRIGGER_NONE
) \

56 || ((
__VALUE__
è=ð
LL_EXTI_TRIGGER_RISING
) \

57 || ((
__VALUE__
è=ð
LL_EXTI_TRIGGER_FALLING
) \

58 || ((
__VALUE__
è=ð
LL_EXTI_TRIGGER_RISING_FALLING
))

	)

80 
ušt32_t
 
	$LL_EXTI_DeIn™
()

83 
	`LL_EXTI_Wr™eReg
(
IMR1
, 0x1F840000U);

85 
	`LL_EXTI_Wr™eReg
(
EMR1
, 0x00000000U);

87 
	`LL_EXTI_Wr™eReg
(
RTSR1
, 0x00000000U);

89 
	`LL_EXTI_Wr™eReg
(
FTSR1
, 0x00000000U);

91 
	`LL_EXTI_Wr™eReg
(
SWIER1
, 0x00000000U);

93 
	`LL_EXTI_Wr™eReg
(
PR1
, 0x007DFFFFU);

96 #ià
	`defšed
(
LL_EXTI_LINE_32
è&& defšed(
LL_EXTI_LINE_33
è&& defšed(
LL_EXTI_LINE_35
è&& defšed(
LL_EXTI_LINE_42
)

97 
	`LL_EXTI_Wr™eReg
(
IMR2
, 0x0000043CU);

99 
	`LL_EXTI_Wr™eReg
(
IMR2
, 0x00000034U);

102 
	`LL_EXTI_Wr™eReg
(
EMR2
, 0x00000000U);

104 
	`LL_EXTI_Wr™eReg
(
RTSR2
, 0x00000000U);

106 
	`LL_EXTI_Wr™eReg
(
FTSR2
, 0x00000000U);

108 
	`LL_EXTI_Wr™eReg
(
SWIER2
, 0x00000000U);

110 
	`LL_EXTI_Wr™eReg
(
PR2
, 0x00000078U);

113 
	}
}

122 
ušt32_t
 
	$LL_EXTI_In™
(
LL_EXTI_In™Ty³Def
 *
EXTI_In™SŒuù
)

124 
ušt32_t
 
¡©us
 = 0x00u;

127 
	`as£¹_·¿m
(
	`IS_LL_EXTI_LINE_0_31
(
EXTI_In™SŒuù
->
Lše_0_31
));

128 
	`as£¹_·¿m
(
	`IS_LL_EXTI_LINE_32_63
(
EXTI_In™SŒuù
->
Lše_32_63
));

129 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_In™SŒuù
->
LšeCommªd
));

130 
	`as£¹_·¿m
(
	`IS_LL_EXTI_MODE
(
EXTI_In™SŒuù
->
Mode
));

133 ià(
EXTI_In™SŒuù
->
LšeCommªd
 !ð
DISABLE
)

135 
	`as£¹_·¿m
(
	`IS_LL_EXTI_TRIGGER
(
EXTI_In™SŒuù
->
Trigg”
));

138 ià(
EXTI_In™SŒuù
->
Lše_0_31
 !ð
LL_EXTI_LINE_NONE
)

140 
EXTI_In™SŒuù
->
Mode
)

142 
LL_EXTI_MODE_IT
:

144 
	`LL_EXTI_Di§bËEv’t_0_31
(
EXTI_In™SŒuù
->
Lše_0_31
);

146 
	`LL_EXTI_EÇbËIT_0_31
(
EXTI_In™SŒuù
->
Lše_0_31
);

148 
LL_EXTI_MODE_EVENT
:

150 
	`LL_EXTI_Di§bËIT_0_31
(
EXTI_In™SŒuù
->
Lše_0_31
);

152 
	`LL_EXTI_EÇbËEv’t_0_31
(
EXTI_In™SŒuù
->
Lše_0_31
);

154 
LL_EXTI_MODE_IT_EVENT
:

156 
	`LL_EXTI_EÇbËIT_0_31
(
EXTI_In™SŒuù
->
Lše_0_31
);

158 
	`LL_EXTI_EÇbËEv’t_0_31
(
EXTI_In™SŒuù
->
Lše_0_31
);

161 
¡©us
 = 0x01u;

164 ià(
EXTI_In™SŒuù
->
Trigg”
 !ð
LL_EXTI_TRIGGER_NONE
)

166 
EXTI_In™SŒuù
->
Trigg”
)

168 
LL_EXTI_TRIGGER_RISING
:

170 
	`LL_EXTI_Di§bËF®lšgTrig_0_31
(
EXTI_In™SŒuù
->
Lše_0_31
);

172 
	`LL_EXTI_EÇbËRisšgTrig_0_31
(
EXTI_In™SŒuù
->
Lše_0_31
);

174 
LL_EXTI_TRIGGER_FALLING
:

176 
	`LL_EXTI_Di§bËRisšgTrig_0_31
(
EXTI_In™SŒuù
->
Lše_0_31
);

178 
	`LL_EXTI_EÇbËF®lšgTrig_0_31
(
EXTI_In™SŒuù
->
Lše_0_31
);

180 
LL_EXTI_TRIGGER_RISING_FALLING
:

182 
	`LL_EXTI_EÇbËRisšgTrig_0_31
(
EXTI_In™SŒuù
->
Lše_0_31
);

184 
	`LL_EXTI_EÇbËF®lšgTrig_0_31
(
EXTI_In™SŒuù
->
Lše_0_31
);

187 
¡©us
 |= 0x02u;

193 ià(
EXTI_In™SŒuù
->
Lše_32_63
 !ð
LL_EXTI_LINE_NONE
)

195 
EXTI_In™SŒuù
->
Mode
)

197 
LL_EXTI_MODE_IT
:

199 
	`LL_EXTI_Di§bËEv’t_32_63
(
EXTI_In™SŒuù
->
Lše_32_63
);

201 
	`LL_EXTI_EÇbËIT_32_63
(
EXTI_In™SŒuù
->
Lše_32_63
);

203 
LL_EXTI_MODE_EVENT
:

205 
	`LL_EXTI_Di§bËIT_32_63
(
EXTI_In™SŒuù
->
Lše_32_63
);

207 
	`LL_EXTI_EÇbËEv’t_32_63
(
EXTI_In™SŒuù
->
Lše_32_63
);

209 
LL_EXTI_MODE_IT_EVENT
:

211 
	`LL_EXTI_EÇbËIT_32_63
(
EXTI_In™SŒuù
->
Lše_32_63
);

213 
	`LL_EXTI_EÇbËEv’t_32_63
(
EXTI_In™SŒuù
->
Lše_32_63
);

216 
¡©us
 |= 0x04u;

219 ià(
EXTI_In™SŒuù
->
Trigg”
 !ð
LL_EXTI_TRIGGER_NONE
)

221 
EXTI_In™SŒuù
->
Trigg”
)

223 
LL_EXTI_TRIGGER_RISING
:

225 
	`LL_EXTI_Di§bËF®lšgTrig_32_63
(
EXTI_In™SŒuù
->
Lše_32_63
);

227 
	`LL_EXTI_EÇbËRisšgTrig_32_63
(
EXTI_In™SŒuù
->
Lše_32_63
);

229 
LL_EXTI_TRIGGER_FALLING
:

231 
	`LL_EXTI_Di§bËRisšgTrig_32_63
(
EXTI_In™SŒuù
->
Lše_32_63
);

233 
	`LL_EXTI_EÇbËF®lšgTrig_32_63
(
EXTI_In™SŒuù
->
Lše_32_63
);

235 
LL_EXTI_TRIGGER_RISING_FALLING
:

237 
	`LL_EXTI_EÇbËRisšgTrig_32_63
(
EXTI_In™SŒuù
->
Lše_32_63
);

239 
	`LL_EXTI_EÇbËF®lšgTrig_32_63
(
EXTI_In™SŒuù
->
Lše_32_63
);

242 
¡©us
 |= 0x05u;

252 
	`LL_EXTI_Di§bËIT_0_31
(
EXTI_In™SŒuù
->
Lše_0_31
);

254 
	`LL_EXTI_Di§bËEv’t_0_31
(
EXTI_In™SŒuù
->
Lše_0_31
);

256 
	`LL_EXTI_Di§bËIT_32_63
(
EXTI_In™SŒuù
->
Lše_32_63
);

258 
	`LL_EXTI_Di§bËEv’t_32_63
(
EXTI_In™SŒuù
->
Lše_32_63
);

261  
¡©us
;

262 
	}
}

269 
	$LL_EXTI_SŒuùIn™
(
LL_EXTI_In™Ty³Def
 *
EXTI_In™SŒuù
)

271 
EXTI_In™SŒuù
->
Lše_0_31
 = 
LL_EXTI_LINE_NONE
;

272 
EXTI_In™SŒuù
->
Lše_32_63
 = 
LL_EXTI_LINE_NONE
;

273 
EXTI_In™SŒuù
->
LšeCommªd
 = 
DISABLE
;

274 
EXTI_In™SŒuù
->
Mode
 = 
LL_EXTI_MODE_IT
;

275 
EXTI_In™SŒuù
->
Trigg”
 = 
LL_EXTI_TRIGGER_FALLING
;

276 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_fmac.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_fmac.h
"

23 
	~"¡m32g4xx_Î_bus.h
"

34 #ià
defšed
(
FMAC
)

52 
	#IS_LL_FMAC_WM
(
__VALUE__
è(((__VALUE__è=ð
LL_FMAC_WM_0_THRESHOLD_1
) \

53 || ((
__VALUE__
è=ð
LL_FMAC_WM_1_THRESHOLD_2
) \

54 || ((
__VALUE__
è=ð
LL_FMAC_WM_2_THRESHOLD_4
) \

55 || ((
__VALUE__
è=ð
LL_FMAC_WM_3_THRESHOLD_8
))

	)

61 
	#IS_LL_FMAC_FUNC
(
__VALUE__
è(((__VALUE__è=ð
LL_FMAC_FUNC_LOAD_X1
) \

62 || ((
__VALUE__
è=ð
LL_FMAC_FUNC_LOAD_X2
) \

63 || ((
__VALUE__
è=ð
LL_FMAC_FUNC_LOAD_Y
) \

64 || ((
__VALUE__
è=ð
LL_FMAC_FUNC_CONVO_FIR
) \

65 || ((
__VALUE__
è=ð
LL_FMAC_FUNC_IIR_DIRECT_FORM_1
))

	)

90 
E¼ÜStus
 
	$LL_FMAC_In™
(
FMAC_Ty³Def
 *
FMACx
)

92 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

95 
	`as£¹_·¿m
(
	`IS_FMAC_ALL_INSTANCE
(
FMACx
));

97 ià(
FMACx
 =ð
FMAC
)

100 
	`LL_FMAC_EÇbËRe£t
(
FMACx
);

103 
	`LL_FMAC_IsEÇbËdRe£t
(
FMACx
) != 0UL)

109 
¡©us
 = 
ERROR
;

112  (
¡©us
);

113 
	}
}

122 
E¼ÜStus
 
	$LL_FMAC_DeIn™
(
FMAC_Ty³Def
 *
FMACx
)

124 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

127 
	`as£¹_·¿m
(
	`IS_FMAC_ALL_INSTANCE
(
FMACx
));

129 ià(
FMACx
 =ð
FMAC
)

132 
	`LL_AHB1_GRP1_FÜûRe£t
(
LL_AHB1_GRP1_PERIPH_FMAC
);

135 
	`LL_AHB1_GRP1_R–—£Re£t
(
LL_AHB1_GRP1_PERIPH_FMAC
);

139 
¡©us
 = 
ERROR
;

142  (
¡©us
);

143 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_fmc.c

56 
	~"¡m32g4xx_h®.h
"

76 #ià
defšed
(
FMC_BANK1
)

82 
	#BTR_CLEAR_MASK
 ((
ušt32_t
)(
FMC_BTRx_ADDSET
 | 
FMC_BTRx_ADDHLD
 |\

83 
FMC_BTRx_DATAST
 | 
FMC_BTRx_BUSTURN
 |\

84 
FMC_BTRx_CLKDIV
 | 
FMC_BTRx_DATLAT
 |\

85 
FMC_BTRx_ACCMOD
 | 
FMC_BTRx_DATAHLD
))

	)

89 
	#BWTR_CLEAR_MASK
 ((
ušt32_t
)(
FMC_BWTRx_ADDSET
 | 
FMC_BWTRx_ADDHLD
 |\

90 
FMC_BWTRx_DATAST
 | 
FMC_BWTRx_BUSTURN
 |\

91 
FMC_BWTRx_ACCMOD
 | 
FMC_BWTRx_DATAHLD
))

	)

93 #ià
defšed
(
FMC_BANK3
)

97 
	#PCR_CLEAR_MASK
 ((
ušt32_t
)(
FMC_PCR_PWAITEN
 | 
FMC_PCR_PBKEN
 | \

98 
FMC_PCR_PTYP
 | 
FMC_PCR_PWID
 | \

99 
FMC_PCR_ECCEN
 | 
FMC_PCR_TCLR
 | \

100 
FMC_PCR_TAR
 | 
FMC_PCR_ECCPS
))

	)

103 
	#PMEM_CLEAR_MASK
 ((
ušt32_t
)(
FMC_PMEM_MEMSET
 | 
FMC_PMEM_MEMWAIT
 |\

104 
FMC_PMEM_MEMHOLD
 | 
FMC_PMEM_MEMHIZ
))

	)

108 
	#PATT_CLEAR_MASK
 ((
ušt32_t
)(
FMC_PATT_ATTSET
 | 
FMC_PATT_ATTWAIT
 |\

109 
FMC_PATT_ATTHOLD
 | 
FMC_PATT_ATTHIZ
))

	)

126 #ià
defšed
(
FMC_BANK1
)

176 
HAL_StusTy³Def
 
	$FMC_NORSRAM_In™
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_In™Ty³Def
 *
In™
)

178 
ušt32_t
 
æashacûss
;

181 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_DEVICE
(
Deviû
));

182 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_BANK
(
In™
->
NSBªk
));

183 
	`as£¹_·¿m
(
	`IS_FMC_MUX
(
In™
->
D©aAdd»ssMux
));

184 
	`as£¹_·¿m
(
	`IS_FMC_MEMORY
(
In™
->
MemÜyTy³
));

185 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_MEMORY_WIDTH
(
In™
->
MemÜyD©aWidth
));

186 
	`as£¹_·¿m
(
	`IS_FMC_BURSTMODE
(
In™
->
Bur¡AcûssMode
));

187 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_POLARITY
(
In™
->
Wa™SigÇlPÞ¬™y
));

188 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_SIGNAL_ACTIVE
(
In™
->
Wa™SigÇlAùive
));

189 
	`as£¹_·¿m
(
	`IS_FMC_WRITE_OPERATION
(
In™
->
Wr™eO³¿tiÚ
));

190 
	`as£¹_·¿m
(
	`IS_FMC_WAITE_SIGNAL
(
In™
->
Wa™SigÇl
));

191 
	`as£¹_·¿m
(
	`IS_FMC_EXTENDED_MODE
(
In™
->
Ex‹ndedMode
));

192 
	`as£¹_·¿m
(
	`IS_FMC_ASYNWAIT
(
In™
->
AsynchrÚousWa™
));

193 
	`as£¹_·¿m
(
	`IS_FMC_WRITE_BURST
(
In™
->
Wr™eBur¡
));

194 
	`as£¹_·¿m
(
	`IS_FMC_CONTINOUS_CLOCK
(
In™
->
CÚtšuousClock
));

195 
	`as£¹_·¿m
(
	`IS_FMC_WRITE_FIFO
(
In™
->
Wr™eFifo
));

196 
	`as£¹_·¿m
(
	`IS_FMC_PAGESIZE
(
In™
->
PageSize
));

197 
	`as£¹_·¿m
(
	`IS_FMC_NBL_SETUPTIME
(
In™
->
NBLS‘upTime
));

198 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
In™
->
MaxChS–eùPul£
));

201 
	`__FMC_NORSRAM_DISABLE
(
Deviû
, 
In™
->
NSBªk
);

204 ià(
In™
->
MemÜyTy³
 =ð
FMC_MEMORY_TYPE_NOR
)

206 
æashacûss
 = 
FMC_NORSRAM_FLASH_ACCESS_ENABLE
;

210 
æashacûss
 = 
FMC_NORSRAM_FLASH_ACCESS_DISABLE
;

213 
	`MODIFY_REG
(
Deviû
->
BTCR
[
In™
->
NSBªk
],

214 (
FMC_BCRx_MBKEN
 |

215 
FMC_BCRx_MUXEN
 |

216 
FMC_BCRx_MTYP
 |

217 
FMC_BCRx_MWID
 |

218 
FMC_BCRx_FACCEN
 |

219 
FMC_BCRx_BURSTEN
 |

220 
FMC_BCRx_WAITPOL
 |

221 
FMC_BCRx_WAITCFG
 |

222 
FMC_BCRx_WREN
 |

223 
FMC_BCRx_WAITEN
 |

224 
FMC_BCRx_EXTMOD
 |

225 
FMC_BCRx_ASYNCWAIT
 |

226 
FMC_BCRx_CBURSTRW
 |

227 
FMC_BCR1_CCLKEN
 |

228 
FMC_BCR1_WFDIS
 |

229 
FMC_BCRx_NBLSET
 |

230 
FMC_BCRx_CPSIZE
),

231 (
æashacûss
 |

232 
In™
->
D©aAdd»ssMux
 |

233 
In™
->
MemÜyTy³
 |

234 
In™
->
MemÜyD©aWidth
 |

235 
In™
->
Bur¡AcûssMode
 |

236 
In™
->
Wa™SigÇlPÞ¬™y
 |

237 
In™
->
Wa™SigÇlAùive
 |

238 
In™
->
Wr™eO³¿tiÚ
 |

239 
In™
->
Wa™SigÇl
 |

240 
In™
->
Ex‹ndedMode
 |

241 
In™
->
AsynchrÚousWa™
 |

242 
In™
->
Wr™eBur¡
 |

243 
In™
->
CÚtšuousClock
 |

244 
In™
->
Wr™eFifo
 |

245 
In™
->
NBLS‘upTime
 |

246 
In™
->
PageSize
));

249 ià((
In™
->
CÚtšuousClock
 =ð
FMC_CONTINUOUS_CLOCK_SYNC_ASYNC
è&& (In™->
NSBªk
 !ð
FMC_NORSRAM_BANK1
))

251 
	`MODIFY_REG
(
Deviû
->
BTCR
[
FMC_NORSRAM_BANK1
], 
FMC_BCR1_CCLKEN
, 
In™
->
CÚtšuousClock
);

254 ià(
In™
->
NSBªk
 !ð
FMC_NORSRAM_BANK1
)

257 
	`SET_BIT
(
Deviû
->
BTCR
[
FMC_NORSRAM_BANK1
], (
ušt32_t
)(
In™
->
Wr™eFifo
));

261 if(
In™
->
MaxChS–eùPul£
 =ð
ENABLE
)

264 
	`as£¹_·¿m
(
	`IS_FMC_MAX_CHIP_SELECT_PULSE_TIME
(
In™
->
MaxChS–eùPul£Time
));

267 
	`MODIFY_REG
(
Deviû
->
PCSCNTR
, 
FMC_PCSCNTR_CSCOUNT
, (
ušt32_t
)(
In™
->
MaxChS–eùPul£Time
));

270 
In™
->
NSBªk
)

272 
FMC_NORSRAM_BANK1
 :

273 
	`SET_BIT
(
Deviû
->
PCSCNTR
, 
FMC_PCSCNTR_CNTB1EN
);

276 
FMC_NORSRAM_BANK2
 :

277 
	`SET_BIT
(
Deviû
->
PCSCNTR
, 
FMC_PCSCNTR_CNTB2EN
);

280 
FMC_NORSRAM_BANK3
 :

281 
	`SET_BIT
(
Deviû
->
PCSCNTR
, 
FMC_PCSCNTR_CNTB3EN
);

284 
FMC_NORSRAM_BANK4
 :

285 
	`SET_BIT
(
Deviû
->
PCSCNTR
, 
FMC_PCSCNTR_CNTB4EN
);

293  
HAL_OK
;

294 
	}
}

304 
HAL_StusTy³Def
 
	$FMC_NORSRAM_DeIn™
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_EXTENDED_Ty³Def
 *
ExDeviû
, 
ušt32_t
 
Bªk
)

307 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_DEVICE
(
Deviû
));

308 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_EXTENDED_DEVICE
(
ExDeviû
));

309 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_BANK
(
Bªk
));

312 
	`__FMC_NORSRAM_DISABLE
(
Deviû
, 
Bªk
);

316 ià(
Bªk
 =ð
FMC_NORSRAM_BANK1
)

318 
Deviû
->
BTCR
[
Bªk
] = 0x000030DBU;

323 
Deviû
->
BTCR
[
Bªk
] = 0x000030D2U;

326 
Deviû
->
BTCR
[
Bªk
 + 1U] = 0x0FFFFFFFU;

327 
ExDeviû
->
BWTR
[
Bªk
] = 0x0FFFFFFFU;

330 
Bªk
)

332 
FMC_NORSRAM_BANK1
 :

333 
	`CLEAR_BIT
(
Deviû
->
PCSCNTR
, 
FMC_PCSCNTR_CNTB1EN
);

336 
FMC_NORSRAM_BANK2
 :

337 
	`CLEAR_BIT
(
Deviû
->
PCSCNTR
, 
FMC_PCSCNTR_CNTB2EN
);

340 
FMC_NORSRAM_BANK3
 :

341 
	`CLEAR_BIT
(
Deviû
->
PCSCNTR
, 
FMC_PCSCNTR_CNTB3EN
);

344 
FMC_NORSRAM_BANK4
 :

345 
	`CLEAR_BIT
(
Deviû
->
PCSCNTR
, 
FMC_PCSCNTR_CNTB4EN
);

352  
HAL_OK
;

353 
	}
}

364 
HAL_StusTy³Def
 
	$FMC_NORSRAM_Timšg_In™
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
)

366 
ušt32_t
 
tm´
;

369 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_DEVICE
(
Deviû
));

370 
	`as£¹_·¿m
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
Timšg
->
Add»ssS‘upTime
));

371 
	`as£¹_·¿m
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
Timšg
->
Add»ssHÞdTime
));

372 
	`as£¹_·¿m
(
	`IS_FMC_DATAHOLD_DURATION
(
Timšg
->
D©aHÞdTime
));

373 
	`as£¹_·¿m
(
	`IS_FMC_DATASETUP_TIME
(
Timšg
->
D©aS‘upTime
));

374 
	`as£¹_·¿m
(
	`IS_FMC_TURNAROUND_TIME
(
Timšg
->
BusTuºAroundDu¿tiÚ
));

375 
	`as£¹_·¿m
(
	`IS_FMC_CLK_DIV
(
Timšg
->
CLKDivisiÚ
));

376 
	`as£¹_·¿m
(
	`IS_FMC_DATA_LATENCY
(
Timšg
->
D©aL©’cy
));

377 
	`as£¹_·¿m
(
	`IS_FMC_ACCESS_MODE
(
Timšg
->
AcûssMode
));

378 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_BANK
(
Bªk
));

381 
	`MODIFY_REG
(
Deviû
->
BTCR
[
Bªk
 + 1U], 
BTR_CLEAR_MASK
, (
Timšg
->
Add»ssS‘upTime
 |

382 ((
Timšg
->
Add»ssHÞdTime
è<< 
FMC_BTRx_ADDHLD_Pos
) |

383 ((
Timšg
->
D©aS‘upTime
è<< 
FMC_BTRx_DATAST_Pos
) |

384 ((
Timšg
->
D©aHÞdTime
è<< 
FMC_BTRx_DATAHLD_Pos
) |

385 ((
Timšg
->
BusTuºAroundDu¿tiÚ
è<< 
FMC_BTRx_BUSTURN_Pos
) |

386 (((
Timšg
->
CLKDivisiÚ
è- 1Uè<< 
FMC_BTRx_CLKDIV_Pos
) |

387 (((
Timšg
->
D©aL©’cy
è- 2Uè<< 
FMC_BTRx_DATLAT_Pos
) |

388 (
Timšg
->
AcûssMode
)));

391 ià(
	`HAL_IS_BIT_SET
(
Deviû
->
BTCR
[
FMC_NORSRAM_BANK1
], 
FMC_BCR1_CCLKEN
))

393 
tm´
 = (
ušt32_t
)(
Deviû
->
BTCR
[
FMC_NORSRAM_BANK1
 + 1U] & ~(((ušt32_t)0x0Fè<< 
FMC_BTRx_CLKDIV_Pos
));

394 
tm´
 |ð(
ušt32_t
)(((
Timšg
->
CLKDivisiÚ
è- 1Uè<< 
FMC_BTRx_CLKDIV_Pos
);

395 
	`MODIFY_REG
(
Deviû
->
BTCR
[
FMC_NORSRAM_BANK1
 + 1U], 
FMC_BTRx_CLKDIV
, 
tm´
);

398  
HAL_OK
;

399 
	}
}

413 
HAL_StusTy³Def
 
	$FMC_NORSRAM_Ex‹nded_Timšg_In™
(
FMC_NORSRAM_EXTENDED_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
, ušt32_ˆ
Ex‹ndedMode
)

416 
	`as£¹_·¿m
(
	`IS_FMC_EXTENDED_MODE
(
Ex‹ndedMode
));

419 ià(
Ex‹ndedMode
 =ð
FMC_EXTENDED_MODE_ENABLE
)

422 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_EXTENDED_DEVICE
(
Deviû
));

423 
	`as£¹_·¿m
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
Timšg
->
Add»ssS‘upTime
));

424 
	`as£¹_·¿m
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
Timšg
->
Add»ssHÞdTime
));

425 
	`as£¹_·¿m
(
	`IS_FMC_DATASETUP_TIME
(
Timšg
->
D©aS‘upTime
));

426 
	`as£¹_·¿m
(
	`IS_FMC_DATAHOLD_DURATION
(
Timšg
->
D©aHÞdTime
));

427 
	`as£¹_·¿m
(
	`IS_FMC_TURNAROUND_TIME
(
Timšg
->
BusTuºAroundDu¿tiÚ
));

428 
	`as£¹_·¿m
(
	`IS_FMC_ACCESS_MODE
(
Timšg
->
AcûssMode
));

429 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_BANK
(
Bªk
));

432 
	`MODIFY_REG
(
Deviû
->
BWTR
[
Bªk
], 
BWTR_CLEAR_MASK
, (
Timšg
->
Add»ssS‘upTime
 |

433 ((
Timšg
->
Add»ssHÞdTime
è<< 
FMC_BWTRx_ADDHLD_Pos
) |

434 ((
Timšg
->
D©aS‘upTime
è<< 
FMC_BWTRx_DATAST_Pos
) |

435 ((
Timšg
->
D©aHÞdTime
è<< 
FMC_BWTRx_DATAHLD_Pos
) |

436 
Timšg
->
AcûssMode
 |

437 ((
Timšg
->
BusTuºAroundDu¿tiÚ
è<< 
FMC_BWTRx_BUSTURN_Pos
)));

441 
Deviû
->
BWTR
[
Bªk
] = 0x0FFFFFFFU;

444  
HAL_OK
;

445 
	}
}

471 
HAL_StusTy³Def
 
	$FMC_NORSRAM_Wr™eO³¿tiÚ_EÇbË
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

474 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_DEVICE
(
Deviû
));

475 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_BANK
(
Bªk
));

478 
	`SET_BIT
(
Deviû
->
BTCR
[
Bªk
], 
FMC_WRITE_OPERATION_ENABLE
);

480  
HAL_OK
;

481 
	}
}

489 
HAL_StusTy³Def
 
	$FMC_NORSRAM_Wr™eO³¿tiÚ_Di§bË
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

492 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_DEVICE
(
Deviû
));

493 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_BANK
(
Bªk
));

496 
	`CLEAR_BIT
(
Deviû
->
BTCR
[
Bªk
], 
FMC_WRITE_OPERATION_ENABLE
);

498  
HAL_OK
;

499 
	}
}

510 #ià
defšed
(
FMC_BANK3
)

561 
HAL_StusTy³Def
 
	$FMC_NAND_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_In™Ty³Def
 *
In™
)

564 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

565 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
In™
->
NªdBªk
));

566 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_FEATURE
(
In™
->
Wa™ã©u»
));

567 
	`as£¹_·¿m
(
	`IS_FMC_NAND_MEMORY_WIDTH
(
In™
->
MemÜyD©aWidth
));

568 
	`as£¹_·¿m
(
	`IS_FMC_ECC_STATE
(
In™
->
EccComputiÚ
));

569 
	`as£¹_·¿m
(
	`IS_FMC_ECCPAGE_SIZE
(
In™
->
ECCPageSize
));

570 
	`as£¹_·¿m
(
	`IS_FMC_TCLR_TIME
(
In™
->
TCLRS‘upTime
));

571 
	`as£¹_·¿m
(
	`IS_FMC_TAR_TIME
(
In™
->
TARS‘upTime
));

574 
	`MODIFY_REG
(
Deviû
->
PCR
, 
PCR_CLEAR_MASK
, (
In™
->
Wa™ã©u»
 |

575 
FMC_PCR_MEMORY_TYPE_NAND
 |

576 
In™
->
MemÜyD©aWidth
 |

577 
In™
->
EccComputiÚ
 |

578 
In™
->
ECCPageSize
 |

579 ((
In™
->
TCLRS‘upTime
è<< 
FMC_PCR_TCLR_Pos
) |

580 ((
In™
->
TARS‘upTime
è<< 
FMC_PCR_TAR_Pos
)));

582  
HAL_OK
;

583 
	}
}

593 
HAL_StusTy³Def
 
	$FMC_NAND_CommÚS·û_Timšg_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
)

596 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

597 
	`as£¹_·¿m
(
	`IS_FMC_SETUP_TIME
(
Timšg
->
S‘upTime
));

598 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_TIME
(
Timšg
->
Wa™S‘upTime
));

599 
	`as£¹_·¿m
(
	`IS_FMC_HOLD_TIME
(
Timšg
->
HÞdS‘upTime
));

600 
	`as£¹_·¿m
(
	`IS_FMC_HIZ_TIME
(
Timšg
->
HiZS‘upTime
));

601 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

604 
	`MODIFY_REG
(
Deviû
->
PMEM
, 
PMEM_CLEAR_MASK
, (
Timšg
->
S‘upTime
 |

605 ((
Timšg
->
Wa™S‘upTime
è<< 
FMC_PMEM_MEMWAIT_Pos
) |

606 ((
Timšg
->
HÞdS‘upTime
è<< 
FMC_PMEM_MEMHOLD_Pos
) |

607 ((
Timšg
->
HiZS‘upTime
è<< 
FMC_PMEM_MEMHIZ_Pos
)));

609  
HAL_OK
;

610 
	}
}

620 
HAL_StusTy³Def
 
	$FMC_NAND_A‰ribu‹S·û_Timšg_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
)

623 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

624 
	`as£¹_·¿m
(
	`IS_FMC_SETUP_TIME
(
Timšg
->
S‘upTime
));

625 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_TIME
(
Timšg
->
Wa™S‘upTime
));

626 
	`as£¹_·¿m
(
	`IS_FMC_HOLD_TIME
(
Timšg
->
HÞdS‘upTime
));

627 
	`as£¹_·¿m
(
	`IS_FMC_HIZ_TIME
(
Timšg
->
HiZS‘upTime
));

628 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

631 
	`MODIFY_REG
(
Deviû
->
PATT
, 
PATT_CLEAR_MASK
, (
Timšg
->
S‘upTime
 |

632 ((
Timšg
->
Wa™S‘upTime
è<< 
FMC_PATT_ATTWAIT_Pos
) |

633 ((
Timšg
->
HÞdS‘upTime
è<< 
FMC_PATT_ATTHOLD_Pos
) |

634 ((
Timšg
->
HiZS‘upTime
è<< 
FMC_PATT_ATTHIZ_Pos
)));

636  
HAL_OK
;

637 
	}
}

645 
HAL_StusTy³Def
 
	$FMC_NAND_DeIn™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

648 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

649 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

652 
	`__FMC_NAND_DISABLE
(
Deviû
, 
Bªk
);

656 
	`WRITE_REG
(
Deviû
->
PCR
, 0x00000018U);

657 
	`WRITE_REG
(
Deviû
->
SR
, 0x00000040U);

658 
	`WRITE_REG
(
Deviû
->
PMEM
, 0xFCFCFCFCU);

659 
	`WRITE_REG
(
Deviû
->
PATT
, 0xFCFCFCFCU);

661  
HAL_OK
;

662 
	}
}

690 
HAL_StusTy³Def
 
	$FMC_NAND_ECC_EÇbË
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

693 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

694 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

697 
	`SET_BIT
(
Deviû
->
PCR
, 
FMC_PCR_ECCEN
);

699  
HAL_OK
;

700 
	}
}

709 
HAL_StusTy³Def
 
	$FMC_NAND_ECC_Di§bË
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

712 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

713 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

716 
	`CLEAR_BIT
(
Deviû
->
PCR
, 
FMC_PCR_ECCEN
);

718  
HAL_OK
;

719 
	}
}

729 
HAL_StusTy³Def
 
	$FMC_NAND_G‘ECC
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 *
ECCv®
, ušt32_ˆ
Bªk
, ušt32_ˆ
Timeout
)

731 
ušt32_t
 
tick¡¬t
;

734 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

735 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

738 
tick¡¬t
 = 
	`HAL_G‘Tick
();

741 
	`__FMC_NAND_GET_FLAG
(
Deviû
, 
Bªk
, 
FMC_FLAG_FEMPT
è=ð
RESET
)

744 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

746 ià(((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
Timeout
) || (Timeout == 0U))

748  
HAL_TIMEOUT
;

754 *
ECCv®
 = (
ušt32_t
)
Deviû
->
ECCR
;

756  
HAL_OK
;

757 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_gpio.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_gpio.h
"

23 
	~"¡m32g4xx_Î_bus.h
"

24 #ifdeà 
USE_FULL_ASSERT


25 
	~"¡m32_as£¹.h
"

27 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

34 #ià
defšed
 (
GPIOA
è|| defšed (
GPIOB
è|| defšed (
GPIOC
è|| defšed (
GPIOD
è|| defšed (
GPIOE
è|| defšed (
GPIOF
è|| defšed (
GPIOG
)

52 
	#IS_LL_GPIO_PIN
(
__VALUE__
è(((0x00000000Uè< (__VALUE__)è&& ((__VALUE__è<ð(
LL_GPIO_PIN_ALL
)))

	)

54 
	#IS_LL_GPIO_MODE
(
__VALUE__
è(((__VALUE__è=ð
LL_GPIO_MODE_INPUT
) ||\

55 ((
__VALUE__
è=ð
LL_GPIO_MODE_OUTPUT
) ||\

56 ((
__VALUE__
è=ð
LL_GPIO_MODE_ALTERNATE
) ||\

57 ((
__VALUE__
è=ð
LL_GPIO_MODE_ANALOG
))

	)

59 
	#IS_LL_GPIO_OUTPUT_TYPE
(
__VALUE__
è(((__VALUE__è=ð
LL_GPIO_OUTPUT_PUSHPULL
) ||\

60 ((
__VALUE__
è=ð
LL_GPIO_OUTPUT_OPENDRAIN
))

	)

62 
	#IS_LL_GPIO_SPEED
(
__VALUE__
è(((__VALUE__è=ð
LL_GPIO_SPEED_FREQ_LOW
) ||\

63 ((
__VALUE__
è=ð
LL_GPIO_SPEED_FREQ_MEDIUM
) ||\

64 ((
__VALUE__
è=ð
LL_GPIO_SPEED_FREQ_HIGH
) ||\

65 ((
__VALUE__
è=ð
LL_GPIO_SPEED_FREQ_VERY_HIGH
))

	)

67 
	#IS_LL_GPIO_PULL
(
__VALUE__
è(((__VALUE__è=ð
LL_GPIO_PULL_NO
) ||\

68 ((
__VALUE__
è=ð
LL_GPIO_PULL_UP
) ||\

69 ((
__VALUE__
è=ð
LL_GPIO_PULL_DOWN
))

	)

71 
	#IS_LL_GPIO_ALTERNATE
(
__VALUE__
è(((__VALUE__è=ð
LL_GPIO_AF_0
 ) ||\

72 ((
__VALUE__
è=ð
LL_GPIO_AF_1
 ) ||\

73 ((
__VALUE__
è=ð
LL_GPIO_AF_2
 ) ||\

74 ((
__VALUE__
è=ð
LL_GPIO_AF_3
 ) ||\

75 ((
__VALUE__
è=ð
LL_GPIO_AF_4
 ) ||\

76 ((
__VALUE__
è=ð
LL_GPIO_AF_5
 ) ||\

77 ((
__VALUE__
è=ð
LL_GPIO_AF_6
 ) ||\

78 ((
__VALUE__
è=ð
LL_GPIO_AF_7
 ) ||\

79 ((
__VALUE__
è=ð
LL_GPIO_AF_8
 ) ||\

80 ((
__VALUE__
è=ð
LL_GPIO_AF_9
 ) ||\

81 ((
__VALUE__
è=ð
LL_GPIO_AF_10
 ) ||\

82 ((
__VALUE__
è=ð
LL_GPIO_AF_11
 ) ||\

83 ((
__VALUE__
è=ð
LL_GPIO_AF_12
 ) ||\

84 ((
__VALUE__
è=ð
LL_GPIO_AF_13
 ) ||\

85 ((
__VALUE__
è=ð
LL_GPIO_AF_14
 ) ||\

86 ((
__VALUE__
è=ð
LL_GPIO_AF_15
 ))

	)

109 
E¼ÜStus
 
	$LL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
)

111 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

114 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

117 ià(
GPIOx
 =ð
GPIOA
)

119 
	`LL_AHB2_GRP1_FÜûRe£t
(
LL_AHB2_GRP1_PERIPH_GPIOA
);

120 
	`LL_AHB2_GRP1_R–—£Re£t
(
LL_AHB2_GRP1_PERIPH_GPIOA
);

122 ià(
GPIOx
 =ð
GPIOB
)

124 
	`LL_AHB2_GRP1_FÜûRe£t
(
LL_AHB2_GRP1_PERIPH_GPIOB
);

125 
	`LL_AHB2_GRP1_R–—£Re£t
(
LL_AHB2_GRP1_PERIPH_GPIOB
);

127 ià(
GPIOx
 =ð
GPIOC
)

129 
	`LL_AHB2_GRP1_FÜûRe£t
(
LL_AHB2_GRP1_PERIPH_GPIOC
);

130 
	`LL_AHB2_GRP1_R–—£Re£t
(
LL_AHB2_GRP1_PERIPH_GPIOC
);

132 ià(
GPIOx
 =ð
GPIOD
)

134 
	`LL_AHB2_GRP1_FÜûRe£t
(
LL_AHB2_GRP1_PERIPH_GPIOD
);

135 
	`LL_AHB2_GRP1_R–—£Re£t
(
LL_AHB2_GRP1_PERIPH_GPIOD
);

137 ià(
GPIOx
 =ð
GPIOE
)

139 
	`LL_AHB2_GRP1_FÜûRe£t
(
LL_AHB2_GRP1_PERIPH_GPIOE
);

140 
	`LL_AHB2_GRP1_R–—£Re£t
(
LL_AHB2_GRP1_PERIPH_GPIOE
);

142 ià(
GPIOx
 =ð
GPIOF
)

144 
	`LL_AHB2_GRP1_FÜûRe£t
(
LL_AHB2_GRP1_PERIPH_GPIOF
);

145 
	`LL_AHB2_GRP1_R–—£Re£t
(
LL_AHB2_GRP1_PERIPH_GPIOF
);

147 ià(
GPIOx
 =ð
GPIOG
)

149 
	`LL_AHB2_GRP1_FÜûRe£t
(
LL_AHB2_GRP1_PERIPH_GPIOG
);

150 
	`LL_AHB2_GRP1_R–—£Re£t
(
LL_AHB2_GRP1_PERIPH_GPIOG
);

154 
¡©us
 = 
ERROR
;

157  (
¡©us
);

158 
	}
}

169 
E¼ÜStus
 
	$LL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
LL_GPIO_In™Ty³Def
 *
GPIO_In™SŒuù
)

171 
ušt32_t
 
pšpos
;

172 
ušt32_t
 
cu¼’š
;

175 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

176 
	`as£¹_·¿m
(
	`IS_LL_GPIO_PIN
(
GPIO_In™SŒuù
->
Pš
));

177 
	`as£¹_·¿m
(
	`IS_LL_GPIO_MODE
(
GPIO_In™SŒuù
->
Mode
));

178 
	`as£¹_·¿m
(
	`IS_LL_GPIO_PULL
(
GPIO_In™SŒuù
->
PuÎ
));

182 
pšpos
 = 
	`POSITION_VAL
(
GPIO_In™SŒuù
->
Pš
);

185 ((
GPIO_In™SŒuù
->
Pš
è>> 
pšpos
) != 0x00000000U)

188 
cu¼’š
 = (
GPIO_In™SŒuù
->
Pš
è& (0x00000001UL << 
pšpos
);

190 ià(
cu¼’š
 != 0x00u)

193 
	`LL_GPIO_S‘PšMode
(
GPIOx
, 
cu¼’š
, 
GPIO_In™SŒuù
->
Mode
);

195 ià((
GPIO_In™SŒuù
->
Mode
 =ð
LL_GPIO_MODE_OUTPUT
è|| (GPIO_In™SŒuù->Mod=ð
LL_GPIO_MODE_ALTERNATE
))

198 
	`as£¹_·¿m
(
	`IS_LL_GPIO_SPEED
(
GPIO_In™SŒuù
->
S³ed
));

201 
	`LL_GPIO_S‘PšS³ed
(
GPIOx
, 
cu¼’š
, 
GPIO_In™SŒuù
->
S³ed
);

205 
	`LL_GPIO_S‘PšPuÎ
(
GPIOx
, 
cu¼’š
, 
GPIO_In™SŒuù
->
PuÎ
);

207 ià(
GPIO_In™SŒuù
->
Mode
 =ð
LL_GPIO_MODE_ALTERNATE
)

210 
	`as£¹_·¿m
(
	`IS_LL_GPIO_ALTERNATE
(
GPIO_In™SŒuù
->
AÉ”Ç‹
));

213 ià(
cu¼’š
 < 
LL_GPIO_PIN_8
)

215 
	`LL_GPIO_S‘AFPš_0_7
(
GPIOx
, 
cu¼’š
, 
GPIO_In™SŒuù
->
AÉ”Ç‹
);

219 
	`LL_GPIO_S‘AFPš_8_15
(
GPIOx
, 
cu¼’š
, 
GPIO_In™SŒuù
->
AÉ”Ç‹
);

223 
pšpos
++;

226 ià((
GPIO_In™SŒuù
->
Mode
 =ð
LL_GPIO_MODE_OUTPUT
è|| (GPIO_In™SŒuù->Mod=ð
LL_GPIO_MODE_ALTERNATE
))

229 
	`as£¹_·¿m
(
	`IS_LL_GPIO_OUTPUT_TYPE
(
GPIO_In™SŒuù
->
OuutTy³
));

232 
	`LL_GPIO_S‘PšOuutTy³
(
GPIOx
, 
GPIO_In™SŒuù
->
Pš
, GPIO_In™SŒuù->
OuutTy³
);

235  (
SUCCESS
);

236 
	}
}

245 
	$LL_GPIO_SŒuùIn™
(
LL_GPIO_In™Ty³Def
 *
GPIO_In™SŒuù
)

248 
GPIO_In™SŒuù
->
Pš
 = 
LL_GPIO_PIN_ALL
;

249 
GPIO_In™SŒuù
->
Mode
 = 
LL_GPIO_MODE_ANALOG
;

250 
GPIO_In™SŒuù
->
S³ed
 = 
LL_GPIO_SPEED_FREQ_LOW
;

251 
GPIO_In™SŒuù
->
OuutTy³
 = 
LL_GPIO_OUTPUT_PUSHPULL
;

252 
GPIO_In™SŒuù
->
PuÎ
 = 
LL_GPIO_PULL_NO
;

253 
GPIO_In™SŒuù
->
AÉ”Ç‹
 = 
LL_GPIO_AF_0
;

254 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_hrtim.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_h¹im.h
"

23 
	~"¡m32g4xx_Î_bus.h
"

25 #ifdeà 
USE_FULL_ASSERT


26 
	~"¡m32_as£¹.h
"

28 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

35 #ià
defšed
 (
HRTIM1
)

57 
E¼ÜStus
 
	$LL_HRTIM_DeIn™
(
HRTIM_Ty³Def
 *
HRTIMx
)

59 
E¼ÜStus
 
»suÉ
 = 
SUCCESS
;

62 
	`as£¹_·¿m
(
	`IS_HRTIM_ALL_INSTANCE
(
HRTIMx
));

63 
	`LL_APB2_GRP1_FÜûRe£t
(
LL_APB2_GRP1_PERIPH_HRTIM1
);

64 
	`LL_APB2_GRP1_R–—£Re£t
(
LL_APB2_GRP1_PERIPH_HRTIM1
);

65  
»suÉ
;

66 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_i2c.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_i2c.h
"

23 
	~"¡m32g4xx_Î_bus.h
"

24 #ifdeà 
USE_FULL_ASSERT


25 
	~"¡m32_as£¹.h
"

27 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

34 #ià
defšed
 (
I2C1
è|| defšed (
I2C2
è|| defšed (
I2C3
è|| defšed (
I2C4
)

48 
	#IS_LL_I2C_PERIPHERAL_MODE
(
__VALUE__
è(((__VALUE__è=ð
LL_I2C_MODE_I2C
) || \

49 ((
__VALUE__
è=ð
LL_I2C_MODE_SMBUS_HOST
) || \

50 ((
__VALUE__
è=ð
LL_I2C_MODE_SMBUS_DEVICE
) || \

51 ((
__VALUE__
è=ð
LL_I2C_MODE_SMBUS_DEVICE_ARP
))

	)

53 
	#IS_LL_I2C_ANALOG_FILTER
(
__VALUE__
è(((__VALUE__è=ð
LL_I2C_ANALOGFILTER_ENABLE
) || \

54 ((
__VALUE__
è=ð
LL_I2C_ANALOGFILTER_DISABLE
))

	)

56 
	#IS_LL_I2C_DIGITAL_FILTER
(
__VALUE__
è((__VALUE__è<ð0x0000000FU)

	)

58 
	#IS_LL_I2C_OWN_ADDRESS1
(
__VALUE__
è((__VALUE__è<ð0x000003FFU)

	)

60 
	#IS_LL_I2C_TYPE_ACKNOWLEDGE
(
__VALUE__
è(((__VALUE__è=ð
LL_I2C_ACK
) || \

61 ((
__VALUE__
è=ð
LL_I2C_NACK
))

	)

63 
	#IS_LL_I2C_OWN_ADDRSIZE
(
__VALUE__
è(((__VALUE__è=ð
LL_I2C_OWNADDRESS1_7BIT
) || \

64 ((
__VALUE__
è=ð
LL_I2C_OWNADDRESS1_10BIT
))

	)

87 
E¼ÜStus
 
	$LL_I2C_DeIn™
(
I2C_Ty³Def
 *
I2Cx
)

89 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

92 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
I2Cx
));

94 ià(
I2Cx
 =ð
I2C1
)

97 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_I2C1
);

100 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_I2C1
);

102 ià(
I2Cx
 =ð
I2C2
)

105 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_I2C2
);

108 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_I2C2
);

111 ià(
I2Cx
 =ð
I2C3
)

114 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_I2C3
);

117 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_I2C3
);

119 #ià
	`defšed
(
I2C4
)

120 ià(
I2Cx
 =ð
I2C4
)

123 
	`LL_APB1_GRP2_FÜûRe£t
(
LL_APB1_GRP2_PERIPH_I2C4
);

126 
	`LL_APB1_GRP2_R–—£Re£t
(
LL_APB1_GRP2_PERIPH_I2C4
);

131 
¡©us
 = 
ERROR
;

134  
¡©us
;

135 
	}
}

145 
E¼ÜStus
 
	$LL_I2C_In™
(
I2C_Ty³Def
 *
I2Cx
, 
LL_I2C_In™Ty³Def
 *
I2C_In™SŒuù
)

148 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
I2Cx
));

151 
	`as£¹_·¿m
(
	`IS_LL_I2C_PERIPHERAL_MODE
(
I2C_In™SŒuù
->
P”h”®Mode
));

152 
	`as£¹_·¿m
(
	`IS_LL_I2C_ANALOG_FILTER
(
I2C_In™SŒuù
->
AÇlogFž‹r
));

153 
	`as£¹_·¿m
(
	`IS_LL_I2C_DIGITAL_FILTER
(
I2C_In™SŒuù
->
Dig™®Fž‹r
));

154 
	`as£¹_·¿m
(
	`IS_LL_I2C_OWN_ADDRESS1
(
I2C_In™SŒuù
->
OwnAdd»ss1
));

155 
	`as£¹_·¿m
(
	`IS_LL_I2C_TYPE_ACKNOWLEDGE
(
I2C_In™SŒuù
->
Ty³AcknowËdge
));

156 
	`as£¹_·¿m
(
	`IS_LL_I2C_OWN_ADDRSIZE
(
I2C_In™SŒuù
->
OwnAddrSize
));

159 
	`LL_I2C_Di§bË
(
I2Cx
);

166 
	`LL_I2C_CÚfigFž‹rs
(
I2Cx
, 
I2C_In™SŒuù
->
AÇlogFž‹r
, I2C_In™SŒuù->
Dig™®Fž‹r
);

173 
	`LL_I2C_S‘Timšg
(
I2Cx
, 
I2C_In™SŒuù
->
Timšg
);

176 
	`LL_I2C_EÇbË
(
I2Cx
);

183 
	`LL_I2C_Di§bËOwnAdd»ss1
(
I2Cx
);

184 
	`LL_I2C_S‘OwnAdd»ss1
(
I2Cx
, 
I2C_In™SŒuù
->
OwnAdd»ss1
, I2C_In™SŒuù->
OwnAddrSize
);

187 ià(
I2C_In™SŒuù
->
OwnAdd»ss1
 != 0U)

189 
	`LL_I2C_EÇbËOwnAdd»ss1
(
I2Cx
);

196 
	`LL_I2C_S‘Mode
(
I2Cx
, 
I2C_In™SŒuù
->
P”h”®Mode
);

203 
	`LL_I2C_AcknowËdgeNextD©a
(
I2Cx
, 
I2C_In™SŒuù
->
Ty³AcknowËdge
);

205  
SUCCESS
;

206 
	}
}

213 
	$LL_I2C_SŒuùIn™
(
LL_I2C_In™Ty³Def
 *
I2C_In™SŒuù
)

216 
I2C_In™SŒuù
->
P”h”®Mode
 = 
LL_I2C_MODE_I2C
;

217 
I2C_In™SŒuù
->
Timšg
 = 0U;

218 
I2C_In™SŒuù
->
AÇlogFž‹r
 = 
LL_I2C_ANALOGFILTER_ENABLE
;

219 
I2C_In™SŒuù
->
Dig™®Fž‹r
 = 0U;

220 
I2C_In™SŒuù
->
OwnAdd»ss1
 = 0U;

221 
I2C_In™SŒuù
->
Ty³AcknowËdge
 = 
LL_I2C_NACK
;

222 
I2C_In™SŒuù
->
OwnAddrSize
 = 
LL_I2C_OWNADDRESS1_7BIT
;

223 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_lptim.c

18 #ià
defšed
(
USE_FULL_LL_DRIVER
)

21 
	~"¡m32g4xx_Î_Ítim.h
"

22 
	~"¡m32g4xx_Î_bus.h
"

23 
	~"¡m32g4xx_Î_rcc.h
"

26 #ifdeà 
USE_FULL_ASSERT


27 
	~"¡m32_as£¹.h
"

29 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

49 
	#IS_LL_LPTIM_CLOCK_SOURCE
(
__VALUE__
è(((__VALUE__è=ð
LL_LPTIM_CLK_SOURCE_INTERNAL
) \

50 || ((
__VALUE__
è=ð
LL_LPTIM_CLK_SOURCE_EXTERNAL
))

	)

52 
	#IS_LL_LPTIM_CLOCK_PRESCALER
(
__VALUE__
è(((__VALUE__è=ð
LL_LPTIM_PRESCALER_DIV1
) \

53 || ((
__VALUE__
è=ð
LL_LPTIM_PRESCALER_DIV2
) \

54 || ((
__VALUE__
è=ð
LL_LPTIM_PRESCALER_DIV4
) \

55 || ((
__VALUE__
è=ð
LL_LPTIM_PRESCALER_DIV8
) \

56 || ((
__VALUE__
è=ð
LL_LPTIM_PRESCALER_DIV16
) \

57 || ((
__VALUE__
è=ð
LL_LPTIM_PRESCALER_DIV32
) \

58 || ((
__VALUE__
è=ð
LL_LPTIM_PRESCALER_DIV64
) \

59 || ((
__VALUE__
è=ð
LL_LPTIM_PRESCALER_DIV128
))

	)

61 
	#IS_LL_LPTIM_WAVEFORM
(
__VALUE__
è(((__VALUE__è=ð
LL_LPTIM_OUTPUT_WAVEFORM_PWM
) \

62 || ((
__VALUE__
è=ð
LL_LPTIM_OUTPUT_WAVEFORM_SETONCE
))

	)

64 
	#IS_LL_LPTIM_OUTPUT_POLARITY
(
__VALUE__
è(((__VALUE__è=ð
LL_LPTIM_OUTPUT_POLARITY_REGULAR
) \

65 || ((
__VALUE__
è=ð
LL_LPTIM_OUTPUT_POLARITY_INVERSE
))

	)

95 
E¼ÜStus
 
	$LL_LPTIM_DeIn™
(
LPTIM_Ty³Def
 *
LPTIMx
)

97 
E¼ÜStus
 
»suÉ
 = 
SUCCESS
;

100 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
LPTIMx
));

102 ià(
LPTIMx
 =ð
LPTIM1
)

104 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_LPTIM1
);

105 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_LPTIM1
);

109 
»suÉ
 = 
ERROR
;

112  
»suÉ
;

113 
	}
}

121 
	$LL_LPTIM_SŒuùIn™
(
LL_LPTIM_In™Ty³Def
 *
LPTIM_In™SŒuù
)

124 
LPTIM_In™SŒuù
->
ClockSourû
 = 
LL_LPTIM_CLK_SOURCE_INTERNAL
;

125 
LPTIM_In™SŒuù
->
P»sÿËr
 = 
LL_LPTIM_PRESCALER_DIV1
;

126 
LPTIM_In™SŒuù
->
WavefÜm
 = 
LL_LPTIM_OUTPUT_WAVEFORM_PWM
;

127 
LPTIM_In™SŒuù
->
PÞ¬™y
 = 
LL_LPTIM_OUTPUT_POLARITY_REGULAR
;

128 
	}
}

140 
E¼ÜStus
 
	$LL_LPTIM_In™
(
LPTIM_Ty³Def
 *
LPTIMx
, 
LL_LPTIM_In™Ty³Def
 *
LPTIM_In™SŒuù
)

142 
E¼ÜStus
 
»suÉ
 = 
SUCCESS
;

144 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
LPTIMx
));

145 
	`as£¹_·¿m
(
	`IS_LL_LPTIM_CLOCK_SOURCE
(
LPTIM_In™SŒuù
->
ClockSourû
));

146 
	`as£¹_·¿m
(
	`IS_LL_LPTIM_CLOCK_PRESCALER
(
LPTIM_In™SŒuù
->
P»sÿËr
));

147 
	`as£¹_·¿m
(
	`IS_LL_LPTIM_WAVEFORM
(
LPTIM_In™SŒuù
->
WavefÜm
));

148 
	`as£¹_·¿m
(
	`IS_LL_LPTIM_OUTPUT_POLARITY
(
LPTIM_In™SŒuù
->
PÞ¬™y
));

153 ià(
	`LL_LPTIM_IsEÇbËd
(
LPTIMx
) == 1UL)

155 
»suÉ
 = 
ERROR
;

163 
	`MODIFY_REG
(
LPTIMx
->
CFGR
,

164 (
LPTIM_CFGR_CKSEL
 | 
LPTIM_CFGR_PRESC
 | 
LPTIM_CFGR_WAVE
 | 
LPTIM_CFGR_WAVPOL
),

165 
LPTIM_In™SŒuù
->
ClockSourû
 | \

166 
LPTIM_In™SŒuù
->
P»sÿËr
 | \

167 
LPTIM_In™SŒuù
->
WavefÜm
 | \

168 
LPTIM_In™SŒuù
->
PÞ¬™y
);

171  
»suÉ
;

172 
	}
}

191 
	$LL_LPTIM_Di§bË
(
LPTIM_Ty³Def
 *
LPTIMx
)

193 
LL_RCC_ClocksTy³Def
 
rcc_þock
;

194 
ušt32_t
 
tmpþksourû
 = 0;

195 
ušt32_t
 
tmpIER
;

196 
ušt32_t
 
tmpCFGR
;

197 
ušt32_t
 
tmpCMP
;

198 
ušt32_t
 
tmpARR
;

199 
ušt32_t
 
tmpOR
;

202 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
LPTIMx
));

204 
	`__di§bË_œq
();

208 (
ušt32_t
)
LPTIMx
)

210 
LPTIM1_BASE
:

211 
tmpþksourû
 = 
	`LL_RCC_G‘LPTIMClockSourû
(
LL_RCC_LPTIM1_CLKSOURCE
);

218 
tmpIER
 = 
LPTIMx
->
IER
;

219 
tmpCFGR
 = 
LPTIMx
->
CFGR
;

220 
tmpCMP
 = 
LPTIMx
->
CMP
;

221 
tmpARR
 = 
LPTIMx
->
ARR
;

222 
tmpOR
 = 
LPTIMx
->
OR
;

225 ()
	`LL_LPTIM_DeIn™
(
LPTIMx
);

228 
	`LL_RCC_G‘Sy¡emClocksF»q
(&
rcc_þock
);

230 ià((
tmpCMP
 !ð0ULè|| (
tmpARR
 != 0UL))

233 (
ušt32_t
)
LPTIMx
)

235 
LPTIM1_BASE
:

236 
	`LL_RCC_S‘LPTIMClockSourû
(
LL_RCC_LPTIM1_CLKSOURCE_PCLK1
);

242 ià(
tmpCMP
 != 0UL)

245 
LPTIMx
->
CR
 |ð
LPTIM_CR_ENABLE
;

246 
LPTIMx
->
CMP
 = 
tmpCMP
;

251 
rcc_þock
.
SYSCLK_F»qu’cy
--;

252 } ((
	`LL_LPTIM_IsAùiveFÏg_CMPOK
(
LPTIMx
è!ð1UL)è&& ((
rcc_þock
.
SYSCLK_F»qu’cy
) > 0UL));

254 
	`LL_LPTIM_CË¬FÏg_CMPOK
(
LPTIMx
);

257 ià(
tmpARR
 != 0UL)

259 
LPTIMx
->
CR
 |ð
LPTIM_CR_ENABLE
;

260 
LPTIMx
->
ARR
 = 
tmpARR
;

262 
	`LL_RCC_G‘Sy¡emClocksF»q
(&
rcc_þock
);

266 
rcc_þock
.
SYSCLK_F»qu’cy
--;

267 } ((
	`LL_LPTIM_IsAùiveFÏg_ARROK
(
LPTIMx
è!ð1UL)è&& ((
rcc_þock
.
SYSCLK_F»qu’cy
) > 0UL));

269 
	`LL_LPTIM_CË¬FÏg_ARROK
(
LPTIMx
);

273 
	`LL_RCC_S‘LPTIMClockSourû
(
tmpþksourû
);

277 
LPTIMx
->
CR
 &ð~(
LPTIM_CR_ENABLE
);

278 
LPTIMx
->
IER
 = 
tmpIER
;

279 
LPTIMx
->
CFGR
 = 
tmpCFGR
;

280 
LPTIMx
->
OR
 = 
tmpOR
;

282 
	`__’abË_œq
();

283 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_lpuart.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_Íu¬t.h
"

23 
	~"¡m32g4xx_Î_rcc.h
"

24 
	~"¡m32g4xx_Î_bus.h
"

25 #ifdeà
USE_FULL_ASSERT


26 
	~"¡m32_as£¹.h
"

28 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

35 #ià
defšed
 (
LPUART1
)

60 
	#IS_LL_LPUART_PRESCALER
(
__VALUE__
è(((__VALUE__è=ð
LL_LPUART_PRESCALER_DIV1
) \

61 || ((
__VALUE__
è=ð
LL_LPUART_PRESCALER_DIV2
) \

62 || ((
__VALUE__
è=ð
LL_LPUART_PRESCALER_DIV4
) \

63 || ((
__VALUE__
è=ð
LL_LPUART_PRESCALER_DIV6
) \

64 || ((
__VALUE__
è=ð
LL_LPUART_PRESCALER_DIV8
) \

65 || ((
__VALUE__
è=ð
LL_LPUART_PRESCALER_DIV10
) \

66 || ((
__VALUE__
è=ð
LL_LPUART_PRESCALER_DIV12
) \

67 || ((
__VALUE__
è=ð
LL_LPUART_PRESCALER_DIV16
) \

68 || ((
__VALUE__
è=ð
LL_LPUART_PRESCALER_DIV32
) \

69 || ((
__VALUE__
è=ð
LL_LPUART_PRESCALER_DIV64
) \

70 || ((
__VALUE__
è=ð
LL_LPUART_PRESCALER_DIV128
) \

71 || ((
__VALUE__
è=ð
LL_LPUART_PRESCALER_DIV256
))

	)

79 
	#IS_LL_LPUART_BAUDRATE
(
__BAUDRATE__
è(((__BAUDRATE__è<ð50000000Uè&& ((__BAUDRATE__è>ð8U))

	)

82 
	#IS_LL_LPUART_BRR_MIN
(
__VALUE__
è((__VALUE__è>ð0x300U)

	)

85 
	#IS_LL_LPUART_BRR_MAX
(
__VALUE__
è((__VALUE__è<ð0x000FFFFFU)

	)

87 
	#IS_LL_LPUART_DIRECTION
(
__VALUE__
è(((__VALUE__è=ð
LL_LPUART_DIRECTION_NONE
) \

88 || ((
__VALUE__
è=ð
LL_LPUART_DIRECTION_RX
) \

89 || ((
__VALUE__
è=ð
LL_LPUART_DIRECTION_TX
) \

90 || ((
__VALUE__
è=ð
LL_LPUART_DIRECTION_TX_RX
))

	)

92 
	#IS_LL_LPUART_PARITY
(
__VALUE__
è(((__VALUE__è=ð
LL_LPUART_PARITY_NONE
) \

93 || ((
__VALUE__
è=ð
LL_LPUART_PARITY_EVEN
) \

94 || ((
__VALUE__
è=ð
LL_LPUART_PARITY_ODD
))

	)

96 
	#IS_LL_LPUART_DATAWIDTH
(
__VALUE__
è(((__VALUE__è=ð
LL_LPUART_DATAWIDTH_7B
) \

97 || ((
__VALUE__
è=ð
LL_LPUART_DATAWIDTH_8B
) \

98 || ((
__VALUE__
è=ð
LL_LPUART_DATAWIDTH_9B
))

	)

100 
	#IS_LL_LPUART_STOPBITS
(
__VALUE__
è(((__VALUE__è=ð
LL_LPUART_STOPBITS_1
) \

101 || ((
__VALUE__
è=ð
LL_LPUART_STOPBITS_2
))

	)

103 
	#IS_LL_LPUART_HWCONTROL
(
__VALUE__
è(((__VALUE__è=ð
LL_LPUART_HWCONTROL_NONE
) \

104 || ((
__VALUE__
è=ð
LL_LPUART_HWCONTROL_RTS
) \

105 || ((
__VALUE__
è=ð
LL_LPUART_HWCONTROL_CTS
) \

106 || ((
__VALUE__
è=ð
LL_LPUART_HWCONTROL_RTS_CTS
))

	)

130 
E¼ÜStus
 
	$LL_LPUART_DeIn™
(
USART_Ty³Def
 *
LPUARTx
)

132 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

135 
	`as£¹_·¿m
(
	`IS_LPUART_INSTANCE
(
LPUARTx
));

137 ià(
LPUARTx
 =ð
LPUART1
)

140 
	`LL_APB1_GRP2_FÜûRe£t
(
LL_APB1_GRP2_PERIPH_LPUART1
);

143 
	`LL_APB1_GRP2_R–—£Re£t
(
LL_APB1_GRP2_PERIPH_LPUART1
);

147 
¡©us
 = 
ERROR
;

150  (
¡©us
);

151 
	}
}

166 
E¼ÜStus
 
	$LL_LPUART_In™
(
USART_Ty³Def
 *
LPUARTx
, 
LL_LPUART_In™Ty³Def
 *
LPUART_In™SŒuù
)

168 
E¼ÜStus
 
¡©us
 = 
ERROR
;

169 
ušt32_t
 
³rhþk
;

172 
	`as£¹_·¿m
(
	`IS_LPUART_INSTANCE
(
LPUARTx
));

173 
	`as£¹_·¿m
(
	`IS_LL_LPUART_PRESCALER
(
LPUART_In™SŒuù
->
P»sÿËrV®ue
));

174 
	`as£¹_·¿m
(
	`IS_LL_LPUART_BAUDRATE
(
LPUART_In™SŒuù
->
BaudR©e
));

175 
	`as£¹_·¿m
(
	`IS_LL_LPUART_DATAWIDTH
(
LPUART_In™SŒuù
->
D©aWidth
));

176 
	`as£¹_·¿m
(
	`IS_LL_LPUART_STOPBITS
(
LPUART_In™SŒuù
->
StÝB™s
));

177 
	`as£¹_·¿m
(
	`IS_LL_LPUART_PARITY
(
LPUART_In™SŒuù
->
P¬™y
));

178 
	`as£¹_·¿m
(
	`IS_LL_LPUART_DIRECTION
(
LPUART_In™SŒuù
->
T¿nsãrDœeùiÚ
));

179 
	`as£¹_·¿m
(
	`IS_LL_LPUART_HWCONTROL
(
LPUART_In™SŒuù
->
H¬dw¬eFlowCÚŒÞ
));

183 ià(
	`LL_LPUART_IsEÇbËd
(
LPUARTx
) == 0U)

191 
	`MODIFY_REG
(
LPUARTx
->
CR1
,

192 (
USART_CR1_M
 | 
USART_CR1_PCE
 | 
USART_CR1_PS
 | 
USART_CR1_TE
 | 
USART_CR1_RE
),

193 (
LPUART_In™SŒuù
->
D©aWidth
 | LPUART_In™SŒuù->
P¬™y
 | LPUART_In™SŒuù->
T¿nsãrDœeùiÚ
));

199 
	`LL_LPUART_S‘StÝB™sL’gth
(
LPUARTx
, 
LPUART_In™SŒuù
->
StÝB™s
);

205 
	`LL_LPUART_S‘HWFlowCŒl
(
LPUARTx
, 
LPUART_In™SŒuù
->
H¬dw¬eFlowCÚŒÞ
);

210 
³rhþk
 = 
	`LL_RCC_G‘LPUARTClockF»q
(
LL_RCC_LPUART1_CLKSOURCE
);

217 ià((
³rhþk
 !ð
LL_RCC_PERIPH_FREQUENCY_NO
)

218 && (
LPUART_In™SŒuù
->
BaudR©e
 != 0U))

220 
¡©us
 = 
SUCCESS
;

221 
	`LL_LPUART_S‘BaudR©e
(
LPUARTx
,

222 
³rhþk
,

223 
LPUART_In™SŒuù
->
P»sÿËrV®ue
,

224 
LPUART_In™SŒuù
->
BaudR©e
);

227 
	`as£¹_·¿m
(
	`IS_LL_LPUART_BRR_MIN
(
LPUARTx
->
BRR
));

230 
	`as£¹_·¿m
(
	`IS_LL_LPUART_BRR_MAX
(
LPUARTx
->
BRR
));

237 
	`LL_LPUART_S‘P»sÿËr
(
LPUARTx
, 
LPUART_In™SŒuù
->
P»sÿËrV®ue
);

240  (
¡©us
);

241 
	}
}

250 
	$LL_LPUART_SŒuùIn™
(
LL_LPUART_In™Ty³Def
 *
LPUART_In™SŒuù
)

253 
LPUART_In™SŒuù
->
P»sÿËrV®ue
 = 
LL_LPUART_PRESCALER_DIV1
;

254 
LPUART_In™SŒuù
->
BaudR©e
 = 9600U;

255 
LPUART_In™SŒuù
->
D©aWidth
 = 
LL_LPUART_DATAWIDTH_8B
;

256 
LPUART_In™SŒuù
->
StÝB™s
 = 
LL_LPUART_STOPBITS_1
;

257 
LPUART_In™SŒuù
->
P¬™y
 = 
LL_LPUART_PARITY_NONE
 ;

258 
LPUART_In™SŒuù
->
T¿nsãrDœeùiÚ
 = 
LL_LPUART_DIRECTION_TX_RX
;

259 
LPUART_In™SŒuù
->
H¬dw¬eFlowCÚŒÞ
 = 
LL_LPUART_HWCONTROL_NONE
;

260 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_opamp.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_Ýamp.h
"

24 #ifdeà 
USE_FULL_ASSERT


25 
	~"¡m32_as£¹.h
"

27 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

34 #ià
defšed
 (
OPAMP1
è|| defšed (
OPAMP2
è|| defšed (
OPAMP3
è|| defšed (
OPAMP4
è|| defšed (
OPAMP5
è|| defšed (
OPAMP6
)

52 
	#IS_LL_OPAMP_POWER_MODE
(
__POWER_MODE__
) \

53 Ð((
__POWER_MODE__
è=ð
LL_OPAMP_POWERMODE_NORMAL
) \

54 || ((
__POWER_MODE__
è=ð
LL_OPAMP_POWERMODE_HIGHSPEED
))

	)

56 
	#IS_LL_OPAMP_FUNCTIONAL_MODE
(
__FUNCTIONAL_MODE__
) \

57 Ð((
__FUNCTIONAL_MODE__
è=ð
LL_OPAMP_MODE_STANDALONE
) \

58 || ((
__FUNCTIONAL_MODE__
è=ð
LL_OPAMP_MODE_FOLLOWER
) \

59 || ((
__FUNCTIONAL_MODE__
è=ð
LL_OPAMP_MODE_PGA
) \

60 || ((
__FUNCTIONAL_MODE__
è=ð
LL_OPAMP_MODE_PGA_IO0
) \

61 || ((
__FUNCTIONAL_MODE__
è=ð
LL_OPAMP_MODE_PGA_IO0_BIAS
) \

62 || ((
__FUNCTIONAL_MODE__
è=ð
LL_OPAMP_MODE_PGA_IO0_IO1_BIAS
) \

63 )

	)

65 
	#IS_LL_OPAMP_INPUT_NONINVERTING
(
__INPUT_NONINVERTING__
) \

66 Ð((
__INPUT_NONINVERTING__
è=ð
LL_OPAMP_INPUT_NONINVERT_IO0
) \

67 || ((
__INPUT_NONINVERTING__
è=ð
LL_OPAMP_INPUT_NONINVERT_IO1
) \

68 || ((
__INPUT_NONINVERTING__
è=ð
LL_OPAMP_INPUT_NONINVERT_IO2
) \

69 || ((
__INPUT_NONINVERTING__
è=ð
LL_OPAMP_INPUT_NONINVERT_IO3
) \

70 || ((
__INPUT_NONINVERTING__
è=ð
LL_OPAMP_INPUT_NONINVERT_DAC
) \

71 )

	)

73 
	#IS_LL_OPAMP_INPUT_INVERTING
(
__INPUT_INVERTING__
) \

74 Ð((
__INPUT_INVERTING__
è=ð
LL_OPAMP_INPUT_INVERT_IO0
) \

75 || ((
__INPUT_INVERTING__
è=ð
LL_OPAMP_INPUT_INVERT_IO1
) \

76 || ((
__INPUT_INVERTING__
è=ð
LL_OPAMP_INPUT_INVERT_CONNECT_NO
) \

77 )

	)

106 
E¼ÜStus
 
	$LL_OPAMP_DeIn™
(
OPAMP_Ty³Def
 *
OPAMPx
)

108 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

111 
	`as£¹_·¿m
(
	`IS_OPAMP_ALL_INSTANCE
(
OPAMPx
));

115 ià(
	`LL_OPAMP_IsLocked
(
OPAMPx
) == 0UL)

117 
	`LL_OPAMP_Wr™eReg
(
OPAMPx
, 
CSR
, 0x00000000UL);

124 
¡©us
 = 
ERROR
;

128 ià(
	`LL_OPAMP_IsTim”MuxLocked
(
OPAMPx
) == 0UL)

130 
	`LL_OPAMP_Wr™eReg
(
OPAMPx
, 
TCMR
, 0x00000000UL);

132 ià(
	`LL_OPAMP_R—dReg
(
OPAMPx
, 
TCMR
) != 0x80000000UL)

136 
¡©us
 = 
ERROR
;

143  
¡©us
;

144 
	}
}

158 
E¼ÜStus
 
	$LL_OPAMP_In™
(
OPAMP_Ty³Def
 *
OPAMPx
, 
LL_OPAMP_In™Ty³Def
 *
OPAMP_In™SŒuù
)

160 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

163 
	`as£¹_·¿m
(
	`IS_OPAMP_ALL_INSTANCE
(
OPAMPx
));

164 
	`as£¹_·¿m
(
	`IS_LL_OPAMP_POWER_MODE
(
OPAMP_In™SŒuù
->
Pow”Mode
));

165 
	`as£¹_·¿m
(
	`IS_LL_OPAMP_FUNCTIONAL_MODE
(
OPAMP_In™SŒuù
->
FunùiÚ®Mode
));

166 
	`as£¹_·¿m
(
	`IS_LL_OPAMP_INPUT_NONINVERTING
(
OPAMP_In™SŒuù
->
IÅutNÚInv”tšg
));

172 ià(
OPAMP_In™SŒuù
->
FunùiÚ®Mode
 !ð
LL_OPAMP_MODE_FOLLOWER
)

174 
	`as£¹_·¿m
(
	`IS_LL_OPAMP_INPUT_INVERTING
(
OPAMP_In™SŒuù
->
IÅutInv”tšg
));

179 ià(
	`LL_OPAMP_IsLocked
(
OPAMPx
) == 0U)

187 ià(
OPAMP_In™SŒuù
->
FunùiÚ®Mode
 !ð
LL_OPAMP_MODE_FOLLOWER
)

189 
	`MODIFY_REG
(
OPAMPx
->
CSR
,

190 
OPAMP_CSR_HIGHSPEEDEN


191 | 
OPAMP_CSR_CALON


192 | 
OPAMP_CSR_VMSEL


193 | 
OPAMP_CSR_VPSEL


194 | 
OPAMP_CSR_PGGAIN_4
 | 
OPAMP_CSR_PGGAIN_3


196 
OPAMP_In™SŒuù
->
Pow”Mode


197 | 
OPAMP_In™SŒuù
->
FunùiÚ®Mode


198 | 
OPAMP_In™SŒuù
->
IÅutNÚInv”tšg


199 | 
OPAMP_In™SŒuù
->
IÅutInv”tšg


204 
	`MODIFY_REG
(
OPAMPx
->
CSR
,

205 
OPAMP_CSR_HIGHSPEEDEN


206 | 
OPAMP_CSR_CALON


207 | 
OPAMP_CSR_VMSEL


208 | 
OPAMP_CSR_VPSEL


209 | 
OPAMP_CSR_PGGAIN_4
 | 
OPAMP_CSR_PGGAIN_3


211 
OPAMP_In™SŒuù
->
Pow”Mode


212 | 
LL_OPAMP_MODE_FOLLOWER


213 | 
OPAMP_In™SŒuù
->
IÅutNÚInv”tšg


220 
¡©us
 = 
ERROR
;

223  
¡©us
;

224 
	}
}

232 
	$LL_OPAMP_SŒuùIn™
(
LL_OPAMP_In™Ty³Def
 *
OPAMP_In™SŒuù
)

235 
OPAMP_In™SŒuù
->
Pow”Mode
 = 
LL_OPAMP_POWERMODE_NORMAL
;

236 
OPAMP_In™SŒuù
->
FunùiÚ®Mode
 = 
LL_OPAMP_MODE_FOLLOWER
;

237 
OPAMP_In™SŒuù
->
IÅutNÚInv”tšg
 = 
LL_OPAMP_INPUT_NONINVERT_IO0
;

240 
OPAMP_In™SŒuù
->
IÅutInv”tšg
 = 
LL_OPAMP_INPUT_INVERT_CONNECT_NO
;

241 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_pwr.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_pwr.h
"

23 
	~"¡m32g4xx_Î_bus.h
"

29 #ià
defšed
(
PWR
)

56 
E¼ÜStus
 
	$LL_PWR_DeIn™
()

59 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_PWR
);

62 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_PWR
);

64  
SUCCESS
;

65 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_rcc.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_rcc.h
"

23 #ifdeà 
USE_FULL_ASSERT


24 
	~"¡m32_as£¹.h
"

26 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

43 
	#IS_LL_RCC_USART_CLKSOURCE
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_USART1_CLKSOURCE
) \

44 || ((
__VALUE__
è=ð
LL_RCC_USART2_CLKSOURCE
) \

45 || ((
__VALUE__
è=ð
LL_RCC_USART3_CLKSOURCE
))

	)

46 #ià
defšed
(
RCC_CCIPR_UART5SEL
)

47 
	#IS_LL_RCC_UART_CLKSOURCE
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_UART4_CLKSOURCE
) \

48 || ((
__VALUE__
è=ð
LL_RCC_UART5_CLKSOURCE
))

	)

49 #–ià
defšed
(
RCC_CCIPR_UART4SEL
)

50 
	#IS_LL_RCC_UART_CLKSOURCE
(
__VALUE__
è((__VALUE__è=ð
LL_RCC_UART4_CLKSOURCE
)

	)

53 
	#IS_LL_RCC_LPUART_CLKSOURCE
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_LPUART1_CLKSOURCE
))

	)

55 #ià
defšed
(
RCC_CCIPR2_I2C4SEL
)

56 
	#IS_LL_RCC_I2C_CLKSOURCE
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_I2C1_CLKSOURCE
) \

57 || ((
__VALUE__
è=ð
LL_RCC_I2C2_CLKSOURCE
) \

58 || ((
__VALUE__
è=ð
LL_RCC_I2C3_CLKSOURCE
) \

59 || ((
__VALUE__
è=ð
LL_RCC_I2C4_CLKSOURCE
))

	)

62 
	#IS_LL_RCC_I2C_CLKSOURCE
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_I2C1_CLKSOURCE
) \

63 || ((
__VALUE__
è=ð
LL_RCC_I2C2_CLKSOURCE
) \

64 || ((
__VALUE__
è=ð
LL_RCC_I2C3_CLKSOURCE
))

	)

66 
	#IS_LL_RCC_LPTIM_CLKSOURCE
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_LPTIM1_CLKSOURCE
))

	)

68 
	#IS_LL_RCC_SAI_CLKSOURCE
(
__VALUE__
è((__VALUE__è=ð
LL_RCC_SAI1_CLKSOURCE
)

	)

70 
	#IS_LL_RCC_I2S_CLKSOURCE
(
__VALUE__
è((__VALUE__è=ð
LL_RCC_I2S_CLKSOURCE
)

	)

72 
	#IS_LL_RCC_RNG_CLKSOURCE
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_RNG_CLKSOURCE
))

	)

74 
	#IS_LL_RCC_USB_CLKSOURCE
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_USB_CLKSOURCE
))

	)

76 #ià
defšed
(
ADC345_COMMON
)

77 
	#IS_LL_RCC_ADC_CLKSOURCE
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_ADC12_CLKSOURCE
) \

78 || ((
__VALUE__
è=ð
LL_RCC_ADC345_CLKSOURCE
))

	)

80 
	#IS_LL_RCC_ADC_CLKSOURCE
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_ADC12_CLKSOURCE
))

	)

83 #ià
defšed
(
QUADSPI
)

84 
	#IS_LL_RCC_QUADSPI_CLKSOURCE
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_QUADSPI_CLKSOURCE
))

	)

87 #ià
defšed
(
FDCAN1
)

88 
	#IS_LL_RCC_FDCAN_CLKSOURCE
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_FDCAN_CLKSOURCE
))

	)

99 
ušt32_t
 
RCC_G‘Sy¡emClockF»q
();

100 
ušt32_t
 
RCC_G‘HCLKClockF»q
(ušt32_ˆ
SYSCLK_F»qu’cy
);

101 
ušt32_t
 
RCC_G‘PCLK1ClockF»q
(ušt32_ˆ
HCLK_F»qu’cy
);

102 
ušt32_t
 
RCC_G‘PCLK2ClockF»q
(ušt32_ˆ
HCLK_F»qu’cy
);

103 
ušt32_t
 
RCC_PLL_G‘F»qDomaš_SYS
();

104 
ušt32_t
 
RCC_PLL_G‘F»qDomaš_ADC
();

105 
ušt32_t
 
RCC_PLL_G‘F»qDomaš_48M
();

135 
E¼ÜStus
 
	$LL_RCC_DeIn™
()

137 
ušt32_t
 
vl_mask
;

140 
	`LL_RCC_HSI_EÇbË
();

141 
	`LL_RCC_HSI_IsR—dy
() == 0U)

145 
	`LL_RCC_HSI_S‘C®ibTrimmšg
(0x40U);

148 
	`LL_RCC_Wr™eReg
(
CFGR
, 
LL_RCC_SYS_CLKSOURCE_HSI
);

149 
	`LL_RCC_G‘SysClkSourû
(è!ð
LL_RCC_SYS_CLKSOURCE_STATUS_HSI
) {};

152 
	`LL_RCC_Wr™eReg
(
CR
, 
RCC_CR_HSION
);

153 
	`LL_RCC_Wr™eReg
(
CR
, 
RCC_CR_HSION
);

156 
	`LL_RCC_PLL_IsR—dy
() != 0U)

160 
	`LL_RCC_Wr™eReg
(
PLLCFGR
, 16U << 
RCC_PLLCFGR_PLLN_Pos
);

163 
	`LL_RCC_Wr™eReg
(
CIER
, 0x00000000U);

166 
vl_mask
 = 
RCC_CICR_LSIRDYC
 | 
RCC_CICR_LSERDYC
 | 
RCC_CICR_HSIRDYC
 | 
RCC_CICR_HSERDYC
 | 
RCC_CICR_PLLRDYC
 | \

167 
RCC_CICR_HSI48RDYC
 | 
RCC_CICR_CSSC
 | 
RCC_CICR_LSECSSC
;

169 
	`LL_RCC_Wr™eReg
(
CICR
, 
vl_mask
);

172 
	`LL_RCC_CË¬Re£tFÏgs
();

174  
SUCCESS
;

175 
	}
}

210 
	$LL_RCC_G‘Sy¡emClocksF»q
(
LL_RCC_ClocksTy³Def
 *
RCC_Clocks
)

213 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

216 
RCC_Clocks
->
HCLK_F»qu’cy
 = 
	`RCC_G‘HCLKClockF»q
(RCC_Clocks->
SYSCLK_F»qu’cy
);

219 
RCC_Clocks
->
PCLK1_F»qu’cy
 = 
	`RCC_G‘PCLK1ClockF»q
(RCC_Clocks->
HCLK_F»qu’cy
);

222 
RCC_Clocks
->
PCLK2_F»qu’cy
 = 
	`RCC_G‘PCLK2ClockF»q
(RCC_Clocks->
HCLK_F»qu’cy
);

223 
	}
}

235 
ušt32_t
 
	$LL_RCC_G‘USARTClockF»q
(
ušt32_t
 
USARTxSourû
)

237 
ušt32_t
 
u§¹_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NO
;

240 
	`as£¹_·¿m
(
	`IS_LL_RCC_USART_CLKSOURCE
(
USARTxSourû
));

242 ià(
USARTxSourû
 =ð
LL_RCC_USART1_CLKSOURCE
)

245 
	`LL_RCC_G‘USARTClockSourû
(
USARTxSourû
))

247 
LL_RCC_USART1_CLKSOURCE_SYSCLK
:

248 
u§¹_äequ’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

251 
LL_RCC_USART1_CLKSOURCE_HSI
:

252 ià(
	`LL_RCC_HSI_IsR—dy
() != 0U)

254 
u§¹_äequ’cy
 = 
HSI_VALUE
;

258 
LL_RCC_USART1_CLKSOURCE_LSE
:

259 ià(
	`LL_RCC_LSE_IsR—dy
() != 0U)

261 
u§¹_äequ’cy
 = 
LSE_VALUE
;

265 
LL_RCC_USART1_CLKSOURCE_PCLK2
:

267 
u§¹_äequ’cy
 = 
	`RCC_G‘PCLK2ClockF»q
(
	`RCC_G‘HCLKClockF»q
(
	`RCC_G‘Sy¡emClockF»q
()));

271 ià(
USARTxSourû
 =ð
LL_RCC_USART2_CLKSOURCE
)

274 
	`LL_RCC_G‘USARTClockSourû
(
USARTxSourû
))

276 
LL_RCC_USART2_CLKSOURCE_SYSCLK
:

277 
u§¹_äequ’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

280 
LL_RCC_USART2_CLKSOURCE_HSI
:

281 ià(
	`LL_RCC_HSI_IsR—dy
() != 0U)

283 
u§¹_äequ’cy
 = 
HSI_VALUE
;

287 
LL_RCC_USART2_CLKSOURCE_LSE
:

288 ià(
	`LL_RCC_LSE_IsR—dy
() != 0U)

290 
u§¹_äequ’cy
 = 
LSE_VALUE
;

294 
LL_RCC_USART2_CLKSOURCE_PCLK1
:

296 
u§¹_äequ’cy
 = 
	`RCC_G‘PCLK1ClockF»q
(
	`RCC_G‘HCLKClockF»q
(
	`RCC_G‘Sy¡emClockF»q
()));

302 ià(
USARTxSourû
 =ð
LL_RCC_USART3_CLKSOURCE
)

305 
	`LL_RCC_G‘USARTClockSourû
(
USARTxSourû
))

307 
LL_RCC_USART3_CLKSOURCE_SYSCLK
:

308 
u§¹_äequ’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

311 
LL_RCC_USART3_CLKSOURCE_HSI
:

312 ià(
	`LL_RCC_HSI_IsR—dy
() != 0U)

314 
u§¹_äequ’cy
 = 
HSI_VALUE
;

318 
LL_RCC_USART3_CLKSOURCE_LSE
:

319 ià(
	`LL_RCC_LSE_IsR—dy
() != 0U)

321 
u§¹_äequ’cy
 = 
LSE_VALUE
;

325 
LL_RCC_USART3_CLKSOURCE_PCLK1
:

327 
u§¹_äequ’cy
 = 
	`RCC_G‘PCLK1ClockF»q
(
	`RCC_G‘HCLKClockF»q
(
	`RCC_G‘Sy¡emClockF»q
()));

332  
u§¹_äequ’cy
;

333 
	}
}

335 #ià
defšed
(
RCC_CCIPR_UART4SEL
)

346 
ušt32_t
 
	$LL_RCC_G‘UARTClockF»q
(
ušt32_t
 
UARTxSourû
)

348 
ušt32_t
 
u¬t_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NO
;

351 
	`as£¹_·¿m
(
	`IS_LL_RCC_UART_CLKSOURCE
(
UARTxSourû
));

353 ià(
UARTxSourû
 =ð
LL_RCC_UART4_CLKSOURCE
)

356 
	`LL_RCC_G‘UARTClockSourû
(
UARTxSourû
))

358 
LL_RCC_UART4_CLKSOURCE_SYSCLK
:

359 
u¬t_äequ’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

362 
LL_RCC_UART4_CLKSOURCE_HSI
:

363 ià(
	`LL_RCC_HSI_IsR—dy
() != 0U)

365 
u¬t_äequ’cy
 = 
HSI_VALUE
;

369 
LL_RCC_UART4_CLKSOURCE_LSE
:

370 ià(
	`LL_RCC_LSE_IsR—dy
() != 0U)

372 
u¬t_äequ’cy
 = 
LSE_VALUE
;

376 
LL_RCC_UART4_CLKSOURCE_PCLK1
:

378 
u¬t_äequ’cy
 = 
	`RCC_G‘PCLK1ClockF»q
(
	`RCC_G‘HCLKClockF»q
(
	`RCC_G‘Sy¡emClockF»q
()));

383 #ià
	`defšed
(
RCC_CCIPR_UART5SEL
)

384 ià(
UARTxSourû
 =ð
LL_RCC_UART5_CLKSOURCE
)

387 
	`LL_RCC_G‘UARTClockSourû
(
UARTxSourû
))

389 
LL_RCC_UART5_CLKSOURCE_SYSCLK
:

390 
u¬t_äequ’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

393 
LL_RCC_UART5_CLKSOURCE_HSI
:

394 ià(
	`LL_RCC_HSI_IsR—dy
() != 0U)

396 
u¬t_äequ’cy
 = 
HSI_VALUE
;

400 
LL_RCC_UART5_CLKSOURCE_LSE
:

401 ià(
	`LL_RCC_LSE_IsR—dy
() != 0U)

403 
u¬t_äequ’cy
 = 
LSE_VALUE
;

407 
LL_RCC_UART5_CLKSOURCE_PCLK1
:

409 
u¬t_äequ’cy
 = 
	`RCC_G‘PCLK1ClockF»q
(
	`RCC_G‘HCLKClockF»q
(
	`RCC_G‘Sy¡emClockF»q
()));

415  
u¬t_äequ’cy
;

416 
	}
}

431 
ušt32_t
 
	$LL_RCC_G‘I2CClockF»q
(
ušt32_t
 
I2CxSourû
)

433 
ušt32_t
 
i2c_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NO
;

436 
	`as£¹_·¿m
(
	`IS_LL_RCC_I2C_CLKSOURCE
(
I2CxSourû
));

438 ià(
I2CxSourû
 =ð
LL_RCC_I2C1_CLKSOURCE
)

441 
	`LL_RCC_G‘I2CClockSourû
(
I2CxSourû
))

443 
LL_RCC_I2C1_CLKSOURCE_SYSCLK
:

444 
i2c_äequ’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

447 
LL_RCC_I2C1_CLKSOURCE_HSI
:

448 ià(
	`LL_RCC_HSI_IsR—dy
() != 0U)

450 
i2c_äequ’cy
 = 
HSI_VALUE
;

454 
LL_RCC_I2C1_CLKSOURCE_PCLK1
:

456 
i2c_äequ’cy
 = 
	`RCC_G‘PCLK1ClockF»q
(
	`RCC_G‘HCLKClockF»q
(
	`RCC_G‘Sy¡emClockF»q
()));

460 ià(
I2CxSourû
 =ð
LL_RCC_I2C2_CLKSOURCE
)

463 
	`LL_RCC_G‘I2CClockSourû
(
I2CxSourû
))

465 
LL_RCC_I2C2_CLKSOURCE_SYSCLK
:

466 
i2c_äequ’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

469 
LL_RCC_I2C2_CLKSOURCE_HSI
:

470 ià(
	`LL_RCC_HSI_IsR—dy
() != 0U)

472 
i2c_äequ’cy
 = 
HSI_VALUE
;

476 
LL_RCC_I2C2_CLKSOURCE_PCLK1
:

478 
i2c_äequ’cy
 = 
	`RCC_G‘PCLK1ClockF»q
(
	`RCC_G‘HCLKClockF»q
(
	`RCC_G‘Sy¡emClockF»q
()));

484 ià(
I2CxSourû
 =ð
LL_RCC_I2C3_CLKSOURCE
)

487 
	`LL_RCC_G‘I2CClockSourû
(
I2CxSourû
))

489 
LL_RCC_I2C3_CLKSOURCE_SYSCLK
:

490 
i2c_äequ’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

493 
LL_RCC_I2C3_CLKSOURCE_HSI
:

494 ià(
	`LL_RCC_HSI_IsR—dy
() != 0U)

496 
i2c_äequ’cy
 = 
HSI_VALUE
;

500 
LL_RCC_I2C3_CLKSOURCE_PCLK1
:

502 
i2c_äequ’cy
 = 
	`RCC_G‘PCLK1ClockF»q
(
	`RCC_G‘HCLKClockF»q
(
	`RCC_G‘Sy¡emClockF»q
()));

506 #ià
	`defšed
(
RCC_CCIPR2_I2C4SEL
)

509 ià(
I2CxSourû
 =ð
LL_RCC_I2C4_CLKSOURCE
)

512 
	`LL_RCC_G‘I2CClockSourû
(
I2CxSourû
))

514 
LL_RCC_I2C4_CLKSOURCE_SYSCLK
:

515 
i2c_äequ’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

518 
LL_RCC_I2C4_CLKSOURCE_HSI
:

519 ià(
	`LL_RCC_HSI_IsR—dy
() != 0U)

521 
i2c_äequ’cy
 = 
HSI_VALUE
;

525 
LL_RCC_I2C4_CLKSOURCE_PCLK1
:

527 
i2c_äequ’cy
 = 
	`RCC_G‘PCLK1ClockF»q
(
	`RCC_G‘HCLKClockF»q
(
	`RCC_G‘Sy¡emClockF»q
()));

535  
i2c_äequ’cy
;

536 
	}
}

546 
ušt32_t
 
	$LL_RCC_G‘LPUARTClockF»q
(
ušt32_t
 
LPUARTxSourû
)

548 
ušt32_t
 
Íu¬t_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NO
;

551 
	`as£¹_·¿m
(
	`IS_LL_RCC_LPUART_CLKSOURCE
(
LPUARTxSourû
));

554 
	`LL_RCC_G‘LPUARTClockSourû
(
LPUARTxSourû
))

556 
LL_RCC_LPUART1_CLKSOURCE_SYSCLK
:

557 
Íu¬t_äequ’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

560 
LL_RCC_LPUART1_CLKSOURCE_HSI
:

561 ià(
	`LL_RCC_HSI_IsR—dy
() != 0U)

563 
Íu¬t_äequ’cy
 = 
HSI_VALUE
;

567 
LL_RCC_LPUART1_CLKSOURCE_LSE
:

568 ià(
	`LL_RCC_LSE_IsR—dy
() != 0U)

570 
Íu¬t_äequ’cy
 = 
LSE_VALUE
;

574 
LL_RCC_LPUART1_CLKSOURCE_PCLK1
:

576 
Íu¬t_äequ’cy
 = 
	`RCC_G‘PCLK1ClockF»q
(
	`RCC_G‘HCLKClockF»q
(
	`RCC_G‘Sy¡emClockF»q
()));

580  
Íu¬t_äequ’cy
;

581 
	}
}

590 
ušt32_t
 
	$LL_RCC_G‘LPTIMClockF»q
(
ušt32_t
 
LPTIMxSourû
)

592 
ušt32_t
 
Ítim_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NO
;

595 
	`as£¹_·¿m
(
	`IS_LL_RCC_LPTIM_CLKSOURCE
(
LPTIMxSourû
));

597 ià(
LPTIMxSourû
 =ð
LL_RCC_LPTIM1_CLKSOURCE
)

600 
	`LL_RCC_G‘LPTIMClockSourû
(
LPTIMxSourû
))

602 
LL_RCC_LPTIM1_CLKSOURCE_LSI
:

603 ià(
	`LL_RCC_LSI_IsR—dy
() != 0U)

605 
Ítim_äequ’cy
 = 
LSI_VALUE
;

609 
LL_RCC_LPTIM1_CLKSOURCE_HSI
:

610 ià(
	`LL_RCC_HSI_IsR—dy
() != 0U)

612 
Ítim_äequ’cy
 = 
HSI_VALUE
;

616 
LL_RCC_LPTIM1_CLKSOURCE_LSE
:

617 ià(
	`LL_RCC_LSE_IsR—dy
() != 0U)

619 
Ítim_äequ’cy
 = 
LSE_VALUE
;

623 
LL_RCC_LPTIM1_CLKSOURCE_PCLK1
:

625 
Ítim_äequ’cy
 = 
	`RCC_G‘PCLK1ClockF»q
(
	`RCC_G‘HCLKClockF»q
(
	`RCC_G‘Sy¡emClockF»q
()));

630  
Ítim_äequ’cy
;

631 
	}
}

641 
ušt32_t
 
	$LL_RCC_G‘SAIClockF»q
(
ušt32_t
 
SAIxSourû
)

643 
ušt32_t
 
§i_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NO
;

646 
	`as£¹_·¿m
(
	`IS_LL_RCC_SAI_CLKSOURCE
(
SAIxSourû
));

648 ià(
SAIxSourû
 =ð
LL_RCC_SAI1_CLKSOURCE
)

651 
	`LL_RCC_G‘SAIClockSourû
(
SAIxSourû
))

653 
LL_RCC_SAI1_CLKSOURCE_SYSCLK
:

654 
§i_äequ’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

657 
LL_RCC_SAI1_CLKSOURCE_PLL
:

658 ià(
	`LL_RCC_PLL_IsR—dy
() != 0U)

660 
§i_äequ’cy
 = 
	`RCC_PLL_G‘F»qDomaš_48M
();

664 
LL_RCC_SAI1_CLKSOURCE_PIN
:

665 
§i_äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

668 
LL_RCC_SAI1_CLKSOURCE_HSI
:

670 ià(
	`LL_RCC_HSI_IsR—dy
() != 0U)

672 
§i_äequ’cy
 = 
HSI_VALUE
;

679  
§i_äequ’cy
;

680 
	}
}

689 
ušt32_t
 
	$LL_RCC_G‘I2SClockF»q
(
ušt32_t
 
I2SxSourû
)

691 
ušt32_t
 
i2s_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NO
;

694 
	`as£¹_·¿m
(
	`IS_LL_RCC_I2S_CLKSOURCE
(
I2SxSourû
));

696 ià(
I2SxSourû
 =ð
LL_RCC_I2S_CLKSOURCE
)

699 
	`LL_RCC_G‘I2SClockSourû
(
I2SxSourû
))

701 
LL_RCC_I2S_CLKSOURCE_SYSCLK
:

702 
i2s_äequ’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

705 
LL_RCC_I2S_CLKSOURCE_PLL
:

706 ià(
	`LL_RCC_PLL_IsR—dy
() != 0U)

708 
i2s_äequ’cy
 = 
	`RCC_PLL_G‘F»qDomaš_48M
();

712 
LL_RCC_I2S_CLKSOURCE_PIN
:

713 
i2s_äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

716 
LL_RCC_I2S_CLKSOURCE_HSI
:

718 ià(
	`LL_RCC_HSI_IsR—dy
() != 0U)

720 
i2s_äequ’cy
 = 
HSI_VALUE
;

726  
i2s_äequ’cy
;

727 
	}
}

729 #ià
defšed
(
FDCAN1
)

738 
ušt32_t
 
	$LL_RCC_G‘FDCANClockF»q
(
ušt32_t
 
FDCANxSourû
)

740 
ušt32_t
 
fdÿn_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NO
;

743 
	`as£¹_·¿m
(
	`IS_LL_RCC_FDCAN_CLKSOURCE
(
FDCANxSourû
));

746 
	`LL_RCC_G‘FDCANClockSourû
(
FDCANxSourû
))

748 
LL_RCC_FDCAN_CLKSOURCE_HSE
:

749 ià(
	`LL_RCC_HSE_IsR—dy
() != 0U)

751 
fdÿn_äequ’cy
 = 
HSE_VALUE
;

755 
LL_RCC_FDCAN_CLKSOURCE_PLL
:

756 ià(
	`LL_RCC_PLL_IsR—dy
() != 0U)

758 
fdÿn_äequ’cy
 = 
	`RCC_PLL_G‘F»qDomaš_48M
();

762 
LL_RCC_FDCAN_CLKSOURCE_PCLK1
:

763 
fdÿn_äequ’cy
 = 
	`RCC_G‘PCLK1ClockF»q
(
	`RCC_G‘HCLKClockF»q
(
	`RCC_G‘Sy¡emClockF»q
()));

767 
fdÿn_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NA
;

770  
fdÿn_äequ’cy
;

771 
	}
}

782 
ušt32_t
 
	$LL_RCC_G‘RNGClockF»q
(
ušt32_t
 
RNGxSourû
)

784 
ušt32_t
 
ºg_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NO
;

787 
	`as£¹_·¿m
(
	`IS_LL_RCC_RNG_CLKSOURCE
(
RNGxSourû
));

790 
	`LL_RCC_G‘RNGClockSourû
(
RNGxSourû
))

792 
LL_RCC_RNG_CLKSOURCE_PLL
:

793 ià(
	`LL_RCC_PLL_IsR—dy
() != 0U)

795 
ºg_äequ’cy
 = 
	`RCC_PLL_G‘F»qDomaš_48M
();

799 
LL_RCC_RNG_CLKSOURCE_HSI48
:

800 ià(
	`LL_RCC_HSI48_IsR—dy
() != 0U)

802 
ºg_äequ’cy
 = 
HSI48_VALUE
;

807 
ºg_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NA
;

812  
ºg_äequ’cy
;

813 
	}
}

823 
ušt32_t
 
	$LL_RCC_G‘USBClockF»q
(
ušt32_t
 
USBxSourû
)

825 
ušt32_t
 
usb_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NO
;

828 
	`as£¹_·¿m
(
	`IS_LL_RCC_USB_CLKSOURCE
(
USBxSourû
));

831 
	`LL_RCC_G‘USBClockSourû
(
USBxSourû
))

833 
LL_RCC_USB_CLKSOURCE_PLL
:

834 ià(
	`LL_RCC_PLL_IsR—dy
() != 0U)

836 
usb_äequ’cy
 = 
	`RCC_PLL_G‘F»qDomaš_48M
();

840 
LL_RCC_USB_CLKSOURCE_HSI48
:

841 ià(
	`LL_RCC_HSI48_IsR—dy
() != 0U)

843 
usb_äequ’cy
 = 
HSI48_VALUE
;

848 
usb_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NA
;

852  
usb_äequ’cy
;

853 
	}
}

866 
ušt32_t
 
	$LL_RCC_G‘ADCClockF»q
(
ušt32_t
 
ADCxSourû
)

868 
ušt32_t
 
adc_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NO
;

871 
	`as£¹_·¿m
(
	`IS_LL_RCC_ADC_CLKSOURCE
(
ADCxSourû
));

873 ià(
ADCxSourû
 =ð
LL_RCC_ADC12_CLKSOURCE
)

876 
	`LL_RCC_G‘ADCClockSourû
(
ADCxSourû
))

878 
LL_RCC_ADC12_CLKSOURCE_PLL
:

879 ià(
	`LL_RCC_PLL_IsR—dy
() != 0U)

881 
adc_äequ’cy
 = 
	`RCC_PLL_G‘F»qDomaš_ADC
();

885 
LL_RCC_ADC12_CLKSOURCE_SYSCLK
:

886 
adc_äequ’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

889 
LL_RCC_ADC12_CLKSOURCE_NONE
:

891 
adc_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NA
;

895 #ià
	`defšed
(
ADC345_COMMON
)

899 
	`LL_RCC_G‘ADCClockSourû
(
ADCxSourû
))

901 
LL_RCC_ADC345_CLKSOURCE_PLL
:

902 ià(
	`LL_RCC_PLL_IsR—dy
() != 0U)

904 
adc_äequ’cy
 = 
	`RCC_PLL_G‘F»qDomaš_ADC
();

908 
LL_RCC_ADC345_CLKSOURCE_SYSCLK
:

909 
adc_äequ’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

912 
LL_RCC_ADC345_CLKSOURCE_NONE
:

914 
adc_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NA
;

920  
adc_äequ’cy
;

921 
	}
}

923 #ià
defšed
(
QUADSPI
)

931 
ušt32_t
 
	$LL_RCC_G‘QUADSPIClockF»q
(
ušt32_t
 
QUADSPIxSourû
)

933 
ušt32_t
 
quad¥i_äequ’cy
 = 
LL_RCC_PERIPH_FREQUENCY_NO
;

936 
	`as£¹_·¿m
(
	`IS_LL_RCC_QUADSPI_CLKSOURCE
(
QUADSPIxSourû
));

939 
	`LL_RCC_G‘QUADSPIClockSourû
(
QUADSPIxSourû
))

941 
LL_RCC_QUADSPI_CLKSOURCE_SYSCLK
:

942 
quad¥i_äequ’cy
 = 
	`RCC_G‘Sy¡emClockF»q
();

945 
LL_RCC_QUADSPI_CLKSOURCE_HSI
:

946 ià(
	`LL_RCC_HSI_IsR—dy
() != 0U)

948 
quad¥i_äequ’cy
 = 
HSI_VALUE
;

952 
LL_RCC_QUADSPI_CLKSOURCE_PLL
:

953 ià(
	`LL_RCC_PLL_IsR—dy
() != 0U)

955 
quad¥i_äequ’cy
 = 
	`RCC_PLL_G‘F»qDomaš_48M
();

964  
quad¥i_äequ’cy
;

965 
	}
}

984 
ušt32_t
 
	$RCC_G‘Sy¡emClockF»q
()

986 
ušt32_t
 
äequ’cy
;

989 
	`LL_RCC_G‘SysClkSourû
())

991 
LL_RCC_SYS_CLKSOURCE_STATUS_HSI
:

992 
äequ’cy
 = 
HSI_VALUE
;

995 
LL_RCC_SYS_CLKSOURCE_STATUS_HSE
:

996 
äequ’cy
 = 
HSE_VALUE
;

999 
LL_RCC_SYS_CLKSOURCE_STATUS_PLL
:

1000 
äequ’cy
 = 
	`RCC_PLL_G‘F»qDomaš_SYS
();

1004 
äequ’cy
 = 
HSI_VALUE
;

1008  
äequ’cy
;

1009 
	}
}

1016 
ušt32_t
 
	$RCC_G‘HCLKClockF»q
(
ušt32_t
 
SYSCLK_F»qu’cy
)

1019  
	`__LL_RCC_CALC_HCLK_FREQ
(
SYSCLK_F»qu’cy
, 
	`LL_RCC_G‘AHBP»sÿËr
());

1020 
	}
}

1027 
ušt32_t
 
	$RCC_G‘PCLK1ClockF»q
(
ušt32_t
 
HCLK_F»qu’cy
)

1030  
	`__LL_RCC_CALC_PCLK1_FREQ
(
HCLK_F»qu’cy
, 
	`LL_RCC_G‘APB1P»sÿËr
());

1031 
	}
}

1038 
ušt32_t
 
	$RCC_G‘PCLK2ClockF»q
(
ušt32_t
 
HCLK_F»qu’cy
)

1041  
	`__LL_RCC_CALC_PCLK2_FREQ
(
HCLK_F»qu’cy
, 
	`LL_RCC_G‘APB2P»sÿËr
());

1042 
	}
}

1048 
ušt32_t
 
	$RCC_PLL_G‘F»qDomaš_SYS
()

1050 
ušt32_t
 
¶lšputäeq
, 
¶lsourû
;

1055 
¶lsourû
 = 
	`LL_RCC_PLL_G‘MašSourû
();

1057 
¶lsourû
)

1059 
LL_RCC_PLLSOURCE_HSI
:

1060 
¶lšputäeq
 = 
HSI_VALUE
;

1063 
LL_RCC_PLLSOURCE_HSE
:

1064 
¶lšputäeq
 = 
HSE_VALUE
;

1068 
¶lšputäeq
 = 
HSI_VALUE
;

1071  
	`__LL_RCC_CALC_PLLCLK_FREQ
(
¶lšputäeq
, 
	`LL_RCC_PLL_G‘Divid”
(),

1072 
	`LL_RCC_PLL_G‘N
(), 
	`LL_RCC_PLL_G‘R
());

1073 
	}
}

1079 
ušt32_t
 
	$RCC_PLL_G‘F»qDomaš_ADC
()

1081 
ušt32_t
 
¶lšputäeq
, 
¶lsourû
;

1086 
¶lsourû
 = 
	`LL_RCC_PLL_G‘MašSourû
();

1088 
¶lsourû
)

1090 
LL_RCC_PLLSOURCE_HSI
:

1091 
¶lšputäeq
 = 
HSI_VALUE
;

1094 
LL_RCC_PLLSOURCE_HSE
:

1095 
¶lšputäeq
 = 
HSE_VALUE
;

1099 
¶lšputäeq
 = 
HSI_VALUE
;

1102  
	`__LL_RCC_CALC_PLLCLK_ADC_FREQ
(
¶lšputäeq
, 
	`LL_RCC_PLL_G‘Divid”
(),

1103 
	`LL_RCC_PLL_G‘N
(), 
	`LL_RCC_PLL_G‘P
());

1104 
	}
}

1110 
ušt32_t
 
	$RCC_PLL_G‘F»qDomaš_48M
()

1112 
ušt32_t
 
¶lšputäeq
, 
¶lsourû
;

1117 
¶lsourû
 = 
	`LL_RCC_PLL_G‘MašSourû
();

1119 
¶lsourû
)

1121 
LL_RCC_PLLSOURCE_HSI
:

1122 
¶lšputäeq
 = 
HSI_VALUE
;

1125 
LL_RCC_PLLSOURCE_HSE
:

1126 
¶lšputäeq
 = 
HSE_VALUE
;

1130 
¶lšputäeq
 = 
HSI_VALUE
;

1133  
	`__LL_RCC_CALC_PLLCLK_48M_FREQ
(
¶lšputäeq
, 
	`LL_RCC_PLL_G‘Divid”
(),

1134 
	`LL_RCC_PLL_G‘N
(), 
	`LL_RCC_PLL_G‘Q
());

1135 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_rng.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_ºg.h
"

23 
	~"¡m32g4xx_Î_bus.h
"

25 #ifdeà 
USE_FULL_ASSERT


26 
	~"¡m32_as£¹.h
"

28 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

35 #ià
defšed
 (
RNG
)

48 
	#IS_LL_RNG_CED
(
__MODE__
è(((__MODE__è=ð
LL_RNG_CED_ENABLE
) || \

49 ((
__MODE__
è=ð
LL_RNG_CED_DISABLE
))

	)

72 
E¼ÜStus
 
	$LL_RNG_DeIn™
(
RNG_Ty³Def
 *
RNGx
)

75 
	`as£¹_·¿m
(
	`IS_RNG_ALL_INSTANCE
(
RNGx
));

77 
	`LL_AHB2_GRP1_FÜûRe£t
(
LL_AHB2_GRP1_PERIPH_RNG
);

80 
	`LL_AHB2_GRP1_R–—£Re£t
(
LL_AHB2_GRP1_PERIPH_RNG
);

81  (
SUCCESS
);

82 
	}
}

93 
E¼ÜStus
 
	$LL_RNG_In™
(
RNG_Ty³Def
 *
RNGx
, 
LL_RNG_In™Ty³Def
 *
RNG_In™SŒuù
)

96 
	`as£¹_·¿m
(
	`IS_RNG_ALL_INSTANCE
(
RNGx
));

97 
	`as£¹_·¿m
(
	`IS_LL_RNG_CED
(
RNG_In™SŒuù
->
ClockE¼ÜD‘eùiÚ
));

100 
	`MODIFY_REG
(
RNGx
->
CR
, 
RNG_CR_CED
, 
RNG_In™SŒuù
->
ClockE¼ÜD‘eùiÚ
);

102  (
SUCCESS
);

103 
	}
}

111 
	$LL_RNG_SŒuùIn™
(
LL_RNG_In™Ty³Def
 *
RNG_In™SŒuù
)

114 
RNG_In™SŒuù
->
ClockE¼ÜD‘eùiÚ
 = 
LL_RNG_CED_ENABLE
;

116 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_rtc.c

18 #ià
defšed
(
USE_FULL_LL_DRIVER
)

21 
	~"¡m32g4xx_Î_¹c.h
"

22 
	~"¡m32g4xx_Î_cÜ‹x.h
"

23 #ifdeà 
USE_FULL_ASSERT


24 
	~"¡m32_as£¹.h
"

26 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

33 #ià
defšed
(
RTC
)

46 
	#RTC_ASYNCH_PRESC_DEFAULT
 ((
ušt32_t
è0x0000007FU)

	)

47 
	#RTC_SYNCH_PRESC_DEFAULT
 ((
ušt32_t
è0x000000FFU)

	)

50 
	#RTC_INITMODE_TIMEOUT
 ((
ušt32_t
è1000Uè

	)

51 
	#RTC_SYNCHRO_TIMEOUT
 ((
ušt32_t
è1000Uè

	)

60 
	#IS_LL_RTC_HOURFORMAT
(
__VALUE__
è(((__VALUE__è=ð
LL_RTC_HOURFORMAT_24HOUR
) \

61 || ((
__VALUE__
è=ð
LL_RTC_HOURFORMAT_AMPM
))

	)

63 
	#IS_LL_RTC_ASYNCH_PREDIV
(
__VALUE__
è((__VALUE__è<ð0x7FU)

	)

65 
	#IS_LL_RTC_SYNCH_PREDIV
(
__VALUE__
è((__VALUE__è<ð0x7FFFU)

	)

67 
	#IS_LL_RTC_FORMAT
(
__VALUE__
è(((__VALUE__è=ð
LL_RTC_FORMAT_BIN
) \

68 || ((
__VALUE__
è=ð
LL_RTC_FORMAT_BCD
))

	)

70 
	#IS_LL_RTC_TIME_FORMAT
(
__VALUE__
è(((__VALUE__è=ð
LL_RTC_TIME_FORMAT_AM_OR_24
) \

71 || ((
__VALUE__
è=ð
LL_RTC_TIME_FORMAT_PM
))

	)

73 
	#IS_LL_RTC_HOUR12
(
__HOUR__
è(((__HOUR__è> 0Uè&& ((__HOUR__è<ð12U))

	)

74 
	#IS_LL_RTC_HOUR24
(
__HOUR__
è((__HOUR__è<ð23U)

	)

75 
	#IS_LL_RTC_MINUTES
(
__MINUTES__
è((__MINUTES__è<ð59U)

	)

76 
	#IS_LL_RTC_SECONDS
(
__SECONDS__
è((__SECONDS__è<ð59U)

	)

78 
	#IS_LL_RTC_WEEKDAY
(
__VALUE__
è(((__VALUE__è=ð
LL_RTC_WEEKDAY_MONDAY
) \

79 || ((
__VALUE__
è=ð
LL_RTC_WEEKDAY_TUESDAY
) \

80 || ((
__VALUE__
è=ð
LL_RTC_WEEKDAY_WEDNESDAY
) \

81 || ((
__VALUE__
è=ð
LL_RTC_WEEKDAY_THURSDAY
) \

82 || ((
__VALUE__
è=ð
LL_RTC_WEEKDAY_FRIDAY
) \

83 || ((
__VALUE__
è=ð
LL_RTC_WEEKDAY_SATURDAY
) \

84 || ((
__VALUE__
è=ð
LL_RTC_WEEKDAY_SUNDAY
))

	)

86 
	#IS_LL_RTC_DAY
(
__DAY__
è(((__DAY__è>ð(
ušt32_t
)1Uè&& ((__DAY__è<ð(ušt32_t)31U))

	)

88 
	#IS_LL_RTC_MONTH
(
__MONTH__
è(((__MONTH__è>ð1Uè&& ((__MONTH__è<ð12U))

	)

90 
	#IS_LL_RTC_YEAR
(
__YEAR__
è((__YEAR__è<ð99U)

	)

92 
	#IS_LL_RTC_ALMA_MASK
(
__VALUE__
è(((__VALUE__è=ð
LL_RTC_ALMA_MASK_NONE
) \

93 || ((
__VALUE__
è=ð
LL_RTC_ALMA_MASK_DATEWEEKDAY
) \

94 || ((
__VALUE__
è=ð
LL_RTC_ALMA_MASK_HOURS
) \

95 || ((
__VALUE__
è=ð
LL_RTC_ALMA_MASK_MINUTES
) \

96 || ((
__VALUE__
è=ð
LL_RTC_ALMA_MASK_SECONDS
) \

97 || ((
__VALUE__
è=ð
LL_RTC_ALMA_MASK_ALL
))

	)

99 
	#IS_LL_RTC_ALMB_MASK
(
__VALUE__
è(((__VALUE__è=ð
LL_RTC_ALMB_MASK_NONE
) \

100 || ((
__VALUE__
è=ð
LL_RTC_ALMB_MASK_DATEWEEKDAY
) \

101 || ((
__VALUE__
è=ð
LL_RTC_ALMB_MASK_HOURS
) \

102 || ((
__VALUE__
è=ð
LL_RTC_ALMB_MASK_MINUTES
) \

103 || ((
__VALUE__
è=ð
LL_RTC_ALMB_MASK_SECONDS
) \

104 || ((
__VALUE__
è=ð
LL_RTC_ALMB_MASK_ALL
))

	)

107 
	#IS_LL_RTC_ALMA_DATE_WEEKDAY_SEL
(
__SEL__
è(((__SEL__è=ð
LL_RTC_ALMA_DATEWEEKDAYSEL_DATE
) || \

108 ((
__SEL__
è=ð
LL_RTC_ALMA_DATEWEEKDAYSEL_WEEKDAY
))

	)

110 
	#IS_LL_RTC_ALMB_DATE_WEEKDAY_SEL
(
__SEL__
è(((__SEL__è=ð
LL_RTC_ALMB_DATEWEEKDAYSEL_DATE
) || \

111 ((
__SEL__
è=ð
LL_RTC_ALMB_DATEWEEKDAYSEL_WEEKDAY
))

	)

134 
E¼ÜStus
 
	$LL_RTC_DeIn™
(
RTC_Ty³Def
 *
RTCx
)

136 
E¼ÜStus
 
¡©us
 = 
ERROR
;

139 
	`as£¹_·¿m
(
	`IS_RTC_ALL_INSTANCE
(
RTCx
));

140 
	`as£¹_·¿m
(
	`IS_TAMP_ALL_INSTANCE
(
TAMP
));

143 
	`LL_RTC_Di§bËWr™ePrÙeùiÚ
(
RTCx
);

146 ià(
	`LL_RTC_EÁ”In™Mode
(
RTCx
è!ð
ERROR
)

149 
	`WRITE_REG
(
RTCx
->
TR
, 0x00000000U);

150 #ià
	`defšed
(
RTC_WAKEUP_SUPPORT
)

151 
	`WRITE_REG
(
RTCx
->
WUTR
, 
RTC_WUTR_WUT
);

153 
	`WRITE_REG
(
RTCx
->
DR
, (
RTC_DR_WDU_0
 | 
RTC_DR_MU_0
 | 
RTC_DR_DU_0
));

155 #ià
	`defšed
(
RTC_WAKEUP_SUPPORT
)

156 
	`WRITE_REG
(
RTCx
->
CR
, (
	`READ_REG
(RTCx->CRè& 
RTC_CR_WUCKSEL
));

158 
	`WRITE_REG
(
RTCx
->
CR
, 0x00000000U);

160 
	`WRITE_REG
(
RTCx
->
PRER
, (
RTC_PRER_PREDIV_A
 | 
RTC_SYNCH_PRESC_DEFAULT
));

161 
	`WRITE_REG
(
RTCx
->
ALRMAR
, 0x00000000U);

162 
	`WRITE_REG
(
RTCx
->
ALRMBR
, 0x00000000U);

163 
	`WRITE_REG
(
RTCx
->
SHIFTR
, 0x00000000U);

164 
	`WRITE_REG
(
RTCx
->
CALR
, 0x00000000U);

165 
	`WRITE_REG
(
RTCx
->
ALRMASSR
, 0x00000000U);

166 
	`WRITE_REG
(
RTCx
->
ALRMBSSR
, 0x00000000U);

169 
	`LL_RTC_Di§bËIn™Mode
(
RTCx
);

172 
¡©us
 = 
	`LL_RTC_Wa™FÜSynchro
(
RTCx
);

176 
	`LL_RTC_EÇbËWr™ePrÙeùiÚ
(
RTCx
);

180 
	`WRITE_REG
(
TAMP
->
CR1
, 0xFFFF0000U);

181 
	`WRITE_REG
(
TAMP
->
CR2
, 0x00000000U);

182 #ià
	`defšed
 (
RTC_OTHER_SUPPORT
)

183 
	`WRITE_REG
(
TAMP
->
CR3
, 0x00000000U);

184 
	`WRITE_REG
(
TAMP
->
SMCR
, 0x00000000U);

185 
	`WRITE_REG
(
TAMP
->
PRIVCR
, 0x00000000U);

187 
	`WRITE_REG
(
TAMP
->
FLTCR
, 0x00000000U);

188 #ià
	`defšed
 (
RTC_ACTIVE_TAMPER_SUPPORT
)

189 
	`WRITE_REG
(
TAMP
->
ATCR1
, 0x00000000U);

190 
	`WRITE_REG
(
TAMP
->
ATCR2
, 0x00000000U);

192 
	`WRITE_REG
(
TAMP
->
IER
, 0x00000000U);

193 
	`WRITE_REG
(
TAMP
->
SCR
, 0xFFFFFFFFU);

194 #ià
	`defšed
 (
RTC_OPTION_REG_SUPPORT
)

195 
	`WRITE_REG
(
TAMP
->
OR
, 0x00000000U);

198  
¡©us
;

199 
	}
}

213 
E¼ÜStus
 
	$LL_RTC_In™
(
RTC_Ty³Def
 *
RTCx
, 
LL_RTC_In™Ty³Def
 *
RTC_In™SŒuù
)

215 
E¼ÜStus
 
¡©us
 = 
ERROR
;

218 
	`as£¹_·¿m
(
	`IS_RTC_ALL_INSTANCE
(
RTCx
));

219 
	`as£¹_·¿m
(
	`IS_LL_RTC_HOURFORMAT
(
RTC_In™SŒuù
->
HourFÜm©
));

220 
	`as£¹_·¿m
(
	`IS_LL_RTC_ASYNCH_PREDIV
(
RTC_In™SŒuù
->
AsynchP»sÿËr
));

221 
	`as£¹_·¿m
(
	`IS_LL_RTC_SYNCH_PREDIV
(
RTC_In™SŒuù
->
SynchP»sÿËr
));

224 
	`LL_RTC_Di§bËWr™ePrÙeùiÚ
(
RTCx
);

227 ià(
	`LL_RTC_EÁ”In™Mode
(
RTCx
è!ð
ERROR
)

230 
	`LL_RTC_S‘HourFÜm©
(
RTCx
, 
RTC_In™SŒuù
->
HourFÜm©
);

233 
	`LL_RTC_S‘SynchP»sÿËr
(
RTCx
, 
RTC_In™SŒuù
->
SynchP»sÿËr
);

235 
	`LL_RTC_S‘AsynchP»sÿËr
(
RTCx
, 
RTC_In™SŒuù
->
AsynchP»sÿËr
);

238 
	`LL_RTC_Di§bËIn™Mode
(
RTCx
);

240 
¡©us
 = 
SUCCESS
;

243 
	`LL_RTC_EÇbËWr™ePrÙeùiÚ
(
RTCx
);

245  
¡©us
;

246 
	}
}

253 
	$LL_RTC_SŒuùIn™
(
LL_RTC_In™Ty³Def
 *
RTC_In™SŒuù
)

256 
RTC_In™SŒuù
->
HourFÜm©
 = 
LL_RTC_HOURFORMAT_24HOUR
;

257 
RTC_In™SŒuù
->
AsynchP»sÿËr
 = 
RTC_ASYNCH_PRESC_DEFAULT
;

258 
RTC_In™SŒuù
->
SynchP»sÿËr
 = 
RTC_SYNCH_PRESC_DEFAULT
;

259 
	}
}

273 
E¼ÜStus
 
	$LL_RTC_TIME_In™
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
RTC_FÜm©
, 
LL_RTC_TimeTy³Def
 *
RTC_TimeSŒuù
)

275 
E¼ÜStus
 
¡©us
 = 
ERROR
;

278 
	`as£¹_·¿m
(
	`IS_RTC_ALL_INSTANCE
(
RTCx
));

279 
	`as£¹_·¿m
(
	`IS_LL_RTC_FORMAT
(
RTC_FÜm©
));

281 ià(
RTC_FÜm©
 =ð
LL_RTC_FORMAT_BIN
)

283 ià(
	`LL_RTC_G‘HourFÜm©
(
RTCx
è!ð
LL_RTC_HOURFORMAT_24HOUR
)

285 
	`as£¹_·¿m
(
	`IS_LL_RTC_HOUR12
(
RTC_TimeSŒuù
->
Hours
));

286 
	`as£¹_·¿m
(
	`IS_LL_RTC_TIME_FORMAT
(
RTC_TimeSŒuù
->
TimeFÜm©
));

290 
RTC_TimeSŒuù
->
TimeFÜm©
 = 0x00U;

291 
	`as£¹_·¿m
(
	`IS_LL_RTC_HOUR24
(
RTC_TimeSŒuù
->
Hours
));

293 
	`as£¹_·¿m
(
	`IS_LL_RTC_MINUTES
(
RTC_TimeSŒuù
->
Mšu‹s
));

294 
	`as£¹_·¿m
(
	`IS_LL_RTC_SECONDS
(
RTC_TimeSŒuù
->
SecÚds
));

298 ià(
	`LL_RTC_G‘HourFÜm©
(
RTCx
è!ð
LL_RTC_HOURFORMAT_24HOUR
)

300 
	`as£¹_·¿m
(
	`IS_LL_RTC_HOUR12
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_TimeSŒuù
->
Hours
)));

301 
	`as£¹_·¿m
(
	`IS_LL_RTC_TIME_FORMAT
(
RTC_TimeSŒuù
->
TimeFÜm©
));

305 
RTC_TimeSŒuù
->
TimeFÜm©
 = 0x00U;

306 
	`as£¹_·¿m
(
	`IS_LL_RTC_HOUR24
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_TimeSŒuù
->
Hours
)));

308 
	`as£¹_·¿m
(
	`IS_LL_RTC_MINUTES
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_TimeSŒuù
->
Mšu‹s
)));

309 
	`as£¹_·¿m
(
	`IS_LL_RTC_SECONDS
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_TimeSŒuù
->
SecÚds
)));

313 
	`LL_RTC_Di§bËWr™ePrÙeùiÚ
(
RTCx
);

316 ià(
	`LL_RTC_EÁ”In™Mode
(
RTCx
è!ð
ERROR
)

319 ià(
RTC_FÜm©
 !ð
LL_RTC_FORMAT_BIN
)

321 
	`LL_RTC_TIME_CÚfig
(
RTCx
, 
RTC_TimeSŒuù
->
TimeFÜm©
, RTC_TimeSŒuù->
Hours
,

322 
RTC_TimeSŒuù
->
Mšu‹s
, RTC_TimeSŒuù->
SecÚds
);

326 
	`LL_RTC_TIME_CÚfig
(
RTCx
, 
RTC_TimeSŒuù
->
TimeFÜm©
, 
	`__LL_RTC_CONVERT_BIN2BCD
(RTC_TimeSŒuù->
Hours
),

327 
	`__LL_RTC_CONVERT_BIN2BCD
(
RTC_TimeSŒuù
->
Mšu‹s
),

328 
	`__LL_RTC_CONVERT_BIN2BCD
(
RTC_TimeSŒuù
->
SecÚds
));

332 
	`LL_RTC_Di§bËIn™Mode
(
RTC
);

335 ià(
	`LL_RTC_IsShadowRegBy·ssEÇbËd
(
RTCx
) == 0U)

337 
¡©us
 = 
	`LL_RTC_Wa™FÜSynchro
(
RTCx
);

341 
¡©us
 = 
SUCCESS
;

345 
	`LL_RTC_EÇbËWr™ePrÙeùiÚ
(
RTCx
);

347  
¡©us
;

348 
	}
}

355 
	$LL_RTC_TIME_SŒuùIn™
(
LL_RTC_TimeTy³Def
 *
RTC_TimeSŒuù
)

358 
RTC_TimeSŒuù
->
TimeFÜm©
 = 
LL_RTC_TIME_FORMAT_AM_OR_24
;

359 
RTC_TimeSŒuù
->
Hours
 = 0U;

360 
RTC_TimeSŒuù
->
Mšu‹s
 = 0U;

361 
RTC_TimeSŒuù
->
SecÚds
 = 0U;

362 
	}
}

376 
E¼ÜStus
 
	$LL_RTC_DATE_In™
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
RTC_FÜm©
, 
LL_RTC_D©eTy³Def
 *
RTC_D©eSŒuù
)

378 
E¼ÜStus
 
¡©us
 = 
ERROR
;

381 
	`as£¹_·¿m
(
	`IS_RTC_ALL_INSTANCE
(
RTCx
));

382 
	`as£¹_·¿m
(
	`IS_LL_RTC_FORMAT
(
RTC_FÜm©
));

384 ià((
RTC_FÜm©
 =ð
LL_RTC_FORMAT_BIN
è&& ((
RTC_D©eSŒuù
->
MÚth
 & 0x10U) == 0x10U))

386 
RTC_D©eSŒuù
->
MÚth
 = (
ušt8_t
)(RTC_DateStruct->Month & (uint8_t)~(0x10U)) + 0x0AU;

388 ià(
RTC_FÜm©
 =ð
LL_RTC_FORMAT_BIN
)

390 
	`as£¹_·¿m
(
	`IS_LL_RTC_YEAR
(
RTC_D©eSŒuù
->
Y—r
));

391 
	`as£¹_·¿m
(
	`IS_LL_RTC_MONTH
(
RTC_D©eSŒuù
->
MÚth
));

392 
	`as£¹_·¿m
(
	`IS_LL_RTC_DAY
(
RTC_D©eSŒuù
->
Day
));

396 
	`as£¹_·¿m
(
	`IS_LL_RTC_YEAR
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_D©eSŒuù
->
Y—r
)));

397 
	`as£¹_·¿m
(
	`IS_LL_RTC_MONTH
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_D©eSŒuù
->
MÚth
)));

398 
	`as£¹_·¿m
(
	`IS_LL_RTC_DAY
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_D©eSŒuù
->
Day
)));

400 
	`as£¹_·¿m
(
	`IS_LL_RTC_WEEKDAY
(
RTC_D©eSŒuù
->
W“kDay
));

403 
	`LL_RTC_Di§bËWr™ePrÙeùiÚ
(
RTCx
);

406 ià(
	`LL_RTC_EÁ”In™Mode
(
RTCx
è!ð
ERROR
)

409 ià(
RTC_FÜm©
 !ð
LL_RTC_FORMAT_BIN
)

411 
	`LL_RTC_DATE_CÚfig
(
RTCx
, 
RTC_D©eSŒuù
->
W“kDay
, RTC_D©eSŒuù->
Day
, RTC_D©eSŒuù->
MÚth
, RTC_D©eSŒuù->
Y—r
);

415 
	`LL_RTC_DATE_CÚfig
(
RTCx
, 
RTC_D©eSŒuù
->
W“kDay
, 
	`__LL_RTC_CONVERT_BIN2BCD
(RTC_D©eSŒuù->
Day
),

416 
	`__LL_RTC_CONVERT_BIN2BCD
(
RTC_D©eSŒuù
->
MÚth
), __LL_RTC_CONVERT_BIN2BCD(RTC_D©eSŒuù->
Y—r
));

420 
	`LL_RTC_Di§bËIn™Mode
(
RTC
);

423 ià(
	`LL_RTC_IsShadowRegBy·ssEÇbËd
(
RTCx
) == 0U)

425 
¡©us
 = 
	`LL_RTC_Wa™FÜSynchro
(
RTCx
);

429 
¡©us
 = 
SUCCESS
;

433 
	`LL_RTC_EÇbËWr™ePrÙeùiÚ
(
RTCx
);

435  
¡©us
;

436 
	}
}

443 
	$LL_RTC_DATE_SŒuùIn™
(
LL_RTC_D©eTy³Def
 *
RTC_D©eSŒuù
)

446 
RTC_D©eSŒuù
->
W“kDay
 = 
LL_RTC_WEEKDAY_MONDAY
;

447 
RTC_D©eSŒuù
->
Day
 = 1U;

448 
RTC_D©eSŒuù
->
MÚth
 = 
LL_RTC_MONTH_JANUARY
;

449 
RTC_D©eSŒuù
->
Y—r
 = 0U;

450 
	}
}

466 
E¼ÜStus
 
	$LL_RTC_ALMA_In™
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
RTC_FÜm©
, 
LL_RTC_AÏrmTy³Def
 *
RTC_AÏrmSŒuù
)

469 
	`as£¹_·¿m
(
	`IS_RTC_ALL_INSTANCE
(
RTCx
));

470 
	`as£¹_·¿m
(
	`IS_LL_RTC_FORMAT
(
RTC_FÜm©
));

471 
	`as£¹_·¿m
(
	`IS_LL_RTC_ALMA_MASK
(
RTC_AÏrmSŒuù
->
AÏrmMask
));

472 
	`as£¹_·¿m
(
	`IS_LL_RTC_ALMA_DATE_WEEKDAY_SEL
(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDayS–
));

474 ià(
RTC_FÜm©
 =ð
LL_RTC_FORMAT_BIN
)

477 ià(
	`LL_RTC_G‘HourFÜm©
(
RTCx
è!ð
LL_RTC_HOURFORMAT_24HOUR
)

479 
	`as£¹_·¿m
(
	`IS_LL_RTC_HOUR12
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Hours
));

480 
	`as£¹_·¿m
(
	`IS_LL_RTC_TIME_FORMAT
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
TimeFÜm©
));

484 
RTC_AÏrmSŒuù
->
AÏrmTime
.
TimeFÜm©
 = 0x00U;

485 
	`as£¹_·¿m
(
	`IS_LL_RTC_HOUR24
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Hours
));

487 
	`as£¹_·¿m
(
	`IS_LL_RTC_MINUTES
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Mšu‹s
));

488 
	`as£¹_·¿m
(
	`IS_LL_RTC_SECONDS
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
SecÚds
));

490 ià(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDayS–
 =ð
LL_RTC_ALMA_DATEWEEKDAYSEL_DATE
)

492 
	`as£¹_·¿m
(
	`IS_LL_RTC_DAY
(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
));

496 
	`as£¹_·¿m
(
	`IS_LL_RTC_WEEKDAY
(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
));

502 ià(
	`LL_RTC_G‘HourFÜm©
(
RTCx
è!ð
LL_RTC_HOURFORMAT_24HOUR
)

504 
	`as£¹_·¿m
(
	`IS_LL_RTC_HOUR12
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Hours
)));

505 
	`as£¹_·¿m
(
	`IS_LL_RTC_TIME_FORMAT
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
TimeFÜm©
));

509 
RTC_AÏrmSŒuù
->
AÏrmTime
.
TimeFÜm©
 = 0x00U;

510 
	`as£¹_·¿m
(
	`IS_LL_RTC_HOUR24
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Hours
)));

513 
	`as£¹_·¿m
(
	`IS_LL_RTC_MINUTES
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Mšu‹s
)));

514 
	`as£¹_·¿m
(
	`IS_LL_RTC_SECONDS
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
SecÚds
)));

516 ià(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDayS–
 =ð
LL_RTC_ALMA_DATEWEEKDAYSEL_DATE
)

518 
	`as£¹_·¿m
(
	`IS_LL_RTC_DAY
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
)));

522 
	`as£¹_·¿m
(
	`IS_LL_RTC_WEEKDAY
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
)));

527 
	`LL_RTC_Di§bËWr™ePrÙeùiÚ
(
RTCx
);

530 ià(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDayS–
 =ð
LL_RTC_ALMA_DATEWEEKDAYSEL_DATE
)

533 
	`LL_RTC_ALMA_Di§bËW“kday
(
RTCx
);

534 ià(
RTC_FÜm©
 !ð
LL_RTC_FORMAT_BIN
)

536 
	`LL_RTC_ALMA_S‘Day
(
RTCx
, 
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
);

540 
	`LL_RTC_ALMA_S‘Day
(
RTCx
, 
	`__LL_RTC_CONVERT_BIN2BCD
(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
));

546 
	`LL_RTC_ALMA_EÇbËW“kday
(
RTCx
);

547 
	`LL_RTC_ALMA_S‘W“kDay
(
RTCx
, 
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
);

551 ià(
RTC_FÜm©
 !ð
LL_RTC_FORMAT_BIN
)

553 
	`LL_RTC_ALMA_CÚfigTime
(
RTCx
, 
RTC_AÏrmSŒuù
->
AÏrmTime
.
TimeFÜm©
, RTC_AÏrmSŒuù->AÏrmTime.
Hours
,

554 
RTC_AÏrmSŒuù
->
AÏrmTime
.
Mšu‹s
, RTC_AÏrmSŒuù->AÏrmTime.
SecÚds
);

558 
	`LL_RTC_ALMA_CÚfigTime
(
RTCx
, 
RTC_AÏrmSŒuù
->
AÏrmTime
.
TimeFÜm©
,

559 
	`__LL_RTC_CONVERT_BIN2BCD
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Hours
),

560 
	`__LL_RTC_CONVERT_BIN2BCD
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Mšu‹s
),

561 
	`__LL_RTC_CONVERT_BIN2BCD
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
SecÚds
));

564 
	`LL_RTC_ALMA_S‘Mask
(
RTCx
, 
RTC_AÏrmSŒuù
->
AÏrmMask
);

567 
	`LL_RTC_EÇbËWr™ePrÙeùiÚ
(
RTCx
);

569  
SUCCESS
;

570 
	}
}

586 
E¼ÜStus
 
	$LL_RTC_ALMB_In™
(
RTC_Ty³Def
 *
RTCx
, 
ušt32_t
 
RTC_FÜm©
, 
LL_RTC_AÏrmTy³Def
 *
RTC_AÏrmSŒuù
)

589 
	`as£¹_·¿m
(
	`IS_RTC_ALL_INSTANCE
(
RTCx
));

590 
	`as£¹_·¿m
(
	`IS_LL_RTC_FORMAT
(
RTC_FÜm©
));

591 
	`as£¹_·¿m
(
	`IS_LL_RTC_ALMB_MASK
(
RTC_AÏrmSŒuù
->
AÏrmMask
));

592 
	`as£¹_·¿m
(
	`IS_LL_RTC_ALMB_DATE_WEEKDAY_SEL
(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDayS–
));

594 ià(
RTC_FÜm©
 =ð
LL_RTC_FORMAT_BIN
)

597 ià(
	`LL_RTC_G‘HourFÜm©
(
RTCx
è!ð
LL_RTC_HOURFORMAT_24HOUR
)

599 
	`as£¹_·¿m
(
	`IS_LL_RTC_HOUR12
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Hours
));

600 
	`as£¹_·¿m
(
	`IS_LL_RTC_TIME_FORMAT
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
TimeFÜm©
));

604 
RTC_AÏrmSŒuù
->
AÏrmTime
.
TimeFÜm©
 = 0x00U;

605 
	`as£¹_·¿m
(
	`IS_LL_RTC_HOUR24
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Hours
));

607 
	`as£¹_·¿m
(
	`IS_LL_RTC_MINUTES
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Mšu‹s
));

608 
	`as£¹_·¿m
(
	`IS_LL_RTC_SECONDS
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
SecÚds
));

610 ià(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDayS–
 =ð
LL_RTC_ALMB_DATEWEEKDAYSEL_DATE
)

612 
	`as£¹_·¿m
(
	`IS_LL_RTC_DAY
(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
));

616 
	`as£¹_·¿m
(
	`IS_LL_RTC_WEEKDAY
(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
));

622 ià(
	`LL_RTC_G‘HourFÜm©
(
RTCx
è!ð
LL_RTC_HOURFORMAT_24HOUR
)

624 
	`as£¹_·¿m
(
	`IS_LL_RTC_HOUR12
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Hours
)));

625 
	`as£¹_·¿m
(
	`IS_LL_RTC_TIME_FORMAT
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
TimeFÜm©
));

629 
RTC_AÏrmSŒuù
->
AÏrmTime
.
TimeFÜm©
 = 0x00U;

630 
	`as£¹_·¿m
(
	`IS_LL_RTC_HOUR24
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Hours
)));

633 
	`as£¹_·¿m
(
	`IS_LL_RTC_MINUTES
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Mšu‹s
)));

634 
	`as£¹_·¿m
(
	`IS_LL_RTC_SECONDS
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
SecÚds
)));

636 ià(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDayS–
 =ð
LL_RTC_ALMB_DATEWEEKDAYSEL_DATE
)

638 
	`as£¹_·¿m
(
	`IS_LL_RTC_DAY
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
)));

642 
	`as£¹_·¿m
(
	`IS_LL_RTC_WEEKDAY
(
	`__LL_RTC_CONVERT_BCD2BIN
(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
)));

647 
	`LL_RTC_Di§bËWr™ePrÙeùiÚ
(
RTCx
);

650 ià(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDayS–
 =ð
LL_RTC_ALMB_DATEWEEKDAYSEL_DATE
)

653 
	`LL_RTC_ALMB_Di§bËW“kday
(
RTCx
);

654 ià(
RTC_FÜm©
 !ð
LL_RTC_FORMAT_BIN
)

656 
	`LL_RTC_ALMB_S‘Day
(
RTCx
, 
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
);

660 
	`LL_RTC_ALMB_S‘Day
(
RTCx
, 
	`__LL_RTC_CONVERT_BIN2BCD
(
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
));

666 
	`LL_RTC_ALMB_EÇbËW“kday
(
RTCx
);

667 
	`LL_RTC_ALMB_S‘W“kDay
(
RTCx
, 
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
);

671 ià(
RTC_FÜm©
 !ð
LL_RTC_FORMAT_BIN
)

673 
	`LL_RTC_ALMB_CÚfigTime
(
RTCx
, 
RTC_AÏrmSŒuù
->
AÏrmTime
.
TimeFÜm©
, RTC_AÏrmSŒuù->AÏrmTime.
Hours
,

674 
RTC_AÏrmSŒuù
->
AÏrmTime
.
Mšu‹s
, RTC_AÏrmSŒuù->AÏrmTime.
SecÚds
);

678 
	`LL_RTC_ALMB_CÚfigTime
(
RTCx
, 
RTC_AÏrmSŒuù
->
AÏrmTime
.
TimeFÜm©
,

679 
	`__LL_RTC_CONVERT_BIN2BCD
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Hours
),

680 
	`__LL_RTC_CONVERT_BIN2BCD
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
Mšu‹s
),

681 
	`__LL_RTC_CONVERT_BIN2BCD
(
RTC_AÏrmSŒuù
->
AÏrmTime
.
SecÚds
));

684 
	`LL_RTC_ALMB_S‘Mask
(
RTCx
, 
RTC_AÏrmSŒuù
->
AÏrmMask
);

687 
	`LL_RTC_EÇbËWr™ePrÙeùiÚ
(
RTCx
);

689  
SUCCESS
;

690 
	}
}

698 
	$LL_RTC_ALMA_SŒuùIn™
(
LL_RTC_AÏrmTy³Def
 *
RTC_AÏrmSŒuù
)

701 
RTC_AÏrmSŒuù
->
AÏrmTime
.
TimeFÜm©
 = 
LL_RTC_ALMA_TIME_FORMAT_AM
;

702 
RTC_AÏrmSŒuù
->
AÏrmTime
.
Hours
 = 0U;

703 
RTC_AÏrmSŒuù
->
AÏrmTime
.
Mšu‹s
 = 0U;

704 
RTC_AÏrmSŒuù
->
AÏrmTime
.
SecÚds
 = 0U;

707 
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDayS–
 = 
LL_RTC_ALMA_DATEWEEKDAYSEL_DATE
;

708 
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
 = 1U;

711 
RTC_AÏrmSŒuù
->
AÏrmMask
 = 
LL_RTC_ALMA_MASK_NONE
;

712 
	}
}

720 
	$LL_RTC_ALMB_SŒuùIn™
(
LL_RTC_AÏrmTy³Def
 *
RTC_AÏrmSŒuù
)

723 
RTC_AÏrmSŒuù
->
AÏrmTime
.
TimeFÜm©
 = 
LL_RTC_ALMB_TIME_FORMAT_AM
;

724 
RTC_AÏrmSŒuù
->
AÏrmTime
.
Hours
 = 0U;

725 
RTC_AÏrmSŒuù
->
AÏrmTime
.
Mšu‹s
 = 0U;

726 
RTC_AÏrmSŒuù
->
AÏrmTime
.
SecÚds
 = 0U;

729 
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDayS–
 = 
LL_RTC_ALMB_DATEWEEKDAYSEL_DATE
;

730 
RTC_AÏrmSŒuù
->
AÏrmD©eW“kDay
 = 1U;

733 
RTC_AÏrmSŒuù
->
AÏrmMask
 = 
LL_RTC_ALMB_MASK_NONE
;

734 
	}
}

745 
E¼ÜStus
 
	$LL_RTC_EÁ”In™Mode
(
RTC_Ty³Def
 *
RTCx
)

747 
__IO
 
ušt32_t
 
timeout
 = 
RTC_INITMODE_TIMEOUT
;

748 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

749 
ušt32_t
 
tmp
;

752 
	`as£¹_·¿m
(
	`IS_RTC_ALL_INSTANCE
(
RTCx
));

755 ià(
	`LL_RTC_IsAùiveFÏg_INIT
(
RTCx
) == 0U)

758 
	`LL_RTC_EÇbËIn™Mode
(
RTCx
);

761 
tmp
 = 
	`LL_RTC_IsAùiveFÏg_INIT
(
RTCx
);

762 (
timeout
 !ð0Uè&& (
tmp
 != 1U))

764 ià(
	`LL_SYSTICK_IsAùiveCouÁ”FÏg
() == 1U)

766 
timeout
 --;

768 
tmp
 = 
	`LL_RTC_IsAùiveFÏg_INIT
(
RTCx
);

769 ià(
timeout
 == 0U)

771 
¡©us
 = 
ERROR
;

775  
¡©us
;

776 
	}
}

789 
E¼ÜStus
 
	$LL_RTC_Ex™In™Mode
(
RTC_Ty³Def
 *
RTCx
)

792 
	`as£¹_·¿m
(
	`IS_RTC_ALL_INSTANCE
(
RTCx
));

795 
	`LL_RTC_Di§bËIn™Mode
(
RTCx
);

797  
SUCCESS
;

798 
	}
}

816 
E¼ÜStus
 
	$LL_RTC_Wa™FÜSynchro
(
RTC_Ty³Def
 *
RTCx
)

818 
__IO
 
ušt32_t
 
timeout
 = 
RTC_SYNCHRO_TIMEOUT
;

819 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

820 
ušt32_t
 
tmp
;

823 
	`as£¹_·¿m
(
	`IS_RTC_ALL_INSTANCE
(
RTCx
));

826 
	`LL_RTC_CË¬FÏg_RS
(
RTCx
);

829 
tmp
 = 
	`LL_RTC_IsAùiveFÏg_RS
(
RTCx
);

830 (
timeout
 !ð0Uè&& (
tmp
 != 0U))

832 ià(
	`LL_SYSTICK_IsAùiveCouÁ”FÏg
() == 1U)

834 
timeout
--;

836 
tmp
 = 
	`LL_RTC_IsAùiveFÏg_RS
(
RTCx
);

837 ià(
timeout
 == 0U)

839 
¡©us
 = 
ERROR
;

843 ià(
¡©us
 !ð
ERROR
)

845 
timeout
 = 
RTC_SYNCHRO_TIMEOUT
;

846 
tmp
 = 
	`LL_RTC_IsAùiveFÏg_RS
(
RTCx
);

847 (
timeout
 !ð0Uè&& (
tmp
 != 1U))

849 ià(
	`LL_SYSTICK_IsAùiveCouÁ”FÏg
() == 1U)

851 
timeout
--;

853 
tmp
 = 
	`LL_RTC_IsAùiveFÏg_RS
(
RTCx
);

854 ià(
timeout
 == 0U)

856 
¡©us
 = 
ERROR
;

861  (
¡©us
);

862 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_spi.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_¥i.h
"

23 
	~"¡m32g4xx_Î_bus.h
"

24 
	~"¡m32g4xx_Î_rcc.h
"

26 #ifdeà 
USE_FULL_ASSERT


27 
	~"¡m32_as£¹.h
"

29 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

36 #ià
defšed
 (
SPI1
è|| defšed (
SPI2
è|| defšed (
SPI3
è|| defšed (
SPI4
)

50 
	#SPI_CR1_CLEAR_MASK
 (
SPI_CR1_CPHA
 | 
SPI_CR1_CPOL
 | 
SPI_CR1_MSTR
 | \

51 
SPI_CR1_BR
 | 
SPI_CR1_LSBFIRST
 | 
SPI_CR1_SSI
 | \

52 
SPI_CR1_SSM
 | 
SPI_CR1_RXONLY
 | 
SPI_CR1_CRCL
 | \

53 
SPI_CR1_CRCNEXT
 | 
SPI_CR1_CRCEN
 | 
SPI_CR1_BIDIOE
 | \

54 
SPI_CR1_BIDIMODE
)

	)

63 
	#IS_LL_SPI_TRANSFER_DIRECTION
(
__VALUE__
è(((__VALUE__è=ð
LL_SPI_FULL_DUPLEX
) \

64 || ((
__VALUE__
è=ð
LL_SPI_SIMPLEX_RX
) \

65 || ((
__VALUE__
è=ð
LL_SPI_HALF_DUPLEX_RX
) \

66 || ((
__VALUE__
è=ð
LL_SPI_HALF_DUPLEX_TX
))

	)

68 
	#IS_LL_SPI_MODE
(
__VALUE__
è(((__VALUE__è=ð
LL_SPI_MODE_MASTER
) \

69 || ((
__VALUE__
è=ð
LL_SPI_MODE_SLAVE
))

	)

71 
	#IS_LL_SPI_DATAWIDTH
(
__VALUE__
è(((__VALUE__è=ð
LL_SPI_DATAWIDTH_4BIT
) \

72 || ((
__VALUE__
è=ð
LL_SPI_DATAWIDTH_5BIT
) \

73 || ((
__VALUE__
è=ð
LL_SPI_DATAWIDTH_6BIT
) \

74 || ((
__VALUE__
è=ð
LL_SPI_DATAWIDTH_7BIT
) \

75 || ((
__VALUE__
è=ð
LL_SPI_DATAWIDTH_8BIT
) \

76 || ((
__VALUE__
è=ð
LL_SPI_DATAWIDTH_9BIT
) \

77 || ((
__VALUE__
è=ð
LL_SPI_DATAWIDTH_10BIT
) \

78 || ((
__VALUE__
è=ð
LL_SPI_DATAWIDTH_11BIT
) \

79 || ((
__VALUE__
è=ð
LL_SPI_DATAWIDTH_12BIT
) \

80 || ((
__VALUE__
è=ð
LL_SPI_DATAWIDTH_13BIT
) \

81 || ((
__VALUE__
è=ð
LL_SPI_DATAWIDTH_14BIT
) \

82 || ((
__VALUE__
è=ð
LL_SPI_DATAWIDTH_15BIT
) \

83 || ((
__VALUE__
è=ð
LL_SPI_DATAWIDTH_16BIT
))

	)

85 
	#IS_LL_SPI_POLARITY
(
__VALUE__
è(((__VALUE__è=ð
LL_SPI_POLARITY_LOW
) \

86 || ((
__VALUE__
è=ð
LL_SPI_POLARITY_HIGH
))

	)

88 
	#IS_LL_SPI_PHASE
(
__VALUE__
è(((__VALUE__è=ð
LL_SPI_PHASE_1EDGE
) \

89 || ((
__VALUE__
è=ð
LL_SPI_PHASE_2EDGE
))

	)

91 
	#IS_LL_SPI_NSS
(
__VALUE__
è(((__VALUE__è=ð
LL_SPI_NSS_SOFT
) \

92 || ((
__VALUE__
è=ð
LL_SPI_NSS_HARD_INPUT
) \

93 || ((
__VALUE__
è=ð
LL_SPI_NSS_HARD_OUTPUT
))

	)

95 
	#IS_LL_SPI_BAUDRATE
(
__VALUE__
è(((__VALUE__è=ð
LL_SPI_BAUDRATEPRESCALER_DIV2
) \

96 || ((
__VALUE__
è=ð
LL_SPI_BAUDRATEPRESCALER_DIV4
) \

97 || ((
__VALUE__
è=ð
LL_SPI_BAUDRATEPRESCALER_DIV8
) \

98 || ((
__VALUE__
è=ð
LL_SPI_BAUDRATEPRESCALER_DIV16
) \

99 || ((
__VALUE__
è=ð
LL_SPI_BAUDRATEPRESCALER_DIV32
) \

100 || ((
__VALUE__
è=ð
LL_SPI_BAUDRATEPRESCALER_DIV64
) \

101 || ((
__VALUE__
è=ð
LL_SPI_BAUDRATEPRESCALER_DIV128
) \

102 || ((
__VALUE__
è=ð
LL_SPI_BAUDRATEPRESCALER_DIV256
))

	)

104 
	#IS_LL_SPI_BITORDER
(
__VALUE__
è(((__VALUE__è=ð
LL_SPI_LSB_FIRST
) \

105 || ((
__VALUE__
è=ð
LL_SPI_MSB_FIRST
))

	)

107 
	#IS_LL_SPI_CRCCALCULATION
(
__VALUE__
è(((__VALUE__è=ð
LL_SPI_CRCCALCULATION_ENABLE
) \

108 || ((
__VALUE__
è=ð
LL_SPI_CRCCALCULATION_DISABLE
))

	)

110 
	#IS_LL_SPI_CRC_POLYNOMIAL
(
__VALUE__
è((__VALUE__è>ð0x1U)

	)

134 
E¼ÜStus
 
	$LL_SPI_DeIn™
(
SPI_Ty³Def
 *
SPIx
)

136 
E¼ÜStus
 
¡©us
 = 
ERROR
;

139 
	`as£¹_·¿m
(
	`IS_SPI_ALL_INSTANCE
(
SPIx
));

141 #ià
	`defšed
(
SPI1
)

142 ià(
SPIx
 =ð
SPI1
)

145 
	`LL_APB2_GRP1_FÜûRe£t
(
LL_APB2_GRP1_PERIPH_SPI1
);

148 
	`LL_APB2_GRP1_R–—£Re£t
(
LL_APB2_GRP1_PERIPH_SPI1
);

150 
¡©us
 = 
SUCCESS
;

153 #ià
	`defšed
(
SPI2
)

154 ià(
SPIx
 =ð
SPI2
)

157 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_SPI2
);

160 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_SPI2
);

162 
¡©us
 = 
SUCCESS
;

165 #ià
	`defšed
(
SPI3
)

166 ià(
SPIx
 =ð
SPI3
)

169 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_SPI3
);

172 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_SPI3
);

174 
¡©us
 = 
SUCCESS
;

177 #ià
	`defšed
(
SPI4
)

178 ià(
SPIx
 =ð
SPI4
)

181 
	`LL_APB2_GRP1_FÜûRe£t
(
LL_APB2_GRP1_PERIPH_SPI4
);

184 
	`LL_APB2_GRP1_R–—£Re£t
(
LL_APB2_GRP1_PERIPH_SPI4
);

186 
¡©us
 = 
SUCCESS
;

190  
¡©us
;

191 
	}
}

201 
E¼ÜStus
 
	$LL_SPI_In™
(
SPI_Ty³Def
 *
SPIx
, 
LL_SPI_In™Ty³Def
 *
SPI_In™SŒuù
)

203 
E¼ÜStus
 
¡©us
 = 
ERROR
;

206 
	`as£¹_·¿m
(
	`IS_SPI_ALL_INSTANCE
(
SPIx
));

209 
	`as£¹_·¿m
(
	`IS_LL_SPI_TRANSFER_DIRECTION
(
SPI_In™SŒuù
->
T¿nsãrDœeùiÚ
));

210 
	`as£¹_·¿m
(
	`IS_LL_SPI_MODE
(
SPI_In™SŒuù
->
Mode
));

211 
	`as£¹_·¿m
(
	`IS_LL_SPI_DATAWIDTH
(
SPI_In™SŒuù
->
D©aWidth
));

212 
	`as£¹_·¿m
(
	`IS_LL_SPI_POLARITY
(
SPI_In™SŒuù
->
ClockPÞ¬™y
));

213 
	`as£¹_·¿m
(
	`IS_LL_SPI_PHASE
(
SPI_In™SŒuù
->
ClockPha£
));

214 
	`as£¹_·¿m
(
	`IS_LL_SPI_NSS
(
SPI_In™SŒuù
->
NSS
));

215 
	`as£¹_·¿m
(
	`IS_LL_SPI_BAUDRATE
(
SPI_In™SŒuù
->
BaudR©e
));

216 
	`as£¹_·¿m
(
	`IS_LL_SPI_BITORDER
(
SPI_In™SŒuù
->
B™Ord”
));

217 
	`as£¹_·¿m
(
	`IS_LL_SPI_CRCCALCULATION
(
SPI_In™SŒuù
->
CRCC®cuÏtiÚ
));

219 ià(
	`LL_SPI_IsEÇbËd
(
SPIx
) == 0x00000000U)

232 
	`MODIFY_REG
(
SPIx
->
CR1
,

233 
SPI_CR1_CLEAR_MASK
,

234 
SPI_In™SŒuù
->
T¿nsãrDœeùiÚ
 | SPI_In™SŒuù->
Mode
 |

235 
SPI_In™SŒuù
->
ClockPÞ¬™y
 | SPI_In™SŒuù->
ClockPha£
 |

236 
SPI_In™SŒuù
->
NSS
 | SPI_In™SŒuù->
BaudR©e
 |

237 
SPI_In™SŒuù
->
B™Ord”
 | SPI_In™SŒuù->
CRCC®cuÏtiÚ
);

244 
	`MODIFY_REG
(
SPIx
->
CR2
,

245 
SPI_CR2_DS
 | 
SPI_CR2_SSOE
,

246 
SPI_In™SŒuù
->
D©aWidth
 | (SPI_In™SŒuù->
NSS
 >> 16U));

252 ià(
SPI_In™SŒuù
->
CRCC®cuÏtiÚ
 =ð
LL_SPI_CRCCALCULATION_ENABLE
)

254 
	`as£¹_·¿m
(
	`IS_LL_SPI_CRC_POLYNOMIAL
(
SPI_In™SŒuù
->
CRCPÞy
));

255 
	`LL_SPI_S‘CRCPÞynomŸl
(
SPIx
, 
SPI_In™SŒuù
->
CRCPÞy
);

257 
¡©us
 = 
SUCCESS
;

260 #ià
	`defšed
 (
SPI_I2S_SUPPORT
)

262 
	`CLEAR_BIT
(
SPIx
->
I2SCFGR
, 
SPI_I2SCFGR_I2SMOD
);

264  
¡©us
;

265 
	}
}

273 
	$LL_SPI_SŒuùIn™
(
LL_SPI_In™Ty³Def
 *
SPI_In™SŒuù
)

276 
SPI_In™SŒuù
->
T¿nsãrDœeùiÚ
 = 
LL_SPI_FULL_DUPLEX
;

277 
SPI_In™SŒuù
->
Mode
 = 
LL_SPI_MODE_SLAVE
;

278 
SPI_In™SŒuù
->
D©aWidth
 = 
LL_SPI_DATAWIDTH_8BIT
;

279 
SPI_In™SŒuù
->
ClockPÞ¬™y
 = 
LL_SPI_POLARITY_LOW
;

280 
SPI_In™SŒuù
->
ClockPha£
 = 
LL_SPI_PHASE_1EDGE
;

281 
SPI_In™SŒuù
->
NSS
 = 
LL_SPI_NSS_HARD_INPUT
;

282 
SPI_In™SŒuù
->
BaudR©e
 = 
LL_SPI_BAUDRATEPRESCALER_DIV2
;

283 
SPI_In™SŒuù
->
B™Ord”
 = 
LL_SPI_MSB_FIRST
;

284 
SPI_In™SŒuù
->
CRCC®cuÏtiÚ
 = 
LL_SPI_CRCCALCULATION_DISABLE
;

285 
SPI_In™SŒuù
->
CRCPÞy
 = 7U;

286 
	}
}

300 #ià
defšed
(
SPI_I2S_SUPPORT
)

312 
	#I2S_I2SCFGR_CLEAR_MASK
 (
SPI_I2SCFGR_CHLEN
 | 
SPI_I2SCFGR_DATLEN
 | \

313 
SPI_I2SCFGR_CKPOL
 | 
SPI_I2SCFGR_I2SSTD
 | \

314 
SPI_I2SCFGR_I2SCFG
 | 
SPI_I2SCFGR_I2SMOD
 )

	)

316 
	#I2S_I2SPR_CLEAR_MASK
 0x0002U

	)

325 
	#IS_LL_I2S_DATAFORMAT
(
__VALUE__
è(((__VALUE__è=ð
LL_I2S_DATAFORMAT_16B
) \

326 || ((
__VALUE__
è=ð
LL_I2S_DATAFORMAT_16B_EXTENDED
) \

327 || ((
__VALUE__
è=ð
LL_I2S_DATAFORMAT_24B
) \

328 || ((
__VALUE__
è=ð
LL_I2S_DATAFORMAT_32B
))

	)

330 
	#IS_LL_I2S_CPOL
(
__VALUE__
è(((__VALUE__è=ð
LL_I2S_POLARITY_LOW
) \

331 || ((
__VALUE__
è=ð
LL_I2S_POLARITY_HIGH
))

	)

333 
	#IS_LL_I2S_STANDARD
(
__VALUE__
è(((__VALUE__è=ð
LL_I2S_STANDARD_PHILIPS
) \

334 || ((
__VALUE__
è=ð
LL_I2S_STANDARD_MSB
) \

335 || ((
__VALUE__
è=ð
LL_I2S_STANDARD_LSB
) \

336 || ((
__VALUE__
è=ð
LL_I2S_STANDARD_PCM_SHORT
) \

337 || ((
__VALUE__
è=ð
LL_I2S_STANDARD_PCM_LONG
))

	)

339 
	#IS_LL_I2S_MODE
(
__VALUE__
è(((__VALUE__è=ð
LL_I2S_MODE_SLAVE_TX
) \

340 || ((
__VALUE__
è=ð
LL_I2S_MODE_SLAVE_RX
) \

341 || ((
__VALUE__
è=ð
LL_I2S_MODE_MASTER_TX
) \

342 || ((
__VALUE__
è=ð
LL_I2S_MODE_MASTER_RX
))

	)

344 
	#IS_LL_I2S_MCLK_OUTPUT
(
__VALUE__
è(((__VALUE__è=ð
LL_I2S_MCLK_OUTPUT_ENABLE
) \

345 || ((
__VALUE__
è=ð
LL_I2S_MCLK_OUTPUT_DISABLE
))

	)

347 
	#IS_LL_I2S_AUDIO_FREQ
(
__VALUE__
è((((__VALUE__è>ð
LL_I2S_AUDIOFREQ_8K
) \

348 && ((
__VALUE__
è<ð
LL_I2S_AUDIOFREQ_192K
)) \

349 || ((
__VALUE__
è=ð
LL_I2S_AUDIOFREQ_DEFAULT
))

	)

351 
	#IS_LL_I2S_PRESCALER_LINEAR
(
__VALUE__
è((__VALUE__è>ð0x2U)

	)

353 
	#IS_LL_I2S_PRESCALER_PARITY
(
__VALUE__
è(((__VALUE__è=ð
LL_I2S_PRESCALER_PARITY_EVEN
) \

354 || ((
__VALUE__
è=ð
LL_I2S_PRESCALER_PARITY_ODD
))

	)

377 
E¼ÜStus
 
	$LL_I2S_DeIn™
(
SPI_Ty³Def
 *
SPIx
)

379  
	`LL_SPI_DeIn™
(
SPIx
);

380 
	}
}

392 
E¼ÜStus
 
	$LL_I2S_In™
(
SPI_Ty³Def
 *
SPIx
, 
LL_I2S_In™Ty³Def
 *
I2S_In™SŒuù
)

394 
ušt32_t
 
i2sdiv
 = 2U;

395 
ušt32_t
 
i2sodd
 = 0U;

396 
ušt32_t
 
·ck‘Ëngth
 = 1U;

397 
ušt32_t
 
tmp
;

398 
ušt32_t
 
sourûþock
;

399 
E¼ÜStus
 
¡©us
 = 
ERROR
;

402 
	`as£¹_·¿m
(
	`IS_I2S_ALL_INSTANCE
(
SPIx
));

403 
	`as£¹_·¿m
(
	`IS_LL_I2S_MODE
(
I2S_In™SŒuù
->
Mode
));

404 
	`as£¹_·¿m
(
	`IS_LL_I2S_STANDARD
(
I2S_In™SŒuù
->
Snd¬d
));

405 
	`as£¹_·¿m
(
	`IS_LL_I2S_DATAFORMAT
(
I2S_In™SŒuù
->
D©aFÜm©
));

406 
	`as£¹_·¿m
(
	`IS_LL_I2S_MCLK_OUTPUT
(
I2S_In™SŒuù
->
MCLKOuut
));

407 
	`as£¹_·¿m
(
	`IS_LL_I2S_AUDIO_FREQ
(
I2S_In™SŒuù
->
AudioF»q
));

408 
	`as£¹_·¿m
(
	`IS_LL_I2S_CPOL
(
I2S_In™SŒuù
->
ClockPÞ¬™y
));

410 ià(
	`LL_I2S_IsEÇbËd
(
SPIx
) == 0x00000000U)

421 
	`MODIFY_REG
(
SPIx
->
I2SCFGR
,

422 
I2S_I2SCFGR_CLEAR_MASK
,

423 
I2S_In™SŒuù
->
Mode
 | I2S_In™SŒuù->
Snd¬d
 |

424 
I2S_In™SŒuù
->
D©aFÜm©
 | I2S_In™SŒuù->
ClockPÞ¬™y
 |

425 
SPI_I2SCFGR_I2SMOD
);

436 ià(
I2S_In™SŒuù
->
AudioF»q
 !ð
LL_I2S_AUDIOFREQ_DEFAULT
)

441 ià(
I2S_In™SŒuù
->
D©aFÜm©
 !ð
LL_I2S_DATAFORMAT_16B
)

444 
·ck‘Ëngth
 = 2U;

450 
sourûþock
 = 
	`LL_RCC_G‘I2SClockF»q
(
LL_RCC_I2S_CLKSOURCE
);

453 ià(
I2S_In™SŒuù
->
MCLKOuut
 =ð
LL_I2S_MCLK_OUTPUT_ENABLE
)

456 
tmp
 = (((((
sourûþock
 / 256Uè* 10Uè/ 
I2S_In™SŒuù
->
AudioF»q
)) + 5U);

461 
tmp
 = (((((
sourûþock
 / (32U * 
·ck‘Ëngth
)è* 10Uè/ 
I2S_In™SŒuù
->
AudioF»q
)) + 5U);

465 
tmp
 =mp / 10U;

468 
i2sodd
 = (
tmp
 & (
ušt16_t
)0x0001U);

471 
i2sdiv
 = ((
tmp
 - 
i2sodd
) / 2U);

474 
i2sodd
 = (i2sodd << 8U);

478 ià((
i2sdiv
 < 2U) || (i2sdiv > 0xFFU))

481 
i2sdiv
 = 2U;

482 
i2sodd
 = 0U;

486 
	`WRITE_REG
(
SPIx
->
I2SPR
, 
i2sdiv
 | 
i2sodd
 | 
I2S_In™SŒuù
->
MCLKOuut
);

488 
¡©us
 = 
SUCCESS
;

490  
¡©us
;

491 
	}
}

499 
	$LL_I2S_SŒuùIn™
(
LL_I2S_In™Ty³Def
 *
I2S_In™SŒuù
)

502 
I2S_In™SŒuù
->
Mode
 = 
LL_I2S_MODE_SLAVE_TX
;

503 
I2S_In™SŒuù
->
Snd¬d
 = 
LL_I2S_STANDARD_PHILIPS
;

504 
I2S_In™SŒuù
->
D©aFÜm©
 = 
LL_I2S_DATAFORMAT_16B
;

505 
I2S_In™SŒuù
->
MCLKOuut
 = 
LL_I2S_MCLK_OUTPUT_DISABLE
;

506 
I2S_In™SŒuù
->
AudioF»q
 = 
LL_I2S_AUDIOFREQ_DEFAULT
;

507 
I2S_In™SŒuù
->
ClockPÞ¬™y
 = 
LL_I2S_POLARITY_LOW
;

508 
	}
}

521 
	$LL_I2S_CÚfigP»sÿËr
(
SPI_Ty³Def
 *
SPIx
, 
ušt32_t
 
P»sÿËrLš—r
, ušt32_ˆ
P»sÿËrP¬™y
)

524 
	`as£¹_·¿m
(
	`IS_I2S_ALL_INSTANCE
(
SPIx
));

525 
	`as£¹_·¿m
(
	`IS_LL_I2S_PRESCALER_LINEAR
(
P»sÿËrLš—r
));

526 
	`as£¹_·¿m
(
	`IS_LL_I2S_PRESCALER_PARITY
(
P»sÿËrP¬™y
));

529 
	`MODIFY_REG
(
SPIx
->
I2SPR
, 
SPI_I2SPR_I2SDIV
 | 
SPI_I2SPR_ODD
, 
P»sÿËrLš—r
 | (
P»sÿËrP¬™y
 << 8U));

530 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_tim.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_tim.h
"

23 
	~"¡m32g4xx_Î_bus.h
"

25 #ifdeà 
USE_FULL_ASSERT


26 
	~"¡m32_as£¹.h
"

28 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

35 #ià
defšed
 (
TIM1
è|| defšed (
TIM2
è|| defšed (
TIM3
è|| defšed (
TIM4
è|| defšed (
TIM5
è|| defšed (
TIM6
è|| defšed (
TIM7
è|| defšed (
TIM8
è|| defšed (
TIM15
è|| defšed (
TIM16
è|| defšed (
TIM17
è|| defšed (
TIM20
)

48 
	#IS_LL_TIM_COUNTERMODE
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_COUNTERMODE_UP
) \

49 || ((
__VALUE__
è=ð
LL_TIM_COUNTERMODE_DOWN
) \

50 || ((
__VALUE__
è=ð
LL_TIM_COUNTERMODE_CENTER_UP
) \

51 || ((
__VALUE__
è=ð
LL_TIM_COUNTERMODE_CENTER_DOWN
) \

52 || ((
__VALUE__
è=ð
LL_TIM_COUNTERMODE_CENTER_UP_DOWN
))

	)

54 
	#IS_LL_TIM_CLOCKDIVISION
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_CLOCKDIVISION_DIV1
) \

55 || ((
__VALUE__
è=ð
LL_TIM_CLOCKDIVISION_DIV2
) \

56 || ((
__VALUE__
è=ð
LL_TIM_CLOCKDIVISION_DIV4
))

	)

58 
	#IS_LL_TIM_OCMODE
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_OCMODE_FROZEN
) \

59 || ((
__VALUE__
è=ð
LL_TIM_OCMODE_ACTIVE
) \

60 || ((
__VALUE__
è=ð
LL_TIM_OCMODE_INACTIVE
) \

61 || ((
__VALUE__
è=ð
LL_TIM_OCMODE_TOGGLE
) \

62 || ((
__VALUE__
è=ð
LL_TIM_OCMODE_FORCED_INACTIVE
) \

63 || ((
__VALUE__
è=ð
LL_TIM_OCMODE_FORCED_ACTIVE
) \

64 || ((
__VALUE__
è=ð
LL_TIM_OCMODE_PWM1
) \

65 || ((
__VALUE__
è=ð
LL_TIM_OCMODE_PWM2
) \

66 || ((
__VALUE__
è=ð
LL_TIM_OCMODE_RETRIG_OPM1
) \

67 || ((
__VALUE__
è=ð
LL_TIM_OCMODE_RETRIG_OPM2
) \

68 || ((
__VALUE__
è=ð
LL_TIM_OCMODE_COMBINED_PWM1
) \

69 || ((
__VALUE__
è=ð
LL_TIM_OCMODE_COMBINED_PWM2
) \

70 || ((
__VALUE__
è=ð
LL_TIM_OCMODE_ASSYMETRIC_PWM1
) \

71 || ((
__VALUE__
è=ð
LL_TIM_OCMODE_ASSYMETRIC_PWM2
) \

72 || ((
__VALUE__
è=ð
LL_TIM_OCMODE_PULSE_ON_COMPARE
) \

73 || ((
__VALUE__
è=ð
LL_TIM_OCMODE_DIRECTION_OUTPUT
))

	)

75 
	#IS_LL_TIM_OCSTATE
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_OCSTATE_DISABLE
) \

76 || ((
__VALUE__
è=ð
LL_TIM_OCSTATE_ENABLE
))

	)

78 
	#IS_LL_TIM_OCPOLARITY
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_OCPOLARITY_HIGH
) \

79 || ((
__VALUE__
è=ð
LL_TIM_OCPOLARITY_LOW
))

	)

81 
	#IS_LL_TIM_OCIDLESTATE
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_OCIDLESTATE_LOW
) \

82 || ((
__VALUE__
è=ð
LL_TIM_OCIDLESTATE_HIGH
))

	)

84 
	#IS_LL_TIM_ACTIVEINPUT
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_ACTIVEINPUT_DIRECTTI
) \

85 || ((
__VALUE__
è=ð
LL_TIM_ACTIVEINPUT_INDIRECTTI
) \

86 || ((
__VALUE__
è=ð
LL_TIM_ACTIVEINPUT_TRC
))

	)

88 
	#IS_LL_TIM_ICPSC
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_ICPSC_DIV1
) \

89 || ((
__VALUE__
è=ð
LL_TIM_ICPSC_DIV2
) \

90 || ((
__VALUE__
è=ð
LL_TIM_ICPSC_DIV4
) \

91 || ((
__VALUE__
è=ð
LL_TIM_ICPSC_DIV8
))

	)

93 
	#IS_LL_TIM_IC_FILTER
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_IC_FILTER_FDIV1
) \

94 || ((
__VALUE__
è=ð
LL_TIM_IC_FILTER_FDIV1_N2
) \

95 || ((
__VALUE__
è=ð
LL_TIM_IC_FILTER_FDIV1_N4
) \

96 || ((
__VALUE__
è=ð
LL_TIM_IC_FILTER_FDIV1_N8
) \

97 || ((
__VALUE__
è=ð
LL_TIM_IC_FILTER_FDIV2_N6
) \

98 || ((
__VALUE__
è=ð
LL_TIM_IC_FILTER_FDIV2_N8
) \

99 || ((
__VALUE__
è=ð
LL_TIM_IC_FILTER_FDIV4_N6
) \

100 || ((
__VALUE__
è=ð
LL_TIM_IC_FILTER_FDIV4_N8
) \

101 || ((
__VALUE__
è=ð
LL_TIM_IC_FILTER_FDIV8_N6
) \

102 || ((
__VALUE__
è=ð
LL_TIM_IC_FILTER_FDIV8_N8
) \

103 || ((
__VALUE__
è=ð
LL_TIM_IC_FILTER_FDIV16_N5
) \

104 || ((
__VALUE__
è=ð
LL_TIM_IC_FILTER_FDIV16_N6
) \

105 || ((
__VALUE__
è=ð
LL_TIM_IC_FILTER_FDIV16_N8
) \

106 || ((
__VALUE__
è=ð
LL_TIM_IC_FILTER_FDIV32_N5
) \

107 || ((
__VALUE__
è=ð
LL_TIM_IC_FILTER_FDIV32_N6
) \

108 || ((
__VALUE__
è=ð
LL_TIM_IC_FILTER_FDIV32_N8
))

	)

110 
	#IS_LL_TIM_IC_POLARITY
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_IC_POLARITY_RISING
) \

111 || ((
__VALUE__
è=ð
LL_TIM_IC_POLARITY_FALLING
) \

112 || ((
__VALUE__
è=ð
LL_TIM_IC_POLARITY_BOTHEDGE
))

	)

114 
	#IS_LL_TIM_ENCODERMODE
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_ENCODERMODE_X2_TI1
) \

115 || ((
__VALUE__
è=ð
LL_TIM_ENCODERMODE_X2_TI2
) \

116 || ((
__VALUE__
è=ð
LL_TIM_ENCODERMODE_X4_TI12
) \

117 || ((
__VALUE__
è=ð
LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X2
) \

118 || ((
__VALUE__
è=ð
LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X1
) \

119 || ((
__VALUE__
è=ð
LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X2
) \

120 || ((
__VALUE__
è=ð
LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X1_TI12
) \

121 || ((
__VALUE__
è=ð
LL_TIM_ENCODERMODE_X1_TI1
) \

122 || ((
__VALUE__
è=ð
LL_TIM_ENCODERMODE_X1_TI2
))

	)

124 
	#IS_LL_TIM_IC_POLARITY_ENCODER
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_IC_POLARITY_RISING
) \

125 || ((
__VALUE__
è=ð
LL_TIM_IC_POLARITY_FALLING
))

	)

127 
	#IS_LL_TIM_OSSR_STATE
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_OSSR_DISABLE
) \

128 || ((
__VALUE__
è=ð
LL_TIM_OSSR_ENABLE
))

	)

130 
	#IS_LL_TIM_OSSI_STATE
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_OSSI_DISABLE
) \

131 || ((
__VALUE__
è=ð
LL_TIM_OSSI_ENABLE
))

	)

133 
	#IS_LL_TIM_LOCK_LEVEL
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_LOCKLEVEL_OFF
) \

134 || ((
__VALUE__
è=ð
LL_TIM_LOCKLEVEL_1
) \

135 || ((
__VALUE__
è=ð
LL_TIM_LOCKLEVEL_2
) \

136 || ((
__VALUE__
è=ð
LL_TIM_LOCKLEVEL_3
))

	)

138 
	#IS_LL_TIM_BREAK_STATE
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_BREAK_DISABLE
) \

139 || ((
__VALUE__
è=ð
LL_TIM_BREAK_ENABLE
))

	)

141 
	#IS_LL_TIM_BREAK_POLARITY
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_BREAK_POLARITY_LOW
) \

142 || ((
__VALUE__
è=ð
LL_TIM_BREAK_POLARITY_HIGH
))

	)

144 
	#IS_LL_TIM_BREAK_FILTER
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_BREAK_FILTER_FDIV1
) \

145 || ((
__VALUE__
è=ð
LL_TIM_BREAK_FILTER_FDIV1_N2
) \

146 || ((
__VALUE__
è=ð
LL_TIM_BREAK_FILTER_FDIV1_N4
) \

147 || ((
__VALUE__
è=ð
LL_TIM_BREAK_FILTER_FDIV1_N8
) \

148 || ((
__VALUE__
è=ð
LL_TIM_BREAK_FILTER_FDIV2_N6
) \

149 || ((
__VALUE__
è=ð
LL_TIM_BREAK_FILTER_FDIV2_N8
) \

150 || ((
__VALUE__
è=ð
LL_TIM_BREAK_FILTER_FDIV4_N6
) \

151 || ((
__VALUE__
è=ð
LL_TIM_BREAK_FILTER_FDIV4_N8
) \

152 || ((
__VALUE__
è=ð
LL_TIM_BREAK_FILTER_FDIV8_N6
) \

153 || ((
__VALUE__
è=ð
LL_TIM_BREAK_FILTER_FDIV8_N8
) \

154 || ((
__VALUE__
è=ð
LL_TIM_BREAK_FILTER_FDIV16_N5
) \

155 || ((
__VALUE__
è=ð
LL_TIM_BREAK_FILTER_FDIV16_N6
) \

156 || ((
__VALUE__
è=ð
LL_TIM_BREAK_FILTER_FDIV16_N8
) \

157 || ((
__VALUE__
è=ð
LL_TIM_BREAK_FILTER_FDIV32_N5
) \

158 || ((
__VALUE__
è=ð
LL_TIM_BREAK_FILTER_FDIV32_N6
) \

159 || ((
__VALUE__
è=ð
LL_TIM_BREAK_FILTER_FDIV32_N8
))

	)

161 
	#IS_LL_TIM_BREAK_AFMODE
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_BREAK_AFMODE_INPUT
) \

162 || ((
__VALUE__
è=ð
LL_TIM_BREAK_AFMODE_BIDIRECTIONAL
))

	)

164 
	#IS_LL_TIM_BREAK2_STATE
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_BREAK2_DISABLE
) \

165 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_ENABLE
))

	)

167 
	#IS_LL_TIM_BREAK2_POLARITY
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_BREAK2_POLARITY_LOW
) \

168 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_POLARITY_HIGH
))

	)

170 
	#IS_LL_TIM_BREAK2_FILTER
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_BREAK2_FILTER_FDIV1
) \

171 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_FILTER_FDIV1_N2
) \

172 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_FILTER_FDIV1_N4
) \

173 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_FILTER_FDIV1_N8
) \

174 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_FILTER_FDIV2_N6
) \

175 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_FILTER_FDIV2_N8
) \

176 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_FILTER_FDIV4_N6
) \

177 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_FILTER_FDIV4_N8
) \

178 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_FILTER_FDIV8_N6
) \

179 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_FILTER_FDIV8_N8
) \

180 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_FILTER_FDIV16_N5
) \

181 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_FILTER_FDIV16_N6
) \

182 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_FILTER_FDIV16_N8
) \

183 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_FILTER_FDIV32_N5
) \

184 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_FILTER_FDIV32_N6
) \

185 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_FILTER_FDIV32_N8
))

	)

187 
	#IS_LL_TIM_BREAK2_AFMODE
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_BREAK2_AFMODE_INPUT
) \

188 || ((
__VALUE__
è=ð
LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL
))

	)

190 
	#IS_LL_TIM_AUTOMATIC_OUTPUT_STATE
(
__VALUE__
è(((__VALUE__è=ð
LL_TIM_AUTOMATICOUTPUT_DISABLE
) \

191 || ((
__VALUE__
è=ð
LL_TIM_AUTOMATICOUTPUT_ENABLE
))

	)

201 
E¼ÜStus
 
OC1CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_OC_In™Ty³Def
 *
TIM_OCIn™SŒuù
);

202 
E¼ÜStus
 
OC2CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_OC_In™Ty³Def
 *
TIM_OCIn™SŒuù
);

203 
E¼ÜStus
 
OC3CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_OC_In™Ty³Def
 *
TIM_OCIn™SŒuù
);

204 
E¼ÜStus
 
OC4CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_OC_In™Ty³Def
 *
TIM_OCIn™SŒuù
);

205 
E¼ÜStus
 
OC5CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_OC_In™Ty³Def
 *
TIM_OCIn™SŒuù
);

206 
E¼ÜStus
 
OC6CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_OC_In™Ty³Def
 *
TIM_OCIn™SŒuù
);

207 
E¼ÜStus
 
IC1CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_IC_In™Ty³Def
 *
TIM_ICIn™SŒuù
);

208 
E¼ÜStus
 
IC2CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_IC_In™Ty³Def
 *
TIM_ICIn™SŒuù
);

209 
E¼ÜStus
 
IC3CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_IC_In™Ty³Def
 *
TIM_ICIn™SŒuù
);

210 
E¼ÜStus
 
IC4CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_IC_In™Ty³Def
 *
TIM_ICIn™SŒuù
);

231 
E¼ÜStus
 
	$LL_TIM_DeIn™
(
TIM_Ty³Def
 *
TIMx
)

233 
E¼ÜStus
 
»suÉ
 = 
SUCCESS
;

236 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
TIMx
));

238 ià(
TIMx
 =ð
TIM1
)

240 
	`LL_APB2_GRP1_FÜûRe£t
(
LL_APB2_GRP1_PERIPH_TIM1
);

241 
	`LL_APB2_GRP1_R–—£Re£t
(
LL_APB2_GRP1_PERIPH_TIM1
);

243 ià(
TIMx
 =ð
TIM2
)

245 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_TIM2
);

246 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_TIM2
);

248 ià(
TIMx
 =ð
TIM3
)

250 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_TIM3
);

251 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_TIM3
);

253 ià(
TIMx
 =ð
TIM4
)

255 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_TIM4
);

256 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_TIM4
);

258 #ià
	`defšed
(
TIM5
)

259 ià(
TIMx
 =ð
TIM5
)

261 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_TIM5
);

262 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_TIM5
);

265 ià(
TIMx
 =ð
TIM6
)

267 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_TIM6
);

268 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_TIM6
);

270 ià(
TIMx
 =ð
TIM7
)

272 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_TIM7
);

273 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_TIM7
);

275 ià(
TIMx
 =ð
TIM8
)

277 
	`LL_APB2_GRP1_FÜûRe£t
(
LL_APB2_GRP1_PERIPH_TIM8
);

278 
	`LL_APB2_GRP1_R–—£Re£t
(
LL_APB2_GRP1_PERIPH_TIM8
);

280 ià(
TIMx
 =ð
TIM15
)

282 
	`LL_APB2_GRP1_FÜûRe£t
(
LL_APB2_GRP1_PERIPH_TIM15
);

283 
	`LL_APB2_GRP1_R–—£Re£t
(
LL_APB2_GRP1_PERIPH_TIM15
);

285 ià(
TIMx
 =ð
TIM16
)

287 
	`LL_APB2_GRP1_FÜûRe£t
(
LL_APB2_GRP1_PERIPH_TIM16
);

288 
	`LL_APB2_GRP1_R–—£Re£t
(
LL_APB2_GRP1_PERIPH_TIM16
);

290 ià(
TIMx
 =ð
TIM17
)

292 
	`LL_APB2_GRP1_FÜûRe£t
(
LL_APB2_GRP1_PERIPH_TIM17
);

293 
	`LL_APB2_GRP1_R–—£Re£t
(
LL_APB2_GRP1_PERIPH_TIM17
);

295 #ià
	`defšed
(
TIM20
)

296 ià(
TIMx
 =ð
TIM20
)

298 
	`LL_APB2_GRP1_FÜûRe£t
(
LL_APB2_GRP1_PERIPH_TIM20
);

299 
	`LL_APB2_GRP1_R–—£Re£t
(
LL_APB2_GRP1_PERIPH_TIM20
);

304 
»suÉ
 = 
ERROR
;

307  
»suÉ
;

308 
	}
}

316 
	$LL_TIM_SŒuùIn™
(
LL_TIM_In™Ty³Def
 *
TIM_In™SŒuù
)

319 
TIM_In™SŒuù
->
P»sÿËr
 = (
ušt16_t
)0x0000;

320 
TIM_In™SŒuù
->
CouÁ”Mode
 = 
LL_TIM_COUNTERMODE_UP
;

321 
TIM_In™SŒuù
->
AutÜ–ßd
 = 0xFFFFFFFFU;

322 
TIM_In™SŒuù
->
ClockDivisiÚ
 = 
LL_TIM_CLOCKDIVISION_DIV1
;

323 
TIM_In™SŒuù
->
R•‘™iÚCouÁ”
 = (
ušt8_t
)0x00;

324 
	}
}

334 
E¼ÜStus
 
	$LL_TIM_In™
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_In™Ty³Def
 *
TIM_In™SŒuù
)

336 
ušt32_t
 
tmpü1
;

339 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
TIMx
));

340 
	`as£¹_·¿m
(
	`IS_LL_TIM_COUNTERMODE
(
TIM_In™SŒuù
->
CouÁ”Mode
));

341 
	`as£¹_·¿m
(
	`IS_LL_TIM_CLOCKDIVISION
(
TIM_In™SŒuù
->
ClockDivisiÚ
));

343 
tmpü1
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CR1
);

345 ià(
	`IS_TIM_COUNTER_MODE_SELECT_INSTANCE
(
TIMx
))

348 
	`MODIFY_REG
(
tmpü1
, (
TIM_CR1_DIR
 | 
TIM_CR1_CMS
), 
TIM_In™SŒuù
->
CouÁ”Mode
);

351 ià(
	`IS_TIM_CLOCK_DIVISION_INSTANCE
(
TIMx
))

354 
	`MODIFY_REG
(
tmpü1
, 
TIM_CR1_CKD
, 
TIM_In™SŒuù
->
ClockDivisiÚ
);

358 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CR1
, 
tmpü1
);

361 
	`LL_TIM_S‘AutoR–ßd
(
TIMx
, 
TIM_In™SŒuù
->
AutÜ–ßd
);

364 
	`LL_TIM_S‘P»sÿËr
(
TIMx
, 
TIM_In™SŒuù
->
P»sÿËr
);

366 ià(
	`IS_TIM_REPETITION_COUNTER_INSTANCE
(
TIMx
))

369 
	`LL_TIM_S‘R•‘™iÚCouÁ”
(
TIMx
, 
TIM_In™SŒuù
->
R•‘™iÚCouÁ”
);

374 
	`LL_TIM_G’”©eEv’t_UPDATE
(
TIMx
);

376  
SUCCESS
;

377 
	}
}

385 
	$LL_TIM_OC_SŒuùIn™
(
LL_TIM_OC_In™Ty³Def
 *
TIM_OC_In™SŒuù
)

388 
TIM_OC_In™SŒuù
->
OCMode
 = 
LL_TIM_OCMODE_FROZEN
;

389 
TIM_OC_In™SŒuù
->
OCS‹
 = 
LL_TIM_OCSTATE_DISABLE
;

390 
TIM_OC_In™SŒuù
->
OCNS‹
 = 
LL_TIM_OCSTATE_DISABLE
;

391 
TIM_OC_In™SŒuù
->
Com·»V®ue
 = 0x00000000U;

392 
TIM_OC_In™SŒuù
->
OCPÞ¬™y
 = 
LL_TIM_OCPOLARITY_HIGH
;

393 
TIM_OC_In™SŒuù
->
OCNPÞ¬™y
 = 
LL_TIM_OCPOLARITY_HIGH
;

394 
TIM_OC_In™SŒuù
->
OCIdËS‹
 = 
LL_TIM_OCIDLESTATE_LOW
;

395 
TIM_OC_In™SŒuù
->
OCNIdËS‹
 = 
LL_TIM_OCIDLESTATE_LOW
;

396 
	}
}

413 
E¼ÜStus
 
	$LL_TIM_OC_In™
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, 
LL_TIM_OC_In™Ty³Def
 *
TIM_OC_In™SŒuù
)

415 
E¼ÜStus
 
»suÉ
 = 
ERROR
;

417 
ChªÃl
)

419 
LL_TIM_CHANNEL_CH1
:

420 
»suÉ
 = 
	`OC1CÚfig
(
TIMx
, 
TIM_OC_In™SŒuù
);

422 
LL_TIM_CHANNEL_CH2
:

423 
»suÉ
 = 
	`OC2CÚfig
(
TIMx
, 
TIM_OC_In™SŒuù
);

425 
LL_TIM_CHANNEL_CH3
:

426 
»suÉ
 = 
	`OC3CÚfig
(
TIMx
, 
TIM_OC_In™SŒuù
);

428 
LL_TIM_CHANNEL_CH4
:

429 
»suÉ
 = 
	`OC4CÚfig
(
TIMx
, 
TIM_OC_In™SŒuù
);

431 
LL_TIM_CHANNEL_CH5
:

432 
»suÉ
 = 
	`OC5CÚfig
(
TIMx
, 
TIM_OC_In™SŒuù
);

434 
LL_TIM_CHANNEL_CH6
:

435 
»suÉ
 = 
	`OC6CÚfig
(
TIMx
, 
TIM_OC_In™SŒuù
);

441  
»suÉ
;

442 
	}
}

450 
	$LL_TIM_IC_SŒuùIn™
(
LL_TIM_IC_In™Ty³Def
 *
TIM_ICIn™SŒuù
)

453 
TIM_ICIn™SŒuù
->
ICPÞ¬™y
 = 
LL_TIM_IC_POLARITY_RISING
;

454 
TIM_ICIn™SŒuù
->
ICAùiveIÅut
 = 
LL_TIM_ACTIVEINPUT_DIRECTTI
;

455 
TIM_ICIn™SŒuù
->
ICP»sÿËr
 = 
LL_TIM_ICPSC_DIV1
;

456 
TIM_ICIn™SŒuù
->
ICFž‹r
 = 
LL_TIM_IC_FILTER_FDIV1
;

457 
	}
}

472 
E¼ÜStus
 
	$LL_TIM_IC_In™
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, 
LL_TIM_IC_In™Ty³Def
 *
TIM_IC_In™SŒuù
)

474 
E¼ÜStus
 
»suÉ
 = 
ERROR
;

476 
ChªÃl
)

478 
LL_TIM_CHANNEL_CH1
:

479 
»suÉ
 = 
	`IC1CÚfig
(
TIMx
, 
TIM_IC_In™SŒuù
);

481 
LL_TIM_CHANNEL_CH2
:

482 
»suÉ
 = 
	`IC2CÚfig
(
TIMx
, 
TIM_IC_In™SŒuù
);

484 
LL_TIM_CHANNEL_CH3
:

485 
»suÉ
 = 
	`IC3CÚfig
(
TIMx
, 
TIM_IC_In™SŒuù
);

487 
LL_TIM_CHANNEL_CH4
:

488 
»suÉ
 = 
	`IC4CÚfig
(
TIMx
, 
TIM_IC_In™SŒuù
);

494  
»suÉ
;

495 
	}
}

502 
	$LL_TIM_ENCODER_SŒuùIn™
(
LL_TIM_ENCODER_In™Ty³Def
 *
TIM_Encod”In™SŒuù
)

505 
TIM_Encod”In™SŒuù
->
Encod”Mode
 = 
LL_TIM_ENCODERMODE_X2_TI1
;

506 
TIM_Encod”In™SŒuù
->
IC1PÞ¬™y
 = 
LL_TIM_IC_POLARITY_RISING
;

507 
TIM_Encod”In™SŒuù
->
IC1AùiveIÅut
 = 
LL_TIM_ACTIVEINPUT_DIRECTTI
;

508 
TIM_Encod”In™SŒuù
->
IC1P»sÿËr
 = 
LL_TIM_ICPSC_DIV1
;

509 
TIM_Encod”In™SŒuù
->
IC1Fž‹r
 = 
LL_TIM_IC_FILTER_FDIV1
;

510 
TIM_Encod”In™SŒuù
->
IC2PÞ¬™y
 = 
LL_TIM_IC_POLARITY_RISING
;

511 
TIM_Encod”In™SŒuù
->
IC2AùiveIÅut
 = 
LL_TIM_ACTIVEINPUT_DIRECTTI
;

512 
TIM_Encod”In™SŒuù
->
IC2P»sÿËr
 = 
LL_TIM_ICPSC_DIV1
;

513 
TIM_Encod”In™SŒuù
->
IC2Fž‹r
 = 
LL_TIM_IC_FILTER_FDIV1
;

514 
	}
}

524 
E¼ÜStus
 
	$LL_TIM_ENCODER_In™
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_ENCODER_In™Ty³Def
 *
TIM_Encod”In™SŒuù
)

526 
ušt32_t
 
tmpccmr1
;

527 
ušt32_t
 
tmpcûr
;

530 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_INTERFACE_INSTANCE
(
TIMx
));

531 
	`as£¹_·¿m
(
	`IS_LL_TIM_ENCODERMODE
(
TIM_Encod”In™SŒuù
->
Encod”Mode
));

532 
	`as£¹_·¿m
(
	`IS_LL_TIM_IC_POLARITY_ENCODER
(
TIM_Encod”In™SŒuù
->
IC1PÞ¬™y
));

533 
	`as£¹_·¿m
(
	`IS_LL_TIM_ACTIVEINPUT
(
TIM_Encod”In™SŒuù
->
IC1AùiveIÅut
));

534 
	`as£¹_·¿m
(
	`IS_LL_TIM_ICPSC
(
TIM_Encod”In™SŒuù
->
IC1P»sÿËr
));

535 
	`as£¹_·¿m
(
	`IS_LL_TIM_IC_FILTER
(
TIM_Encod”In™SŒuù
->
IC1Fž‹r
));

536 
	`as£¹_·¿m
(
	`IS_LL_TIM_IC_POLARITY_ENCODER
(
TIM_Encod”In™SŒuù
->
IC2PÞ¬™y
));

537 
	`as£¹_·¿m
(
	`IS_LL_TIM_ACTIVEINPUT
(
TIM_Encod”In™SŒuù
->
IC2AùiveIÅut
));

538 
	`as£¹_·¿m
(
	`IS_LL_TIM_ICPSC
(
TIM_Encod”In™SŒuù
->
IC2P»sÿËr
));

539 
	`as£¹_·¿m
(
	`IS_LL_TIM_IC_FILTER
(
TIM_Encod”In™SŒuù
->
IC2Fž‹r
));

542 
TIMx
->
CCER
 &ð(
ušt32_t
)~(
TIM_CCER_CC1E
 | 
TIM_CCER_CC2E
);

545 
tmpccmr1
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCMR1
);

548 
tmpcûr
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCER
);

551 
tmpccmr1
 &ð(
ušt32_t
)~(
TIM_CCMR1_CC1S
 | 
TIM_CCMR1_IC1F
 | 
TIM_CCMR1_IC1PSC
);

552 
tmpccmr1
 |ð(
ušt32_t
)(
TIM_Encod”In™SŒuù
->
IC1AùiveIÅut
 >> 16U);

553 
tmpccmr1
 |ð(
ušt32_t
)(
TIM_Encod”In™SŒuù
->
IC1Fž‹r
 >> 16U);

554 
tmpccmr1
 |ð(
ušt32_t
)(
TIM_Encod”In™SŒuù
->
IC1P»sÿËr
 >> 16U);

557 
tmpccmr1
 &ð(
ušt32_t
)~(
TIM_CCMR1_CC2S
 | 
TIM_CCMR1_IC2F
 | 
TIM_CCMR1_IC2PSC
);

558 
tmpccmr1
 |ð(
ušt32_t
)(
TIM_Encod”In™SŒuù
->
IC2AùiveIÅut
 >> 8U);

559 
tmpccmr1
 |ð(
ušt32_t
)(
TIM_Encod”In™SŒuù
->
IC2Fž‹r
 >> 8U);

560 
tmpccmr1
 |ð(
ušt32_t
)(
TIM_Encod”In™SŒuù
->
IC2P»sÿËr
 >> 8U);

563 
tmpcûr
 &ð(
ušt32_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
 | 
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

564 
tmpcûr
 |ð(
ušt32_t
)(
TIM_Encod”In™SŒuù
->
IC1PÞ¬™y
);

565 
tmpcûr
 |ð(
ušt32_t
)(
TIM_Encod”In™SŒuù
->
IC2PÞ¬™y
 << 4U);

566 
tmpcûr
 |ð(
ušt32_t
)(
TIM_CCER_CC1E
 | 
TIM_CCER_CC2E
);

569 
	`LL_TIM_S‘Encod”Mode
(
TIMx
, 
TIM_Encod”In™SŒuù
->
Encod”Mode
);

572 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCMR1
, 
tmpccmr1
);

575 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCER
, 
tmpcûr
);

577  
SUCCESS
;

578 
	}
}

586 
	$LL_TIM_HALLSENSOR_SŒuùIn™
(
LL_TIM_HALLSENSOR_In™Ty³Def
 *
TIM_H®lS’sÜIn™SŒuù
)

589 
TIM_H®lS’sÜIn™SŒuù
->
IC1PÞ¬™y
 = 
LL_TIM_IC_POLARITY_RISING
;

590 
TIM_H®lS’sÜIn™SŒuù
->
IC1P»sÿËr
 = 
LL_TIM_ICPSC_DIV1
;

591 
TIM_H®lS’sÜIn™SŒuù
->
IC1Fž‹r
 = 
LL_TIM_IC_FILTER_FDIV1
;

592 
TIM_H®lS’sÜIn™SŒuù
->
CommutiÚD–ay
 = 0U;

593 
	}
}

615 
E¼ÜStus
 
	$LL_TIM_HALLSENSOR_In™
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_HALLSENSOR_In™Ty³Def
 *
TIM_H®lS’sÜIn™SŒuù
)

617 
ušt32_t
 
tmpü2
;

618 
ušt32_t
 
tmpccmr1
;

619 
ušt32_t
 
tmpcûr
;

620 
ušt32_t
 
tmpsmü
;

623 
	`as£¹_·¿m
(
	`IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
(
TIMx
));

624 
	`as£¹_·¿m
(
	`IS_LL_TIM_IC_POLARITY_ENCODER
(
TIM_H®lS’sÜIn™SŒuù
->
IC1PÞ¬™y
));

625 
	`as£¹_·¿m
(
	`IS_LL_TIM_ICPSC
(
TIM_H®lS’sÜIn™SŒuù
->
IC1P»sÿËr
));

626 
	`as£¹_·¿m
(
	`IS_LL_TIM_IC_FILTER
(
TIM_H®lS’sÜIn™SŒuù
->
IC1Fž‹r
));

629 
TIMx
->
CCER
 &ð(
ušt32_t
)~(
TIM_CCER_CC1E
 | 
TIM_CCER_CC2E
);

632 
tmpü2
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CR2
);

635 
tmpccmr1
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCMR1
);

638 
tmpcûr
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCER
);

641 
tmpsmü
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
SMCR
);

644 
tmpü2
 |ð
TIM_CR2_TI1S
;

647 
tmpü2
 |ð
LL_TIM_TRGO_OC2REF
;

650 
tmpsmü
 &ð(
ušt32_t
)~(
TIM_SMCR_TS
 | 
TIM_SMCR_SMS
);

651 
tmpsmü
 |ð
LL_TIM_TS_TI1F_ED
;

652 
tmpsmü
 |ð
LL_TIM_SLAVEMODE_RESET
;

655 
tmpccmr1
 &ð(
ušt32_t
)~(
TIM_CCMR1_CC1S
 | 
TIM_CCMR1_IC1F
 | 
TIM_CCMR1_IC1PSC
);

656 
tmpccmr1
 |ð(
ušt32_t
)(
LL_TIM_ACTIVEINPUT_TRC
 >> 16U);

657 
tmpccmr1
 |ð(
ušt32_t
)(
TIM_H®lS’sÜIn™SŒuù
->
IC1Fž‹r
 >> 16U);

658 
tmpccmr1
 |ð(
ušt32_t
)(
TIM_H®lS’sÜIn™SŒuù
->
IC1P»sÿËr
 >> 16U);

661 
tmpccmr1
 &ð(
ušt32_t
)~(
TIM_CCMR1_OC2M
 | 
TIM_CCMR1_OC2FE
 | 
TIM_CCMR1_OC2PE
 | 
TIM_CCMR1_OC2CE
);

662 
tmpccmr1
 |ð(
ušt32_t
)(
LL_TIM_OCMODE_PWM2
 << 8U);

665 
tmpcûr
 &ð(
ušt32_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
 | 
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

666 
tmpcûr
 |ð(
ušt32_t
)(
TIM_H®lS’sÜIn™SŒuù
->
IC1PÞ¬™y
);

667 
tmpcûr
 |ð(
ušt32_t
)(
TIM_CCER_CC1E
 | 
TIM_CCER_CC2E
);

670 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CR2
, 
tmpü2
);

673 
	`LL_TIM_Wr™eReg
(
TIMx
, 
SMCR
, 
tmpsmü
);

676 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCMR1
, 
tmpccmr1
);

679 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCER
, 
tmpcûr
);

682 
	`LL_TIM_OC_S‘Com·»CH2
(
TIMx
, 
TIM_H®lS’sÜIn™SŒuù
->
CommutiÚD–ay
);

684  
SUCCESS
;

685 
	}
}

693 
	$LL_TIM_BDTR_SŒuùIn™
(
LL_TIM_BDTR_In™Ty³Def
 *
TIM_BDTRIn™SŒuù
)

696 
TIM_BDTRIn™SŒuù
->
OSSRS‹
 = 
LL_TIM_OSSR_DISABLE
;

697 
TIM_BDTRIn™SŒuù
->
OSSIS‹
 = 
LL_TIM_OSSI_DISABLE
;

698 
TIM_BDTRIn™SŒuù
->
LockLev–
 = 
LL_TIM_LOCKLEVEL_OFF
;

699 
TIM_BDTRIn™SŒuù
->
D—dTime
 = (
ušt8_t
)0x00;

700 
TIM_BDTRIn™SŒuù
->
B»akS‹
 = 
LL_TIM_BREAK_DISABLE
;

701 
TIM_BDTRIn™SŒuù
->
B»akPÞ¬™y
 = 
LL_TIM_BREAK_POLARITY_LOW
;

702 
TIM_BDTRIn™SŒuù
->
B»akFž‹r
 = 
LL_TIM_BREAK_FILTER_FDIV1
;

703 
TIM_BDTRIn™SŒuù
->
B»akAFMode
 = 
LL_TIM_BREAK_AFMODE_INPUT
;

704 
TIM_BDTRIn™SŒuù
->
B»ak2S‹
 = 
LL_TIM_BREAK2_DISABLE
;

705 
TIM_BDTRIn™SŒuù
->
B»ak2PÞ¬™y
 = 
LL_TIM_BREAK2_POLARITY_LOW
;

706 
TIM_BDTRIn™SŒuù
->
B»ak2Fž‹r
 = 
LL_TIM_BREAK2_FILTER_FDIV1
;

707 
TIM_BDTRIn™SŒuù
->
B»ak2AFMode
 = 
LL_TIM_BREAK2_AFMODE_INPUT
;

708 
TIM_BDTRIn™SŒuù
->
Autom©icOuut
 = 
LL_TIM_AUTOMATICOUTPUT_DISABLE
;

709 
	}
}

727 
E¼ÜStus
 
	$LL_TIM_BDTR_In™
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_BDTR_In™Ty³Def
 *
TIM_BDTRIn™SŒuù
)

729 
ušt32_t
 
tmpbdŒ
 = 0;

732 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
));

733 
	`as£¹_·¿m
(
	`IS_LL_TIM_OSSR_STATE
(
TIM_BDTRIn™SŒuù
->
OSSRS‹
));

734 
	`as£¹_·¿m
(
	`IS_LL_TIM_OSSI_STATE
(
TIM_BDTRIn™SŒuù
->
OSSIS‹
));

735 
	`as£¹_·¿m
(
	`IS_LL_TIM_LOCK_LEVEL
(
TIM_BDTRIn™SŒuù
->
LockLev–
));

736 
	`as£¹_·¿m
(
	`IS_LL_TIM_BREAK_STATE
(
TIM_BDTRIn™SŒuù
->
B»akS‹
));

737 
	`as£¹_·¿m
(
	`IS_LL_TIM_BREAK_POLARITY
(
TIM_BDTRIn™SŒuù
->
B»akPÞ¬™y
));

738 
	`as£¹_·¿m
(
	`IS_LL_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRIn™SŒuù
->
Autom©icOuut
));

744 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_DTG
, 
TIM_BDTRIn™SŒuù
->
D—dTime
);

745 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_LOCK
, 
TIM_BDTRIn™SŒuù
->
LockLev–
);

746 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_OSSI
, 
TIM_BDTRIn™SŒuù
->
OSSIS‹
);

747 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_OSSR
, 
TIM_BDTRIn™SŒuù
->
OSSRS‹
);

748 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKE
, 
TIM_BDTRIn™SŒuù
->
B»akS‹
);

749 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKP
, 
TIM_BDTRIn™SŒuù
->
B»akPÞ¬™y
);

750 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_AOE
, 
TIM_BDTRIn™SŒuù
->
Autom©icOuut
);

751 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_MOE
, 
TIM_BDTRIn™SŒuù
->
Autom©icOuut
);

752 ià(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
))

754 
	`as£¹_·¿m
(
	`IS_LL_TIM_BREAK_FILTER
(
TIM_BDTRIn™SŒuù
->
B»akFž‹r
));

755 
	`as£¹_·¿m
(
	`IS_LL_TIM_BREAK_AFMODE
(
TIM_BDTRIn™SŒuù
->
B»akAFMode
));

756 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKF
, 
TIM_BDTRIn™SŒuù
->
B»akFž‹r
);

757 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKBID
, 
TIM_BDTRIn™SŒuù
->
B»akAFMode
);

760 ià(
	`IS_TIM_BKIN2_INSTANCE
(
TIMx
))

762 
	`as£¹_·¿m
(
	`IS_LL_TIM_BREAK2_STATE
(
TIM_BDTRIn™SŒuù
->
B»ak2S‹
));

763 
	`as£¹_·¿m
(
	`IS_LL_TIM_BREAK2_POLARITY
(
TIM_BDTRIn™SŒuù
->
B»ak2PÞ¬™y
));

764 
	`as£¹_·¿m
(
	`IS_LL_TIM_BREAK2_FILTER
(
TIM_BDTRIn™SŒuù
->
B»ak2Fž‹r
));

765 
	`as£¹_·¿m
(
	`IS_LL_TIM_BREAK2_AFMODE
(
TIM_BDTRIn™SŒuù
->
B»ak2AFMode
));

768 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BK2F
, (
TIM_BDTRIn™SŒuù
->
B»ak2Fž‹r
));

769 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BK2E
, 
TIM_BDTRIn™SŒuù
->
B»ak2S‹
);

770 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BK2P
, 
TIM_BDTRIn™SŒuù
->
B»ak2PÞ¬™y
);

771 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BK2BID
, 
TIM_BDTRIn™SŒuù
->
B»ak2AFMode
);

775 
	`LL_TIM_Wr™eReg
(
TIMx
, 
BDTR
, 
tmpbdŒ
);

777  
SUCCESS
;

778 
	}
}

799 
E¼ÜStus
 
	$OC1CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_OC_In™Ty³Def
 *
TIM_OCIn™SŒuù
)

801 
ušt32_t
 
tmpccmr1
;

802 
ušt32_t
 
tmpcûr
;

803 
ušt32_t
 
tmpü2
;

806 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
TIMx
));

807 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCMODE
(
TIM_OCIn™SŒuù
->
OCMode
));

808 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCSTATE
(
TIM_OCIn™SŒuù
->
OCS‹
));

809 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCPOLARITY
(
TIM_OCIn™SŒuù
->
OCPÞ¬™y
));

810 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCSTATE
(
TIM_OCIn™SŒuù
->
OCNS‹
));

811 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCPOLARITY
(
TIM_OCIn™SŒuù
->
OCNPÞ¬™y
));

814 
	`CLEAR_BIT
(
TIMx
->
CCER
, 
TIM_CCER_CC1E
);

817 
tmpcûr
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCER
);

820 
tmpü2
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CR2
);

823 
tmpccmr1
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCMR1
);

826 
	`CLEAR_BIT
(
tmpccmr1
, 
TIM_CCMR1_CC1S
);

829 
	`MODIFY_REG
(
tmpccmr1
, 
TIM_CCMR1_OC1M
, 
TIM_OCIn™SŒuù
->
OCMode
);

832 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC1P
, 
TIM_OCIn™SŒuù
->
OCPÞ¬™y
);

835 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC1E
, 
TIM_OCIn™SŒuù
->
OCS‹
);

837 ià(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

839 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCIDLESTATE
(
TIM_OCIn™SŒuù
->
OCNIdËS‹
));

840 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCIDLESTATE
(
TIM_OCIn™SŒuù
->
OCIdËS‹
));

843 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC1NP
, 
TIM_OCIn™SŒuù
->
OCNPÞ¬™y
 << 2U);

846 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC1NE
, 
TIM_OCIn™SŒuù
->
OCNS‹
 << 2U);

849 
	`MODIFY_REG
(
tmpü2
, 
TIM_CR2_OIS1
, 
TIM_OCIn™SŒuù
->
OCIdËS‹
);

852 
	`MODIFY_REG
(
tmpü2
, 
TIM_CR2_OIS1N
, 
TIM_OCIn™SŒuù
->
OCNIdËS‹
 << 1U);

856 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CR2
, 
tmpü2
);

859 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCMR1
, 
tmpccmr1
);

862 
	`LL_TIM_OC_S‘Com·»CH1
(
TIMx
, 
TIM_OCIn™SŒuù
->
Com·»V®ue
);

865 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCER
, 
tmpcûr
);

867  
SUCCESS
;

868 
	}
}

878 
E¼ÜStus
 
	$OC2CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_OC_In™Ty³Def
 *
TIM_OCIn™SŒuù
)

880 
ušt32_t
 
tmpccmr1
;

881 
ušt32_t
 
tmpcûr
;

882 
ušt32_t
 
tmpü2
;

885 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
TIMx
));

886 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCMODE
(
TIM_OCIn™SŒuù
->
OCMode
));

887 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCSTATE
(
TIM_OCIn™SŒuù
->
OCS‹
));

888 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCPOLARITY
(
TIM_OCIn™SŒuù
->
OCPÞ¬™y
));

889 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCSTATE
(
TIM_OCIn™SŒuù
->
OCNS‹
));

890 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCPOLARITY
(
TIM_OCIn™SŒuù
->
OCNPÞ¬™y
));

893 
	`CLEAR_BIT
(
TIMx
->
CCER
, 
TIM_CCER_CC2E
);

896 
tmpcûr
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCER
);

899 
tmpü2
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CR2
);

902 
tmpccmr1
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCMR1
);

905 
	`CLEAR_BIT
(
tmpccmr1
, 
TIM_CCMR1_CC2S
);

908 
	`MODIFY_REG
(
tmpccmr1
, 
TIM_CCMR1_OC2M
, 
TIM_OCIn™SŒuù
->
OCMode
 << 8U);

911 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC2P
, 
TIM_OCIn™SŒuù
->
OCPÞ¬™y
 << 4U);

914 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC2E
, 
TIM_OCIn™SŒuù
->
OCS‹
 << 4U);

916 ià(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

918 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCIDLESTATE
(
TIM_OCIn™SŒuù
->
OCNIdËS‹
));

919 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCIDLESTATE
(
TIM_OCIn™SŒuù
->
OCIdËS‹
));

922 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC2NP
, 
TIM_OCIn™SŒuù
->
OCNPÞ¬™y
 << 6U);

925 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC2NE
, 
TIM_OCIn™SŒuù
->
OCNS‹
 << 6U);

928 
	`MODIFY_REG
(
tmpü2
, 
TIM_CR2_OIS2
, 
TIM_OCIn™SŒuù
->
OCIdËS‹
 << 2U);

931 
	`MODIFY_REG
(
tmpü2
, 
TIM_CR2_OIS2N
, 
TIM_OCIn™SŒuù
->
OCNIdËS‹
 << 3U);

935 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CR2
, 
tmpü2
);

938 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCMR1
, 
tmpccmr1
);

941 
	`LL_TIM_OC_S‘Com·»CH2
(
TIMx
, 
TIM_OCIn™SŒuù
->
Com·»V®ue
);

944 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCER
, 
tmpcûr
);

946  
SUCCESS
;

947 
	}
}

957 
E¼ÜStus
 
	$OC3CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_OC_In™Ty³Def
 *
TIM_OCIn™SŒuù
)

959 
ušt32_t
 
tmpccmr2
;

960 
ušt32_t
 
tmpcûr
;

961 
ušt32_t
 
tmpü2
;

964 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
TIMx
));

965 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCMODE
(
TIM_OCIn™SŒuù
->
OCMode
));

966 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCSTATE
(
TIM_OCIn™SŒuù
->
OCS‹
));

967 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCPOLARITY
(
TIM_OCIn™SŒuù
->
OCPÞ¬™y
));

968 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCSTATE
(
TIM_OCIn™SŒuù
->
OCNS‹
));

969 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCPOLARITY
(
TIM_OCIn™SŒuù
->
OCNPÞ¬™y
));

972 
	`CLEAR_BIT
(
TIMx
->
CCER
, 
TIM_CCER_CC3E
);

975 
tmpcûr
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCER
);

978 
tmpü2
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CR2
);

981 
tmpccmr2
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCMR2
);

984 
	`CLEAR_BIT
(
tmpccmr2
, 
TIM_CCMR2_CC3S
);

987 
	`MODIFY_REG
(
tmpccmr2
, 
TIM_CCMR2_OC3M
, 
TIM_OCIn™SŒuù
->
OCMode
);

990 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC3P
, 
TIM_OCIn™SŒuù
->
OCPÞ¬™y
 << 8U);

993 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC3E
, 
TIM_OCIn™SŒuù
->
OCS‹
 << 8U);

995 ià(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

997 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCIDLESTATE
(
TIM_OCIn™SŒuù
->
OCNIdËS‹
));

998 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCIDLESTATE
(
TIM_OCIn™SŒuù
->
OCIdËS‹
));

1001 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC3NP
, 
TIM_OCIn™SŒuù
->
OCNPÞ¬™y
 << 10U);

1004 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC3NE
, 
TIM_OCIn™SŒuù
->
OCNS‹
 << 10U);

1007 
	`MODIFY_REG
(
tmpü2
, 
TIM_CR2_OIS3
, 
TIM_OCIn™SŒuù
->
OCIdËS‹
 << 4U);

1010 
	`MODIFY_REG
(
tmpü2
, 
TIM_CR2_OIS3N
, 
TIM_OCIn™SŒuù
->
OCNIdËS‹
 << 5U);

1014 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CR2
, 
tmpü2
);

1017 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCMR2
, 
tmpccmr2
);

1020 
	`LL_TIM_OC_S‘Com·»CH3
(
TIMx
, 
TIM_OCIn™SŒuù
->
Com·»V®ue
);

1023 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCER
, 
tmpcûr
);

1025  
SUCCESS
;

1026 
	}
}

1036 
E¼ÜStus
 
	$OC4CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_OC_In™Ty³Def
 *
TIM_OCIn™SŒuù
)

1038 
ušt32_t
 
tmpccmr2
;

1039 
ušt32_t
 
tmpcûr
;

1040 
ušt32_t
 
tmpü2
;

1043 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
TIMx
));

1044 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCMODE
(
TIM_OCIn™SŒuù
->
OCMode
));

1045 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCSTATE
(
TIM_OCIn™SŒuù
->
OCS‹
));

1046 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCPOLARITY
(
TIM_OCIn™SŒuù
->
OCPÞ¬™y
));

1047 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCPOLARITY
(
TIM_OCIn™SŒuù
->
OCNPÞ¬™y
));

1048 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCSTATE
(
TIM_OCIn™SŒuù
->
OCNS‹
));

1051 
	`CLEAR_BIT
(
TIMx
->
CCER
, 
TIM_CCER_CC4E
);

1054 
tmpcûr
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCER
);

1057 
tmpü2
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CR2
);

1060 
tmpccmr2
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCMR2
);

1063 
	`CLEAR_BIT
(
tmpccmr2
, 
TIM_CCMR2_CC4S
);

1066 
	`MODIFY_REG
(
tmpccmr2
, 
TIM_CCMR2_OC4M
, 
TIM_OCIn™SŒuù
->
OCMode
 << 8U);

1069 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC4P
, 
TIM_OCIn™SŒuù
->
OCPÞ¬™y
 << 12U);

1072 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC4E
, 
TIM_OCIn™SŒuù
->
OCS‹
 << 12U);

1074 ià(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

1076 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCIDLESTATE
(
TIM_OCIn™SŒuù
->
OCNIdËS‹
));

1077 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCIDLESTATE
(
TIM_OCIn™SŒuù
->
OCIdËS‹
));

1080 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC4NP
, 
TIM_OCIn™SŒuù
->
OCNPÞ¬™y
 << 14U);

1083 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC4NE
, 
TIM_OCIn™SŒuù
->
OCNS‹
 << 14U);

1086 
	`MODIFY_REG
(
tmpü2
, 
TIM_CR2_OIS4
, 
TIM_OCIn™SŒuù
->
OCIdËS‹
 << 6U);

1089 
	`MODIFY_REG
(
tmpü2
, 
TIM_CR2_OIS4N
, 
TIM_OCIn™SŒuù
->
OCNIdËS‹
 << 7U);

1093 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CR2
, 
tmpü2
);

1096 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCMR2
, 
tmpccmr2
);

1099 
	`LL_TIM_OC_S‘Com·»CH4
(
TIMx
, 
TIM_OCIn™SŒuù
->
Com·»V®ue
);

1102 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCER
, 
tmpcûr
);

1104  
SUCCESS
;

1105 
	}
}

1115 
E¼ÜStus
 
	$OC5CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_OC_In™Ty³Def
 *
TIM_OCIn™SŒuù
)

1117 
ušt32_t
 
tmpccmr3
;

1118 
ušt32_t
 
tmpcûr
;

1121 
	`as£¹_·¿m
(
	`IS_TIM_CC5_INSTANCE
(
TIMx
));

1122 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCMODE
(
TIM_OCIn™SŒuù
->
OCMode
));

1123 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCSTATE
(
TIM_OCIn™SŒuù
->
OCS‹
));

1124 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCPOLARITY
(
TIM_OCIn™SŒuù
->
OCPÞ¬™y
));

1125 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCPOLARITY
(
TIM_OCIn™SŒuù
->
OCNPÞ¬™y
));

1126 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCSTATE
(
TIM_OCIn™SŒuù
->
OCNS‹
));

1129 
	`CLEAR_BIT
(
TIMx
->
CCER
, 
TIM_CCER_CC5E
);

1132 
tmpcûr
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCER
);

1135 
tmpccmr3
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCMR3
);

1138 
	`MODIFY_REG
(
tmpccmr3
, 
TIM_CCMR3_OC5M
, 
TIM_OCIn™SŒuù
->
OCMode
);

1141 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC5P
, 
TIM_OCIn™SŒuù
->
OCPÞ¬™y
 << 16U);

1144 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC5E
, 
TIM_OCIn™SŒuù
->
OCS‹
 << 16U);

1146 ià(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

1148 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCIDLESTATE
(
TIM_OCIn™SŒuù
->
OCNIdËS‹
));

1149 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCIDLESTATE
(
TIM_OCIn™SŒuù
->
OCIdËS‹
));

1152 
	`MODIFY_REG
(
TIMx
->
CR2
, 
TIM_CR2_OIS5
, 
TIM_OCIn™SŒuù
->
OCIdËS‹
 << 8U);

1157 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCMR3
, 
tmpccmr3
);

1160 
	`LL_TIM_OC_S‘Com·»CH5
(
TIMx
, 
TIM_OCIn™SŒuù
->
Com·»V®ue
);

1163 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCER
, 
tmpcûr
);

1165  
SUCCESS
;

1166 
	}
}

1176 
E¼ÜStus
 
	$OC6CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_OC_In™Ty³Def
 *
TIM_OCIn™SŒuù
)

1178 
ušt32_t
 
tmpccmr3
;

1179 
ušt32_t
 
tmpcûr
;

1182 
	`as£¹_·¿m
(
	`IS_TIM_CC6_INSTANCE
(
TIMx
));

1183 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCMODE
(
TIM_OCIn™SŒuù
->
OCMode
));

1184 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCSTATE
(
TIM_OCIn™SŒuù
->
OCS‹
));

1185 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCPOLARITY
(
TIM_OCIn™SŒuù
->
OCPÞ¬™y
));

1186 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCPOLARITY
(
TIM_OCIn™SŒuù
->
OCNPÞ¬™y
));

1187 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCSTATE
(
TIM_OCIn™SŒuù
->
OCNS‹
));

1190 
	`CLEAR_BIT
(
TIMx
->
CCER
, 
TIM_CCER_CC6E
);

1193 
tmpcûr
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCER
);

1196 
tmpccmr3
 = 
	`LL_TIM_R—dReg
(
TIMx
, 
CCMR3
);

1199 
	`MODIFY_REG
(
tmpccmr3
, 
TIM_CCMR3_OC6M
, 
TIM_OCIn™SŒuù
->
OCMode
 << 8U);

1202 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC6P
, 
TIM_OCIn™SŒuù
->
OCPÞ¬™y
 << 20U);

1205 
	`MODIFY_REG
(
tmpcûr
, 
TIM_CCER_CC6E
, 
TIM_OCIn™SŒuù
->
OCS‹
 << 20U);

1207 ià(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

1209 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCIDLESTATE
(
TIM_OCIn™SŒuù
->
OCNIdËS‹
));

1210 
	`as£¹_·¿m
(
	`IS_LL_TIM_OCIDLESTATE
(
TIM_OCIn™SŒuù
->
OCIdËS‹
));

1213 
	`MODIFY_REG
(
TIMx
->
CR2
, 
TIM_CR2_OIS6
, 
TIM_OCIn™SŒuù
->
OCIdËS‹
 << 10U);

1217 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCMR3
, 
tmpccmr3
);

1220 
	`LL_TIM_OC_S‘Com·»CH6
(
TIMx
, 
TIM_OCIn™SŒuù
->
Com·»V®ue
);

1223 
	`LL_TIM_Wr™eReg
(
TIMx
, 
CCER
, 
tmpcûr
);

1225  
SUCCESS
;

1226 
	}
}

1236 
E¼ÜStus
 
	$IC1CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_IC_In™Ty³Def
 *
TIM_ICIn™SŒuù
)

1239 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
TIMx
));

1240 
	`as£¹_·¿m
(
	`IS_LL_TIM_IC_POLARITY
(
TIM_ICIn™SŒuù
->
ICPÞ¬™y
));

1241 
	`as£¹_·¿m
(
	`IS_LL_TIM_ACTIVEINPUT
(
TIM_ICIn™SŒuù
->
ICAùiveIÅut
));

1242 
	`as£¹_·¿m
(
	`IS_LL_TIM_ICPSC
(
TIM_ICIn™SŒuù
->
ICP»sÿËr
));

1243 
	`as£¹_·¿m
(
	`IS_LL_TIM_IC_FILTER
(
TIM_ICIn™SŒuù
->
ICFž‹r
));

1246 
TIMx
->
CCER
 &ð(
ušt32_t
)~
TIM_CCER_CC1E
;

1249 
	`MODIFY_REG
(
TIMx
->
CCMR1
,

1250 (
TIM_CCMR1_CC1S
 | 
TIM_CCMR1_IC1F
 | 
TIM_CCMR1_IC1PSC
),

1251 (
TIM_ICIn™SŒuù
->
ICAùiveIÅut
 | TIM_ICIn™SŒuù->
ICFž‹r
 | TIM_ICIn™SŒuù->
ICP»sÿËr
) >> 16U);

1254 
	`MODIFY_REG
(
TIMx
->
CCER
,

1255 (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
),

1256 (
TIM_ICIn™SŒuù
->
ICPÞ¬™y
 | 
TIM_CCER_CC1E
));

1258  
SUCCESS
;

1259 
	}
}

1269 
E¼ÜStus
 
	$IC2CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_IC_In™Ty³Def
 *
TIM_ICIn™SŒuù
)

1272 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
TIMx
));

1273 
	`as£¹_·¿m
(
	`IS_LL_TIM_IC_POLARITY
(
TIM_ICIn™SŒuù
->
ICPÞ¬™y
));

1274 
	`as£¹_·¿m
(
	`IS_LL_TIM_ACTIVEINPUT
(
TIM_ICIn™SŒuù
->
ICAùiveIÅut
));

1275 
	`as£¹_·¿m
(
	`IS_LL_TIM_ICPSC
(
TIM_ICIn™SŒuù
->
ICP»sÿËr
));

1276 
	`as£¹_·¿m
(
	`IS_LL_TIM_IC_FILTER
(
TIM_ICIn™SŒuù
->
ICFž‹r
));

1279 
TIMx
->
CCER
 &ð(
ušt32_t
)~
TIM_CCER_CC2E
;

1282 
	`MODIFY_REG
(
TIMx
->
CCMR1
,

1283 (
TIM_CCMR1_CC2S
 | 
TIM_CCMR1_IC2F
 | 
TIM_CCMR1_IC2PSC
),

1284 (
TIM_ICIn™SŒuù
->
ICAùiveIÅut
 | TIM_ICIn™SŒuù->
ICFž‹r
 | TIM_ICIn™SŒuù->
ICP»sÿËr
) >> 8U);

1287 
	`MODIFY_REG
(
TIMx
->
CCER
,

1288 (
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
),

1289 ((
TIM_ICIn™SŒuù
->
ICPÞ¬™y
 << 4Uè| 
TIM_CCER_CC2E
));

1291  
SUCCESS
;

1292 
	}
}

1302 
E¼ÜStus
 
	$IC3CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_IC_In™Ty³Def
 *
TIM_ICIn™SŒuù
)

1305 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
TIMx
));

1306 
	`as£¹_·¿m
(
	`IS_LL_TIM_IC_POLARITY
(
TIM_ICIn™SŒuù
->
ICPÞ¬™y
));

1307 
	`as£¹_·¿m
(
	`IS_LL_TIM_ACTIVEINPUT
(
TIM_ICIn™SŒuù
->
ICAùiveIÅut
));

1308 
	`as£¹_·¿m
(
	`IS_LL_TIM_ICPSC
(
TIM_ICIn™SŒuù
->
ICP»sÿËr
));

1309 
	`as£¹_·¿m
(
	`IS_LL_TIM_IC_FILTER
(
TIM_ICIn™SŒuù
->
ICFž‹r
));

1312 
TIMx
->
CCER
 &ð(
ušt32_t
)~
TIM_CCER_CC3E
;

1315 
	`MODIFY_REG
(
TIMx
->
CCMR2
,

1316 (
TIM_CCMR2_CC3S
 | 
TIM_CCMR2_IC3F
 | 
TIM_CCMR2_IC3PSC
),

1317 (
TIM_ICIn™SŒuù
->
ICAùiveIÅut
 | TIM_ICIn™SŒuù->
ICFž‹r
 | TIM_ICIn™SŒuù->
ICP»sÿËr
) >> 16U);

1320 
	`MODIFY_REG
(
TIMx
->
CCER
,

1321 (
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
),

1322 ((
TIM_ICIn™SŒuù
->
ICPÞ¬™y
 << 8Uè| 
TIM_CCER_CC3E
));

1324  
SUCCESS
;

1325 
	}
}

1335 
E¼ÜStus
 
	$IC4CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
LL_TIM_IC_In™Ty³Def
 *
TIM_ICIn™SŒuù
)

1338 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
TIMx
));

1339 
	`as£¹_·¿m
(
	`IS_LL_TIM_IC_POLARITY
(
TIM_ICIn™SŒuù
->
ICPÞ¬™y
));

1340 
	`as£¹_·¿m
(
	`IS_LL_TIM_ACTIVEINPUT
(
TIM_ICIn™SŒuù
->
ICAùiveIÅut
));

1341 
	`as£¹_·¿m
(
	`IS_LL_TIM_ICPSC
(
TIM_ICIn™SŒuù
->
ICP»sÿËr
));

1342 
	`as£¹_·¿m
(
	`IS_LL_TIM_IC_FILTER
(
TIM_ICIn™SŒuù
->
ICFž‹r
));

1345 
TIMx
->
CCER
 &ð(
ušt32_t
)~
TIM_CCER_CC4E
;

1348 
	`MODIFY_REG
(
TIMx
->
CCMR2
,

1349 (
TIM_CCMR2_CC4S
 | 
TIM_CCMR2_IC4F
 | 
TIM_CCMR2_IC4PSC
),

1350 (
TIM_ICIn™SŒuù
->
ICAùiveIÅut
 | TIM_ICIn™SŒuù->
ICFž‹r
 | TIM_ICIn™SŒuù->
ICP»sÿËr
) >> 8U);

1353 
	`MODIFY_REG
(
TIMx
->
CCER
,

1354 (
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
),

1355 ((
TIM_ICIn™SŒuù
->
ICPÞ¬™y
 << 12Uè| 
TIM_CCER_CC4E
));

1357  
SUCCESS
;

1358 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_ucpd.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_uýd.h
"

23 
	~"¡m32g4xx_Î_bus.h
"

24 
	~"¡m32g4xx_Î_rcc.h
"

26 #ifdeà 
USE_FULL_ASSERT


27 
	~"¡m32_as£¹.h
"

29 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

35 #ià
defšed
 (
UCPD1
)

80 
E¼ÜStus
 
	$LL_UCPD_DeIn™
(
UCPD_Ty³Def
 *
UCPDx
)

82 
E¼ÜStus
 
¡©us
 = 
ERROR
;

85 
	`as£¹_·¿m
(
	`IS_UCPD_ALL_INSTANCE
(
UCPDx
));

87 
	`LL_UCPD_Di§bË
(
UCPDx
);

89 ià(
UCPD1
 =ð
UCPDx
)

92 
	`LL_APB1_GRP2_FÜûRe£t
(
LL_APB1_GRP2_PERIPH_UCPD1
);

95 
	`LL_APB1_GRP2_R–—£Re£t
(
LL_APB1_GRP2_PERIPH_UCPD1
);

98 
	`LL_APB1_GRP2_Di§bËClock
(
LL_APB1_GRP2_PERIPH_UCPD1
);

100 
¡©us
 = 
SUCCESS
;

103  
¡©us
;

104 
	}
}

115 
E¼ÜStus
 
	$LL_UCPD_In™
(
UCPD_Ty³Def
 *
UCPDx
, 
LL_UCPD_In™Ty³Def
 *
UCPD_In™SŒuù
)

118 
	`as£¹_·¿m
(
	`IS_UCPD_ALL_INSTANCE
(
UCPDx
));

120 if(
UCPD1
 =ð
UCPDx
)

122 
	`LL_APB1_GRP2_EÇbËClock
(
LL_APB1_GRP2_PERIPH_UCPD1
);

126 
	`LL_UCPD_Di§bË
(
UCPDx
);

129 
	`MODIFY_REG
(
UCPDx
->
CFG1
,

130 
UCPD_CFG1_PSC_UCPDCLK
 | 
UCPD_CFG1_TRANSWIN
 | 
UCPD_CFG1_IFRGAP
 | 
UCPD_CFG1_HBITCLKDIV
,

131 
UCPD_In™SŒuù
->
psc_uýdþk
 | (UCPD_In™SŒuù->
Œªswš
 << 
UCPD_CFG1_TRANSWIN_Pos
) |

132 (
UCPD_In™SŒuù
->
IäG­
 << 
UCPD_CFG1_IFRGAP_Pos
è| UCPD_In™SŒuù->
Hb™ClockDiv
);

134  
SUCCESS
;

135 
	}
}

143 
	$LL_UCPD_SŒuùIn™
(
LL_UCPD_In™Ty³Def
 *
UCPD_In™SŒuù
)

146 
UCPD_In™SŒuù
->
psc_uýdþk
 = 
LL_UCPD_PSC_DIV1
;

147 
UCPD_In™SŒuù
->
Œªswš
 = 0x7;

148 
UCPD_In™SŒuù
->
IäG­
 = 0x10;

149 
UCPD_In™SŒuù
->
Hb™ClockDiv
 = 0x1A;

150 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_usart.c

19 #ià
defšed
(
USE_FULL_LL_DRIVER
)

22 
	~"¡m32g4xx_Î_u§¹.h
"

23 
	~"¡m32g4xx_Î_rcc.h
"

24 
	~"¡m32g4xx_Î_bus.h
"

25 #ifdeà
USE_FULL_ASSERT


26 
	~"¡m32_as£¹.h
"

28 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

35 #ià
defšed
 (
USART1
è|| defšed (
USART2
è|| defšed (
USART3
è|| defšed (
UART4
è|| defšed (
UART5
)

49 
	#IS_LL_USART_PRESCALER
(
__VALUE__
è(((__VALUE__è=ð
LL_USART_PRESCALER_DIV1
) \

50 || ((
__VALUE__
è=ð
LL_USART_PRESCALER_DIV2
) \

51 || ((
__VALUE__
è=ð
LL_USART_PRESCALER_DIV4
) \

52 || ((
__VALUE__
è=ð
LL_USART_PRESCALER_DIV6
) \

53 || ((
__VALUE__
è=ð
LL_USART_PRESCALER_DIV8
) \

54 || ((
__VALUE__
è=ð
LL_USART_PRESCALER_DIV10
) \

55 || ((
__VALUE__
è=ð
LL_USART_PRESCALER_DIV12
) \

56 || ((
__VALUE__
è=ð
LL_USART_PRESCALER_DIV16
) \

57 || ((
__VALUE__
è=ð
LL_USART_PRESCALER_DIV32
) \

58 || ((
__VALUE__
è=ð
LL_USART_PRESCALER_DIV64
) \

59 || ((
__VALUE__
è=ð
LL_USART_PRESCALER_DIV128
) \

60 || ((
__VALUE__
è=ð
LL_USART_PRESCALER_DIV256
))

	)

64 
	#IS_LL_USART_BAUDRATE
(
__BAUDRATE__
è((__BAUDRATE__è<ð18750000U)

	)

67 
	#IS_LL_USART_BRR_MIN
(
__VALUE__
è((__VALUE__è>ð16U)

	)

70 
	#IS_LL_USART_BRR_MAX
(
__VALUE__
è((__VALUE__è<ð0x0000FFFFU)

	)

72 
	#IS_LL_USART_DIRECTION
(
__VALUE__
è(((__VALUE__è=ð
LL_USART_DIRECTION_NONE
) \

73 || ((
__VALUE__
è=ð
LL_USART_DIRECTION_RX
) \

74 || ((
__VALUE__
è=ð
LL_USART_DIRECTION_TX
) \

75 || ((
__VALUE__
è=ð
LL_USART_DIRECTION_TX_RX
))

	)

77 
	#IS_LL_USART_PARITY
(
__VALUE__
è(((__VALUE__è=ð
LL_USART_PARITY_NONE
) \

78 || ((
__VALUE__
è=ð
LL_USART_PARITY_EVEN
) \

79 || ((
__VALUE__
è=ð
LL_USART_PARITY_ODD
))

	)

81 
	#IS_LL_USART_DATAWIDTH
(
__VALUE__
è(((__VALUE__è=ð
LL_USART_DATAWIDTH_7B
) \

82 || ((
__VALUE__
è=ð
LL_USART_DATAWIDTH_8B
) \

83 || ((
__VALUE__
è=ð
LL_USART_DATAWIDTH_9B
))

	)

85 
	#IS_LL_USART_OVERSAMPLING
(
__VALUE__
è(((__VALUE__è=ð
LL_USART_OVERSAMPLING_16
) \

86 || ((
__VALUE__
è=ð
LL_USART_OVERSAMPLING_8
))

	)

88 
	#IS_LL_USART_LASTBITCLKOUTPUT
(
__VALUE__
è(((__VALUE__è=ð
LL_USART_LASTCLKPULSE_NO_OUTPUT
) \

89 || ((
__VALUE__
è=ð
LL_USART_LASTCLKPULSE_OUTPUT
))

	)

91 
	#IS_LL_USART_CLOCKPHASE
(
__VALUE__
è(((__VALUE__è=ð
LL_USART_PHASE_1EDGE
) \

92 || ((
__VALUE__
è=ð
LL_USART_PHASE_2EDGE
))

	)

94 
	#IS_LL_USART_CLOCKPOLARITY
(
__VALUE__
è(((__VALUE__è=ð
LL_USART_POLARITY_LOW
) \

95 || ((
__VALUE__
è=ð
LL_USART_POLARITY_HIGH
))

	)

97 
	#IS_LL_USART_CLOCKOUTPUT
(
__VALUE__
è(((__VALUE__è=ð
LL_USART_CLOCK_DISABLE
) \

98 || ((
__VALUE__
è=ð
LL_USART_CLOCK_ENABLE
))

	)

100 
	#IS_LL_USART_STOPBITS
(
__VALUE__
è(((__VALUE__è=ð
LL_USART_STOPBITS_0_5
) \

101 || ((
__VALUE__
è=ð
LL_USART_STOPBITS_1
) \

102 || ((
__VALUE__
è=ð
LL_USART_STOPBITS_1_5
) \

103 || ((
__VALUE__
è=ð
LL_USART_STOPBITS_2
))

	)

105 
	#IS_LL_USART_HWCONTROL
(
__VALUE__
è(((__VALUE__è=ð
LL_USART_HWCONTROL_NONE
) \

106 || ((
__VALUE__
è=ð
LL_USART_HWCONTROL_RTS
) \

107 || ((
__VALUE__
è=ð
LL_USART_HWCONTROL_CTS
) \

108 || ((
__VALUE__
è=ð
LL_USART_HWCONTROL_RTS_CTS
))

	)

132 
E¼ÜStus
 
	$LL_USART_DeIn™
(
USART_Ty³Def
 *
USARTx
)

134 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

137 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
USARTx
));

139 ià(
USARTx
 =ð
USART1
)

142 
	`LL_APB2_GRP1_FÜûRe£t
(
LL_APB2_GRP1_PERIPH_USART1
);

145 
	`LL_APB2_GRP1_R–—£Re£t
(
LL_APB2_GRP1_PERIPH_USART1
);

147 ià(
USARTx
 =ð
USART2
)

150 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_USART2
);

153 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_USART2
);

155 ià(
USARTx
 =ð
USART3
)

158 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_USART3
);

161 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_USART3
);

163 #ià
	`defšed
(
UART4
)

164 ià(
USARTx
 =ð
UART4
)

167 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_UART4
);

170 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_UART4
);

173 #ià
	`defšed
(
UART5
)

174 ià(
USARTx
 =ð
UART5
)

177 
	`LL_APB1_GRP1_FÜûRe£t
(
LL_APB1_GRP1_PERIPH_UART5
);

180 
	`LL_APB1_GRP1_R–—£Re£t
(
LL_APB1_GRP1_PERIPH_UART5
);

185 
¡©us
 = 
ERROR
;

188  (
¡©us
);

189 
	}
}

204 
E¼ÜStus
 
	$LL_USART_In™
(
USART_Ty³Def
 *
USARTx
, 
LL_USART_In™Ty³Def
 *
USART_In™SŒuù
)

206 
E¼ÜStus
 
¡©us
 = 
ERROR
;

207 
ušt32_t
 
³rhþk
 = 
LL_RCC_PERIPH_FREQUENCY_NO
;

210 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
USARTx
));

211 
	`as£¹_·¿m
(
	`IS_LL_USART_PRESCALER
(
USART_In™SŒuù
->
P»sÿËrV®ue
));

212 
	`as£¹_·¿m
(
	`IS_LL_USART_BAUDRATE
(
USART_In™SŒuù
->
BaudR©e
));

213 
	`as£¹_·¿m
(
	`IS_LL_USART_DATAWIDTH
(
USART_In™SŒuù
->
D©aWidth
));

214 
	`as£¹_·¿m
(
	`IS_LL_USART_STOPBITS
(
USART_In™SŒuù
->
StÝB™s
));

215 
	`as£¹_·¿m
(
	`IS_LL_USART_PARITY
(
USART_In™SŒuù
->
P¬™y
));

216 
	`as£¹_·¿m
(
	`IS_LL_USART_DIRECTION
(
USART_In™SŒuù
->
T¿nsãrDœeùiÚ
));

217 
	`as£¹_·¿m
(
	`IS_LL_USART_HWCONTROL
(
USART_In™SŒuù
->
H¬dw¬eFlowCÚŒÞ
));

218 
	`as£¹_·¿m
(
	`IS_LL_USART_OVERSAMPLING
(
USART_In™SŒuù
->
Ov”Sam¶šg
));

222 ià(
	`LL_USART_IsEÇbËd
(
USARTx
) == 0U)

231 
	`MODIFY_REG
(
USARTx
->
CR1
,

232 (
USART_CR1_M
 | 
USART_CR1_PCE
 | 
USART_CR1_PS
 |

233 
USART_CR1_TE
 | 
USART_CR1_RE
 | 
USART_CR1_OVER8
),

234 (
USART_In™SŒuù
->
D©aWidth
 | USART_In™SŒuù->
P¬™y
 |

235 
USART_In™SŒuù
->
T¿nsãrDœeùiÚ
 | USART_In™SŒuù->
Ov”Sam¶šg
));

242 
	`LL_USART_S‘StÝB™sL’gth
(
USARTx
, 
USART_In™SŒuù
->
StÝB™s
);

248 
	`LL_USART_S‘HWFlowCŒl
(
USARTx
, 
USART_In™SŒuù
->
H¬dw¬eFlowCÚŒÞ
);

253 ià(
USARTx
 =ð
USART1
)

255 
³rhþk
 = 
	`LL_RCC_G‘USARTClockF»q
(
LL_RCC_USART1_CLKSOURCE
);

257 ià(
USARTx
 =ð
USART2
)

259 
³rhþk
 = 
	`LL_RCC_G‘USARTClockF»q
(
LL_RCC_USART2_CLKSOURCE
);

261 ià(
USARTx
 =ð
USART3
)

263 
³rhþk
 = 
	`LL_RCC_G‘USARTClockF»q
(
LL_RCC_USART3_CLKSOURCE
);

265 #ià
	`defšed
(
UART4
)

266 ià(
USARTx
 =ð
UART4
)

268 
³rhþk
 = 
	`LL_RCC_G‘UARTClockF»q
(
LL_RCC_UART4_CLKSOURCE
);

271 #ià
	`defšed
(
UART5
)

272 ià(
USARTx
 =ð
UART5
)

274 
³rhþk
 = 
	`LL_RCC_G‘UARTClockF»q
(
LL_RCC_UART5_CLKSOURCE
);

287 ià((
³rhþk
 !ð
LL_RCC_PERIPH_FREQUENCY_NO
)

288 && (
USART_In™SŒuù
->
BaudR©e
 != 0U))

290 
¡©us
 = 
SUCCESS
;

291 
	`LL_USART_S‘BaudR©e
(
USARTx
,

292 
³rhþk
,

293 
USART_In™SŒuù
->
P»sÿËrV®ue
,

294 
USART_In™SŒuù
->
Ov”Sam¶šg
,

295 
USART_In™SŒuù
->
BaudR©e
);

298 
	`as£¹_·¿m
(
	`IS_LL_USART_BRR_MIN
(
USARTx
->
BRR
));

301 
	`as£¹_·¿m
(
	`IS_LL_USART_BRR_MAX
(
USARTx
->
BRR
));

308 
	`LL_USART_S‘P»sÿËr
(
USARTx
, 
USART_In™SŒuù
->
P»sÿËrV®ue
);

312  (
¡©us
);

313 
	}
}

322 
	$LL_USART_SŒuùIn™
(
LL_USART_In™Ty³Def
 *
USART_In™SŒuù
)

325 
USART_In™SŒuù
->
P»sÿËrV®ue
 = 
LL_USART_PRESCALER_DIV1
;

326 
USART_In™SŒuù
->
BaudR©e
 = 9600U;

327 
USART_In™SŒuù
->
D©aWidth
 = 
LL_USART_DATAWIDTH_8B
;

328 
USART_In™SŒuù
->
StÝB™s
 = 
LL_USART_STOPBITS_1
;

329 
USART_In™SŒuù
->
P¬™y
 = 
LL_USART_PARITY_NONE
 ;

330 
USART_In™SŒuù
->
T¿nsãrDœeùiÚ
 = 
LL_USART_DIRECTION_TX_RX
;

331 
USART_In™SŒuù
->
H¬dw¬eFlowCÚŒÞ
 = 
LL_USART_HWCONTROL_NONE
;

332 
USART_In™SŒuù
->
Ov”Sam¶šg
 = 
LL_USART_OVERSAMPLING_16
;

333 
	}
}

347 
E¼ÜStus
 
	$LL_USART_ClockIn™
(
USART_Ty³Def
 *
USARTx
, 
LL_USART_ClockIn™Ty³Def
 *
USART_ClockIn™SŒuù
)

349 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

352 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
USARTx
));

353 
	`as£¹_·¿m
(
	`IS_LL_USART_CLOCKOUTPUT
(
USART_ClockIn™SŒuù
->
ClockOuut
));

357 ià(
	`LL_USART_IsEÇbËd
(
USARTx
) == 0U)

361 ià(
USART_ClockIn™SŒuù
->
ClockOuut
 =ð
LL_USART_CLOCK_DISABLE
)

366 
	`LL_USART_Di§bËSCLKOuut
(
USARTx
);

371 
	`as£¹_·¿m
(
	`IS_USART_INSTANCE
(
USARTx
));

374 
	`as£¹_·¿m
(
	`IS_LL_USART_CLOCKPOLARITY
(
USART_ClockIn™SŒuù
->
ClockPÞ¬™y
));

375 
	`as£¹_·¿m
(
	`IS_LL_USART_CLOCKPHASE
(
USART_ClockIn™SŒuù
->
ClockPha£
));

376 
	`as£¹_·¿m
(
	`IS_LL_USART_LASTBITCLKOUTPUT
(
USART_ClockIn™SŒuù
->
La¡B™ClockPul£
));

385 
	`MODIFY_REG
(
USARTx
->
CR2
,

386 
USART_CR2_CLKEN
 | 
USART_CR2_CPHA
 | 
USART_CR2_CPOL
 | 
USART_CR2_LBCL
,

387 
USART_CR2_CLKEN
 | 
USART_ClockIn™SŒuù
->
ClockPÞ¬™y
 |

388 
USART_ClockIn™SŒuù
->
ClockPha£
 | USART_ClockIn™SŒuù->
La¡B™ClockPul£
);

394 
¡©us
 = 
ERROR
;

397  (
¡©us
);

398 
	}
}

406 
	$LL_USART_ClockSŒuùIn™
(
LL_USART_ClockIn™Ty³Def
 *
USART_ClockIn™SŒuù
)

409 
USART_ClockIn™SŒuù
->
ClockOuut
 = 
LL_USART_CLOCK_DISABLE
;

410 
USART_ClockIn™SŒuù
->
ClockPÞ¬™y
 = 
LL_USART_POLARITY_LOW
;

411 
USART_ClockIn™SŒuù
->
ClockPha£
 = 
LL_USART_PHASE_1EDGE
;

412 
USART_ClockIn™SŒuù
->
La¡B™ClockPul£
 = 
LL_USART_LASTCLKPULSE_NO_OUTPUT
;

413 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_usb.c

41 
	~"¡m32g4xx_h®.h
"

47 #ià
defšed
 (
HAL_PCD_MODULE_ENABLED
è|| defšed (
HAL_HCD_MODULE_ENABLED
)

48 #ià
defšed
 (
USB
)

64 
HAL_StusTy³Def
 
	$USB_CÜeIn™
(
USB_Ty³Def
 *
USBx
, 
USB_CfgTy³Def
 
cfg
)

67 
	`UNUSED
(
USBx
);

68 
	`UNUSED
(
cfg
);

75  
HAL_OK
;

76 
	}
}

84 
HAL_StusTy³Def
 
	$USB_EÇbËGlob®IÁ
(
USB_Ty³Def
 *
USBx
)

86 
ušt16_t
 
wš‹¼u±mask
;

89 
wš‹¼u±mask
 = 
USB_CNTR_CTRM
 | 
USB_CNTR_WKUPM
 |

90 
USB_CNTR_SUSPM
 | 
USB_CNTR_ERRM
 |

91 
USB_CNTR_SOFM
 | 
USB_CNTR_ESOFM
 |

92 
USB_CNTR_RESETM
 | 
USB_CNTR_L1REQM
;

95 
USBx
->
CNTR
 |ð
wš‹¼u±mask
;

97  
HAL_OK
;

98 
	}
}

106 
HAL_StusTy³Def
 
	$USB_Di§bËGlob®IÁ
(
USB_Ty³Def
 *
USBx
)

108 
ušt16_t
 
wš‹¼u±mask
;

111 
wš‹¼u±mask
 = 
USB_CNTR_CTRM
 | 
USB_CNTR_WKUPM
 |

112 
USB_CNTR_SUSPM
 | 
USB_CNTR_ERRM
 |

113 
USB_CNTR_SOFM
 | 
USB_CNTR_ESOFM
 |

114 
USB_CNTR_RESETM
 | 
USB_CNTR_L1REQM
;

117 
USBx
->
CNTR
 &ð~
wš‹¼u±mask
;

119  
HAL_OK
;

120 
	}
}

130 
HAL_StusTy³Def
 
	$USB_S‘Cu¼’tMode
(
USB_Ty³Def
 *
USBx
, 
USB_ModeTy³Def
 
mode
)

133 
	`UNUSED
(
USBx
);

134 
	`UNUSED
(
mode
);

140  
HAL_OK
;

141 
	}
}

151 
HAL_StusTy³Def
 
	$USB_DevIn™
(
USB_Ty³Def
 *
USBx
, 
USB_CfgTy³Def
 
cfg
)

154 
	`UNUSED
(
cfg
);

158 
USBx
->
CNTR
 = 
USB_CNTR_FRES
;

161 
USBx
->
CNTR
 = 0;

164 
USBx
->
ISTR
 = 0;

167 
USBx
->
BTABLE
 = 
BTABLE_ADDRESS
;

170 ()
	`USB_EÇbËGlob®IÁ
(
USBx
);

172  
HAL_OK
;

173 
	}
}

182 
HAL_StusTy³Def
 
	$USB_S‘DevS³ed
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 
¥“d
)

185 
	`UNUSED
(
USBx
);

186 
	`UNUSED
(
¥“d
);

193  
HAL_OK
;

194 
	}
}

204 
HAL_StusTy³Def
 
	$USB_FlushTxFifo
(
USB_Ty³Def
 *
USBx
, 
ušt32_t
 
num
)

207 
	`UNUSED
(
USBx
);

208 
	`UNUSED
(
num
);

215  
HAL_OK
;

216 
	}
}

223 
HAL_StusTy³Def
 
	$USB_FlushRxFifo
(
USB_Ty³Def
 *
USBx
)

226 
	`UNUSED
(
USBx
);

233  
HAL_OK
;

234 
	}
}

242 
HAL_StusTy³Def
 
	$USB_Aùiv©eEndpošt
(
USB_Ty³Def
 *
USBx
, 
USB_EPTy³Def
 *
•
)

244 
HAL_StusTy³Def
 
»t
 = 
HAL_OK
;

245 
ušt16_t
 
wEpRegV®
;

247 
wEpRegV®
 = 
	`PCD_GET_ENDPOINT
(
USBx
, 
•
->
num
è& 
USB_EP_T_MASK
;

250 
•
->
ty³
)

252 
EP_TYPE_CTRL
:

253 
wEpRegV®
 |ð
USB_EP_CONTROL
;

256 
EP_TYPE_BULK
:

257 
wEpRegV®
 |ð
USB_EP_BULK
;

260 
EP_TYPE_INTR
:

261 
wEpRegV®
 |ð
USB_EP_INTERRUPT
;

264 
EP_TYPE_ISOC
:

265 
wEpRegV®
 |ð
USB_EP_ISOCHRONOUS
;

269 
»t
 = 
HAL_ERROR
;

273 
	`PCD_SET_ENDPOINT
(
USBx
, 
•
->
num
, 
wEpRegV®
 | 
USB_EP_CTR_RX
 | 
USB_EP_CTR_TX
);

275 
	`PCD_SET_EP_ADDRESS
(
USBx
, 
•
->
num
,ƒp->num);

277 ià(
•
->
doubËbufãr
 == 0U)

279 ià(
•
->
is_š
 != 0U)

282 
	`PCD_SET_EP_TX_ADDRESS
(
USBx
, 
•
->
num
,ƒp->
pm¯d»ss
);

283 
	`PCD_CLEAR_TX_DTOG
(
USBx
, 
•
->
num
);

285 ià(
•
->
ty³
 !ð
EP_TYPE_ISOC
)

288 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_NAK
);

293 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_DIS
);

299 
	`PCD_SET_EP_RX_ADDRESS
(
USBx
, 
•
->
num
,ƒp->
pm¯d»ss
);

301 
	`PCD_SET_EP_RX_CNT
(
USBx
, 
•
->
num
,ƒp->
max·ck‘
);

302 
	`PCD_CLEAR_RX_DTOG
(
USBx
, 
•
->
num
);

304 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_VALID
);

311 
	`PCD_SET_EP_DBUF
(
USBx
, 
•
->
num
);

313 
	`PCD_SET_EP_DBUF_ADDR
(
USBx
, 
•
->
num
,ƒp->
pm¯ddr0
,ƒp->
pm¯ddr1
);

315 ià(
•
->
is_š
 == 0U)

318 
	`PCD_CLEAR_RX_DTOG
(
USBx
, 
•
->
num
);

319 
	`PCD_CLEAR_TX_DTOG
(
USBx
, 
•
->
num
);

322 
	`PCD_TX_DTOG
(
USBx
, 
•
->
num
);

324 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_VALID
);

325 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_DIS
);

330 
	`PCD_CLEAR_RX_DTOG
(
USBx
, 
•
->
num
);

331 
	`PCD_CLEAR_TX_DTOG
(
USBx
, 
•
->
num
);

332 
	`PCD_RX_DTOG
(
USBx
, 
•
->
num
);

334 ià(
•
->
ty³
 !ð
EP_TYPE_ISOC
)

337 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_NAK
);

342 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_DIS
);

345 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_DIS
);

349  
»t
;

350 
	}
}

358 
HAL_StusTy³Def
 
	$USB_D—ùiv©eEndpošt
(
USB_Ty³Def
 *
USBx
, 
USB_EPTy³Def
 *
•
)

360 ià(
•
->
doubËbufãr
 == 0U)

362 ià(
•
->
is_š
 != 0U)

364 
	`PCD_CLEAR_TX_DTOG
(
USBx
, 
•
->
num
);

366 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_DIS
);

370 
	`PCD_CLEAR_RX_DTOG
(
USBx
, 
•
->
num
);

372 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_DIS
);

378 ià(
•
->
is_š
 == 0U)

381 
	`PCD_CLEAR_RX_DTOG
(
USBx
, 
•
->
num
);

382 
	`PCD_CLEAR_TX_DTOG
(
USBx
, 
•
->
num
);

385 
	`PCD_TX_DTOG
(
USBx
, 
•
->
num
);

387 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_DIS
);

388 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_DIS
);

393 
	`PCD_CLEAR_RX_DTOG
(
USBx
, 
•
->
num
);

394 
	`PCD_CLEAR_TX_DTOG
(
USBx
, 
•
->
num
);

395 
	`PCD_RX_DTOG
(
USBx
, 
•
->
num
);

397 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_DIS
);

398 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_DIS
);

402  
HAL_OK
;

403 
	}
}

411 
HAL_StusTy³Def
 
	$USB_EPS¹Xãr
(
USB_Ty³Def
 *
USBx
, 
USB_EPTy³Def
 *
•
)

413 
ušt16_t
 
pmabufãr
;

414 
ušt32_t
 
Ën
;

417 ià(
•
->
is_š
 == 1U)

420 ià(
•
->
xãr_Ën
 >ƒp->
max·ck‘
)

422 
Ën
 = 
•
->
max·ck‘
;

423 
•
->
xãr_Ën
 -ð
Ën
;

427 
Ën
 = 
•
->
xãr_Ën
;

428 
•
->
xãr_Ën
 = 0U;

432 ià(
•
->
doubËbufãr
 == 0U)

434 
	`USB_Wr™ePMA
(
USBx
, 
•
->
xãr_buff
,ƒp->
pm¯d»ss
, (
ušt16_t
)
Ën
);

435 
	`PCD_SET_EP_TX_CNT
(
USBx
, 
•
->
num
, 
Ën
);

440 ià((
	`PCD_GET_ENDPOINT
(
USBx
, 
•
->
num
è& 
USB_EP_DTOG_TX
) != 0U)

443 
	`PCD_SET_EP_DBUF1_CNT
(
USBx
, 
•
->
num
,ƒp->
is_š
, 
Ën
);

444 
pmabufãr
 = 
•
->
pm¯ddr1
;

449 
	`PCD_SET_EP_DBUF0_CNT
(
USBx
, 
•
->
num
,ƒp->
is_š
, 
Ën
);

450 
pmabufãr
 = 
•
->
pm¯ddr0
;

452 
	`USB_Wr™ePMA
(
USBx
, 
•
->
xãr_buff
, 
pmabufãr
, (
ušt16_t
)
Ën
);

453 
	`PCD_F»eU£rBufãr
(
USBx
, 
•
->
num
,ƒp->
is_š
);

456 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_VALID
);

461 ià(
•
->
xãr_Ën
 >ƒp->
max·ck‘
)

463 
Ën
 = 
•
->
max·ck‘
;

464 
•
->
xãr_Ën
 -ð
Ën
;

468 
Ën
 = 
•
->
xãr_Ën
;

469 
•
->
xãr_Ën
 = 0U;

473 ià(
•
->
doubËbufãr
 == 0U)

476 
	`PCD_SET_EP_RX_CNT
(
USBx
, 
•
->
num
, 
Ën
);

481 
	`PCD_SET_EP_DBUF_CNT
(
USBx
, 
•
->
num
,ƒp->
is_š
, 
Ën
);

484 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_VALID
);

487  
HAL_OK
;

488 
	}
}

499 
HAL_StusTy³Def
 
	$USB_Wr™ePack‘
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
¤c
, ušt8_ˆ
ch_•_num
, 
ušt16_t
 
Ën
)

502 
	`UNUSED
(
USBx
);

503 
	`UNUSED
(
¤c
);

504 
	`UNUSED
(
ch_•_num
);

505 
	`UNUSED
(
Ën
);

510  
HAL_OK
;

511 
	}
}

521 *
	$USB_R—dPack‘
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
de¡
, 
ušt16_t
 
Ën
)

524 
	`UNUSED
(
USBx
);

525 
	`UNUSED
(
de¡
);

526 
	`UNUSED
(
Ën
);

531  ((*)
NULL
);

532 
	}
}

540 
HAL_StusTy³Def
 
	$USB_EPS‘SÎ
(
USB_Ty³Def
 *
USBx
, 
USB_EPTy³Def
 *
•
)

542 ià(
•
->
is_š
 != 0U)

544 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_STALL
);

548 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_STALL
);

551  
HAL_OK
;

552 
	}
}

560 
HAL_StusTy³Def
 
	$USB_EPCË¬SÎ
(
USB_Ty³Def
 *
USBx
, 
USB_EPTy³Def
 *
•
)

562 ià(
•
->
doubËbufãr
 == 0U)

564 ià(
•
->
is_š
 != 0U)

566 
	`PCD_CLEAR_TX_DTOG
(
USBx
, 
•
->
num
);

568 ià(
•
->
ty³
 !ð
EP_TYPE_ISOC
)

571 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_NAK
);

576 
	`PCD_CLEAR_RX_DTOG
(
USBx
, 
•
->
num
);

579 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_VALID
);

583  
HAL_OK
;

584 
	}
}

591 
HAL_StusTy³Def
 
	$USB_StÝDeviû
(
USB_Ty³Def
 *
USBx
)

594 
USBx
->
CNTR
 = 
USB_CNTR_FRES
;

597 
USBx
->
ISTR
 = 0;

600 
USBx
->
CNTR
 = (
USB_CNTR_FRES
 | 
USB_CNTR_PDWN
);

602  
HAL_OK
;

603 
	}
}

612 
HAL_StusTy³Def
 
	$USB_S‘DevAdd»ss
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 
add»ss
)

614 ià(
add»ss
 == 0U)

617 
USBx
->
DADDR
 = 
USB_DADDR_EF
;

620  
HAL_OK
;

621 
	}
}

628 
HAL_StusTy³Def
 
	$USB_DevCÚÃù
(
USB_Ty³Def
 *
USBx
)

631 
USBx
->
BCDR
 |ð
USB_BCDR_DPPU
;

633  
HAL_OK
;

634 
	}
}

641 
HAL_StusTy³Def
 
	$USB_DevDiscÚÃù
(
USB_Ty³Def
 *
USBx
)

644 
USBx
->
BCDR
 &ð(
ušt16_t
)(~(
USB_BCDR_DPPU
));

646  
HAL_OK
;

647 
	}
}

654 
ušt32_t
 
	$USB_R—dIÁ”ru±s
(
USB_Ty³Def
 *
USBx
)

656 
ušt32_t
 
tm´eg
;

658 
tm´eg
 = 
USBx
->
ISTR
;

659  
tm´eg
;

660 
	}
}

667 
ušt32_t
 
	$USB_R—dDevAÎOutEpIÁ”ru±
(
USB_Ty³Def
 *
USBx
)

670 
	`UNUSED
(
USBx
);

676 
	}
}

683 
ušt32_t
 
	$USB_R—dDevAÎInEpIÁ”ru±
(
USB_Ty³Def
 *
USBx
)

686 
	`UNUSED
(
USBx
);

692 
	}
}

701 
ušt32_t
 
	$USB_R—dDevOutEPIÁ”ru±
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 
•num
)

704 
	`UNUSED
(
USBx
);

705 
	`UNUSED
(
•num
);

711 
	}
}

720 
ušt32_t
 
	$USB_R—dDevInEPIÁ”ru±
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 
•num
)

723 
	`UNUSED
(
USBx
);

724 
	`UNUSED
(
•num
);

730 
	}
}

738 
	$USB_CË¬IÁ”ru±s
(
USB_Ty³Def
 *
USBx
, 
ušt32_t
 
š‹¼u±
)

741 
	`UNUSED
(
USBx
);

742 
	`UNUSED
(
š‹¼u±
);

747 
	}
}

755 
HAL_StusTy³Def
 
	$USB_EP0_OutS¹
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
p£tup
)

758 
	`UNUSED
(
USBx
);

759 
	`UNUSED
(
p£tup
);

764  
HAL_OK
;

765 
	}
}

772 
HAL_StusTy³Def
 
	$USB_Aùiv©eRemÙeWakeup
(
USB_Ty³Def
 *
USBx
)

774 
USBx
->
CNTR
 |ð
USB_CNTR_RESUME
;

776  
HAL_OK
;

777 
	}
}

784 
HAL_StusTy³Def
 
	$USB_DeAùiv©eRemÙeWakeup
(
USB_Ty³Def
 *
USBx
)

786 
USBx
->
CNTR
 &ð~(
USB_CNTR_RESUME
);

787  
HAL_OK
;

788 
	}
}

798 
	$USB_Wr™ePMA
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
pbU¤Buf
, 
ušt16_t
 
wPMABufAddr
, ušt16_ˆ
wNBy‹s
)

800 
ušt32_t
 
n
 = ((ušt32_t)
wNBy‹s
 + 1U) >> 1;

801 
ušt32_t
 
Ba£Addr
 = (ušt32_t)
USBx
;

802 
ušt32_t
 
i
, 
‹mp1
, 
‹mp2
;

803 
__IO
 
ušt16_t
 *
pdwV®
;

804 
ušt8_t
 *
pBuf
 = 
pbU¤Buf
;

806 
pdwV®
 = (
__IO
 
ušt16_t
 *)(
Ba£Addr
 + 0x400U + ((
ušt32_t
)
wPMABufAddr
 * 
PMA_ACCESS
));

808 
i
 = 
n
; i != 0U; i--)

810 
‹mp1
 = *
pBuf
;

811 
pBuf
++;

812 
‹mp2
 = 
‹mp1
 | ((
ušt16_t
)((ušt16_tè*
pBuf
 << 8));

813 *
pdwV®
 = (
ušt16_t
)
‹mp2
;

814 
pdwV®
++;

816 #ià
PMA_ACCESS
 > 1U

817 
pdwV®
++;

820 
pBuf
++;

822 
	}
}

832 
	$USB_R—dPMA
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
pbU¤Buf
, 
ušt16_t
 
wPMABufAddr
, ušt16_ˆ
wNBy‹s
)

834 
ušt32_t
 
n
 = (ušt32_t)
wNBy‹s
 >> 1;

835 
ušt32_t
 
Ba£Addr
 = (ušt32_t)
USBx
;

836 
ušt32_t
 
i
, 
‹mp
;

837 
__IO
 
ušt16_t
 *
pdwV®
;

838 
ušt8_t
 *
pBuf
 = 
pbU¤Buf
;

840 
pdwV®
 = (
__IO
 
ušt16_t
 *)(
Ba£Addr
 + 0x400U + ((
ušt32_t
)
wPMABufAddr
 * 
PMA_ACCESS
));

842 
i
 = 
n
; i != 0U; i--)

844 
‹mp
 = *(
__IO
 
ušt16_t
 *)
pdwV®
;

845 
pdwV®
++;

846 *
pBuf
 = (
ušt8_t
)((
‹mp
 >> 0) & 0xFFU);

847 
pBuf
++;

848 *
pBuf
 = (
ušt8_t
)((
‹mp
 >> 8) & 0xFFU);

849 
pBuf
++;

851 #ià
PMA_ACCESS
 > 1U

852 
pdwV®
++;

856 ià((
wNBy‹s
 % 2U) != 0U)

858 
‹mp
 = *
pdwV®
;

859 *
pBuf
 = (
ušt8_t
)((
‹mp
 >> 0) & 0xFFU);

861 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_utils.c

21 
	~"¡m32g4xx_Î_utžs.h
"

22 
	~"¡m32g4xx_Î_rcc.h
"

23 
	~"¡m32g4xx_Î_sy¡em.h
"

24 
	~"¡m32g4xx_Î_pwr.h
"

25 #ifdeà 
USE_FULL_ASSERT


26 
	~"¡m32_as£¹.h
"

28 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

45 
	#UTILS_MAX_FREQUENCY_SCALE1
 170000000U

	)

46 
	#UTILS_MAX_FREQUENCY_SCALE2
 26000000U

	)

49 
	#UTILS_PLLVCO_INPUT_MIN
 2660000U

	)

50 
	#UTILS_PLLVCO_INPUT_MAX
 8000000U

	)

51 
	#UTILS_PLLVCO_OUTPUT_MIN
 64000000U

	)

52 
	#UTILS_PLLVCO_OUTPUT_MAX
 344000000U

	)

55 
	#UTILS_HSE_FREQUENCY_MIN
 4000000U

	)

56 
	#UTILS_HSE_FREQUENCY_MAX
 48000000U

	)

59 
	#UTILS_SCALE1_LATENCY1_FREQ
 20000000U

	)

60 
	#UTILS_SCALE1_LATENCY2_FREQ
 40000000U

	)

61 
	#UTILS_SCALE1_LATENCY3_FREQ
 60000000U

	)

62 
	#UTILS_SCALE1_LATENCY4_FREQ
 80000000U

	)

63 
	#UTILS_SCALE1_LATENCY5_FREQ
 100000000U

	)

64 
	#UTILS_SCALE1_LATENCY6_FREQ
 120000000U

	)

65 
	#UTILS_SCALE1_LATENCY7_FREQ
 140000000U

	)

66 
	#UTILS_SCALE1_LATENCY8_FREQ
 160000000U

	)

67 
	#UTILS_SCALE1_LATENCY9_FREQ
 170000000U

	)

68 
	#UTILS_SCALE2_LATENCY1_FREQ
 8000000U

	)

69 
	#UTILS_SCALE2_LATENCY2_FREQ
 16000000U

	)

70 
	#UTILS_SCALE2_LATENCY3_FREQ
 26000000U

	)

79 
	#IS_LL_UTILS_SYSCLK_DIV
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_SYSCLK_DIV_1
) \

80 || ((
__VALUE__
è=ð
LL_RCC_SYSCLK_DIV_2
) \

81 || ((
__VALUE__
è=ð
LL_RCC_SYSCLK_DIV_4
) \

82 || ((
__VALUE__
è=ð
LL_RCC_SYSCLK_DIV_8
) \

83 || ((
__VALUE__
è=ð
LL_RCC_SYSCLK_DIV_16
) \

84 || ((
__VALUE__
è=ð
LL_RCC_SYSCLK_DIV_64
) \

85 || ((
__VALUE__
è=ð
LL_RCC_SYSCLK_DIV_128
) \

86 || ((
__VALUE__
è=ð
LL_RCC_SYSCLK_DIV_256
) \

87 || ((
__VALUE__
è=ð
LL_RCC_SYSCLK_DIV_512
))

	)

89 
	#IS_LL_UTILS_APB1_DIV
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_APB1_DIV_1
) \

90 || ((
__VALUE__
è=ð
LL_RCC_APB1_DIV_2
) \

91 || ((
__VALUE__
è=ð
LL_RCC_APB1_DIV_4
) \

92 || ((
__VALUE__
è=ð
LL_RCC_APB1_DIV_8
) \

93 || ((
__VALUE__
è=ð
LL_RCC_APB1_DIV_16
))

	)

95 
	#IS_LL_UTILS_APB2_DIV
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_APB2_DIV_1
) \

96 || ((
__VALUE__
è=ð
LL_RCC_APB2_DIV_2
) \

97 || ((
__VALUE__
è=ð
LL_RCC_APB2_DIV_4
) \

98 || ((
__VALUE__
è=ð
LL_RCC_APB2_DIV_8
) \

99 || ((
__VALUE__
è=ð
LL_RCC_APB2_DIV_16
))

	)

101 
	#IS_LL_UTILS_PLLM_VALUE
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_PLLM_DIV_1
) \

102 || ((
__VALUE__
è=ð
LL_RCC_PLLM_DIV_2
) \

103 || ((
__VALUE__
è=ð
LL_RCC_PLLM_DIV_3
) \

104 || ((
__VALUE__
è=ð
LL_RCC_PLLM_DIV_4
) \

105 || ((
__VALUE__
è=ð
LL_RCC_PLLM_DIV_5
) \

106 || ((
__VALUE__
è=ð
LL_RCC_PLLM_DIV_6
) \

107 || ((
__VALUE__
è=ð
LL_RCC_PLLM_DIV_7
) \

108 || ((
__VALUE__
è=ð
LL_RCC_PLLM_DIV_8
) \

109 || ((
__VALUE__
è=ð
LL_RCC_PLLM_DIV_9
) \

110 || ((
__VALUE__
è=ð
LL_RCC_PLLM_DIV_10
) \

111 || ((
__VALUE__
è=ð
LL_RCC_PLLM_DIV_11
) \

112 || ((
__VALUE__
è=ð
LL_RCC_PLLM_DIV_12
) \

113 || ((
__VALUE__
è=ð
LL_RCC_PLLM_DIV_13
) \

114 || ((
__VALUE__
è=ð
LL_RCC_PLLM_DIV_14
) \

115 || ((
__VALUE__
è=ð
LL_RCC_PLLM_DIV_15
) \

116 || ((
__VALUE__
è=ð
LL_RCC_PLLM_DIV_16
))

	)

118 
	#IS_LL_UTILS_PLLN_VALUE
(
__VALUE__
è((8U <ð(__VALUE__)è&& ((__VALUE__è<ð127U))

	)

120 
	#IS_LL_UTILS_PLLR_VALUE
(
__VALUE__
è(((__VALUE__è=ð
LL_RCC_PLLR_DIV_2
) \

121 || ((
__VALUE__
è=ð
LL_RCC_PLLR_DIV_4
) \

122 || ((
__VALUE__
è=ð
LL_RCC_PLLR_DIV_6
) \

123 || ((
__VALUE__
è=ð
LL_RCC_PLLR_DIV_8
))

	)

125 
	#IS_LL_UTILS_PLLVCO_INPUT
(
__VALUE__
è((
UTILS_PLLVCO_INPUT_MIN
 <ð(__VALUE__)è&& ((__VALUE__è<ð
UTILS_PLLVCO_INPUT_MAX
))

	)

127 
	#IS_LL_UTILS_PLLVCO_OUTPUT
(
__VALUE__
è((
UTILS_PLLVCO_OUTPUT_MIN
 <ð(__VALUE__)è&& ((__VALUE__è<ð
UTILS_PLLVCO_OUTPUT_MAX
))

	)

129 
	#IS_LL_UTILS_PLL_FREQUENCY
(
__VALUE__
è((
	`LL_PWR_G‘RegulVÞgeSÿlšg
(è=ð
LL_PWR_REGU_VOLTAGE_SCALE1
è? ((__VALUE__è<ð
UTILS_MAX_FREQUENCY_SCALE1
) : \

130 ((
__VALUE__
è<ð
UTILS_MAX_FREQUENCY_SCALE2
))

	)

132 
	#IS_LL_UTILS_HSE_BYPASS
(
__STATE__
è(((__STATE__è=ð
LL_UTILS_HSEBYPASS_ON
) \

133 || ((
__STATE__
è=ð
LL_UTILS_HSEBYPASS_OFF
))

	)

135 
	#IS_LL_UTILS_HSE_FREQUENCY
(
__FREQUENCY__
è(((__FREQUENCY__è>ð
UTILS_HSE_FREQUENCY_MIN
è&& ((__FREQUENCY__è<ð
UTILS_HSE_FREQUENCY_MAX
))

	)

143 
ušt32_t
 
UTILS_G‘PLLOuutF»qu’cy
(ušt32_ˆ
PLL_IÅutF»qu’cy
,

144 
LL_UTILS_PLLIn™Ty³Def
 *
UTILS_PLLIn™SŒuù
);

145 
E¼ÜStus
 
UTILS_S‘FÏshL©’cy
(
ušt32_t
 
HCLK_F»qu’cy
);

146 
E¼ÜStus
 
UTILS_EÇbËPLLAndSw™chSy¡em
(
ušt32_t
 
SYSCLK_F»qu’cy
, 
LL_UTILS_ClkIn™Ty³Def
 *
UTILS_ClkIn™SŒuù
);

147 
E¼ÜStus
 
UTILS_PLL_IsBusy
();

169 
	$LL_In™1msTick
(
ušt32_t
 
HCLKF»qu’cy
)

172 
	`LL_In™Tick
(
HCLKF»qu’cy
, 1000U);

173 
	}
}

185 
	$LL_mD–ay
(
ušt32_t
 
D–ay
)

187 
__IO
 
ušt32_t
 
tmp
 = 
SysTick
->
CTRL
;

188 
ušt32_t
 
tmpD–ay
;

190 (()
tmp
);

191 
tmpD–ay
 = 
D–ay
;

193 if(
tmpD–ay
 < 
LL_MAX_DELAY
)

195 
tmpD–ay
++;

198 
tmpD–ay
 != 0U)

200 if((
SysTick
->
CTRL
 & 
SysTick_CTRL_COUNTFLAG_Msk
) != 0U)

202 
tmpD–ay
--;

205 
	}
}

265 
	$LL_S‘Sy¡emCÜeClock
(
ušt32_t
 
HCLKF»qu’cy
)

268 
Sy¡emCÜeClock
 = 
HCLKF»qu’cy
;

269 
	}
}

287 
E¼ÜStus
 
	$LL_PLL_CÚfigSy¡emClock_HSI
(
LL_UTILS_PLLIn™Ty³Def
 *
UTILS_PLLIn™SŒuù
,

288 
LL_UTILS_ClkIn™Ty³Def
 *
UTILS_ClkIn™SŒuù
)

290 
E¼ÜStus
 
¡©us
;

291 
ušt32_t
 
¶läeq
;

292 
ušt32_t
 
h´e
 = 0U;

295 if(
	`UTILS_PLL_IsBusy
(è=ð
SUCCESS
)

298 
¶läeq
 = 
	`UTILS_G‘PLLOuutF»qu’cy
(
HSI_VALUE
, 
UTILS_PLLIn™SŒuù
);

301 if(
	`LL_RCC_HSI_IsR—dy
() != 1U)

303 
	`LL_RCC_HSI_EÇbË
();

304 
	`LL_RCC_HSI_IsR—dy
() != 1U)

311 
	`LL_RCC_PLL_CÚfigDomaš_SYS
(
LL_RCC_PLLSOURCE_HSI
, 
UTILS_PLLIn™SŒuù
->
PLLM
, UTILS_PLLIn™SŒuù->
PLLN
,

312 
UTILS_PLLIn™SŒuù
->
PLLR
);

315 if(
¶läeq
 > 80000000U)

317 
h´e
 = 
UTILS_ClkIn™SŒuù
->
AHBCLKDivid”
;

318 if(
h´e
 =ð
LL_RCC_SYSCLK_DIV_1
)

320 
UTILS_ClkIn™SŒuù
->
AHBCLKDivid”
 = 
LL_RCC_SYSCLK_DIV_2
;

325 
¡©us
 = 
	`UTILS_EÇbËPLLAndSw™chSy¡em
(
¶läeq
, 
UTILS_ClkIn™SŒuù
);

328 if((
¡©us
 =ð
SUCCESS
è&& (
h´e
 != 0U))

330 
UTILS_ClkIn™SŒuù
->
AHBCLKDivid”
 = 
LL_RCC_SYSCLK_DIV_1
;

331 
	`LL_RCC_S‘AHBP»sÿËr
(
UTILS_ClkIn™SŒuù
->
AHBCLKDivid”
);

337 
¡©us
 = 
ERROR
;

340  
¡©us
;

341 
	}
}

363 
E¼ÜStus
 
	$LL_PLL_CÚfigSy¡emClock_HSE
(
ušt32_t
 
HSEF»qu’cy
, ušt32_ˆ
HSEBy·ss
,

364 
LL_UTILS_PLLIn™Ty³Def
 *
UTILS_PLLIn™SŒuù
, 
LL_UTILS_ClkIn™Ty³Def
 *
UTILS_ClkIn™SŒuù
)

366 
E¼ÜStus
 
¡©us
;

367 
ušt32_t
 
¶läeq
;

368 
ušt32_t
 
h´e
 = 0U;

371 
	`as£¹_·¿m
(
	`IS_LL_UTILS_HSE_FREQUENCY
(
HSEF»qu’cy
));

372 
	`as£¹_·¿m
(
	`IS_LL_UTILS_HSE_BYPASS
(
HSEBy·ss
));

375 if(
	`UTILS_PLL_IsBusy
(è=ð
SUCCESS
)

378 
¶läeq
 = 
	`UTILS_G‘PLLOuutF»qu’cy
(
HSEF»qu’cy
, 
UTILS_PLLIn™SŒuù
);

381 if(
	`LL_RCC_HSE_IsR—dy
() != 1U)

384 if(
HSEBy·ss
 =ð
LL_UTILS_HSEBYPASS_ON
)

386 
	`LL_RCC_HSE_EÇbËBy·ss
();

390 
	`LL_RCC_HSE_Di§bËBy·ss
();

394 
	`LL_RCC_HSE_EÇbË
();

395 
	`LL_RCC_HSE_IsR—dy
() != 1U)

402 
	`LL_RCC_PLL_CÚfigDomaš_SYS
(
LL_RCC_PLLSOURCE_HSE
, 
UTILS_PLLIn™SŒuù
->
PLLM
, UTILS_PLLIn™SŒuù->
PLLN
,

403 
UTILS_PLLIn™SŒuù
->
PLLR
);

406 if(
¶läeq
 > 80000000U)

408 
h´e
 = 
UTILS_ClkIn™SŒuù
->
AHBCLKDivid”
;

409 if(
h´e
 =ð
LL_RCC_SYSCLK_DIV_1
)

411 
UTILS_ClkIn™SŒuù
->
AHBCLKDivid”
 = 
LL_RCC_SYSCLK_DIV_2
;

416 
¡©us
 = 
	`UTILS_EÇbËPLLAndSw™chSy¡em
(
¶läeq
, 
UTILS_ClkIn™SŒuù
);

419 if((
¡©us
 =ð
SUCCESS
è&& (
h´e
 != 0U))

421 
UTILS_ClkIn™SŒuù
->
AHBCLKDivid”
 = 
LL_RCC_SYSCLK_DIV_1
;

422 
	`LL_RCC_S‘AHBP»sÿËr
(
UTILS_ClkIn™SŒuù
->
AHBCLKDivid”
);

428 
¡©us
 = 
ERROR
;

431  
¡©us
;

432 
	}
}

453 
E¼ÜStus
 
	$UTILS_S‘FÏshL©’cy
(
ušt32_t
 
HCLK_F»qu’cy
)

455 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

457 
ušt32_t
 
Ï‹ncy
 = 
LL_FLASH_LATENCY_0
;

460 if(
HCLK_F»qu’cy
 == 0U)

462 
¡©us
 = 
ERROR
;

466 if(
	`LL_PWR_G‘RegulVÞgeSÿlšg
(è=ð
LL_PWR_REGU_VOLTAGE_SCALE1
)

468 if(
HCLK_F»qu’cy
 > 
UTILS_SCALE1_LATENCY8_FREQ
)

471 
Ï‹ncy
 = 
LL_FLASH_LATENCY_8
;

473 if(
HCLK_F»qu’cy
 > 
UTILS_SCALE1_LATENCY7_FREQ
)

476 
Ï‹ncy
 = 
LL_FLASH_LATENCY_7
;

478 if(
HCLK_F»qu’cy
 > 
UTILS_SCALE1_LATENCY6_FREQ
)

481 
Ï‹ncy
 = 
LL_FLASH_LATENCY_6
;

483 if(
HCLK_F»qu’cy
 > 
UTILS_SCALE1_LATENCY5_FREQ
)

486 
Ï‹ncy
 = 
LL_FLASH_LATENCY_5
;

488 if(
HCLK_F»qu’cy
 > 
UTILS_SCALE1_LATENCY4_FREQ
)

491 
Ï‹ncy
 = 
LL_FLASH_LATENCY_4
;

493 if(
HCLK_F»qu’cy
 > 
UTILS_SCALE1_LATENCY3_FREQ
)

496 
Ï‹ncy
 = 
LL_FLASH_LATENCY_3
;

498 if(
HCLK_F»qu’cy
 > 
UTILS_SCALE1_LATENCY2_FREQ
)

501 
Ï‹ncy
 = 
LL_FLASH_LATENCY_2
;

505 if(
HCLK_F»qu’cy
 > 
UTILS_SCALE1_LATENCY1_FREQ
)

508 
Ï‹ncy
 = 
LL_FLASH_LATENCY_1
;

515 if(
HCLK_F»qu’cy
 > 
UTILS_SCALE2_LATENCY2_FREQ
)

518 
Ï‹ncy
 = 
LL_FLASH_LATENCY_2
;

522 if(
HCLK_F»qu’cy
 > 
UTILS_SCALE2_LATENCY1_FREQ
)

525 
Ï‹ncy
 = 
LL_FLASH_LATENCY_1
;

531 
	`LL_FLASH_S‘L©’cy
(
Ï‹ncy
);

535 if(
	`LL_FLASH_G‘L©’cy
(è!ð
Ï‹ncy
)

537 
¡©us
 = 
ERROR
;

540  
¡©us
;

541 
	}
}

550 
ušt32_t
 
	$UTILS_G‘PLLOuutF»qu’cy
(
ušt32_t
 
PLL_IÅutF»qu’cy
, 
LL_UTILS_PLLIn™Ty³Def
 *
UTILS_PLLIn™SŒuù
)

552 
ušt32_t
 
¶läeq
;

555 
	`as£¹_·¿m
(
	`IS_LL_UTILS_PLLM_VALUE
(
UTILS_PLLIn™SŒuù
->
PLLM
));

556 
	`as£¹_·¿m
(
	`IS_LL_UTILS_PLLN_VALUE
(
UTILS_PLLIn™SŒuù
->
PLLN
));

557 
	`as£¹_·¿m
(
	`IS_LL_UTILS_PLLR_VALUE
(
UTILS_PLLIn™SŒuù
->
PLLR
));

561 
¶läeq
 = 
PLL_IÅutF»qu’cy
 / (((
UTILS_PLLIn™SŒuù
->
PLLM
 >> 
RCC_PLLCFGR_PLLM_Pos
) + 1U));

562 
	`as£¹_·¿m
(
	`IS_LL_UTILS_PLLVCO_INPUT
(
¶läeq
));

565 
¶läeq
 =…Îäeq * (
UTILS_PLLIn™SŒuù
->
PLLN
 & (
RCC_PLLCFGR_PLLN
 >> 
RCC_PLLCFGR_PLLN_Pos
));

566 
	`as£¹_·¿m
(
	`IS_LL_UTILS_PLLVCO_OUTPUT
(
¶läeq
));

569 
¶läeq
 =…Îäeq / (((
UTILS_PLLIn™SŒuù
->
PLLR
 >> 
RCC_PLLCFGR_PLLR_Pos
) + 1U) * 2U);

570 
	`as£¹_·¿m
(
	`IS_LL_UTILS_PLL_FREQUENCY
(
¶läeq
));

572  
¶läeq
;

573 
	}
}

581 
E¼ÜStus
 
	$UTILS_PLL_IsBusy
()

583 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

586 if(
	`LL_RCC_PLL_IsR—dy
() != 0U)

589 
¡©us
 = 
ERROR
;

592  
¡©us
;

593 
	}
}

604 
E¼ÜStus
 
	$UTILS_EÇbËPLLAndSw™chSy¡em
(
ušt32_t
 
SYSCLK_F»qu’cy
, 
LL_UTILS_ClkIn™Ty³Def
 *
UTILS_ClkIn™SŒuù
)

606 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

607 
ušt32_t
 
hþk_äequ’cy
;

609 
	`as£¹_·¿m
(
	`IS_LL_UTILS_SYSCLK_DIV
(
UTILS_ClkIn™SŒuù
->
AHBCLKDivid”
));

610 
	`as£¹_·¿m
(
	`IS_LL_UTILS_APB1_DIV
(
UTILS_ClkIn™SŒuù
->
APB1CLKDivid”
));

611 
	`as£¹_·¿m
(
	`IS_LL_UTILS_APB2_DIV
(
UTILS_ClkIn™SŒuù
->
APB2CLKDivid”
));

614 
hþk_äequ’cy
 = 
	`__LL_RCC_CALC_HCLK_FREQ
(
SYSCLK_F»qu’cy
, 
UTILS_ClkIn™SŒuù
->
AHBCLKDivid”
);

617 if(
Sy¡emCÜeClock
 < 
hþk_äequ’cy
)

620 
¡©us
 = 
	`UTILS_S‘FÏshL©’cy
(
hþk_äequ’cy
);

624 if(
¡©us
 =ð
SUCCESS
)

627 
	`LL_RCC_PLL_EÇbË
();

628 
	`LL_RCC_PLL_EÇbËDomaš_SYS
();

629 
	`LL_RCC_PLL_IsR—dy
() != 1U)

635 
	`LL_RCC_S‘AHBP»sÿËr
(
UTILS_ClkIn™SŒuù
->
AHBCLKDivid”
);

636 
	`LL_RCC_S‘SysClkSourû
(
LL_RCC_SYS_CLKSOURCE_PLL
);

637 
	`LL_RCC_G‘SysClkSourû
(è!ð
LL_RCC_SYS_CLKSOURCE_STATUS_PLL
)

643 
	`LL_RCC_S‘APB1P»sÿËr
(
UTILS_ClkIn™SŒuù
->
APB1CLKDivid”
);

644 
	`LL_RCC_S‘APB2P»sÿËr
(
UTILS_ClkIn™SŒuù
->
APB2CLKDivid”
);

648 if(
Sy¡emCÜeClock
 > 
hþk_äequ’cy
)

651 
¡©us
 = 
	`UTILS_S‘FÏshL©’cy
(
hþk_äequ’cy
);

655 if(
¡©us
 =ð
SUCCESS
)

657 
	`LL_S‘Sy¡emCÜeClock
(
hþk_äequ’cy
);

660  
¡©us
;

661 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\STM32G431xx.svd

1 <?
xml
 
	gv”siÚ
="1.0" 
’codšg
="UTF-8"?><
deviû
 
xmÊs
:
xs
="h‰p://www.w3.Üg/2001/XMLSchema-š¡ªû" 
schemaV”siÚ
="1.1" xs:
noName¥aûSchemaLoÿtiÚ
="CMSIS-SVD_Schema_1_1.xsd"> <
Çme
>
STM32G431xx
</Çme> <
v”siÚ
>1.0</v”siÚ> <
desütiÚ
>STM32G431xx</desütiÚ> <
ýu
> <Çme>
CM4
</Çme> <
»visiÚ
>
r0p1
</»visiÚ> <
’dŸn
>
l™Že
</’dŸn> <
mpuP»£Á
>
Œue
</mpuP»£Á> <
åuP»£Á
>Œue</åuP»£Á> <
nvicPrioB™s
>4</nvicPrioB™s> <
v’dÜSy¡ickCÚfig
>
çl£
</v’dÜSy¡ickCÚfig> </ýu> <!--
Bus
 
IÁ”çû
 
PrÝ”t›s
--> <!--
CÜ‹x
-
M3
 
is
 
by‹
 
add»s§bË
--> <
add»ssUn™B™s
>8</add»ssUn™B™s> <!--
the
 
maximum
 
d©a
 
b™
 
width
 
acûssibË
 
w™hš
 
a
 
sšgË
 
Œªsãr
--> <width>32</width> <!--
Regi¡”
 
DeçuÉ
 PrÝ”t›s--> <
size
>0x20</size> <
»£tV®ue
>0x0</»£tV®ue> <
»£tMask
>0xFFFFFFFF</»£tMask> <
³rh”®s
> <
³rh”®
> <Çme>
CRC
</Çme> <desütiÚ>
Cyþic
 
»dundªcy
 
check
 
ÿlcuÏtiÚ
 
un™
</desütiÚ> <
groupName
>CRC</groupName> <
ba£Add»ss
>0x40023000</ba£Add»ss> <
add»ssBlock
> <
off£t
>0x0</off£t> <size>0x400</size> <
u§ge
>
»gi¡”s
</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
DR
</Çme> <
di¥ÏyName
>DR</di¥ÏyName> <desütiÚ>
D©a
 </desütiÚ> <
add»ssOff£t
>0x0</add»ssOff£t> <size>0x20</size> <
acûss
>
»ad
-
wr™e
</acûss> <»£tV®ue>0xFFFFFFFF</»£tV®ue> <
f›lds
> <
f›ld
> <Çme>DR</Çme> <desütiÚ>D©¨
b™s
</desütiÚ> <
b™Off£t
>0</b™Off£t> <
b™Width
>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
IDR
</Çme> <di¥ÏyName>IDR</di¥ÏyName> <desütiÚ>
Ind•’d’t
 d©¨</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IDR</Çme> <desütiÚ>
G’”®
-
pu½o£
 8-b™ d©¨b™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CR
</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>
CÚŒÞ
 </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
REV_OUT
</Çme> <desütiÚ>
Rev”£
 
ouut
 d©a</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
REV_IN
</Çme> <desütiÚ>Rev”£ 
šput
 d©a</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
POLYSIZE
</Çme> <desütiÚ>
PÞynomŸl
 size</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
RESET
</Çme> <desütiÚ>RESET b™</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>wr™e-
Úly
</acûss> </f›ld> </f›lds> </> <> <Çme>
INIT
</Çme> <di¥ÏyName>INIT</di¥ÏyName> <desütiÚ>
In™Ÿl
 CRC 
v®ue
</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFFFFFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>
CRC_INIT
</Çme> <desütiÚ>
Prog¿mmabË
 
š™Ÿl
 CRC v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
POL
</Çme> <di¥ÏyName>POL</di¥ÏyName> <desütiÚ>
pÞynomŸl
</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x04C11DB7</»£tV®ue> <f›lds> <f›ld> <Çme>POL</Çme> <desütiÚ>Prog¿mmabË…ÞynomŸl</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
WWDG
</Çme> <desütiÚ>
WšWATCHDOG
</desütiÚ> <groupName>
IWDG
</groupName> <ba£Add»ss>0x40002C00</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
KR
</Çme> <di¥ÏyName>KR</di¥ÏyName> <desütiÚ>
Key
 </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
KEY
</Çme> <desütiÚ>Key v®u(wr™Úly,„—d 0x0000)</
	gdesütiÚ
> <
	gb™Off£t
>0</b™Off£t> <
	gb™Width
>16</b™Width> </
	gf›ld
> </
	gf›lds
> </> <> <
	gÇme
>
	gPR
</Çme> <
	gdi¥ÏyName
>PR</di¥ÏyName> <desütiÚ>
P»sÿËr
 </desütiÚ> <
	gadd»ssOff£t
>0x4</add»ssOff£t> <
	gsize
>0x20</size> <
	gacûss
>
	g»ad
-
	gwr™e
</acûss> <
	g»£tV®ue
>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PR</Çme> <desütiÚ>P»sÿË¸
	gdivid”
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gRLR
</Çme> <di¥ÏyName>RLR</di¥ÏyName> <desütiÚ>
R–ßd
 </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000FFF</»£tV®ue> <f›lds> <f›ld> <Çme>
	gRL
</Çme> <desütiÚ>
W©chdog
 
couÁ”
 
»lßd
 
	gv®ue
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gSR
</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>
Stus
 </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-
	gÚly
</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gWVU
</Çme> <desütiÚ>W©chdog couÁ” 
wšdow
 v®u
	gupd©e
</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gRVU
</Çme> <desütiÚ>W©chdog couÁ”„–ßd v®uupd©e</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gPVU
</Çme> <desütiÚ>W©chdog 
´esÿËr
 v®uupd©e</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gWINR
</Çme> <di¥ÏyName>WINR</di¥ÏyName> <desütiÚ>
Wšdow
 </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000FFF</»£tV®ue> <f›lds> <f›ld> <Çme>
	gWIN
</Çme> <desütiÚ>W©chdog couÁ” wšdow v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> </
	g»gi¡”s
> </
	g³rh”®
> <³rh”®> <Çme>
	gIWDG
</Çme> <desütiÚ>
Sy¡em
 wšdow 
	gw©chdog
</desütiÚ> <
	ggroupName
>
	gWWDG
</groupName> <
	gba£Add»ss
>0x40003000</ba£Add»ss> <
	gadd»ssBlock
> <
	goff£t
>0x0</off£t> <size>0x400</size> <
	gu§ge
>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
	gCR
</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>CÚŒÞ </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000007F</»£tV®ue> <f›lds> <f›ld> <Çme>
	gWDGA
</Çme> <desütiÚ>
Aùiv©iÚ
 
	gb™
</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gT
</Çme> <desütiÚ>7-b™ couÁ” (
MSB
 
to
 
LSB
)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gCFR
</Çme> <di¥ÏyName>CFR</di¥ÏyName> <desütiÚ>
CÚfigu¿tiÚ
 </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000007F</»£tV®ue> <f›lds> <f›ld> <Çme>
	gWDGTB
</Çme> <desütiÚ>
Tim”
 
	gba£
</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
	gEWI
</Çme> <desütiÚ>
E¬ly
 
wakeup
 
	gš‹¼u±
</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gW
</Çme> <desütiÚ>7-b™ wšdow v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>Stu </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gEWIF
</Çme> <desütiÚ>E¬ly wakeu°
š‹¼u±
 
	gæag
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
	gI2C1
</Çme> <desütiÚ>
	gIÁ”
-
š‹g¿‹d
 
	gcœcu™
</desütiÚ> <groupName>
	gI2C
</groupName> <ba£Add»ss>0x40005400</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
	gI2C1_EV
</Çme> <desütiÚ>I2C1_EV</desütiÚ> <v®ue>31</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
	gI2C1_ER
</Çme> <desütiÚ>I2C1_ER</desütiÚ> <v®ue>32</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
	gCR1
</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>CÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gPE
</Çme> <desütiÚ>
P”h”®
 
	g’abË
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gTXIE
</Çme> <desütiÚ>
TX
 
IÁ”ru±
ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gRXIE
</Çme> <desütiÚ>
RX
 IÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gADDRIE
</Çme> <desütiÚ>
Add»ss
 
m©ch
 iÁ”ru± 
’abË
 (
¦ave
 oÆy)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gNACKIE
</Çme> <desütiÚ>
NÙ
 
acknowËdge
 
»ûived
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gSTOPIE
</Çme> <desütiÚ>
STOP
 
d‘eùiÚ
 IÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gTCIE
</Çme> <desütiÚ>
T¿nsãr
 
Com¶‘e
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gERRIE
</Çme> <desütiÚ>
E¼Ü
 
š‹¼u±s
ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gDNF
</Çme> <desütiÚ>
Dig™®
 
noi£
 
	gfž‹r
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
	gANFOFF
</Çme> <desütiÚ>
AÇlog
‚oi£ 
fž‹r
 
	gOFF
</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gTXDMAEN
</Çme> <desütiÚ>
DMA
 
ŒªsmissiÚ
 
»que¡s
ƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gRXDMAEN
</Çme> <desütiÚ>DMA 
»û±iÚ
„eque¡ ’abË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gSBC
</Çme> <desütiÚ>
SÏve
 by‹ 
	gcÚŒÞ
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gNOSTRETCH
</Çme> <desütiÚ>
Clock
 
¡»tchšg
 
	gdi§bË
</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gWUPEN
</Çme> <desütiÚ>
Wakeup
 
äom
 STOPƒÇbË</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gGCEN
</Çme> <desütiÚ>G’”® 
ÿÎ
ƒÇbË</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gSMBHEN
</Çme> <desütiÚ>
SMBus
 
Ho¡
 
add»ss
ƒÇbË</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gSMBDEN
</Çme> <desütiÚ>SMBu 
Deviû
 DeçuÉ‡dd»s ’abË</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gALERTEN
</Çme> <desütiÚ>
SMBUS
 
®”t
ƒÇbË</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gPECEN
</Çme> <desütiÚ>
PEC
ƒÇbË</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gCR2
</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>CÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gPECBYTE
</Çme> <desütiÚ>
Pack‘
 
”rÜ
 
checkšg
 
	gby‹
</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gAUTOEND
</Çme> <desütiÚ>
Autom©ic
 
’d
 
mode
 (
ma¡”
 mode)</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gRELOAD
</Çme> <desütiÚ>
NBYTES
„–ßd 
	gmode
</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gNBYTES
</Çme> <desütiÚ>
Numb”
 
of
 
	gby‹s
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
	gNACK
</Çme> <desütiÚ>
NACK
 
g’”©iÚ
 (¦avmode)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gSTOP
</Çme> <desütiÚ>
StÝ
 g’”©iÚ (ma¡” mode)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gSTART
</Çme> <desütiÚ>
S¹
 
	gg’”©iÚ
</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gHEAD10R
</Çme> <desütiÚ>10-b™‡dd»s 
h—d”
 oÆy„—d 
dœeùiÚ
 (ma¡” 
»ûiv”
 mode)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gADD10
</Çme> <desütiÚ>10-b™ 
add»ssšg
 mod(ma¡” mode)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gRD_WRN
</Çme> <desütiÚ>T¿nsã¸dœeùiÚ (ma¡” mode)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gSADD
</Çme> <desütiÚ>SÏvadd»s b™ (ma¡” mode)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>10</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gOAR1
</Çme> <di¥ÏyName>OAR1</di¥ÏyName> <desütiÚ>
Own
‡dd»s 1</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gOA1
</Çme> <desütiÚ>IÁ”çû 
	gadd»ss
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>10</b™Width> </f›ld> <f›ld> <Çme>
	gOA1MODE
</Çme> <desütiÚ>OwÀ
	gAdd»ss
 1 10-b™ mode</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gOA1EN
</Çme> <desütiÚ>OwÀAdd»s 1ƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gOAR2
</Çme> <di¥ÏyName>OAR2</di¥ÏyName> <desütiÚ>OwÀadd»s 2</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gOA2
</Çme> <desütiÚ>IÁ”çû‡dd»ss</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
	gOA2MSK
</Çme> <desütiÚ>OwÀAdd»s 2 
	gmasks
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
	gOA2EN
</Çme> <desütiÚ>OwÀAdd»s 2ƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gTIMINGR
</Çme> <di¥ÏyName>TIMINGR</di¥ÏyName> <desütiÚ>
Timšg
 </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gSCLL
</Çme> <desütiÚ>
SCL
 
low
 
³riod
 (ma¡” mode)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
	gSCLH
</Çme> <desütiÚ>SCL 
high
…”iod (ma¡” mode)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
	gSDADEL
</Çme> <desütiÚ>D©¨
hÞd
 
	gtime
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
	gSCLDEL
</Çme> <desütiÚ>D©¨
£tup
ime</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
	gPRESC
</Çme> <desütiÚ>Timšg 
	g´esÿËr
</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gTIMEOUTR
</Çme> <di¥ÏyName>TIMEOUTR</di¥ÏyName> <desütiÚ>Stu 1</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gTIMEOUTA
</Çme> <desütiÚ>Bu 
timeout
 
	gA
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>
	gTIDLE
</Çme> <desütiÚ>
IdË
 
þock
imeouˆ
	gd‘eùiÚ
</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gTIMOUTEN
</Çme> <desütiÚ>Clockimeouˆ’abË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gTIMEOUTB
</Çme> <desütiÚ>Bu timeouˆ
	gB
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>
	gTEXTEN
</Çme> <desütiÚ>
Ex‹nded
 clockimeouˆ’abË</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gISR
</Çme> <di¥ÏyName>ISR</di¥ÏyName> <desütiÚ>IÁ”ru± 
ªd
 Stu </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000001</»£tV®ue> <f›lds> <f›ld> <Çme>
	gADDCODE
</Çme> <desütiÚ>Add»s m©ch 
code
 (SÏvmode)</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>7</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
	gDIR
</Çme> <desütiÚ>T¿nsã¸dœeùiÚ (SÏvmode)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
	gBUSY
</Çme> <desütiÚ>Bu 
	gbusy
</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
	gALERT
</Çme> <desütiÚ>SMBu 
	g®”t
</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
	gTIMEOUT
</Çme> <desütiÚ>
Timeout
 
Ü
 
t_low
 d‘eùiÚ fÏg</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
	gPECERR
</Çme> <desütiÚ>PEC E¼Ü 
š
 
	g»û±iÚ
</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
	gOVR
</Çme> <desütiÚ>
	gOv”run
/
Und”run
 (¦avmode)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
	gARLO
</Çme> <desütiÚ>
Arb™¿tiÚ
 
	glo¡
</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
	gBERR
</Çme> <desütiÚ>Bu 
	g”rÜ
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
	gTCR
</Çme> <desütiÚ>T¿nsã¸Com¶‘
	gR–ßd
</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
	gTC
</Çme> <desütiÚ>T¿nsã¸Com¶‘(ma¡” mode)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
	gSTOPF
</Çme> <desütiÚ>StÝ d‘eùiÚ fÏg</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
	gNACKF
</Çme> <desütiÚ>NÙ‡cknowËdg»ûived fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
	gADDR
</Çme> <desütiÚ>Add»s 
m©ched
 (¦avmode)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
	gRXNE
</Çme> <desütiÚ>
Reûive
 d©¨
nÙ
 
em±y
 (
»ûiv”s
)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
	gTXIS
</Çme> <desütiÚ>
T¿nsm™
 iÁ”ru± 
¡©us
 (
Œªsm™‹rs
)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
	gTXE
</Çme> <desütiÚ>T¿nsm™ d©¨em±y (Œªsm™‹rs)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
	gICR
</Çme> <di¥ÏyName>ICR</di¥ÏyName> <desütiÚ>IÁ”ru± 
þ—r
 </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gALERTCF
</Çme> <desütiÚ>
AË¹
 
æag
 
	gþ—r
</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gTIMOUTCF
</Çme> <desütiÚ>Timeouˆd‘eùiÚ fÏg cË¬</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gPECCF
</Çme> <desütiÚ>PEC E¼Ü fÏg cË¬</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gOVRCF
</Çme> <desütiÚ>Ov”run/Und”ruÀæag cË¬</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gARLOCF
</Çme> <desütiÚ>Arb™¿tiÚ 
lo¡
 fÏg cË¬</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gBERRCF
</Çme> <desütiÚ>Bu ”rÜ fÏg cË¬</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gSTOPCF
</Çme> <desütiÚ>StÝ d‘eùiÚ fÏg cË¬</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gNACKCF
</Çme> <desütiÚ>NÙ 
AcknowËdge
 fÏg cË¬</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
	gADDRCF
</Çme> <desütiÚ>Add»s 
M©ched
 fÏg cË¬</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gPECR
</Çme> <di¥ÏyName>PECR</di¥ÏyName> <desütiÚ>PEC </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gPEC
</Çme> <desütiÚ>Pack‘ƒ¼Ü checkšg </desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gRXDR
</Çme> <di¥ÏyName>RXDR</di¥ÏyName> <desütiÚ>Reûivd©¨</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gRXDATA
</Çme> <desütiÚ>8-b™ 
»ûive
 
	gd©a
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
	gTXDR
</Çme> <di¥ÏyName>TXDR</di¥ÏyName> <desütiÚ>T¿nsm™ d©¨</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
	gTXDATA
</Çme> <desütiÚ>8-b™ 
Œªsm™
 d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® 
	gd”ivedFrom
="I2C1"> <Çme>
I2C2
</Çme> <ba£Add»ss>0x40005800</ba£Add»ss> <š‹¼u±> <Çme>WWDG</Çme> <desütiÚ>Wšdow W©chdog iÁ”ru±</desütiÚ> <v®ue>0</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
I2C2_EV
</Çme> <desütiÚ>I2C2_EV</desütiÚ> <v®ue>33</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
I2C2_ER
</Çme> <desütiÚ>I2C2_ER</desütiÚ> <v®ue>34</v®ue> </š‹¼u±> </³rh”®> <³rh”® 
d”ivedFrom
="I2C1"> <Çme>
I2C3
</Çme> <ba£Add»ss>0x40007800</ba£Add»ss> <š‹¼u±> <Çme>
I2C3_EV
</Çme> <desütiÚ>I2C3_EV</desütiÚ> <v®ue>92</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
I2C3_ER
</Çme> <desütiÚ>I2C3_ER</desütiÚ> <v®ue>93</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>
FLASH
</Çme> <desütiÚ>
FÏsh
</desütiÚ> <groupName>FÏsh</groupName> <ba£Add»ss>0x40022000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>FLASH</Çme> <desütiÚ>FLASH</desütiÚ> <v®ue>4</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
ACR
</Çme> <di¥ÏyName>ACR</di¥ÏyName> <desütiÚ>
Acûss
 
cÚŒÞ
 </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000600</»£tV®ue> <f›lds> <f›ld> <Çme>
LATENCY
</Çme> <desütiÚ>
L©’cy
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
PRFTEN
</Çme> <desütiÚ>
P»ãtch
ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ICEN
</Çme> <desütiÚ>
In¡ruùiÚ
 
ÿche
ƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DCEN
</Çme> <desütiÚ>D©¨ÿch’abË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ICRST
</Çme> <desütiÚ>In¡ruùiÚ cach
»£t
</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DCRST
</Çme> <desütiÚ>D©¨ÿch»£t</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RUN_PD
</Çme> <desütiÚ>FÏsh 
Pow”
-
down
 mod
duršg
 
Low
-
pow”
 
run
 mode</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SLEEP_PD
</Çme> <desütiÚ>FÏsh Pow”-dowÀmodduršg Low-pow” 
¦“p
 mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_SWEN
</Çme> <desütiÚ>
Debug
 
soáw¬e
ƒÇbË</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PDKEYR
</Çme> <di¥ÏyName>PDKEYR</di¥ÏyName> <desütiÚ>Pow” dowÀ
key
 </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PDKEYR</Çme> <desütiÚ>RUN_PD iÀ
FLASH_ACR
 key</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
KEYR
</Çme> <di¥ÏyName>KEYR</di¥ÏyName> <desütiÚ>FÏsh key </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>KEYR</Çme> <desütiÚ>KEYR</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
OPTKEYR
</Çme> <di¥ÏyName>OPTKEYR</di¥ÏyName> <desütiÚ>
O±iÚ
 by‹ key </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OPTKEYR</Çme> <desütiÚ>O±iÚ by‹ key</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
SR
</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>Stu </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EOP
</Çme> <desütiÚ>
End
 oà
Ý”©iÚ
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
OPERR
</Çme> <desütiÚ>
O³¿tiÚ
ƒ¼Ü</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PROGERR
</Çme> <desütiÚ>
Prog¿mmšg
ƒ¼Ü</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
WRPERR
</Çme> <desütiÚ>
Wr™e
 
´Ùeùed
ƒ¼Ü</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PGAERR
</Çme> <desütiÚ>Prog¿mmšg 
®ignm’t
ƒ¼Ü</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
SIZERR
</Çme> <desütiÚ>
Size
ƒ¼Ü</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PGSERR
</Çme> <desütiÚ>Prog¿mmšg 
£qu’û
ƒ¼Ü</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
MISERR
</Çme> <desütiÚ>
Fa¡
 
´og¿mmšg
 d©¨
miss
ƒ¼Ü</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
FASTERR
</Çme> <desütiÚ>Fa¡…rog¿mmšgƒ¼Ü</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
RDERR
</Çme> <desütiÚ>
PCROP
„—dƒ¼Ü</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
OPTVERR
</Çme> <desütiÚ>O±iÚ 
v®id™y
ƒ¼Ü</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
BSY
</Çme> <desütiÚ>
Busy
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>FÏsh cÚŒÞ </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xC0000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PG
</Çme> <desütiÚ>Prog¿mmšg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PER
</Çme> <desütiÚ>
Page
 
”a£
</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MER1
</Çme> <desütiÚ>
Bªk
 1 
Mass
ƒ¿£</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PNB
</Çme> <desütiÚ>Pag
numb”
</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
STRT
</Çme> <desütiÚ>S¹</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OPTSTRT
</Çme> <desütiÚ>
O±iÚs
 
modifiÿtiÚ
 
¡¬t
</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSTPG
</Çme> <desütiÚ>Fa¡…rog¿mmšg</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOPIE
</Çme> <desütiÚ>End oàÝ”©iÚ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ERRIE
</Çme> <desütiÚ>E¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RDERRIE
</Çme> <desütiÚ>PCROP„—dƒ¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OBL_LAUNCH
</Çme> <desütiÚ>
FÜû
h
ÝtiÚ
 by‹ 
lßdšg
</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SEC_PROT1
</Çme> <desütiÚ>SEC_PROT1</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OPTLOCK
</Çme> <desütiÚ>O±iÚ 
Lock
</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LOCK
</Çme> <desütiÚ>
FLASH_CR
 Lock</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
ECCR
</Çme> <di¥ÏyName>ECCR</di¥ÏyName> <desütiÚ>FÏsh 
ECC
 </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ADDR_ECC
</Çme> <desütiÚ>ECC 
çž
‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>19</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
BK_ECC
</Çme> <desütiÚ>BK_ECC</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
SYSF_ECC
</Çme> <desütiÚ>SYSF_ECC</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
ECCIE
</Çme> <desütiÚ>ECCIE</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ECCC2
</Çme> <desütiÚ>ECC 
cÜ»ùiÚ
</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ECCD2
</Çme> <desütiÚ>
ECC2
 d‘eùiÚ</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ECCC
</Çme> <desütiÚ>ECC cÜ»ùiÚ</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ECCD
</Çme> <desütiÚ>ECC d‘eùiÚ</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
OPTR
</Çme> <di¥ÏyName>OPTR</di¥ÏyName> <desütiÚ>FÏsh o±iÚ </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xF0000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RDP
</Çme> <desütiÚ>
R—d
 
´ÙeùiÚ
 
Ëv–
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
BOR_LEV
</Çme> <desütiÚ>
BOR
„e£ˆ
Lev–
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
nRST_STOP
</Çme> <desütiÚ>nRST_STOP</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
nRST_STDBY
</Çme> <desütiÚ>nRST_STDBY</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
nRST_SHDW
</Çme> <desütiÚ>nRST_SHDW</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDWG_SW
</Çme> <desütiÚ>Ind•’d’ˆ
w©chdog
 
£ËùiÚ
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IWDG_STOP
</Çme> <desütiÚ>Ind•’d’ˆw©chdog couÁ” 
ä“ze
 iÀStÝ mode</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IWDG_STDBY
</Çme> <desütiÚ>Ind•’d’ˆw©chdog couÁ” f»ezš 
Sndby
 mode</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WWDG_SW
</Çme> <desütiÚ>Wšdow w©chdog s–eùiÚ</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
nBOOT1
</Çme> <desütiÚ>
BoÙ
 
cÚfigu¿tiÚ
</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SRAM2_PE
</Çme> <desütiÚ>
SRAM2
 
·r™y
 checkƒÇbË</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SRAM2_RST
</Çme> <desütiÚ>SRAM2 
E¿£
 
wh’
 
sy¡em
„e£t</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
nSWBOOT0
</Çme> <desütiÚ>nSWBOOT0</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
nBOOT0
</Çme> <desütiÚ>nBOOT0</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
NRST_MODE
</Çme> <desütiÚ>NRST_MODE</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
IRHEN
</Çme> <desütiÚ>IRHEN</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PCROP1SR
</Çme> <di¥ÏyName>PCROP1SR</di¥ÏyName> <desütiÚ>FÏsh Bªk 1 PCROP S¹‡dd»s </desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFFFF0000</»£tV®ue> <f›lds> <f›ld> <Çme>
PCROP1_STRT
</Çme> <desütiÚ>Bªk 1 PCROP 
¬—
 s¹ off£t</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>15</b™Width> </f›ld> </f›lds> </> <> <Çme>
PCROP1ER
</Çme> <di¥ÏyName>PCROP1ER</di¥ÏyName> <desütiÚ>FÏsh Bªk 1 PCROP End‡dd»s </desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0FFF0000</»£tV®ue> <f›lds> <f›ld> <Çme>
PCROP1_END
</Çme> <desütiÚ>Bªk 1 PCROP‡»¨’d off£t</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>15</b™Width> </f›ld> <f›ld> <Çme>
PCROP_RDP
</Çme> <desütiÚ>PCROP‡»¨
´e£rved
 wh’ RDP†ev– 
deü—£d
</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
WRP1AR
</Çme> <di¥ÏyName>WRP1AR</di¥ÏyName> <desütiÚ>FÏsh Bªk 1 
WRP
‡»¨
A
‡dd»s </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
WRP1A_STRT
</Çme> <desütiÚ>Bªk 1 WRP 
fœ¡
‡»¨¡¬ˆoff£t</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
WRP1A_END
</Çme> <desütiÚ>Bªk 1 WRP fœ¡‡»¨Aƒnd off£t</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>7</b™Width> </f›ld> </f›lds> </> <> <Çme>
WRP1BR
</Çme> <di¥ÏyName>WRP1BR</di¥ÏyName> <desütiÚ>FÏsh Bªk 1 WRP‡»¨
B
‡dd»s </desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
WRP1B_STRT
</Çme> <desütiÚ>Bªk 1 WRP 
£cÚd
‡»¨Bƒnd off£t</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
WRP1B_END
</Çme> <desütiÚ>Bªk 1 WRP secÚd‡»¨B s¹ off£t</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>7</b™Width> </f›ld> </f›lds> </> <> <Çme>
SEC1R
</Çme> <di¥ÏyName>SEC1R</di¥ÏyName> <desütiÚ>
£cu¿bË
‡»¨
bªk1
 </desütiÚ> <add»ssOff£t>0x70</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFF00FF00</»£tV®ue> <f›lds> <f›ld> <Çme>
BOOT_LOCK
</Çme> <desütiÚ>BOOT_LOCK</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SEC_SIZE1
</Çme> <desütiÚ>SEC_SIZE1</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
DBGMCU
</Çme> <desütiÚ>Debug 
suµÜt
</desütiÚ> <groupName>DBGMCU</groupName> <ba£Add»ss>0xE0042000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
IDCODE
</Çme> <di¥ÏyName>IDCODE</di¥ÏyName> <desütiÚ>
MCU
 Deviû 
ID
 
Code
 Regi¡”</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>
DEV_ID
</Çme> <desütiÚ>Deviû 
Id’tif›r
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> <f›ld> <Çme>
REV_ID
</Çme> <desütiÚ>
RevisiÚ
 Id’tif›r</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>Debug MCU CÚfigu¿tiÚ Regi¡”</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>
DBG_SLEEP
</Çme> <desütiÚ>Debug 
SË•
 
Mode
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_STOP
</Çme> <desütiÚ>Debug StÝ Mode</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_STANDBY
</Çme> <desütiÚ>Debug Sndby Mode</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TRACE_IOEN
</Çme> <desütiÚ>
T¿û
 
pš
 
assignm’t
 cÚŒÞ</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TRACE_MODE
</Çme> <desütiÚ>T¿û…š‡ssignm’ˆcÚŒÞ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
APB1L_FZ
</Çme> <di¥ÏyName>APB1L_FZ</di¥ÏyName> <desütiÚ>
APB
 Low 
F»eze
 Regi¡” 1</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>
DBG_TIMER2_STOP
</Çme> <desütiÚ>Debug Tim” 2 
¡Ý³d
 wh’ 
CÜe
 i 
h®‹d
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM3_STOP
</Çme> <desütiÚ>
TIM3
 couÁ” stÝ³d wh’ 
cÜe
 i h®‹d</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM4_STOP
</Çme> <desütiÚ>
TIM4
 couÁ” stÝ³d wh’ cÜi h®‹d</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM5_STOP
</Çme> <desütiÚ>
TIM5
 couÁ” stÝ³d wh’ cÜi h®‹d</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIMER6_STOP
</Çme> <desütiÚ>Debug Tim” 6 stÝ³d wh’ CÜi h®‹d</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM7_STOP
</Çme> <desütiÚ>
TIM7
 couÁ” stÝ³d wh’ cÜi h®‹d</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_RTC_STOP
</Çme> <desütiÚ>Debug 
RTC
 stÝ³d wh’ CÜi h®‹d</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_WWDG_STOP
</Çme> <desütiÚ>Debug Wšdow 
Wachdog
 stÝ³d wh’ CÜi h®‹d</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_IWDG_STOP
</Çme> <desütiÚ>Debug Ind•’d’ˆWachdog stÝ³d wh’ CÜi h®‹d</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_I2C1_STOP
</Çme> <desütiÚ>
I2C1
 SMBUSimeouˆmod¡Ý³d wh’ cÜi h®‹d</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_I2C2_STOP
</Çme> <desütiÚ>I2C2 SMBUSimeouˆmod¡Ý³d wh’ cÜi h®‹d</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_I2C3_STOP
</Çme> <desütiÚ>I2C3 SMBUSimeouˆmod¡Ý³d wh’ cÜi h®‹d</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_LPTIMER_STOP
</Çme> <desütiÚ>
LPTIM1
 couÁ” stÝ³d wh’ cÜi h®‹d</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
APB1H_FZ
</Çme> <di¥ÏyName>APB1H_FZ</di¥ÏyName> <desütiÚ>APB Low F»ezRegi¡” 2</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>
DBG_I2C4_STOP
</Çme> <desütiÚ>DBG_I2C4_STOP</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
APB2_FZ
</Çme> <di¥ÏyName>APB2_FZ</di¥ÏyName> <desütiÚ>APB 
High
 F»ezRegi¡”</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0</»£tV®ue> <f›lds> <f›ld> <Çme>
DBG_TIM1_STOP
</Çme> <desütiÚ>
TIM1
 couÁ” stÝ³d wh’ cÜi h®‹d</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM8_STOP
</Çme> <desütiÚ>
TIM8
 couÁ” stÝ³d wh’ cÜi h®‹d</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM15_STOP
</Çme> <desütiÚ>
TIM15
 couÁ” stÝ³d wh’ cÜi h®‹d</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM16_STOP
</Çme> <desütiÚ>
TIM16
 couÁ” stÝ³d wh’ cÜi h®‹d</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM17_STOP
</Çme> <desütiÚ>
TIM17
 couÁ” stÝ³d wh’ cÜi h®‹d</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_TIM20_STOP
</Çme> <desütiÚ>
TIM20couÁ”
 stÝ³d wh’ cÜi h®‹d</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_HRTIM0_STOP
</Çme> <desütiÚ>DBG_HRTIM0_STOP</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_HRTIM1_STOP
</Çme> <desütiÚ>DBG_HRTIM0_STOP</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_HRTIM2_STOP
</Çme> <desütiÚ>DBG_HRTIM0_STOP</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DBG_HRTIM3_STOP
</Çme> <desütiÚ>DBG_HRTIM0_STOP</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
RCC
</Çme> <desütiÚ>
Re£t
‡nd clock cÚŒÞ</desütiÚ> <groupName>RCC</groupName> <ba£Add»ss>0x40021000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>RCC</Çme> <desütiÚ>RCC</desütiÚ> <v®ue>5</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>Clock cÚŒÞ </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000063</»£tV®ue> <f›lds> <f›ld> <Çme>
PLLSYSRDY
</Çme> <desütiÚ>
Maš
 
PLL
 clock 
»ady
 fÏg</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
PLLSYSON
</Çme> <desütiÚ>Maš PLLƒÇbË</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
HSECSSON
</Çme> <desütiÚ>Clock 
£cur™y
 sy¡emƒÇbË</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> <acûss>wr™e-Úly</acûss> </f›ld> <f›ld> <Çme>
HSEBYP
</Çme> <desütiÚ>
HSE
 
üy¡®
 
oscžÏtÜ
 
by·ss
</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
HSERDY
</Çme> <desütiÚ>HSE clock„—dy fÏg</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
HSEON
</Çme> <desütiÚ>HSE clockƒÇbË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
HSIRDY
</Çme> <desütiÚ>
HSI
 clock„—dy fÏg</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
HSIKERON
</Çme> <desütiÚ>HSI 
®ways
ƒÇbË ³rh”® 
k”Ãls
</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
HSION
</Çme> <desütiÚ>HSI clockƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
ICSCR
</Çme> <di¥ÏyName>ICSCR</di¥ÏyName> <desütiÚ>
IÁ”Çl
 clock 
sourûs
 
ÿlib¿tiÚ
 </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x40000000</»£tV®ue> <f›lds> <f›ld> <Çme>
HSICAL0
</Çme> <desütiÚ>IÁ”ÇÈHigh 
S³ed
 clock 
C®ib¿tiÚ
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
HSITRIM
</Çme> <desütiÚ>IÁ”ÇÈHigh S³ed clock 
Œimmšg
</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>7</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
CFGR
</Çme> <di¥ÏyName>CFGR</di¥ÏyName> <desütiÚ>Clock cÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000005</»£tV®ue> <f›lds> <f›ld> <Çme>
MCOPRE
</Çme> <desütiÚ>
MiüocÚŒÞËr
 clock ouuˆ´esÿËr</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
MCOSEL
</Çme> <desütiÚ>MiüocÚŒÞË¸þock ouut</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PPRE2
</Çme> <desütiÚ>APB high-
¥“d
…»sÿË¸(
APB2
)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PPRE1
</Çme> <desütiÚ>
PB
†ow-¥“d…»sÿË¸(
APB1
)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
HPRE
</Çme> <desütiÚ>
AHB
…»sÿËr</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
SWS
</Çme> <desütiÚ>Sy¡em clock ¡©us</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
SW
</Çme> <desütiÚ>Sy¡em clock </desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
PLLSYSCFGR
</Çme> <di¥ÏyName>PLLSYSCFGR</di¥ÏyName> <desütiÚ>PLL cÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00001000</»£tV®ue> <f›lds> <f›ld> <Çme>
PLLSYSPDIV
</Çme> <desütiÚ>Maš PLL 
divisiÚ
 
çùÜ
 
PLLSAI2CLK
</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
PLLSYSR
</Çme> <desütiÚ>Maš PLL divisiÚ faùÜ 
PLLCLK
 (sy¡em clock)</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PLLSYSREN
</Çme> <desütiÚ>Maš PLL PLLCLK ouuˆ’abË</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PLLSYSQ
</Çme> <desütiÚ>Maš PLL divisiÚ faùÜ 
PLLUSB1CLK
(48 
MHz
 clock)</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PLLSYSQEN
</Çme> <desütiÚ>Maš PLL PLLUSB1CLK ouuˆ’abË</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PLLSYSP
</Çme> <desütiÚ>Maš PLL divisiÚ faùÜ 
PLLSAI3CLK
 (
SAI1
‡nd 
SAI2
 clock)</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PLLPEN
</Çme> <desütiÚ>Maš PLL PLLSAI3CLK ouuˆ’abË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PLLSYSN
</Çme> <desütiÚ>Maš PLL 
muÉliÿtiÚ
 faùÜ 
VCO
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
PLLSYSM
</Çme> <desütiÚ>
DivisiÚ
 faùÜ th
maš
 PLL‡nd 
audio
 
	$PLL
 (
PLLSAI1
 
ªd
 
PLLSAI2
è
šput
 
þock
</
desütiÚ
> <
b™Off£t
>4</b™Off£t> <
b™Width
>4</b™Width> </
f›ld
> <f›ld> <
Çme
>
PLLSRC
</Çme> <desütiÚ>
Maš
 
PLL
, PLLSAI1‡nd PLLSAI2 
’Œy
 clock 
sourû
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </
f›lds
> </> <> <Çme>
CIER
</Çme> <
di¥ÏyName
>CIER</di¥ÏyName> <desütiÚ>
Clock
 
š‹¼u±
 
’abË
 </desütiÚ> <
add»ssOff£t
>0x18</add»ssOff£t> <
size
>0x20</size> <
acûss
>
»ad
-
wr™e
</acûss> <
»£tV®ue
>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LSIRDYIE
</Çme> <desütiÚ>
LSI
 
»ady
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LSERDYIE
</Çme> <desütiÚ>
LSE
„—dy iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HSIRDYIE
</Çme> <desütiÚ>
HSI
„—dy iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HSERDYIE
</Çme> <desütiÚ>
HSE
„—dy iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PLLSYSRDYIE
</Çme> <desütiÚ>PLL„—dy iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LSECSSIE
</Çme> <desütiÚ>LSE clock 
£cur™y
 
sy¡em
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RC48RDYIE
</Çme> <desütiÚ>
HSI48
„—dy iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CIFR
</Çme> <di¥ÏyName>CIFR</di¥ÏyName> <desütiÚ>Clock iÁ”ru± 
æag
 </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-
Úly
</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LSIRDYF
</Çme> <desütiÚ>LSI„—dy iÁ”ru± fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LSERDYF
</Çme> <desütiÚ>LSE„—dy iÁ”ru± fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HSIRDYF
</Çme> <desütiÚ>HSI„—dy iÁ”ru± fÏg</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HSERDYF
</Çme> <desütiÚ>HSE„—dy iÁ”ru± fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PLLSYSRDYF
</Çme> <desütiÚ>PLL„—dy iÁ”ru± fÏg</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HSECSSF
</Çme> <desütiÚ>Clock secur™y sy¡em iÁ”ru± fÏg</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LSECSSF
</Çme> <desütiÚ>LSE Clock secur™y sy¡em iÁ”ru± fÏg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RC48RDYF
</Çme> <desütiÚ>HSI48„—dy iÁ”ru± fÏg</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CICR
</Çme> <di¥ÏyName>CICR</di¥ÏyName> <desütiÚ>Clock iÁ”ru± 
þ—r
 </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LSIRDYC
</Çme> <desütiÚ>LSI„—dy iÁ”ru± cË¬</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LSERDYC
</Çme> <desütiÚ>LSE„—dy iÁ”ru± cË¬</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HSIRDYC
</Çme> <desütiÚ>HSI„—dy iÁ”ru± cË¬</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HSERDYC
</Çme> <desütiÚ>HSE„—dy iÁ”ru± cË¬</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PLLSYSRDYC
</Çme> <desütiÚ>PLL„—dy iÁ”ru± cË¬</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HSECSSC
</Çme> <desütiÚ>Clock secur™y sy¡em iÁ”ru± cË¬</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LSECSSC
</Çme> <desütiÚ>LSE Clock secur™y sy¡em iÁ”ru± cË¬</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RC48RDYC
</Çme> <desütiÚ>HSI48 
oscžÏtÜ
„—dy iÁ”ru± cË¬</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
AHB1RSTR
</Çme> <di¥ÏyName>AHB1RSTR</di¥ÏyName> <desütiÚ>
AHB1
 
³rh”®
 
»£t
 </desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DMA1RST
</Çme> <desütiÚ>
DMA1
„e£t</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMA2RST
</Çme> <desütiÚ>
DMA2
„e£t</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMAMUX1RST
</Çme> <desütiÚ>
DMAMUXRST
</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CORDICRST
</Çme> <desütiÚ>
CORDIC
„e£t</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MATRIXRST
</Çme> <desütiÚ>
MATRIX
„e£t</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FLITFRST_
</Çme> <desütiÚ>
FLITF
„e£t</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CRCRST
</Çme> <desütiÚ>
CRC
„e£t</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
AHB2RSTR
</Çme> <di¥ÏyName>AHB2RSTR</di¥ÏyName> <desütiÚ>
AHB2
…”h”®„e£ˆ</desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
GPIOARST
</Çme> <desütiÚ>
IO
 
pÜt
 
A
„e£t</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIOBRST
</Çme> <desütiÚ>IO…Üˆ
B
„e£t</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIOCRST
</Çme> <desütiÚ>IO…Üˆ
C
„e£t</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIODRST
</Çme> <desütiÚ>IO…Üˆ
D
„e£t</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIOERST
</Çme> <desütiÚ>IO…Üˆ
E
„e£t</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIOFRST
</Çme> <desütiÚ>IO…Üˆ
F
„e£t</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIOGRST
</Çme> <desütiÚ>IO…Üˆ
G
„e£t</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADC12RST
</Çme> <desütiÚ>
ADC
„e£t</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADC345RST_
</Çme> <desütiÚ>
SAR
 
ADC345
 
š‹rçû
„e£t</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DAC1RST_
</Çme> <desütiÚ>
DAC1
 iÁ”çû„e£t</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DAC2RST
</Çme> <desütiÚ>
DAC2
 iÁ”çû„e£t</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DAC3RST
</Çme> <desütiÚ>
DAC3
 iÁ”çû„e£t</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DAC4RST
</Çme> <desütiÚ>
DAC4
 iÁ”çû„e£t</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CRYPTRST
</Çme> <desütiÚ>
Cry±og¿phy
 
moduË
„e£t</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RNGRST
</Çme> <desütiÚ>
Rªdom
 
Numb”
 
G’”©Ü
 moduË„e£t</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
AHB3RSTR
</Çme> <di¥ÏyName>AHB3RSTR</di¥ÏyName> <desütiÚ>
AHB3
…”h”®„e£ˆ</desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
FMCRST
</Çme> <desütiÚ>
FËxibË
 
memÜy
 
cÚŒÞËr
„e£t</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
QUADSPI1RST
</Çme> <desütiÚ>
Quad
 
SPI
 1 moduË„e£t</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
APB1RSTR1
</Çme> <di¥ÏyName>APB1RSTR1</di¥ÏyName> <desütiÚ>
APB1
…”h”®„e£ˆ1</desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LPTIM1RST
</Çme> <desütiÚ>
Low
 
Pow”
 
Tim”
 1„e£t</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C3
</Çme> <desütiÚ>I2C3 iÁ”çû„e£t</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PWRRST
</Çme> <desütiÚ>Pow” iÁ”çû„e£t</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FDCANRST
</Çme> <desütiÚ>
FDCAN
„e£t</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USBDRST
</Çme> <desütiÚ>
USBD
„e£t</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C2RST
</Çme> <desütiÚ>
I2C2
„e£t</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C1RST
</Çme> <desütiÚ>
I2C1
„e£t</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UART5RST
</Çme> <desütiÚ>
UART5
„e£t</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UART4RST
</Çme> <desütiÚ>
UART4
„e£t</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USART3RST
</Çme> <desütiÚ>
USART3
„e£t</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USART2RST
</Çme> <desütiÚ>
USART2
„e£t</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI3RST
</Çme> <desütiÚ>
SPI3
„e£t</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI2RST
</Çme> <desütiÚ>
SPI2
„e£t</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CRSRST
</Çme> <desütiÚ>Clock 
»cov”y
 sy¡em„e£t</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM7RST
</Çme> <desütiÚ>
TIM7
 
tim”
„e£t</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM6RST
</Çme> <desütiÚ>
TIM6
im”„e£t</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM5RST
</Çme> <desütiÚ>
TIM5
im”„e£t</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM4RST
</Çme> <desütiÚ>
TIM3
im”„e£t</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM3RST
</Çme> <desütiÚ>TIM3im”„e£t</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM2RST
</Çme> <desütiÚ>
TIM2
im”„e£t</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
APB1RSTR2
</Çme> <di¥ÏyName>APB1RSTR2</di¥ÏyName> <desütiÚ>APB1…”h”®„e£ˆ2</desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LPUART1RST
</Çme> <desütiÚ>Low-
pow”
 
UART
 1„e£t</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C4RST
</Çme> <desütiÚ>
I2C4
„e£t</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USBPDRST
</Çme> <desütiÚ>
USBPD
„e£t</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
APB2RSTR
</Çme> <di¥ÏyName>APB2RSTR</di¥ÏyName> <desütiÚ>
APB2
…”h”®„e£ˆ</desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SYSCFGRST
</Çme> <desütiÚ>
Sy¡em
 
	$cÚfigu¿tiÚ
 (
SYSCFG
è
»£t
</
desütiÚ
> <
b™Off£t
>0</b™Off£t> <
b™Width
>1</b™Width> </
f›ld
> <f›ld> <
Çme
>
TIM1RST
</Çme> <desütiÚ>
TIM1
 
tim”
„e£t</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI1RST
</Çme> <desütiÚ>
SPI1
„e£t</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM8RST
</Çme> <desütiÚ>
TIM8
im”„e£t</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USART1RST
</Çme> <desütiÚ>
USART1
„e£t</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI4RST
</Çme> <desütiÚ>
SPI
 4„e£t</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM15RST
</Çme> <desütiÚ>
TIM15
im”„e£t</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM16RST
</Çme> <desütiÚ>
TIM16
im”„e£t</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM17RST
</Çme> <desütiÚ>
TIM17
im”„e£t</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM20RST
</Çme> <desütiÚ>
Tim”
 20„e£t</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SAI1RST
</Çme> <desütiÚ>
S”Ÿl
 
audio
 
š‹rçû
 1 (
SAI1
è»£t</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HRTIM1RST
</Çme> <desütiÚ>
HRTIMER
„e£t</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> </
f›lds
> </> <> <Çme>
AHB1ENR
</Çme> <
di¥ÏyName
>AHB1ENR</di¥ÏyName> <desütiÚ>
AHB1
 
³rh”®
 
þock
 
’abË
 </desütiÚ> <
add»ssOff£t
>0x48</add»ssOff£t> <
size
>0x20</size> <
acûss
>
»ad
-
wr™e
</acûss> <
»£tV®ue
>0x00000100</»£tV®ue> <f›lds> <f›ld> <Çme>
DMA1EN
</Çme> <desütiÚ>
DMA1
 clockƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMA2EN
</Çme> <desütiÚ>
DMA2
 clockƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMAMUXEN
</Çme> <desütiÚ>
DMAMUX
 clockƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CORDICEN
</Çme> <desütiÚ>
CORDIC
 clockƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FMACEN
</Çme> <desütiÚ>
FMAC
 clockƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FLITFEN
</Çme> <desütiÚ>
FLITF
 clockƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CRCEN
</Çme> <desütiÚ>
CRC
 clockƒÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
AHB2ENR
</Çme> <di¥ÏyName>AHB2ENR</di¥ÏyName> <desütiÚ>
AHB2
…”h”® clockƒÇbË </desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
GPIOAEN
</Çme> <desütiÚ>
IO
 
pÜt
 
A
 clockƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIOBEN
</Çme> <desütiÚ>IO…Üˆ
B
 clockƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIOCEN
</Çme> <desütiÚ>IO…Üˆ
C
 clockƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIODEN
</Çme> <desütiÚ>IO…Üˆ
D
 clockƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIOEEN
</Çme> <desütiÚ>IO…Üˆ
E
 clockƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIOFEN
</Çme> <desütiÚ>IO…Üˆ
F
 clockƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIOGEN
</Çme> <desütiÚ>IO…Üˆ
G
 clockƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADC12EN
</Çme> <desütiÚ>
ADC
 clockƒÇbË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADC345EN
</Çme> <desütiÚ>
DCMI
 clockƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DAC1
</Çme> <desütiÚ>
AES
 
acûË¿tÜ
 clockƒÇbË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DAC2
</Çme> <desütiÚ>
HASH
 clockƒÇbË</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DAC3
</Çme> <desütiÚ>
Rªdom
 
Numb”
 
G’”©Ü
 clockƒÇbË</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DAC4
</Çme> <desütiÚ>DAC4 clockƒÇbË</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CRYPTEN
</Çme> <desütiÚ>
Cry±og¿phy
 clockƒÇbË</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RNGEN
</Çme> <desütiÚ>Rªdom Numb” G’”©Ü clockƒÇbË</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
AHB3ENR
</Çme> <di¥ÏyName>AHB3ENR</di¥ÏyName> <desütiÚ>
AHB3
…”h”® clockƒÇbË </desütiÚ> <add»ssOff£t>0x50</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
FMCEN
</Çme> <desütiÚ>
FËxibË
 
memÜy
 
cÚŒÞËr
 clockƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
QUADSPI1EN
</Çme> <desütiÚ>
Quad
 SPI 1 
moduË
 clockƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
APB1ENR1
</Çme> <di¥ÏyName>APB1ENR1</di¥ÏyName> <desütiÚ>APB1ENR1</desütiÚ> <add»ssOff£t>0x58</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TIM2EN
</Çme> <desütiÚ>
TIM2
im” clockƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM3EN
</Çme> <desütiÚ>
TIM3
im” clockƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM4EN
</Çme> <desütiÚ>
TIM4
im” clockƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM5EN
</Çme> <desütiÚ>
TIM5
im” clockƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM6EN
</Çme> <desütiÚ>
TIM6
im” clockƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM7EN
</Çme> <desütiÚ>
TIM7
im” clockƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CRSEN
</Çme> <desütiÚ>
CRSþock
ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RTCAPBEN
</Çme> <desütiÚ>
RTC
 
APB
 clockƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WWDGEN
</Çme> <desütiÚ>
Wšdow
 
w©chdog
 clockƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI2EN
</Çme> <desütiÚ>
SPI2
 clockƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SP3EN
</Çme> <desütiÚ>
SPI3
 clockƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USART2EN
</Çme> <desütiÚ>
USART2
 clockƒÇbË</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USART3EN
</Çme> <desütiÚ>
USART3
 clockƒÇbË</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UART4EN
</Çme> <desütiÚ>
UART4
 clockƒÇbË</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UART5EN
</Çme> <desütiÚ>
UART5
 clockƒÇbË</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C1EN
</Çme> <desütiÚ>
I2C1
 clockƒÇbË</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C2EN
</Çme> <desütiÚ>
I2C2
 clockƒÇbË</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USBDEN
</Çme> <desütiÚ>
USBDþock
ƒÇbË</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FDCANEN
</Çme> <desütiÚ>
FDCAN
 clockƒÇbË</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PWREN
</Çme> <desütiÚ>
Pow”
 iÁ”çû clockƒÇbË</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C3
</Çme> <desütiÚ>
OPAMP
 iÁ”çû clockƒÇbË</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LPTIM1EN
</Çme> <desütiÚ>
Low
 
pow”
im” 1 clockƒÇbË</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
APB1ENR2
</Çme> <di¥ÏyName>APB1ENR2</di¥ÏyName> <desütiÚ>
APB1
…”h”® clockƒÇbË 2</desütiÚ> <add»ssOff£t>0x5C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LPUART1EN
</Çme> <desütiÚ>Low…ow” 
UART
 1 clockƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C4EN
</Çme> <desütiÚ>
I2C4
 clockƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USBPDEN
</Çme> <desütiÚ>
USBPD
 clockƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
APB2ENR
</Çme> <di¥ÏyName>APB2ENR</di¥ÏyName> <desütiÚ>APB2ENR</desütiÚ> <add»ssOff£t>0x60</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SYSCFGEN
</Çme> <desütiÚ>SYSCFG clockƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM1EN
</Çme> <desütiÚ>TIM1im” clockƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI1EN
</Çme> <desütiÚ>SPI1 clockƒÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM8EN
</Çme> <desütiÚ>TIM8im” clockƒÇbË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USART1EN
</Çme> <desütiÚ>
USART1þock
ƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI4EN
</Çme> <desütiÚ>SPI 4 clockƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM15EN
</Çme> <desütiÚ>TIM15im” clockƒÇbË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM16EN
</Çme> <desütiÚ>TIM16im” clockƒÇbË</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM17EN
</Çme> <desütiÚ>TIM17im” clockƒÇbË</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM20EN
</Çme> <desütiÚ>Tim” 20 clockƒÇbË</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SAI1EN
</Çme> <desütiÚ>SAI1 clockƒÇbË</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HRTIMEREN
</Çme> <desütiÚ>HRTIMER clockƒÇbË</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
AHB1SMENR
</Çme> <di¥ÏyName>AHB1SMENR</di¥ÏyName> <desütiÚ>AHB1…”h”® 
þocks
ƒÇbË 
š
 
SË•
 
ªd
 
StÝ
 
modes
 </desütiÚ> <add»ssOff£t>0x68</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000130F</»£tV®ue> <f›lds> <f›ld> <Çme>
DMA1SMEN
</Çme> <desütiÚ>DMA1 clock ’abË 
duršg
 SË•‡nd StÝ modes</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMA2SMEN
</Çme> <desütiÚ>DMA2 clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMAMUX1SMEN
</Çme> <desütiÚ>DMAMUX clockƒÇbË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CORDICSMEN
</Çme> <desütiÚ>CORDIC clockƒÇbË duršg 
¦“p
 
mode
</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FLASHSMEN
</Çme> <desütiÚ>
FÏsh
 memÜy iÁ”çû clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SRAM1SMEN
</Çme> <desütiÚ>
SRAM1
 iÁ”çû clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CRCSMEN
</Çme> <desütiÚ>CRCSMEN</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FMACSMEN
</Çme> <desütiÚ>
FMACSM
 clockƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
AHB2SMENR
</Çme> <di¥ÏyName>AHB2SMENR</di¥ÏyName> <desütiÚ>AHB2…”h”® clock ’abË iÀSË•‡nd StÝ mode </desütiÚ> <add»ssOff£t>0x6C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x050F667F</»£tV®ue> <f›lds> <f›ld> <Çme>
GPIOASMEN
</Çme> <desütiÚ>IO…ÜˆA clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIOBSMEN
</Çme> <desütiÚ>IO…ÜˆB clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIOCSMEN
</Çme> <desütiÚ>IO…ÜˆC clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIODSMEN
</Çme> <desütiÚ>IO…ÜˆD clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIOESMEN
</Çme> <desütiÚ>IO…ÜˆE clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIOFSMEN
</Çme> <desütiÚ>IO…ÜˆF clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPIOGSMEN
</Çme> <desütiÚ>IO…ÜˆG clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SRAM2SMEN
</Çme> <desütiÚ>
SRAM2
 iÁ”çû clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SRAM3SMEN
</Çme> <desütiÚ>SRAM2 iÁ”çû clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AD12CSMEN
</Çme> <desütiÚ>ADC clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADC345SMEN
</Çme> <desütiÚ>DCMI clockƒÇbË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DAC1SMEN
</Çme> <desütiÚ>AES‡cûË¿tÜ clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DAC2SMEN
</Çme> <desütiÚ>HASH clockƒÇbË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DAC3SMEN
</Çme> <desütiÚ>DAC3 clockƒÇbË duršg sË• mode</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DAC4SMEN
</Çme> <desütiÚ>DAC4 clockƒÇbË duršg sË• mode</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CRYPTSMEN
</Çme> <desütiÚ>Cry±og¿phy clockƒÇbË duršg sË• mode</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RNGSMEN
</Çme> <desütiÚ>Rªdom Numb” G’”©Ü clockƒÇbË duršg sË• mode</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
AHB3SMENR
</Çme> <di¥ÏyName>AHB3SMENR</di¥ÏyName> <desütiÚ>AHB3…”h”® clock ’abË iÀSË•‡nd StÝ mode </desütiÚ> <add»ssOff£t>0x70</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x000000101</»£tV®ue> <f›lds> <f›ld> <Çme>
FMCSMEN
</Çme> <desütiÚ>FËxibË memÜy cÚŒÞË¸þock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
QUADSPI1SMEN
</Çme> <desütiÚ>
QUAD
 SPI 1 moduË clockƒÇbË duršg sË• mode</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
APB1SMENR1
</Çme> <di¥ÏyName>APB1SMENR1</di¥ÏyName> <desütiÚ>APB1SMENR1</desütiÚ> <add»ssOff£t>0x78</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xD2FECD3F</»£tV®ue> <f›lds> <f›ld> <Çme>
TIM2SMEN
</Çme> <desütiÚ>TIM2im” clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM3SMEN
</Çme> <desütiÚ>TIM3im” clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM4SMEN
</Çme> <desütiÚ>TIM4im” clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM5SMEN
</Çme> <desütiÚ>TIM5im” clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM6SMEN
</Çme> <desütiÚ>TIM6im” clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM7SMEN
</Çme> <desütiÚ>TIM7im” clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CRSSMEN
</Çme> <desütiÚ>
CRS
 clockƒÇbË duršg sË• mode</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RTCAPBSMEN
</Çme> <desütiÚ>RTC APB clockƒÇbË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WWDGSMEN
</Çme> <desütiÚ>Wšdow w©chdog clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI2SMEN
</Çme> <desütiÚ>SPI2 clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SP3SMEN
</Çme> <desütiÚ>SPI3 clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USART2SMEN
</Çme> <desütiÚ>USART2 clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USART3SMEN
</Çme> <desütiÚ>USART3 clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UART4SMEN
</Çme> <desütiÚ>UART4 clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UART5SMEN
</Çme> <desütiÚ>UART5 clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C1SMEN
</Çme> <desütiÚ>I2C1 clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C2SMEN
</Çme> <desütiÚ>I2C2 clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C3SMEN
</Çme> <desütiÚ>I2C3 clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FDCANSMEN
</Çme> <desütiÚ>FDCAN clockƒÇbË duršg sË• mode</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PWRSMEN
</Çme> <desütiÚ>Pow” iÁ”çû clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C3SMEN_3
</Çme> <desütiÚ>
I2C
 3 iÁ”çû clockƒÇbË duršg sË• mode</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LPTIM1SMEN
</Çme> <desütiÚ>Low Pow” 
Tim”1
 clockƒÇbË duršg sË• mode</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
APB1SMENR2
</Çme> <di¥ÏyName>APB1SMENR2</di¥ÏyName> <desütiÚ>APB1…”h”® clock ’abË iÀSË•‡nd StÝ mode 2</desütiÚ> <add»ssOff£t>0x7C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000103</»£tV®ue> <f›lds> <f›ld> <Çme>
LPUART1SMEN
</Çme> <desütiÚ>Low…ow” UART 1 clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C4SMEN
</Çme> <desütiÚ>I2C4 clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USBPDSMEN
</Çme> <desütiÚ>
USB
 
PD
 clockƒÇbË duršg sË• mode</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
APB2SMENR
</Çme> <di¥ÏyName>APB2SMENR</di¥ÏyName> <desütiÚ>APB2SMENR</desütiÚ> <add»ssOff£t>0x80</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0437F801</»£tV®ue> <f›lds> <f›ld> <Çme>
SYSCFGSMEN
</Çme> <desütiÚ>SYSCFG clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM1SMEN
</Çme> <desütiÚ>TIM1im” clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI1SMEN
</Çme> <desütiÚ>SPI1 clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM8SMEN
</Çme> <desütiÚ>TIM8im” clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USART1SMEN
</Çme> <desütiÚ>
USART1þocks
ƒÇbË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPI4SMEN
</Çme> <desütiÚ>
SPI4
im” clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM15SMEN
</Çme> <desütiÚ>TIM15im” clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM16SMEN
</Çme> <desütiÚ>TIM16im” clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM17SMEN
</Çme> <desütiÚ>TIM17im” clock ’abË duršg SË•‡nd StÝ modes</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIM20SMEN
</Çme> <desütiÚ>Tim” 20þ
ock
ƒÇbË duršg sË• mode</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SAI1SMEN
</Çme> <desütiÚ>SAI1 clockƒÇbË duršg sË• mode</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HRTIMERSMEN
</Çme> <desütiÚ>HRTIMER clockƒÇbË duršg sË• mode</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCIPR1
</Çme> <di¥ÏyName>CCIPR1</di¥ÏyName> <desütiÚ>
CCIPR
</desütiÚ> <add»ssOff£t>0x88</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ADC345SEL
</Çme> <desütiÚ>
ADC3
/4/5 clock 
sourû
 
£ËùiÚ
</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
ADCSEL
</Çme> <desütiÚ>
ADCs
 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CLK48SEL
</Çme> <desütiÚ>48 
MHz
 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
FDCANSEL
</Çme> <desütiÚ>
SAI2
 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
SPISEL_
</Çme> <desütiÚ>SAI1 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
SAISEL
</Çme> <desütiÚ>Low…ow”im” 2 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
LPTIM1SEL
</Çme> <desütiÚ>Low…ow”im” 1 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
I2C3SEL
</Çme> <desütiÚ>I2C3 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
I2C2SEL
</Çme> <desütiÚ>I2C2 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
I2C1SEL
</Çme> <desütiÚ>I2C1 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
LPUART1SEL
</Çme> <desütiÚ>
LPUART1
 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
UART5SEL
</Çme> <desütiÚ>UART5 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
UART4SEL
</Çme> <desütiÚ>UART4 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
USART3SEL
</Çme> <desütiÚ>USART3 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
USART2SEL
</Çme> <desütiÚ>USART2 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
USART1SEL
</Çme> <desütiÚ>USART1 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
BDCR
</Çme> <di¥ÏyName>BDCR</di¥ÏyName> <desütiÚ>BDCR</desütiÚ> <add»ssOff£t>0x90</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LSCOSEL
</Çme> <desütiÚ>Low 
¥“d
 clock 
ouut
 s–eùiÚ</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
LSCCOEN
</Çme> <desütiÚ>Low s³ed clock ouuˆ’abË</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
VSWRST
</Çme> <desütiÚ>
Vsw™ch
 
domaš
 
soáw¬e
„e£t</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
RTCEN
</Çme> <desütiÚ>RTC clockƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
RTCSEL
</Çme> <desütiÚ>RTC clock sourû s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
LSECSSD
</Çme> <desütiÚ>LSECSSD</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-
Úly
</acûss> </f›ld> <f›ld> <Çme>
LSECSSON
</Çme> <desütiÚ>LSECSSON</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
LSEDRV
</Çme> <desütiÚ>
SE
 
oscžÏtÜ
 
drive
 
ÿ·bž™y
</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
LSEBYP
</Çme> <desütiÚ>
LSE
 oscžÏtÜ 
by·ss
</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
LSERDY
</Çme> <desütiÚ>LSE oscžÏtÜ 
»ady
</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
LSEON
</Çme> <desütiÚ>LSE oscžÏtÜƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
CSR
</Çme> <di¥ÏyName>CSR</di¥ÏyName> <desütiÚ>CSR</desütiÚ> <add»ssOff£t>0x94</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x0C000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LPWRSTF
</Çme> <desütiÚ>Low-pow”„e£ˆ
æag
</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
WWDGRSTF
</Çme> <desütiÚ>Wšdow w©chdog„e£ˆæag</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
WDGRSTF
</Çme> <desütiÚ>
Ind•’d’t
 
wšdow
 w©chdog„e£ˆæag</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
SFTRSTF
</Çme> <desütiÚ>
Soáw¬e
„e£ˆæag</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
BORRSTF
</Çme> <desütiÚ>
BOR
 fÏg</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
PADRSTF
</Çme> <desütiÚ>
Pad
„e£ˆæag</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
OBLRSTF
</Çme> <desütiÚ>
O±iÚ
 
by‹
 
lßd”
„e£ˆæag</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
RMVF
</Çme> <desütiÚ>
Remove
„e£ˆæag</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
LSIRDY
</Çme> <desütiÚ>
LSI
 oscžÏtÜ„—dy</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
LSION
</Çme> <desütiÚ>LSI oscžÏtÜƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
CRRCR
</Çme> <di¥ÏyName>CRRCR</di¥ÏyName> <desütiÚ>
Clock
 
»cov”y
 
RC
 </desütiÚ> <add»ssOff£t>0x98</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RC48ON
</Çme> <desütiÚ>
HSI48
 clockƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
RC48RDY
</Çme> <desütiÚ>HSI48 clock„—dy fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
RC48CAL
</Çme> <desütiÚ>HSI48 clock 
ÿlib¿tiÚ
</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>9</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
CCIPR2
</Çme> <di¥ÏyName>CCIPR2</di¥ÏyName> <desütiÚ>
P”h”®s
 
šd•’d’t
 clock 
cÚfigu¿tiÚ
 </desütiÚ> <add»ssOff£t>0x9C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
I2C4SEL
</Çme> <desütiÚ>I2C4 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
QUADSPISEL
</Çme> <desütiÚ>
Oùo¥i
 clock sourû s–eùiÚ</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> </
»gi¡”s
> </³rh”®> <³rh”®> <Çme>
PWR
</Çme> <desütiÚ>Pow” 
cÚŒÞ
</desütiÚ> <
groupName
>PWR</groupName> <
ba£Add»ss
>0x40007000</ba£Add»ss> <
add»ssBlock
> <
off£t
>0x0</off£t> <size>0x400</size> <
u§ge
>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
CR1
</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>Pow” cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000200</»£tV®ue> <f›lds> <f›ld> <Çme>
LPR
</Çme> <desütiÚ>Low-pow” 
run
</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
VOS
</Çme> <desütiÚ>
VÞge
 
sÿlšg
 
¿nge
 s–eùiÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
DBP
</Çme> <desütiÚ>
Di§bË
 
backup
 domaš wr™
´ÙeùiÚ
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LPMS
</Çme> <desütiÚ>Low-pow” mod£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>
CR2
</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>Pow” cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PVMEN1
</Çme> <desütiÚ>
P”h”®
 
vÞge
 
mÚ™Üšg
 1ƒÇbË: 
VDDA
 
vs
. 
COMP
 
mš
 vÞge</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PLS
</Çme> <desütiÚ>Pow” vÞg
d‘eùÜ
 
Ëv–
 s–eùiÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
PVDE
</Çme> <desütiÚ>Pow” vÞgd‘eùÜƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PVMEN2
</Çme> <desütiÚ>P”h”® vÞgmÚ™Üšg 2ƒÇbË: VDDA vs. 
Fa¡
 
DAC
 mš vÞge</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PVMEN3
</Çme> <desütiÚ>P”h”® vÞgmÚ™Üšg 3ƒÇbË: VDDA vs. ADC mš vÞg1.62
V
</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PVMEN4
</Çme> <desütiÚ>P”h”® vÞgmÚ™Üšg 4ƒÇbË: VDDA vs. OPAMP/DAC mš vÞge</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CR3
</Çme> <di¥ÏyName>CR3</di¥ÏyName> <desütiÚ>Pow” cÚŒÞ 3</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0X00008000</»£tV®ue> <f›lds> <f›ld> <Çme>
EWUP1
</Çme> <desütiÚ>
EÇbË
 
Wakeup
 
pš
 
WKUP1
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EWUP2
</Çme> <desütiÚ>EÇbË Wakeu°pš 
WKUP2
</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EWUP3
</Çme> <desütiÚ>EÇbË Wakeu°pš 
WKUP3
</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EWUP4
</Çme> <desütiÚ>EÇbË Wakeu°pš 
WKUP4
</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EWUP5
</Çme> <desütiÚ>EÇbË Wakeu°pš 
WKUP5
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RRS
</Çme> <desütiÚ>SRAM2 
»‹ÁiÚ
 iÀ
Sndby
 mode</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
APC
</Çme> <desütiÚ>
Aµly
 
puÎ
-
up
‡nd…uÎ-
down
 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UCPD1_STDBY
</Çme> <desütiÚ>
STDBY
</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UCPD1_DBDIS
</Çme> <desütiÚ>
DBDIS
</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EIWUL
</Çme> <desütiÚ>EÇbË 
ex‹º®
 
WakeUp
 
lše
</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CR4
</Çme> <di¥ÏyName>CR4</di¥ÏyName> <desütiÚ>Pow” cÚŒÞ 4</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
VBRS
</Çme> <desütiÚ>
VBAT
 
b©‹ry
 
ch¬gšg
 
»si¡Ü
 s–eùiÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
VBE
</Çme> <desütiÚ>VBAT b©‹ry ch¬gšgƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WP5
</Çme> <desütiÚ>Wakeu°pš WKUP5 
pÞ¬™y
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WP4
</Çme> <desütiÚ>Wakeu°pš WKUP4…Þ¬™y</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WP3
</Çme> <desütiÚ>Wakeu°pš WKUP3…Þ¬™y</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WP2
</Çme> <desütiÚ>Wakeu°pš WKUP2…Þ¬™y</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WP1
</Çme> <desütiÚ>Wakeu°pš WKUP1…Þ¬™y</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SR1
</Çme> <di¥ÏyName>SR1</di¥ÏyName> <desütiÚ>Pow” 
¡©us
 1</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
WUFI
</Çme> <desütiÚ>Wakeu°æag 
š‹º®
</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SBF
</Çme> <desütiÚ>Sndby fÏg</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WUF5
</Çme> <desütiÚ>Wakeu°æag 5</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WUF4
</Çme> <desütiÚ>Wakeu°æag 4</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WUF3
</Çme> <desütiÚ>Wakeu°æag 3</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WUF2
</Çme> <desütiÚ>Wakeu°æag 2</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WUF1
</Çme> <desütiÚ>Wakeu°æag 1</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SR2
</Çme> <di¥ÏyName>SR2</di¥ÏyName> <desütiÚ>Pow” stu 2</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PVMO4
</Çme> <desütiÚ>P”h”® vÞgmÚ™Üšg ouut: VDDA vs. 2.2 V</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PVMO3
</Çme> <desütiÚ>P”h”® vÞgmÚ™Üšg ouut: VDDA vs. 1.62 V</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PVMO2
</Çme> <desütiÚ>P”h”® vÞgmÚ™Üšg ouut: 
VDDIO2
 vs. 0.9 V</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PVMO1
</Çme> <desütiÚ>P”h”® vÞgmÚ™Üšg ouut: 
VDDUSB
 vs. 1.2 V</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PVDO
</Çme> <desütiÚ>Pow” vÞgd‘eùÜ ouut</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
VOSF
</Çme> <desütiÚ>VÞgsÿlšg fÏg</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
REGLPF
</Çme> <desütiÚ>Low-pow” 
»guÏtÜ
 fÏg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
REGLPS
</Çme> <desütiÚ>Low-pow”„eguÏtÜ 
¡¬‹d
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SCR
</Çme> <di¥ÏyName>SCR</di¥ÏyName> <desütiÚ>Pow” stu 
þ—r
 </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CSBF
</Çme> <desütiÚ>
CË¬
 
¡ªdby
 fÏg</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CWUF5
</Çme> <desütiÚ>CË¬ 
wakeup
 fÏg 5</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CWUF4
</Çme> <desütiÚ>CË¬ wakeu°æag 4</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CWUF3
</Çme> <desütiÚ>CË¬ wakeu°æag 3</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CWUF2
</Çme> <desütiÚ>CË¬ wakeu°æag 2</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CWUF1
</Çme> <desütiÚ>CË¬ wakeu°æag 1</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PUCRA
</Çme> <di¥ÏyName>PUCRA</di¥ÏyName> <desütiÚ>Pow” 
PÜt
 A…uÎ-u°cÚŒÞ </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PU15
</Çme> <desütiÚ>PÜˆA…uÎ-u°
b™
 
	`y
 (
y
=0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PU13
</Çme> <desütiÚ>PÜˆA…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PU12
</Çme> <desütiÚ>PÜˆA…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PU11
</Çme> <desütiÚ>PÜˆA…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PU10
</Çme> <desütiÚ>PÜˆA…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PU9
</Çme> <desütiÚ>PÜˆA…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PU8
</Çme> <desütiÚ>PÜˆA…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PU7
</Çme> <desütiÚ>PÜˆA…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PU6
</Çme> <desütiÚ>PÜˆA…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PU5
</Çme> <desütiÚ>PÜˆA…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PU4
</Çme> <desütiÚ>PÜˆA…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PU3
</Çme> <desütiÚ>PÜˆA…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PU2
</Çme> <desütiÚ>PÜˆA…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PU1
</Çme> <desütiÚ>PÜˆA…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PU0
</Çme> <desütiÚ>PÜˆA…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PDCRA
</Çme> <di¥ÏyName>PDCRA</di¥ÏyName> <desütiÚ>Pow” PÜˆA…uÎ-dowÀcÚŒÞ </desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PD14
</Çme> <desütiÚ>PÜˆA…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PD12
</Çme> <desütiÚ>PÜˆA…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PD11
</Çme> <desütiÚ>PÜˆA…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PD10
</Çme> <desütiÚ>PÜˆA…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PD9
</Çme> <desütiÚ>PÜˆA…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PD8
</Çme> <desütiÚ>PÜˆA…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PD7
</Çme> <desütiÚ>PÜˆA…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PD6
</Çme> <desütiÚ>PÜˆA…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PD5
</Çme> <desütiÚ>PÜˆA…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PD4
</Çme> <desütiÚ>PÜˆA…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PD3
</Çme> <desütiÚ>PÜˆA…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PD2
</Çme> <desütiÚ>PÜˆA…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PD1
</Çme> <desütiÚ>PÜˆA…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PD0
</Çme> <desütiÚ>PÜˆA…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PUCRB
</Çme> <di¥ÏyName>PUCRB</di¥ÏyName> <desütiÚ>Pow” PÜˆB…uÎ-u°cÚŒÞ </desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PU15</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PU14
</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU13</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU12</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU11</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU10</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU9</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU8</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU7</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU6</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU5</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU4</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU3</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU2</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU1</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU0</Çme> <desütiÚ>PÜˆB…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PDCRB
</Çme> <di¥ÏyName>PDCRB</di¥ÏyName> <desütiÚ>Pow” PÜˆB…uÎ-dowÀcÚŒÞ </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PD15
</Çme> <desütiÚ>PÜˆB…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD14</Çme> <desütiÚ>PÜˆB…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PD13
</Çme> <desütiÚ>PÜˆB…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD12</Çme> <desütiÚ>PÜˆB…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD11</Çme> <desütiÚ>PÜˆB…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD10</Çme> <desütiÚ>PÜˆB…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD9</Çme> <desütiÚ>PÜˆB…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD8</Çme> <desütiÚ>PÜˆB…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD7</Çme> <desütiÚ>PÜˆB…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD6</Çme> <desütiÚ>PÜˆB…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD5</Çme> <desütiÚ>PÜˆB…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD3</Çme> <desütiÚ>PÜˆB…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD2</Çme> <desütiÚ>PÜˆB…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD1</Çme> <desütiÚ>PÜˆB…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD0</Çme> <desütiÚ>PÜˆB…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PUCRC
</Çme> <di¥ÏyName>PUCRC</di¥ÏyName> <desütiÚ>Pow” PÜˆC…uÎ-u°cÚŒÞ </desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PU15</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU14</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU13</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU12</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU11</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU10</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU9</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU8</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU7</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU6</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU5</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU4</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU3</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU2</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU1</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU0</Çme> <desütiÚ>PÜˆC…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PDCRC
</Çme> <di¥ÏyName>PDCRC</di¥ÏyName> <desütiÚ>Pow” PÜˆC…uÎ-dowÀcÚŒÞ </desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PD15</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD14</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD13</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD12</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD11</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD10</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD9</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD8</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD7</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD6</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD5</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD4</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD3</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD2</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD1</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD0</Çme> <desütiÚ>PÜˆC…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PUCRD
</Çme> <di¥ÏyName>PUCRD</di¥ÏyName> <desütiÚ>Pow” PÜˆD…uÎ-u°cÚŒÞ </desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PU15</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU14</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU13</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU12</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU11</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU10</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU9</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU8</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU7</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU6</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU5</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU4</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU3</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU2</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU1</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU0</Çme> <desütiÚ>PÜˆD…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PDCRD
</Çme> <di¥ÏyName>PDCRD</di¥ÏyName> <desütiÚ>Pow” PÜˆD…uÎ-dowÀcÚŒÞ </desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PD15</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD14</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD13</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD12</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD11</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD10</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD9</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD8</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD7</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD6</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD5</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD4</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD3</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD2</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD1</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD0</Çme> <desütiÚ>PÜˆD…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PUCRE
</Çme> <di¥ÏyName>PUCRE</di¥ÏyName> <desütiÚ>Pow” PÜˆE…uÎ-u°cÚŒÞ </desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PU15</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU14</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU13</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU12</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU11</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU10</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU9</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU8</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU7</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU6</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU5</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU4</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU3</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU2</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU1</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU0</Çme> <desütiÚ>PÜˆE…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PDCRE
</Çme> <di¥ÏyName>PDCRE</di¥ÏyName> <desütiÚ>Pow” PÜˆE…uÎ-dowÀcÚŒÞ </desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PD15</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD14</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD13</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD12</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD11</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD10</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD9</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD8</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD7</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD6</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD5</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD4</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD3</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD2</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD1</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD0</Çme> <desütiÚ>PÜˆE…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PUCRF
</Çme> <di¥ÏyName>PUCRF</di¥ÏyName> <desütiÚ>Pow” PÜˆF…uÎ-u°cÚŒÞ </desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PU15</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU14</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU13</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU12</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU11</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU10</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU9</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU8</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU7</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU6</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU5</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU4</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU3</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU2</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU1</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU0</Çme> <desütiÚ>PÜˆF…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PDCRF
</Çme> <di¥ÏyName>PDCRF</di¥ÏyName> <desütiÚ>Pow” PÜˆF…uÎ-dowÀcÚŒÞ </desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PD15</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD14</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD13</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD12</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD11</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD10</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD9</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD8</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD7</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD6</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD5</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD4</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD3</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD2</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD1</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD0</Çme> <desütiÚ>PÜˆF…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PUCRG
</Çme> <di¥ÏyName>PUCRG</di¥ÏyName> <desütiÚ>Pow” PÜˆG…uÎ-u°cÚŒÞ </desütiÚ> <add»ssOff£t>0x50</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PU10</Çme> <desütiÚ>PÜˆG…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU9</Çme> <desütiÚ>PÜˆG…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU8</Çme> <desütiÚ>PÜˆG…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU7</Çme> <desütiÚ>PÜˆG…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU6</Çme> <desütiÚ>PÜˆG…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU5</Çme> <desütiÚ>PÜˆG…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU4</Çme> <desütiÚ>PÜˆG…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU3</Çme> <desütiÚ>PÜˆG…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU2</Çme> <desütiÚ>PÜˆG…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU1</Çme> <desütiÚ>PÜˆG…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PU0</Çme> <desütiÚ>PÜˆG…uÎ-u°b™ y (y=0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PDCRG
</Çme> <di¥ÏyName>PDCRG</di¥ÏyName> <desütiÚ>Pow” PÜˆG…uÎ-dowÀcÚŒÞ </desütiÚ> <add»ssOff£t>0x54</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PD10</Çme> <desütiÚ>PÜˆG…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD9</Çme> <desütiÚ>PÜˆG…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD8</Çme> <desütiÚ>PÜˆG…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD7</Çme> <desütiÚ>PÜˆG…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD6</Çme> <desütiÚ>PÜˆG…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD5</Çme> <desütiÚ>PÜˆG…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD4</Çme> <desütiÚ>PÜˆG…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD3</Çme> <desütiÚ>PÜˆG…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD2</Çme> <desütiÚ>PÜˆG…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD1</Çme> <desütiÚ>PÜˆG…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PD0</Çme> <desütiÚ>PÜˆG…uÎ-dowÀb™ y (y=0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CR5
</Çme> <di¥ÏyName>CR5</di¥ÏyName> <desütiÚ>Pow” cÚŒÞ 5</desütiÚ> <add»ssOff£t>0x80</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000100</»£tV®ue> <f›lds> <f›ld> <Çme>
R1MODE
</Çme> <desütiÚ>
Maš
 
»guÏr
„ªg1 mode</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
RNG
</Çme> <desütiÚ>Rªdom 
numb”
 
g’”©Ü
</desütiÚ> <groupName>RNG</groupName> <ba£Add»ss>0x50060800</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <
š‹¼u±
> <Çme>RNG</Çme> <desütiÚ>RNG</desütiÚ> <
v®ue
>90</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
CR
</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>cÚŒÞ </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CED
</Çme> <desütiÚ>Clock 
”rÜ
 
d‘eùiÚ
</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IE
</Çme> <desütiÚ>
IÁ”ru±
ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RNGEN</Çme> <desütiÚ>Rªdom‚umb” g’”©ÜƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SR
</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SEIS
</Çme> <desütiÚ>
S“d
ƒ¼Ü iÁ”ru± stus</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
CEIS
</Çme> <desütiÚ>Clockƒ¼Ü iÁ”ru± stus</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
SECS
</Çme> <desütiÚ>S“dƒ¼Ü 
cu¼’t
 stus</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
CECS
</Çme> <desütiÚ>Clockƒ¼Ü cu¼’ˆ¡©us</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
DRDY
</Çme> <desütiÚ>
D©a
„—dy</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
DR
</Çme> <di¥ÏyName>DR</di¥ÏyName> <desütiÚ>
d©a
 </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RNDATA
</Çme> <desütiÚ>Rªdom d©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>AES</Çme> <desütiÚ>
Advªûd
 
’üy±iÚ
 
¡ªd¬d
 
h¬dw¬e
‡cûË¿tÜ</desütiÚ> <groupName>AES</groupName> <ba£Add»ss>0x50060000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>AES</Çme> <desütiÚ>AES</desütiÚ> <v®ue>85</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>cÚŒÞ </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
NPBLB
</Çme> <desütiÚ>NPBLB</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
KEYSIZE
</Çme> <desütiÚ>KEYSIZE</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CHMOD_2
</Çme> <desütiÚ>CHMOD_2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GCMPH
</Çme> <desütiÚ>GCMPH</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
DMAOUTEN
</Çme> <desütiÚ>EÇbË 
DMA
 
mªagem’t
 
of
 d©¨ouuˆ
pha£
</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMAINEN
</Çme> <desütiÚ>EÇbË DMA mªagem’ˆoàd©¨
šput
…ha£</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ERRIE
</Çme> <desütiÚ>
E¼Ü
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CCFIE
</Çme> <desütiÚ>
CCF
 fÏg iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ERRC
</Çme> <desütiÚ>E¼Ü cË¬</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CCFC
</Çme> <desütiÚ>
ComputiÚ
 
Com¶‘e
 
FÏg
 CË¬</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CHMOD
</Çme> <desütiÚ>AES 
chaššg
 mode</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE
</Çme> <desütiÚ>AES 
Ý”©šg
 mode</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
DATATYPE
</Çme> <desütiÚ>D©¨
ty³
 
	`£ËùiÚ
 (d©¨š‡nd d©¨
out
 
to
/
äom
 
the
 
üy±og¿phic
 
block
)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
EN
</Çme> <desütiÚ>AESƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
BUSY
</Çme> <desütiÚ>BUSY</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WRERR
</Çme> <desütiÚ>
Wr™e
ƒ¼Ü fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RDERR
</Çme> <desütiÚ>
R—d
ƒ¼Ü fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CCF</Çme> <desütiÚ>ComputiÚ 
com¶‘e
 fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
DINR
</Çme> <di¥ÏyName>DINR</di¥ÏyName> <desütiÚ>d©¨špuˆ</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AES_DINR
</Çme> <desütiÚ>D©¨
IÅut
 
Regi¡”
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
DOUTR
</Çme> <di¥ÏyName>DOUTR</di¥ÏyName> <desütiÚ>d©¨ouuˆ</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AES_DOUTR
</Çme> <desütiÚ>D©¨ouuˆ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
KEYR0
</Çme> <di¥ÏyName>KEYR0</di¥ÏyName> <desütiÚ>
key
 0</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AES_KEYR0
</Çme> <desütiÚ>D©¨
Ouut
 
	`Regi¡”
 (
LSB
 key [31:0])</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
KEYR1
</Çme> <di¥ÏyName>KEYR1</di¥ÏyName> <desütiÚ>key 1</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AES_KEYR1
</Çme> <desütiÚ>AES key (key [63:32])</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
KEYR2
</Çme> <di¥ÏyName>KEYR2</di¥ÏyName> <desütiÚ>key 2</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AES_KEYR2
</Çme> <desütiÚ>AES key (key [95:64])</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
KEYR3
</Çme> <di¥ÏyName>KEYR3</di¥ÏyName> <desütiÚ>key 3</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AES_KEYR3
</Çme> <desütiÚ>AES key (
MSB
 key [127:96])</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
IVR0
</Çme> <di¥ÏyName>IVR0</di¥ÏyName> <desütiÚ>
š™Ÿliz©iÚ
 
veùÜ
 0</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AES_IVR0
</Çme> <desütiÚ>š™Ÿliz©iÚ veùÜ (LSB 
IVR
 [31:0])</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
IVR1
</Çme> <di¥ÏyName>IVR1</di¥ÏyName> <desütiÚ>š™Ÿliz©iÚ veùÜ 1</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AES_IVR1
</Çme> <desütiÚ>
In™Ÿliz©iÚ
 
VeùÜ
 Regi¡” (IVR [63:32])</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
IVR2
</Çme> <di¥ÏyName>IVR2</di¥ÏyName> <desütiÚ>š™Ÿliz©iÚ veùÜ 2</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AES_IVR2
</Çme> <desütiÚ>In™Ÿliz©iÚ VeùÜ Regi¡” (IVR [95:64])</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
IVR3
</Çme> <di¥ÏyName>IVR3</di¥ÏyName> <desütiÚ>š™Ÿliz©iÚ veùÜ 3</desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AES_IVR3
</Çme> <desütiÚ>In™Ÿliz©iÚ VeùÜ Regi¡” (MSB IVR [127:96])</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
KEYR4
</Çme> <di¥ÏyName>KEYR4</di¥ÏyName> <desütiÚ>key 4</desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
KEY
</Çme> <desütiÚ>AES key</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
KEYR5
</Çme> <di¥ÏyName>KEYR5</di¥ÏyName> <desütiÚ>key 5</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>KEY</Çme> <desütiÚ>AES key</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
KEYR6
</Çme> <di¥ÏyName>KEYR6</di¥ÏyName> <desütiÚ>key 6</desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>KEY</Çme> <desütiÚ>AES key</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
KEYR7
</Çme> <di¥ÏyName>KEYR7</di¥ÏyName> <desütiÚ>key 7</desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>KEY</Çme> <desütiÚ>AES key</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
SUSP0R
</Çme> <di¥ÏyName>SUSP0R</di¥ÏyName> <desütiÚ>
su¥’d
„egi¡”s</desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SUSP
</Çme> <desütiÚ>AES su¥’d</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
SUSP1R
</Çme> <di¥ÏyName>SUSP1R</di¥ÏyName> <desütiÚ>su¥’d„egi¡”s</desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SUSP</Çme> <desütiÚ>AES su¥’d</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
SUSP2R
</Çme> <di¥ÏyName>SUSP2R</di¥ÏyName> <desütiÚ>su¥’d„egi¡”s</desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SUSP</Çme> <desütiÚ>AES su¥’d</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
SUSP3R
</Çme> <di¥ÏyName>SUSP3R</di¥ÏyName> <desütiÚ>su¥’d„egi¡”s</desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SUSP</Çme> <desütiÚ>AES su¥’d</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
SUSP4R
</Çme> <di¥ÏyName>SUSP4R</di¥ÏyName> <desütiÚ>su¥’d„egi¡”s</desütiÚ> <add»ssOff£t>0x50</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SUSP</Çme> <desütiÚ>AES su¥’d</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
SUSP5R
</Çme> <di¥ÏyName>SUSP5R</di¥ÏyName> <desütiÚ>su¥’d„egi¡”s</desütiÚ> <add»ssOff£t>0x54</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SUSP</Çme> <desütiÚ>AES su¥’d</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
SUSP6R
</Çme> <di¥ÏyName>SUSP6R</di¥ÏyName> <desütiÚ>su¥’d„egi¡”s</desütiÚ> <add»ssOff£t>0x58</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SUSP</Çme> <desütiÚ>AES su¥’d</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
SUSP7R
</Çme> <di¥ÏyName>SUSP7R</di¥ÏyName> <desütiÚ>su¥’d„egi¡”s</desütiÚ> <add»ssOff£t>0x5C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SUSP</Çme> <desütiÚ>AES su¥’d</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
GPIOA
</Çme> <desütiÚ>
G’”®
-
pu½o£
 
I
/
Os
</desütiÚ> <groupName>
GPIO
</groupName> <ba£Add»ss>0x48000000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
MODER
</Çme> <di¥ÏyName>MODER</di¥ÏyName> <desütiÚ>GPIO…Üˆmod</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xABFFFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>
MODER15
</Çme> <desütiÚ>PÜˆ
x
 cÚfigu¿tiÚ 
	`b™s
 (y = 0..15)</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODER14
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODER13
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODER12
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODER11
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODER10
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODER9
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODER8
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODER7
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODER6
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODER5
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODER4
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODER3
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODER2
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODER1
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODER0
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
OTYPER
</Çme> <di¥ÏyName>OTYPER</di¥ÏyName> <desütiÚ>GPIO…Üˆouuˆty³ </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
OT15
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OT14
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OT13
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OT12
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OT11
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OT10
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OT9
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OT8
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OT7
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OT6
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OT5
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OT4
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OT3
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OT2
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OT1
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OT0
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
OSPEEDR
</Çme> <di¥ÏyName>OSPEEDR</di¥ÏyName> <desütiÚ>GPIO…Üˆouuˆ¥“d </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0C000000</»£tV®ue> <f›lds> <f›ld> <Çme>
OSPEEDR15
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSPEEDR14
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSPEEDR13
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSPEEDR12
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSPEEDR11
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSPEEDR10
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSPEEDR9
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSPEEDR8
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSPEEDR7
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSPEEDR6
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSPEEDR5
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSPEEDR4
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSPEEDR3
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSPEEDR2
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSPEEDR1
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSPEEDR0
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
PUPDR
</Çme> <di¥ÏyName>PUPDR</di¥ÏyName> <desütiÚ>GPIO…ÜˆpuÎ-up/puÎ-dowÀ</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x64000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PUPDR15
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PUPDR14
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PUPDR13
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PUPDR12
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PUPDR11
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PUPDR10
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PUPDR9
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PUPDR8
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PUPDR7
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PUPDR6
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PUPDR5
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PUPDR4
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PUPDR3
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PUPDR2
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PUPDR1
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PUPDR0
</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
IDR
</Çme> <di¥ÏyName>IDR</di¥ÏyName> <desütiÚ>GPIO…Üˆšpuˆd©¨</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
IDR15
</Çme> <desütiÚ>PÜˆšpuˆ
	`d©a
 (y = 0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR14
</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR13
</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR12
</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR11
</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR10
</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR9
</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR8
</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR7
</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR6
</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR5
</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR4
</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR3
</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR2
</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR1
</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDR0
</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
ODR
</Çme> <di¥ÏyName>ODR</di¥ÏyName> <desütiÚ>GPIO…Üˆouuˆd©¨</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ODR15
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR14
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR13
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR12
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR11
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR10
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR9
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR8
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR7
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR6
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR5
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR4
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR3
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR2
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR1
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ODR0
</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
BSRR
</Çme> <di¥ÏyName>BSRR</di¥ÏyName> <desütiÚ>GPIO…Üˆb™ 
£t
/»£ˆ</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
BR15
</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR14
</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR13
</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR12
</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR11
</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR10
</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR9
</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR8
</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR7
</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR6
</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR5
</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR4
</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR3
</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR2
</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR1
</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR0
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS15
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS14
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS13
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS12
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS11
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS10
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS9
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS8
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS7
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS6
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS5
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS4
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS3
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS2
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS1
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BS0
</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
LCKR
</Çme> <di¥ÏyName>LCKR</di¥ÏyName> <desütiÚ>GPIO…ÜˆcÚfigu¿tiÚ 
lock
 </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LCKK
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK15
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK14
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK13
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK12
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK11
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK10
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK9
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK8
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK7
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK6
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK5
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK4
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK3
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK2
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK1
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LCK0
</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
AFRL
</Çme> <di¥ÏyName>AFRL</di¥ÏyName> <desütiÚ>GPIO 
®‹º©e
 
funùiÚ
 
low
 </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AFRL7
</Çme> <desütiÚ>
AÉ”Ç‹
 funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
AFRL6
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
AFRL5
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
AFRL4
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
AFRL3
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
AFRL2
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
AFRL1
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
AFRL0
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
AFRH
</Çme> <di¥ÏyName>AFRH</di¥ÏyName> <desütiÚ>GPIO‡É”Ç‹ funùiÚ 
high
 </desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AFRH15
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
AFRH14
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
AFRH13
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
AFRH12
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
AFRH11
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
AFRH10
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
AFRH9
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
AFRH8
</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
BRR
</Çme> <di¥ÏyName>BRR</di¥ÏyName> <desütiÚ>GPIO…Üˆb™„e£ˆ</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BR0</Çme> <desütiÚ>PÜˆ
Re£t
 b™</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR1</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR2</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR3</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR4</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR5</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR6</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR7</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR8</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR9</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR10</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR11</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR12</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR13</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR14</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR15</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
GPIOB
</Çme> <desütiÚ>G’”®-pu½o£ I/Os</desütiÚ> <groupName>GPIO</groupName> <ba£Add»ss>0x48000400</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>MODER</Çme> <di¥ÏyName>MODER</di¥ÏyName> <desütiÚ>GPIO…Üˆmod</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFFFFFEBF</»£tV®ue> <f›lds> <f›ld> <Çme>MODER15</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER14</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER13</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER12</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER11</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER10</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER9</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER8</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER7</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER6</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER5</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER4</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER3</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER2</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER1</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER0</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>OTYPER</Çme> <di¥ÏyName>OTYPER</di¥ÏyName> <desütiÚ>GPIO…Üˆouuˆty³ </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OT15</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT14</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT13</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT12</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT11</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT10</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT9</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT8</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT7</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT6</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT5</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT4</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT3</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT2</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT1</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT0</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>OSPEEDR</Çme> <di¥ÏyName>OSPEEDR</di¥ÏyName> <desütiÚ>GPIO…Üˆouuˆ¥“d </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x000000C0</»£tV®ue> <f›lds> <f›ld> <Çme>OSPEEDR15</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR14</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR13</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR12</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR11</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR10</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR9</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR8</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR7</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR6</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR5</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR4</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR3</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR2</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR1</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR0</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>PUPDR</Çme> <di¥ÏyName>PUPDR</di¥ÏyName> <desütiÚ>GPIO…ÜˆpuÎ-up/puÎ-dowÀ</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000100</»£tV®ue> <f›lds> <f›ld> <Çme>PUPDR15</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR14</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR13</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR12</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR11</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR10</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR9</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR8</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR7</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR6</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR5</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR4</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR3</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR2</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR1</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR0</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>IDR</Çme> <di¥ÏyName>IDR</di¥ÏyName> <desütiÚ>GPIO…Üˆšpuˆd©¨</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IDR15</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR14</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR13</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR12</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR11</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR10</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR9</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR8</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR7</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR6</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR5</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR4</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR3</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR2</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR1</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR0</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>ODR</Çme> <di¥ÏyName>ODR</di¥ÏyName> <desütiÚ>GPIO…Üˆouuˆd©¨</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ODR15</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR14</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR13</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR12</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR11</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR10</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR9</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR8</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR7</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR6</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR5</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR4</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR3</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR2</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR1</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR0</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>BSRR</Çme> <di¥ÏyName>BSRR</di¥ÏyName> <desütiÚ>GPIO…Üˆb™ s‘/»£ˆ</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BR15</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR14</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR13</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR12</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR11</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR10</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR9</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR8</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR7</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR6</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR5</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR4</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR3</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR2</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR1</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR0</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS15</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS14</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS13</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS12</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS11</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS10</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS9</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS8</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS7</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS6</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS5</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS4</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS3</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS2</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS1</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS0</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>LCKR</Çme> <di¥ÏyName>LCKR</di¥ÏyName> <desütiÚ>GPIO…ÜˆcÚfigu¿tiÚ†ock </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>LCKK</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK15</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK14</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK13</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK12</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK11</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK10</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK9</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK8</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK7</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK6</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK5</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK4</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK3</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK2</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK1</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK0</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>AFRL</Çme> <di¥ÏyName>AFRL</di¥ÏyName> <desütiÚ>GPIO‡É”Ç‹ funùiÚ†ow </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>AFRL7</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRL6</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRL5</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRL4</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRL3</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRL2</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRL1</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRL0</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>AFRH</Çme> <di¥ÏyName>AFRH</di¥ÏyName> <desütiÚ>GPIO‡É”Ç‹ funùiÚ high </desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>AFRH15</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRH14</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRH13</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRH12</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRH11</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRH10</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRH9</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRH8</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>BRR</Çme> <di¥ÏyName>BRR</di¥ÏyName> <desütiÚ>GPIO…Üˆb™„e£ˆ</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BR0</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR1</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR2</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR3</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR4</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR5</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR6</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR7</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR8</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR9</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR10</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR11</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR12</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR13</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR14</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR15</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
GPIOC
</Çme> <desütiÚ>G’”®-pu½o£ I/Os</desütiÚ> <groupName>GPIO</groupName> <ba£Add»ss>0x48000800</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>MODER</Çme> <di¥ÏyName>MODER</di¥ÏyName> <desütiÚ>GPIO…Üˆmod</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFFFFFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>MODER15</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER14</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER13</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER12</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER11</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER10</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER9</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER8</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER7</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER6</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER5</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER4</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER3</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER2</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER1</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODER0</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>OTYPER</Çme> <di¥ÏyName>OTYPER</di¥ÏyName> <desütiÚ>GPIO…Üˆouuˆty³ </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OT15</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT14</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT13</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT12</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT11</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT10</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT9</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT8</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT7</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT6</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT5</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT4</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT3</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT2</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT1</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OT0</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>OSPEEDR</Çme> <di¥ÏyName>OSPEEDR</di¥ÏyName> <desütiÚ>GPIO…Üˆouuˆ¥“d </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OSPEEDR15</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR14</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR13</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR12</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR11</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR10</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR9</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR8</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR7</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR6</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR5</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR4</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR3</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR2</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR1</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSPEEDR0</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>PUPDR</Çme> <di¥ÏyName>PUPDR</di¥ÏyName> <desütiÚ>GPIO…ÜˆpuÎ-up/puÎ-dowÀ</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PUPDR15</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR14</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR13</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR12</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR11</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR10</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR9</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR8</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR7</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR6</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR5</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR4</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR3</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR2</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR1</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PUPDR0</Çme> <desütiÚ>PÜˆx cÚfigu¿tiÚ b™ (y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>IDR</Çme> <di¥ÏyName>IDR</di¥ÏyName> <desütiÚ>GPIO…Üˆšpuˆd©¨</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IDR15</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR14</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR13</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR12</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR11</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR10</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR9</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR8</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR7</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR6</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR5</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR4</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR3</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR2</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR1</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDR0</Çme> <desütiÚ>PÜˆšpuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>ODR</Çme> <di¥ÏyName>ODR</di¥ÏyName> <desütiÚ>GPIO…Üˆouuˆd©¨</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ODR15</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR14</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR13</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR12</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR11</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR10</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR9</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR8</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR7</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR6</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR5</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR4</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR3</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR2</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR1</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ODR0</Çme> <desütiÚ>PÜˆouuˆd©¨(y = 0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>BSRR</Çme> <di¥ÏyName>BSRR</di¥ÏyName> <desütiÚ>GPIO…Üˆb™ s‘/»£ˆ</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BR15</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR14</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR13</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR12</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR11</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR10</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR9</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR8</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR7</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR6</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR5</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR4</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR3</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR2</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR1</Çme> <desütiÚ>PÜˆx„e£ˆb™ y (y = 0..15)</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR0</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS15</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS14</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS13</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS12</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS11</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS10</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS9</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS8</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS7</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS6</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS5</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS4</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS3</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS2</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS1</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BS0</Çme> <desütiÚ>PÜˆx s‘ b™ y (yð0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>LCKR</Çme> <di¥ÏyName>LCKR</di¥ÏyName> <desütiÚ>GPIO…ÜˆcÚfigu¿tiÚ†ock </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>LCKK</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK15</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK14</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK13</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK12</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK11</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK10</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK9</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK8</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK7</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK6</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK5</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK4</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK3</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK2</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK1</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LCK0</Çme> <desütiÚ>PÜˆx†ock b™ y (yð0..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>AFRL</Çme> <di¥ÏyName>AFRL</di¥ÏyName> <desütiÚ>GPIO‡É”Ç‹ funùiÚ†ow </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>AFRL7</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRL6</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRL5</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRL4</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRL3</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRL2</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRL1</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRL0</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 0..7)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>AFRH</Çme> <di¥ÏyName>AFRH</di¥ÏyName> <desütiÚ>GPIO‡É”Ç‹ funùiÚ high </desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>AFRH15</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRH14</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRH13</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRH12</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRH11</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRH10</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRH9</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>AFRH8</Çme> <desütiÚ>AÉ”Ç‹ funùiÚ s–eùiÚ pÜˆx b™ y (y = 8..15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>BRR</Çme> <di¥ÏyName>BRR</di¥ÏyName> <desütiÚ>GPIO…Üˆb™„e£ˆ</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BR0</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR1</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR2</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR3</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR4</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR5</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR6</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR7</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR8</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR9</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR10</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR11</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR12</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR13</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR14</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BR15</Çme> <desütiÚ>PÜˆRe£ˆb™</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® 
d”ivedFrom
="GPIOC"> <Çme>
GPIOD
</Çme> <ba£Add»ss>0x48000C00</ba£Add»ss> </³rh”®> <³rh”® d”ivedFrom="GPIOC"> <Çme>
GPIOE
</Çme> <ba£Add»ss>0x48001000</ba£Add»ss> </³rh”®> <³rh”® d”ivedFrom="GPIOC"> <Çme>
GPIOF
</Çme> <ba£Add»ss>0x48001400</ba£Add»ss> </³rh”®> <³rh”® d”ivedFrom="GPIOC"> <Çme>
GPIOG
</Çme> <ba£Add»ss>0x48001800</ba£Add»ss> </³rh”®> <³rh”®> <Çme>TIM15</Çme> <desütiÚ>G’”®…u½o£ 
tim”s
</desütiÚ> <groupName>
TIM
</groupName> <ba£Add»ss>0x40014000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CEN
</Çme> <desütiÚ>
CouÁ”
ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UDIS
</Çme> <desütiÚ>
Upd©e
 
di§bË
</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
URS
</Çme> <desütiÚ>Upd©
»que¡
 sourû</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OPM
</Çme> <desütiÚ>
OÃ
-
pul£
 mode</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ARPE
</Çme> <desütiÚ>
Auto
-
»lßd
 
´–ßd
ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CKD
</Çme> <desütiÚ>Clock 
divisiÚ
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
UIFREMAP
</Çme> <desütiÚ>
UIF
 stu b™ 
»m­pšg
</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DITHEN
</Çme> <desütiÚ>
D™h”šg
 EÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
OIS2
</Çme> <desütiÚ>Ouuˆ
idË
 
¡©e
 2 (
OC2
 ouut)</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OIS1N
</Çme> <desütiÚ>Ouuˆ
IdË
 s‹ 1</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OIS1
</Çme> <desütiÚ>OuuˆIdË s‹ 1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TI1S
</Çme> <desütiÚ>
TI1
 s–eùiÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MMS
</Çme> <desütiÚ>
Ma¡”
 mod£ËùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
CCDS
</Çme> <desütiÚ>
C­tu»
/
com·»
 DMA s–eùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CCUS
</Çme> <desütiÚ>C­tu»/com·» cÚŒÞ 
upd©e
 s–eùiÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CCPC
</Çme> <desütiÚ>C­tu»/com·» 
´–ßded
 cÚŒÞ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SMCR
</Çme> <di¥ÏyName>SMCR</di¥ÏyName> <desütiÚ>
¦ave
 modcÚŒÞ </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TS_4_3
</Çme> <desütiÚ>
Trigg”
 s–eùiÚ - b™ 4:3</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
SMS_3
</Çme> <desütiÚ>
SÏve
 mod£ËùiÚ - b™ 3</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MSM
</Çme> <desütiÚ>Ma¡”/SÏvmode</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TS
</Çme> <desütiÚ>Trigg” s–eùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMS
</Çme> <desütiÚ>SÏvmod£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>
DIER
</Çme> <di¥ÏyName>DIER</di¥ÏyName> <desütiÚ>DMA/IÁ”ru±ƒÇbË </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TDE
</Çme> <desütiÚ>Trigg” DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
COMDE
</Çme> <desütiÚ>
COM
 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2DE
</Çme> <desütiÚ>C­tu»/
Com·»
 2 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1DE
</Çme> <desütiÚ>C­tu»/Com·» 1 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UDE
</Çme> <desütiÚ>Upd©DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BIE
</Çme> <desütiÚ>
B»ak
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIE
</Çme> <desütiÚ>Trigg” iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
COMIE
</Çme> <desütiÚ>COM iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2IE
</Çme> <desütiÚ>C­tu»/Com·» 2 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1IE
</Çme> <desütiÚ>C­tu»/Com·» 1 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UIE
</Çme> <desütiÚ>Upd©š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CC2OF
</Çme> <desütiÚ>C­tu»/Com·» 2 
ov”ÿ±u»
 fÏg</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1OF
</Çme> <desütiÚ>C­tu»/Com·» 1 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BIF
</Çme> <desütiÚ>B»ak iÁ”ru± fÏg</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIF
</Çme> <desütiÚ>Trigg” iÁ”ru± fÏg</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
COMIF
</Çme> <desütiÚ>COM iÁ”ru± fÏg</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2IF
</Çme> <desütiÚ>C­tu»/com·» 2 iÁ”ru± fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1IF
</Çme> <desütiÚ>C­tu»/com·» 1 iÁ”ru± fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIF</Çme> <desütiÚ>Upd©š‹¼u± fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
EGR
</Çme> <di¥ÏyName>EGR</di¥ÏyName> <desütiÚ>
ev’t
 
g’”©iÚ
 </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
BG
</Çme> <desütiÚ>B»ak g’”©iÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TG
</Çme> <desütiÚ>Trigg” g’”©iÚ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
COMG
</Çme> <desütiÚ>C­tu»/Com·» cÚŒÞ upd©g’”©iÚ</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2G
</Çme> <desütiÚ>C­tu»/com·» 2 g’”©iÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1G
</Çme> <desütiÚ>C­tu»/com·» 1 g’”©iÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UG
</Çme> <desütiÚ>Upd©g’”©iÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCMR1_Ouut
</Çme> <di¥ÏyName>CCMR1_Ouut</di¥ÏyName> <desütiÚ>
ÿ±u»
/com·» mod(ouuˆmode)</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
OC2M_3
</Çme> <desütiÚ>OuuˆCom·» 2 mod- b™ 3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC1M_3
</Çme> <desütiÚ>OuuˆCom·» 1 mode</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC2M
</Çme> <desütiÚ>OC2M</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
OC2PE
</Çme> <desütiÚ>OC2PE</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC2FE
</Çme> <desütiÚ>OC2FE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2S
</Çme> <desütiÚ>CC2S</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OC1CE
</Çme> <desütiÚ>OC1CE</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC1M
</Çme> <desütiÚ>OuuˆCom·» 1 mode</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
OC1PE
</Çme> <desütiÚ>OuuˆCom·» 1…»lßdƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC1FE
</Çme> <desütiÚ>OuuˆCom·» 1 
ç¡
ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1S
</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCMR1_IÅut
</Çme> <di¥ÏyName>CCMR1_IÅut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod1 (špuˆmode)</desütiÚ> <
®‹º©eRegi¡”
>CCMR1_Ouut</®‹º©eRegi¡”> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
IC2F
</Çme> <desütiÚ>IC2F</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
IC2PSC
</Çme> <desütiÚ>IC2PSC</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC2S</Çme> <desütiÚ>CC2S</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
IC1F
</Çme> <desütiÚ>IÅuˆÿ±u» 1 
fž‹r
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
IC1PSC
</Çme> <desütiÚ>IÅuˆÿ±u» 1 
´esÿËr
</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC1S</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCER
</Çme> <di¥ÏyName>CCER</di¥ÏyName> <desütiÚ>ÿ±u»/com·»ƒÇbË </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CC2NP
</Çme> <desütiÚ>C­tu»/Com·» 2 
com¶em’ry
 ouuˆpÞ¬™y</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2P
</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆpÞ¬™y</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2E
</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆ’abË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1NP
</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆ
PÞ¬™y
</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1NE
</Çme> <desütiÚ>C­tu»/Com·» 1 com¶em’ry ouuˆ’abË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1P
</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1E
</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNT
</Çme> <di¥ÏyName>CNT</di¥ÏyName> <desütiÚ>
couÁ”
</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CNT</Çme> <desütiÚ>couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
UIFCPY
</Çme> <desütiÚ>UIF 
CÝy
</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
PSC
</Çme> <di¥ÏyName>PSC</di¥ÏyName> <desütiÚ>´esÿËr</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PSC</Çme> <desütiÚ>
P»sÿËr
 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
ARR
</Çme> <di¥ÏyName>ARR</di¥ÏyName> <desütiÚ>auto-»lßd </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000FFFF</»£tV®ue> <f›lds> <f›ld> <Çme>ARR</Çme> <desütiÚ>Auto-»lßd v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
RCR
</Çme> <di¥ÏyName>RCR</di¥ÏyName> <desütiÚ>
»³t™iÚ
 couÁ” </desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
REP
</Çme> <desütiÚ>
R•‘™iÚ
 couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR1
</Çme> <di¥ÏyName>CCR1</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 1</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR1</Çme> <desütiÚ>C­tu»/Com·» 1 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR2
</Çme> <di¥ÏyName>CCR2</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 2</desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR2</Çme> <desütiÚ>C­tu»/Com·» 1 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
BDTR
</Çme> <di¥ÏyName>BDTR</di¥ÏyName> <desütiÚ>‡nd 
d—d
-
time
 </desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DTG
</Çme> <desütiÚ>
D—d
-timg’”©Ü 
£tup
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
LOCK
</Çme> <desütiÚ>
Lock
 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OSSI
</Çme> <desütiÚ>
Off
-¡©£ËùiÚ IdË mode</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OSSR
</Çme> <desütiÚ>Off-¡©£ËùiÚ 
Run
 mode</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKE
</Çme> <desütiÚ>B»akƒÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKP
</Çme> <desütiÚ>B»ak…Þ¬™y</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AOE
</Çme> <desütiÚ>
Autom©ic
 ouuˆ’abË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MOE
</Çme> <desütiÚ>Maš ouuˆ’abË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKF
</Çme> <desütiÚ>B»ak fž‹r</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
BKDSRM
</Çme> <desütiÚ>BKDSRM</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKBID
</Çme> <desütiÚ>BKBID</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
DTR2
</Çme> <di¥ÏyName>DTR2</di¥ÏyName> <desütiÚ>tim” 
D—dtime
 Regi¡” 2</desütiÚ> <add»ssOff£t>0x54</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DTGF
</Çme> <desütiÚ>D—d-timg’”©Ü s‘up</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
DTAE
</Çme> <desütiÚ>D—dtim
Asymm‘ric
 EÇbË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DTPE
</Çme> <desütiÚ>D—dtim
P»lßd
 EÇbË</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
TISEL
</Çme> <di¥ÏyName>TISEL</di¥ÏyName> <desütiÚ>TIMim” iÅuˆ£ËùiÚ </desütiÚ> <add»ssOff£t>0x5C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TI1SEL
</Çme> <desütiÚ>TI1[0]ØTI1[15] iÅuˆ£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
TI2SEL
</Çme> <desütiÚ>
TI2
[0]ØTI2[15] iÅuˆ£ËùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
AF1
</Çme> <di¥ÏyName>AF1</di¥ÏyName> <desütiÚ>TIM‡É”Ç‹ funùiÚ 
ÝtiÚ
 1</desütiÚ> <add»ssOff£t>0x60</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
BKCMP4P
</Çme> <desütiÚ>
BRK
 
COMP4
 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKCMP3P
</Çme> <desütiÚ>BRK 
COMP3
 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKCMP2P
</Çme> <desütiÚ>BRK 
COMP2
 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKCMP1P
</Çme> <desütiÚ>BRK 
COMP1
 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKINP
</Çme> <desütiÚ>BRK 
BKIN
 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKCMP7E
</Çme> <desütiÚ>BRK 
COMP7
ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKCMP6E
</Çme> <desütiÚ>BRK 
COMP6
ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKCMP5E
</Çme> <desütiÚ>BRK 
COMP5
ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKCMP4E
</Çme> <desütiÚ>BRK COMP4ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKCMP3E
</Çme> <desütiÚ>BRK COMP3ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKCMP2E
</Çme> <desütiÚ>BRK COMP2ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKCMP1E
</Çme> <desütiÚ>BRK COMP1ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BKINE
</Çme> <desütiÚ>BRK BKIN iÅuˆ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
AF2
</Çme> <di¥ÏyName>AF2</di¥ÏyName> <desütiÚ>TIM‡É”Ç‹ funùiÚ o±iÚ 2</desütiÚ> <add»ssOff£t>0x64</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
OCRSEL
</Çme> <desütiÚ>
OCREF_CLR
 sourû s–eùiÚ</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>
DCR
</Çme> <di¥ÏyName>DCR</di¥ÏyName> <desütiÚ>DMA cÚŒÞ </desütiÚ> <add»ssOff£t>0x3DC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DBL
</Çme> <desütiÚ>DMA 
bur¡
 
Ëngth
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
DBA
</Çme> <desütiÚ>DMA 
ba£
 
add»ss
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
DMAR
</Çme> <di¥ÏyName>DMAR</di¥ÏyName> <desütiÚ>DMA‡dd»s 
fuÎ
 
Œªsãr
</desütiÚ> <add»ssOff£t>0x3E0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DMAB
</Çme> <desütiÚ>DMA bur¡ 
acûs£s
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>TIM16</Çme> <desütiÚ>G’”®…u½o£im”s</desütiÚ> <groupName>TIM</groupName> <ba£Add»ss>0x40014400</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CEN</Çme> <desütiÚ>CouÁ”ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UDIS</Çme> <desütiÚ>Upd©di§bË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>URS</Çme> <desütiÚ>Upd©»que¡ sourû</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OPM</Çme> <desütiÚ>OÃ-pul£ mode</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ARPE</Çme> <desütiÚ>Auto-»lßd…»lßdƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CKD</Çme> <desütiÚ>Clock divisiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>UIFREMAP</Çme> <desütiÚ>UIF stu b™„em­pšg</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DITHEN</Çme> <desütiÚ>D™h”šg EÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OIS1N</Çme> <desütiÚ>OuuˆIdË s‹ 1</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OIS1</Çme> <desütiÚ>OuuˆIdË s‹ 1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CCDS</Çme> <desütiÚ>C­tu»/com·» DMA s–eùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CCUS</Çme> <desütiÚ>C­tu»/com·» cÚŒÞ upd©£ËùiÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CCPC</Çme> <desütiÚ>C­tu»/com·»…»lßded cÚŒÞ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>DIER</Çme> <di¥ÏyName>DIER</di¥ÏyName> <desütiÚ>DMA/IÁ”ru±ƒÇbË </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>COMDE</Çme> <desütiÚ>COM DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1DE</Çme> <desütiÚ>C­tu»/Com·» 1 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UDE</Çme> <desütiÚ>Upd©DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BIE</Çme> <desütiÚ>B»ak iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>COMIE</Çme> <desütiÚ>COM iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1IE</Çme> <desütiÚ>C­tu»/Com·» 1 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIE</Çme> <desütiÚ>Upd©š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CC1OF</Çme> <desütiÚ>C­tu»/Com·» 1 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BIF</Çme> <desütiÚ>B»ak iÁ”ru± fÏg</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>COMIF</Çme> <desütiÚ>COM iÁ”ru± fÏg</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1IF</Çme> <desütiÚ>C­tu»/com·» 1 iÁ”ru± fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIF</Çme> <desütiÚ>Upd©š‹¼u± fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>EGR</Çme> <di¥ÏyName>EGR</di¥ÏyName> <desütiÚ>ev’ˆg’”©iÚ </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BG</Çme> <desütiÚ>B»ak g’”©iÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>COMG</Çme> <desütiÚ>C­tu»/Com·» cÚŒÞ upd©g’”©iÚ</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1G</Çme> <desütiÚ>C­tu»/com·» 1 g’”©iÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UG</Çme> <desütiÚ>Upd©g’”©iÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR1_Ouut</Çme> <di¥ÏyName>CCMR1_Ouut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod(ouuˆmode)</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OC1M_3</Çme> <desütiÚ>OuuˆCom·» 1 mode</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC1M</Çme> <desütiÚ>OuuˆCom·» 1 mode</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC1PE</Çme> <desütiÚ>OuuˆCom·» 1…»lßdƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC1FE</Çme> <desütiÚ>OuuˆCom·» 1 fa¡ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1S</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR1_IÅut</Çme> <di¥ÏyName>CCMR1_IÅut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod1 (špuˆmode)</desütiÚ> <®‹º©eRegi¡”>CCMR1_Ouut</®‹º©eRegi¡”> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IC1F</Çme> <desütiÚ>IÅuˆÿ±u» 1 fž‹r</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>IC1PSC</Çme> <desütiÚ>IÅuˆÿ±u» 1…»sÿËr</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC1S</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCER</Çme> <di¥ÏyName>CCER</di¥ÏyName> <desütiÚ>ÿ±u»/com·»ƒÇbË </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CC1NP</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1NE</Çme> <desütiÚ>C­tu»/Com·» 1 com¶em’ry ouuˆ’abË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1P</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1E</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CNT</Çme> <di¥ÏyName>CNT</di¥ÏyName> <desütiÚ>couÁ”</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CNT</Çme> <desütiÚ>couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>UIFCPY</Çme> <desütiÚ>UIF CÝy</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>PSC</Çme> <di¥ÏyName>PSC</di¥ÏyName> <desütiÚ>´esÿËr</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PSC</Çme> <desütiÚ>P»sÿË¸v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>ARR</Çme> <di¥ÏyName>ARR</di¥ÏyName> <desütiÚ>auto-»lßd </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000FFFF</»£tV®ue> <f›lds> <f›ld> <Çme>ARR</Çme> <desütiÚ>Auto-»lßd v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>RCR</Çme> <di¥ÏyName>RCR</di¥ÏyName> <desütiÚ>»³t™iÚ couÁ” </desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>REP</Çme> <desütiÚ>R•‘™iÚ couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR1</Çme> <di¥ÏyName>CCR1</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 1</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR1</Çme> <desütiÚ>C­tu»/Com·» 1 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>BDTR</Çme> <di¥ÏyName>BDTR</di¥ÏyName> <desütiÚ>‡nd d—d-tim</desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DTG</Çme> <desütiÚ>D—d-timg’”©Ü s‘up</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>LOCK</Çme> <desütiÚ>Lock cÚfigu¿tiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OSSI</Çme> <desütiÚ>Off-¡©£ËùiÚ IdË mode</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OSSR</Çme> <desütiÚ>Off-¡©£ËùiÚ RuÀmode</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKE</Çme> <desütiÚ>B»akƒÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKP</Çme> <desütiÚ>B»ak…Þ¬™y</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>AOE</Çme> <desütiÚ>Autom©iøouuˆ’abË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MOE</Çme> <desütiÚ>Maš ouuˆ’abË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKF</Çme> <desütiÚ>B»ak fž‹r</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>BKDSRM</Çme> <desütiÚ>BKDSRM</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKBID</Çme> <desütiÚ>BKBID</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>DTR2</Çme> <di¥ÏyName>DTR2</di¥ÏyName> <desütiÚ>tim” D—dtimRegi¡” 2</desütiÚ> <add»ssOff£t>0x54</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DTGF</Çme> <desütiÚ>D—d-timg’”©Ü s‘up</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DTAE</Çme> <desütiÚ>D—dtimAsymm‘riøEÇbË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DTPE</Çme> <desütiÚ>D—dtimP»lßd EÇbË</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>TISEL</Çme> <di¥ÏyName>TISEL</di¥ÏyName> <desütiÚ>TIMim” iÅuˆ£ËùiÚ </desütiÚ> <add»ssOff£t>0x5C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TI1SEL</Çme> <desütiÚ>TI1[0]ØTI1[15] iÅuˆ£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>AF1</Çme> <di¥ÏyName>AF1</di¥ÏyName> <desütiÚ>TIM‡É”Ç‹ funùiÚ o±iÚ 1</desütiÚ> <add»ssOff£t>0x60</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKCMP4P</Çme> <desütiÚ>BRK COMP4 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP3P</Çme> <desütiÚ>BRK COMP3 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP2P</Çme> <desütiÚ>BRK COMP2 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP1P</Çme> <desütiÚ>BRK COMP1 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKINP</Çme> <desütiÚ>BRK BKIN iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP7E</Çme> <desütiÚ>BRK COMP7ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP6E</Çme> <desütiÚ>BRK COMP6ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP5E</Çme> <desütiÚ>BRK COMP5ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP4E</Çme> <desütiÚ>BRK COMP4ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP3E</Çme> <desütiÚ>BRK COMP3ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP2E</Çme> <desütiÚ>BRK COMP2ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP1E</Çme> <desütiÚ>BRK COMP1ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKINE</Çme> <desütiÚ>BRK BKIN iÅuˆ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>AF2</Çme> <di¥ÏyName>AF2</di¥ÏyName> <desütiÚ>TIM‡É”Ç‹ funùiÚ o±iÚ 2</desütiÚ> <add»ssOff£t>0x64</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OCRSEL</Çme> <desütiÚ>OCREF_CLR sourû s–eùiÚ</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>DCR</Çme> <di¥ÏyName>DCR</di¥ÏyName> <desütiÚ>DMA cÚŒÞ </desütiÚ> <add»ssOff£t>0x3DC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DBL</Çme> <desütiÚ>DMA bur¡†’gth</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>DBA</Çme> <desütiÚ>DMA ba£‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>DMAR</Çme> <di¥ÏyName>DMAR</di¥ÏyName> <desütiÚ>DMA‡dd»s fuÎ¿nsãr</desütiÚ> <add»ssOff£t>0x3E0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAB</Çme> <desütiÚ>DMA bur¡‡cûs£s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="TIM16"> <Çme>TIM17</Çme> <ba£Add»ss>0x40014800</ba£Add»ss> </³rh”®> <³rh”®> <Çme>TIM1</Çme> <desütiÚ>Advªûd-tim”s</desütiÚ> <groupName>TIM</groupName> <ba£Add»ss>0x40012C00</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
TIM1_BRK_TIM15
</Çme> <desütiÚ>TIM1_BRK_TIM15</desütiÚ> <v®ue>24</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
TIM1_UP_TIM16
</Çme> <desütiÚ>TIM1_UP_TIM16</desütiÚ> <v®ue>25</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
TIM1_TRG_COM
</Çme> <desütiÚ>TIM1_TRG_COM/</desütiÚ> <v®ue>26</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
TIM1_CC
</Çme> <desütiÚ>TIM1 c­tu» com·» iÁ”ru±</desütiÚ> <v®ue>27</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
TIM8_CC
</Çme> <desütiÚ>TIM8_CC</desütiÚ> <v®ue>46</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DITHEN</Çme> <desütiÚ>D™h”šg EÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIFREMAP</Çme> <desütiÚ>UIF stu b™„em­pšg</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CKD</Çme> <desütiÚ>Clock divisiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>ARPE</Çme> <desütiÚ>Auto-»lßd…»lßdƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMS
</Çme> <desütiÚ>
C’‹r
-
®igÃd
 mod£ËùiÚ</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
DIR
</Çme> <desütiÚ>
DœeùiÚ
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OPM</Çme> <desütiÚ>OÃ-pul£ mode</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>URS</Çme> <desütiÚ>Upd©»que¡ sourû</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UDIS</Çme> <desütiÚ>Upd©di§bË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CEN</Çme> <desütiÚ>CouÁ”ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
MMS_3
</Çme> <desütiÚ>Ma¡” mod£ËùiÚ - b™ 3</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MMS2
</Çme> <desütiÚ>Ma¡” mod£ËùiÚ 2</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
OIS6
</Çme> <desütiÚ>OuuˆIdË s‹ 6 (
OC6
 ouut)</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OIS5
</Çme> <desütiÚ>OuuˆIdË s‹ 5 (
OC5
 ouut)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OIS4N
</Çme> <desütiÚ>OuuˆIdË s‹ 4 (
OC4N
 ouut)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OIS4
</Çme> <desütiÚ>OuuˆIdË s‹ 4</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OIS3N
</Çme> <desütiÚ>OuuˆIdË s‹ 3</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OIS3
</Çme> <desütiÚ>OuuˆIdË s‹ 3</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OIS2N
</Çme> <desütiÚ>OuuˆIdË s‹ 2</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OIS2</Çme> <desütiÚ>OuuˆIdË s‹ 2</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OIS1N</Çme> <desütiÚ>OuuˆIdË s‹ 1</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OIS1</Çme> <desütiÚ>OuuˆIdË s‹ 1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TI1S</Çme> <desütiÚ>TI1 s–eùiÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MMS</Çme> <desütiÚ>Ma¡” mod£ËùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>CCDS</Çme> <desütiÚ>C­tu»/com·» DMA s–eùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CCUS</Çme> <desütiÚ>C­tu»/com·» cÚŒÞ upd©£ËùiÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CCPC</Çme> <desütiÚ>C­tu»/com·»…»lßded cÚŒÞ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SMCR</Çme> <di¥ÏyName>SMCR</di¥ÏyName> <desütiÚ>¦avmodcÚŒÞ </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SMSPS
</Çme> <desütiÚ>SMS P»lßd 
Sourû
</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SMSPE
</Çme> <desütiÚ>SMS P»lßd EÇbË</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TS_4_3</Çme> <desütiÚ>Trigg” s–eùiÚ - b™ 4:3</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SMS_3</Çme> <desütiÚ>SÏvmod£ËùiÚ - b™ 3</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ETP
</Çme> <desütiÚ>
Ex‹º®
 
Œigg”
…Þ¬™y</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ECE
</Çme> <desütiÚ>Ex‹º® clockƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ETPS
</Çme> <desütiÚ>Ex‹º®rigg”…»sÿËr</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
ETF
</Çme> <desütiÚ>Ex‹º®rigg” fž‹r</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>MSM</Çme> <desütiÚ>Ma¡”/SÏvmode</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TS</Çme> <desütiÚ>Trigg” s–eùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
OCCS
</Çme> <desütiÚ>
OCREF
 cË¬ s–eùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SMS</Çme> <desütiÚ>SÏvmod£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>DIER</Çme> <di¥ÏyName>DIER</di¥ÏyName> <desütiÚ>DMA/IÁ”ru±ƒÇbË </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TERRIE
</Çme> <desütiÚ>
T¿ns™iÚ
 E¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IERRIE
</Çme> <desütiÚ>
Index
 E¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DIRIE
</Çme> <desütiÚ>DœeùiÚ 
Chªge
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDXIE
</Çme> <desütiÚ>Index iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TDE</Çme> <desütiÚ>Trigg” DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>COMDE</Çme> <desütiÚ>COM DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4DE
</Çme> <desütiÚ>C­tu»/Com·» 4 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3DE
</Çme> <desütiÚ>C­tu»/Com·» 3 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2DE</Çme> <desütiÚ>C­tu»/Com·» 2 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1DE</Çme> <desütiÚ>C­tu»/Com·» 1 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UDE</Çme> <desütiÚ>Upd©DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TIE</Çme> <desütiÚ>Trigg” iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4IE
</Çme> <desütiÚ>C­tu»/Com·» 4 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3IE
</Çme> <desütiÚ>C­tu»/Com·» 3 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2IE</Çme> <desütiÚ>C­tu»/Com·» 2 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1IE</Çme> <desütiÚ>C­tu»/Com·» 1 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIE</Çme> <desütiÚ>Upd©š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BIE</Çme> <desütiÚ>B»ak iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>COMIE</Çme> <desütiÚ>COM iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TERRF
</Çme> <desütiÚ>T¿ns™iÚ E¼Ü iÁ”ru± fÏg</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IERRF
</Çme> <desütiÚ>Index E¼Ü iÁ”ru± fÏg</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DIRF
</Çme> <desütiÚ>DœeùiÚ Chªgš‹¼u± fÏg</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDXF
</Çme> <desütiÚ>Index iÁ”ru± fÏg</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC6IF
</Çme> <desütiÚ>Com·» 6 iÁ”ru± fÏg</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC5IF
</Çme> <desütiÚ>Com·» 5 iÁ”ru± fÏg</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SBIF
</Çme> <desütiÚ>
Sy¡em
 B»ak iÁ”ru± fÏg</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4OF
</Çme> <desütiÚ>C­tu»/Com·» 4 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3OF
</Çme> <desütiÚ>C­tu»/Com·» 3 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2OF</Çme> <desütiÚ>C­tu»/com·» 2 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1OF</Çme> <desütiÚ>C­tu»/Com·» 1 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
B2IF
</Çme> <desütiÚ>B»ak 2 iÁ”ru± fÏg</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BIF</Çme> <desütiÚ>B»ak iÁ”ru± fÏg</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TIF</Çme> <desütiÚ>Trigg” iÁ”ru± fÏg</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>COMIF</Çme> <desütiÚ>COM iÁ”ru± fÏg</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4IF
</Çme> <desütiÚ>C­tu»/Com·» 4 iÁ”ru± fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3IF
</Çme> <desütiÚ>C­tu»/Com·» 3 iÁ”ru± fÏg</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2IF</Çme> <desütiÚ>C­tu»/Com·» 2 iÁ”ru± fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1IF</Çme> <desütiÚ>C­tu»/com·» 1 iÁ”ru± fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIF</Çme> <desütiÚ>Upd©š‹¼u± fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>EGR</Çme> <di¥ÏyName>EGR</di¥ÏyName> <desütiÚ>ev’ˆg’”©iÚ </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
B2G
</Çme> <desütiÚ>B»ak 2 g’”©iÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BG</Çme> <desütiÚ>B»ak g’”©iÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TG</Çme> <desütiÚ>Trigg” g’”©iÚ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>COMG</Çme> <desütiÚ>C­tu»/Com·» cÚŒÞ upd©g’”©iÚ</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4G
</Çme> <desütiÚ>C­tu»/com·» 4 g’”©iÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3G
</Çme> <desütiÚ>C­tu»/com·» 3 g’”©iÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2G</Çme> <desütiÚ>C­tu»/com·» 2 g’”©iÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1G</Çme> <desütiÚ>C­tu»/com·» 1 g’”©iÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UG</Çme> <desütiÚ>Upd©g’”©iÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR1_Ouut</Çme> <di¥ÏyName>CCMR1_Ouut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod1 (ouuˆmode)</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OC2M_3</Çme> <desütiÚ>OuuˆCom·» 2 mod- b™ 3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC1M_3</Çme> <desütiÚ>OuuˆCom·» 1 mod- b™ 3</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC2CE
</Çme> <desütiÚ>OuuˆCom·» 2 cË¬ƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC2M</Çme> <desütiÚ>OuuˆCom·» 2 mode</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC2PE</Çme> <desütiÚ>OuuˆCom·» 2…»lßdƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC2FE</Çme> <desütiÚ>OuuˆCom·» 2 fa¡ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2S</Çme> <desütiÚ>C­tu»/Com·» 2 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OC1CE</Çme> <desütiÚ>OuuˆCom·» 1 cË¬ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC1M</Çme> <desütiÚ>OuuˆCom·» 1 mode</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC1PE</Çme> <desütiÚ>OuuˆCom·» 1…»lßdƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC1FE</Çme> <desütiÚ>OuuˆCom·» 1 fa¡ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1S</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR1_IÅut</Çme> <di¥ÏyName>CCMR1_IÅut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod1 (špuˆmode)</desütiÚ> <®‹º©eRegi¡”>CCMR1_Ouut</®‹º©eRegi¡”> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IC2F</Çme> <desütiÚ>IÅuˆÿ±u» 2 fž‹r</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>IC2PSC</Çme> <desütiÚ>IÅuˆÿ±u» 2…»sÿËr</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC2S</Çme> <desütiÚ>C­tu»/Com·» 2 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>IC1F</Çme> <desütiÚ>IÅuˆÿ±u» 1 fž‹r</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
ICPCS
</Çme> <desütiÚ>IÅuˆÿ±u» 1…»sÿËr</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC1S</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCMR2_Ouut
</Çme> <di¥ÏyName>CCMR2_Ouut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod2 (ouuˆmode)</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
OC4M_3
</Çme> <desütiÚ>OuuˆCom·» 4 mod- b™ 3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC3M_3
</Çme> <desütiÚ>OuuˆCom·» 3 mod- b™ 3</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC4CE
</Çme> <desütiÚ>Ouuˆcom·» 4 cË¬ƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC4M
</Çme> <desütiÚ>Ouuˆcom·» 4 mode</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
OC4PE
</Çme> <desütiÚ>Ouuˆcom·» 4…»lßdƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC4FE
</Çme> <desütiÚ>Ouuˆcom·» 4 fa¡ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4S
</Çme> <desütiÚ>C­tu»/Com·» 4 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OC3CE
</Çme> <desütiÚ>Ouuˆcom·» 3 cË¬ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC3M
</Çme> <desütiÚ>Ouuˆcom·» 3 mode</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
OC3PE
</Çme> <desütiÚ>Ouuˆcom·» 3…»lßdƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC3FE
</Çme> <desütiÚ>Ouuˆcom·» 3 fa¡ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3S
</Çme> <desütiÚ>C­tu»/Com·» 3 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCMR2_IÅut
</Çme> <di¥ÏyName>CCMR2_IÅut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod2 (špuˆmode)</desütiÚ> <®‹º©eRegi¡”>CCMR2_Ouut</®‹º©eRegi¡”> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
IC4F
</Çme> <desütiÚ>IÅuˆÿ±u» 4 fž‹r</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
IC4PSC
</Çme> <desütiÚ>IÅuˆÿ±u» 4…»sÿËr</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC4S</Çme> <desütiÚ>C­tu»/Com·» 4 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
IC3F
</Çme> <desütiÚ>IÅuˆÿ±u» 3 fž‹r</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
IC3PSC
</Çme> <desütiÚ>IÅuˆÿ±u» 3…»sÿËr</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC3S</Çme> <desütiÚ>C­tu»/com·» 3 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCER</Çme> <di¥ÏyName>CCER</di¥ÏyName> <desütiÚ>ÿ±u»/com·»ƒÇbË </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CC6P
</Çme> <desütiÚ>C­tu»/Com·» 6 ouuˆpÞ¬™y</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC6E
</Çme> <desütiÚ>C­tu»/Com·» 6 ouuˆ’abË</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC5P
</Çme> <desütiÚ>C­tu»/Com·» 5 ouuˆpÞ¬™y</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC5E
</Çme> <desütiÚ>C­tu»/Com·» 5 ouuˆ’abË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4NP
</Çme> <desütiÚ>C­tu»/Com·» 4 com¶em’ry ouuˆpÞ¬™y</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4NE
</Çme> <desütiÚ>C­tu»/Com·» 4 com¶em’ry ouuˆ’abË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4P
</Çme> <desütiÚ>C­tu»/Com·» 3 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC4E
</Çme> <desütiÚ>C­tu»/Com·» 4 ouuˆ’abË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3NP
</Çme> <desütiÚ>C­tu»/Com·» 3 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3NE
</Çme> <desütiÚ>C­tu»/Com·» 3 com¶em’ry ouuˆ’abË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3P
</Çme> <desütiÚ>C­tu»/Com·» 3 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC3E
</Çme> <desütiÚ>C­tu»/Com·» 3 ouuˆ’abË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2NP</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2NE
</Çme> <desütiÚ>C­tu»/Com·» 2 com¶em’ry ouuˆ’abË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2P</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2E</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆ’abË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1NP</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1NE</Çme> <desütiÚ>C­tu»/Com·» 1 com¶em’ry ouuˆ’abË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1P</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1E</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CNT</Çme> <di¥ÏyName>CNT</di¥ÏyName> <desütiÚ>couÁ”</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>UIFCPY</Çme> <desütiÚ>UIFCPY</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>CNT</Çme> <desütiÚ>couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>PSC</Çme> <di¥ÏyName>PSC</di¥ÏyName> <desütiÚ>´esÿËr</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PSC</Çme> <desütiÚ>P»sÿË¸v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>ARR</Çme> <di¥ÏyName>ARR</di¥ÏyName> <desütiÚ>auto-»lßd </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000FFFF</»£tV®ue> <f›lds> <f›ld> <Çme>ARR</Çme> <desütiÚ>Auto-»lßd v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>RCR</Çme> <di¥ÏyName>RCR</di¥ÏyName> <desütiÚ>»³t™iÚ couÁ” </desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>REP</Çme> <desütiÚ>R•‘™iÚ couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR1</Çme> <di¥ÏyName>CCR1</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 1</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR1</Çme> <desütiÚ>C­tu»/Com·» 1 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR2</Çme> <di¥ÏyName>CCR2</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 2</desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR2</Çme> <desütiÚ>C­tu»/Com·» 2 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR3
</Çme> <di¥ÏyName>CCR3</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 3</desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR3</Çme> <desütiÚ>C­tu»/Com·» v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR4
</Çme> <di¥ÏyName>CCR4</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 4</desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR4</Çme> <desütiÚ>C­tu»/Com·» v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>BDTR</Çme> <di¥ÏyName>BDTR</di¥ÏyName> <desütiÚ>‡nd d—d-tim</desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
BK2ID
</Çme> <desütiÚ>BK2ID</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKBID</Çme> <desütiÚ>BKBID</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BK2DSRM
</Çme> <desütiÚ>BK2DSRM</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKDSRM</Çme> <desütiÚ>BKDSRM</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BK2P
</Çme> <desütiÚ>B»ak 2…Þ¬™y</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BK2E
</Çme> <desütiÚ>B»ak 2 EÇbË</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BK2F
</Çme> <desütiÚ>B»ak 2 fž‹r</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>BKF</Çme> <desütiÚ>B»ak fž‹r</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>MOE</Çme> <desütiÚ>Maš ouuˆ’abË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>AOE</Çme> <desütiÚ>Autom©iøouuˆ’abË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKP</Çme> <desütiÚ>B»ak…Þ¬™y</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKE</Çme> <desütiÚ>B»akƒÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OSSR</Çme> <desütiÚ>Off-¡©£ËùiÚ RuÀmode</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OSSI</Çme> <desütiÚ>Off-¡©£ËùiÚ IdË mode</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LOCK</Çme> <desütiÚ>Lock cÚfigu¿tiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTG</Çme> <desütiÚ>D—d-timg’”©Ü s‘up</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR5
</Çme> <di¥ÏyName>CCR5</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 4</desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR5</Çme> <desütiÚ>C­tu»/Com·» v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> <f›ld> <Çme>
GC5C1
</Çme> <desütiÚ>
Group
 
ChªÃl
 5‡nd ChªÃÈ1</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GC5C2
</Çme> <desütiÚ>Grou°ChªÃÈ5‡nd ChªÃÈ2</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GC5C3
</Çme> <desütiÚ>Grou°ChªÃÈ5‡nd ChªÃÈ3</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR6
</Çme> <di¥ÏyName>CCR6</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 4</desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR6</Çme> <desütiÚ>C­tu»/Com·» v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCMR3_Ouut
</Çme> <di¥ÏyName>CCMR3_Ouut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod2 (ouuˆmode)</desütiÚ> <add»ssOff£t>0x50</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
OC6M_b™3
</Çme> <desütiÚ>OuuˆCom·» 6 modb™ 3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC5M_b™3
</Çme> <desütiÚ>OuuˆCom·» 5 modb™ 3</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
OC6CE
</Çme> <desütiÚ>Ouuˆcom·» 6 cË¬ƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC6M
</Çme> <desütiÚ>Ouuˆcom·» 6 mode</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
OC6PE
</Çme> <desütiÚ>Ouuˆcom·» 6…»lßdƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC6FE
</Çme> <desütiÚ>Ouuˆcom·» 6 fa¡ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC5CE
</Çme> <desütiÚ>Ouuˆcom·» 5 cË¬ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC5M
</Çme> <desütiÚ>Ouuˆcom·» 5 mode</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
OC5PE
</Çme> <desütiÚ>Ouuˆcom·» 5…»lßdƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OC5FE
</Çme> <desütiÚ>Ouuˆcom·» 5 fa¡ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>DTR2</Çme> <di¥ÏyName>DTR2</di¥ÏyName> <desütiÚ>tim” D—dtimRegi¡” 2</desütiÚ> <add»ssOff£t>0x54</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DTPE</Çme> <desütiÚ>D—dtimP»lßd EÇbË</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DTAE</Çme> <desütiÚ>D—dtimAsymm‘riøEÇbË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DTGF</Çme> <desütiÚ>D—d-tim
çÎšg
 
edge
 g’”©Ü s‘up</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
ECR
</Çme> <di¥ÏyName>ECR</di¥ÏyName> <desütiÚ>DMA cÚŒÞ </desütiÚ> <add»ssOff£t>0x58</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IE</Çme> <desütiÚ>Index EÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDIR
</Çme> <desütiÚ>Index DœeùiÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
IBLK
</Çme> <desütiÚ>Index 
BÏnkšg
</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
FIDX
</Çme> <desütiÚ>
Fœ¡
 Index</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IPOS
</Çme> <desütiÚ>Index 
Pos™iÚšg
</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PW
</Çme> <desütiÚ>
Pul£
 
width
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
PWPRSC
</Çme> <desütiÚ>Pul£ 
Width
…»sÿËr</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>TISEL</Çme> <di¥ÏyName>TISEL</di¥ÏyName> <desütiÚ>TIMim” iÅuˆ£ËùiÚ </desütiÚ> <add»ssOff£t>0x5C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TI1SEL</Çme> <desütiÚ>TI1[0]ØTI1[15] iÅuˆ£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>TI2SEL</Çme> <desütiÚ>TI2[0]ØTI2[15] iÅuˆ£ËùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
TI3SEL
</Çme> <desütiÚ>
TI3
[0]ØTI3[15] iÅuˆ£ËùiÚ</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
TI4SEL
</Çme> <desütiÚ>
TI4
[0]ØTI4[15] iÅuˆ£ËùiÚ</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>AF1</Çme> <di¥ÏyName>AF1</di¥ÏyName> <desütiÚ>TIM‡É”Ç‹ funùiÚ o±iÚ 1</desütiÚ> <add»ssOff£t>0x60</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ETRSEL
</Çme> <desütiÚ>
ETR
 sourû s–eùiÚ</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>BKCMP4P</Çme> <desütiÚ>BRK COMP4 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP3P</Çme> <desütiÚ>BRK COMP3 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP2P</Çme> <desütiÚ>BRK COMP2 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP1P</Çme> <desütiÚ>BRK COMP1 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKINP</Çme> <desütiÚ>BRK BKIN iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP7E</Çme> <desütiÚ>BRK COMP7ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP6E</Çme> <desütiÚ>BRK COMP6ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP5E</Çme> <desütiÚ>BRK COMP5ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP4E</Çme> <desütiÚ>BRK COMP4ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP3E</Çme> <desütiÚ>BRK COMP3ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP2E</Çme> <desütiÚ>BRK COMP2ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP1E</Çme> <desütiÚ>BRK COMP1ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKINE</Çme> <desütiÚ>BRK BKIN iÅuˆ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>AF2</Çme> <di¥ÏyName>AF2</di¥ÏyName> <desütiÚ>TIM‡É”Ç‹ funùiÚ o±iÚ 2</desütiÚ> <add»ssOff£t>0x64</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OCRSEL</Çme> <desütiÚ>OCREF_CLR sourû s–eùiÚ</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
BK2CMP4P
</Çme> <desütiÚ>
BRK2
 COMP4 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BK2CMP3P
</Çme> <desütiÚ>BRK2 COMP3 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BK2CMP2P
</Çme> <desütiÚ>BRK2 COMP2 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BK2CMP1P
</Çme> <desütiÚ>BRK2 COMP1 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BK2INP
</Çme> <desütiÚ>BRK2 BKIN iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BK2CMP7E
</Çme> <desütiÚ>BRK2 COMP7ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BK2CMP6E
</Çme> <desütiÚ>BRK2 COMP6ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BK2CMP5E
</Çme> <desütiÚ>BRK2 COMP5ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BK2CMP4E
</Çme> <desütiÚ>BRK2 COMP4ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BK2CMP3E
</Çme> <desütiÚ>BRK2 COMP3ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BK2CMP2E
</Çme> <desütiÚ>BRK2 COMP2ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BK2CMP1E
</Çme> <desütiÚ>BRK2 COMP1ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKINE</Çme> <desütiÚ>BRK BKIN iÅuˆ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>DCR</Çme> <di¥ÏyName>DCR</di¥ÏyName> <desütiÚ>cÚŒÞ </desütiÚ> <add»ssOff£t>0x3DC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DBL</Çme> <desütiÚ>DMA bur¡†’gth</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>DBA</Çme> <desütiÚ>DMA ba£‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>DMAR</Çme> <di¥ÏyName>DMAR</di¥ÏyName> <desütiÚ>DMA‡dd»s fuÎ¿nsãr</desütiÚ> <add»ssOff£t>0x3E0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAB</Çme> <desütiÚ>DMA bur¡‡cûs£s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="TIM1"> <Çme>TIM8</Çme> <ba£Add»ss>0x40013400</ba£Add»ss> <š‹¼u±> <Çme>
TIM8_BRK
</Çme> <desütiÚ>TIM8_BRK</desütiÚ> <v®ue>43</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
TIM8_UP
</Çme> <desütiÚ>TIM8_UP</desütiÚ> <v®ue>44</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
TIM8_TRG_COM
</Çme> <desütiÚ>TIM8_TRG_COM</desütiÚ> <v®ue>45</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>TIM2</Çme> <desütiÚ>Advªûd-tim”s</desütiÚ> <groupName>TIM</groupName> <ba£Add»ss>0x40000000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>TIM2</Çme> <desütiÚ>TIM2</desütiÚ> <v®ue>28</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DITHEN</Çme> <desütiÚ>D™h”šg EÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIFREMAP</Çme> <desütiÚ>UIF stu b™„em­pšg</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CKD</Çme> <desütiÚ>Clock divisiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>ARPE</Çme> <desütiÚ>Auto-»lßd…»lßdƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CMS</Çme> <desütiÚ>C’‹r-®igÃd mod£ËùiÚ</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>DœeùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OPM</Çme> <desütiÚ>OÃ-pul£ mode</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>URS</Çme> <desütiÚ>Upd©»que¡ sourû</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UDIS</Çme> <desütiÚ>Upd©di§bË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CEN</Çme> <desütiÚ>CouÁ”ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MMS_3</Çme> <desütiÚ>Ma¡” mod£ËùiÚ - b™ 3</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MMS2</Çme> <desütiÚ>Ma¡” mod£ËùiÚ 2</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>OIS6</Çme> <desütiÚ>OuuˆIdË s‹ 6 (OC6 ouut)</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OIS5</Çme> <desütiÚ>OuuˆIdË s‹ 5 (OC5 ouut)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OIS4N</Çme> <desütiÚ>OuuˆIdË s‹ 4 (OC4N ouut)</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OIS4</Çme> <desütiÚ>OuuˆIdË s‹ 4</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OIS3N</Çme> <desütiÚ>OuuˆIdË s‹ 3</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OIS3</Çme> <desütiÚ>OuuˆIdË s‹ 3</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OIS2N</Çme> <desütiÚ>OuuˆIdË s‹ 2</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OIS2</Çme> <desütiÚ>OuuˆIdË s‹ 2</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OIS1N</Çme> <desütiÚ>OuuˆIdË s‹ 1</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OIS1</Çme> <desütiÚ>OuuˆIdË s‹ 1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TI1S</Çme> <desütiÚ>TI1 s–eùiÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MMS</Çme> <desütiÚ>Ma¡” mod£ËùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>CCDS</Çme> <desütiÚ>C­tu»/com·» DMA s–eùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CCUS</Çme> <desütiÚ>C­tu»/com·» cÚŒÞ upd©£ËùiÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CCPC</Çme> <desütiÚ>C­tu»/com·»…»lßded cÚŒÞ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SMCR</Çme> <di¥ÏyName>SMCR</di¥ÏyName> <desütiÚ>¦avmodcÚŒÞ </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SMSPS</Çme> <desütiÚ>SMS P»lßd Sourû</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SMSPE</Çme> <desütiÚ>SMS P»lßd EÇbË</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TS_4_3</Çme> <desütiÚ>Trigg” s–eùiÚ - b™ 4:3</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SMS_3</Çme> <desütiÚ>SÏvmod£ËùiÚ - b™ 3</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ETP</Çme> <desütiÚ>Ex‹º®rigg”…Þ¬™y</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ECE</Çme> <desütiÚ>Ex‹º® clockƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ETPS</Çme> <desütiÚ>Ex‹º®rigg”…»sÿËr</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>ETF</Çme> <desütiÚ>Ex‹º®rigg” fž‹r</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>MSM</Çme> <desütiÚ>Ma¡”/SÏvmode</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TS</Çme> <desütiÚ>Trigg” s–eùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OCCS</Çme> <desütiÚ>OCREF cË¬ s–eùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SMS</Çme> <desütiÚ>SÏvmod£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>DIER</Çme> <di¥ÏyName>DIER</di¥ÏyName> <desütiÚ>DMA/IÁ”ru±ƒÇbË </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TERRIE</Çme> <desütiÚ>T¿ns™iÚ E¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IERRIE</Çme> <desütiÚ>Index E¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIRIE</Çme> <desütiÚ>DœeùiÚ Chªgš‹¼u±ƒÇbË</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDXIE</Çme> <desütiÚ>Index iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TDE</Çme> <desütiÚ>Trigg” DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>COMDE</Çme> <desütiÚ>COM DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4DE</Çme> <desütiÚ>C­tu»/Com·» 4 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3DE</Çme> <desütiÚ>C­tu»/Com·» 3 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2DE</Çme> <desütiÚ>C­tu»/Com·» 2 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1DE</Çme> <desütiÚ>C­tu»/Com·» 1 DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UDE</Çme> <desütiÚ>Upd©DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TIE</Çme> <desütiÚ>Trigg” iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4IE</Çme> <desütiÚ>C­tu»/Com·» 4 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3IE</Çme> <desütiÚ>C­tu»/Com·» 3 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2IE</Çme> <desütiÚ>C­tu»/Com·» 2 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1IE</Çme> <desütiÚ>C­tu»/Com·» 1 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIE</Çme> <desütiÚ>Upd©š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BIE</Çme> <desütiÚ>B»ak iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>COMIE</Çme> <desütiÚ>COM iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TERRF</Çme> <desütiÚ>T¿ns™iÚ E¼Ü iÁ”ru± fÏg</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IERRF</Çme> <desütiÚ>Index E¼Ü iÁ”ru± fÏg</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIRF</Çme> <desütiÚ>DœeùiÚ Chªgš‹¼u± fÏg</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDXF</Çme> <desütiÚ>Index iÁ”ru± fÏg</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC6IF</Çme> <desütiÚ>Com·» 6 iÁ”ru± fÏg</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC5IF</Çme> <desütiÚ>Com·» 5 iÁ”ru± fÏg</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SBIF</Çme> <desütiÚ>Sy¡em B»ak iÁ”ru± fÏg</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4OF</Çme> <desütiÚ>C­tu»/Com·» 4 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3OF</Çme> <desütiÚ>C­tu»/Com·» 3 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2OF</Çme> <desütiÚ>C­tu»/com·» 2 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1OF</Çme> <desütiÚ>C­tu»/Com·» 1 ov”ÿ±u» fÏg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>B2IF</Çme> <desütiÚ>B»ak 2 iÁ”ru± fÏg</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BIF</Çme> <desütiÚ>B»ak iÁ”ru± fÏg</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TIF</Çme> <desütiÚ>Trigg” iÁ”ru± fÏg</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>COMIF</Çme> <desütiÚ>COM iÁ”ru± fÏg</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4IF</Çme> <desütiÚ>C­tu»/Com·» 4 iÁ”ru± fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3IF</Çme> <desütiÚ>C­tu»/Com·» 3 iÁ”ru± fÏg</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2IF</Çme> <desütiÚ>C­tu»/Com·» 2 iÁ”ru± fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1IF</Çme> <desütiÚ>C­tu»/com·» 1 iÁ”ru± fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIF</Çme> <desütiÚ>Upd©š‹¼u± fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>EGR</Çme> <di¥ÏyName>EGR</di¥ÏyName> <desütiÚ>ev’ˆg’”©iÚ </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>B2G</Çme> <desütiÚ>B»ak 2 g’”©iÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BG</Çme> <desütiÚ>B»ak g’”©iÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TG</Çme> <desütiÚ>Trigg” g’”©iÚ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>COMG</Çme> <desütiÚ>C­tu»/Com·» cÚŒÞ upd©g’”©iÚ</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4G</Çme> <desütiÚ>C­tu»/com·» 4 g’”©iÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3G</Çme> <desütiÚ>C­tu»/com·» 3 g’”©iÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2G</Çme> <desütiÚ>C­tu»/com·» 2 g’”©iÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1G</Çme> <desütiÚ>C­tu»/com·» 1 g’”©iÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UG</Çme> <desütiÚ>Upd©g’”©iÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR1_Ouut</Çme> <di¥ÏyName>CCMR1_Ouut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod1 (ouuˆmode)</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OC2M_3</Çme> <desütiÚ>OuuˆCom·» 2 mod- b™ 3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC1M_3</Çme> <desütiÚ>OuuˆCom·» 1 mod- b™ 3</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC2CE</Çme> <desütiÚ>OuuˆCom·» 2 cË¬ƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC2M</Çme> <desütiÚ>OuuˆCom·» 2 mode</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC2PE</Çme> <desütiÚ>OuuˆCom·» 2…»lßdƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC2FE</Çme> <desütiÚ>OuuˆCom·» 2 fa¡ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2S</Çme> <desütiÚ>C­tu»/Com·» 2 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OC1CE</Çme> <desütiÚ>OuuˆCom·» 1 cË¬ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC1M</Çme> <desütiÚ>OuuˆCom·» 1 mode</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC1PE</Çme> <desütiÚ>OuuˆCom·» 1…»lßdƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC1FE</Çme> <desütiÚ>OuuˆCom·» 1 fa¡ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1S</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR1_IÅut</Çme> <di¥ÏyName>CCMR1_IÅut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod1 (špuˆmode)</desütiÚ> <®‹º©eRegi¡”>CCMR1_Ouut</®‹º©eRegi¡”> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IC2F</Çme> <desütiÚ>IÅuˆÿ±u» 2 fž‹r</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>IC2PSC</Çme> <desütiÚ>IÅuˆÿ±u» 2…»sÿËr</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC2S</Çme> <desütiÚ>C­tu»/Com·» 2 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>IC1F</Çme> <desütiÚ>IÅuˆÿ±u» 1 fž‹r</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>ICPCS</Çme> <desütiÚ>IÅuˆÿ±u» 1…»sÿËr</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC1S</Çme> <desütiÚ>C­tu»/Com·» 1 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR2_Ouut</Çme> <di¥ÏyName>CCMR2_Ouut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod2 (ouuˆmode)</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OC4M_3</Çme> <desütiÚ>OuuˆCom·» 4 mod- b™ 3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC3M_3</Çme> <desütiÚ>OuuˆCom·» 3 mod- b™ 3</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC4CE</Çme> <desütiÚ>Ouuˆcom·» 4 cË¬ƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC4M</Çme> <desütiÚ>Ouuˆcom·» 4 mode</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC4PE</Çme> <desütiÚ>Ouuˆcom·» 4…»lßdƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC4FE</Çme> <desütiÚ>Ouuˆcom·» 4 fa¡ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4S</Çme> <desütiÚ>C­tu»/Com·» 4 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OC3CE</Çme> <desütiÚ>Ouuˆcom·» 3 cË¬ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC3M</Çme> <desütiÚ>Ouuˆcom·» 3 mode</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC3PE</Çme> <desütiÚ>Ouuˆcom·» 3…»lßdƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC3FE</Çme> <desütiÚ>Ouuˆcom·» 3 fa¡ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3S</Çme> <desütiÚ>C­tu»/Com·» 3 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR2_IÅut</Çme> <di¥ÏyName>CCMR2_IÅut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod2 (špuˆmode)</desütiÚ> <®‹º©eRegi¡”>CCMR2_Ouut</®‹º©eRegi¡”> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IC4F</Çme> <desütiÚ>IÅuˆÿ±u» 4 fž‹r</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>IC4PSC</Çme> <desütiÚ>IÅuˆÿ±u» 4…»sÿËr</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC4S</Çme> <desütiÚ>C­tu»/Com·» 4 s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>IC3F</Çme> <desütiÚ>IÅuˆÿ±u» 3 fž‹r</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>IC3PSC</Çme> <desütiÚ>IÅuˆÿ±u» 3…»sÿËr</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CC3S</Çme> <desütiÚ>C­tu»/com·» 3 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>CCER</Çme> <di¥ÏyName>CCER</di¥ÏyName> <desütiÚ>ÿ±u»/com·»ƒÇbË </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CC6P</Çme> <desütiÚ>C­tu»/Com·» 6 ouuˆpÞ¬™y</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC6E</Çme> <desütiÚ>C­tu»/Com·» 6 ouuˆ’abË</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC5P</Çme> <desütiÚ>C­tu»/Com·» 5 ouuˆpÞ¬™y</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC5E</Çme> <desütiÚ>C­tu»/Com·» 5 ouuˆ’abË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4NP</Çme> <desütiÚ>C­tu»/Com·» 4 com¶em’ry ouuˆpÞ¬™y</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4NE</Çme> <desütiÚ>C­tu»/Com·» 4 com¶em’ry ouuˆ’abË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4P</Çme> <desütiÚ>C­tu»/Com·» 3 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC4E</Çme> <desütiÚ>C­tu»/Com·» 4 ouuˆ’abË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3NP</Çme> <desütiÚ>C­tu»/Com·» 3 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3NE</Çme> <desütiÚ>C­tu»/Com·» 3 com¶em’ry ouuˆ’abË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3P</Çme> <desütiÚ>C­tu»/Com·» 3 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC3E</Çme> <desütiÚ>C­tu»/Com·» 3 ouuˆ’abË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2NP</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2NE</Çme> <desütiÚ>C­tu»/Com·» 2 com¶em’ry ouuˆ’abË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2P</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC2E</Çme> <desütiÚ>C­tu»/Com·» 2 ouuˆ’abË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1NP</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1NE</Çme> <desütiÚ>C­tu»/Com·» 1 com¶em’ry ouuˆ’abË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1P</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆPÞ¬™y</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CC1E</Çme> <desütiÚ>C­tu»/Com·» 1 ouuˆ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CNT</Çme> <di¥ÏyName>CNT</di¥ÏyName> <desütiÚ>couÁ”</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>UIFCPY</Çme> <desütiÚ>UIFCPY</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CNT</Çme> <desütiÚ>couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>PSC</Çme> <di¥ÏyName>PSC</di¥ÏyName> <desütiÚ>´esÿËr</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PSC</Çme> <desütiÚ>P»sÿË¸v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>ARR</Çme> <di¥ÏyName>ARR</di¥ÏyName> <desütiÚ>auto-»lßd </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFFFFFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>ARR</Çme> <desütiÚ>Auto-»lßd v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>RCR</Çme> <di¥ÏyName>RCR</di¥ÏyName> <desütiÚ>»³t™iÚ couÁ” </desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>REP</Çme> <desütiÚ>R•‘™iÚ couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR1</Çme> <di¥ÏyName>CCR1</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 1</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR1</Çme> <desütiÚ>C­tu»/Com·» 1 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR2</Çme> <di¥ÏyName>CCR2</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 2</desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR2</Çme> <desütiÚ>C­tu»/Com·» 2 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR3</Çme> <di¥ÏyName>CCR3</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 3</desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR3</Çme> <desütiÚ>C­tu»/Com·» v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR4</Çme> <di¥ÏyName>CCR4</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 4</desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR4</Çme> <desütiÚ>C­tu»/Com·» v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>BDTR</Çme> <di¥ÏyName>BDTR</di¥ÏyName> <desütiÚ>‡nd d—d-tim</desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BK2ID</Çme> <desütiÚ>BK2ID</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKBID</Çme> <desütiÚ>BKBID</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BK2DSRM</Çme> <desütiÚ>BK2DSRM</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKDSRM</Çme> <desütiÚ>BKDSRM</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BK2P</Çme> <desütiÚ>B»ak 2…Þ¬™y</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BK2E</Çme> <desütiÚ>B»ak 2 EÇbË</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BK2F</Çme> <desütiÚ>B»ak 2 fž‹r</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>BKF</Çme> <desütiÚ>B»ak fž‹r</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>MOE</Çme> <desütiÚ>Maš ouuˆ’abË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>AOE</Çme> <desütiÚ>Autom©iøouuˆ’abË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKP</Çme> <desütiÚ>B»ak…Þ¬™y</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKE</Çme> <desütiÚ>B»akƒÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OSSR</Çme> <desütiÚ>Off-¡©£ËùiÚ RuÀmode</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OSSI</Çme> <desütiÚ>Off-¡©£ËùiÚ IdË mode</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LOCK</Çme> <desütiÚ>Lock cÚfigu¿tiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTG</Çme> <desütiÚ>D—d-timg’”©Ü s‘up</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR5</Çme> <di¥ÏyName>CCR5</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 4</desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR5</Çme> <desütiÚ>C­tu»/Com·» v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> <f›ld> <Çme>GC5C1</Çme> <desütiÚ>Grou°ChªÃÈ5‡nd ChªÃÈ1</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GC5C2</Çme> <desütiÚ>Grou°ChªÃÈ5‡nd ChªÃÈ2</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GC5C3</Çme> <desütiÚ>Grou°ChªÃÈ5‡nd ChªÃÈ3</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR6</Çme> <di¥ÏyName>CCR6</di¥ÏyName> <desütiÚ>ÿ±u»/com·» 4</desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CCR6</Çme> <desütiÚ>C­tu»/Com·» v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CCMR3_Ouut</Çme> <di¥ÏyName>CCMR3_Ouut</di¥ÏyName> <desütiÚ>ÿ±u»/com·» mod2 (ouuˆmode)</desütiÚ> <add»ssOff£t>0x50</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OC6M_b™3</Çme> <desütiÚ>OuuˆCom·» 6 modb™ 3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC5M_b™3</Çme> <desütiÚ>OuuˆCom·» 5 modb™ 3</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC6CE</Çme> <desütiÚ>Ouuˆcom·» 6 cË¬ƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC6M</Çme> <desütiÚ>Ouuˆcom·» 6 mode</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC6PE</Çme> <desütiÚ>Ouuˆcom·» 6…»lßdƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC6FE</Çme> <desütiÚ>Ouuˆcom·» 6 fa¡ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC5CE</Çme> <desütiÚ>Ouuˆcom·» 5 cË¬ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC5M</Çme> <desütiÚ>Ouuˆcom·» 5 mode</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>OC5PE</Çme> <desütiÚ>Ouuˆcom·» 5…»lßdƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OC5FE</Çme> <desütiÚ>Ouuˆcom·» 5 fa¡ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>DTR2</Çme> <di¥ÏyName>DTR2</di¥ÏyName> <desütiÚ>tim” D—dtimRegi¡” 2</desütiÚ> <add»ssOff£t>0x54</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DTPE</Çme> <desütiÚ>D—dtimP»lßd EÇbË</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DTAE</Çme> <desütiÚ>D—dtimAsymm‘riøEÇbË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DTGF</Çme> <desütiÚ>D—d-timçÎšgƒdgg’”©Ü s‘up</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>ECR</Çme> <di¥ÏyName>ECR</di¥ÏyName> <desütiÚ>DMA cÚŒÞ </desütiÚ> <add»ssOff£t>0x58</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IE</Çme> <desütiÚ>Index EÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDIR</Çme> <desütiÚ>Index DœeùiÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>IBLK</Çme> <desütiÚ>Index BÏnkšg</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>FIDX</Çme> <desütiÚ>Fœ¡ Index</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IPOS</Çme> <desütiÚ>Index Pos™iÚšg</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PW</Çme> <desütiÚ>Pul£ width</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>PWPRSC</Çme> <desütiÚ>Pul£ Width…»sÿËr</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>TISEL</Çme> <di¥ÏyName>TISEL</di¥ÏyName> <desütiÚ>TIMim” iÅuˆ£ËùiÚ </desütiÚ> <add»ssOff£t>0x5C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TI1SEL</Çme> <desütiÚ>TI1[0]ØTI1[15] iÅuˆ£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>TI2SEL</Çme> <desütiÚ>TI2[0]ØTI2[15] iÅuˆ£ËùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>TI3SEL</Çme> <desütiÚ>TI3[0]ØTI3[15] iÅuˆ£ËùiÚ</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>TI4SEL</Çme> <desütiÚ>TI4[0]ØTI4[15] iÅuˆ£ËùiÚ</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>AF1</Çme> <di¥ÏyName>AF1</di¥ÏyName> <desütiÚ>TIM‡É”Ç‹ funùiÚ o±iÚ 1</desütiÚ> <add»ssOff£t>0x60</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ETRSEL</Çme> <desütiÚ>ETR sourû s–eùiÚ</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>BKCMP4P</Çme> <desütiÚ>BRK COMP4 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP3P</Çme> <desütiÚ>BRK COMP3 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP2P</Çme> <desütiÚ>BRK COMP2 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP1P</Çme> <desütiÚ>BRK COMP1 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKINP</Çme> <desütiÚ>BRK BKIN iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP7E</Çme> <desütiÚ>BRK COMP7ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP6E</Çme> <desütiÚ>BRK COMP6ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP5E</Çme> <desütiÚ>BRK COMP5ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP4E</Çme> <desütiÚ>BRK COMP4ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP3E</Çme> <desütiÚ>BRK COMP3ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP2E</Çme> <desütiÚ>BRK COMP2ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKCMP1E</Çme> <desütiÚ>BRK COMP1ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKINE</Çme> <desütiÚ>BRK BKIN iÅuˆ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>AF2</Çme> <di¥ÏyName>AF2</di¥ÏyName> <desütiÚ>TIM‡É”Ç‹ funùiÚ o±iÚ 2</desütiÚ> <add»ssOff£t>0x64</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OCRSEL</Çme> <desütiÚ>OCREF_CLR sourû s–eùiÚ</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>BK2CMP4P</Çme> <desütiÚ>BRK2 COMP4 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BK2CMP3P</Çme> <desütiÚ>BRK2 COMP3 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BK2CMP2P</Çme> <desütiÚ>BRK2 COMP2 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BK2CMP1P</Çme> <desütiÚ>BRK2 COMP1 iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BK2INP</Çme> <desütiÚ>BRK2 BKIN iÅuˆpÞ¬™y</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BK2CMP7E</Çme> <desütiÚ>BRK2 COMP7ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BK2CMP6E</Çme> <desütiÚ>BRK2 COMP6ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BK2CMP5E</Çme> <desütiÚ>BRK2 COMP5ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BK2CMP4E</Çme> <desütiÚ>BRK2 COMP4ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BK2CMP3E</Çme> <desütiÚ>BRK2 COMP3ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BK2CMP2E</Çme> <desütiÚ>BRK2 COMP2ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BK2CMP1E</Çme> <desütiÚ>BRK2 COMP1ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKINE</Çme> <desütiÚ>BRK BKIN iÅuˆ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>DCR</Çme> <di¥ÏyName>DCR</di¥ÏyName> <desütiÚ>cÚŒÞ </desütiÚ> <add»ssOff£t>0x3DC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DBL</Çme> <desütiÚ>DMA bur¡†’gth</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>DBA</Çme> <desütiÚ>DMA ba£‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>DMAR</Çme> <di¥ÏyName>DMAR</di¥ÏyName> <desütiÚ>DMA‡dd»s fuÎ¿nsãr</desütiÚ> <add»ssOff£t>0x3E0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAB</Çme> <desütiÚ>DMA bur¡‡cûs£s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="TIM2"> <Çme>TIM3</Çme> <ba£Add»ss>0x40000400</ba£Add»ss> <š‹¼u±> <Çme>TIM3</Çme> <desütiÚ>TIM3</desütiÚ> <v®ue>29</v®ue> </š‹¼u±> </³rh”®> <³rh”® d”ivedFrom="TIM2"> <Çme>TIM4</Çme> <ba£Add»ss>0x40000800</ba£Add»ss> <š‹¼u±> <Çme>TIM4</Çme> <desütiÚ>TIM4</desütiÚ> <v®ue>30</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>TIM6</Çme> <desütiÚ>
Basic
-tim”s</desütiÚ> <groupName>TIM</groupName> <ba£Add»ss>0x40001000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
TIM6_DACUNDER
</Çme> <desütiÚ>TIM6_DACUNDER</desütiÚ> <v®ue>54</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DITHEN</Çme> <desütiÚ>D™h”šg EÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIFREMAP</Çme> <desütiÚ>UIF stu b™„em­pšg</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ARPE</Çme> <desütiÚ>Auto-»lßd…»lßdƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OPM</Çme> <desütiÚ>OÃ-pul£ mode</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>URS</Çme> <desütiÚ>Upd©»que¡ sourû</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UDIS</Çme> <desütiÚ>Upd©di§bË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CEN</Çme> <desütiÚ>CouÁ”ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MMS</Çme> <desütiÚ>Ma¡” mod£ËùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>DIER</Çme> <di¥ÏyName>DIER</di¥ÏyName> <desütiÚ>DMA/IÁ”ru±ƒÇbË </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>UDE</Çme> <desütiÚ>Upd©DMA„eque¡ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UIE</Çme> <desütiÚ>Upd©š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>UIF</Çme> <desütiÚ>Upd©š‹¼u± fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>EGR</Çme> <di¥ÏyName>EGR</di¥ÏyName> <desütiÚ>ev’ˆg’”©iÚ </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>UG</Çme> <desütiÚ>Upd©g’”©iÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CNT</Çme> <di¥ÏyName>CNT</di¥ÏyName> <desütiÚ>couÁ”</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>UIFCPY</Çme> <desütiÚ>UIF CÝy</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>CNT</Çme> <desütiÚ>Low couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>PSC</Çme> <di¥ÏyName>PSC</di¥ÏyName> <desütiÚ>´esÿËr</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PSC</Çme> <desütiÚ>P»sÿË¸v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>ARR</Çme> <di¥ÏyName>ARR</di¥ÏyName> <desütiÚ>auto-»lßd </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000FFFF</»£tV®ue> <f›lds> <f›ld> <Çme>ARR</Çme> <desütiÚ>Low Auto-»lßd v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="TIM6"> <Çme>TIM7</Çme> <ba£Add»ss>0x40001400</ba£Add»ss> <š‹¼u±> <Çme>TIM7</Çme> <desütiÚ>TIM7</desütiÚ> <v®ue>55</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>
LPTIMER1
</Çme> <desütiÚ>Low…ow”im”</desütiÚ> <groupName>
LPTIM
</groupName> <ba£Add»ss>0x40007C00</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
ISR
</Çme> <di¥ÏyName>ISR</di¥ÏyName> <desütiÚ>IÁ”ru±‡nd 
Stus
 Regi¡”</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DOWN
</Çme> <desütiÚ>CouÁ” 
dœeùiÚ
 
chªge
 u°tØdown</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UP
</Çme> <desütiÚ>CouÁ” dœeùiÚ chªgdowÀtØup</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ARROK
</Çme> <desütiÚ>
AutÜ–ßd
 upd©
OK
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMPOK
</Çme> <desütiÚ>Com·» upd©OK</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EXTTRIG
</Çme> <desütiÚ>Ex‹º®rigg”ƒdgev’t</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ARRM
</Çme> <desütiÚ>AutÜ–ßd 
m©ch
</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMPM
</Çme> <desütiÚ>Com·» m©ch</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICR
</Çme> <di¥ÏyName>ICR</di¥ÏyName> <desütiÚ>IÁ”ru± CË¬ Regi¡”</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DOWNCF
</Çme> <desütiÚ>DœeùiÚ chªgtØdowÀCË¬ FÏg</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UPCF
</Çme> <desütiÚ>DœeùiÚ chªgtØUP CË¬ FÏg</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ARROKCF
</Çme> <desütiÚ>AutÜ–ßd upd©OK CË¬ FÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMPOKCF
</Çme> <desütiÚ>Com·» upd©OK CË¬ FÏg</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EXTTRIGCF
</Çme> <desütiÚ>Ex‹º®rigg” 
v®id
ƒdgCË¬ FÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ARRMCF
</Çme> <desütiÚ>AutÜ–ßd m©ch CË¬ FÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMPMCF
</Çme> <desütiÚ>com·» m©ch CË¬ FÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
IER
</Çme> <di¥ÏyName>IER</di¥ÏyName> <desütiÚ>IÁ”ru± EÇbË Regi¡”</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DOWNIE
</Çme> <desütiÚ>DœeùiÚ chªgtØdowÀIÁ”ru± EÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UPIE
</Çme> <desütiÚ>DœeùiÚ chªgtØUP IÁ”ru± EÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ARROKIE
</Çme> <desütiÚ>AutÜ–ßd upd©OK IÁ”ru± EÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMPOKIE
</Çme> <desütiÚ>Com·» upd©OK IÁ”ru± EÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EXTTRIGIE
</Çme> <desütiÚ>Ex‹º®rigg” v®idƒdgIÁ”ru± EÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ARRMIE
</Çme> <desütiÚ>AutÜ–ßd m©ch IÁ”ru± EÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMPMIE
</Çme> <desütiÚ>Com·» m©ch IÁ”ru± EÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CFGR
</Çme> <di¥ÏyName>CFGR</di¥ÏyName> <desütiÚ>
CÚfigu¿tiÚ
 Regi¡”</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ENC
</Çme> <desütiÚ>
Encod”
 mod’abË</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
COUNTMODE
</Çme> <desütiÚ>couÁ” mod
’abËd
</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PRELOAD
</Çme> <desütiÚ>
Regi¡”s
 upd©mode</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WAVPOL
</Çme> <desütiÚ>
WavefÜm
 
sh­e
…Þ¬™y</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WAVE
</Çme> <desütiÚ>WavefÜm sh­e</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TIMOUT
</Çme> <desütiÚ>
Timeout
ƒÇbË</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TRIGEN
</Çme> <desütiÚ>Trigg”ƒÇbË‡nd…Þ¬™y</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
TRIGSEL
</Çme> <desütiÚ>Trigg” 
£ËùÜ
</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
PRESC
</Çme> <desütiÚ>Clock…»sÿËr</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
TRGFLT
</Çme> <desütiÚ>
CÚfigu¿bË
 
dig™®
 fž‹¸Œigg”</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CKFLT
</Çme> <desütiÚ>CÚfigu¿bË dig™® fž‹¸ex‹º® clock</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CKPOL
</Çme> <desütiÚ>Clock PÞ¬™y</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CKSEL
</Çme> <desütiÚ>Clock s–eùÜ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>
CÚŒÞ
 Regi¡”</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RSTARE
</Çme> <desütiÚ>RSTARE</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
COUNTRST
</Çme> <desütiÚ>COUNTRST</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CNTSTRT
</Çme> <desütiÚ>Tim” 
¡¬t
 iÀ
cÚtšuous
 mode</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SNGSTRT
</Çme> <desütiÚ>LPTIM s¹ iÀ
sšgË
 mode</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ENABLE
</Çme> <desütiÚ>LPTIM EÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMP
</Çme> <di¥ÏyName>CMP</di¥ÏyName> <desütiÚ>Com·» Regi¡”</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CMP</Çme> <desütiÚ>Com·» v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>ARR</Çme> <di¥ÏyName>ARR</di¥ÏyName> <desütiÚ>AutÜ–ßd Regi¡”</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000001</»£tV®ue> <f›lds> <f›ld> <Çme>ARR</Çme> <desütiÚ>AutØ»lßd v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CNT</Çme> <di¥ÏyName>CNT</di¥ÏyName> <desütiÚ>CouÁ” Regi¡”</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CNT</Çme> <desütiÚ>CouÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
OR
</Çme> <di¥ÏyName>OR</di¥ÏyName> <desütiÚ>ÝtiÚ </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
IN1
</Çme> <desütiÚ>IN1</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IN2
</Çme> <desütiÚ>IN2</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IN1_2_1
</Çme> <desütiÚ>IN1_2_1</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
IN2_2_1
</Çme> <desütiÚ>IN2_2_1</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>USART1</Çme> <desütiÚ>
Univ”§l
 
synchrÚous
 
asynchrÚous
 
»ûiv”
 
Œªsm™‹r
</desütiÚ> <groupName>
USART
</groupName> <ba£Add»ss>0x40013800</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>USART1</Çme> <desütiÚ>USART1</desütiÚ> <v®ue>37</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>CÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RXFFIE
</Çme> <desütiÚ>RXFFIE</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXFEIE
</Çme> <desütiÚ>TXFEIE</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FIFOEN
</Çme> <desütiÚ>FIFOEN</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
M1
</Çme> <desütiÚ>M1</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOBIE
</Çme> <desütiÚ>
End
 oà
Block
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RTOIE
</Çme> <desütiÚ>
Reûiv”
 
timeout
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DEAT4
</Çme> <desütiÚ>
Driv”
 EÇbË 
as£¹iÚ
ime</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DEAT3
</Çme> <desütiÚ>DEAT3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DEAT2
</Çme> <desütiÚ>DEAT2</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DEAT1
</Çme> <desütiÚ>DEAT1</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DEAT0
</Çme> <desütiÚ>DEAT0</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DEDT4
</Çme> <desütiÚ>Driv” EÇbË 
de
-as£¹iÚime</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DEDT3
</Çme> <desütiÚ>DEDT3</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DEDT2
</Çme> <desütiÚ>DEDT2</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DEDT1
</Çme> <desütiÚ>DEDT1</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DEDT0
</Çme> <desütiÚ>DEDT0</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OVER8
</Çme> <desütiÚ>
Ov”§m¶šg
 mode</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMIE
</Çme> <desütiÚ>
Ch¬aù”
 m©ch iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MME
</Çme> <desütiÚ>
Mu‹
 mod’abË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
M0
</Çme> <desütiÚ>
WÜd
†’gth</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WAKE
</Çme> <desütiÚ>Reûiv” wakeu°
m‘hod
</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PCE
</Çme> <desütiÚ>
P¬™y
 cÚŒÞƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PS
</Çme> <desütiÚ>P¬™y s–eùiÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PEIE
</Çme> <desütiÚ>
PE
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXEIE
</Çme> <desütiÚ>š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIE
</Çme> <desütiÚ>
T¿nsmissiÚ
 com¶‘š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXNEIE
</Çme> <desütiÚ>
RXNE
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDLEIE
</Çme> <desütiÚ>
IDLE
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TE
</Çme> <desütiÚ>
T¿nsm™‹r
ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RE
</Çme> <desütiÚ>Reûiv”ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UESM
</Çme> <desütiÚ>USARTƒÇbË iÀStÝ mode</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UE
</Çme> <desütiÚ>USARTƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>CÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ADD4_7
</Çme> <desütiÚ>
Add»ss
 oàthUSART 
node
</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
ADD0_3
</Çme> <desütiÚ>Add»s oàthUSART‚ode</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
RTOEN
</Çme> <desütiÚ>Reûiv”imeouˆ’abË</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ABRMOD1
</Çme> <desütiÚ>AutØ
baud
 
¿‹
 mode</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ABRMOD0
</Çme> <desütiÚ>ABRMOD0</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ABREN
</Çme> <desütiÚ>AutØbaud„©’abË</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MSBFIRST
</Çme> <desütiÚ>
Mo¡
 
signifiÿÁ
 b™ 
fœ¡
</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAINV
</Çme> <desütiÚ>
Bš¬y
 d©¨
šv”siÚ
</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXINV
</Çme> <desütiÚ>
TX
…š 
aùive
†ev– inv”siÚ</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXINV
</Çme> <desütiÚ>
RX
…š‡ùivËv– inv”siÚ</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWAP
</Çme> <desütiÚ>
Sw­
 TX/RX 
pšs
</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LINEN
</Çme> <desütiÚ>
LIN
 mod’abË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
STOP
</Çme> <desütiÚ>STOP 
b™s
</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CLKEN
</Çme> <desütiÚ>ClockƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CPOL
</Çme> <desütiÚ>Clock…Þ¬™y</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CPHA
</Çme> <desütiÚ>Clock…ha£</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LBCL
</Çme> <desütiÚ>
La¡
 b™ clock…ul£</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LBDIE
</Çme> <desütiÚ>LIN  d‘eùiÚ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LBDL
</Çme> <desütiÚ>LIN  d‘eùiÚ†’gth</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADDM7
</Çme> <desütiÚ>7-b™ Add»s 
D‘eùiÚ
/4-b™ Add»s D‘eùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DIS_NSS
</Çme> <desütiÚ>DIS_NSS</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SLVEN
</Çme> <desütiÚ>SLVEN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR3</Çme> <di¥ÏyName>CR3</di¥ÏyName> <desütiÚ>CÚŒÞ 3</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TXFTCFG
</Çme> <desütiÚ>TXFTCFG</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
RXFTIE
</Çme> <desütiÚ>RXFTIE</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXFTCFG
</Çme> <desütiÚ>RXFTCFG</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
TCBGTIE
</Çme> <desütiÚ>TCBGTIE</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXFTIE
</Çme> <desütiÚ>TXFTIE</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WUFIE
</Çme> <desütiÚ>Wakeu°äom StÝ modš‹¼u±ƒÇbË</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WUS
</Çme> <desütiÚ>Wakeu°äom StÝ modš‹¼u± fÏg s–eùiÚ</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
SCARCNT
</Çme> <desütiÚ>
Sm¬tÿrd
‡uto-
»Œy
 
couÁ
</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
DEP
</Çme> <desütiÚ>Driv”ƒÇbË…Þ¬™y s–eùiÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DEM
</Çme> <desütiÚ>Driv”ƒÇbË mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DDRE
</Çme> <desütiÚ>DMA Di§bË 
Ú
 
Reû±iÚ
 E¼Ü</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OVRDIS
</Çme> <desütiÚ>
Ov”run
 Di§bË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ONEBIT
</Çme> <desütiÚ>OÃ 
§m¶e
 b™ m‘hodƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTSIE
</Çme> <desütiÚ>
CTS
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTSE
</Çme> <desütiÚ>CTSƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RTSE
</Çme> <desütiÚ>
RTS
ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMAT
</Çme> <desütiÚ>DMAƒÇbË¿nsm™‹r</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMAR</Çme> <desütiÚ>DMAƒÇbË„eûiv”</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SCEN
</Çme> <desütiÚ>Sm¬tÿrd mod’abË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
NACK
</Çme> <desütiÚ>Sm¬tÿrd NACKƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HDSEL
</Çme> <desütiÚ>
H®f
-
du¶ex
 s–eùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IRLP
</Çme> <desütiÚ>
Ir
†ow-pow”</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IREN
</Çme> <desütiÚ>I¸mod’abË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EIE
</Çme> <desütiÚ>E¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>BRR</Çme> <di¥ÏyName>BRR</di¥ÏyName> <desütiÚ>
Baud
„©</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DIV_Mªtis§
</Çme> <desütiÚ>DIV_Mªtis§</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>
DIV_F¿ùiÚ
</Çme> <desütiÚ>DIV_F¿ùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
GTPR
</Çme> <di¥ÏyName>GTPR</di¥ÏyName> <desütiÚ>
Gu¬d
imªd…»sÿË¸</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
GT
</Çme> <desütiÚ>Gu¬dimv®ue</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>PSC</Çme> <desütiÚ>P»sÿË¸v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
RTOR
</Çme> <di¥ÏyName>RTOR</di¥ÏyName> <desütiÚ>Reûiv”imeouˆ</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
BLEN
</Çme> <desütiÚ>Block 
L’gth
</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
RTO
</Çme> <desütiÚ>Reûiv”imeouˆv®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>24</b™Width> </f›ld> </f›lds> </> <> <Çme>
RQR
</Çme> <di¥ÏyName>RQR</di¥ÏyName> <desütiÚ>
Reque¡
 </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TXFRQ
</Çme> <desütiÚ>
T¿nsm™
 d©¨
æush
„eque¡</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXFRQ
</Çme> <desütiÚ>
Reûive
 d©¨æush„eque¡</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MMRQ
</Çme> <desütiÚ>Mu‹ mod»que¡</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SBKRQ
</Çme> <desütiÚ>
S’d
 „eque¡</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ABRRQ
</Çme> <desütiÚ>AutØbaud„©»que¡</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>ISR</Çme> <di¥ÏyName>ISR</di¥ÏyName> <desütiÚ>IÁ”ru± &
amp
; stu </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TXFT
</Çme> <desütiÚ>TXFT</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXFT
</Çme> <desütiÚ>RXFT</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCBGT
</Çme> <desütiÚ>TCBGT</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXFF
</Çme> <desütiÚ>RXFF</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXFE
</Çme> <desütiÚ>TXFE</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
REACK
</Çme> <desütiÚ>REACK</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEACK
</Çme> <desütiÚ>TEACK</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WUF
</Çme> <desütiÚ>WUF</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RWU
</Çme> <desütiÚ>RWU</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SBKF
</Çme> <desütiÚ>SBKF</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMF
</Çme> <desütiÚ>CMF</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BUSY</Çme> <desütiÚ>BUSY</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ABRF
</Çme> <desütiÚ>ABRF</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ABRE
</Çme> <desütiÚ>ABRE</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UDR
</Çme> <desütiÚ>UDR</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOBF
</Çme> <desütiÚ>EOBF</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RTOF
</Çme> <desütiÚ>RTOF</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTS</Çme> <desütiÚ>CTS</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTSIF
</Çme> <desütiÚ>CTSIF</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LBDF
</Çme> <desütiÚ>LBDF</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXE
</Çme> <desütiÚ>TXE</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TC
</Çme> <desütiÚ>TC</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXNE</Çme> <desütiÚ>RXNE</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDLE</Çme> <desütiÚ>IDLE</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ORE
</Çme> <desütiÚ>ORE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
NF
</Çme> <desütiÚ>NF</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FE
</Çme> <desütiÚ>FE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PE</Çme> <desütiÚ>PE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>ICR</Çme> <di¥ÏyName>ICR</di¥ÏyName> <desütiÚ>IÁ”ru± fÏg cË¬ </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
WUCF
</Çme> <desütiÚ>Wakeu°äom StÝ modþ—¸æag</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CMCF
</Çme> <desütiÚ>Ch¬aù” m©ch cË¬ fÏg</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UDRCF
</Çme> <desütiÚ>UDRCF</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOBCF
</Çme> <desütiÚ>End oàblock cË¬ fÏg</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RTOCF
</Çme> <desütiÚ>Reûiv”imeouˆþ—¸æag</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTSCF
</Çme> <desütiÚ>CTS cË¬ fÏg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LBDCF
</Çme> <desütiÚ>LIN  d‘eùiÚ cË¬ fÏg</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCBGTCF
</Çme> <desütiÚ>TCBGTCF</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCCF
</Çme> <desütiÚ>T¿nsmissiÚ com¶‘þ—¸æag</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXFECF
</Çme> <desütiÚ>TXFECF</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDLECF
</Çme> <desütiÚ>IdË†š
d‘eùed
 cË¬ fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ORECF
</Çme> <desütiÚ>Ov”ruÀ”rÜ cË¬ fÏg</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
NCF
</Çme> <desütiÚ>
Noi£
 d‘eùed cË¬ fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FECF
</Çme> <desütiÚ>
F¿mšg
ƒ¼Ü cË¬ fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PECF
</Çme> <desütiÚ>P¬™yƒ¼Ü cË¬ fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
RDR
</Çme> <di¥ÏyName>RDR</di¥ÏyName> <desütiÚ>Reûivd©¨</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>RDR</Çme> <desütiÚ>Reûivd©¨v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>9</b™Width> </f›ld> </f›lds> </> <> <Çme>
TDR
</Çme> <di¥ÏyName>TDR</di¥ÏyName> <desütiÚ>T¿nsm™ d©¨</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TDR</Çme> <desütiÚ>T¿nsm™ d©¨v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>9</b™Width> </f›ld> </f›lds> </> <> <Çme>PRESC</Çme> <di¥ÏyName>PRESC</di¥ÏyName> <desütiÚ>USART…»sÿË¸</desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PRESCALER
</Çme> <desütiÚ>PRESCALER</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="USART1"> <Çme>USART2</Çme> <ba£Add»ss>0x40004400</ba£Add»ss> <š‹¼u±> <Çme>USART2</Çme> <desütiÚ>USART2</desütiÚ> <v®ue>38</v®ue> </š‹¼u±> </³rh”®> <³rh”® d”ivedFrom="USART1"> <Çme>USART3</Çme> <ba£Add»ss>0x40004800</ba£Add»ss> <š‹¼u±> <Çme>USART3</Çme> <desütiÚ>USART3</desütiÚ> <v®ue>39</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>UART4</Çme> <desütiÚ>Univ”§ÈsynchrÚou asynchrÚou »ûiv”¿nsm™‹r</desütiÚ> <groupName>USART</groupName> <ba£Add»ss>0x40004C00</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>UART4</Çme> <desütiÚ>UART4</desütiÚ> <v®ue>52</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>CÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>RXFFIE</Çme> <desütiÚ>RXFFIE</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXFEIE</Çme> <desütiÚ>TXFEIE</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FIFOEN</Çme> <desütiÚ>FIFOEN</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>M1</Çme> <desütiÚ>M1</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EOBIE</Çme> <desütiÚ>End oàBlock iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RTOIE</Çme> <desütiÚ>Reûiv”imeouˆš‹¼u±ƒÇbË</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEAT4</Çme> <desütiÚ>Driv” EÇbË‡s£¹iÚime</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEAT3</Çme> <desütiÚ>DEAT3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEAT2</Çme> <desütiÚ>DEAT2</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEAT1</Çme> <desütiÚ>DEAT1</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEAT0</Çme> <desütiÚ>DEAT0</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEDT4</Çme> <desütiÚ>Driv” EÇbË de-as£¹iÚime</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEDT3</Çme> <desütiÚ>DEDT3</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEDT2</Çme> <desütiÚ>DEDT2</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEDT1</Çme> <desütiÚ>DEDT1</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEDT0</Çme> <desütiÚ>DEDT0</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OVER8</Çme> <desütiÚ>Ov”§m¶šg mode</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CMIE</Çme> <desütiÚ>Ch¬aù” m©ch iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MME</Çme> <desütiÚ>Mu‹ mod’abË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>M0</Çme> <desütiÚ>WÜd†’gth</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WAKE</Çme> <desütiÚ>Reûiv” wakeu°m‘hod</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PCE</Çme> <desütiÚ>P¬™y cÚŒÞƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PS</Çme> <desütiÚ>P¬™y s–eùiÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PEIE</Çme> <desütiÚ>PE iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXEIE</Çme> <desütiÚ>š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>T¿nsmissiÚ com¶‘š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXNEIE</Çme> <desütiÚ>RXNE iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDLEIE</Çme> <desütiÚ>IDLE iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TE</Çme> <desütiÚ>T¿nsm™‹¸’abË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RE</Çme> <desütiÚ>Reûiv”ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UESM</Çme> <desütiÚ>USARTƒÇbË iÀStÝ mode</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UE</Çme> <desütiÚ>USARTƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>CÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ADD4_7</Çme> <desütiÚ>Add»s oàthUSART‚ode</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>ADD0_3</Çme> <desütiÚ>Add»s oàthUSART‚ode</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>RTOEN</Çme> <desütiÚ>Reûiv”imeouˆ’abË</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ABRMOD1</Çme> <desütiÚ>AutØbaud„©mode</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ABRMOD0</Çme> <desütiÚ>ABRMOD0</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ABREN</Çme> <desütiÚ>AutØbaud„©’abË</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MSBFIRST</Çme> <desütiÚ>Mo¡ signifiÿÁ b™ fœ¡</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TAINV</Çme> <desütiÚ>Bš¬y d©¨šv”siÚ</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXINV</Çme> <desütiÚ>TX…š‡ùivËv– inv”siÚ</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXINV</Çme> <desütiÚ>RX…š‡ùivËv– inv”siÚ</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SWAP</Çme> <desütiÚ>Sw­ TX/RX…šs</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LINEN</Çme> <desütiÚ>LIN mod’abË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STOP</Çme> <desütiÚ>STOP b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CLKEN</Çme> <desütiÚ>ClockƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CPOL</Çme> <desütiÚ>Clock…Þ¬™y</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CPHA</Çme> <desütiÚ>Clock…ha£</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LBCL</Çme> <desütiÚ>La¡ b™ clock…ul£</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LBDIE</Çme> <desütiÚ>LIN  d‘eùiÚ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LBDL</Çme> <desütiÚ>LIN  d‘eùiÚ†’gth</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ADDM7</Çme> <desütiÚ>7-b™ Add»s D‘eùiÚ/4-b™ Add»s D‘eùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIS_NSS</Çme> <desütiÚ>DIS_NSS</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SLVEN</Çme> <desütiÚ>SLVEN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR3</Çme> <di¥ÏyName>CR3</di¥ÏyName> <desütiÚ>CÚŒÞ 3</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TXFTCFG</Çme> <desütiÚ>TXFTCFG</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>RXFTIE</Çme> <desütiÚ>RXFTIE</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXFTCFG</Çme> <desütiÚ>RXFTCFG</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>TCBGTIE</Çme> <desütiÚ>TCBGTIE</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXFTIE</Çme> <desütiÚ>TXFTIE</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WUFIE</Çme> <desütiÚ>Wakeu°äom StÝ modš‹¼u±ƒÇbË</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WUS</Çme> <desütiÚ>Wakeu°äom StÝ modš‹¼u± fÏg s–eùiÚ</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SCARCNT</Çme> <desütiÚ>Sm¬tÿrd‡uto-»Œy couÁ</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>DEP</Çme> <desütiÚ>Driv”ƒÇbË…Þ¬™y s–eùiÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEM</Çme> <desütiÚ>Driv”ƒÇbË mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DDRE</Çme> <desütiÚ>DMA Di§bË oÀReû±iÚ E¼Ü</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OVRDIS</Çme> <desütiÚ>Ov”ruÀDi§bË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ONEBIT</Çme> <desütiÚ>OÃ sam¶b™ m‘hodƒÇbË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTSIE</Çme> <desütiÚ>CTS iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTSE</Çme> <desütiÚ>CTSƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RTSE</Çme> <desütiÚ>RTSƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMAT</Çme> <desütiÚ>DMAƒÇbË¿nsm™‹r</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMAR</Çme> <desütiÚ>DMAƒÇbË„eûiv”</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SCEN</Çme> <desütiÚ>Sm¬tÿrd mod’abË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>NACK</Çme> <desütiÚ>Sm¬tÿrd NACKƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HDSEL</Çme> <desütiÚ>H®f-du¶ex s–eùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IRLP</Çme> <desütiÚ>I¸low-pow”</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IREN</Çme> <desütiÚ>I¸mod’abË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EIE</Çme> <desütiÚ>E¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>BRR</Çme> <di¥ÏyName>BRR</di¥ÏyName> <desütiÚ>Baud„©</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DIV_Mªtis§</Çme> <desütiÚ>DIV_Mªtis§</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>DIV_F¿ùiÚ</Çme> <desütiÚ>DIV_F¿ùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>GTPR</Çme> <di¥ÏyName>GTPR</di¥ÏyName> <desütiÚ>Gu¬dimªd…»sÿË¸</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>GT</Çme> <desütiÚ>Gu¬dimv®ue</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>PSC</Çme> <desütiÚ>P»sÿË¸v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>RTOR</Çme> <di¥ÏyName>RTOR</di¥ÏyName> <desütiÚ>Reûiv”imeouˆ</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BLEN</Çme> <desütiÚ>Block L’gth</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>RTO</Çme> <desütiÚ>Reûiv”imeouˆv®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>24</b™Width> </f›ld> </f›lds> </> <> <Çme>RQR</Çme> <di¥ÏyName>RQR</di¥ÏyName> <desütiÚ>Reque¡ </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TXFRQ</Çme> <desütiÚ>T¿nsm™ d©¨æush„eque¡</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXFRQ</Çme> <desütiÚ>Reûivd©¨æush„eque¡</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MMRQ</Çme> <desütiÚ>Mu‹ mod»que¡</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SBKRQ</Çme> <desütiÚ>S’d „eque¡</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ABRRQ</Çme> <desütiÚ>AutØbaud„©»que¡</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>ISR</Çme> <di¥ÏyName>ISR</di¥ÏyName> <desütiÚ>IÁ”ru± &amp; stu </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x000000C0</»£tV®ue> <f›lds> <f›ld> <Çme>TXFT</Çme> <desütiÚ>TXFT</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXFT</Çme> <desütiÚ>RXFT</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCBGT</Çme> <desütiÚ>TCBGT</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXFF</Çme> <desütiÚ>RXFF</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXFE</Çme> <desütiÚ>TXFE</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>REACK</Çme> <desütiÚ>REACK</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEACK</Çme> <desütiÚ>TEACK</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WUF</Çme> <desütiÚ>WUF</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RWU</Çme> <desütiÚ>RWU</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SBKF</Çme> <desütiÚ>SBKF</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CMF</Çme> <desütiÚ>CMF</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BUSY</Çme> <desütiÚ>BUSY</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ABRF</Çme> <desütiÚ>ABRF</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ABRE</Çme> <desütiÚ>ABRE</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UDR</Çme> <desütiÚ>UDR</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EOBF</Çme> <desütiÚ>EOBF</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RTOF</Çme> <desütiÚ>RTOF</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTS</Çme> <desütiÚ>CTS</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTSIF</Çme> <desütiÚ>CTSIF</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LBDF</Çme> <desütiÚ>LBDF</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXE</Çme> <desütiÚ>TXE</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TC</Çme> <desütiÚ>TC</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXNE</Çme> <desütiÚ>RXNE</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDLE</Çme> <desütiÚ>IDLE</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ORE</Çme> <desütiÚ>ORE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>NF</Çme> <desütiÚ>NF</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FE</Çme> <desütiÚ>FE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PE</Çme> <desütiÚ>PE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>ICR</Çme> <di¥ÏyName>ICR</di¥ÏyName> <desütiÚ>IÁ”ru± fÏg cË¬ </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>WUCF</Çme> <desütiÚ>Wakeu°äom StÝ modþ—¸æag</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CMCF</Çme> <desütiÚ>Ch¬aù” m©ch cË¬ fÏg</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UDRCF</Çme> <desütiÚ>UDRCF</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EOBCF</Çme> <desütiÚ>End oàblock cË¬ fÏg</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RTOCF</Çme> <desütiÚ>Reûiv”imeouˆþ—¸æag</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTSCF</Çme> <desütiÚ>CTS cË¬ fÏg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LBDCF</Çme> <desütiÚ>LIN  d‘eùiÚ cË¬ fÏg</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCBGTCF</Çme> <desütiÚ>TCBGTCF</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCCF</Çme> <desütiÚ>T¿nsmissiÚ com¶‘þ—¸æag</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXFECF</Çme> <desütiÚ>TXFECF</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDLECF</Çme> <desütiÚ>IdË†šd‘eùed cË¬ fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ORECF</Çme> <desütiÚ>Ov”ruÀ”rÜ cË¬ fÏg</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>NCF</Çme> <desütiÚ>Noi£ d‘eùed cË¬ fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FECF</Çme> <desütiÚ>F¿mšgƒ¼Ü cË¬ fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PECF</Çme> <desütiÚ>P¬™yƒ¼Ü cË¬ fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>RDR</Çme> <di¥ÏyName>RDR</di¥ÏyName> <desütiÚ>Reûivd©¨</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>RDR</Çme> <desütiÚ>Reûivd©¨v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>9</b™Width> </f›ld> </f›lds> </> <> <Çme>TDR</Çme> <di¥ÏyName>TDR</di¥ÏyName> <desütiÚ>T¿nsm™ d©¨</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TDR</Çme> <desütiÚ>T¿nsm™ d©¨v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>9</b™Width> </f›ld> </f›lds> </> <> <Çme>PRESC</Çme> <di¥ÏyName>PRESC</di¥ÏyName> <desütiÚ>USART…»sÿË¸</desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PRESCALER</Çme> <desütiÚ>PRESCALER</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>LPUART1</Çme> <desütiÚ>Univ”§ÈsynchrÚou asynchrÚou »ûiv”¿nsm™‹r</desütiÚ> <groupName>USART</groupName> <ba£Add»ss>0x40008000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
LPTIM1
</Çme> <desütiÚ>LPTIM1</desütiÚ> <v®ue>49</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
LPUART
</Çme> <desütiÚ>LPUART</desütiÚ> <v®ue>91</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>CÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>RXFFIE</Çme> <desütiÚ>RXFFIE</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXFEIE</Çme> <desütiÚ>TXFEIE</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FIFOEN</Çme> <desütiÚ>FIFOEN</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>M1</Çme> <desütiÚ>WÜd†’gth</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEAT4</Çme> <desütiÚ>Driv” EÇbË‡s£¹iÚime</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEAT3</Çme> <desütiÚ>DEAT3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEAT2</Çme> <desütiÚ>DEAT2</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEAT1</Çme> <desütiÚ>DEAT1</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEAT0</Çme> <desütiÚ>DEAT0</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEDT4</Çme> <desütiÚ>Driv” EÇbË de-as£¹iÚime</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEDT3</Çme> <desütiÚ>DEDT3</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEDT2</Çme> <desütiÚ>DEDT2</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEDT1</Çme> <desütiÚ>DEDT1</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEDT0</Çme> <desütiÚ>DEDT0</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CMIE</Çme> <desütiÚ>Ch¬aù” m©ch iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MME</Çme> <desütiÚ>Mu‹ mod’abË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>M0</Çme> <desütiÚ>WÜd†’gth</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WAKE</Çme> <desütiÚ>Reûiv” wakeu°m‘hod</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PCE</Çme> <desütiÚ>P¬™y cÚŒÞƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PS</Çme> <desütiÚ>P¬™y s–eùiÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PEIE</Çme> <desütiÚ>PE iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXEIE</Çme> <desütiÚ>š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>T¿nsmissiÚ com¶‘š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXNEIE</Çme> <desütiÚ>RXNE iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDLEIE</Çme> <desütiÚ>IDLE iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TE</Çme> <desütiÚ>T¿nsm™‹¸’abË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RE</Çme> <desütiÚ>Reûiv”ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UESM</Çme> <desütiÚ>USARTƒÇbË iÀStÝ mode</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>UE</Çme> <desütiÚ>USARTƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>CÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>ADD4_7</Çme> <desütiÚ>Add»s oàthUSART‚ode</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>ADD0_3</Çme> <desütiÚ>Add»s oàthUSART‚ode</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>MSBFIRST</Çme> <desütiÚ>Mo¡ signifiÿÁ b™ fœ¡</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TAINV</Çme> <desütiÚ>Bš¬y d©¨šv”siÚ</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXINV</Çme> <desütiÚ>TX…š‡ùivËv– inv”siÚ</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXINV</Çme> <desütiÚ>RX…š‡ùivËv– inv”siÚ</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SWAP</Çme> <desütiÚ>Sw­ TX/RX…šs</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STOP</Çme> <desütiÚ>STOP b™s</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>ADDM7</Çme> <desütiÚ>7-b™ Add»s D‘eùiÚ/4-b™ Add»s D‘eùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR3</Çme> <di¥ÏyName>CR3</di¥ÏyName> <desütiÚ>CÚŒÞ 3</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>TXFTCFG</Çme> <desütiÚ>TXFTCFG</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>RXFTIE</Çme> <desütiÚ>RXFTIE</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXFTCFG</Çme> <desütiÚ>RXFTCFG</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>TXFTIE</Çme> <desütiÚ>TXFTIE</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WUFIE</Çme> <desütiÚ>Wakeu°äom StÝ modš‹¼u±ƒÇbË</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WUS</Çme> <desütiÚ>Wakeu°äom StÝ modš‹¼u± fÏg s–eùiÚ</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DEP</Çme> <desütiÚ>Driv”ƒÇbË…Þ¬™y s–eùiÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DEM</Çme> <desütiÚ>Driv”ƒÇbË mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DDRE</Çme> <desütiÚ>DMA Di§bË oÀReû±iÚ E¼Ü</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OVRDIS</Çme> <desütiÚ>Ov”ruÀDi§bË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTSIE</Çme> <desütiÚ>CTS iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTSE</Çme> <desütiÚ>CTSƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RTSE</Çme> <desütiÚ>RTSƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMAT</Çme> <desütiÚ>DMAƒÇbË¿nsm™‹r</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMAR</Çme> <desütiÚ>DMAƒÇbË„eûiv”</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HDSEL</Çme> <desütiÚ>H®f-du¶ex s–eùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EIE</Çme> <desütiÚ>E¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>BRR</Çme> <di¥ÏyName>BRR</di¥ÏyName> <desütiÚ>Baud„©</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>BRR</Çme> <desütiÚ>BRR</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>20</b™Width> </f›ld> </f›lds> </> <> <Çme>RQR</Çme> <di¥ÏyName>RQR</di¥ÏyName> <desütiÚ>Reque¡ </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>TXFRQ</Çme> <desütiÚ>TXFRQ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXFRQ</Çme> <desütiÚ>Reûivd©¨æush„eque¡</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MMRQ</Çme> <desütiÚ>Mu‹ mod»que¡</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SBKRQ</Çme> <desütiÚ>S’d „eque¡</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>ISR</Çme> <di¥ÏyName>ISR</di¥ÏyName> <desütiÚ>IÁ”ru± &amp; stu </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00C0</»£tV®ue> <f›lds> <f›ld> <Çme>TXFT</Çme> <desütiÚ>TXFT</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXFT</Çme> <desütiÚ>RXFT</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXFF</Çme> <desütiÚ>RXFF</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXFE</Çme> <desütiÚ>TXFE</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>REACK</Çme> <desütiÚ>REACK</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEACK</Çme> <desütiÚ>TEACK</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WUF</Çme> <desütiÚ>WUF</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RWU</Çme> <desütiÚ>RWU</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SBKF</Çme> <desütiÚ>SBKF</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CMF</Çme> <desütiÚ>CMF</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BUSY</Çme> <desütiÚ>BUSY</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTS</Çme> <desütiÚ>CTS</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTSIF</Çme> <desütiÚ>CTSIF</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXE</Çme> <desütiÚ>TXE</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TC</Çme> <desütiÚ>TC</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXNE</Çme> <desütiÚ>RXNE</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDLE</Çme> <desütiÚ>IDLE</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ORE</Çme> <desütiÚ>ORE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>NF</Çme> <desütiÚ>NF</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FE</Çme> <desütiÚ>FE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PE</Çme> <desütiÚ>PE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>ICR</Çme> <di¥ÏyName>ICR</di¥ÏyName> <desütiÚ>IÁ”ru± fÏg cË¬ </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>WUCF</Çme> <desütiÚ>Wakeu°äom StÝ modþ—¸æag</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CMCF</Çme> <desütiÚ>Ch¬aù” m©ch cË¬ fÏg</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTSCF</Çme> <desütiÚ>CTS cË¬ fÏg</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCCF</Çme> <desütiÚ>T¿nsmissiÚ com¶‘þ—¸æag</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>IDLECF</Çme> <desütiÚ>IdË†šd‘eùed cË¬ fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ORECF</Çme> <desütiÚ>Ov”ruÀ”rÜ cË¬ fÏg</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>NCF</Çme> <desütiÚ>Noi£ d‘eùed cË¬ fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FECF</Çme> <desütiÚ>F¿mšgƒ¼Ü cË¬ fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PECF</Çme> <desütiÚ>P¬™yƒ¼Ü cË¬ fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>RDR</Çme> <di¥ÏyName>RDR</di¥ÏyName> <desütiÚ>Reûivd©¨</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>RDR</Çme> <desütiÚ>Reûivd©¨v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>9</b™Width> </f›ld> </f›lds> </> <> <Çme>TDR</Çme> <di¥ÏyName>TDR</di¥ÏyName> <desütiÚ>T¿nsm™ d©¨</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>TDR</Çme> <desütiÚ>T¿nsm™ d©¨v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>9</b™Width> </f›ld> </f›lds> </> <> <Çme>PRESC</Çme> <di¥ÏyName>PRESC</di¥ÏyName> <desütiÚ>P»sÿË¸</desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>PRESCALER</Çme> <desütiÚ>PRESCALER</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>SPI1</Çme> <desütiÚ>S”ŸÈ³rh”® iÁ”çû/
IÁ”
-
IC
 
sound
</desütiÚ> <groupName>SPI</groupName> <ba£Add»ss>0x40013000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>SPI1</Çme> <desütiÚ>SPI1</desütiÚ> <v®ue>35</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CR1</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
BIDIMODE
</Çme> <desütiÚ>
BidœeùiÚ®
 d©¨mod’abË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BIDIOE
</Çme> <desütiÚ>Ouuˆ’abË iÀ
bidœeùiÚ®
 mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CRCEN</Çme> <desütiÚ>
H¬dw¬e
 CRC 
ÿlcuÏtiÚ
ƒÇbË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CRCNEXT
</Çme> <desütiÚ>CRC¿nsã¸
Ãxt
</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DFF
</Çme> <desütiÚ>D©¨
äame
 
fÜm©
</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXONLY
</Çme> <desütiÚ>ReûivÚly</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SSM
</Çme> <desütiÚ>Soáw¬¦avmªagem’t</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SSI
</Çme> <desütiÚ>
IÁ”Çl
 sÏv
£Ëù
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LSBFIRST
</Çme> <desütiÚ>
F¿me
 fÜm©</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPE
</Çme> <desütiÚ>SPIƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BR
</Çme> <desütiÚ>Baud„©cÚŒÞ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
MSTR
</Çme> <desütiÚ>Ma¡” s–eùiÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CPOL</Çme> <desütiÚ>Clock…Þ¬™y</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CPHA</Çme> <desütiÚ>Clock…ha£</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR2</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000700</»£tV®ue> <f›lds> <f›ld> <Çme>
RXDMAEN
</Çme> <desütiÚ>
Rx
 
bufãr
 DMAƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXDMAEN
</Çme> <desütiÚ>
Tx
 bufã¸DMAƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SSOE
</Çme> <desütiÚ>
SS
 ouuˆ’abË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
NSSP
</Çme> <desütiÚ>
NSS
…ul£ mªagem’t</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FRF
</Çme> <desütiÚ>F¿mfÜm©</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ERRIE</Çme> <desütiÚ>E¼Ü iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RXNEIE</Çme> <desütiÚ>RX bufã¸
nÙ
 
em±y
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TXEIE</Çme> <desütiÚ>Tx bufã¸em±y iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DS
</Çme> <desütiÚ>D©¨size</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
FRXTH
</Çme> <desütiÚ>
FIFO
 
»û±iÚ
 
th»shÞd
</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LDMA_RX
</Çme> <desütiÚ>La¡ DMA¿nsã¸»û±iÚ</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LDMA_TX
</Çme> <desütiÚ>La¡ DMA¿nsã¸
ŒªsmissiÚ
</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000002</»£tV®ue> <f›lds> <f›ld> <Çme>RXNE</Çme> <desütiÚ>Reûivbufã¸nÙƒm±y</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>TXE</Çme> <desütiÚ>T¿nsm™ bufã¸em±y</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
CRCERR
</Çme> <desütiÚ>CRCƒ¼Ü fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
MODF
</Çme> <desütiÚ>
Mode
 
çuÉ
</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
OVR
</Çme> <desütiÚ>Ov”ruÀæag</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
BSY
</Çme> <desütiÚ>
Busy
 fÏg</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
TIFRFE
</Çme> <desütiÚ>
TI
 f¿mfÜm©ƒ¼Ü</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
FRLVL
</Çme> <desütiÚ>FIFO„eû±iÚ†ev–</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
FTLVL
</Çme> <desütiÚ>FIFO¿nsmissiÚ†ev–</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>DR</Çme> <di¥ÏyName>DR</di¥ÏyName> <desütiÚ>d©¨</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DR</Çme> <desütiÚ>D©¨</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CRCPR
</Çme> <di¥ÏyName>CRCPR</di¥ÏyName> <desütiÚ>CRC 
pÞynomŸl
 </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000007</»£tV®ue> <f›lds> <f›ld> <Çme>
CRCPOLY
</Çme> <desütiÚ>CRC…ÞynomŸÈ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
RXCRCR
</Çme> <di¥ÏyName>RXCRCR</di¥ÏyName> <desütiÚ>RX CRC </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RxCRC
</Çme> <desütiÚ>Rx CRC </desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
TXCRCR
</Çme> <di¥ÏyName>TXCRCR</di¥ÏyName> <desütiÚ>TX CRC </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TxCRC
</Çme> <desütiÚ>Tx CRC </desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
I2SCFGR
</Çme> <di¥ÏyName>I2SCFGR</di¥ÏyName> <desütiÚ>cÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CHLEN
</Çme> <desütiÚ>CHLEN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DATLEN
</Çme> <desütiÚ>DATLEN</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CKPOL</Çme> <desütiÚ>CKPOL</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2SSTD
</Çme> <desütiÚ>I2SSTD</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PCMSYNC
</Çme> <desütiÚ>PCMSYNC</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2SCFG
</Çme> <desütiÚ>I2SCFG</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
I2SE
</Çme> <desütiÚ>I2SE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2SMOD
</Çme> <desütiÚ>I2SMOD</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
I2SPR
</Çme> <di¥ÏyName>I2SPR</di¥ÏyName> <desütiÚ>´esÿË¸</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000002</»£tV®ue> <f›lds> <f›ld> <Çme>
I2SDIV
</Çme> <desütiÚ>I2SDIV</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
ODD
</Çme> <desütiÚ>ODD</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MCKOE
</Çme> <desütiÚ>MCKOE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="SPI1"> <Çme>SPI3</Çme> <ba£Add»ss>0x40003C00</ba£Add»ss> <š‹¼u±> <Çme>SPI3</Çme> <desütiÚ>SPI3</desütiÚ> <v®ue>51</v®ue> </š‹¼u±> </³rh”®> <³rh”® d”ivedFrom="SPI1"> <Çme>SPI2</Çme> <ba£Add»ss>0x40003800</ba£Add»ss> <š‹¼u±> <Çme>SPI2</Çme> <desütiÚ>SPI2</desütiÚ> <v®ue>36</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>
EXTI
</Çme> <desütiÚ>Ex‹º® iÁ”ru±/ev’ˆcÚŒÞËr</desütiÚ> <groupName>EXTI</groupName> <ba£Add»ss>0x40010400</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
PVD_PVM
</Çme> <desütiÚ>
PVD
 
through
 EXTI†šd‘eùiÚ</desütiÚ> <v®ue>1</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
EXTI0
</Çme> <desütiÚ>EXTI 
Lše0
 iÁ”ru±</desütiÚ> <v®ue>6</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
EXTI1
</Çme> <desütiÚ>EXTI 
Lše1
 iÁ”ru±</desütiÚ> <v®ue>7</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
EXTI2
</Çme> <desütiÚ>EXTI 
Lše2
 iÁ”ru±</desütiÚ> <v®ue>8</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
EXTI3
</Çme> <desütiÚ>EXTI 
Lše3
 iÁ”ru±</desütiÚ> <v®ue>9</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
EXTI4
</Çme> <desütiÚ>EXTI 
Lše4
 iÁ”ru±</desütiÚ> <v®ue>10</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
USB_HP
</Çme> <desütiÚ>USB_HP</desütiÚ> <v®ue>19</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
USB_LP
</Çme> <desütiÚ>USB_LP</desütiÚ> <v®ue>20</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
fdÿn1_šŒ1_™
</Çme> <desütiÚ>fdÿn1_šŒ1_™</desütiÚ> <v®ue>21</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
fdÿn1_šŒ0_™
</Çme> <desütiÚ>fdÿn1_šŒ0_™</desütiÚ> <v®ue>22</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
EXTI9_5
</Çme> <desütiÚ>EXTI9_5</desütiÚ> <v®ue>23</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
EXTI15_10
</Çme> <desütiÚ>EXTI15_10</desütiÚ> <v®ue>40</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
USBWakeUP
</Çme> <desütiÚ>USBWakeUP</desütiÚ> <v®ue>42</v®ue> </š‹¼u±> <š‹¼u±> <Çme>CRS</Çme> <desütiÚ>CRS</desütiÚ> <v®ue>75</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
IMR1
</Çme> <di¥ÏyName>IMR1</di¥ÏyName> <desütiÚ>IÁ”ru± 
mask
 </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFF820000</»£tV®ue> <f›lds> <f›ld> <Çme>
IM0
</Çme> <desütiÚ>IÁ”ru± 
Mask
 oÀlš0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM1
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM2
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš2</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM3
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM4
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM5
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM6
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM7
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM8
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM9
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM10
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM11
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM12
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM13
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM14
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš14</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM15
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM16
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš16</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM17
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš17</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM18
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš18</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM19
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš19</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM20
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš20</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM21
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš21</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM22
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš22</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM23
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš23</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM24
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš24</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM25
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš25</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM26
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš26</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM27
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš27</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM28
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš28</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM29
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš29</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM30
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš30</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM31
</Çme> <desütiÚ>IÁ”ru± Mask oÀlš31</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
EMR1
</Çme> <di¥ÏyName>EMR1</di¥ÏyName> <desütiÚ>
Ev’t
 mask </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EM0
</Çme> <desütiÚ>Ev’ˆMask oÀlš0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM1
</Çme> <desütiÚ>Ev’ˆMask oÀlš1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM2
</Çme> <desütiÚ>Ev’ˆMask oÀlš2</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM3
</Çme> <desütiÚ>Ev’ˆMask oÀlš3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM4
</Çme> <desütiÚ>Ev’ˆMask oÀlš4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM5
</Çme> <desütiÚ>Ev’ˆMask oÀlš5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM6
</Çme> <desütiÚ>Ev’ˆMask oÀlš6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM7
</Çme> <desütiÚ>Ev’ˆMask oÀlš7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM8
</Çme> <desütiÚ>Ev’ˆMask oÀlš8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM9
</Çme> <desütiÚ>Ev’ˆMask oÀlš9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM10
</Çme> <desütiÚ>Ev’ˆMask oÀlš10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM11
</Çme> <desütiÚ>Ev’ˆMask oÀlš11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM12
</Çme> <desütiÚ>Ev’ˆMask oÀlš12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM13
</Çme> <desütiÚ>Ev’ˆMask oÀlš13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM14
</Çme> <desütiÚ>Ev’ˆMask oÀlš14</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM15
</Çme> <desütiÚ>Ev’ˆMask oÀlš15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM16
</Çme> <desütiÚ>Ev’ˆMask oÀlš16</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM17
</Çme> <desütiÚ>Ev’ˆMask oÀlš17</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM18
</Çme> <desütiÚ>Ev’ˆMask oÀlš18</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM19
</Çme> <desütiÚ>Ev’ˆMask oÀlš19</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM20
</Çme> <desütiÚ>Ev’ˆMask oÀlš20</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM21
</Çme> <desütiÚ>Ev’ˆMask oÀlš21</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM22
</Çme> <desütiÚ>Ev’ˆMask oÀlš22</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM23
</Çme> <desütiÚ>Ev’ˆMask oÀlš23</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM24
</Çme> <desütiÚ>Ev’ˆMask oÀlš24</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM25
</Çme> <desütiÚ>Ev’ˆMask oÀlš25</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM26
</Çme> <desütiÚ>Ev’ˆMask oÀlš26</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM27
</Çme> <desütiÚ>Ev’ˆMask oÀlš27</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM28
</Çme> <desütiÚ>Ev’ˆMask oÀlš28</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM29
</Çme> <desütiÚ>Ev’ˆMask oÀlš29</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM30
</Çme> <desütiÚ>Ev’ˆMask oÀlš30</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM31
</Çme> <desütiÚ>Ev’ˆMask oÀlš31</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
RTSR1
</Çme> <di¥ÏyName>RTSR1</di¥ÏyName> <desütiÚ>
Risšg
 Trigg” s–eùiÚ </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RT0
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT1
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT2
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš2</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT3
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT4
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT5
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT6
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT7
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT8
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT9
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT10
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT11
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT12
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT13
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT14
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš14</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT15
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT16
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš16</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT18
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš18</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT19
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš19</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT20
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš20</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT21
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš21</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT22
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš22</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT
</Çme> <desütiÚ>RT</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>
FTSR1
</Çme> <di¥ÏyName>FTSR1</di¥ÏyName> <desütiÚ>
F®lšg
 Trigg” s–eùiÚ </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
FT0
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT1
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT2
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš2</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT3
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT4
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT5
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT6
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT7
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT8
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT9
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT10
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT11
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT12
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT13
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT14
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš14</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT15
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT16
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš16</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT18
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš18</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT19
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš19</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT20
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš20</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT21
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš21</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT22
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ oàlš22</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SWIER1
</Çme> <di¥ÏyName>SWIER1</di¥ÏyName> <desütiÚ>Soáw¬š‹¼u±ƒv’ˆ</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SWI0
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI1
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI2
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš2</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI3
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI4
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI5
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI6
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI7
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI8
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI9
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI10
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI11
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI12
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI13
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI14
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš14</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI15
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI16
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš16</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI18
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš18</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI19
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš19</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI20
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš20</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI21
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš21</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI22
</Çme> <desütiÚ>Soáw¬IÁ”ru± oÀlš22</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PR1
</Çme> <di¥ÏyName>PR1</di¥ÏyName> <desütiÚ>
P’dšg
 </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PIF0
</Çme> <desütiÚ>P’dšg b™ 0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF1
</Çme> <desütiÚ>P’dšg b™ 1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF2
</Çme> <desütiÚ>P’dšg b™ 2</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF3
</Çme> <desütiÚ>P’dšg b™ 3</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF4
</Çme> <desütiÚ>P’dšg b™ 4</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF5
</Çme> <desütiÚ>P’dšg b™ 5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF6
</Çme> <desütiÚ>P’dšg b™ 6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF7
</Çme> <desütiÚ>P’dšg b™ 7</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF8
</Çme> <desütiÚ>P’dšg b™ 8</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF9
</Çme> <desütiÚ>P’dšg b™ 9</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF10
</Çme> <desütiÚ>P’dšg b™ 10</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF11
</Çme> <desütiÚ>P’dšg b™ 11</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF12
</Çme> <desütiÚ>P’dšg b™ 12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF13
</Çme> <desütiÚ>P’dšg b™ 13</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF14
</Çme> <desütiÚ>P’dšg b™ 14</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF15
</Çme> <desütiÚ>P’dšg b™ 15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF16
</Çme> <desütiÚ>P’dšg b™ 16</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF18
</Çme> <desütiÚ>P’dšg b™ 18</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF19
</Çme> <desütiÚ>P’dšg b™ 19</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF20
</Çme> <desütiÚ>P’dšg b™ 20</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF21
</Çme> <desütiÚ>P’dšg b™ 21</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF22
</Çme> <desütiÚ>P’dšg b™ 22</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
IMR2
</Çme> <di¥ÏyName>IMR2</di¥ÏyName> <desütiÚ>IÁ”ru± mask </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFFFFFF87</»£tV®ue> <f›lds> <f›ld> <Çme>
IM32
</Çme> <desütiÚ>IÁ”ru± Mask oÀex‹º®/š‹º®†š32</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM33
</Çme> <desütiÚ>IÁ”ru± Mask oÀex‹º®/š‹º®†š33</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM34
</Çme> <desütiÚ>IÁ”ru± Mask oÀex‹º®/š‹º®†š34</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM35
</Çme> <desütiÚ>IÁ”ru± Mask oÀex‹º®/š‹º®†š35</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM36
</Çme> <desütiÚ>IÁ”ru± Mask oÀex‹º®/š‹º®†š36</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM37
</Çme> <desütiÚ>IÁ”ru± Mask oÀex‹º®/š‹º®†š37</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM38
</Çme> <desütiÚ>IÁ”ru± Mask oÀex‹º®/š‹º®†š38</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM39
</Çme> <desütiÚ>IÁ”ru± Mask oÀex‹º®/š‹º®†š39</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM40
</Çme> <desütiÚ>IÁ”ru± Mask oÀex‹º®/š‹º®†š40</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM41
</Çme> <desütiÚ>IÁ”ru± Mask oÀex‹º®/š‹º®†š41</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM42
</Çme> <desütiÚ>IÁ”ru± Mask oÀex‹º®/š‹º®†š42</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IM43
</Çme> <desütiÚ>IÁ”ru± Mask oÀex‹º®/š‹º®†š43</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
EMR2
</Çme> <di¥ÏyName>EMR2</di¥ÏyName> <desütiÚ>Ev’ˆmask </desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EM32
</Çme> <desütiÚ>Ev’ˆmask oÀex‹º®/š‹º®†š32</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM33
</Çme> <desütiÚ>Ev’ˆmask oÀex‹º®/š‹º®†š33</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM34
</Çme> <desütiÚ>Ev’ˆmask oÀex‹º®/š‹º®†š34</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM35
</Çme> <desütiÚ>Ev’ˆmask oÀex‹º®/š‹º®†š35</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM36
</Çme> <desütiÚ>Ev’ˆmask oÀex‹º®/š‹º®†š36</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM37
</Çme> <desütiÚ>Ev’ˆmask oÀex‹º®/š‹º®†š37</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM38
</Çme> <desütiÚ>Ev’ˆmask oÀex‹º®/š‹º®†š38</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM39
</Çme> <desütiÚ>Ev’ˆmask oÀex‹º®/š‹º®†š39</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EM40
</Çme> <desütiÚ>Ev’ˆmask oÀex‹º®/š‹º®†š40</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
RTSR2
</Çme> <di¥ÏyName>RTSR2</di¥ÏyName> <desütiÚ>Risšg Trigg” s–eùiÚ </desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RT32
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ b™ oàlš32</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT33
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ b™ oàlš32</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT38
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ b™ oàlš38</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT39
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ b™ oàlš39</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT40
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ b™ oàlš40</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RT41
</Çme> <desütiÚ>Risšgrigg”ƒv’ˆcÚfigu¿tiÚ b™ oàlš41</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
FTSR2
</Çme> <di¥ÏyName>FTSR2</di¥ÏyName> <desütiÚ>F®lšg Trigg” s–eùiÚ </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
FT35
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ b™ oàlš35</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT36
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ b™ oàlš36</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT37
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ b™ oàlš37</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FT38
</Çme> <desütiÚ>F®lšgrigg”ƒv’ˆcÚfigu¿tiÚ b™ oàlš38</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SWIER2
</Çme> <di¥ÏyName>SWIER2</di¥ÏyName> <desütiÚ>Soáw¬š‹¼u±ƒv’ˆ</desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SWI35
</Çme> <desütiÚ>Soáw¬š‹¼u± oÀlš35</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI36
</Çme> <desütiÚ>Soáw¬š‹¼u± oÀlš36</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI37
</Çme> <desütiÚ>Soáw¬š‹¼u± oÀlš37</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWI38
</Çme> <desütiÚ>Soáw¬š‹¼u± oÀlš38</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PR2
</Çme> <di¥ÏyName>PR2</di¥ÏyName> <desütiÚ>P’dšg </desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PIF35
</Çme> <desütiÚ>P’dšg iÁ”ru± fÏg oÀlš35</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF36
</Çme> <desütiÚ>P’dšg iÁ”ru± fÏg oÀlš36</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF37
</Çme> <desütiÚ>P’dšg iÁ”ru± fÏg oÀlš37</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PIF38
</Çme> <desütiÚ>P’dšg iÁ”ru± fÏg oÀlš38</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>RTC</Çme> <desütiÚ>
R—l
-timþock</desütiÚ> <groupName>RTC</groupName> <ba£Add»ss>0x40002800</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
RTC_TAMP_CSS_LSE
</Çme> <desütiÚ>RTC_TAMP_CSS_LSE</desütiÚ> <v®ue>2</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
RTC_WKUP
</Çme> <desütiÚ>RTC Wakeu°tim”</desütiÚ> <v®ue>3</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
RTC_ALARM
</Çme> <desütiÚ>RTC_ALARM</desütiÚ> <v®ue>41</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
TR
</Çme> <di¥ÏyName>TR</di¥ÏyName> <desütiÚ>tim</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PM
</Çme> <desütiÚ>
AM
/PM 
nÙ©iÚ
</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HT
</Çme> <desütiÚ>
Hour
 
‹ns
 iÀ
BCD
 fÜm©</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
HU
</Çme> <desütiÚ>Hou¸
un™s
 iÀBCD fÜm©</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
MNT
</Çme> <desütiÚ>
Mšu‹
’ š BCD fÜm©</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
MNU
</Çme> <desütiÚ>Mšu‹ un™ š BCD fÜm©</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
ST
</Çme> <desütiÚ>
SecÚd
’ š BCD fÜm©</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SU
</Çme> <desütiÚ>SecÚd un™ š BCD fÜm©</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>DR</Çme> <di¥ÏyName>DR</di¥ÏyName> <desütiÚ>
d©e
 </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00002101</»£tV®ue> <f›lds> <f›ld> <Çme>
YT
</Çme> <desütiÚ>
Y—r
’ š BCD fÜm©</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
YU
</Çme> <desütiÚ>Y—¸un™ š BCD fÜm©</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
WDU
</Çme> <desütiÚ>
W“k
 
day
 un™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
MT
</Çme> <desütiÚ>
MÚth
’ š BCD fÜm©</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MU
</Çme> <desütiÚ>MÚth un™ š BCD fÜm©</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
DT
</Çme> <desütiÚ>
D©e
’ š BCD fÜm©</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
DU
</Çme> <desütiÚ>D©un™ š BCD fÜm©</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
SSR
</Çme> <di¥ÏyName>SSR</di¥ÏyName> <desütiÚ>
sub
 
£cÚd
 </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SS</Çme> <desütiÚ>
Sub
 secÚd v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICSR
</Çme> <di¥ÏyName>ICSR</di¥ÏyName> <desütiÚ>š™Ÿliz©iÚ‡nd stu </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000007</»£tV®ue> <f›lds> <f›ld> <Çme>
ALRAWF
</Çme> <desütiÚ>
AÏrm
 A wr™æag</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
ALRBWF
</Çme> <desütiÚ>AÏrm B wr™æag</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
WUTWF
</Çme> <desütiÚ>Wakeu°tim” wr™æag</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
SHPF
</Çme> <desütiÚ>
Shiá
 
Ý”©iÚ
 
³ndšg
</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
INITS
</Çme> <desütiÚ>In™Ÿliz©iÚ stu æag</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
RSF
</Çme> <desütiÚ>Regi¡” 
synchrÚiz©iÚ
 fÏg</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
INITF
</Çme> <desütiÚ>In™Ÿliz©iÚ fÏg</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
INIT
</Çme> <desütiÚ>In™Ÿliz©iÚ mode</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
RECALPF
</Çme> <desütiÚ>
Reÿlib¿tiÚ
…’dšg FÏg</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
PRER
</Çme> <di¥ÏyName>PRER</di¥ÏyName> <desütiÚ>´esÿË¸</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x007F00FF</»£tV®ue> <f›lds> <f›ld> <Çme>
PREDIV_A
</Çme> <desütiÚ>
AsynchrÚous
…»sÿË¸
çùÜ
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
PREDIV_S
</Çme> <desütiÚ>
SynchrÚous
…»sÿË¸çùÜ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>15</b™Width> </f›ld> </f›lds> </> <> <Çme>
WUTR
</Çme> <di¥ÏyName>WUTR</di¥ÏyName> <desütiÚ>wakeu°tim” </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000FFFF</»£tV®ue> <f›lds> <f›ld> <Çme>
WUT
</Çme> <desütiÚ>Wakeu°auto-»lßd v®ub™s</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>cÚŒÞ </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
WCKSEL
</Çme> <desütiÚ>Wakeu°þock s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
TSEDGE
</Çme> <desütiÚ>
Time
-
¡amp
ƒv’ˆaùivedge</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
REFCKON
</Çme> <desütiÚ>
Reã»nû
 clock d‘eùiÚ 
	`’abË
 (50 
Ü
 60 
Hz
)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BYPSHAD
</Çme> <desütiÚ>
By·ss
h
shadow
„egi¡”s</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FMT
</Çme> <desütiÚ>Hou¸fÜm©</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ALRAE
</Çme> <desütiÚ>AÏrm AƒÇbË</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ALRBE
</Çme> <desütiÚ>AÏrm BƒÇbË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WUTE
</Çme> <desütiÚ>Wakeu°tim”ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TSE
</Çme> <desütiÚ>Tim¡am°’abË</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ALRAIE
</Çme> <desütiÚ>AÏrm A iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ALRBIE
</Çme> <desütiÚ>AÏrm B iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WUTIE
</Çme> <desütiÚ>Wakeu°tim” iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TSIE
</Çme> <desütiÚ>Time-¡am°š‹¼u±ƒÇbË</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADD1H
</Çme> <desütiÚ>
Add
 1 
	`hour
 (
summ”
imchªge)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SUB1H
</Çme> <desütiÚ>
SubŒaù
 1 hou¸(
wš‹r
imchªge)</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BKP</Çme> <desütiÚ>
Backup
</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
COSEL
</Çme> <desütiÚ>
C®ib¿tiÚ
 ouuˆ£ËùiÚ</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
POL
</Çme> <desütiÚ>OuuˆpÞ¬™y</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OSEL
</Çme> <desütiÚ>Ouuˆ£ËùiÚ</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
COE
</Çme> <desütiÚ>C®ib¿tiÚ ouuˆ’abË</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITSE
</Çme> <desütiÚ>
time¡amp
 oÀš‹º®ƒv’ˆ’abË</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMPTS
</Çme> <desütiÚ>TAMPTS</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMPOE
</Çme> <desütiÚ>TAMPOE</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMPALRM_PU
</Çme> <desütiÚ>TAMPALRM_PU</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMPALRM_TYPE
</Çme> <desütiÚ>TAMPALRM_TYPE</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OUT2EN
</Çme> <desütiÚ>OUT2EN</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
WPR
</Çme> <di¥ÏyName>WPR</di¥ÏyName> <desütiÚ>wr™´ÙeùiÚ </desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>KEY</Çme> <desütiÚ>Wr™´ÙeùiÚ key</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
CALR
</Çme> <di¥ÏyName>CALR</di¥ÏyName> <desütiÚ>ÿlib¿tiÚ </desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CALP
</Çme> <desütiÚ>
Inü—£
 
äequ’cy
 oàRTC 
by
 488.5 
µm
</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CALW8
</Çme> <desütiÚ>
U£
 
ª
 8-£cÚd c®ib¿tiÚ 
cyþe
 
³riod
</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CALW16
</Çme> <desütiÚ>U£ 
a
 16-£cÚd c®ib¿tiÚ cyþ³riod</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CALM
</Çme> <desütiÚ>C®ib¿tiÚ 
mšus
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>9</b™Width> </f›ld> </f›lds> </> <> <Çme>
SHIFTR
</Çme> <di¥ÏyName>SHIFTR</di¥ÏyName> <desütiÚ>
shiá
 cÚŒÞ </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ADD1S
</Çme> <desütiÚ>Add 
Úe
 secÚd</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SUBFS
</Çme> <desütiÚ>SubŒaù‡ 
äaùiÚ
 oà¨£cÚd</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>15</b™Width> </f›ld> </f›lds> </> <> <Çme>
TSTR
</Çme> <di¥ÏyName>TSTR</di¥ÏyName> <desütiÚ>tim¡am°tim</desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SU</Çme> <desütiÚ>SecÚd un™ š BCD fÜm©</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>ST</Çme> <desütiÚ>SecÚd’ š BCD fÜm©</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>MNU</Çme> <desütiÚ>Mšu‹ un™ š BCD fÜm©</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>MNT</Çme> <desütiÚ>Mšu‹’ š BCD fÜm©</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>HU</Çme> <desütiÚ>Hou¸un™ š BCD fÜm©</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>HT</Çme> <desütiÚ>Hou¸‹n š BCD fÜm©</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PM</Çme> <desütiÚ>AM/PM‚Ù©iÚ</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
TSDR
</Çme> <di¥ÏyName>TSDR</di¥ÏyName> <desütiÚ>tim¡am°d©</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>WDU</Çme> <desütiÚ>W“k day un™s</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>MT</Çme> <desütiÚ>MÚth’ š BCD fÜm©</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MU</Çme> <desütiÚ>MÚth un™ š BCD fÜm©</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>DT</Çme> <desütiÚ>D©‹n š BCD fÜm©</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DU</Çme> <desütiÚ>D©un™ š BCD fÜm©</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
TSSSR
</Çme> <di¥ÏyName>TSSSR</di¥ÏyName> <desütiÚ>time¡am°sub secÚd </desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SS</Çme> <desütiÚ>Sub secÚd v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
ALRMAR
</Çme> <di¥ÏyName>ALRMAR</di¥ÏyName> <desütiÚ>
®¬m
 A </desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
MSK4
</Çme> <desütiÚ>AÏrm A d©mask</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WDSEL
</Çme> <desütiÚ>W“k day s–eùiÚ</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DT</Çme> <desütiÚ>D©‹n š BCD fÜm©</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DU</Çme> <desütiÚ>D©un™ Ü day iÀBCD fÜm©</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
MSK3
</Çme> <desütiÚ>AÏrm A 
hours
 mask</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PM</Çme> <desütiÚ>AM/PM‚Ù©iÚ</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HT</Çme> <desütiÚ>Hou¸‹n š BCD fÜm©</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>HU</Çme> <desütiÚ>Hou¸un™ š BCD fÜm©</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
MSK2
</Çme> <desütiÚ>AÏrm A 
mšu‹s
 mask</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MNT</Çme> <desütiÚ>Mšu‹’ š BCD fÜm©</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>MNU</Çme> <desütiÚ>Mšu‹ un™ š BCD fÜm©</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
MSK1
</Çme> <desütiÚ>AÏrm A 
£cÚds
 mask</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ST</Çme> <desütiÚ>SecÚd’ š BCD fÜm©</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SU</Çme> <desütiÚ>SecÚd un™ š BCD fÜm©</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
ALRMASSR
</Çme> <di¥ÏyName>ALRMASSR</di¥ÏyName> <desütiÚ>®¬m A sub secÚd </desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
MASKSS
</Çme> <desütiÚ>Maskh
mo¡
-signifiÿÁ b™ 
¡¬tšg
 
©
 
this
 b™</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>SS</Çme> <desütiÚ>Sub secÚd v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>15</b™Width> </f›ld> </f›lds> </> <> <Çme>
ALRMBR
</Çme> <di¥ÏyName>ALRMBR</di¥ÏyName> <desütiÚ>®¬m B </desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MSK4</Çme> <desütiÚ>AÏrm B d©mask</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WDSEL</Çme> <desütiÚ>W“k day s–eùiÚ</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DT</Çme> <desütiÚ>D©‹n š BCD fÜm©</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DU</Çme> <desütiÚ>D©un™ Ü day iÀBCD fÜm©</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>MSK3</Çme> <desütiÚ>AÏrm B hour mask</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PM</Çme> <desütiÚ>AM/PM‚Ù©iÚ</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HT</Çme> <desütiÚ>Hou¸‹n š BCD fÜm©</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>HU</Çme> <desütiÚ>Hou¸un™ š BCD fÜm©</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>MSK2</Çme> <desütiÚ>AÏrm B mšu‹ mask</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MNT</Çme> <desütiÚ>Mšu‹’ š BCD fÜm©</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>MNU</Çme> <desütiÚ>Mšu‹ un™ š BCD fÜm©</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>MSK1</Çme> <desütiÚ>AÏrm B secÚd mask</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ST</Çme> <desütiÚ>SecÚd’ š BCD fÜm©</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>SU</Çme> <desütiÚ>SecÚd un™ š BCD fÜm©</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
ALRMBSSR
</Çme> <di¥ÏyName>ALRMBSSR</di¥ÏyName> <desütiÚ>®¬m B sub secÚd </desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MASKSS</Çme> <desütiÚ>Maskhmo¡-signifiÿÁ b™ ¡¬tšg‡ˆthi b™</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>SS</Çme> <desütiÚ>Sub secÚd v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>15</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x50</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ALRAF
</Çme> <desütiÚ>ALRAF</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ALRBF
</Çme> <desütiÚ>ALRBF</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WUTF
</Çme> <desütiÚ>WUTF</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TSF
</Çme> <desütiÚ>TSF</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TSOVF
</Çme> <desütiÚ>TSOVF</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITSF
</Çme> <desütiÚ>ITSF</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
MISR
</Çme> <di¥ÏyName>MISR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x54</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ALRAMF
</Çme> <desütiÚ>ALRAMF</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ALRBMF
</Çme> <desütiÚ>ALRBMF</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WUTMF
</Çme> <desütiÚ>WUTMF</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TSMF
</Çme> <desütiÚ>TSMF</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TSOVMF
</Çme> <desütiÚ>TSOVMF</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITSMF
</Çme> <desütiÚ>ITSMF</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SCR</Çme> <di¥ÏyName>SCR</di¥ÏyName> <desütiÚ>¡©u </desütiÚ> <add»ssOff£t>0x5C</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CALRAF
</Çme> <desütiÚ>CALRAF</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CALRBF
</Çme> <desütiÚ>CALRBF</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CWUTF
</Çme> <desütiÚ>CWUTF</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTSF
</Çme> <desütiÚ>CTSF</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTSOVF
</Çme> <desütiÚ>CTSOVF</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CITSF
</Çme> <desütiÚ>CITSF</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>DMA1</Çme> <desütiÚ>DMA cÚŒÞËr</desütiÚ> <groupName>DMA</groupName> <ba£Add»ss>0x40020000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
DMA1_CH1
</Çme> <desütiÚ>DMA1 
chªÃl
 1 iÁ”ru±</desütiÚ> <v®ue>11</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA1_CH2
</Çme> <desütiÚ>DMA1 chªÃÈ2 iÁ”ru±</desütiÚ> <v®ue>12</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA1_CH3
</Çme> <desütiÚ>DMA1 chªÃÈ3 iÁ”ru±</desütiÚ> <v®ue>13</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA1_CH4
</Çme> <desütiÚ>DMA1 chªÃÈ4 iÁ”ru±</desütiÚ> <v®ue>14</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA1_CH5
</Çme> <desütiÚ>DMA1 chªÃÈ5 iÁ”ru±</desütiÚ> <v®ue>15</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA1_CH6
</Çme> <desütiÚ>DMA1 chªÃÈ6 iÁ”ru±</desütiÚ> <v®ue>16</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>ISR</Çme> <di¥ÏyName>ISR</di¥ÏyName> <desütiÚ>š‹¼u± stu </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TEIF8
</Çme> <desütiÚ>TEIF8</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIF8
</Çme> <desütiÚ>HTIF8</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIF8
</Çme> <desütiÚ>TCIF8</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GIF8
</Çme> <desütiÚ>GIF8</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIF7
</Çme> <desütiÚ>TEIF7</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIF7
</Çme> <desütiÚ>HTIF7</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIF7
</Çme> <desütiÚ>TCIF7</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GIF7
</Çme> <desütiÚ>GIF7</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIF6
</Çme> <desütiÚ>TEIF6</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIF6
</Çme> <desütiÚ>HTIF6</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIF6
</Çme> <desütiÚ>TCIF6</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GIF6
</Çme> <desütiÚ>GIF6</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIF5
</Çme> <desütiÚ>TEIF5</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIF5
</Çme> <desütiÚ>HTIF5</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIF5
</Çme> <desütiÚ>TCIF5</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GIF5
</Çme> <desütiÚ>GIF5</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIF4
</Çme> <desütiÚ>TEIF4</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIF4
</Çme> <desütiÚ>HTIF4</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIF4
</Çme> <desütiÚ>TCIF4</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GIF4
</Çme> <desütiÚ>GIF4</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIF3
</Çme> <desütiÚ>TEIF3</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIF3
</Çme> <desütiÚ>HTIF3</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIF3
</Çme> <desütiÚ>TCIF3</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GIF3
</Çme> <desütiÚ>GIF3</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIF2
</Çme> <desütiÚ>TEIF2</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIF2
</Çme> <desütiÚ>HTIF2</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIF2
</Çme> <desütiÚ>TCIF2</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GIF2
</Çme> <desütiÚ>GIF2</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIF1
</Çme> <desütiÚ>TEIF1</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIF1
</Çme> <desütiÚ>HTIF1</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCIF1
</Çme> <desütiÚ>TCIF1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GIF1
</Çme> <desütiÚ>GIF1</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
IFCR
</Çme> <di¥ÏyName>IFCR</di¥ÏyName> <desütiÚ>DMA iÁ”ru± fÏg cË¬ </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>TEIF8</Çme> <desütiÚ>TEIF8</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIF8</Çme> <desütiÚ>HTIF8</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIF8</Çme> <desütiÚ>TCIF8</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GIF8</Çme> <desütiÚ>GIF8</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIF7</Çme> <desütiÚ>TEIF7</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIF7</Çme> <desütiÚ>HTIF7</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIF7</Çme> <desütiÚ>TCIF7</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GIF7</Çme> <desütiÚ>GIF7</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIF6</Çme> <desütiÚ>TEIF6</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIF6</Çme> <desütiÚ>HTIF6</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIF6</Çme> <desütiÚ>TCIF6</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GIF6</Çme> <desütiÚ>GIF6</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIF5</Çme> <desütiÚ>TEIF5</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIF5</Çme> <desütiÚ>HTIF5</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIF5</Çme> <desütiÚ>TCIF5</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GIF5</Çme> <desütiÚ>GIF5</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIF4</Çme> <desütiÚ>TEIF4</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIF4</Çme> <desütiÚ>HTIF4</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIF4</Çme> <desütiÚ>TCIF4</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GIF4</Çme> <desütiÚ>GIF4</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIF3</Çme> <desütiÚ>TEIF3</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIF3</Çme> <desütiÚ>HTIF3</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIF3</Çme> <desütiÚ>TCIF3</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GIF3</Çme> <desütiÚ>GIF3</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIF2</Çme> <desütiÚ>TEIF2</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIF2</Çme> <desütiÚ>HTIF2</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIF2</Çme> <desütiÚ>TCIF2</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GIF2</Çme> <desütiÚ>GIF2</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIF1</Çme> <desütiÚ>TEIF1</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIF1</Çme> <desütiÚ>HTIF1</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIF1</Çme> <desütiÚ>TCIF1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GIF1</Çme> <desütiÚ>GIF1</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR1</Çme> <di¥ÏyName>CCR1</di¥ÏyName> <desütiÚ>DMA chªÃÈ1 cÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>chªÃÈ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>TCIE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HTIE
</Çme> <desütiÚ>HTIE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEIE
</Çme> <desütiÚ>TEIE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>DIR</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CIRC
</Çme> <desütiÚ>CIRC</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PINC
</Çme> <desütiÚ>PINC</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MINC
</Çme> <desütiÚ>MINC</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PSIZE
</Çme> <desütiÚ>PSIZE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MSIZE
</Çme> <desütiÚ>MSIZE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PL
</Çme> <desütiÚ>PL</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MEM2MEM
</Çme> <desütiÚ>MEM2MEM</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR2</Çme> <di¥ÏyName>CCR2</di¥ÏyName> <desütiÚ>DMA chªÃÈ2 cÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>chªÃÈ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>TCIE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIE</Çme> <desütiÚ>HTIE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIE</Çme> <desütiÚ>TEIE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>DIR</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CIRC</Çme> <desütiÚ>CIRC</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PINC</Çme> <desütiÚ>PINC</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MINC</Çme> <desütiÚ>MINC</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PSIZE</Çme> <desütiÚ>PSIZE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MSIZE</Çme> <desütiÚ>MSIZE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PL</Çme> <desütiÚ>PL</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MEM2MEM</Çme> <desütiÚ>MEM2MEM</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR3</Çme> <di¥ÏyName>CCR3</di¥ÏyName> <desütiÚ>DMA chªÃÈ3 cÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>chªÃÈ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>TCIE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIE</Çme> <desütiÚ>HTIE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIE</Çme> <desütiÚ>TEIE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>DIR</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CIRC</Çme> <desütiÚ>CIRC</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PINC</Çme> <desütiÚ>PINC</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MINC</Çme> <desütiÚ>MINC</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PSIZE</Çme> <desütiÚ>PSIZE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MSIZE</Çme> <desütiÚ>MSIZE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PL</Çme> <desütiÚ>PL</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MEM2MEM</Çme> <desütiÚ>MEM2MEM</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR4</Çme> <di¥ÏyName>CCR4</di¥ÏyName> <desütiÚ>DMA chªÃÈ3 cÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>chªÃÈ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>TCIE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIE</Çme> <desütiÚ>HTIE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIE</Çme> <desütiÚ>TEIE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>DIR</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CIRC</Çme> <desütiÚ>CIRC</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PINC</Çme> <desütiÚ>PINC</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MINC</Çme> <desütiÚ>MINC</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PSIZE</Çme> <desütiÚ>PSIZE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MSIZE</Çme> <desütiÚ>MSIZE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PL</Çme> <desütiÚ>PL</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MEM2MEM</Çme> <desütiÚ>MEM2MEM</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR5</Çme> <di¥ÏyName>CCR5</di¥ÏyName> <desütiÚ>DMA chªÃÈ4 cÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x58</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>chªÃÈ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>TCIE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIE</Çme> <desütiÚ>HTIE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIE</Çme> <desütiÚ>TEIE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>DIR</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CIRC</Çme> <desütiÚ>CIRC</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PINC</Çme> <desütiÚ>PINC</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MINC</Çme> <desütiÚ>MINC</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PSIZE</Çme> <desütiÚ>PSIZE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MSIZE</Çme> <desütiÚ>MSIZE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PL</Çme> <desütiÚ>PL</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MEM2MEM</Çme> <desütiÚ>MEM2MEM</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR6</Çme> <di¥ÏyName>CCR6</di¥ÏyName> <desütiÚ>DMA chªÃÈ5 cÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x6C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>chªÃÈ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>TCIE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIE</Çme> <desütiÚ>HTIE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIE</Çme> <desütiÚ>TEIE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>DIR</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CIRC</Çme> <desütiÚ>CIRC</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PINC</Çme> <desütiÚ>PINC</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MINC</Çme> <desütiÚ>MINC</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PSIZE</Çme> <desütiÚ>PSIZE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MSIZE</Çme> <desütiÚ>MSIZE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PL</Çme> <desütiÚ>PL</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MEM2MEM</Çme> <desütiÚ>MEM2MEM</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR7
</Çme> <di¥ÏyName>CCR7</di¥ÏyName> <desütiÚ>DMA chªÃÈ6 cÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x80</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>chªÃÈ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>TCIE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIE</Çme> <desütiÚ>HTIE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIE</Çme> <desütiÚ>TEIE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>DIR</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CIRC</Çme> <desütiÚ>CIRC</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PINC</Çme> <desütiÚ>PINC</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MINC</Çme> <desütiÚ>MINC</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PSIZE</Çme> <desütiÚ>PSIZE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MSIZE</Çme> <desütiÚ>MSIZE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PL</Çme> <desütiÚ>PL</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MEM2MEM</Çme> <desütiÚ>MEM2MEM</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR8
</Çme> <di¥ÏyName>CCR8</di¥ÏyName> <desütiÚ>DMA chªÃÈ7 cÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x94</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>chªÃÈ’abË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TCIE</Çme> <desütiÚ>TCIE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>HTIE</Çme> <desütiÚ>HTIE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEIE</Çme> <desütiÚ>TEIE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DIR</Çme> <desütiÚ>DIR</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CIRC</Çme> <desütiÚ>CIRC</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PINC</Çme> <desütiÚ>PINC</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MINC</Çme> <desütiÚ>MINC</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>PSIZE</Çme> <desütiÚ>PSIZE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MSIZE</Çme> <desütiÚ>MSIZE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PL</Çme> <desütiÚ>PL</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MEM2MEM</Çme> <desütiÚ>MEM2MEM</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNDTR1
</Çme> <di¥ÏyName>CNDTR1</di¥ÏyName> <desütiÚ>chªÃÈx‚umb” oàd©¨tØŒªsã¸</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
NDT
</Çme> <desütiÚ>Numb” oàd©¨
™ems
ØŒªsãr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNDTR2
</Çme> <di¥ÏyName>CNDTR2</di¥ÏyName> <desütiÚ>chªÃÈx‚umb” oàd©¨tØŒªsã¸</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>NDT</Çme> <desütiÚ>Numb” oàd©¨™em tØŒªsãr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNDTR3
</Çme> <di¥ÏyName>CNDTR3</di¥ÏyName> <desütiÚ>chªÃÈx‚umb” oàd©¨tØŒªsã¸</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>NDT</Çme> <desütiÚ>Numb” oàd©¨™em tØŒªsãr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNDTR4
</Çme> <di¥ÏyName>CNDTR4</di¥ÏyName> <desütiÚ>chªÃÈx‚umb” oàd©¨tØŒªsã¸</desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>NDT</Çme> <desütiÚ>Numb” oàd©¨™em tØŒªsãr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNDTR5
</Çme> <di¥ÏyName>CNDTR5</di¥ÏyName> <desütiÚ>chªÃÈx‚umb” oàd©¨tØŒªsã¸</desütiÚ> <add»ssOff£t>0x5C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>NDT</Çme> <desütiÚ>Numb” oàd©¨™em tØŒªsãr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNDTR6
</Çme> <di¥ÏyName>CNDTR6</di¥ÏyName> <desütiÚ>chªÃÈx‚umb” oàd©¨tØŒªsã¸</desütiÚ> <add»ssOff£t>0x70</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>NDT</Çme> <desütiÚ>Numb” oàd©¨™em tØŒªsãr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNDTR7
</Çme> <di¥ÏyName>CNDTR7</di¥ÏyName> <desütiÚ>chªÃÈx‚umb” oàd©¨tØŒªsã¸</desütiÚ> <add»ssOff£t>0x84</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>NDT</Çme> <desütiÚ>Numb” oàd©¨™em tØŒªsãr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNDTR8
</Çme> <di¥ÏyName>CNDTR8</di¥ÏyName> <desütiÚ>chªÃÈx‚umb” oàd©¨tØŒªsã¸</desütiÚ> <add»ssOff£t>0x98</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>NDT</Çme> <desütiÚ>Numb” oàd©¨™em tØŒªsãr</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CPAR1
</Çme> <di¥ÏyName>CPAR1</di¥ÏyName> <desütiÚ>DMA chªÃÈx…”h”®‡dd»s </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PA
</Çme> <desütiÚ>P”h”®‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CPAR2
</Çme> <di¥ÏyName>CPAR2</di¥ÏyName> <desütiÚ>DMA chªÃÈx…”h”®‡dd»s </desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PA</Çme> <desütiÚ>P”h”®‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CPAR3
</Çme> <di¥ÏyName>CPAR3</di¥ÏyName> <desütiÚ>DMA chªÃÈx…”h”®‡dd»s </desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PA</Çme> <desütiÚ>P”h”®‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CPAR4
</Çme> <di¥ÏyName>CPAR4</di¥ÏyName> <desütiÚ>DMA chªÃÈx…”h”®‡dd»s </desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PA</Çme> <desütiÚ>P”h”®‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CPAR5
</Çme> <di¥ÏyName>CPAR5</di¥ÏyName> <desütiÚ>DMA chªÃÈx…”h”®‡dd»s </desütiÚ> <add»ssOff£t>0x60</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PA</Çme> <desütiÚ>P”h”®‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CPAR6
</Çme> <di¥ÏyName>CPAR6</di¥ÏyName> <desütiÚ>DMA chªÃÈx…”h”®‡dd»s </desütiÚ> <add»ssOff£t>0x74</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PA</Çme> <desütiÚ>P”h”®‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CPAR7
</Çme> <di¥ÏyName>CPAR7</di¥ÏyName> <desütiÚ>DMA chªÃÈx…”h”®‡dd»s </desütiÚ> <add»ssOff£t>0x88</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PA</Çme> <desütiÚ>P”h”®‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CPAR8
</Çme> <di¥ÏyName>CPAR8</di¥ÏyName> <desütiÚ>DMA chªÃÈx…”h”®‡dd»s </desütiÚ> <add»ssOff£t>0x9C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>PA</Çme> <desütiÚ>P”h”®‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMAR1
</Çme> <di¥ÏyName>CMAR1</di¥ÏyName> <desütiÚ>DMA chªÃÈx memÜy‡dd»s </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
MA
</Çme> <desütiÚ>
MemÜy
 1 
	`add»ss
 (
u£d
 iÀoà
DoubË
 bufã¸mode)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMAR2
</Çme> <di¥ÏyName>CMAR2</di¥ÏyName> <desütiÚ>DMA chªÃÈx memÜy‡dd»s </desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MA</Çme> <desütiÚ>MemÜy 1‡dd»s (u£d iÀoàDoubË bufã¸mode)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMAR3
</Çme> <di¥ÏyName>CMAR3</di¥ÏyName> <desütiÚ>DMA chªÃÈx memÜy‡dd»s </desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MA</Çme> <desütiÚ>MemÜy 1‡dd»s (u£d iÀoàDoubË bufã¸mode)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMAR4
</Çme> <di¥ÏyName>CMAR4</di¥ÏyName> <desütiÚ>DMA chªÃÈx memÜy‡dd»s </desütiÚ> <add»ssOff£t>0x50</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MA</Çme> <desütiÚ>MemÜy 1‡dd»s (u£d iÀoàDoubË bufã¸mode)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMAR5
</Çme> <di¥ÏyName>CMAR5</di¥ÏyName> <desütiÚ>DMA chªÃÈx memÜy‡dd»s </desütiÚ> <add»ssOff£t>0x64</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MA</Çme> <desütiÚ>MemÜy 1‡dd»s (u£d iÀoàDoubË bufã¸mode)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMAR6
</Çme> <di¥ÏyName>CMAR6</di¥ÏyName> <desütiÚ>DMA chªÃÈx memÜy‡dd»s </desütiÚ> <add»ssOff£t>0x78</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MA</Çme> <desütiÚ>MemÜy 1‡dd»s (u£d iÀoàDoubË bufã¸mode)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMAR7
</Çme> <di¥ÏyName>CMAR7</di¥ÏyName> <desütiÚ>DMA chªÃÈx memÜy‡dd»s </desütiÚ> <add»ssOff£t>0x8C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MA</Çme> <desütiÚ>MemÜy 1‡dd»s (u£d iÀoàDoubË bufã¸mode)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
CMAR8
</Çme> <di¥ÏyName>CMAR8</di¥ÏyName> <desütiÚ>DMA chªÃÈx memÜy‡dd»s </desütiÚ> <add»ssOff£t>0xA0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MA</Çme> <desütiÚ>MemÜy 1‡dd»s (u£d iÀoàDoubË bufã¸mode)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="DMA1"> <Çme>DMA2</Çme> <ba£Add»ss>0x40020400</ba£Add»ss> <š‹¼u±> <Çme>
DMA2_CH1
</Çme> <desütiÚ>DMA2_CH1</desütiÚ> <v®ue>56</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA2_CH2
</Çme> <desütiÚ>DMA2_CH2</desütiÚ> <v®ue>57</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA2_CH3
</Çme> <desütiÚ>DMA2_CH3</desütiÚ> <v®ue>58</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA2_CH4
</Çme> <desütiÚ>DMA2_CH4</desütiÚ> <v®ue>59</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA2_CH5
</Çme> <desütiÚ>DMA2_CH5</desütiÚ> <v®ue>60</v®ue> </š‹¼u±> <š‹¼u±> <Çme>
DMA2_CH6
</Çme> <desütiÚ>DMA2_CH6</desütiÚ> <v®ue>97</v®ue> </š‹¼u±> </³rh”®> <³rh”®> <Çme>DMAMUX</Çme> <desütiÚ>DMAMUX</desütiÚ> <groupName>DMAMUX</groupName> <ba£Add»ss>0x40020800</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
DMAMUX_OVR
</Çme> <desütiÚ>DMAMUX_OVR</desütiÚ> <v®ue>94</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
C0CR
</Çme> <di¥ÏyName>C0CR</di¥ÏyName> <desütiÚ>
DMAMux
 - DMA„eque¡†š
muÉËx”
 chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DMAREQ_ID
</Çme> <desütiÚ>IÅuˆDMA„eque¡†š
£Ëùed
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
SOIE
</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆ
ov”run
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EGE
</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPOL
</Çme> <desütiÚ>
SynchrÚiz©iÚ
ƒv’ˆty³ s–eùÜ 
Defšes
hsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
NBREQ
</Çme> <desütiÚ>Numb” oàDMA 
»que¡s
Ø
fÜw¬d
 Defše thnumb” oàDMA„eque¡ 
fÜw¬ded
 
befÜe
 ouuˆev’ˆ
is
 
g’”©ed
. 
In
 synchrÚou mode, 
™
 
®so
 
defšes
hnumb” oàDMA„eque¡ tØfÜw¬d 
aá”
‡ synchrÚiz©iÚƒv’t, 
th’
 
¡Ý
 
fÜw¬dšg
. 
The
 
aùu®
‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. 
NÙe
: 
This
 f›ld 
ÿn
 oÆy 
be
 
wr™‹n
 
wh’
 
bÙh
 SE‡nd EGE b™ 
¬e
„e£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SYNC_ID
</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
C1CR
</Çme> <di¥ÏyName>C1CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡†šmuÉËx” chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAREQ_ID</Çme> <desütiÚ>IÅuˆDMA„eque¡†š£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>SOIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EGE</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SPOL</Çme> <desütiÚ>SynchrÚiz©iÚƒv’ˆty³ s–eùÜ Defše thsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>NBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØfÜw¬d Defše thnumb” oàDMA„eque¡ fÜw¬ded befÜouuˆev’ˆi g’”©ed. IÀsynchrÚou mode, iˆ®sØdefše thnumb” oàDMA„eque¡ tØfÜw¬d‡á”‡ synchrÚiz©iÚƒv’t,h’ stÝ fÜw¬dšg. Thaùu®‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ bÙh SE‡nd EGE b™ ¬»£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SYNC_ID</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
C2CR
</Çme> <di¥ÏyName>C2CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡†šmuÉËx” chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAREQ_ID</Çme> <desütiÚ>IÅuˆDMA„eque¡†š£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>SOIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EGE</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SPOL</Çme> <desütiÚ>SynchrÚiz©iÚƒv’ˆty³ s–eùÜ Defše thsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>NBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØfÜw¬d Defše thnumb” oàDMA„eque¡ fÜw¬ded befÜouuˆev’ˆi g’”©ed. IÀsynchrÚou mode, iˆ®sØdefše thnumb” oàDMA„eque¡ tØfÜw¬d‡á”‡ synchrÚiz©iÚƒv’t,h’ stÝ fÜw¬dšg. Thaùu®‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ bÙh SE‡nd EGE b™ ¬»£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SYNC_ID</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
C3CR
</Çme> <di¥ÏyName>C3CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡†šmuÉËx” chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAREQ_ID</Çme> <desütiÚ>IÅuˆDMA„eque¡†š£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>SOIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EGE</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SPOL</Çme> <desütiÚ>SynchrÚiz©iÚƒv’ˆty³ s–eùÜ Defše thsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>NBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØfÜw¬d Defše thnumb” oàDMA„eque¡ fÜw¬ded befÜouuˆev’ˆi g’”©ed. IÀsynchrÚou mode, iˆ®sØdefše thnumb” oàDMA„eque¡ tØfÜw¬d‡á”‡ synchrÚiz©iÚƒv’t,h’ stÝ fÜw¬dšg. Thaùu®‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ bÙh SE‡nd EGE b™ ¬»£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SYNC_ID</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
C4CR
</Çme> <di¥ÏyName>C4CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡†šmuÉËx” chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAREQ_ID</Çme> <desütiÚ>IÅuˆDMA„eque¡†š£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>SOIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EGE</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SPOL</Çme> <desütiÚ>SynchrÚiz©iÚƒv’ˆty³ s–eùÜ Defše thsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>NBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØfÜw¬d Defše thnumb” oàDMA„eque¡ fÜw¬ded befÜouuˆev’ˆi g’”©ed. IÀsynchrÚou mode, iˆ®sØdefše thnumb” oàDMA„eque¡ tØfÜw¬d‡á”‡ synchrÚiz©iÚƒv’t,h’ stÝ fÜw¬dšg. Thaùu®‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ bÙh SE‡nd EGE b™ ¬»£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SYNC_ID</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
C5CR
</Çme> <di¥ÏyName>C5CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡†šmuÉËx” chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAREQ_ID</Çme> <desütiÚ>IÅuˆDMA„eque¡†š£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>SOIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EGE</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SPOL</Çme> <desütiÚ>SynchrÚiz©iÚƒv’ˆty³ s–eùÜ Defše thsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>NBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØfÜw¬d Defše thnumb” oàDMA„eque¡ fÜw¬ded befÜouuˆev’ˆi g’”©ed. IÀsynchrÚou mode, iˆ®sØdefše thnumb” oàDMA„eque¡ tØfÜw¬d‡á”‡ synchrÚiz©iÚƒv’t,h’ stÝ fÜw¬dšg. Thaùu®‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ bÙh SE‡nd EGE b™ ¬»£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SYNC_ID</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
C6CR
</Çme> <di¥ÏyName>C6CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡†šmuÉËx” chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAREQ_ID</Çme> <desütiÚ>IÅuˆDMA„eque¡†š£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>SOIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EGE</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SPOL</Çme> <desütiÚ>SynchrÚiz©iÚƒv’ˆty³ s–eùÜ Defše thsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>NBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØfÜw¬d Defše thnumb” oàDMA„eque¡ fÜw¬ded befÜouuˆev’ˆi g’”©ed. IÀsynchrÚou mode, iˆ®sØdefše thnumb” oàDMA„eque¡ tØfÜw¬d‡á”‡ synchrÚiz©iÚƒv’t,h’ stÝ fÜw¬dšg. Thaùu®‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ bÙh SE‡nd EGE b™ ¬»£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SYNC_ID</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
C7CR
</Çme> <di¥ÏyName>C7CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡†šmuÉËx” chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAREQ_ID</Çme> <desütiÚ>IÅuˆDMA„eque¡†š£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>SOIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EGE</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SPOL</Çme> <desütiÚ>SynchrÚiz©iÚƒv’ˆty³ s–eùÜ Defše thsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>NBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØfÜw¬d Defše thnumb” oàDMA„eque¡ fÜw¬ded befÜouuˆev’ˆi g’”©ed. IÀsynchrÚou mode, iˆ®sØdefše thnumb” oàDMA„eque¡ tØfÜw¬d‡á”‡ synchrÚiz©iÚƒv’t,h’ stÝ fÜw¬dšg. Thaùu®‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ bÙh SE‡nd EGE b™ ¬»£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SYNC_ID</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
C8CR
</Çme> <di¥ÏyName>C8CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡†šmuÉËx” chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAREQ_ID</Çme> <desütiÚ>IÅuˆDMA„eque¡†š£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>SOIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EGE</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SPOL</Çme> <desütiÚ>SynchrÚiz©iÚƒv’ˆty³ s–eùÜ Defše thsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>NBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØfÜw¬d Defše thnumb” oàDMA„eque¡ fÜw¬ded befÜouuˆev’ˆi g’”©ed. IÀsynchrÚou mode, iˆ®sØdefše thnumb” oàDMA„eque¡ tØfÜw¬d‡á”‡ synchrÚiz©iÚƒv’t,h’ stÝ fÜw¬dšg. Thaùu®‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ bÙh SE‡nd EGE b™ ¬»£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SYNC_ID</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
C9CR
</Çme> <di¥ÏyName>C9CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡†šmuÉËx” chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAREQ_ID</Çme> <desütiÚ>IÅuˆDMA„eque¡†š£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>SOIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EGE</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SPOL</Çme> <desütiÚ>SynchrÚiz©iÚƒv’ˆty³ s–eùÜ Defše thsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>NBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØfÜw¬d Defše thnumb” oàDMA„eque¡ fÜw¬ded befÜouuˆev’ˆi g’”©ed. IÀsynchrÚou mode, iˆ®sØdefše thnumb” oàDMA„eque¡ tØfÜw¬d‡á”‡ synchrÚiz©iÚƒv’t,h’ stÝ fÜw¬dšg. Thaùu®‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ bÙh SE‡nd EGE b™ ¬»£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SYNC_ID</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
C10CR
</Çme> <di¥ÏyName>C10CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡†šmuÉËx” chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAREQ_ID</Çme> <desütiÚ>IÅuˆDMA„eque¡†š£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>SOIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EGE</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SPOL</Çme> <desütiÚ>SynchrÚiz©iÚƒv’ˆty³ s–eùÜ Defše thsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>NBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØfÜw¬d Defše thnumb” oàDMA„eque¡ fÜw¬ded befÜouuˆev’ˆi g’”©ed. IÀsynchrÚou mode, iˆ®sØdefše thnumb” oàDMA„eque¡ tØfÜw¬d‡á”‡ synchrÚiz©iÚƒv’t,h’ stÝ fÜw¬dšg. Thaùu®‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ bÙh SE‡nd EGE b™ ¬»£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SYNC_ID</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
C11CR
</Çme> <di¥ÏyName>C11CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡†šmuÉËx” chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAREQ_ID</Çme> <desütiÚ>IÅuˆDMA„eque¡†š£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>SOIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EGE</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SPOL</Çme> <desütiÚ>SynchrÚiz©iÚƒv’ˆty³ s–eùÜ Defše thsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>NBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØfÜw¬d Defše thnumb” oàDMA„eque¡ fÜw¬ded befÜouuˆev’ˆi g’”©ed. IÀsynchrÚou mode, iˆ®sØdefše thnumb” oàDMA„eque¡ tØfÜw¬d‡á”‡ synchrÚiz©iÚƒv’t,h’ stÝ fÜw¬dšg. Thaùu®‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ bÙh SE‡nd EGE b™ ¬»£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SYNC_ID</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
C12CR
</Çme> <di¥ÏyName>C12CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡†šmuÉËx” chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAREQ_ID</Çme> <desütiÚ>IÅuˆDMA„eque¡†š£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>SOIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EGE</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SPOL</Çme> <desütiÚ>SynchrÚiz©iÚƒv’ˆty³ s–eùÜ Defše thsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>NBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØfÜw¬d Defše thnumb” oàDMA„eque¡ fÜw¬ded befÜouuˆev’ˆi g’”©ed. IÀsynchrÚou mode, iˆ®sØdefše thnumb” oàDMA„eque¡ tØfÜw¬d‡á”‡ synchrÚiz©iÚƒv’t,h’ stÝ fÜw¬dšg. Thaùu®‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ bÙh SE‡nd EGE b™ ¬»£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SYNC_ID</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
C13CR
</Çme> <di¥ÏyName>C13CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡†šmuÉËx” chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAREQ_ID</Çme> <desütiÚ>IÅuˆDMA„eque¡†š£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>SOIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EGE</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SPOL</Çme> <desütiÚ>SynchrÚiz©iÚƒv’ˆty³ s–eùÜ Defše thsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>NBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØfÜw¬d Defše thnumb” oàDMA„eque¡ fÜw¬ded befÜouuˆev’ˆi g’”©ed. IÀsynchrÚou mode, iˆ®sØdefše thnumb” oàDMA„eque¡ tØfÜw¬d‡á”‡ synchrÚiz©iÚƒv’t,h’ stÝ fÜw¬dšg. Thaùu®‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ bÙh SE‡nd EGE b™ ¬»£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SYNC_ID</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
C14CR
</Çme> <di¥ÏyName>C14CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡†šmuÉËx” chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAREQ_ID</Çme> <desütiÚ>IÅuˆDMA„eque¡†š£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>SOIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EGE</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SPOL</Çme> <desütiÚ>SynchrÚiz©iÚƒv’ˆty³ s–eùÜ Defše thsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>NBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØfÜw¬d Defše thnumb” oàDMA„eque¡ fÜw¬ded befÜouuˆev’ˆi g’”©ed. IÀsynchrÚou mode, iˆ®sØdefše thnumb” oàDMA„eque¡ tØfÜw¬d‡á”‡ synchrÚiz©iÚƒv’t,h’ stÝ fÜw¬dšg. Thaùu®‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ bÙh SE‡nd EGE b™ ¬»£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SYNC_ID</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
C15CR
</Çme> <di¥ÏyName>C15CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡†šmuÉËx” chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DMAREQ_ID</Çme> <desütiÚ>IÅuˆDMA„eque¡†š£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>SOIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆsynchrÚiz©iÚƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EGE</Çme> <desütiÚ>Ev’ˆg’”©iÚƒÇbË/di§bË</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SE</Çme> <desütiÚ>SynchrÚou Ý”©šg mod’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SPOL</Çme> <desütiÚ>SynchrÚiz©iÚƒv’ˆty³ s–eùÜ Defše thsynchrÚiz©iÚƒv’ˆÚh£Ëùed synchrÚiz©iÚ iÅut:</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>NBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØfÜw¬d Defše thnumb” oàDMA„eque¡ fÜw¬ded befÜouuˆev’ˆi g’”©ed. IÀsynchrÚou mode, iˆ®sØdefše thnumb” oàDMA„eque¡ tØfÜw¬d‡á”‡ synchrÚiz©iÚƒv’t,h’ stÝ fÜw¬dšg. Thaùu®‚umb” oàDMA„eque¡ fÜw¬ded i NBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ bÙh SE‡nd EGE b™ ¬»£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SYNC_ID</Çme> <desütiÚ>SynchrÚiz©iÚ iÅuˆ£Ëùed</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
RG0CR
</Çme> <di¥ÏyName>RG0CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡ g’”©Ü chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x100</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SIG_ID
</Çme> <desütiÚ>DMA„eque¡rigg” iÅuˆ£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
OIE
</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆŒigg”ƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GE
</Çme> <desütiÚ>DMA„eque¡ g’”©Ü chªÃÈ’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GPOL
</Çme> <desütiÚ>DMA„eque¡ g’”©Ürigg”ƒv’ˆty³ s–eùiÚ Defše thŒigg”ƒv’ˆÚh£Ëùed DMA„eque¡rigg” iÅut</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
GNBREQ
</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØ
g’”©e
 Defše thnumb” oàDMA„eque¡ g’”©ed‡á”‡rigg”ƒv’t,h’ stÝ 
g’”©šg
. Thaùu®‚umb” oàg’”©ed DMA„eque¡ i GNBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ GE b™ i »£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
RG1CR
</Çme> <di¥ÏyName>RG1CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡ g’”©Ü chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x104</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SIG_ID</Çme> <desütiÚ>DMA„eque¡rigg” iÅuˆ£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>OIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆŒigg”ƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GE</Çme> <desütiÚ>DMA„eque¡ g’”©Ü chªÃÈ’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GPOL</Çme> <desütiÚ>DMA„eque¡ g’”©Ürigg”ƒv’ˆty³ s–eùiÚ Defše thŒigg”ƒv’ˆÚh£Ëùed DMA„eque¡rigg” iÅut</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>GNBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØg’”©Defše thnumb” oàDMA„eque¡ g’”©ed‡á”‡rigg”ƒv’t,h’ stÝ g’”©šg. Thaùu®‚umb” oàg’”©ed DMA„eque¡ i GNBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ GE b™ i »£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
RG2CR
</Çme> <di¥ÏyName>RG2CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡ g’”©Ü chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x108</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SIG_ID</Çme> <desütiÚ>DMA„eque¡rigg” iÅuˆ£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>OIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆŒigg”ƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GE</Çme> <desütiÚ>DMA„eque¡ g’”©Ü chªÃÈ’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GPOL</Çme> <desütiÚ>DMA„eque¡ g’”©Ürigg”ƒv’ˆty³ s–eùiÚ Defše thŒigg”ƒv’ˆÚh£Ëùed DMA„eque¡rigg” iÅut</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>GNBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØg’”©Defše thnumb” oàDMA„eque¡ g’”©ed‡á”‡rigg”ƒv’t,h’ stÝ g’”©šg. Thaùu®‚umb” oàg’”©ed DMA„eque¡ i GNBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ GE b™ i »£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
RG3CR
</Çme> <di¥ÏyName>RG3CR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡ g’”©Ü chªÃÈx cÚŒÞ </desütiÚ> <add»ssOff£t>0x10C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SIG_ID</Çme> <desütiÚ>DMA„eque¡rigg” iÅuˆ£Ëùed</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>OIE</Çme> <desütiÚ>IÁ”ru±ƒÇbË‡ˆŒigg”ƒv’ˆov”run</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GE</Çme> <desütiÚ>DMA„eque¡ g’”©Ü chªÃÈ’abË/di§bË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>GPOL</Çme> <desütiÚ>DMA„eque¡ g’”©Ürigg”ƒv’ˆty³ s–eùiÚ Defše thŒigg”ƒv’ˆÚh£Ëùed DMA„eque¡rigg” iÅut</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>GNBREQ</Çme> <desütiÚ>Numb” oàDMA„eque¡ tØg’”©Defše thnumb” oàDMA„eque¡ g’”©ed‡á”‡rigg”ƒv’t,h’ stÝ g’”©šg. Thaùu®‚umb” oàg’”©ed DMA„eque¡ i GNBREQ+1. NÙe: Thi f›ld cª oÆy bwr™‹Àwh’ GE b™ i »£t.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
RGSR
</Çme> <di¥ÏyName>RGSR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡ g’”©Ü stu </desütiÚ> <add»ssOff£t>0x140</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
OF
</Çme> <desütiÚ>Trigg”ƒv’ˆov”ruÀæag Thæag i £ˆwh’‡rigg”ƒv’ˆ
occurs
 oÀDMA„eque¡ g’”©Ü chªÃÈx, thDMA„eque¡ g’”©Ü couÁ” v®ui 
low”
 
thª
 GNBREQ. Thæag i 
þ—»d
 by 
wr™šg
 1Øth
cÜ»¥Údšg
 
COFx
 b™ iÀ
DMAMUX_RGCFR
 .</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
RGCFR
</Çme> <di¥ÏyName>RGCFR</di¥ÏyName> <desütiÚ>DMAMux - DMA„eque¡ g’”©Ü cË¬ fÏg </desütiÚ> <add»ssOff£t>0x144</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
COF
</Çme> <desütiÚ>CË¬rigg”ƒv’ˆov”ruÀæag 
UpÚ
 
£‰šg
,hi b™ 
þ—rs
hcÜ»¥Údšg ov”ruÀæag 
OFx
 iÀth
DMAMUX_RGCSR
 .</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>CSR</Çme> <di¥ÏyName>CSR</di¥ÏyName> <desütiÚ>DMAMUX„eque¡†šmuÉËx” iÁ”ru± chªÃÈ¡©u </desütiÚ> <add»ssOff£t>0x80</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SOF
</Çme> <desütiÚ>SynchrÚiz©iÚ ov”ruÀev’ˆæag</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
CFR
</Çme> <di¥ÏyName>CFR</di¥ÏyName> <desütiÚ>DMAMUX„eque¡†šmuÉËx” iÁ”ru± cË¬ fÏg </desütiÚ> <add»ssOff£t>0x84</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CSOF
</Çme> <desütiÚ>CË¬ synchrÚiz©iÚ ov”ruÀev’ˆæag</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>SYSCFG</Çme> <desütiÚ>Sy¡em cÚfigu¿tiÚ cÚŒÞËr</desütiÚ> <groupName>SYSCFG</groupName> <ba£Add»ss>0x40010000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x2A</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
MEMRMP
</Çme> <di¥ÏyName>MEMRMP</di¥ÏyName> <desütiÚ>
Rem­
 MemÜy </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
MEM_MODE
</Çme> <desütiÚ>MemÜy 
m­pšg
 s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
FB_mode
</Çme> <desütiÚ>
U£r
 FÏsh 
Bªk
 mode</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CFGR1
</Çme> <di¥ÏyName>CFGR1</di¥ÏyName> <desütiÚ>³rh”® modcÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x7C000001</»£tV®ue> <f›lds> <f›ld> <Çme>
BOOSTEN
</Çme> <desütiÚ>BOOSTEN</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ANASWVDD
</Çme> <desütiÚ>GPIO 
ª®og
 cÚŒÞ vÞg£ËùiÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C_PB6_FMP
</Çme> <desütiÚ>
FM
+ drivÿ·bž™y oÀ
PB6
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C_PB7_FMP
</Çme> <desütiÚ>FM+ drivÿ·bž™y oÀPB6</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C_PB8_FMP
</Çme> <desütiÚ>FM+ drivÿ·bž™y oÀPB6</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C_PB9_FMP
</Çme> <desütiÚ>FM+ drivÿ·bž™y oÀPB6</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C1_FMP
</Çme> <desütiÚ>I2C1 FM+ drivÿ·bž™yƒÇbË</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C2_FMP
</Çme> <desütiÚ>I2C1 FM+ drivÿ·bž™yƒÇbË</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C3_FMP
</Çme> <desütiÚ>I2C1 FM+ drivÿ·bž™yƒÇbË</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
I2C4_FMP
</Çme> <desütiÚ>I2C1 FM+ drivÿ·bž™yƒÇbË</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FPU_IE
</Çme> <desütiÚ>
FPU
 
IÁ”ru±s
 EÇbË</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>6</b™Width> </f›ld> </f›lds> </> <> <Çme>
EXTICR1
</Çme> <di¥ÏyName>EXTICR1</di¥ÏyName> <desütiÚ>ex‹º® iÁ”ru± cÚfigu¿tiÚ 1</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>EXTI3</Çme> <desütiÚ>EXTI x 
	`cÚfigu¿tiÚ
 (x = 0Ø3)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>EXTI2</Çme> <desütiÚ>EXTI x cÚfigu¿tiÚ (x = 0Ø3)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>EXTI1</Çme> <desütiÚ>EXTI x cÚfigu¿tiÚ (x = 0Ø3)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>EXTI0</Çme> <desütiÚ>EXTI x cÚfigu¿tiÚ (x = 0Ø3)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
EXTICR2
</Çme> <di¥ÏyName>EXTICR2</di¥ÏyName> <desütiÚ>ex‹º® iÁ”ru± cÚfigu¿tiÚ 2</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
EXTI7
</Çme> <desütiÚ>EXTI x cÚfigu¿tiÚ (x = 4Ø7)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI6
</Çme> <desütiÚ>EXTI x cÚfigu¿tiÚ (x = 4Ø7)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI5
</Çme> <desütiÚ>EXTI x cÚfigu¿tiÚ (x = 4Ø7)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>EXTI4</Çme> <desütiÚ>EXTI x cÚfigu¿tiÚ (x = 4Ø7)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
EXTICR3
</Çme> <di¥ÏyName>EXTICR3</di¥ÏyName> <desütiÚ>ex‹º® iÁ”ru± cÚfigu¿tiÚ 3</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
EXTI11
</Çme> <desütiÚ>EXTI x cÚfigu¿tiÚ (x = 8Ø11)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI10
</Çme> <desütiÚ>EXTI10</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI9
</Çme> <desütiÚ>EXTI x cÚfigu¿tiÚ (x = 8Ø11)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI8
</Çme> <desütiÚ>EXTI x cÚfigu¿tiÚ (x = 8Ø11)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
EXTICR4
</Çme> <di¥ÏyName>EXTICR4</di¥ÏyName> <desütiÚ>ex‹º® iÁ”ru± cÚfigu¿tiÚ 4</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000</»£tV®ue> <f›lds> <f›ld> <Çme>
EXTI15
</Çme> <desütiÚ>EXTI x cÚfigu¿tiÚ (x = 12Ø15)</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI14
</Çme> <desütiÚ>EXTI x cÚfigu¿tiÚ (x = 12Ø15)</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI13
</Çme> <desütiÚ>EXTI x cÚfigu¿tiÚ (x = 12Ø15)</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
EXTI12
</Çme> <desütiÚ>EXTI x cÚfigu¿tiÚ (x = 12Ø15)</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
SCSR
</Çme> <di¥ÏyName>SCSR</di¥ÏyName> <desütiÚ>
CCM
 
SRAM
 cÚŒÞ‡nd stu </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CCMER
</Çme> <desütiÚ>CCM SRAM 
E¿£
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
CCMBSY
</Çme> <desütiÚ>CCM SRAM 
busy
 by 
”a£
 o³¿tiÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
CFGR2
</Çme> <di¥ÏyName>CFGR2</di¥ÏyName> <desütiÚ>cÚfigu¿tiÚ 2</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CLL
</Çme> <desütiÚ>
CÜe
 
Lockup
 Lock</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPL
</Çme> <desütiÚ>SRAM P¬™y Lock</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PVDL
</Çme> <desütiÚ>PVD Lock</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ECCL
</Çme> <desütiÚ>
ECC
 Lock</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SPF
</Çme> <desütiÚ>SRAM P¬™y FÏg</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SWPR
</Çme> <di¥ÏyName>SWPR</di¥ÏyName> <desütiÚ>SRAM Wr™´ÙeùiÚ 1</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
Page0_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page1_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page2_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page3_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page4_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page5_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page6_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page7_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page8_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page9_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page10_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page11_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page12_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page13_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page14_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page15_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page16_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page17_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page18_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page19_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page20_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page21_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page22_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page23_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page24_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page25_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page26_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page27_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page28_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page29_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page30_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Page31_WP
</Çme> <desütiÚ>Wr™´ÙeùiÚ</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SKR
</Çme> <di¥ÏyName>SKR</di¥ÏyName> <desütiÚ>SRAM2 
Key
 Regi¡”</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>KEY</Çme> <desütiÚ>SRAM2 Key soáw¬”a£</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
VREFBUF
</Çme> <desütiÚ>VÞg
»ã»nû
 bufãr</desütiÚ> <groupName>VREFBUF</groupName> <ba£Add»ss>0x40010030</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x1D0</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
VREFBUF_CSR
</Çme> <di¥ÏyName>VREFBUF_CSR</di¥ÏyName> <desütiÚ>
VREF_BUF
 CÚŒÞ‡nd Stu Regi¡”</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000002</»£tV®ue> <f›lds> <f›ld> <Çme>
ENVR
</Çme> <desütiÚ>EÇbË VÞgReã»nû</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
HIZ
</Çme> <desütiÚ>
High
 
im³d’û
 modthVREF_BUF</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
VRR
</Çme> <desütiÚ>VÞg»ã»nû bufã¸»ady</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
VRS
</Çme> <desütiÚ>VÞg»ã»nû 
sÿË
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
VREFBUF_CCR
</Çme> <di¥ÏyName>VREFBUF_CCR</di¥ÏyName> <desütiÚ>VREF_BUF C®ib¿tiÚ CÚŒÞ Regi¡”</desütiÚ> <add»ssOff£t>0x04</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TRIM
</Çme> <desütiÚ>
Trimmšg
 
code
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>6</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>COMP</Çme> <desütiÚ>
Com·¿tÜ
 cÚŒÞ‡nd stu </desütiÚ> <groupName>COMP</groupName> <ba£Add»ss>0x40010200</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x100</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
COMP1_2_3
</Çme> <desütiÚ>COMP1_2_3</desütiÚ> <v®ue>64</v®ue> </š‹¼u±> <š‹¼u±> <Çme>COMP4</Çme> <desütiÚ>
COMP4_5_6
</desütiÚ> <v®ue>65</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
COMP_C1CSR
</Çme> <di¥ÏyName>COMP_C1CSR</di¥ÏyName> <desütiÚ>Com·¿tÜ cÚŒÞ/¡©u </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>EN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
COMP_DEGLITCH_EN
</Çme> <desütiÚ>COMP_DEGLITCH_EN</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
INMSEL
</Çme> <desütiÚ>INMSEL</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
INPSEL
</Çme> <desütiÚ>INPSEL</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>POL</Çme> <desütiÚ>POL</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
HYST
</Çme> <desütiÚ>HYST</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
BLANKSEL
</Çme> <desütiÚ>BLANKSEL</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
BRGEN
</Çme> <desütiÚ>BRGEN</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
SCALEN
</Çme> <desütiÚ>SCALEN</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
VALUE
</Çme> <desütiÚ>VALUE</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>LOCK</Çme> <desütiÚ>LOCK</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
COMP_C2CSR
</Çme> <di¥ÏyName>COMP_C2CSR</di¥ÏyName> <desütiÚ>Com·¿tÜ cÚŒÞ/¡©u </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>EN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>COMP_DEGLITCH_EN</Çme> <desütiÚ>COMP_DEGLITCH_EN</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>INMSEL</Çme> <desütiÚ>INMSEL</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>INPSEL</Çme> <desütiÚ>INPSEL</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>POL</Çme> <desütiÚ>POL</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>HYST</Çme> <desütiÚ>HYST</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>BLANKSEL</Çme> <desütiÚ>BLANKSEL</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>BRGEN</Çme> <desütiÚ>BRGEN</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>SCALEN</Çme> <desütiÚ>SCALEN</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>VALUE</Çme> <desütiÚ>VALUE</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>LOCK</Çme> <desütiÚ>LOCK</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
COMP_C3CSR
</Çme> <di¥ÏyName>COMP_C3CSR</di¥ÏyName> <desütiÚ>Com·¿tÜ cÚŒÞ/¡©u </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>EN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>COMP_DEGLITCH_EN</Çme> <desütiÚ>COMP_DEGLITCH_EN</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>INMSEL</Çme> <desütiÚ>INMSEL</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>INPSEL</Çme> <desütiÚ>INPSEL</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>POL</Çme> <desütiÚ>POL</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>HYST</Çme> <desütiÚ>HYST</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>BLANKSEL</Çme> <desütiÚ>BLANKSEL</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>BRGEN</Çme> <desütiÚ>BRGEN</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>SCALEN</Çme> <desütiÚ>SCALEN</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>VALUE</Çme> <desütiÚ>VALUE</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>LOCK</Çme> <desütiÚ>LOCK</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
COMP_C4CSR
</Çme> <di¥ÏyName>COMP_C4CSR</di¥ÏyName> <desütiÚ>Com·¿tÜ cÚŒÞ/¡©u </desütiÚ> <add»ssOff£t>0x12</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EN</Çme> <desütiÚ>EN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>COMP_DEGLITCH_EN</Çme> <desütiÚ>COMP_DEGLITCH_EN</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>INMSEL</Çme> <desütiÚ>INMSEL</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>INPSEL</Çme> <desütiÚ>INPSEL</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>POL</Çme> <desütiÚ>POL</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>HYST</Çme> <desütiÚ>HYST</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>BLANKSEL</Çme> <desütiÚ>BLANKSEL</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>BRGEN</Çme> <desütiÚ>BRGEN</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>SCALEN</Çme> <desütiÚ>SCALEN</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>VALUE</Çme> <desütiÚ>VALUE</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>LOCK</Çme> <desütiÚ>LOCK</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>OPAMP</Çme> <desütiÚ>
O³¿tiÚ®
 
am¶if›rs
</desütiÚ> <groupName>OPAMP</groupName> <ba£Add»ss>0x40010300</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x100</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
OPAMP1_CSR
</Çme> <di¥ÏyName>OPAMP1_CSR</di¥ÏyName> <desütiÚ>
OPAMP1
 cÚŒÞ/¡©u </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
OPAEN
</Çme> <desütiÚ>O³¿tiÚ® 
am¶if›r
 EÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FORCE_VP
</Çme> <desütiÚ>FORCE_VP</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
VP_SEL
</Çme> <desütiÚ>VP_SEL</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
USERTRIM
</Çme> <desütiÚ>USERTRIM</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
VM_SEL
</Çme> <desütiÚ>VM_SEL</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
OPAHSM
</Çme> <desütiÚ>OPAHSM</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OPAINTOEN
</Çme> <desütiÚ>OPAINTOEN</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CALON
</Çme> <desütiÚ>CALON</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CALSEL
</Çme> <desütiÚ>CALSEL</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
PGA_GAIN
</Çme> <desütiÚ>PGA_GAIN</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
TRIMOFFSETP
</Çme> <desütiÚ>TRIMOFFSETP</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
TRIMOFFSETN
</Çme> <desütiÚ>TRIMOFFSETN</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
CALOUT
</Çme> <desütiÚ>CALOUT</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LOCK</Çme> <desütiÚ>LOCK</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
OPAMP2_CSR
</Çme> <di¥ÏyName>OPAMP2_CSR</di¥ÏyName> <desütiÚ>
OPAMP2
 cÚŒÞ/¡©u </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OPAEN</Çme> <desütiÚ>O³¿tiÚ®‡m¶if›¸EÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FORCE_VP</Çme> <desütiÚ>FORCE_VP</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>VP_SEL</Çme> <desütiÚ>VP_SEL</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>USERTRIM</Çme> <desütiÚ>USERTRIM</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>VM_SEL</Çme> <desütiÚ>VM_SEL</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OPAHSM</Çme> <desütiÚ>OPAHSM</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OPAINTOEN</Çme> <desütiÚ>OPAINTOEN</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CALON</Çme> <desütiÚ>CALON</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CALSEL</Çme> <desütiÚ>CALSEL</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PGA_GAIN</Çme> <desütiÚ>PGA_GAIN</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>TRIMOFFSETP</Çme> <desütiÚ>TRIMOFFSETP</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>TRIMOFFSETN</Çme> <desütiÚ>TRIMOFFSETN</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>CALOUT</Çme> <desütiÚ>CALOUT</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LOCK</Çme> <desütiÚ>LOCK</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
OPAMP3_CSR
</Çme> <di¥ÏyName>OPAMP3_CSR</di¥ÏyName> <desütiÚ>
OPAMP3
 cÚŒÞ/¡©u </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OPAEN</Çme> <desütiÚ>O³¿tiÚ®‡m¶if›¸EÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FORCE_VP</Çme> <desütiÚ>FORCE_VP</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>VP_SEL</Çme> <desütiÚ>VP_SEL</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>USERTRIM</Çme> <desütiÚ>USERTRIM</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>VM_SEL</Çme> <desütiÚ>VM_SEL</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>OPAHSM</Çme> <desütiÚ>OPAHSM</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OPAINTOEN</Çme> <desütiÚ>OPAINTOEN</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CALON</Çme> <desütiÚ>CALON</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CALSEL</Çme> <desütiÚ>CALSEL</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>PGA_GAIN</Çme> <desütiÚ>PGA_GAIN</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>TRIMOFFSETP</Çme> <desütiÚ>TRIMOFFSETP</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>TRIMOFFSETN</Çme> <desütiÚ>TRIMOFFSETN</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>CALOUT</Çme> <desütiÚ>CALOUT</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LOCK</Çme> <desütiÚ>LOCK</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
OPAMP1_TCMR
</Çme> <di¥ÏyName>OPAMP1_TCMR</di¥ÏyName> <desütiÚ>OPAMP1 cÚŒÞ/¡©u </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
VMS_SEL
</Çme> <desütiÚ>VMS_SEL</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
VPS_SEL
</Çme> <desütiÚ>VPS_SEL</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
T1CM_EN
</Çme> <desütiÚ>T1CM_EN</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
T8CM_EN
</Çme> <desütiÚ>T8CM_EN</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
T20CM_EN
</Çme> <desütiÚ>T20CM_EN</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LOCK</Çme> <desütiÚ>LOCK</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
OPAMP2_TCMR
</Çme> <di¥ÏyName>OPAMP2_TCMR</di¥ÏyName> <desütiÚ>OPAMP2 cÚŒÞ/¡©u </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>VMS_SEL</Çme> <desütiÚ>VMS_SEL</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>VPS_SEL</Çme> <desütiÚ>VPS_SEL</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>T1CM_EN</Çme> <desütiÚ>T1CM_EN</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>T8CM_EN</Çme> <desütiÚ>T8CM_EN</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>T20CM_EN</Çme> <desütiÚ>T20CM_EN</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LOCK</Çme> <desütiÚ>LOCK</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
OPAMP3_TCMR
</Çme> <di¥ÏyName>OPAMP3_TCMR</di¥ÏyName> <desütiÚ>OPAMP3 cÚŒÞ/¡©u </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>VMS_SEL</Çme> <desütiÚ>VMS_SEL</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>VPS_SEL</Çme> <desütiÚ>VPS_SEL</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>T1CM_EN</Çme> <desütiÚ>T1CM_EN</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>T8CM_EN</Çme> <desütiÚ>T8CM_EN</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>T20CM_EN</Çme> <desütiÚ>T20CM_EN</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LOCK</Çme> <desütiÚ>LOCK</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>DAC1</Çme> <desütiÚ>
Dig™®
-to-ª®og 
cÚv”‹r
</desütiÚ> <groupName>DAC</groupName> <ba£Add»ss>0x50000800</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
DAC_CR
</Çme> <di¥ÏyName>DAC_CR</di¥ÏyName> <desütiÚ>DAC cÚŒÞ </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EN1
</Çme> <desütiÚ>DAC 
chªÃl1
ƒÇbË Thi b™ i £ˆªd cË¬ed by soáw¬tØ’abË/di§bË DAC chªÃl1.</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEN1
</Çme> <desütiÚ>DAC chªÃl1rigg”ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TSEL1
</Çme> <desütiÚ>DAC chªÃl1rigg” s–eùiÚ 
The£
 b™ £Ëùhex‹º®ƒv’ˆu£dØŒigg” DAC chªÃl1. NÙe: 
OÆy
 u£d b™ TEN1 = 1 (DAC chªÃl1rigg”ƒÇbËd).</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
WAVE1
</Çme> <desütiÚ>DAC chªÃl1 
noi£
/
ŒŸngË
 
wave
 g’”©iÚƒÇbË The£ b™ ¬£ˆªd cË¬ed by soáw¬e. NÙe: OÆy u£d b™ TEN1 = 1 (DAC chªÃl1rigg”ƒÇbËd).</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MAMP1
</Çme> <desütiÚ>DAC chªÃl1 mask/
am¶™ude
 s–eùÜ The£ b™ ¬wr™‹Àby soáw¬tØ£Ëù mask iÀwavg’”©iÚ modÜ‡m¶™udšrŸngË g’”©iÚ mode. = 1011: 
Unmask
 b™s[11:0] oà
LFSR
/rŸngË‡m¶™ud
equ®
Ø4095</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
DMAEN1
</Çme> <desütiÚ>DAC chªÃl1 DMAƒÇbË Thi b™ i £ˆªd cË¬ed by soáw¬e.</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMAUDRIE1
</Çme> <desütiÚ>DAC chªÃl1 DMA 
Und”run
 IÁ”ru±ƒÇbË Thi b™ i £ˆªd cË¬ed by soáw¬e.</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CEN1
</Çme> <desütiÚ>DAC ChªÃÈ1 c®ib¿tiÚƒÇbË Thi b™ i £ˆªd cË¬ed by soáw¬tØ’abË/di§bË DAC chªÃÈ1 c®ib¿tiÚ, iˆÿÀbwr™‹ÀÚly b™ EN1=0 
što
 
	`DAC_CR
 (thÿlib¿tiÚ modÿÀb
’‹»d
/
ex™
 oÆy wh’hDAC chªÃÈi 
di§bËd
è
Oth”wi£
,hwr™Ý”©iÚ i 
ignÜed
.</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EN2
</Çme> <desütiÚ>DAC 
chªÃl2
ƒÇbË Thi b™ i £ˆªd cË¬ed by soáw¬tØ’abË/di§bË DAC chªÃl2.</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEN2
</Çme> <desütiÚ>DAC chªÃl2rigg”ƒÇbË</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TSEL2
</Çme> <desütiÚ>DAC chªÃl2rigg” s–eùiÚ The£ b™ £Ëùhex‹º®ƒv’ˆu£dØŒigg” DAC chªÃl2 NÙe: OÆy u£d b™ TEN2 = 1 (DAC chªÃl2rigg”ƒÇbËd).</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
WAVE2
</Çme> <desütiÚ>DAC chªÃl2‚oi£/ŒŸngË wavg’”©iÚƒÇbË The£ b™ ¬£t/»£ˆby soáw¬e. 1x: 
TrŸngË
 wavg’”©iÚƒÇbËd NÙe: OÆy u£d b™ TEN2 = 1 (DAC chªÃl2rigg”ƒÇbËd)</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MAMP2
</Çme> <desütiÚ>DAC chªÃl2 mask/am¶™ud£ËùÜ The£ b™ ¬wr™‹Àby soáw¬tØ£Ëù mask iÀwavg’”©iÚ modÜ‡m¶™udšrŸngË g’”©iÚ mode. = 1011: Unmask b™s[11:0] oàLFSR/rŸngË‡m¶™udequ®Ø4095</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
DMAEN2
</Çme> <desütiÚ>DAC chªÃl2 DMAƒÇbË Thi b™ i £ˆªd cË¬ed by soáw¬e.</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMAUDRIE2
</Çme> <desütiÚ>DAC chªÃl2 DMA 
und”run
 iÁ”ru±ƒÇbË Thi b™ i £ˆªd cË¬ed by soáw¬e.</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CEN2
</Çme> <desütiÚ>DAC ChªÃÈ2 c®ib¿tiÚƒÇbË Thi b™ i £ˆªd cË¬ed by soáw¬tØ’abË/di§bË DAC chªÃÈ2 c®ib¿tiÚ, iˆÿÀbwr™‹ÀÚly b™ EN2=0 iÁØDAC_CR (thÿlib¿tiÚ modÿÀb’‹»d/ex™ oÆy wh’hDAC chªÃÈi di§bËdèOth”wi£,hwr™Ý”©iÚ i ignÜed.</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_SWTRGR
</Çme> <di¥ÏyName>DAC_SWTRGR</di¥ÏyName> <desütiÚ>DAC soáw¬Œigg” </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SWTRIG1
</Çme> <desütiÚ>DAC chªÃl1 soáw¬Œigg” Thi b™ i £ˆby soáw¬tØŒigg”hDAC iÀsoáw¬Œigg” mode. NÙe: Thi b™ i þ—»d by 
	$h¬dw¬e
 (
Úe
 
APB1
 
þock
 
cyþe
 
Ï‹r
è
Úû
 
the
 
DAC_DHR1
 
v®ue
 
has
 
b“n
 
lßded
 
što
h
DAC_DOR1
 .</
desütiÚ
> <
b™Off£t
>0</b™Off£t> <
b™Width
>1</b™Width> </
f›ld
> <f›ld> <
Çme
>
SWTRIG2
</Çme> <desütiÚ>
DAC
 
chªÃl2
 
soáw¬e
 
Œigg”
 
This
 
b™
 
is
 
£t
 
by
 soáw¬
to
rigg”hDAC 
š
 soáw¬Œigg” 
mode
. 
NÙe
: Thi b™ i 
þ—»d
 by 
	$h¬dw¬e
 (
Úe
 
APB1
 
þock
 
cyþe
 
Ï‹r
è
Úû
 
the
 
DAC_DHR2
 
v®ue
 
has
 
b“n
 
lßded
 
što
h
DAC_DOR2
 .</
desütiÚ
> <
b™Off£t
>1</b™Off£t> <
b™Width
>1</b™Width> </
f›ld
> <f›ld> <
Çme
>
SWTRIGB1
</Çme> <desütiÚ>
DAC
 
chªÃl1
 
soáw¬e
 
Œigg”
 
B
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWTRIGB2
</Çme> <desütiÚ>DAC 
chªÃl2
 soáw¬Œigg” B</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> </
f›lds
> </> <> <Çme>
DAC_DHR12R1
</Çme> <
di¥ÏyName
>DAC_DHR12R1</di¥ÏyName> <desütiÚ>DAC chªÃl1 12-
b™
 
right
-
®igÃd
 
d©a
 
hÞdšg
 </desütiÚ> <
add»ssOff£t
>0x8</add»ssOff£t> <
size
>0x20</size> <
acûss
>
»ad
-
wr™e
</acûss> <
»£tV®ue
>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DACC1DHR
</Çme> <desütiÚ>DAC chªÃl1 12-b™„ight-®igÃd d©¨
The£
 
b™s
 
¬e
 
wr™‹n
 
by
 soáw¬
which
 
¥ecif›s
 12-b™ d©¨DAC chªÃl1.</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>
DACC1DHRB
</Çme> <desütiÚ>DAC chªÃl1 12-b™„ight-®igÃd d©¨B</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_DHR12L1
</Çme> <di¥ÏyName>DAC_DHR12L1</di¥ÏyName> <desütiÚ>DAC chªÃl1 12-b™ 
Ëá
‡ligÃd d©¨hÞdšg </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DACC1DHR</Çme> <desütiÚ>DAC chªÃl1 12-b™†eá-®igÃd d©¨The£ b™ ¬wr™‹Àby soáw¬which s³cif› 12-b™ d©¨DAC chªÃl1.</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>DACC1DHRB</Çme> <desütiÚ>DAC chªÃl1 12-b™†eá-®igÃd d©¨B</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_DHR8R1
</Çme> <di¥ÏyName>DAC_DHR8R1</di¥ÏyName> <desütiÚ>DAC chªÃl1 8-b™„ighˆ®igÃd d©¨hÞdšg </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DACC1DHR</Çme> <desütiÚ>DAC chªÃl1 8-b™„ight-®igÃd d©¨The£ b™ ¬wr™‹Àby soáw¬which s³cif› 8-b™ d©¨DAC chªÃl1.</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DACC1DHRB</Çme> <desütiÚ>DAC chªÃl1 8-b™„ight-®igÃd d©a</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_DHR12R2
</Çme> <di¥ÏyName>DAC_DHR12R2</di¥ÏyName> <desütiÚ>DAC chªÃl2 12-b™„ighˆ®igÃd d©¨hÞdšg </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DACC2DHR
</Çme> <desütiÚ>DAC chªÃl2 12-b™„ight-®igÃd d©¨The£ b™ ¬wr™‹Àby soáw¬which s³cif› 12-b™ d©¨DAC chªÃl2.</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>
DACC2DHRB
</Çme> <desütiÚ>DAC chªÃl2 12-b™„ight-®igÃd d©a</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_DHR12L2
</Çme> <di¥ÏyName>DAC_DHR12L2</di¥ÏyName> <desütiÚ>DAC chªÃl2 12-b™†eá‡ligÃd d©¨hÞdšg </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DACC2DHR</Çme> <desütiÚ>DAC chªÃl2 12-b™†eá-®igÃd d©¨The£ b™ ¬wr™‹Àby soáw¬which 
¥ecify
 12-b™ d©¨DAC chªÃl2.</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>DACC2DHRB</Çme> <desütiÚ>DAC chªÃl2 12-b™†eá-®igÃd d©¨B</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_DHR8R2
</Çme> <di¥ÏyName>DAC_DHR8R2</di¥ÏyName> <desütiÚ>DAC chªÃl2 8-b™„ight-®igÃd d©¨hÞdšg </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DACC2DHR</Çme> <desütiÚ>DAC chªÃl2 8-b™„ight-®igÃd d©¨The£ b™ ¬wr™‹Àby soáw¬which s³cif› 8-b™ d©¨DAC chªÃl2.</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DACC2DHRB</Çme> <desütiÚ>DAC chªÃl2 8-b™„ight-®igÃd d©a</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_DHR12RD
</Çme> <di¥ÏyName>DAC_DHR12RD</di¥ÏyName> <desütiÚ>
Du®
 DAC 12-b™„ight-®igÃd d©¨hÞdšg </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DACC1DHR</Çme> <desütiÚ>DAC chªÃl1 12-b™„ight-®igÃd d©¨The£ b™ ¬wr™‹Àby soáw¬which s³cif› 12-b™ d©¨DAC chªÃl1.</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>DACC2DHR</Çme> <desütiÚ>DAC chªÃl2 12-b™„ight-®igÃd d©¨The£ b™ ¬wr™‹Àby soáw¬which s³cif› 12-b™ d©¨DAC chªÃl2.</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_DHR12LD
</Çme> <di¥ÏyName>DAC_DHR12LD</di¥ÏyName> <desütiÚ>
DUAL
 DAC 12-b™†eá‡ligÃd d©¨hÞdšg </desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DACC1DHR</Çme> <desütiÚ>DAC chªÃl1 12-b™†eá-®igÃd d©¨The£ b™ ¬wr™‹Àby soáw¬which s³cif› 12-b™ d©¨DAC chªÃl1.</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>DACC2DHR</Çme> <desütiÚ>DAC chªÃl2 12-b™†eá-®igÃd d©¨The£ b™ ¬wr™‹Àby soáw¬which s³cif› 12-b™ d©¨DAC chªÃl2.</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_DHR8RD
</Çme> <di¥ÏyName>DAC_DHR8RD</di¥ÏyName> <desütiÚ>DUAL DAC 8-b™„ighˆ®igÃd d©¨hÞdšg </desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DACC1DHR</Çme> <desütiÚ>DAC chªÃl1 8-b™„ight-®igÃd d©¨The£ b™ ¬wr™‹Àby soáw¬which s³cif› 8-b™ d©¨DAC chªÃl1.</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>DACC2DHR</Çme> <desütiÚ>DAC chªÃl2 8-b™„ight-®igÃd d©¨The£ b™ ¬wr™‹Àby soáw¬which s³cif› 8-b™ d©¨DAC chªÃl2.</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_DOR1
</Çme> <di¥ÏyName>DAC_DOR1</di¥ÏyName> <desütiÚ>DAC chªÃl1 d©¨
ouut
 </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-
Úly
</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DACC1DOR
</Çme> <desütiÚ>DAC chªÃl1 d©¨ouuˆThe£ b™ ¬»ad-Úly, 
they
 
cÚš
 d©¨ouuˆDAC chªÃl1.</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>
DACC1DORB
</Çme> <desütiÚ>DAC chªÃl1 d©¨ouut</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>DAC_DOR2</Çme> <di¥ÏyName>DAC_DOR2</di¥ÏyName> <desütiÚ>DAC chªÃl2 d©¨ouuˆ</desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DACC2DOR
</Çme> <desütiÚ>DAC chªÃl2 d©¨ouuˆThe£ b™ ¬»ad-Úly,hey cÚš d©¨ouuˆDAC chªÃl2.</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>
DACC2DORB
</Çme> <desütiÚ>DAC chªÃl2 d©¨ouut</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_SR
</Çme> <di¥ÏyName>DAC_SR</di¥ÏyName> <desütiÚ>DAC 
¡©us
 </desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DAC1RDY
</Çme> <desütiÚ>DAC chªÃl1 
»ady
 stu b™</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
DORSTAT1
</Çme> <desütiÚ>DAC chªÃl1 ouuˆ¡©u b™</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
DMAUDR1
</Çme> <desütiÚ>DAC chªÃl1 
DMA
 
und”run
 
æag
 
This
 b™ 
is
 
£t
 by 
h¬dw¬e
 
ªd
 
þ—»d
 by 
	`soáw¬e
 (by 
wr™šg
 
™
 
to
 1).</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
CAL_FLAG1
</Çme> <desütiÚ>DAC 
ChªÃl
 1 
ÿlib¿tiÚ
 
off£t
 stu Thi b™ i £ˆªd cË¬ed by h¬dw¬e</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
BWST1
</Çme> <desütiÚ>DAC ChªÃÈ1 
busy
 wr™šg 
§m¶e
 
time
 fÏg Thi b™ i 
sy¡em©iÿÎy
 s‘ 
ju¡
 
aá”
 
Sam¶e
 &
amp
; 
HÞd
 
mode
 
’abË
‡nd i £ˆ
—ch
imthsoáw¬
wr™es
h
DAC_SHSR1
, 
It
 i þ—»d by h¬dw¬
wh’
hwr™
Ý”©iÚ
 
of
 DAC_SHSR1 i 
com¶‘e
. (Iˆ
kes
 
about
 3L
SI
 
³riods
 oà
synchrÚiz©iÚ
).</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
DAC2RDY
</Çme> <desütiÚ>DAC 
chªÃl
 2„—dy stu b™</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
DORSTAT2
</Çme> <desütiÚ>DAC chªÃÈ2 ouuˆ¡©u b™</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
DMAUDR2
</Çme> <desütiÚ>DAC chªÃl2 DMA und”ruÀæag Thi b™ i £ˆby h¬dw¬ªd cË¬ed by soáw¬(by wr™šg iˆtØ1).</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
CAL_FLAG2
</Çme> <desütiÚ>DAC ChªÃÈ2 c®ib¿tiÚ off£ˆ¡©u Thi b™ i £ˆªd cË¬ed by h¬dw¬e</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
BWST2
</Çme> <desütiÚ>DAC ChªÃÈ2 busy wr™šg sam¶timæag Thi b™ i sy¡em©iÿÎy s‘ ju¡‡á” Sam¶&amp; HÞd mod’abË‡nd i £ˆ—chimthsoáw¬wr™e th
DAC_SHSR2
, Iˆi þ—»d by h¬dw¬wh’hwr™Ý”©iÚ oàDAC_SHSR2 i com¶‘e. (Iˆke abouˆ3 
LSI
…”iod oàsynchrÚiz©iÚ).</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
DAC_CCR
</Çme> <di¥ÏyName>DAC_CCR</di¥ÏyName> <desütiÚ>DAC c®ib¿tiÚ 
cÚŒÞ
 </desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
OTRIM1
</Çme> <desütiÚ>DAC ChªÃÈ1 off£ˆ
Œimmšg
 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
OTRIM2
</Çme> <desütiÚ>DAC ChªÃÈ2 off£ˆŒimmšg v®ue</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_MCR
</Çme> <di¥ÏyName>DAC_MCR</di¥ÏyName> <desütiÚ>DAC modcÚŒÞ </desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
MODE1
</Çme> <desütiÚ>DAC ChªÃÈ1 modThe£ b™ 
ÿn
 
be
 wr™‹ÀÚly wh’hDAC i 
di§bËd
‡nd 
nÙ
 
š
hÿlib¿tiÚ 
	`mode
 (wh’ b™ 
EN1
=0‡nd b™ 
CEN1
 =0 iÀth
DAC_CR
 ). 
If
 EN1=1 
Ü
 CEN1 =1hwr™Ý”©iÚ i 
ignÜed
. 
They
 cª b£ˆªd cË¬ed by soáw¬tØ
£Ëù
hDAC ChªÃÈ1 mode: DAC ChªÃÈ1 iÀ
nÜm®
 
Mode
 DAC ChªÃÈ1 iÀ§m¶&amp;amp; 
hÞd
 mode</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
DMADOUBLE1
</Çme> <desütiÚ>DAC 
ChªÃl1
 DMA d©¨mode</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SINFORMAT1
</Çme> <desütiÚ>
EÇbË
 sigÃd 
fÜm©
 DAC chªÃl1</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HFSEL
</Çme> <desütiÚ>
High
 
äequ’cy
 
š‹rçû
 mod
£ËùiÚ
</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE2
</Çme> <desütiÚ>DAC ChªÃÈ2 modThe£ b™ ÿÀbwr™‹ÀÚly wh’hDAC i di§bËd‡nd‚Ù iÀthÿlib¿tiÚ mod(wh’ b™ 
EN2
=0‡nd b™ 
CEN2
 =0 iÀthDAC_CR ). IàEN2=1 o¸CEN2 =1hwr™Ý”©iÚ i ignÜed. They cª b£ˆªd cË¬ed by soáw¬tØ£ËùhDAC ChªÃÈ2 mode: DAC ChªÃÈ2 iÀnÜm® ModDAC ChªÃÈ2 iÀ§m¶&amp;amp; hÞd mode</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
DMADOUBLE2
</Çme> <desütiÚ>DAC 
ChªÃl2
 DMA d©¨mode</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SINFORMAT2
</Çme> <desütiÚ>EÇbË sigÃd fÜm© DAC chªÃl2</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>DAC_SHSR1</Çme> <di¥ÏyName>DAC_SHSR1</di¥ÏyName> <desütiÚ>DAC Sam¶ªd HÞd sam¶tim1</desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TSAMPLE1
</Çme> <desütiÚ>DAC ChªÃÈ1 sam¶
	`Time
 (Úly 
v®id
 iÀ§m¶&amp;amp; hÞd modeèThe£ b™ ÿÀbwr™‹Àwh’hDAC chªÃl1 i di§bËd o¸
®so
 
duršg
‚Üm® o³¿tiÚ. iÀth
Ï‰”
 ,hwr™ÿÀb
dÚe
 oÆy wh’ 
BWSTx
 oàDAC_SR i 
low
, IàBWSTx=1,hwr™Ý”©iÚ i ignÜed.</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>10</b™Width> </f›ld> </f›lds> </> <> <Çme>DAC_SHSR2</Çme> <di¥ÏyName>DAC_SHSR2</di¥ÏyName> <desütiÚ>DAC Sam¶ªd HÞd sam¶tim2</desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TSAMPLE2
</Çme> <desütiÚ>DAC ChªÃÈ2 sam¶Tim(Úly v®id iÀ§m¶&amp;amp; hÞd modeèThe£ b™ ÿÀbwr™‹Àwh’hDAC chªÃl2 i di§bËd o¸®sØduršg‚Üm® o³¿tiÚ. iÀthÏ‰” ,hwr™ÿÀbdÚÚly wh’ BWSTx oàDAC_SR i low, BWSTx=1,hwr™Ý”©iÚ i ignÜed.</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>10</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_SHHR
</Çme> <di¥ÏyName>DAC_SHHR</di¥ÏyName> <desütiÚ>DAC Sam¶ªd HÞd hÞdim</desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00010001</»£tV®ue> <f›lds> <f›ld> <Çme>
THOLD1
</Çme> <desütiÚ>DAC ChªÃÈ1 hÞd Tim(Úly v®id iÀ§m¶&amp;amp; hÞd modeèHÞdimeð(
THOLD
[9:0]è
x
 
T
 LSI</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>10</b™Width> </f›ld> <f›ld> <Çme>
THOLD2
</Çme> <desütiÚ>DAC ChªÃÈ2 hÞd 
	`time
 (Úly v®id iÀ§m¶&amp;amp; hÞd mode). HÞdimeð(THOLD[9:0]èx T LSI</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>10</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_SHRR
</Çme> <di¥ÏyName>DAC_SHRR</di¥ÏyName> <desütiÚ>DAC Sam¶ªd HÞd 
»äesh
im</desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00010001</»£tV®ue> <f›lds> <f›ld> <Çme>
TREFRESH1
</Çme> <desütiÚ>DAC ChªÃÈ1„eäesh Tim(Úly v®id iÀ§m¶&amp;amp; hÞd modeè
Reäesh
imeð(
TREFRESH
[7:0]èx T LSI</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
TREFRESH2
</Çme> <desütiÚ>DAC ChªÃÈ2„eäesh Tim(Úly v®id iÀ§m¶&amp;amp; hÞd modeèReäeshimeð(TREFRESH[7:0]èx T LSI</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_STR1
</Çme> <di¥ÏyName>DAC_STR1</di¥ÏyName> <desütiÚ>
SawtoÙh
 </desütiÚ> <add»ssOff£t>0x58</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
STRSTDATA1
</Çme> <desütiÚ>DAC ChªÃÈ1 SawtoÙh 
»£t
 v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>
STDIR1
</Çme> <desütiÚ>DAC ChªÃl1 SawtoÙh 
dœeùiÚ
 
£‰šg
</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
STINCDATA1
</Çme> <desütiÚ>DAC 
CH1
 SawtoÙh 
šüem’t
 
	`v®ue
 (12.4 b™ fÜm©)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_STR2
</Çme> <di¥ÏyName>DAC_STR2</di¥ÏyName> <desütiÚ>SawtoÙh </desütiÚ> <add»ssOff£t>0x5C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
STRSTDATA2
</Çme> <desütiÚ>DAC ChªÃÈ2 SawtoÙh„e£ˆv®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>
STDIR2
</Çme> <desütiÚ>DAC ChªÃl2 SawtoÙh dœeùiÚ s‘tšg</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
STINCDATA2
</Çme> <desütiÚ>DAC 
CH2
 SawtoÙh inüem’ˆv®u(12.4 b™ fÜm©)</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
DAC_STMODR
</Çme> <di¥ÏyName>DAC_STMODR</di¥ÏyName> <desütiÚ>SawtoÙh Mod</desütiÚ> <add»ssOff£t>0x60</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
STRSTTRIGSEL1
</Çme> <desütiÚ>DAC ChªÃÈ1 SawtoÙh 
Re£t
rigg” s–eùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
STINCTRIGSEL1
</Çme> <desütiÚ>DAC ChªÃÈ1 SawtoÙh 
Inüem’t
rigg” s–eùiÚ</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
STRSTTRIGSEL2
</Çme> <desütiÚ>DAC ChªÃÈ1 SawtoÙh Re£ˆŒigg” s–eùiÚ</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
STINCTRIGSEL2
</Çme> <desütiÚ>DAC ChªÃÈ2 SawtoÙh Inüem’ˆŒigg” s–eùiÚ</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> </
»gi¡”s
> </
³rh”®
> <³rh”® 
d”ivedFrom
="DAC1"> <Çme>
DAC2
</Çme> <
ba£Add»ss
>0x50000C00</ba£Add»ss> </³rh”®> <³rh”® d”ivedFrom="DAC1"> <Çme>
DAC3
</Çme> <ba£Add»ss>0x50001000</ba£Add»ss> </³rh”®> <³rh”® d”ivedFrom="DAC1"> <Çme>
DAC4
</Çme> <ba£Add»ss>0x50001400</ba£Add»ss> </³rh”®> <³rh”®> <Çme>
ADC1
</Çme> <desütiÚ>
AÇlog
-to-
Dig™®
 
CÚv”‹r
</desütiÚ> <
groupName
>
ADC
</groupName> <ba£Add»ss>0x50000000</ba£Add»ss> <
add»ssBlock
> <off£t>0x0</off£t> <size>0xD0</size> <
u§ge
>»gi¡”s</u§ge> </add»ssBlock> <
š‹¼u±
> <Çme>
ADC1_2
</Çme> <desütiÚ>ADC1‡nd 
ADC2
 
glob®
 iÁ”ru±</desütiÚ> <v®ue>18</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
ISR
</Çme> <di¥ÏyName>ISR</di¥ÏyName> <desütiÚ>š‹¼u±‡nd stu </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
JQOVF
</Çme> <desütiÚ>JQOVF</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWD3
</Çme> <desütiÚ>AWD3</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWD2
</Çme> <desütiÚ>AWD2</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWD1
</Çme> <desütiÚ>AWD1</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JEOS
</Çme> <desütiÚ>JEOS</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JEOC
</Çme> <desütiÚ>JEOC</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OVR
</Çme> <desütiÚ>OVR</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOS
</Çme> <desütiÚ>EOS</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOC
</Çme> <desütiÚ>EOC</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOSMP
</Çme> <desütiÚ>EOSMP</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADRDY
</Çme> <desütiÚ>ADRDY</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
IER
</Çme> <di¥ÏyName>IER</di¥ÏyName> <desütiÚ>š‹¼u±ƒÇbË </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
JQOVFIE
</Çme> <desütiÚ>JQOVFIE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWD3IE
</Çme> <desütiÚ>AWD3IE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWD2IE
</Çme> <desütiÚ>AWD2IE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWD1IE
</Çme> <desütiÚ>AWD1IE</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JEOSIE
</Çme> <desütiÚ>JEOSIE</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JEOCIE
</Çme> <desütiÚ>JEOCIE</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OVRIE
</Çme> <desütiÚ>OVRIE</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOSIE
</Çme> <desütiÚ>EOSIE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOCIE
</Çme> <desütiÚ>EOCIE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOSMPIE
</Çme> <desütiÚ>EOSMPIE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADRDYIE
</Çme> <desütiÚ>ADRDYIE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CR
</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>cÚŒÞ </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x20000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ADCAL
</Çme> <desütiÚ>ADCAL</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADCALDIF
</Çme> <desütiÚ>ADCALDIF</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DEEPPWD
</Çme> <desütiÚ>DEEPPWD</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADVREGEN
</Çme> <desütiÚ>ADVREGEN</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JADSTP
</Çme> <desütiÚ>JADSTP</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADSTP
</Çme> <desütiÚ>ADSTP</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JADSTART
</Çme> <desütiÚ>JADSTART</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADSTART
</Çme> <desütiÚ>ADSTART</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADDIS
</Çme> <desütiÚ>ADDIS</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADEN
</Çme> <desütiÚ>ADEN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CFGR
</Çme> <di¥ÏyName>CFGR</di¥ÏyName> <desütiÚ>
cÚfigu¿tiÚ
 </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x80000000</»£tV®ue> <f›lds> <f›ld> <Çme>
JQDIS
</Çme> <desütiÚ>
Injeùed
 
Queue
 
di§bË
</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWDCH1CH
</Çme> <desütiÚ>AWDCH1CH</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
JAUTO
</Çme> <desütiÚ>JAUTO</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JAWD1EN
</Çme> <desütiÚ>JAWD1EN</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWD1EN
</Çme> <desütiÚ>AWD1EN</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWD1SGL
</Çme> <desütiÚ>AWD1SGL</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JQM
</Çme> <desütiÚ>JQM</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JDISCEN
</Çme> <desütiÚ>JDISCEN</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DISCNUM
</Çme> <desütiÚ>DISCNUM</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
DISCEN
</Çme> <desütiÚ>DISCEN</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ALIGN
</Çme> <desütiÚ>ALIGN</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AUTDLY
</Çme> <desütiÚ>AUTDLY</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CONT
</Çme> <desütiÚ>CONT</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OVRMOD
</Çme> <desütiÚ>OVRMOD</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EXTEN
</Çme> <desütiÚ>EXTEN</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
EXTSEL
</Çme> <desütiÚ>EXTSEL</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
ALIGN_5
</Çme> <desütiÚ>ALIGN_5</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RES
</Çme> <desütiÚ>RES</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
DMACFG
</Çme> <desütiÚ>DMACFG</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMAEN
</Çme> <desütiÚ>DMAEN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CFGR2
</Çme> <di¥ÏyName>CFGR2</di¥ÏyName> <desütiÚ>cÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SMPTRIG
</Çme> <desütiÚ>SMPTRIG</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BULB
</Çme> <desütiÚ>BULB</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SWTRIG
</Çme> <desütiÚ>SWTRIG</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
GCOMP
</Çme> <desütiÚ>GCOMP</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ROVSM
</Çme> <desütiÚ>EXTEN</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TROVS
</Çme> <desütiÚ>
Trigg”ed
 
ReguÏr
 
Ov”§m¶šg
</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OVSS
</Çme> <desütiÚ>ALIGN</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
OVSR
</Çme> <desütiÚ>RES</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
JOVSE
</Çme> <desütiÚ>DMACFG</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ROVSE
</Çme> <desütiÚ>DMAEN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SMPR1
</Çme> <di¥ÏyName>SMPR1</di¥ÏyName> <desütiÚ>§m¶tim1</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SMP9
</Çme> <desütiÚ>SMP9</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP8
</Çme> <desütiÚ>SMP8</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP7
</Çme> <desütiÚ>SMP7</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP6
</Çme> <desütiÚ>SMP6</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP5
</Çme> <desütiÚ>SMP5</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP4
</Çme> <desütiÚ>SMP4</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP3
</Çme> <desütiÚ>SMP3</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP2
</Çme> <desütiÚ>SMP2</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP1
</Çme> <desütiÚ>SMP1</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMPPLUS
</Çme> <desütiÚ>
Add™iÚ
 oàÚþock cyþtØth
§m¶šg
ime</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SMP0
</Çme> <desütiÚ>SMP0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>
SMPR2
</Çme> <di¥ÏyName>SMPR2</di¥ÏyName> <desütiÚ>§m¶tim2</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SMP18
</Çme> <desütiÚ>SMP18</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP17
</Çme> <desütiÚ>SMP17</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP16
</Çme> <desütiÚ>SMP16</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP15
</Çme> <desütiÚ>SMP15</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP14
</Çme> <desütiÚ>SMP14</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP13
</Çme> <desütiÚ>SMP13</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP12
</Çme> <desütiÚ>SMP12</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP11
</Çme> <desütiÚ>SMP11</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SMP10
</Çme> <desütiÚ>SMP10</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>
TR1
</Çme> <di¥ÏyName>TR1</di¥ÏyName> <desütiÚ>
w©chdog
 
th»shÞd
 1</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0FFF0000</»£tV®ue> <f›lds> <f›ld> <Çme>
HT1
</Çme> <desütiÚ>HT1</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>
AWDFILT
</Çme> <desütiÚ>AWDFILT</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
LT1
</Çme> <desütiÚ>LT1</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
TR2
</Çme> <di¥ÏyName>TR2</di¥ÏyName> <desütiÚ>w©chdogh»shÞd </desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00FF0000</»£tV®ue> <f›lds> <f›ld> <Çme>
HT2
</Çme> <desütiÚ>HT2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
LT2
</Çme> <desütiÚ>LT2</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
TR3
</Çme> <di¥ÏyName>TR3</di¥ÏyName> <desütiÚ>w©chdogh»shÞd 3</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00FF0000</»£tV®ue> <f›lds> <f›ld> <Çme>
HT3
</Çme> <desütiÚ>HT3</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
LT3
</Çme> <desütiÚ>LT3</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
SQR1
</Çme> <di¥ÏyName>SQR1</di¥ÏyName> <desütiÚ>
»guÏr
 
£qu’û
 1</desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SQ4
</Çme> <desütiÚ>SQ4</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ3
</Çme> <desütiÚ>SQ3</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ2
</Çme> <desütiÚ>SQ2</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ1
</Çme> <desütiÚ>SQ1</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
L
</Çme> <desütiÚ>ReguÏ¸chªÃÈ£qu’û 
Ëngth
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
SQR2
</Çme> <di¥ÏyName>SQR2</di¥ÏyName> <desütiÚ>»guÏ¸£qu’û 2</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SQ9
</Çme> <desütiÚ>SQ9</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ8
</Çme> <desütiÚ>SQ8</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ7
</Çme> <desütiÚ>SQ7</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ6
</Çme> <desütiÚ>SQ6</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ5
</Çme> <desütiÚ>SQ5</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
SQR3
</Çme> <di¥ÏyName>SQR3</di¥ÏyName> <desütiÚ>»guÏ¸£qu’û 3</desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SQ14
</Çme> <desütiÚ>SQ14</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ13
</Çme> <desütiÚ>SQ13</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ12
</Çme> <desütiÚ>SQ12</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ11
</Çme> <desütiÚ>SQ11</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ10
</Çme> <desütiÚ>SQ10</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
SQR4
</Çme> <di¥ÏyName>SQR4</di¥ÏyName> <desütiÚ>»guÏ¸£qu’û 4</desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SQ16
</Çme> <desütiÚ>SQ16</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SQ15
</Çme> <desütiÚ>SQ15</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
DR
</Çme> <di¥ÏyName>DR</di¥ÏyName> <desütiÚ>»guÏ¸
D©a
 
Regi¡”
</desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RDATA
</Çme> <desütiÚ>ReguÏ¸D©¨
cÚv”‹d
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
JSQR
</Çme> <di¥ÏyName>JSQR</di¥ÏyName> <desütiÚ>
šjeùed
 sequ’û </desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
JSQ4
</Çme> <desütiÚ>JSQ4</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
JSQ3
</Çme> <desütiÚ>JSQ3</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
JSQ2
</Çme> <desütiÚ>JSQ2</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
JSQ1
</Çme> <desütiÚ>JSQ1</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
JEXTEN
</Çme> <desütiÚ>JEXTEN</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
JEXTSEL
</Çme> <desütiÚ>JEXTSEL</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
JL
</Çme> <desütiÚ>JL</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
OFR1
</Çme> <di¥ÏyName>OFR1</di¥ÏyName> <desütiÚ>off£ˆ1</desütiÚ> <add»ssOff£t>0x60</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
OFFSET1_EN
</Çme> <desütiÚ>OFFSET1_EN</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OFFSET1_CH
</Çme> <desütiÚ>OFFSET1_CH</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SATEN
</Çme> <desütiÚ>SATEN</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OFFSETPOS
</Çme> <desütiÚ>OFFSETPOS</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OFFSET1
</Çme> <desütiÚ>OFFSET1</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
OFR2
</Çme> <di¥ÏyName>OFR2</di¥ÏyName> <desütiÚ>off£ˆ2</desütiÚ> <add»ssOff£t>0x64</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OFFSET1_EN</Çme> <desütiÚ>OFFSET1_EN</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OFFSET1_CH</Çme> <desütiÚ>OFFSET1_CH</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SATEN</Çme> <desütiÚ>SATEN</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OFFSETPOS</Çme> <desütiÚ>OFFSETPOS</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OFFSET1</Çme> <desütiÚ>OFFSET1</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
OFR3
</Çme> <di¥ÏyName>OFR3</di¥ÏyName> <desütiÚ>off£ˆ3</desütiÚ> <add»ssOff£t>0x68</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OFFSET1_EN</Çme> <desütiÚ>OFFSET1_EN</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OFFSET1_CH</Çme> <desütiÚ>OFFSET1_CH</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SATEN</Çme> <desütiÚ>SATEN</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OFFSETPOS</Çme> <desütiÚ>OFFSETPOS</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OFFSET1</Çme> <desütiÚ>OFFSET1</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
OFR4
</Çme> <di¥ÏyName>OFR4</di¥ÏyName> <desütiÚ>off£ˆ4</desütiÚ> <add»ssOff£t>0x6C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>OFFSET1_EN</Çme> <desütiÚ>OFFSET1_EN</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OFFSET1_CH</Çme> <desütiÚ>OFFSET1_CH</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>SATEN</Çme> <desütiÚ>SATEN</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OFFSETPOS</Çme> <desütiÚ>OFFSETPOS</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OFFSET1</Çme> <desütiÚ>OFFSET1</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>12</b™Width> </f›ld> </f›lds> </> <> <Çme>
JDR1
</Çme> <di¥ÏyName>JDR1</di¥ÏyName> <desütiÚ>šjeùed d©¨1</desütiÚ> <add»ssOff£t>0x80</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
JDATA1
</Çme> <desütiÚ>JDATA1</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
JDR2
</Çme> <di¥ÏyName>JDR2</di¥ÏyName> <desütiÚ>šjeùed d©¨2</desütiÚ> <add»ssOff£t>0x84</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
JDATA2
</Çme> <desütiÚ>JDATA2</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
JDR3
</Çme> <di¥ÏyName>JDR3</di¥ÏyName> <desütiÚ>šjeùed d©¨3</desütiÚ> <add»ssOff£t>0x88</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
JDATA3
</Çme> <desütiÚ>JDATA3</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
JDR4
</Çme> <di¥ÏyName>JDR4</di¥ÏyName> <desütiÚ>šjeùed d©¨4</desütiÚ> <add»ssOff£t>0x8C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
JDATA4
</Çme> <desütiÚ>JDATA4</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
AWD2CR
</Çme> <di¥ÏyName>AWD2CR</di¥ÏyName> <desütiÚ>AÇlog 
W©chdog
 2 
CÚfigu¿tiÚ
 Regi¡”</desütiÚ> <add»ssOff£t>0xA0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AWD2CH
</Çme> <desütiÚ>AWD2CH</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>19</b™Width> </f›ld> </f›lds> </> <> <Çme>
AWD3CR
</Çme> <di¥ÏyName>AWD3CR</di¥ÏyName> <desütiÚ>AÇlog W©chdog 3 CÚfigu¿tiÚ Regi¡”</desütiÚ> <add»ssOff£t>0xA4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AWD3CH
</Çme> <desütiÚ>AWD3CH</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>19</b™Width> </f›ld> </f›lds> </> <> <Çme>
DIFSEL
</Çme> <di¥ÏyName>DIFSEL</di¥ÏyName> <desütiÚ>
Difã»ÁŸl
 Mod
S–eùiÚ
 Regi¡” 2</desütiÚ> <add»ssOff£t>0xB0</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DIFSEL_0
</Çme> <desütiÚ>Difã»ÁŸÈmod
chªÃls
 0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> <f›ld> <Çme>
DIFSEL_1_18
</Çme> <desütiÚ>Difã»ÁŸÈmodchªÃl 15Ø1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>18</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
CALFACT
</Çme> <di¥ÏyName>CALFACT</di¥ÏyName> <desütiÚ>
C®ib¿tiÚ
 
FaùÜs
</desütiÚ> <add»ssOff£t>0xB4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CALFACT_D
</Çme> <desütiÚ>CALFACT_D</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
CALFACT_S
</Çme> <desütiÚ>CALFACT_S</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> </f›lds> </> <> <Çme>GCOMP</Çme> <di¥ÏyName>GCOMP</di¥ÏyName> <desütiÚ>
Gaš
 
com³n§tiÚ
 Regi¡”</desütiÚ> <add»ssOff£t>0xC0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
GCOMPCOEFF
</Çme> <desütiÚ>GCOMPCOEFF</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>14</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="ADC1"> <Çme>ADC2</Çme> <ba£Add»ss>0x50000100</ba£Add»ss> </³rh”®> <³rh”®> <Çme>
ADC12_CommÚ
</Çme> <desütiÚ>AÇlog-to-Dig™® CÚv”‹r</desütiÚ> <groupName>ADC</groupName> <ba£Add»ss>0x50000200</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x11</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
CSR
</Çme> <di¥ÏyName>CSR</di¥ÏyName> <desütiÚ>ADC 
CommÚ
 stu </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ADDRDY_MST
</Çme> <desütiÚ>ADDRDY_MST</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOSMP_MST
</Çme> <desütiÚ>EOSMP_MST</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOC_MST
</Çme> <desütiÚ>EOC_MST</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOS_MST
</Çme> <desütiÚ>EOS_MST</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OVR_MST
</Çme> <desütiÚ>OVR_MST</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JEOC_MST
</Çme> <desütiÚ>JEOC_MST</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JEOS_MST
</Çme> <desütiÚ>JEOS_MST</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWD1_MST
</Çme> <desütiÚ>AWD1_MST</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWD2_MST
</Çme> <desütiÚ>AWD2_MST</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWD3_MST
</Çme> <desütiÚ>AWD3_MST</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JQOVF_MST
</Çme> <desütiÚ>JQOVF_MST</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADRDY_SLV
</Çme> <desütiÚ>ADRDY_SLV</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOSMP_SLV
</Çme> <desütiÚ>EOSMP_SLV</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOC_SLV
</Çme> <desütiÚ>
End
 oà»guÏ¸
cÚv”siÚ
 oàth
¦ave
 ADC</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EOS_SLV
</Çme> <desütiÚ>End oà»guÏ¸£qu’û fÏg oàth¦avADC</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OVR_SLV
</Çme> <desütiÚ>
Ov”run
 fÏg oàth¦avADC</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JEOC_SLV
</Çme> <desütiÚ>End oàšjeùed cÚv”siÚ fÏg oàth¦avADC</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JEOS_SLV
</Çme> <desütiÚ>End oàšjeùed sequ’û fÏg oàth¦avADC</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWD1_SLV
</Çme> <desütiÚ>AÇlog w©chdog 1 fÏg oàth¦avADC</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWD2_SLV
</Çme> <desütiÚ>AÇlog w©chdog 2 fÏg oàth¦avADC</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AWD3_SLV
</Çme> <desütiÚ>AÇlog w©chdog 3 fÏg oàth¦avADC</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
JQOVF_SLV
</Çme> <desütiÚ>Injeùed 
CÚ‹xt
 Queu
Ov”æow
 fÏg oàth¦avADC</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CCR
</Çme> <di¥ÏyName>CCR</di¥ÏyName> <desütiÚ>ADC 
commÚ
 cÚŒÞ </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DUAL</Çme> <desütiÚ>Du® ADC mod£ËùiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
DELAY
</Çme> <desütiÚ>
D–ay
 
b‘w“n
 2 sam¶šg 
pha£s
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>DMACFG</Çme> <desütiÚ>DMA 
	`cÚfigu¿tiÚ
 (
muÉi
-ADC mode)</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MDMA
</Çme> <desütiÚ>
Dœeù
 
memÜy
‡cûs modmuÉ˜ADC mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CKMODE
</Çme> <desütiÚ>ADC clock mode</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
VREFEN
</Çme> <desütiÚ>
VREFINT
ƒÇbË</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CH17SEL
</Çme> <desütiÚ>
CH17
 s–eùiÚ</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CH18SEL
</Çme> <desütiÚ>
CH18
 s–eùiÚ</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PRESC
</Çme> <desütiÚ>ADC 
´esÿËr
</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
CDR
</Çme> <di¥ÏyName>CDR</di¥ÏyName> <desütiÚ>ADC commÚ„eguÏ¸d©¨
du®
‡nd 
ŒË
 
modes
</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RDATA_SLV
</Çme> <desütiÚ>ReguÏ¸d©¨oàth¦avADC</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> </f›ld> <f›ld> <Çme>
RDATA_MST
</Çme> <desütiÚ>ReguÏ¸d©¨oàth
ma¡”
 ADC</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”® d”ivedFrom="ADC12_CommÚ"> <Çme>
ADC345_CommÚ
</Çme> <ba£Add»ss>0x50000700</ba£Add»ss> </³rh”®> <³rh”®> <Çme>
FMAC
</Çme> <desütiÚ>
Fž‹r
 
M©h
 
AcûË¿tÜ
</desütiÚ> <groupName>FMAC</groupName> <ba£Add»ss>0x40021400</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0xC00</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>FMAC</Çme> <desütiÚ>FMAC</desütiÚ> <v®ue>101</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
X1BUFCFG
</Çme> <di¥ÏyName>X1BUFCFG</di¥ÏyName> <desütiÚ>FMAC 
X1
 
Bufãr
 CÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
X1_BASE
</Çme> <desütiÚ>X1_BASE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
X1_BUF_SIZE
</Çme> <desütiÚ>X1_BUF_SIZE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
FULL_WM
</Çme> <desütiÚ>FULL_WM</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
X2BUFCFG
</Çme> <di¥ÏyName>X2BUFCFG</di¥ÏyName> <desütiÚ>FMAC 
X2
 Bufã¸CÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
X2_BASE
</Çme> <desütiÚ>X1_BASE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
X2_BUF_SIZE
</Çme> <desütiÚ>X1_BUF_SIZE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
YBUFCFG
</Çme> <di¥ÏyName>YBUFCFG</di¥ÏyName> <desütiÚ>FMAC 
Y
 Bufã¸CÚfigu¿tiÚ </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
Y_BASE
</Çme> <desütiÚ>X1_BASE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
Y_BUF_SIZE
</Çme> <desütiÚ>X1_BUF_SIZE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
EMPTY_WM
</Çme> <desütiÚ>EMPTY_WM</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
PARAM
</Çme> <di¥ÏyName>PARAM</di¥ÏyName> <desütiÚ>FMAC 
P¬am‘”
 </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
START
</Çme> <desütiÚ>START</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FUNC
</Çme> <desütiÚ>FUNC</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
R
</Çme> <desütiÚ>R</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
Q
</Çme> <desütiÚ>Q</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
P
</Çme> <desütiÚ>P</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>FMAC 
CÚŒÞ
 </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RESET
</Çme> <desütiÚ>RESET</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CLIPEN
</Çme> <desütiÚ>CLIPEN</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMAWEN
</Çme> <desütiÚ>DMAWEN</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMAREN
</Çme> <desütiÚ>DMAREN</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SATIEN
</Çme> <desütiÚ>SATIEN</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UNFLIEN
</Çme> <desütiÚ>UNFLIEN</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OVFLIEN
</Çme> <desütiÚ>OVFLIEN</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WIEN
</Çme> <desütiÚ>WIEN</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RIEN
</Çme> <desütiÚ>RIEN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SR
</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>FMAC 
Stus
 </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
YEMPTY
</Çme> <desütiÚ>YEMPTY</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
X1FULL
</Çme> <desütiÚ>X1FULL</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OVFL
</Çme> <desütiÚ>OVFL</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UNFL
</Çme> <desütiÚ>UNFL</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SAT
</Çme> <desütiÚ>SAT</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
WDATA
</Çme> <di¥ÏyName>WDATA</di¥ÏyName> <desütiÚ>FMAC 
Wr™e
 D©¨</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>WDATA</Çme> <desütiÚ>WDATA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>RDATA</Çme> <di¥ÏyName>RDATA</di¥ÏyName> <desütiÚ>FMAC 
R—d
 D©¨</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>RDATA</Çme> <desütiÚ>RDATA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
CORDIC
</Çme> <desütiÚ>CORDIC 
Co
-
´oûssÜ
</desütiÚ> <groupName>CORDIC</groupName> <ba£Add»ss>0x40020C00</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>
CÜdic
</Çme> <desütiÚ>CÜdic</desütiÚ> <v®ue>100</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>CSR</Çme> <di¥ÏyName>CSR</di¥ÏyName> <desütiÚ>CORDIC CÚŒÞ Stu </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FUNC</Çme> <desütiÚ>FUNC</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
PRECISION
</Çme> <desütiÚ>PRECISION</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
SCALE
</Çme> <desütiÚ>SCALE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
IEN
</Çme> <desütiÚ>IEN</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMAREN</Çme> <desütiÚ>DMAREN</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMAWEN</Çme> <desütiÚ>DMAWEN</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
NRES
</Çme> <desütiÚ>NRES</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
NARGS
</Çme> <desütiÚ>NARGS</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RESSIZE
</Çme> <desütiÚ>RESSIZE</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ARGSIZE
</Çme> <desütiÚ>ARGSIZE</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RRDY
</Çme> <desütiÚ>RRDY</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>WDATA</Çme> <di¥ÏyName>WDATA</di¥ÏyName> <desütiÚ>FMAC Wr™D©¨</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ARG
</Çme> <desütiÚ>ARG</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>RDATA</Çme> <di¥ÏyName>RDATA</di¥ÏyName> <desütiÚ>FMAC R—d D©¨</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>RES</Çme> <desütiÚ>RES</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
SAI
</Çme> <desütiÚ>
S”Ÿl
 
audio
 iÁ”çû</desütiÚ> <groupName>SAI</groupName> <ba£Add»ss>0x40015400</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>SAI</Çme> <desütiÚ>SAI</desütiÚ> <v®ue>76</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
BCR1
</Çme> <di¥ÏyName>BCR1</di¥ÏyName> <desütiÚ>
BCÚfigu¿tiÚ
 1</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000040</»£tV®ue> <f›lds> <f›ld> <Çme>
MCKEN
</Çme> <desütiÚ>MCKEN</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OSR
</Çme> <desütiÚ>OSR</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MCJDIV
</Çme> <desütiÚ>
Ma¡”
 clock 
divid”
</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>6</b™Width> </f›ld> <f›ld> <Çme>
NODIV
</Çme> <desütiÚ>
No
 divid”</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMAEN</Çme> <desütiÚ>DMAƒÇbË</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SAIBEN
</Çme> <desütiÚ>
Audio
 
block
 BƒÇbË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OutDri
</Çme> <desütiÚ>
Ouut
 
drive
</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MONO
</Çme> <desütiÚ>
MÚo
 mode</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SYNCEN
</Çme> <desütiÚ>
SynchrÚiz©iÚ
ƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CKSTR
</Çme> <desütiÚ>
Clock
 
¡robšg
 
edge
</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LSBFIRST
</Çme> <desütiÚ>
L—¡
 
signifiÿÁ
 b™ 
fœ¡
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DS
</Çme> <desütiÚ>D©¨size</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
PRTCFG
</Çme> <desütiÚ>
PrÙocÞ
 cÚfigu¿tiÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
MODE
</Çme> <desütiÚ>AudiØblock mode</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
BCR2
</Çme> <di¥ÏyName>BCR2</di¥ÏyName> <desütiÚ>BCÚfigu¿tiÚ 2</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
COMP
</Çme> <desütiÚ>
Com·ndšg
 mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CPL
</Çme> <desütiÚ>
Com¶em’t
 b™</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MUTECN
</Çme> <desütiÚ>
Mu‹
 
couÁ”
</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>6</b™Width> </f›ld> <f›ld> <Çme>
MUTEVAL
</Çme> <desütiÚ>Mu‹ v®ue</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MUTE
</Çme> <desütiÚ>Mu‹</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TRIS
</Çme> <desütiÚ>
Tri¡©e
 
mªagem’t
 
Ú
 d©¨
lše
</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FFLUS
</Çme> <desütiÚ>
FIFO
 
æush
</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FTH
</Çme> <desütiÚ>FIFOh»shÞd</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>
BFRCR
</Çme> <di¥ÏyName>BFRCR</di¥ÏyName> <desütiÚ>BFRCR</desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000007</»£tV®ue> <f›lds> <f›ld> <Çme>
FSOFF
</Çme> <desütiÚ>
F¿me
 synchrÚiz©iÚ off£t</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSPOL
</Çme> <desütiÚ>F¿msynchrÚiz©iÚ 
pÞ¬™y
</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSDEF
</Çme> <desütiÚ>F¿msynchrÚiz©iÚ 
defš™iÚ
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSALL
</Çme> <desütiÚ>F¿msynchrÚiz©iÚ 
aùive
 
Ëv–
†’gth</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
FRL
</Çme> <desütiÚ>F¿mËngth</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
BSLOTR
</Çme> <di¥ÏyName>BSLOTR</di¥ÏyName> <desütiÚ>
BSlÙ
 </desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SLOTEN
</Çme> <desütiÚ>
SlÙ
ƒÇbË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> </f›ld> <f›ld> <Çme>
NBSLOT
</Çme> <desütiÚ>
Numb”
 oà
¦Ùs
 iÀ
ª
‡udiØ
äame
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
SLOTSZ
</Çme> <desütiÚ>SlÙ size</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
FBOFF
</Çme> <desütiÚ>
Fœ¡
 b™ off£t</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
BIM
</Çme> <di¥ÏyName>BIM</di¥ÏyName> <desütiÚ>
BIÁ”ru±
 
mask
 
»gi¡”2
</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LFSDETIE
</Çme> <desütiÚ>
L©e
 f¿msynchrÚiz©iÚ 
d‘eùiÚ
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AFSDETIE
</Çme> <desütiÚ>
AÁic©ed
 f¿msynchrÚiz©iÚ d‘eùiÚ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CNRDYIE
</Çme> <desütiÚ>
Codec
‚Ù„—dy iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FREQIE
</Çme> <desütiÚ>FIFO 
»que¡
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WCKCFG
</Çme> <desütiÚ>
WrÚg
 clock cÚfigu¿tiÚ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MUTEDET
</Çme> <desütiÚ>Mu‹ d‘eùiÚ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OVRUDRIE
</Çme> <desütiÚ>Ov”run/und”ruÀš‹¼u±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
BSR
</Çme> <di¥ÏyName>BSR</di¥ÏyName> <desütiÚ>
BStus
 </desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
FLVL
</Çme> <desütiÚ>FIFO†ev–h»shÞd</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
LFSDET
</Çme> <desütiÚ>L©äamsynchrÚiz©iÚ d‘eùiÚ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AFSDET
</Çme> <desütiÚ>AÁic©ed f¿msynchrÚiz©iÚ d‘eùiÚ</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CNRDY
</Çme> <desütiÚ>CodeønÙ„—dy</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FREQ
</Çme> <desütiÚ>FIFO„eque¡</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WCKCFG</Çme> <desütiÚ>WrÚg clock cÚfigu¿tiÚ fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MUTEDET</Çme> <desütiÚ>Mu‹ d‘eùiÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OVRUDR
</Çme> <desütiÚ>Ov”ruÀ/ und”run</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
BCLRFR
</Çme> <di¥ÏyName>BCLRFR</di¥ÏyName> <desütiÚ>
BCË¬
 fÏg </desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>wr™e-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>LFSDET</Çme> <desütiÚ>
CË¬
 
Ï‹
 f¿msynchrÚiz©iÚ d‘eùiÚ fÏg</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CAFSDET
</Çme> <desütiÚ>CË¬ 
ªtic©ed
 f¿msynchrÚiz©iÚ d‘eùiÚ fÏg</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CNRDY</Çme> <desütiÚ>CË¬ 
codec
‚Ù„—dy fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WCKCFG</Çme> <desütiÚ>CË¬ 
wrÚg
 clock cÚfigu¿tiÚ fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MUTEDET</Çme> <desütiÚ>Mu‹ d‘eùiÚ fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OVRUDR</Çme> <desütiÚ>CË¬ 
ov”run
 / und”run</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
BDR
</Çme> <di¥ÏyName>BDR</di¥ÏyName> <desütiÚ>
BD©a
 </desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DATA
</Çme> <desütiÚ>D©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ACR1
</Çme> <di¥ÏyName>ACR1</di¥ÏyName> <desütiÚ>
ACÚfigu¿tiÚ
 1</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000040</»£tV®ue> <f›lds> <f›ld> <Çme>MCKEN</Çme> <desütiÚ>MCKEN</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OSR</Çme> <desütiÚ>OSR</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MCJDIV</Çme> <desütiÚ>Ma¡” clock divid”</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>6</b™Width> </f›ld> <f›ld> <Çme>NODIV</Çme> <desütiÚ>NØdivid”</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DMAEN</Çme> <desütiÚ>DMAƒÇbË</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SAIAEN
</Çme> <desütiÚ>AudiØblock 
A
ƒÇbË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OutDri</Çme> <desütiÚ>Ouuˆdrive</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MONO</Çme> <desütiÚ>MÚØmode</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SYNCEN</Çme> <desütiÚ>SynchrÚiz©iÚƒÇbË</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CKSTR</Çme> <desütiÚ>Clock sŒobšgƒdge</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>LSBFIRST</Çme> <desütiÚ>L—¡ signifiÿÁ b™ fœ¡</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DS</Çme> <desütiÚ>D©¨size</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>PRTCFG</Çme> <desütiÚ>PrÙocÞ cÚfigu¿tiÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>MODE</Çme> <desütiÚ>AudiØblock mode</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
ACR2
</Çme> <di¥ÏyName>ACR2</di¥ÏyName> <desütiÚ>ACÚfigu¿tiÚ 2</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>COMP</Çme> <desütiÚ>Com·ndšg mode</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>CPL</Çme> <desütiÚ>Com¶em’ˆb™</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MUTECN</Çme> <desütiÚ>Mu‹ couÁ”</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>6</b™Width> </f›ld> <f›ld> <Çme>MUTEVAL</Çme> <desütiÚ>Mu‹ v®ue</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MUTE</Çme> <desütiÚ>Mu‹</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TRIS</Çme> <desütiÚ>Tri¡©mªagem’ˆÚ d©¨lše</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FFLUS</Çme> <desütiÚ>FIFO flush</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FTH</Çme> <desütiÚ>FIFOh»shÞd</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>
AFRCR
</Çme> <di¥ÏyName>AFRCR</di¥ÏyName> <desütiÚ>AFRCR</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000007</»£tV®ue> <f›lds> <f›ld> <Çme>FSOFF</Çme> <desütiÚ>F¿msynchrÚiz©iÚ off£t</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FSPOL</Çme> <desütiÚ>F¿msynchrÚiz©iÚ…Þ¬™y</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FSDEF</Çme> <desütiÚ>F¿msynchrÚiz©iÚ defš™iÚ</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FSALL</Çme> <desütiÚ>F¿msynchrÚiz©iÚ‡ùivËv–†’gth</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>FRL</Çme> <desütiÚ>F¿mËngth</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
ASLOTR
</Çme> <di¥ÏyName>ASLOTR</di¥ÏyName> <desütiÚ>
ASlÙ
 </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SLOTEN</Çme> <desütiÚ>SlÙƒÇbË</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> </f›ld> <f›ld> <Çme>NBSLOT</Çme> <desütiÚ>Numb” oà¦Ù š‡ÀaudiØäame</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>SLOTSZ</Çme> <desütiÚ>SlÙ size</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>FBOFF</Çme> <desütiÚ>Fœ¡ b™ off£t</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
AIM
</Çme> <di¥ÏyName>AIM</di¥ÏyName> <desütiÚ>
AIÁ”ru±
 mask„egi¡”2</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>LFSDET</Çme> <desütiÚ>L©äamsynchrÚiz©iÚ d‘eùiÚ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>AFSDETIE</Çme> <desütiÚ>AÁic©ed f¿msynchrÚiz©iÚ d‘eùiÚ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CNRDYIE</Çme> <desütiÚ>CodeønÙ„—dy iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FREQIE</Çme> <desütiÚ>FIFO„eque¡ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WCKCFG</Çme> <desütiÚ>WrÚg clock cÚfigu¿tiÚ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MUTEDET</Çme> <desütiÚ>Mu‹ d‘eùiÚ iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OVRUDRIE</Çme> <desütiÚ>Ov”run/und”ruÀš‹¼u±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
ASR
</Çme> <di¥ÏyName>ASR</di¥ÏyName> <desütiÚ>
AStus
 </desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>FLVL</Çme> <desütiÚ>FIFO†ev–h»shÞd</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>LFSDET</Çme> <desütiÚ>L©äamsynchrÚiz©iÚ d‘eùiÚ</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>AFSDET</Çme> <desütiÚ>AÁic©ed f¿msynchrÚiz©iÚ d‘eùiÚ</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CNRDY</Çme> <desütiÚ>CodeønÙ„—dy</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>FREQ</Çme> <desütiÚ>FIFO„eque¡</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WCKCFG</Çme> <desütiÚ>WrÚg clock cÚfigu¿tiÚ fÏg. Thi b™ i »ad oÆy</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MUTEDET</Çme> <desütiÚ>Mu‹ d‘eùiÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OVRUDR</Çme> <desütiÚ>Ov”ruÀ/ und”run</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
ACLRFR
</Çme> <di¥ÏyName>ACLRFR</di¥ÏyName> <desütiÚ>
ACË¬
 fÏg </desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>LFSDET</Çme> <desütiÚ>CË¬†©äamsynchrÚiz©iÚ d‘eùiÚ fÏg</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CAFSDET</Çme> <desütiÚ>CË¬‡Áic©ed f¿msynchrÚiz©iÚ d‘eùiÚ fÏg</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CNRDY</Çme> <desütiÚ>CË¬ codeønÙ„—dy fÏg</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WCKCFG</Çme> <desütiÚ>CË¬ wrÚg clock cÚfigu¿tiÚ fÏg</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>MUTEDET</Çme> <desütiÚ>Mu‹ d‘eùiÚ fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>OVRUDR</Çme> <desütiÚ>CË¬ ov”ruÀ/ und”run</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
ADR
</Çme> <di¥ÏyName>ADR</di¥ÏyName> <desütiÚ>
AD©a
 </desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>DATA</Çme> <desütiÚ>D©a</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
PDMCR
</Çme> <di¥ÏyName>PDMCR</di¥ÏyName> <desütiÚ>
PDM
 cÚŒÞ </desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PDMEN
</Çme> <desütiÚ>PDMEN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MICNBR
</Çme> <desütiÚ>MICNBR</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
CKEN1
</Çme> <desütiÚ>CKEN1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CKEN2
</Çme> <desütiÚ>CKEN2</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CKEN3
</Çme> <desütiÚ>CKEN3</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CKEN4
</Çme> <desütiÚ>CKEN4</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
PDMDLY
</Çme> <di¥ÏyName>PDMDLY</di¥ÏyName> <desütiÚ>PDM 
d–ay
 </desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DLYM1L
</Çme> <desütiÚ>DLYM1L</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
DLYM1R
</Çme> <desütiÚ>DLYM1R</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
DLYM2L
</Çme> <desütiÚ>DLYM2L</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
DLYM2R
</Çme> <desütiÚ>DLYM2R</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
DLYM3L
</Çme> <desütiÚ>DLYM3L</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
DLYM3R
</Çme> <desütiÚ>DLYM3R</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
DLYM4L
</Çme> <desütiÚ>DLYM4L</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
DLYM4R
</Çme> <desütiÚ>DLYM4R</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
TAMP
</Çme> <desütiÚ>
Tam³r
‡nd 
backup
„egi¡”s</desütiÚ> <groupName>TAMP</groupName> <ba£Add»ss>0x40002400</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
CR1
</Çme> <di¥ÏyName>CR1</di¥ÏyName> <desütiÚ>cÚŒÞ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0xFFFF0000</»£tV®ue> <f›lds> <f›ld> <Çme>
TAMP1E
</Çme> <desütiÚ>TAMP1E</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP2E
</Çme> <desütiÚ>TAMP2E</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP3E
</Çme> <desütiÚ>TAMP2E</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP3E
</Çme> <desütiÚ>ITAMP3E</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP4E
</Çme> <desütiÚ>ITAMP4E</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP5E
</Çme> <desütiÚ>ITAMP5E</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP6E
</Çme> <desütiÚ>ITAMP6E</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CR2
</Çme> <di¥ÏyName>CR2</di¥ÏyName> <desütiÚ>cÚŒÞ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TAMP1NOER
</Çme> <desütiÚ>TAMP1NOER</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP2NOER
</Çme> <desütiÚ>TAMP2NOER</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP3NOER
</Çme> <desütiÚ>TAMP3NOER</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP1MSK
</Çme> <desütiÚ>TAMP1MSK</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP2MSK
</Çme> <desütiÚ>TAMP2MSK</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP3MSK
</Çme> <desütiÚ>TAMP3MSK</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP1TRG
</Çme> <desütiÚ>TAMP1TRG</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP2TRG
</Çme> <desütiÚ>TAMP2TRG</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP3TRG
</Çme> <desütiÚ>TAMP3TRG</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
FLTCR
</Çme> <di¥ÏyName>FLTCR</di¥ÏyName> <desütiÚ>TAMP 
fž‹r
 cÚŒÞ </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TAMPFREQ
</Çme> <desütiÚ>TAMPFREQ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
TAMPFLT
</Çme> <desütiÚ>TAMPFLT</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
TAMPPRCH
</Çme> <desütiÚ>TAMPPRCH</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
TAMPPUDIS
</Çme> <desütiÚ>TAMPPUDIS</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>IER</Çme> <di¥ÏyName>IER</di¥ÏyName> <desütiÚ>TAMP iÁ”ru±ƒÇbË </desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TAMP1IE
</Çme> <desütiÚ>TAMP1IE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP2IE
</Çme> <desütiÚ>TAMP2IE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP3IE
</Çme> <desütiÚ>TAMP3IE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP3IE
</Çme> <desütiÚ>ITAMP3IE</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP4IE
</Çme> <desütiÚ>ITAMP4IE</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP5IE
</Çme> <desütiÚ>ITAMP5IE</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP6IE
</Çme> <desütiÚ>ITAMP6IE</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>SR</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>TAMP stu </desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TAMP1F
</Çme> <desütiÚ>TAMP1F</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP2F
</Çme> <desütiÚ>TAMP2F</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP3F
</Çme> <desütiÚ>TAMP3F</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP3F
</Çme> <desütiÚ>ITAMP3F</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP4F
</Çme> <desütiÚ>ITAMP4F</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP5F
</Çme> <desütiÚ>ITAMP5F</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP6F
</Çme> <desütiÚ>ITAMP6F</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
MISR
</Çme> <di¥ÏyName>MISR</di¥ÏyName> <desütiÚ>TAMP 
masked
 iÁ”ru± stu </desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TAMP1MF
</Çme> <desütiÚ>TAMP1MF:</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP2MF
</Çme> <desütiÚ>TAMP2MF</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TAMP3MF
</Çme> <desütiÚ>TAMP3MF</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP3MF
</Çme> <desütiÚ>ITAMP3MF</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP4MF
</Çme> <desütiÚ>ITAMP4MF</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP5MF
</Çme> <desütiÚ>ITAMP5MF</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ITAMP6MF
</Çme> <desütiÚ>ITAMP6MF</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SCR
</Çme> <di¥ÏyName>SCR</di¥ÏyName> <desütiÚ>TAMP stu 
þ—r
 </desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CTAMP1F
</Çme> <desütiÚ>CTAMP1F</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTAMP2F
</Çme> <desütiÚ>CTAMP2F</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTAMP3F
</Çme> <desütiÚ>CTAMP3F</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CITAMP3F
</Çme> <desütiÚ>CITAMP3F</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CITAMP4F
</Çme> <desütiÚ>CITAMP4F</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CITAMP5F
</Çme> <desütiÚ>CITAMP5F</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CITAMP6F
</Çme> <desütiÚ>CITAMP6F</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP0R
</Çme> <di¥ÏyName>BKP0R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x100</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
BKP
</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP1R
</Çme> <di¥ÏyName>BKP1R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x104</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP2R
</Çme> <di¥ÏyName>BKP2R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x108</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP3R
</Çme> <di¥ÏyName>BKP3R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x10C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP4R
</Çme> <di¥ÏyName>BKP4R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x110</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP5R
</Çme> <di¥ÏyName>BKP5R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x114</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP6R
</Çme> <di¥ÏyName>BKP6R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x118</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP7R
</Çme> <di¥ÏyName>BKP7R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x11C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP8R
</Çme> <di¥ÏyName>BKP8R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x120</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP9R
</Çme> <di¥ÏyName>BKP9R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x124</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP10R
</Çme> <di¥ÏyName>BKP10R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x128</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP11R
</Çme> <di¥ÏyName>BKP11R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x12C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP12R
</Çme> <di¥ÏyName>BKP12R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x130</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP13R
</Çme> <di¥ÏyName>BKP13R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x134</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP14R
</Çme> <di¥ÏyName>BKP14R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x138</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP15R
</Çme> <di¥ÏyName>BKP15R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x13C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP16R
</Çme> <di¥ÏyName>BKP16R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x140</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP17R
</Çme> <di¥ÏyName>BKP17R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x144</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP18R
</Çme> <di¥ÏyName>BKP18R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x148</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP19R
</Çme> <di¥ÏyName>BKP19R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x14C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP20R
</Çme> <di¥ÏyName>BKP20R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x150</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP21R
</Çme> <di¥ÏyName>BKP21R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x154</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP22R
</Çme> <di¥ÏyName>BKP22R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x158</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP23R
</Çme> <di¥ÏyName>BKP23R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x15C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP24R
</Çme> <di¥ÏyName>BKP24R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x160</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP25R
</Çme> <di¥ÏyName>BKP25R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x164</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP26R
</Çme> <di¥ÏyName>BKP26R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x168</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP27R
</Çme> <di¥ÏyName>BKP27R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x16C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP28R
</Çme> <di¥ÏyName>BKP28R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x170</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP29R
</Çme> <di¥ÏyName>BKP29R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x174</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP30R
</Çme> <di¥ÏyName>BKP30R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x178</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
BKP31R
</Çme> <di¥ÏyName>BKP31R</di¥ÏyName> <desütiÚ>TAMP backu°</desütiÚ> <add»ssOff£t>0x17C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BKP</Çme> <desütiÚ>BKP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
FPU
</Çme> <desütiÚ>
FlÙšg
 
pošt
 
un™
</desütiÚ> <groupName>FPU</groupName> <ba£Add»ss>0xE000EF34</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0xD</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>FPU</Çme> <desütiÚ>
Flßtšg
…ošˆun™ iÁ”ru±</desütiÚ> <v®ue>81</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
FPCCR
</Çme> <di¥ÏyName>FPCCR</di¥ÏyName> <desütiÚ>Flßtšg-pošˆ
cÚ‹xt
 cÚŒÞ </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LSPACT
</Çme> <desütiÚ>LSPACT</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USER
</Çme> <desütiÚ>USER</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
THREAD
</Çme> <desütiÚ>THREAD</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HFRDY
</Çme> <desütiÚ>HFRDY</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MMRDY
</Çme> <desütiÚ>MMRDY</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BFRDY
</Çme> <desütiÚ>BFRDY</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MONRDY
</Çme> <desütiÚ>MONRDY</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LSPEN
</Çme> <desütiÚ>LSPEN</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ASPEN
</Çme> <desütiÚ>ASPEN</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
FPCAR
</Çme> <di¥ÏyName>FPCAR</di¥ÏyName> <desütiÚ>Flßtšg-pošˆcÚ‹xˆ
add»ss
 </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ADDRESS
</Çme> <desütiÚ>
LoÿtiÚ
 oà
uÅÝuÏ‹d
 
æßtšg
-pošt</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>29</b™Width> </f›ld> </f›lds> </> <> <Çme>
FPSCR
</Çme> <di¥ÏyName>FPSCR</di¥ÏyName> <desütiÚ>Flßtšg-pošˆ¡©u cÚŒÞ </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
IOC
</Çme> <desütiÚ>
Inv®id
 o³¿tiÚ 
cumuÏtive
 
exû±iÚ
 b™</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DZC
</Çme> <desütiÚ>
DivisiÚ
 by 
z”o
 cumuÏtivexû±iÚ b™.</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
OFC
</Çme> <desütiÚ>Ov”æow cumuÏtivexû±iÚ b™</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UFC
</Çme> <desütiÚ>
Und”æow
 cumuÏtivexû±iÚ b™</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IXC
</Çme> <desütiÚ>
IÃxaù
 cumuÏtivexû±iÚ b™</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IDC
</Çme> <desütiÚ>
IÅut
 
d’Üm®
 cumuÏtivexû±iÚ b™.</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RMode
</Çme> <desütiÚ>
Roundšg
 ModcÚŒÞ f›ld</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
FZ
</Çme> <desütiÚ>
Flush
-to-z”ØmodcÚŒÞ b™:</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DN
</Çme> <desütiÚ>
DeçuÉ
 
NaN
 modcÚŒÞ b™</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
AHP
</Çme> <desütiÚ>
AÉ”Çtive
 
h®f
-
´ecisiÚ
 cÚŒÞ b™</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
V
</Çme> <desütiÚ>Ov”æow 
cÚd™iÚ
 
code
 fÏg</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
C
</Çme> <desütiÚ>
C¬ry
 cÚd™iÚ codæag</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
Z
</Çme> <desütiÚ>
Z”o
 cÚd™iÚ codæag</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
N
</Çme> <desütiÚ>
Neg©ive
 cÚd™iÚ codæag</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
MPU
</Çme> <desütiÚ>
MemÜy
 
´ÙeùiÚ
 un™</desütiÚ> <groupName>MPU</groupName> <ba£Add»ss>0xE000E084</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x15</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
TYPER
</Çme> <di¥ÏyName>TYPER</di¥ÏyName> <desütiÚ>MPU 
ty³
 </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0X00000800</»£tV®ue> <f›lds> <f›ld> <Çme>
SEPARATE
</Çme> <desütiÚ>
S•¬©e
 fÏg</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DREGION
</Çme> <desütiÚ>Numb” oàMPU d©¨
»giÚs
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
IREGION
</Çme> <desütiÚ>Numb” oàMPU 
š¡ruùiÚ
„egiÚs</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
CTRL
</Çme> <di¥ÏyName>CTRL</di¥ÏyName> <desütiÚ>MPU cÚŒÞ </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0X00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ENABLE
</Çme> <desütiÚ>
EÇbËs
hMPU</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HFNMIENA
</Çme> <desütiÚ>EÇbË thÝ”©iÚ oàMPU duršg 
h¬d
 
çuÉ
</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PRIVDEFENA
</Çme> <desütiÚ>EÇbË 
´ivžiged
 soáw¬acûs tØ memÜy 
m­
</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
RNR
</Çme> <di¥ÏyName>RNR</di¥ÏyName> <desütiÚ>MPU 
»giÚ
 
numb”
 </desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0X00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
REGION
</Çme> <desütiÚ>MPU„egiÚ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
RBAR
</Çme> <di¥ÏyName>RBAR</di¥ÏyName> <desütiÚ>MPU„egiÚ 
ba£
‡dd»s </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0X00000000</»£tV®ue> <f›lds> <f›ld> <Çme>REGION</Çme> <desütiÚ>MPU„egiÚ f›ld</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
VALID
</Çme> <desütiÚ>MPU„egiÚ‚umb” v®id</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ADDR
</Çme> <desütiÚ>
RegiÚ
 ba£‡dd»s f›ld</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>27</b™Width> </f›ld> </f›lds> </> <> <Çme>
RASR
</Çme> <di¥ÏyName>RASR</di¥ÏyName> <desütiÚ>MPU„egiÚ 
©Œibu‹
‡nd siz</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0X00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ENABLE</Çme> <desütiÚ>RegiÚƒÇbË b™.</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SIZE
</Çme> <desütiÚ>
Size
 oàthMPU…rÙeùiÚ„egiÚ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
SRD
</Çme> <desütiÚ>
Sub»giÚ
 di§bË b™s</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>B</Çme> <desütiÚ>memÜy‡‰ribu‹</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>C</Çme> <desütiÚ>memÜy‡‰ribu‹</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
S
</Çme> <desütiÚ>
Sh¬—bË
 memÜy‡‰ribu‹</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEX
</Çme> <desütiÚ>memÜy‡‰ribu‹</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
AP
</Çme> <desütiÚ>
Acûss
 
³rmissiÚ
</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
XN
</Çme> <desütiÚ>
In¡ruùiÚ
‡cûs di§bË b™</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
STK
</Çme> <desütiÚ>
SysTick
 
tim”
</desütiÚ> <groupName>STK</groupName> <ba£Add»ss>0xE000E010</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x11</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>CTRL</Çme> <di¥ÏyName>CTRL</di¥ÏyName> <desütiÚ>SysTick cÚŒÞ‡nd stu </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0X00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ENABLE</Çme> <desütiÚ>
CouÁ”
ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TICKINT
</Çme> <desütiÚ>SysTickƒxû±iÚ„eque¡ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CLKSOURCE
</Çme> <desütiÚ>Clock 
sourû
 s–eùiÚ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
COUNTFLAG
</Çme> <desütiÚ>COUNTFLAG</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
LOAD
</Çme> <di¥ÏyName>LOAD</di¥ÏyName> <desütiÚ>SysTick 
»lßd
 v®u</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0X00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RELOAD
</Çme> <desütiÚ>RELOAD v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>24</b™Width> </f›ld> </f›lds> </> <> <Çme>
VAL
</Çme> <di¥ÏyName>VAL</di¥ÏyName> <desütiÚ>SysTick 
cu¼’t
 v®u</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0X00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CURRENT
</Çme> <desütiÚ>
Cu¼’t
 couÁ” v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>24</b™Width> </f›ld> </f›lds> </> <> <Çme>
CALIB
</Çme> <di¥ÏyName>CALIB</di¥ÏyName> <desütiÚ>SysTick c®ib¿tiÚ v®u</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0X00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TENMS
</Çme> <desütiÚ>C®ib¿tiÚ v®ue</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>24</b™Width> </f›ld> <f›ld> <Çme>
SKEW
</Çme> <desütiÚ>SKEW fÏg: 
Indiÿ‹s
 
wh‘h”
hTENMS v®ui 
exaù
</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
NOREF
</Çme> <desütiÚ>NOREF fÏg. 
R—ds
 
as
 z”o</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
SCB
</Çme> <desütiÚ>
Sy¡em
 cÚŒÞ block</desütiÚ> <groupName>SCB</groupName> <ba£Add»ss>0xE000E040</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x41</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
CPUID
</Çme> <di¥ÏyName>CPUID</di¥ÏyName> <desütiÚ>CPUID ba£ </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x410FC241</»£tV®ue> <f›lds> <f›ld> <Çme>
RevisiÚ
</Çme> <desütiÚ>RevisiÚ‚umb”</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
P¬tNo
</Çme> <desütiÚ>
P¬t
‚umb” oàth´oûssÜ</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>12</b™Width> </f›ld> <f›ld> <Çme>
CÚ¡ªt
</Çme> <desütiÚ>R—d a 0xF</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
V¬ŸÁ
</Çme> <desütiÚ>V¬ŸÁ‚umb”</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
Im¶em’‹r
</Çme> <desütiÚ>Im¶em’‹¸code</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICSR
</Çme> <di¥ÏyName>ICSR</di¥ÏyName> <desütiÚ>
IÁ”ru±
 cÚŒÞ‡nd 
¡©e
 </desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
VECTACTIVE
</Çme> <desütiÚ>
Aùive
 
veùÜ
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>9</b™Width> </f›ld> <f›ld> <Çme>
RETTOBASE
</Çme> <desütiÚ>
R‘uº
Øba£†ev–</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
VECTPENDING
</Çme> <desütiÚ>
P’dšg
 veùÜ</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
ISRPENDING
</Çme> <desütiÚ>IÁ”ru± 
³ndšg
 fÏg</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PENDSTCLR
</Çme> <desütiÚ>SysTickƒxû±iÚ cË¬-³ndšg b™</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PENDSTSET
</Çme> <desütiÚ>SysTickƒxû±iÚ s‘-³ndšg b™</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PENDSVCLR
</Çme> <desütiÚ>
P’dSV
 cË¬-³ndšg b™</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PENDSVSET
</Çme> <desütiÚ>P’dSV s‘-³ndšg b™</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
NMIPENDSET
</Çme> <desütiÚ>
NMI
 s‘-³ndšg b™.</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
VTOR
</Çme> <di¥ÏyName>VTOR</di¥ÏyName> <desütiÚ>
VeùÜ
 
bË
 off£ˆ</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TBLOFF
</Çme> <desütiÚ>VeùÜabË ba£ off£ˆf›ld</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>21</b™Width> </f›ld> </f›lds> </> <> <Çme>
AIRCR
</Çme> <di¥ÏyName>AIRCR</di¥ÏyName> <desütiÚ>
AµliÿtiÚ
 iÁ”ru±‡nd„e£ˆcÚŒÞ </desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
VECTRESET
</Çme> <desütiÚ>VECTRESET</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
VECTCLRACTIVE
</Çme> <desütiÚ>VECTCLRACTIVE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SYSRESETREQ
</Çme> <desütiÚ>SYSRESETREQ</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PRIGROUP
</Çme> <desütiÚ>PRIGROUP</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
ENDIANESS
</Çme> <desütiÚ>ENDIANESS</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
VECTKEYSTAT
</Çme> <desütiÚ>Regi¡” 
key
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>SCR</Çme> <di¥ÏyName>SCR</di¥ÏyName> <desütiÚ>Sy¡em cÚŒÞ </desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SLEEPONEXIT
</Çme> <desütiÚ>SLEEPONEXIT</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SLEEPDEEP
</Çme> <desütiÚ>SLEEPDEEP</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SEVEONPEND
</Çme> <desütiÚ>
S’d
 
Ev’t
 oÀP’dšg b™</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CCR</Çme> <di¥ÏyName>CCR</di¥ÏyName> <desütiÚ>CÚfigu¿tiÚ‡nd cÚŒÞ </desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
NONBASETHRDENA
</Çme> <desütiÚ>
CÚfigu»s
 
how
h´oûssÜ 
’‹rs
 
Th»ad
 mode</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USERSETMPEND
</Çme> <desütiÚ>USERSETMPEND</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UNALIGN__TRP
</Çme> <desütiÚ>
UNALIGN_
 
TRP
</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DIV_0_TRP
</Çme> <desütiÚ>DIV_0_TRP</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BFHFNMIGN
</Çme> <desütiÚ>BFHFNMIGN</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
STKALIGN
</Çme> <desütiÚ>STKALIGN</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SHPR1
</Çme> <di¥ÏyName>SHPR1</di¥ÏyName> <desütiÚ>Sy¡em 
hªdËr
 
´iÜ™y
„egi¡”s</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PRI_4
</Çme> <desütiÚ>
PriÜ™y
 oà
sy¡em
 hªdË¸4</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
PRI_5
</Çme> <desütiÚ>PriÜ™y oàsy¡em hªdË¸5</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
PRI_6
</Çme> <desütiÚ>PriÜ™y oàsy¡em hªdË¸6</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
SHPR2
</Çme> <di¥ÏyName>SHPR2</di¥ÏyName> <desütiÚ>Sy¡em hªdË¸´iÜ™y„egi¡”s</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PRI_11
</Çme> <desütiÚ>PriÜ™y oàsy¡em hªdË¸11</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
SHPR3
</Çme> <di¥ÏyName>SHPR3</di¥ÏyName> <desütiÚ>Sy¡em hªdË¸´iÜ™y„egi¡”s</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PRI_14
</Çme> <desütiÚ>PriÜ™y oàsy¡em hªdË¸14</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
PRI_15
</Çme> <desütiÚ>PriÜ™y oàsy¡em hªdË¸15</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
SHCRS
</Çme> <di¥ÏyName>SHCRS</di¥ÏyName> <desütiÚ>Sy¡em hªdË¸cÚŒÞ‡nd s‹ </desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
MEMFAULTACT
</Çme> <desütiÚ>MemÜy mªagem’ˆçuÉƒxû±iÚ‡ùivb™</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BUSFAULTACT
</Çme> <desütiÚ>
Bus
 fauÉƒxû±iÚ‡ùivb™</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USGFAULTACT
</Çme> <desütiÚ>
U§ge
 fauÉƒxû±iÚ‡ùivb™</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SVCALLACT
</Çme> <desütiÚ>
SVC
 
ÿÎ
‡ùivb™</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MONITORACT
</Çme> <desütiÚ>
Debug
 
mÚ™Ü
‡ùivb™</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PENDSVACT
</Çme> <desütiÚ>P’dSVƒxû±iÚ‡ùivb™</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SYSTICKACT
</Çme> <desütiÚ>SysTickƒxû±iÚ‡ùivb™</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USGFAULTPENDED
</Çme> <desütiÚ>U§gçuÉƒxû±iÚ…’dšg b™</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MEMFAULTPENDED
</Çme> <desütiÚ>MemÜy mªagem’ˆçuÉƒxû±iÚ…’dšg b™</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BUSFAULTPENDED
</Çme> <desütiÚ>Bu çuÉƒxû±iÚ…’dšg b™</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SVCALLPENDED
</Çme> <desütiÚ>SVC c®È³ndšg b™</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MEMFAULTENA
</Çme> <desütiÚ>MemÜy mªagem’ˆçuÉƒÇbË b™</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BUSFAULTENA
</Çme> <desütiÚ>Bu çuÉƒÇbË b™</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
USGFAULTENA
</Çme> <desütiÚ>U§gçuÉƒÇbË b™</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CFSR_UFSR_BFSR_MMFSR
</Çme> <di¥ÏyName>CFSR_UFSR_BFSR_MMFSR</di¥ÏyName> <desütiÚ>
CÚfigu¿bË
 fauÉ stu </desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
IACCVIOL
</Çme> <desütiÚ>In¡ruùiÚ‡cûs 
viÞ©iÚ
 fÏg</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MUNSTKERR
</Çme> <desütiÚ>MemÜy 
mªag”
 fauÉ oÀ
un¡ackšg
 
a
  
äom
ƒxû±iÚ</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MSTKERR
</Çme> <desütiÚ>MemÜy mªag” fauÉ oÀ
¡ackšg
 exû±iÚ 
’Œy
.</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MLSPERR
</Çme> <desütiÚ>MLSPERR</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MMARVALID
</Çme> <desütiÚ>MemÜy 
Mªagem’t
 
FauÉ
 
Add»ss
 
	$Regi¡”
 (
MMAR
è
v®id
 
æag
</
desütiÚ
> <
b™Off£t
>7</b™Off£t> <
b™Width
>1</b™Width> </
f›ld
> <f›ld> <
Çme
>
IBUSERR
</Çme> <desütiÚ>
In¡ruùiÚ
 
bus
 
”rÜ
</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PRECISERR
</Çme> <desütiÚ>
P»ci£
 
d©a
 bu ”rÜ</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
IMPRECISERR
</Çme> <desütiÚ>
Im´eci£
 d©¨bu ”rÜ</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UNSTKERR
</Çme> <desütiÚ>
Bus
 
çuÉ
 
Ú
 
un¡ackšg
 
a
  
äom
 
exû±iÚ
</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
STKERR
</Çme> <desütiÚ>Bu çuÉ oÀ
¡ackšg
 exû±iÚ 
’Œy
</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LSPERR
</Çme> <desütiÚ>Bu çuÉ oÀ
æßtšg
-
pošt
 
Ïzy
 
¡©e
 
´e£rv©iÚ
</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BFARVALID
</Çme> <desütiÚ>Bu 
FauÉ
 
Add»ss
 
	$Regi¡”
 (
BFAR
è
v®id
 
æag
</
desütiÚ
> <
b™Off£t
>15</b™Off£t> <
b™Width
>1</b™Width> </
f›ld
> <f›ld> <
Çme
>
UNDEFINSTR
</Çme> <desütiÚ>
Undefšed
 
š¡ruùiÚ
 
u§ge
 
çuÉ
</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
INVSTATE
</Çme> <desütiÚ>
Inv®id
 
¡©e
 u§gçuÉ</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
INVPC
</Çme> <desütiÚ>Inv®id 
PC
 
lßd
 u§gçuÉ</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
NOCP
</Çme> <desütiÚ>
No
 
cÝroûssÜ
 u§gçuÉ.</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UNALIGNED
</Çme> <desütiÚ>
UÇligÃd
 
acûss
 u§gçuÉ</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DIVBYZERO
</Çme> <desütiÚ>
Divide
 
by
 
z”o
 u§gçuÉ</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> </
f›lds
> </> <> <Çme>
HFSR
</Çme> <
di¥ÏyName
>HFSR</di¥ÏyName> <desütiÚ>
H¬d
 fauÉ 
¡©us
 </desütiÚ> <
add»ssOff£t
>0x2C</add»ssOff£t> <
size
>0x20</size> <acûss>
»ad
-
wr™e
</acûss> <
»£tV®ue
>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
VECTTBL
</Çme> <desütiÚ>
VeùÜ
 
bË
 
h¬d
 fauÉ</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FORCED
</Çme> <desütiÚ>
FÜûd
 h¬d fauÉ</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DEBUG_VT
</Çme> <desütiÚ>
Re£rved
 
Debug
 
u£
</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
MMFAR
</Çme> <di¥ÏyName>MMFAR</di¥ÏyName> <desütiÚ>
MemÜy
 
mªagem’t
 fauÉ 
add»ss
 </desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>MMFAR</Çme> <desütiÚ>MemÜy mªagem’ˆçuÉ‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>BFAR</Çme> <di¥ÏyName>BFAR</di¥ÏyName> <desütiÚ>
Bus
 fauÉ‡dd»s </desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BFAR</Çme> <desütiÚ>Bu çuÉ‡dd»ss</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
AFSR
</Çme> <di¥ÏyName>AFSR</di¥ÏyName> <desütiÚ>
AuxžŸry
 fauÉ stu </desütiÚ> <add»ssOff£t>0x3C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
IMPDEF
</Çme> <desütiÚ>
Im¶em’tiÚ
 
defšed
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> </
»gi¡”s
> </
³rh”®
> <³rh”®> <Çme>
NVIC
</Çme> <desütiÚ>
Ne¡ed
 
VeùÜed
 
IÁ”ru±
 
CÚŒÞËr
</desütiÚ> <
groupName
>NVIC</groupName> <
ba£Add»ss
>0xE000E100</ba£Add»ss> <
add»ssBlock
> <
off£t
>0x0</off£t> <size>0xE04</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
ISER0
</Çme> <di¥ÏyName>ISER0</di¥ÏyName> <desütiÚ>IÁ”ru± 
S‘
-
EÇbË
 
Regi¡”
</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SETENA
</Çme> <desütiÚ>SETENA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ISER1
</Çme> <di¥ÏyName>ISER1</di¥ÏyName> <desütiÚ>IÁ”ru± S‘-EÇbË Regi¡”</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SETENA</Çme> <desütiÚ>SETENA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ISER2
</Çme> <di¥ÏyName>ISER2</di¥ÏyName> <desütiÚ>IÁ”ru± S‘-EÇbË Regi¡”</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SETENA</Çme> <desütiÚ>SETENA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ISER3
</Çme> <di¥ÏyName>ISER3</di¥ÏyName> <desütiÚ>IÁ”ru± S‘-EÇbË Regi¡”</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SETENA</Çme> <desütiÚ>SETENA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICER0
</Çme> <di¥ÏyName>ICER0</di¥ÏyName> <desütiÚ>IÁ”ru± 
CË¬
-EÇbË Regi¡”</desütiÚ> <add»ssOff£t>0x80</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CLRENA
</Çme> <desütiÚ>CLRENA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICER1
</Çme> <di¥ÏyName>ICER1</di¥ÏyName> <desütiÚ>IÁ”ru± CË¬-EÇbË Regi¡”</desütiÚ> <add»ssOff£t>0x84</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CLRENA</Çme> <desütiÚ>CLRENA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICER2
</Çme> <di¥ÏyName>ICER2</di¥ÏyName> <desütiÚ>IÁ”ru± CË¬-EÇbË Regi¡”</desütiÚ> <add»ssOff£t>0x88</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CLRENA</Çme> <desütiÚ>CLRENA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICER3
</Çme> <di¥ÏyName>ICER3</di¥ÏyName> <desütiÚ>IÁ”ru± CË¬-EÇbË Regi¡”</desütiÚ> <add»ssOff£t>0x8C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CLRENA</Çme> <desütiÚ>CLRENA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ISPR0
</Çme> <di¥ÏyName>ISPR0</di¥ÏyName> <desütiÚ>IÁ”ru± S‘-
P’dšg
 Regi¡”</desütiÚ> <add»ssOff£t>0x100</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SETPEND
</Çme> <desütiÚ>SETPEND</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ISPR1
</Çme> <di¥ÏyName>ISPR1</di¥ÏyName> <desütiÚ>IÁ”ru± S‘-P’dšg Regi¡”</desütiÚ> <add»ssOff£t>0x104</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SETPEND</Çme> <desütiÚ>SETPEND</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ISPR2
</Çme> <di¥ÏyName>ISPR2</di¥ÏyName> <desütiÚ>IÁ”ru± S‘-P’dšg Regi¡”</desütiÚ> <add»ssOff£t>0x108</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SETPEND</Çme> <desütiÚ>SETPEND</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ISPR3
</Çme> <di¥ÏyName>ISPR3</di¥ÏyName> <desütiÚ>IÁ”ru± S‘-P’dšg Regi¡”</desütiÚ> <add»ssOff£t>0x10C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>SETPEND</Çme> <desütiÚ>SETPEND</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICPR0
</Çme> <di¥ÏyName>ICPR0</di¥ÏyName> <desütiÚ>IÁ”ru± CË¬-P’dšg Regi¡”</desütiÚ> <add»ssOff£t>0x180</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CLRPEND
</Çme> <desütiÚ>CLRPEND</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICPR1
</Çme> <di¥ÏyName>ICPR1</di¥ÏyName> <desütiÚ>IÁ”ru± CË¬-P’dšg Regi¡”</desütiÚ> <add»ssOff£t>0x184</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CLRPEND</Çme> <desütiÚ>CLRPEND</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICPR2
</Çme> <di¥ÏyName>ICPR2</di¥ÏyName> <desütiÚ>IÁ”ru± CË¬-P’dšg Regi¡”</desütiÚ> <add»ssOff£t>0x188</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CLRPEND</Çme> <desütiÚ>CLRPEND</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICPR3
</Çme> <di¥ÏyName>ICPR3</di¥ÏyName> <desütiÚ>IÁ”ru± CË¬-P’dšg Regi¡”</desütiÚ> <add»ssOff£t>0x18C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>CLRPEND</Çme> <desütiÚ>CLRPEND</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
IABR0
</Çme> <di¥ÏyName>IABR0</di¥ÏyName> <desütiÚ>IÁ”ru± 
Aùive
 
B™
 Regi¡”</desütiÚ> <add»ssOff£t>0x200</add»ssOff£t> <size>0x20</size> <acûss>»ad-
Úly
</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ACTIVE
</Çme> <desütiÚ>ACTIVE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
IABR1
</Çme> <di¥ÏyName>IABR1</di¥ÏyName> <desütiÚ>IÁ”ru± AùivB™ Regi¡”</desütiÚ> <add»ssOff£t>0x204</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ACTIVE</Çme> <desütiÚ>ACTIVE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
IABR2
</Çme> <di¥ÏyName>IABR2</di¥ÏyName> <desütiÚ>IÁ”ru± AùivB™ Regi¡”</desütiÚ> <add»ssOff£t>0x208</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ACTIVE</Çme> <desütiÚ>ACTIVE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
IABR3
</Çme> <di¥ÏyName>IABR3</di¥ÏyName> <desütiÚ>IÁ”ru± AùivB™ Regi¡”</desütiÚ> <add»ssOff£t>0x20C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>ACTIVE</Çme> <desütiÚ>ACTIVE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR0
</Çme> <di¥ÏyName>IPR0</di¥ÏyName> <desütiÚ>IÁ”ru± 
PriÜ™y
 Regi¡”</desütiÚ> <add»ssOff£t>0x300</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
IPR_N0
</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
IPR_N1
</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
IPR_N2
</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
IPR_N3
</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR1
</Çme> <di¥ÏyName>IPR1</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x304</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR2
</Çme> <di¥ÏyName>IPR2</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x308</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR3
</Çme> <di¥ÏyName>IPR3</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x30C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR4
</Çme> <di¥ÏyName>IPR4</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x310</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR5
</Çme> <di¥ÏyName>IPR5</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x314</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR6
</Çme> <di¥ÏyName>IPR6</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x318</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR7
</Çme> <di¥ÏyName>IPR7</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x31C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR8
</Çme> <di¥ÏyName>IPR8</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x320</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR9
</Çme> <di¥ÏyName>IPR9</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x324</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR10
</Çme> <di¥ÏyName>IPR10</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x328</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR11
</Çme> <di¥ÏyName>IPR11</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x32C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR12
</Çme> <di¥ÏyName>IPR12</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x330</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR13
</Çme> <di¥ÏyName>IPR13</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x334</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR14
</Çme> <di¥ÏyName>IPR14</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x338</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR15
</Çme> <di¥ÏyName>IPR15</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x33C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR16
</Çme> <di¥ÏyName>IPR16</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x340</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR17
</Çme> <di¥ÏyName>IPR17</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x344</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR18
</Çme> <di¥ÏyName>IPR18</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x348</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR19
</Çme> <di¥ÏyName>IPR19</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x34C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR20
</Çme> <di¥ÏyName>IPR20</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x350</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>IPR_N0</Çme> <desütiÚ>IPR_N0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N1</Çme> <desütiÚ>IPR_N1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N2</Çme> <desütiÚ>IPR_N2</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>IPR_N3</Çme> <desütiÚ>IPR_N3</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
IPR21
</Çme> <di¥ÏyName>IPR21</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x354</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> </> <> <Çme>
IPR22
</Çme> <di¥ÏyName>IPR22</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x358</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> </> <> <Çme>
IPR23
</Çme> <di¥ÏyName>IPR23</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x35C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> </> <> <Çme>
IPR24
</Çme> <di¥ÏyName>IPR24</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x360</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> </> <> <Çme>
IPR25
</Çme> <di¥ÏyName>IPR25</di¥ÏyName> <desütiÚ>IÁ”ru± PriÜ™y Regi¡”</desütiÚ> <add»ssOff£t>0x364</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> </> <> <Çme>
STIR
</Çme> <di¥ÏyName>STIR</di¥ÏyName> <desütiÚ>
Soáw¬e
 
Œigg”
 
š‹¼u±
 </desütiÚ> <add»ssOff£t>0xE00</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
INTID
</Çme> <desütiÚ>Soáw¬
g’”©ed
 iÁ”ru± 
ID
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>9</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
FPU_CPACR
</Çme> <desütiÚ>
Flßtšg
 
pošt
 
un™
 
CPACR
</desütiÚ> <groupName>
FPU
</groupName> <ba£Add»ss>0xE000EF08</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x5</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>CPACR</Çme> <di¥ÏyName>CPACR</di¥ÏyName> <desütiÚ>
CÝroûssÜ
‡cûs 
cÚŒÞ
 </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x0000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CP
</Çme> <desütiÚ>CP</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
SCB_ACTRL
</Çme> <desütiÚ>
Sy¡em
 cÚŒÞ 
block
 
ACTLR
</desütiÚ> <groupName>
SCB
</groupName> <ba£Add»ss>0xE000E008</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x5</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
ACTRL
</Çme> <di¥ÏyName>ACTRL</di¥ÏyName> <desütiÚ>AuxžŸry cÚŒÞ </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
DISMCYCINT
</Çme> <desütiÚ>DISMCYCINT</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DISDEFWBUF
</Çme> <desütiÚ>DISDEFWBUF</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DISFOLD
</Çme> <desütiÚ>DISFOLD</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DISFPCA
</Çme> <desütiÚ>DISFPCA</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DISOOFP
</Çme> <desütiÚ>DISOOFP</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
FDCAN
</Çme> <desütiÚ>FDCAN</desütiÚ> <groupName>FDCAN</groupName> <ba£Add»ss>0x4000A400</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
CREL
</Çme> <di¥ÏyName>CREL</di¥ÏyName> <desütiÚ>FDCAN 
CÜe
 
R–—£
 Regi¡”</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x11111111</»£tV®ue> <f›lds> <f›ld> <Çme>
DAY
</Çme> <desütiÚ>DAY</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
MON
</Çme> <desütiÚ>MON</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
YEAR
</Çme> <desütiÚ>YEAR</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
SUBSTEP
</Çme> <desütiÚ>SUBSTEP</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
STEP
</Çme> <desütiÚ>STEP</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
REL
</Çme> <desütiÚ>REL</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
ENDN
</Çme> <di¥ÏyName>ENDN</di¥ÏyName> <desütiÚ>FDCAN CÜR–—£ Regi¡”</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x87654321</»£tV®ue> <f›lds> <f›ld> <Çme>
ETV
</Çme> <desütiÚ>ETV</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
DBTP
</Çme> <di¥ÏyName>DBTP</di¥ÏyName> <desütiÚ>
This
 
is
 oÆy 
wr™abË
 
b™s
 
CCCR
.
CCE
 
ªd
 CCCR.
INIT
 
¬e
 
£t
. 
The
 
CAN
 
b™
 
time
 
may
 
be
 
´og¿med
 
š
 
the
 
¿nge
 
of
 4 
to
 25im
quª
. ThCANim
quªtum
 may b
´og¿mmed
 iÀth¿ngoà1Ø1024 FDCAN 
þock
 
³riods
. 
tq
 = (
DBRP
 + 1èFDCAN clock 
³riod
. 
DTSEG1
 i th
sum
 oà
PrÝ_Seg
‡nd 
Pha£_Seg1
. 
DTSEG2
 i 
Pha£_Seg2
. 
Th”efÜe
h
Ëngth
 oàthb™im
	`is
 (´og¿mmed 
v®ues
è[DTSEG1 + DTSEG2 + 3]q 
	`Ü
 (
funùiÚ®
 v®uesè[
Sync_Seg
 + PrÝ_Seg + Pha£_Seg1 + Pha£_Seg2]q. Th
InfÜm©iÚ
 
Proûssšg
 
	$Time
 (
IPT
è
is
 
z”o
, 
m—nšg
 
the
 
d©a
 th
Ãxt
 
b™
 i 
avažabË
 
©
h
fœ¡
 
þock
 
edge
 
aá”
h
§m¶e
 
pošt
.</
desütiÚ
> <
add»ssOff£t
>0xC</add»ssOff£t> <
size
>0x20</size> <
»£tV®ue
>0x00000A33</»£tV®ue> <
f›lds
> <
f›ld
> <
Çme
>
DSJW
</Çme> <desütiÚ>DSJW</desütiÚ> <
b™Off£t
>0</b™Off£t> <
b™Width
>4</b™Width> <
acûss
>
»ad
-
wr™e
</acûss> </f›ld> <f›ld> <Çme>
DTSEG2
</Çme> <desütiÚ>DTSEG2</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>4</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
DTSEG1
</Çme> <desütiÚ>DTSEG1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>5</b™Width> <acûss>wr™e-
Úly
</acûss> </f›ld> <f›ld> <Çme>
DBRP
</Çme> <desütiÚ>DBRP</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>5</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TDC
</Çme> <desütiÚ>TDC</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
TEST
</Çme> <
di¥ÏyName
>TEST</di¥ÏyName> <desütiÚ>
Wr™e
‡cûs 
to
h
Te¡
 
Regi¡”
 
has
Ø
be
 
’abËd
 
by
 
£‰šg
 b™ 
CCCR
[TEST]Ø1 . 
AÎ
 Te¡ Regi¡” 
funùiÚs
 
¬e
 
£t
Ø
theœ
 
»£t
 
v®ues
 
wh’
 b™ CCCR[TEST] i »£t. 
LoÝ
 
Back
 
mode
 
ªd
 
soáw¬e
 
cÚŒÞ
 
of
 
Tx
 
pš
 
FDCANx_TX
‡» 
h¬dw¬e
 
‹¡
 
modes
. 
Prog¿mmšg
 
TX
 
difã»Ály
 
äom
 00 
may
 
di¡urb
h
mes§ge
 
Œªsãr
 
Ú
h
CAN
 
bus
.</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
LBCK
</Çme> <desütiÚ>LBCK</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TX</Çme> <desütiÚ>TX</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
RX
</Çme> <desütiÚ>RX</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
RWD
</Çme> <di¥ÏyName>RWD</di¥ÏyName> <desütiÚ>
The
 
RAM
 
W©chdog
 
mÚ™Üs
h
READY
 
ouut
 oàth
Mes§ge
 RAM. 
A
 Mes§gRAM‡cûs 
¡¬ts
hMes§gRAM W©chdog 
CouÁ”
 
w™h
h
v®ue
 
cÚfigu»d
 byhRWD[
WDC
] 
b™s
. Th
couÁ”
 i 
»lßded
 w™h RWD[WDC] b™ wh’hMes§gRAM 
sigÇls
 
sucûssful
 
com¶‘iÚ
 by 
aùiv©šg
 
™s
 READY ouut. 
In
 
th”e
 i 
no
 
»¥Ú£
 fromhMes§gRAM 
uÁž
hcouÁ” ha 
couÁed
 
down
Ø0,hcouÁ” 
¡Ýs
‡nd 
š‹¼u±
 
æag
 
IR
[
WDI
] b™ i £t. ThRAM W©chdog CouÁ” i 
þocked
 byh
fdÿn_pþk
 clock.</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>WDC</Çme> <desütiÚ>WDC</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
WDV
</Çme> <desütiÚ>WDV</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> <acûss>»ad-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>CCCR</Çme> <di¥ÏyName>CCCR</di¥ÏyName> <desütiÚ>
FÜ
 
d‘ažs
 
about
 s‘tšg‡nd 
»£‰šg
 oà
sšgË
 b™ 
£e
 
Soáw¬e
 
š™Ÿliz©iÚ
.</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000001</»£tV®ue> <f›lds> <f›ld> <Çme>
INIT
</Çme> <desütiÚ>INIT</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CCE
</Çme> <desütiÚ>CCE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ASM
</Çme> <desütiÚ>ASM</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CSA
</Çme> <desütiÚ>CSA</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CSR
</Çme> <desütiÚ>CSR</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MON
</Çme> <desütiÚ>MON</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DAR
</Çme> <desütiÚ>DAR</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEST</Çme> <desütiÚ>TEST</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FDOE
</Çme> <desütiÚ>FDOE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BRSE
</Çme> <desütiÚ>BRSE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PXHD
</Çme> <desütiÚ>PXHD</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EFBI
</Çme> <desütiÚ>EFBI</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXP
</Çme> <desütiÚ>TXP</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
NISO
</Çme> <desütiÚ>NISO</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
NBTP
</Çme> <di¥ÏyName>NBTP</di¥ÏyName> <desütiÚ>
FDCAN_NBTP
</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000A33</»£tV®ue> <f›lds> <f›ld> <Çme>
TSEG2
</Çme> <desütiÚ>TSEG2</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
NTSEG1
</Çme> <desütiÚ>NTSEG1</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
NBRP
</Çme> <desütiÚ>NBRP</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>9</b™Width> </f›ld> <f›ld> <Çme>
NSJW
</Çme> <desütiÚ>NSJW</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>7</b™Width> </f›ld> </f›lds> </> <> <Çme>
TSCC
</Çme> <di¥ÏyName>TSCC</di¥ÏyName> <desütiÚ>
FDCAN
 
Time¡amp
 CouÁ” 
CÚfigu¿tiÚ
 Regi¡”</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TSS
</Çme> <desütiÚ>TSS</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
TCP
</Çme> <desütiÚ>TCP</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> <> <Çme>
TSCV
</Çme> <di¥ÏyName>TSCV</di¥ÏyName> <desütiÚ>FDCAN Time¡am°CouÁ” 
V®ue
 Regi¡”</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TSC
</Çme> <desütiÚ>TSC</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
TOCC
</Çme> <di¥ÏyName>TOCC</di¥ÏyName> <desütiÚ>FDCAN 
Timeout
 CouÁ” CÚfigu¿tiÚ Regi¡”</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <»£tV®ue>0xFFFF0000</»£tV®ue> <f›lds> <f›ld> <Çme>
ETOC
</Çme> <desütiÚ>ETOC</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TOS
</Çme> <desütiÚ>TOS</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>2</b™Width> <acûss>wr™e-Úly</acûss> </f›ld> <f›ld> <Çme>
TOP
</Çme> <desütiÚ>TOP</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
TOCV
</Çme> <di¥ÏyName>TOCV</di¥ÏyName> <desütiÚ>FDCAN TimeouˆCouÁ” V®uRegi¡”</desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x0000FFFF</»£tV®ue> <f›lds> <f›ld> <Çme>
TOC
</Çme> <desütiÚ>TOC</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> </f›lds> </> <> <Çme>
ECR
</Çme> <di¥ÏyName>ECR</di¥ÏyName> <desütiÚ>FDCAN 
E¼Ü
 CouÁ” Regi¡”</desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TEC
</Çme> <desütiÚ>TEC</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
TREC
</Çme> <desütiÚ>TREC</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
RP
</Çme> <desütiÚ>RP</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CEL
</Çme> <desütiÚ>CEL</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
PSR
</Çme> <di¥ÏyName>PSR</di¥ÏyName> <desütiÚ>FDCAN 
PrÙocÞ
 
Stus
 Regi¡”</desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000707</»£tV®ue> <f›lds> <f›ld> <Çme>
LEC
</Çme> <desütiÚ>LEC</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ACT
</Çme> <desütiÚ>ACT</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>2</b™Width> <acûss>wr™e-Úly</acûss> </f›ld> <f›ld> <Çme>
EP
</Çme> <desütiÚ>EP</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
EW
</Çme> <desütiÚ>EW</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
BO
</Çme> <desütiÚ>BO</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
DLEC
</Çme> <desütiÚ>DLEC</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>3</b™Width> <acûss>wr™e-Úly</acûss> </f›ld> <f›ld> <Çme>
RESI
</Çme> <desütiÚ>RESI</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
RBRS
</Çme> <desütiÚ>RBRS</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
REDL
</Çme> <desütiÚ>REDL</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
PXE
</Çme> <desütiÚ>PXE</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
TDCV
</Çme> <desütiÚ>TDCV</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>7</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
TDCR
</Çme> <di¥ÏyName>TDCR</di¥ÏyName> <desütiÚ>FDCAN 
T¿nsm™‹r
 
D–ay
 
Com³n§tiÚ
 Regi¡”</desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TDCF
</Çme> <desütiÚ>TDCF</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
TDCO
</Çme> <desütiÚ>TDCO</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>7</b™Width> </f›ld> </f›lds> </> <> <Çme>IR</Çme> <di¥ÏyName>IR</di¥ÏyName> <desütiÚ>Th
æags
‡» s‘ wh’ 
Úe
 oàth
li¡ed
 
cÚd™iÚs
 i 
	`d‘eùed
 (edge-
£ns™ive
). Thæag 
»maš
 s‘ uÁžh
Ho¡
 
þ—rs
 
them
. A fÏg i 
þ—»d
 by 
wr™šg
 
a
 1Øth
cÜ»¥Údšg
 b™ 
pos™iÚ
. 
Wr™šg
‡ 0 ha nØ
efãù
. A 
h¬d
„e£ˆ
wžl
 
þ—r
h. Th
cÚfigu¿tiÚ
 oà
IE
 
cÚŒÞs
 
wh‘h”
 
ª
 iÁ”ru± i 
g’”©ed
. ThcÚfigu¿tiÚ oà
ILS
 cÚŒÞ Ú 
which
 iÁ”ru± 
lše
‡Àš‹¼u± i 
sigÇËd
.</desütiÚ> <add»ssOff£t>0x50</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RF0N
</Çme> <desütiÚ>RF0N</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF0W
</Çme> <desütiÚ>RF0W</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF0F
</Çme> <desütiÚ>RF0F</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF0L
</Çme> <desütiÚ>RF0L</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF1N
</Çme> <desütiÚ>RF1N</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF1W
</Çme> <desütiÚ>RF1W</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF1F
</Çme> <desütiÚ>RF1F</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF1L
</Çme> <desütiÚ>RF1L</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HPM
</Çme> <desütiÚ>HPM</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TC
</Çme> <desütiÚ>TC</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCF
</Çme> <desütiÚ>TCF</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TFE
</Çme> <desütiÚ>TFE</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEFN
</Çme> <desütiÚ>TEFN</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEFW
</Çme> <desütiÚ>TEFW</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEFF
</Çme> <desütiÚ>TEFF</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEFL
</Çme> <desütiÚ>TEFL</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TSW
</Çme> <desütiÚ>TSW</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MRAF
</Çme> <desütiÚ>MRAF</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TOO
</Çme> <desütiÚ>TOO</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DRX
</Çme> <desütiÚ>DRX</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ELO
</Çme> <desütiÚ>ELO</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP</Çme> <desütiÚ>EP</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EW</Çme> <desütiÚ>EW</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>BO</Çme> <desütiÚ>BO</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>WDI</Çme> <desütiÚ>WDI</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PEA
</Çme> <desütiÚ>PEA</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PED
</Çme> <desütiÚ>PED</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ARA
</Çme> <desütiÚ>ARA</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>IE</Çme> <di¥ÏyName>IE</di¥ÏyName> <desütiÚ>Th
£‰šgs
 
š
h
IÁ”ru±
 
EÇbË
 
d‘”mše
 which 
¡©us
 
chªges
 iÀthIÁ”ru± Regi¡” wžÈbsigÇËd oÀª iÁ”ru±†še.</desütiÚ> <add»ssOff£t>0x54</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RF0NE
</Çme> <desütiÚ>RF0NE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF0WE
</Çme> <desütiÚ>RF0WE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF0FE
</Çme> <desütiÚ>RF0FE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF0LE
</Çme> <desütiÚ>RF0LE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF1NE
</Çme> <desütiÚ>RF1NE</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF1WE
</Çme> <desütiÚ>RF1WE</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF1FE
</Çme> <desütiÚ>RF1FE</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF1LE
</Çme> <desütiÚ>RF1LE</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HPME
</Çme> <desütiÚ>HPME</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCE
</Çme> <desütiÚ>TCE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCFE
</Çme> <desütiÚ>TCFE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TFEE
</Çme> <desütiÚ>TFEE</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEFNE
</Çme> <desütiÚ>TEFNE</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEFWE
</Çme> <desütiÚ>TEFWE</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEFFE
</Çme> <desütiÚ>TEFFE</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEFLE
</Çme> <desütiÚ>TEFLE</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TSWE
</Çme> <desütiÚ>TSWE</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MRAFE
</Çme> <desütiÚ>MRAFE</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TOOE
</Çme> <desütiÚ>TOOE</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>DRX</Çme> <desütiÚ>DRX</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BECE
</Çme> <desütiÚ>BECE</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BEUE
</Çme> <desütiÚ>BEUE</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ELOE
</Çme> <desütiÚ>ELOE</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EPE
</Çme> <desütiÚ>EPE</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EWE
</Çme> <desütiÚ>EWE</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BOE
</Çme> <desütiÚ>BOE</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WDIE
</Çme> <desütiÚ>WDIE</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PEAE
</Çme> <desütiÚ>PEAE</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PEDE
</Çme> <desütiÚ>PEDE</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ARAE
</Çme> <desütiÚ>ARAE</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>ILS</Çme> <di¥ÏyName>ILS</di¥ÏyName> <desütiÚ>ThIÁ”ru± 
Lše
 
S–eù
 
assigns
‡Àš‹¼u± g’”©ed by‡ 
¥ecific
 iÁ”ru± fÏg fromhIÁ”ru± Regi¡”ØÚoàth
two
 
moduË
 iÁ”ru± 
lšes
. FÜ iÁ”ru± 
g’”©iÚ
h
»¥eùive
 iÁ”ru±†šha tØb’abËd 
vŸ
 
ILE
[
EINT0
]‡nd ILE[
EINT1
].</desütiÚ> <add»ssOff£t>0x58</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RF0NL
</Çme> <desütiÚ>RF0NL</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF0WL
</Çme> <desütiÚ>RF0WL</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF0FL
</Çme> <desütiÚ>RF0FL</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF0LL
</Çme> <desütiÚ>RF0LL</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF1NL
</Çme> <desütiÚ>RF1NL</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF1WL
</Çme> <desütiÚ>RF1WL</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF1FL
</Çme> <desütiÚ>RF1FL</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RF1LL
</Çme> <desütiÚ>RF1LL</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HPML
</Çme> <desütiÚ>HPML</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCL
</Çme> <desütiÚ>TCL</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TCFL
</Çme> <desütiÚ>TCFL</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TFEL
</Çme> <desütiÚ>TFEL</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEFNL
</Çme> <desütiÚ>TEFNL</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEFWL
</Çme> <desütiÚ>TEFWL</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEFFL
</Çme> <desütiÚ>TEFFL</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TEFLL
</Çme> <desütiÚ>TEFLL</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TSWL
</Çme> <desütiÚ>TSWL</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
MRAFL
</Çme> <desütiÚ>MRAFL</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TOOL
</Çme> <desütiÚ>TOOL</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DRXL
</Çme> <desütiÚ>DRXL</desütiÚ> <b™Off£t>19</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BECL
</Çme> <desütiÚ>BECL</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BEUL
</Çme> <desütiÚ>BEUL</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ELOL
</Çme> <desütiÚ>ELOL</desütiÚ> <b™Off£t>22</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EPL
</Çme> <desütiÚ>EPL</desütiÚ> <b™Off£t>23</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EWL
</Çme> <desütiÚ>EWL</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
BOL
</Çme> <desütiÚ>BOL</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WDIL
</Çme> <desütiÚ>WDIL</desütiÚ> <b™Off£t>26</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PEAL
</Çme> <desütiÚ>PEAL</desütiÚ> <b™Off£t>27</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PEDL
</Çme> <desütiÚ>PEDL</desütiÚ> <b™Off£t>28</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ARAL
</Çme> <desütiÚ>ARAL</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>ILE</Çme> <di¥ÏyName>ILE</di¥ÏyName> <desütiÚ>
Each
 oàthtwØš‹¼u±†še tØth
CPU
 
ÿn
 b’abËd/
di§bËd
 
£·¿‹ly
 by 
´og¿mmšg
 b™ EINT0‡nd EINT1.</desütiÚ> <add»ssOff£t>0x5C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EINT0</Çme> <desütiÚ>EINT0</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EINT1</Çme> <desütiÚ>EINT1</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
RXGFC
</Çme> <di¥ÏyName>RXGFC</di¥ÏyName> <desütiÚ>
Glob®
 s‘tšg Mes§g
ID
 
fž‹ršg
. ThGlob® 
Fž‹r
 CÚfigu¿tiÚ cÚŒÞ th
fž‹r
 
·th
 
¡ªd¬d
‡nd 
ex‹nded
 
mes§ges
 
as
 
desüibed
 iÀ
Figu»706
: 
Snd¬d
 Mes§gID fž‹¸·th‡nd 
Figu»707
: 
Ex‹nded
 Mes§gID fž‹¸·th.</desütiÚ> <add»ssOff£t>0x80</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RRFE
</Çme> <desütiÚ>RRFE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
RRFS
</Çme> <desütiÚ>RRFS</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ANFE
</Çme> <desütiÚ>ANFE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>2</b™Width> <acûss>wr™e-Úly</acûss> </f›ld> <f›ld> <Çme>
ANFS
</Çme> <desütiÚ>ANFS</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> <acûss>wr™e-Úly</acûss> </f›ld> </f›lds> </> <> <Çme>
XIDAM
</Çme> <di¥ÏyName>XIDAM</di¥ÏyName> <desütiÚ>FDCAN Ex‹nded ID‡nd 
Mask
 Regi¡”</desütiÚ> <add»ssOff£t>0x84</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x1FFFFFFF</»£tV®ue> <f›lds> <f›ld> <Çme>
EIDM
</Çme> <desütiÚ>EIDM</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>29</b™Width> </f›ld> </f›lds> </> <> <Çme>
HPMS
</Çme> <di¥ÏyName>HPMS</di¥ÏyName> <desütiÚ>
This
 i 
upd©ed
 
ev”y
 
time
‡ Mes§gID fž‹¸
–em’t
 cÚfigu»dØ
g’”©e
‡ 
´iÜ™y
 
ev’t
 
m©ch
. Thi ÿÀb
u£d
Ø
mÚ™Ü
h¡©u oà
šcomšg
 
high
…riÜ™y mes§ge ªdØ
’abË
 
ç¡
‡cûs tØ
the£
 mes§ges.</desütiÚ> <add»ssOff£t>0x88</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
BIDX
</Çme> <desütiÚ>BIDX</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>6</b™Width> </f›ld> <f›ld> <Çme>
MSI
</Çme> <desütiÚ>MSI</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
FIDX
</Çme> <desütiÚ>FIDX</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
FLST
</Çme> <desütiÚ>FLST</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
RXF0S
</Çme> <di¥ÏyName>RXF0S</di¥ÏyName> <desütiÚ>FDCAN 
Rx
 
FIFO
 0 Stu Regi¡”</desütiÚ> <add»ssOff£t>0x90</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
F0FL
</Çme> <desütiÚ>F0FL</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
F0GI
</Çme> <desütiÚ>F0GI</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>6</b™Width> </f›ld> <f›ld> <Çme>
F0PI
</Çme> <desütiÚ>F0PI</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>6</b™Width> </f›ld> <f›ld> <Çme>
F0F
</Çme> <desütiÚ>F0F</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RF0L</Çme> <desütiÚ>RF0L</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
RXF0A
</Çme> <di¥ÏyName>RXF0A</di¥ÏyName> <desütiÚ>CAN Rx FIFO 0 
AcknowËdge
 Regi¡”</desütiÚ> <add»ssOff£t>0x94</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
F0AI
</Çme> <desütiÚ>F0AI</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>6</b™Width> </f›ld> </f›lds> </> <> <Çme>
RXF1S
</Çme> <di¥ÏyName>RXF1S</di¥ÏyName> <desütiÚ>FDCAN Rx FIFO 1 Stu Regi¡”</desütiÚ> <add»ssOff£t>0x98</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
F1FL
</Çme> <desütiÚ>F1FL</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
F1GI
</Çme> <desütiÚ>F1GI</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>6</b™Width> </f›ld> <f›ld> <Çme>
F1PI
</Çme> <desütiÚ>F1PI</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>6</b™Width> </f›ld> <f›ld> <Çme>
F1F
</Çme> <desütiÚ>F1F</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>RF1L</Çme> <desütiÚ>RF1L</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
DMS
</Çme> <desütiÚ>DMS</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>2</b™Width> </f›ld> </f›lds> </> <> <Çme>
RXF1A
</Çme> <di¥ÏyName>RXF1A</di¥ÏyName> <desütiÚ>FDCAN Rx FIFO 1 AcknowËdgRegi¡”</desütiÚ> <add»ssOff£t>0x9C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
F1AI
</Çme> <desütiÚ>F1AI</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>6</b™Width> </f›ld> </f›lds> </> <> <Çme>
TXBC
</Çme> <di¥ÏyName>TXBC</di¥ÏyName> <desütiÚ>FDCAN Tx 
Bufãr
 CÚfigu¿tiÚ Regi¡”</desütiÚ> <add»ssOff£t>0xC0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TBSA
</Çme> <desütiÚ>TBSA</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>14</b™Width> </f›ld> <f›ld> <Çme>
NDTB
</Çme> <desütiÚ>NDTB</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>6</b™Width> </f›ld> <f›ld> <Çme>
TFQS
</Çme> <desütiÚ>TFQS</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>6</b™Width> </f›ld> <f›ld> <Çme>
TFQM
</Çme> <desütiÚ>TFQM</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
TXFQS
</Çme> <di¥ÏyName>TXFQS</di¥ÏyName> <desütiÚ>ThTx FIFO/
Queue
 stu i 
»Ï‹d
Øth
³ndšg
 Tx 
»que¡s
†i¡ed iÀ
TXBRP
. 
Th”efÜe
hefãù oà
Add
/
CªûÎ©iÚ
„eque¡ may b
d–ayed
 
due
Ø¨
ruÂšg
 Tx 
	`sÿn
 (TXBRP 
nÙ
 
y‘
 upd©ed).</desütiÚ> <add»ssOff£t>0xC4</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TFFL
</Çme> <desütiÚ>TFFL</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>6</b™Width> </f›ld> <f›ld> <Çme>
TFGI
</Çme> <desütiÚ>TFGI</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
TFQPI
</Çme> <desütiÚ>TFQPI</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
TFQF
</Çme> <desütiÚ>TFQF</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>TXBRP</Çme> <di¥ÏyName>TXBRP</di¥ÏyName> <desütiÚ>FDCAN Tx Bufã¸
Reque¡
 
P’dšg
 Regi¡”</desütiÚ> <add»ssOff£t>0xC8</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TRP
</Çme> <desütiÚ>TRP</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
TXBAR
</Çme> <di¥ÏyName>TXBAR</di¥ÏyName> <desütiÚ>FDCAN Tx Bufã¸Add Reque¡ Regi¡”</desütiÚ> <add»ssOff£t>0xCC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
AR
</Çme> <desütiÚ>AR</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
TXBCR
</Çme> <di¥ÏyName>TXBCR</di¥ÏyName> <desütiÚ>FDCAN Tx Bufã¸CªûÎ©iÚ Reque¡ Regi¡”</desütiÚ> <add»ssOff£t>0xD0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CR
</Çme> <desütiÚ>CR</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
TXBTO
</Çme> <di¥ÏyName>TXBTO</di¥ÏyName> <desütiÚ>FDCAN Tx Bufã¸
T¿nsmissiÚ
 
Occu¼ed
 Regi¡”</desütiÚ> <add»ssOff£t>0xD4</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TO
</Çme> <desütiÚ>TO</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
TXBCF
</Çme> <di¥ÏyName>TXBCF</di¥ÏyName> <desütiÚ>FDCAN Tx Bufã¸CªûÎ©iÚ 
Fšished
 Regi¡”</desütiÚ> <add»ssOff£t>0xD8</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CF
</Çme> <desütiÚ>CF</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
TXBTIE
</Çme> <di¥ÏyName>TXBTIE</di¥ÏyName> <desütiÚ>FDCAN Tx Bufã¸T¿nsmissiÚ IÁ”ru± EÇbË Regi¡”</desütiÚ> <add»ssOff£t>0xDC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TIE
</Çme> <desütiÚ>TIE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
TXBCIE
</Çme> <di¥ÏyName>TXBCIE</di¥ÏyName> <desütiÚ>FDCAN Tx Bufã¸CªûÎ©iÚ Fšished IÁ”ru± EÇbË Regi¡”</desütiÚ> <add»ssOff£t>0xE0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
CFIE
</Çme> <desütiÚ>CFIE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>32</b™Width> </f›ld> </f›lds> </> <> <Çme>
TXEFS
</Çme> <di¥ÏyName>TXEFS</di¥ÏyName> <desütiÚ>FDCAN Tx 
Ev’t
 FIFO Stu Regi¡”</desütiÚ> <add»ssOff£t>0xE4</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EFFL
</Çme> <desütiÚ>EFFL</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>6</b™Width> </f›ld> <f›ld> <Çme>
EFGI
</Çme> <desütiÚ>EFGI</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
EFPI
</Çme> <desütiÚ>EFPI</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
EFF
</Çme> <desütiÚ>EFF</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>TEFL</Çme> <desütiÚ>TEFL</desütiÚ> <b™Off£t>25</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
TXEFA
</Çme> <di¥ÏyName>TXEFA</di¥ÏyName> <desütiÚ>FDCAN Tx Ev’ˆFIFO AcknowËdgRegi¡”</desütiÚ> <add»ssOff£t>0xE8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EFAI
</Çme> <desütiÚ>EFAI</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>5</b™Width> </f›ld> </f›lds> </> <> <Çme>
CKDIV
</Çme> <di¥ÏyName>CKDIV</di¥ÏyName> <desütiÚ>FDCAN 
CFG
 clock 
divid”
 </desütiÚ> <add»ssOff£t>0x100</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
PDIV
</Çme> <desütiÚ>
šput
 clock divid”.h
APB
 clock 
could
 b
divided
 
´iÜ
Øbu£d byhCAN 
sub
</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> </f›lds> </> </
»gi¡”s
> </
³rh”®
> <³rh”® 
d”ivedFrom
="FDCAN"> <Çme>
FDCAN1
</Çme> <
ba£Add»ss
>0x40006400</ba£Add»ss> </³rh”®> <³rh”®> <Çme>
UCPD1
</Çme> <desütiÚ>UCPD1</desütiÚ> <
groupName
>
UCPD
</groupName> <ba£Add»ss>0x4000A000</ba£Add»ss> <
add»ssBlock
> <
off£t
>0x0</off£t> <size>0x400</size> <
u§ge
>»gi¡”s</u§ge> </add»ssBlock> <š‹¼u±> <Çme>UCPD1</Çme> <desütiÚ>UCPD1</desütiÚ> <v®ue>63</v®ue> </š‹¼u±> <»gi¡”s> <> <Çme>
CFG1
</Çme> <di¥ÏyName>CFG1</di¥ÏyName> <desütiÚ>UCPD cÚfigu¿tiÚ 1</desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
HBITCLKDIV
</Çme> <desütiÚ>HBITCLKDIV</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>6</b™Width> </f›ld> <f›ld> <Çme>
IFRGAP
</Çme> <desütiÚ>IFRGAP</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
TRANSWIN
</Çme> <desütiÚ>TRANSWIN</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>5</b™Width> </f›ld> <f›ld> <Çme>
PSC_USBPDCLK
</Çme> <desütiÚ>PSC_USBPDCLK</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
RXORDSETEN
</Çme> <desütiÚ>RXORDSETEN</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>9</b™Width> </f›ld> <f›ld> <Çme>
TXDMAEN
</Çme> <desütiÚ>TXDMAEN</desütiÚ> <b™Off£t>29</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXDMAEN
</Çme> <desütiÚ>RXDMAEN</desütiÚ> <b™Off£t>30</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
UCPDEN
</Çme> <desütiÚ>UCPDEN</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CFG2
</Çme> <di¥ÏyName>CFG2</di¥ÏyName> <desütiÚ>UCPD cÚfigu¿tiÚ 2</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RXFILTDIS
</Çme> <desütiÚ>RXFILTDIS</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXFILT2N3
</Çme> <desütiÚ>RXFILT2N3</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FORCECLK
</Çme> <desütiÚ>FORCECLK</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WUPEN
</Çme> <desütiÚ>WUPEN</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>UCPD cÚfigu¿tiÚ 2</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TXMODE
</Çme> <desütiÚ>TXMODE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
TXSEND
</Çme> <desütiÚ>TXSEND</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXHRST
</Çme> <desütiÚ>TXHRST</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXMODE
</Çme> <desütiÚ>RXMODE</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PHYRXEN
</Çme> <desütiÚ>PHYRXEN</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PHYCCSEL
</Çme> <desütiÚ>PHYCCSEL</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ANASUBMODE
</Çme> <desütiÚ>ANASUBMODE</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
ANAMODE
</Çme> <desütiÚ>ANAMODE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CCENABLE
</Çme> <desütiÚ>CCENABLE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
FRSRXEN
</Çme> <desütiÚ>FRSRXEN</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FRSTX
</Çme> <desütiÚ>FRSTX</desütiÚ> <b™Off£t>17</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RDCH
</Çme> <desütiÚ>RDCH</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC1TCDIS
</Çme> <desütiÚ>CC1TCDIS</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CC2TCDIS
</Çme> <desütiÚ>CC2TCDIS</desütiÚ> <b™Off£t>21</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
IMR
</Çme> <di¥ÏyName>IMR</di¥ÏyName> <desütiÚ>UCPD IÁ”ru± Mask Regi¡”</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TXISIE
</Çme> <desütiÚ>TXISIE</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXMSGDISCIE
</Çme> <desütiÚ>TXMSGDISCIE</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXMSGSENTIE
</Çme> <desütiÚ>TXMSGSENTIE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXMSGABTIE
</Çme> <desütiÚ>TXMSGABTIE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HRSTDISCIE
</Çme> <desütiÚ>HRSTDISCIE</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HRSTSENTIE
</Çme> <desütiÚ>HRSTSENTIE</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXUNDIE
</Çme> <desütiÚ>TXUNDIE</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXNEIE
</Çme> <desütiÚ>RXNEIE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXORDDETIE
</Çme> <desütiÚ>RXORDDETIE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXHRSTDETIE
</Çme> <desütiÚ>RXHRSTDETIE</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXOVRIE
</Çme> <desütiÚ>RXOVRIE</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXMSGENDIE
</Çme> <desütiÚ>RXMSGENDIE</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TYPECEVT1IE
</Çme> <desütiÚ>TYPECEVT1IE</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TYPECEVT2IE
</Çme> <desütiÚ>TYPECEVT2IE</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FRSEVTIE
</Çme> <desütiÚ>FRSEVTIE</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
SR
</Çme> <di¥ÏyName>SR</di¥ÏyName> <desütiÚ>UCPD Stu Regi¡”</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TXIS
</Çme> <desütiÚ>TXIS</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXMSGDISC
</Çme> <desütiÚ>TXMSGDISC</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXMSGSENT
</Çme> <desütiÚ>TXMSGSENT</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXMSGABT
</Çme> <desütiÚ>TXMSGABT</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HRSTDISC
</Çme> <desütiÚ>HRSTDISC</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HRSTSENT
</Çme> <desütiÚ>HRSTSENT</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXUND
</Çme> <desütiÚ>TXUND</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXNE
</Çme> <desütiÚ>RXNE</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXORDDET
</Çme> <desütiÚ>RXORDDET</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXHRSTDET
</Çme> <desütiÚ>RXHRSTDET</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXOVR
</Çme> <desütiÚ>RXOVR</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXMSGEND
</Çme> <desütiÚ>RXMSGEND</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXERR
</Çme> <desütiÚ>RXERR</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TYPECEVT1
</Çme> <desütiÚ>TYPECEVT1</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TYPECEVT2
</Çme> <desütiÚ>TYPECEVT2</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TYPEC_VSTATE_CC1
</Çme> <desütiÚ>TYPEC_VSTATE_CC1</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
TYPEC_VSTATE_CC2
</Çme> <desütiÚ>TYPEC_VSTATE_CC2</desütiÚ> <b™Off£t>18</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
FRSEVT
</Çme> <desütiÚ>FRSEVT</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
ICR
</Çme> <di¥ÏyName>ICR</di¥ÏyName> <desütiÚ>UCPD IÁ”ru± 
CË¬
 Regi¡”</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TXMSGDISCCF
</Çme> <desütiÚ>TXMSGDISCCF</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXMSGSENTCF
</Çme> <desütiÚ>TXMSGSENTCF</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXMSGABTCF
</Çme> <desütiÚ>TXMSGABTCF</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HRSTDISCCF
</Çme> <desütiÚ>HRSTDISCCF</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
HRSTSENTCF
</Çme> <desütiÚ>HRSTSENTCF</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TXUNDCF
</Çme> <desütiÚ>TXUNDCF</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXORDDETCF
</Çme> <desütiÚ>RXORDDETCF</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXHRSTDETCF
</Çme> <desütiÚ>RXHRSTDETCF</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXOVRCF
</Çme> <desütiÚ>RXOVRCF</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXMSGENDCF
</Çme> <desütiÚ>RXMSGENDCF</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TYPECEVT1CF
</Çme> <desütiÚ>TYPECEVT1CF</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
TYPECEVT2CF
</Çme> <desütiÚ>TYPECEVT2CF</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FRSEVTCF
</Çme> <desütiÚ>FRSEVTCF</desütiÚ> <b™Off£t>20</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
TX_ORDSET
</Çme> <di¥ÏyName>TX_ORDSET</di¥ÏyName> <desütiÚ>UCPD Tx 
Ord”ed
 
S‘
 
Ty³
 Regi¡”</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TXORDSET
</Çme> <desütiÚ>TXORDSET</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>20</b™Width> </f›ld> </f›lds> </> <> <Çme>
TX_PAYSZ
</Çme> <di¥ÏyName>TX_PAYSZ</di¥ÏyName> <desütiÚ>UCPD Tx 
Paysize
 Regi¡”</desütiÚ> <add»ssOff£t>0x20</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TXPAYSZ
</Çme> <desütiÚ>TXPAYSZ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>10</b™Width> </f›ld> </f›lds> </> <> <Çme>
TXDR
</Çme> <di¥ÏyName>TXDR</di¥ÏyName> <desütiÚ>UCPD Tx 
D©a
 Regi¡”</desütiÚ> <add»ssOff£t>0x24</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
TXDATA
</Çme> <desütiÚ>TXDATA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
RX_ORDSET
</Çme> <di¥ÏyName>RX_ORDSET</di¥ÏyName> <desütiÚ>UCPD Rx Ord”ed S‘ Regi¡”</desütiÚ> <add»ssOff£t>0x28</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RXORDSET
</Çme> <desütiÚ>RXORDSET</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
RXSOP3OF4
</Çme> <desütiÚ>RXSOP3OF4</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXSOPKINVALID
</Çme> <desütiÚ>RXSOPKINVALID</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>3</b™Width> </f›ld> </f›lds> </> <> <Çme>
RX_PAYSZ
</Çme> <di¥ÏyName>RX_PAYSZ</di¥ÏyName> <desütiÚ>UCPD Rx PaysizRegi¡”</desütiÚ> <add»ssOff£t>0x2C</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RXPAYSZ
</Çme> <desütiÚ>RXPAYSZ</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>10</b™Width> </f›ld> </f›lds> </> <> <Çme>
RXDR
</Çme> <di¥ÏyName>RXDR</di¥ÏyName> <desütiÚ>UCPD Rx D©¨Regi¡”</desütiÚ> <add»ssOff£t>0x30</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RXDATA
</Çme> <desütiÚ>RXDATA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>8</b™Width> </f›ld> </f›lds> </> <> <Çme>
RX_ORDEXT1
</Çme> <di¥ÏyName>RX_ORDEXT1</di¥ÏyName> <desütiÚ>UCPD Rx Ord”ed S‘ 
Ex‹nsiÚ
 Regi¡” 1</desütiÚ> <add»ssOff£t>0x34</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RXSOPX1
</Çme> <desütiÚ>RXSOPX1</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>20</b™Width> </f›ld> </f›lds> </> <> <Çme>
RX_ORDEXT2
</Çme> <di¥ÏyName>RX_ORDEXT2</di¥ÏyName> <desütiÚ>UCPD Rx Ord”ed S‘ Ex‹nsiÚ Regi¡” 2</desütiÚ> <add»ssOff£t>0x38</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
RXSOPX2
</Çme> <desütiÚ>RXSOPX2</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>20</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
USB_FS_deviû
</Çme> <desütiÚ>USB_FS_deviû</desütiÚ> <groupName>
USB
</groupName> <ba£Add»ss>0x40005C00</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>
EP0R
</Çme> <di¥ÏyName>EP0R</di¥ÏyName> <desütiÚ>USB 
’dpošt
 
n
 </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EA
</Çme> <desütiÚ>EA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
STAT_TX
</Çme> <desütiÚ>STAT_TX</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
DTOG_TX
</Çme> <desütiÚ>DTOG_TX</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTR_TX
</Çme> <desütiÚ>CTR_TX</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EP_KIND
</Çme> <desütiÚ>EP_KIND</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
EP_TYPE
</Çme> <desütiÚ>EP_TYPE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
SETUP
</Çme> <desütiÚ>SETUP</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
STAT_RX
</Çme> <desütiÚ>STAT_RX</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
DTOG_RX
</Çme> <desütiÚ>DTOG_RX</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTR_RX
</Çme> <desütiÚ>CTR_RX</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
EP1R
</Çme> <di¥ÏyName>EP1R</di¥ÏyName> <desütiÚ>USBƒndpošˆÀ</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EA</Çme> <desütiÚ>EA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>STAT_TX</Çme> <desütiÚ>STAT_TX</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_TX</Çme> <desütiÚ>DTOG_TX</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_TX</Çme> <desütiÚ>CTR_TX</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_KIND</Çme> <desütiÚ>EP_KIND</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_TYPE</Çme> <desütiÚ>EP_TYPE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SETUP</Çme> <desütiÚ>SETUP</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STAT_RX</Çme> <desütiÚ>STAT_RX</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_RX</Çme> <desütiÚ>DTOG_RX</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_RX</Çme> <desütiÚ>CTR_RX</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
EP2R
</Çme> <di¥ÏyName>EP2R</di¥ÏyName> <desütiÚ>USBƒndpošˆÀ</desütiÚ> <add»ssOff£t>0x8</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EA</Çme> <desütiÚ>EA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>STAT_TX</Çme> <desütiÚ>STAT_TX</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_TX</Çme> <desütiÚ>DTOG_TX</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_TX</Çme> <desütiÚ>CTR_TX</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_KIND</Çme> <desütiÚ>EP_KIND</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_TYPE</Çme> <desütiÚ>EP_TYPE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SETUP</Çme> <desütiÚ>SETUP</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STAT_RX</Çme> <desütiÚ>STAT_RX</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_RX</Çme> <desütiÚ>DTOG_RX</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_RX</Çme> <desütiÚ>CTR_RX</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
EP3R
</Çme> <di¥ÏyName>EP3R</di¥ÏyName> <desütiÚ>USBƒndpošˆÀ</desütiÚ> <add»ssOff£t>0xC</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EA</Çme> <desütiÚ>EA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>STAT_TX</Çme> <desütiÚ>STAT_TX</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_TX</Çme> <desütiÚ>DTOG_TX</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_TX</Çme> <desütiÚ>CTR_TX</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_KIND</Çme> <desütiÚ>EP_KIND</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_TYPE</Çme> <desütiÚ>EP_TYPE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SETUP</Çme> <desütiÚ>SETUP</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STAT_RX</Çme> <desütiÚ>STAT_RX</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_RX</Çme> <desütiÚ>DTOG_RX</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_RX</Çme> <desütiÚ>CTR_RX</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
EP4R
</Çme> <di¥ÏyName>EP4R</di¥ÏyName> <desütiÚ>USBƒndpošˆÀ</desütiÚ> <add»ssOff£t>0x10</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EA</Çme> <desütiÚ>EA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>STAT_TX</Çme> <desütiÚ>STAT_TX</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_TX</Çme> <desütiÚ>DTOG_TX</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_TX</Çme> <desütiÚ>CTR_TX</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_KIND</Çme> <desütiÚ>EP_KIND</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_TYPE</Çme> <desütiÚ>EP_TYPE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SETUP</Çme> <desütiÚ>SETUP</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STAT_RX</Çme> <desütiÚ>STAT_RX</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_RX</Çme> <desütiÚ>DTOG_RX</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_RX</Çme> <desütiÚ>CTR_RX</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
EP5R
</Çme> <di¥ÏyName>EP5R</di¥ÏyName> <desütiÚ>USBƒndpošˆÀ</desütiÚ> <add»ssOff£t>0x14</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EA</Çme> <desütiÚ>EA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>STAT_TX</Çme> <desütiÚ>STAT_TX</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_TX</Çme> <desütiÚ>DTOG_TX</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_TX</Çme> <desütiÚ>CTR_TX</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_KIND</Çme> <desütiÚ>EP_KIND</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_TYPE</Çme> <desütiÚ>EP_TYPE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SETUP</Çme> <desütiÚ>SETUP</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STAT_RX</Çme> <desütiÚ>STAT_RX</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_RX</Çme> <desütiÚ>DTOG_RX</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_RX</Çme> <desütiÚ>CTR_RX</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
EP6R
</Çme> <di¥ÏyName>EP6R</di¥ÏyName> <desütiÚ>USBƒndpošˆÀ</desütiÚ> <add»ssOff£t>0x18</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EA</Çme> <desütiÚ>EA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>STAT_TX</Çme> <desütiÚ>STAT_TX</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_TX</Çme> <desütiÚ>DTOG_TX</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_TX</Çme> <desütiÚ>CTR_TX</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_KIND</Çme> <desütiÚ>EP_KIND</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_TYPE</Çme> <desütiÚ>EP_TYPE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SETUP</Çme> <desütiÚ>SETUP</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STAT_RX</Çme> <desütiÚ>STAT_RX</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_RX</Çme> <desütiÚ>DTOG_RX</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_RX</Çme> <desütiÚ>CTR_RX</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
EP7R
</Çme> <di¥ÏyName>EP7R</di¥ÏyName> <desütiÚ>USBƒndpošˆÀ</desütiÚ> <add»ssOff£t>0x1C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>EA</Çme> <desütiÚ>EA</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>STAT_TX</Çme> <desütiÚ>STAT_TX</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_TX</Çme> <desütiÚ>DTOG_TX</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_TX</Çme> <desütiÚ>CTR_TX</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_KIND</Çme> <desütiÚ>EP_KIND</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>EP_TYPE</Çme> <desütiÚ>EP_TYPE</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>SETUP</Çme> <desütiÚ>SETUP</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>STAT_RX</Çme> <desütiÚ>STAT_RX</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>DTOG_RX</Çme> <desütiÚ>DTOG_RX</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>CTR_RX</Çme> <desütiÚ>CTR_RX</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
CNTR
</Çme> <di¥ÏyName>CNTR</di¥ÏyName> <desütiÚ>USB cÚŒÞ </desütiÚ> <add»ssOff£t>0x40</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
FRES
</Çme> <desütiÚ>FRES</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PDWN
</Çme> <desütiÚ>PDWN</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
LP_MODE
</Çme> <desütiÚ>LP_MODE</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FSUSP
</Çme> <desütiÚ>FSUSP</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RESUME
</Çme> <desütiÚ>RESUME</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
L1RESUME
</Çme> <desütiÚ>L1RESUME</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
L1REQM
</Çme> <desütiÚ>L1REQM</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ESOFM
</Çme> <desütiÚ>ESOFM</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SOFM
</Çme> <desütiÚ>SOFM</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RESETM
</Çme> <desütiÚ>RESETM</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SUSPM
</Çme> <desütiÚ>SUSPM</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WKUPM
</Çme> <desütiÚ>WKUPM</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ERRM
</Çme> <desütiÚ>ERRM</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PMAOVRM
</Çme> <desütiÚ>PMAOVRM</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTRM
</Çme> <desütiÚ>CTRM</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
ISTR
</Çme> <di¥ÏyName>ISTR</di¥ÏyName> <desütiÚ>USB iÁ”ru± stu </desütiÚ> <add»ssOff£t>0x44</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
EP_ID
</Çme> <desütiÚ>EP_ID</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>4</b™Width> </f›ld> <f›ld> <Çme>
DIR
</Çme> <desütiÚ>DIR</desütiÚ> <b™Off£t>4</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
L1REQ
</Çme> <desütiÚ>L1REQ</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ESOF
</Çme> <desütiÚ>ESOF</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SOF
</Çme> <desütiÚ>SOF</desütiÚ> <b™Off£t>9</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RESET
</Çme> <desütiÚ>RESET</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SUSP
</Çme> <desütiÚ>SUSP</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
WKUP
</Çme> <desütiÚ>WKUP</desütiÚ> <b™Off£t>12</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ERR
</Çme> <desütiÚ>ERR</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
PMAOVR
</Çme> <desütiÚ>PMAOVR</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
CTR
</Çme> <desütiÚ>CTR</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
FNR
</Çme> <di¥ÏyName>FNR</di¥ÏyName> <desütiÚ>USB 
äame
 
numb”
 </desütiÚ> <add»ssOff£t>0x48</add»ssOff£t> <size>0x20</size> <acûss>»ad-Úly</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
FN
</Çme> <desütiÚ>FN</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>11</b™Width> </f›ld> <f›ld> <Çme>
LSOF
</Çme> <desütiÚ>LSOF</desütiÚ> <b™Off£t>11</b™Off£t> <b™Width>2</b™Width> </f›ld> <f›ld> <Çme>
LCK
</Çme> <desütiÚ>LCK</desütiÚ> <b™Off£t>13</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXDM
</Çme> <desütiÚ>RXDM</desütiÚ> <b™Off£t>14</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
RXDP
</Çme> <desütiÚ>RXDP</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
DADDR
</Çme> <di¥ÏyName>DADDR</di¥ÏyName> <desütiÚ>USB 
deviû
 
add»ss
</desütiÚ> <add»ssOff£t>0x4C</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
ADD
</Çme> <desütiÚ>ADD</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>7</b™Width> </f›ld> <f›ld> <Çme>
EF
</Çme> <desütiÚ>EF</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> <> <Çme>
BTABLE
</Çme> <di¥ÏyName>BTABLE</di¥ÏyName> <desütiÚ>Bufã¸
bË
‡dd»ss</desütiÚ> <add»ssOff£t>0x50</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>BTABLE</Çme> <desütiÚ>BTABLE</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>13</b™Width> </f›ld> </f›lds> </> </»gi¡”s> </³rh”®> <³rh”®> <Çme>
CRS
</Çme> <desütiÚ>CRS</desütiÚ> <groupName>CRS</groupName> <ba£Add»ss>0x40002000</ba£Add»ss> <add»ssBlock> <off£t>0x0</off£t> <size>0x400</size> <u§ge>»gi¡”s</u§ge> </add»ssBlock> <»gi¡”s> <> <Çme>CR</Çme> <di¥ÏyName>CR</di¥ÏyName> <desütiÚ>CRS cÚŒÞ </desütiÚ> <add»ssOff£t>0x0</add»ssOff£t> <size>0x20</size> <»£tV®ue>0x00004000</»£tV®ue> <f›lds> <f›ld> <Çme>
SYNCOKIE
</Çme> <desütiÚ>
SYNC
ƒv’ˆ
OK
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
SYNCWARNIE
</Çme> <desütiÚ>SYNC 
w¬nšg
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ERRIE
</Çme> <desütiÚ>
SynchrÚiz©iÚ
 
Ü
 
Œimmšg
 
”rÜ
 iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
ESYNCIE
</Çme> <desütiÚ>
Ex³ùed
 SYNC iÁ”ru±ƒÇbË</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
CEN
</Çme> <desütiÚ>
F»qu’cy
ƒ¼Ü couÁ”ƒÇbË Thi b™ 
’abËs
h
oscžÏtÜ
 clock th
äequ’cy
ƒ¼Ü couÁ”. 
Wh’
 
this
 b™ i £t,h
CRS_CFGR
 i wr™e-
´Ùeùed
‡nd 
ÿÂÙ
 b
modif›d
.</desütiÚ> <b™Off£t>5</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
AUTOTRIMEN
</Çme> <desütiÚ>
Autom©ic
rimmšgƒÇbË Thi b™ƒÇbË th
autom©ic
 h¬dw¬
adju¡m’t
 oà
TRIM
 b™ 
accÜdšg
Øth
m—su»d
 f»qu’cyƒ¼Ü 
b‘w“n
wØSYNC 
ev’ts
. 
If
hi b™ i £t,hTRIM b™ ¬»ad-Úly. ThTRIM v®uÿÀb
adju¡ed
 by h¬dw¬by oÃ o¸twØ
¡•s
‡ˆ¨time, 
d•’dšg
 oÀthm—su»d f»qu’cyƒ¼Ü v®ue. 
Reãr
Ø
SeùiÚ7
.3.4: F»qu’cyƒ¼Ü 
ev®u©iÚ
‡nd‡utom©iøŒimmšg 
mÜe
 d‘ažs.</desütiÚ> <b™Off£t>6</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>
SWSYNC
</Çme> <desütiÚ>
G’”©e
 soáw¬SYNCƒv’ˆThi b™ i £ˆby soáw¬š 
Üd”
Øg’”©¨soáw¬SYNCƒv’t. 
It
 i 
autom©iÿÎy
 cË¬ed by h¬dw¬e.</desütiÚ> <b™Off£t>7</b™Off£t> <b™Width>1</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> <f›ld> <Çme>TRIM</Çme> <desütiÚ>
HSI48
 oscžÏtÜ 
smoÙh
rimmšg 
The£
 b™ 
´ovide
‡ 
u£r
-
´og¿mmabË
rimmšg v®utØthHSI48 oscžÏtÜ. 
They
 cª b
´og¿mmed
Ø
adju¡
Ø
v¬ŸtiÚs
 iÀ
vÞge
‡nd 
‹m³¿tu»
 
th©
 
šæu’û
häequ’cy oàthHSI48. Th v®ui 32, which 
cÜ»¥Úds
Øth
middË
 oàthŒimmšg 
š‹rv®
. ThŒimmšg 
¡•
 i 
¬ound
 67 
kHz
 b‘w“ÀtwØ
cÚ£cutive
 TRIM s‹ps. A 
high”
 TRIM v®ucÜ»¥Úd tØ¨high” ouuˆäequ’cy. Wh’hAUTOTRIMEN b™ i £t,hi f›ld i 
cÚŒÞËd
 by h¬dw¬ªd i »ad-Úly.</desütiÚ> <b™Off£t>8</b™Off£t> <b™Width>7</b™Width> <acûss>»ad-wr™e</acûss> </f›ld> </f›lds> </> <> <Çme>
CFGR
</Çme> <di¥ÏyName>CFGR</di¥ÏyName> <desütiÚ>Thi ÿÀb
wr™‹n
 oÆy wh’häequ’cyƒ¼Ü couÁ” i 
	`di§bËd
 (CEN b™ i þ—»d iÀ
CRS_CR
). Wh’hcouÁ” i ’abËd,hi i wr™e-´Ùeùed.</desütiÚ> <add»ssOff£t>0x4</add»ssOff£t> <size>0x20</size> <acûss>»ad-wr™e</acûss> <»£tV®ue>0x2022BB7F</»£tV®ue> <f›lds> <f›ld> <Çme>
RELOAD
</Çme> <desütiÚ>CouÁ” 
»lßd
 v®uRELOAD i thv®utØb
lßded
 iÀthäequ’cyƒ¼Ü couÁ” w™h 
—ch
 SYNCƒv’t. Reã¸tØSeùiÚ7.3.3: F»qu’cyƒ¼Ü 
m—su»m’t
 mÜd‘až abouˆcouÁ” 
behaviÜ
.</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>16</b™Width> </f›ld> <f›ld> <Çme>
FELIM
</Çme> <desütiÚ>F»qu’cyƒ¼Ü 
lim™
 FELIM 
cÚšs
hv®utØbu£dØ
ev®u©e
h
ÿ±u»d
 f»qu’cyƒ¼Ü v®u
Ïtched
 iÀth
FECAP
[15:0] b™ oàth
CRS_ISR
 . Reã¸tØSeùiÚ7.3.4: F»qu’cyƒ¼Üƒv®u©iÚ‡nd‡utom©iøŒimmšg mÜd‘až abouˆFECAPƒv®u©iÚ.</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>8</b™Width> </f›ld> <f›ld> <Çme>
SYNCDIV
</Çme> <desütiÚ>SYNC divid” The£ b™ ¬£ˆªd cË¬ed by soáw¬tØcÚŒÞh
divisiÚ
 
çùÜ
 oàthSYNC 
sigÇl
.</desütiÚ> <b™Off£t>24</b™Off£t> <b™Width>3</b™Width> </f›ld> <f›ld> <Çme>
SYNCSRC
</Çme> <desütiÚ>SYNC sigÇÈ
sourû
 
£ËùiÚ
 The£ b™ ¬£ˆªd cË¬ed by soáw¬tØ
£Ëù
hSYNC sigÇÈsourû. 
NÙe
: Wh’ 
usšg
 USB 
	$LPM
 (
Lšk
 
Pow”
 
Mªagem’t
è
ªd
 
the
 
deviû
 
is
 
š
 
SË•
 
mode
,h
³riodic
 
USB
 
SOF
 
wžl
 
nÙ
 
be
 
g’”©ed
 
by
h
ho¡
. 
No
 
SYNC
 
sigÇl
 wžÈ
th”efÜe
 b
´ovided
 
to
h
CRS
Ø
ÿlib¿‹
h
HSI48
 
Ú
h
run
. 
To
 
gu¬ª‹e
h
»quœed
 
þock
 
´ecisiÚ
 
aá”
 
wakšg
 
up
 
äom
 SË• mode,h
LSE
 
Ü
 
»ã»nû
 clock oÀth
GPIOs
 
should
 b
u£d
 
as
 SYNC sigÇl.</
desütiÚ
> <
b™Off£t
>28</b™Off£t> <
b™Width
>2</b™Width> </
f›ld
> <f›ld> <
Çme
>
SYNCPOL
</Çme> <desütiÚ>SYNC 
pÞ¬™y
 
£ËùiÚ
 
This
 
b™
 i 
£t
‡nd 
þ—»d
 by 
soáw¬e
Ø
£Ëù
h
šput
…Þ¬™y thSYNC sigÇÈ
sourû
.</desütiÚ> <b™Off£t>31</b™Off£t> <b™Width>1</b™Width> </f›ld> </
f›lds
> </> <> <Çme>
ISR
</Çme> <
di¥ÏyName
>ISR</di¥ÏyName> <desütiÚ>CRS 
š‹¼u±
‡nd 
¡©us
 </desütiÚ> <
add»ssOff£t
>0x8</add»ssOff£t> <
size
>0x20</size> <
acûss
>
»ad
-
Úly
</acûss> <
»£tV®ue
>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SYNCOKF
</Çme> <desütiÚ>SYNC 
ev’t
 
OK
 
æag
 Thi æag i £ˆby 
h¬dw¬e
 
wh’
h
m—su»d
 
äequ’cy
 
”rÜ
 i 
sm®Ër
 
thª
 
FELIM
 * 3. Thi 
m—ns
 
th©
 
e™h”
 
no
 
adju¡m’t
 
of
h
TRIM
 
v®ue
 i 
Ãeded
 o¸th© 
ª
‡dju¡m’ˆby 
Úe
 
Œimmšg
 
¡•
 i 
’ough
Ø
com³n§‹
häequ’cyƒ¼Ü. 
An
 iÁ”ru± i g’”©ed th
SYNCOKIE
 b™ i £ˆšh
CRS_CR
 . 
It
 i þ—»d by soáw¬by 
£‰šg
h
SYNCOKC
 b™ iÀth
CRS_ICR
 .</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SYNCWARNF
</Çme> <desütiÚ>SYNC 
w¬nšg
 fÏg Thi æag i £ˆby h¬dw¬wh’hm—su»d f»qu’cyƒ¼Ü i 
g»©”
hª o¸
equ®
ØFELIM * 3, 
but
 sm®Ë¸thª FELIM * 128. Thi m—n th©Øcom³n§‹häequ’cyƒ¼Ü,hTRIM v®u
mu¡
 b
adju¡ed
 by 
two
 
¡•s
 o¸
mÜe
. AÀš‹¼u± i g’”©ed th
SYNCWARNIE
 b™ i £ˆšhCRS_CR . Iˆi þ—»d by soáw¬by s‘tšgh
SYNCWARNC
 b™ iÀthCRS_ICR .</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ERRF
</Çme> <desütiÚ>
E¼Ü
 fÏg Thi æag i £ˆby h¬dw¬š oà
ªy
 
synchrÚiz©iÚ
 o¸Œimmšgƒ¼Ü. Iˆi th
logiÿl
 
OR
 oàth
TRIMOVF
, 
SYNCMISS
‡nd 
SYNCERR
 
b™s
. AÀš‹¼u± i g’”©ed th
ERRIE
 b™ i £ˆšhCRS_CR . Iˆi þ—»d by soáw¬š 
»aùiÚ
Ø£‰šgh
ERRC
 b™ iÀthCRS_ICR , 
which
 
þ—rs
hTRIMOVF, SYNCMISS‡nd SYNCERR b™s.</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ESYNCF
</Çme> <desütiÚ>
Ex³ùed
 SYNC fÏg Thi æag i £ˆby h¬dw¬wh’häequ’cyƒ¼Ü 
couÁ”
 
»ached
 
a
 
z”o
 v®ue. AÀš‹¼u± i g’”©ed th
ESYNCIE
 b™ i £ˆšhCRS_CR . Iˆi þ—»d by soáw¬by s‘tšgh
ESYNCC
 b™ iÀthCRS_ICR .</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>SYNCERR</Çme> <desütiÚ>SYNCƒ¼Ü Thi æag i £ˆby h¬dw¬wh’hSYNC 
pul£
 
¬rives
 
befÜe
h
ESYNC
ƒv’ˆªdhm—su»d f»qu’cyƒ¼Ü i g»©”hª o¸equ®ØFELIM * 128. Thi m—n th©häequ’cyƒ¼Ü i 
too
 
	$big
 (
š‹º®
 
äequ’cy
 
too
 
low
è
to
 
be
 
com³n§‹d
 
by
 
adju¡šg
 
the
 
TRIM
 
v®ue
, 
ªd
 
th©
 
some
 
Ùh”
 
aùiÚ
 
should
 b
k’
. 
An
 
š‹¼u±
 
is
 
g’”©ed
 th
ERRIE
 
b™
 i 
£t
 
š
h
CRS_CR
 . 
It
 i 
þ—»d
 by 
soáw¬e
 by 
£‰šg
h
ERRC
 b™ iÀth
CRS_ICR
 .</
desütiÚ
> <
b™Off£t
>8</b™Off£t> <
b™Width
>1</b™Width> </
f›ld
> <f›ld> <
Çme
>
SYNCMISS
</Çme> <desütiÚ>
SYNC
 
mis£d
 
This
 
æag
 i £ˆby 
h¬dw¬e
 
wh’
häequ’cy 
”rÜ
 
couÁ”
 
»ached
 v®u
FELIM
 * 128‡nd 
no
 SYNC 
was
 
d‘eùed
, 
m—nšg
 
e™h”
h© 
a
 SYNC 
pul£
 wa mis£d 
Ü
h©häequ’cyƒ¼Ü i toØ
	$big
 (
š‹º®
 
äequ’cy
 
too
 
high
è
to
 
be
 
com³n§‹d
 
by
 
adju¡šg
 
the
 
TRIM
 
v®ue
, 
ªd
 
th©
 
some
 
Ùh”
 
aùiÚ
 
should
 b
k’
. 
At
 
this
 
pošt
,häequ’cy 
”rÜ
 
couÁ”
 
is
 
	$¡Ý³d
 (
wa™šg
 
a
 
Ãxt
 
SYNC
è
ªd
 
ª
 
š‹¼u±
 
is
 
g’”©ed
 
the
 
ERRIE
 
b™
 i 
£t
 
š
h
CRS_CR
 . 
It
 i 
þ—»d
 
by
 
soáw¬e
 by 
£‰šg
h
ERRC
 b™ iÀth
CRS_ICR
 .</
desütiÚ
> <
b™Off£t
>9</b™Off£t> <
b™Width
>1</b™Width> </
f›ld
> <f›ld> <
Çme
>
TRIMOVF
</Çme> <desütiÚ>
Trimmšg
 
ov”æow
 
Ü
 
und”æow
 
This
 
æag
 i £ˆby 
h¬dw¬e
 
wh’
h
autom©ic
 
Œimmšg
 
Œ›s
 
to
 
ov”
- o¸
und”
-
æow
h
TRIM
 
v®ue
. 
An
 iÁ”ru± i g’”©ed thERRIE b™ i £ˆšhCRS_CR . Iˆi þ—»d by soáw¬by s‘tšghERRC b™ iÀthCRS_ICR .</desütiÚ> <b™Off£t>10</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FEDIR
</Çme> <desütiÚ>
F»qu’cy
 
”rÜ
 
dœeùiÚ
 FEDIR i th
couÁšg
 dœeùiÚ 
of
h
äequ’cy
ƒ¼Ü 
couÁ”
 
Ïtched
 iÀth
time
 oàth
Ï¡
 SYNC 
ev’t
. Iˆ
shows
 
wh‘h”
h
aùu®
 f»qu’cy i 
b–ow
 o¸
above
h
rg‘
.</desütiÚ> <b™Off£t>15</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
FECAP
</Çme> <desütiÚ>F»qu’cyƒ¼Ü 
ÿ±u»
 FECAP i thäequ’cyƒ¼Ü couÁ” v®uÏtched iÀthtim
oáhe
†a¡ SYNCƒv’t. 
Reãr
Ø
SeùiÚ7
.3.4: F»qu’cyƒ¼Ü 
ev®u©iÚ
‡nd‡utom©iøŒimmšg 
mÜe
 
d‘ažs
 
about
 FECAP 
u§ge
.</desütiÚ> <b™Off£t>16</b™Off£t> <b™Width>16</b™Width> </f›ld> </
f›lds
> </> <> <Çme>
ICR
</Çme> <
di¥ÏyName
>ICR</di¥ÏyName> <desütiÚ>
CRS
 iÁ”ru± fÏg 
þ—r
 </desütiÚ> <
add»ssOff£t
>0xC</add»ssOff£t> <
size
>0x20</size> <
acûss
>
»ad
-
wr™e
</acûss> <
»£tV®ue
>0x00000000</»£tV®ue> <f›lds> <f›ld> <Çme>
SYNCOKC
</Çme> <desütiÚ>SYNCƒv’ˆ
OK
 cË¬ fÏg 
Wr™šg
 1Ø
this
 b™ 
þ—rs
h
SYNCOKF
 fÏg iÀth
CRS_ISR
 .</desütiÚ> <b™Off£t>0</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
SYNCWARNC
</Çme> <desütiÚ>SYNC 
w¬nšg
 cË¬ fÏg Wr™šg 1Øthi b™ cË¬ th
SYNCWARNF
 fÏg iÀthCRS_ISR .</desütiÚ> <b™Off£t>1</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>ERRC</Çme> <desütiÚ>
E¼Ü
 cË¬ fÏg Wr™šg 1Øthi b™ cË¬ TRIMOVF, 
SYNCMISS
‡nd 
SYNCERR
 
b™s
‡nd 
cÚ£qu’Žy
 
®so
h
ERRF
 fÏg iÀthCRS_ISR .</desütiÚ> <b™Off£t>2</b™Off£t> <b™Width>1</b™Width> </f›ld> <f›ld> <Çme>
ESYNCC
</Çme> <desütiÚ>
Ex³ùed
 SYNC cË¬ fÏg Wr™šg 1Øthi b™ cË¬ th
ESYNCF
 fÏg iÀthCRS_ISR .</desütiÚ> <b™Off£t>3</b™Off£t> <b™Width>1</b™Width> </f›ld> </f›lds> </> </
»gi¡”s
> </
³rh”®
> </
³rh”®s
></
deviû
>

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\cmsis\cmsis_compiler.h

25 #iâdeà
__CMSIS_COMPILER_H


26 
	#__CMSIS_COMPILER_H


	)

28 
	~<¡dšt.h
>

33 #ià 
defšed
 ( 
__CC_ARM
 )

34 
	~"cmsis_¬mcc.h
"

40 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050) && (__ARMCC_VERSION < 6100100)

41 
	~"cmsis_¬mþªg_Ém.h
"

46 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6100100)

47 
	~"cmsis_¬mþªg.h
"

53 #–ià
defšed
 ( 
__GNUC__
 )

54 
	~"cmsis_gcc.h
"

60 #–ià
defšed
 ( 
__ICCARM__
 )

61 
	~<cmsis_icÿrm.h
>

67 #–ià
defšed
 ( 
__TI_ARM__
 )

68 
	~<cmsis_ccs.h
>

70 #iâdeà 
__ASM


71 
	#__ASM
 
__asm


	)

73 #iâdeà 
__INLINE


74 
	#__INLINE
 
šlše


	)

76 #iâdeà 
__STATIC_INLINE


77 
	#__STATIC_INLINE
 
šlše


	)

79 #iâdeà 
__STATIC_FORCEINLINE


80 
	#__STATIC_FORCEINLINE
 
__STATIC_INLINE


	)

82 #iâdeà 
__NO_RETURN


83 
	#__NO_RETURN
 
	`__©Œibu‹__
((
nÜ‘uº
))

	)

85 #iâdeà 
__USED


86 
	#__USED
 
	`__©Œibu‹__
((
u£d
))

	)

88 #iâdeà 
__WEAK


89 
	#__WEAK
 
	`__©Œibu‹__
((
w—k
))

	)

91 #iâdeà 
__PACKED


92 
	#__PACKED
 
	`__©Œibu‹__
((
·cked
))

	)

94 #iâdeà 
__PACKED_STRUCT


95 
	#__PACKED_STRUCT
 
	`__©Œibu‹__
((
·cked
))

	)

97 #iâdeà 
__PACKED_UNION


98 
	#__PACKED_UNION
 
	`__©Œibu‹__
((
·cked
))

	)

100 #iâdeà 
__UNALIGNED_UINT32


101 
__©Œibu‹__
((
·cked
)è
	gT_UINT32
 { 
ušt32_t
 
	gv
; };

102 
	#__UNALIGNED_UINT32
(
x
è(((
T_UINT32
 *)(x))->
v
)

	)

104 #iâdeà 
__UNALIGNED_UINT16_WRITE


105 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ušt16_t
 
	gv
; };

106 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v®
è()((((
T_UINT16_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

108 #iâdeà 
__UNALIGNED_UINT16_READ


109 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ušt16_t
 
	gv
; };

110 
	#__UNALIGNED_UINT16_READ
(
addr
è(((cÚ¡ 
T_UINT16_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

112 #iâdeà 
__UNALIGNED_UINT32_WRITE


113 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ušt32_t
 
	gv
; };

114 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v®
è()((((
T_UINT32_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

116 #iâdeà 
__UNALIGNED_UINT32_READ


117 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ušt32_t
 
	gv
; };

118 
	#__UNALIGNED_UINT32_READ
(
addr
è(((cÚ¡ 
T_UINT32_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

120 #iâdeà 
__ALIGNED


121 
	#__ALIGNED
(
x
è
	`__©Œibu‹__
((
	`®igÃd
(x)))

	)

123 #iâdeà 
__RESTRICT


124 
	#__RESTRICT
 
__»¡riù


	)

126 #iâdeà 
__COMPILER_BARRIER


127 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__COMPILER_BARRIER
. __COMPILER_BARRIER 
is
 
ignÜed
.

128 
	#__COMPILER_BARRIER
(è()0

	)

135 #–ià
defšed
 ( 
__TASKING__
 )

142 #iâdeà 
__ASM


143 
	#__ASM
 
__asm


	)

145 #iâdeà 
__INLINE


146 
	#__INLINE
 
šlše


	)

148 #iâdeà 
__STATIC_INLINE


149 
	#__STATIC_INLINE
 
šlše


	)

151 #iâdeà 
__STATIC_FORCEINLINE


152 
	#__STATIC_FORCEINLINE
 
__STATIC_INLINE


	)

154 #iâdeà 
__NO_RETURN


155 
	#__NO_RETURN
 
	`__©Œibu‹__
((
nÜ‘uº
))

	)

157 #iâdeà 
__USED


158 
	#__USED
 
	`__©Œibu‹__
((
u£d
))

	)

160 #iâdeà 
__WEAK


161 
	#__WEAK
 
	`__©Œibu‹__
((
w—k
))

	)

163 #iâdeà 
__PACKED


164 
	#__PACKED
 
__·cked__


	)

166 #iâdeà 
__PACKED_STRUCT


167 
	#__PACKED_STRUCT
 
__·cked__


	)

169 #iâdeà 
__PACKED_UNION


170 
	#__PACKED_UNION
 
__·cked__


	)

172 #iâdeà 
__UNALIGNED_UINT32


173 
__·cked__
 
	gT_UINT32
 { 
ušt32_t
 
	gv
; };

174 
	#__UNALIGNED_UINT32
(
x
è(((
T_UINT32
 *)(x))->
v
)

	)

176 #iâdeà 
__UNALIGNED_UINT16_WRITE


177 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ušt16_t
 
	gv
; };

178 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v®
è()((((
T_UINT16_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

180 #iâdeà 
__UNALIGNED_UINT16_READ


181 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ušt16_t
 
	gv
; };

182 
	#__UNALIGNED_UINT16_READ
(
addr
è(((cÚ¡ 
T_UINT16_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

184 #iâdeà 
__UNALIGNED_UINT32_WRITE


185 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ušt32_t
 
	gv
; };

186 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v®
è()((((
T_UINT32_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

188 #iâdeà 
__UNALIGNED_UINT32_READ


189 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ušt32_t
 
	gv
; };

190 
	#__UNALIGNED_UINT32_READ
(
addr
è(((cÚ¡ 
T_UINT32_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

192 #iâdeà 
__ALIGNED


193 
	#__ALIGNED
(
x
è
	`__®ign
(x)

	)

195 #iâdeà 
__RESTRICT


196 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__RESTRICT
. __RESTRICT 
is
 
ignÜed
.

197 
	#__RESTRICT


	)

199 #iâdeà 
__COMPILER_BARRIER


200 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__COMPILER_BARRIER
. __COMPILER_BARRIER 
is
 
ignÜed
.

201 
	#__COMPILER_BARRIER
(è()0

	)

208 #–ià
defšed
 ( 
__CSMC__
 )

209 
	~<cmsis_csm.h
>

211 #iâdeà 
__ASM


212 
	#__ASM
 
_asm


	)

214 #iâdeà 
__INLINE


215 
	#__INLINE
 
šlše


	)

217 #iâdeà 
__STATIC_INLINE


218 
	#__STATIC_INLINE
 
šlše


	)

220 #iâdeà 
__STATIC_FORCEINLINE


221 
	#__STATIC_FORCEINLINE
 
__STATIC_INLINE


	)

223 #iâdeà 
__NO_RETURN


225 
	#__NO_RETURN


	)

227 #iâdeà 
__USED


228 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__USED
. __USED 
is
 
ignÜed
.

229 
	#__USED


	)

231 #iâdeà 
__WEAK


232 
	#__WEAK
 
__w—k


	)

234 #iâdeà 
__PACKED


235 
	#__PACKED
 @
·cked


	)

237 #iâdeà 
__PACKED_STRUCT


238 
	#__PACKED_STRUCT
 @
·cked
 

	)

240 #iâdeà 
__PACKED_UNION


241 
	#__PACKED_UNION
 @
·cked
 

	)

243 #iâdeà 
__UNALIGNED_UINT32


244 @
·cked
 
	sT_UINT32
 { 
ušt32_t
 
	mv
; };

245 
	#__UNALIGNED_UINT32
(
x
è(((
T_UINT32
 *)(x))->
v
)

	)

247 #iâdeà 
__UNALIGNED_UINT16_WRITE


248 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ušt16_t
 
	gv
; };

249 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v®
è()((((
T_UINT16_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

251 #iâdeà 
__UNALIGNED_UINT16_READ


252 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ušt16_t
 
	gv
; };

253 
	#__UNALIGNED_UINT16_READ
(
addr
è(((cÚ¡ 
T_UINT16_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

255 #iâdeà 
__UNALIGNED_UINT32_WRITE


256 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ušt32_t
 
	gv
; };

257 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v®
è()((((
T_UINT32_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

259 #iâdeà 
__UNALIGNED_UINT32_READ


260 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ušt32_t
 
	gv
; };

261 
	#__UNALIGNED_UINT32_READ
(
addr
è(((cÚ¡ 
T_UINT32_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

263 #iâdeà 
__ALIGNED


264 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__ALIGNED
. __ALIGNED 
is
 
ignÜed
.

265 
	#__ALIGNED
(
x
)

	)

267 #iâdeà 
__RESTRICT


268 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__RESTRICT
. __RESTRICT 
is
 
ignÜed
.

269 
	#__RESTRICT


	)

271 #iâdeà 
__COMPILER_BARRIER


272 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__COMPILER_BARRIER
. __COMPILER_BARRIER 
is
 
ignÜed
.

273 
	#__COMPILER_BARRIER
(è()0

	)

278 #”rÜ 
Unknown
 
compž”
.

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\cmsis\cmsis_gcc.h

25 #iâdeà
__CMSIS_GCC_H


26 
	#__CMSIS_GCC_H


	)

29 #´agm¨
GCC
 
dŸgno¡ic
 
push


30 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wsign-conversion"

31 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wconversion"

32 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wunused-parameter"

35 #iâdeà
__has_bužtš


36 
	#__has_bužtš
(
x
è(0)

	)

40 #iâdeà 
__ASM


41 
	#__ASM
 
__asm


	)

43 #iâdeà 
__INLINE


44 
	#__INLINE
 
šlše


	)

46 #iâdeà 
__STATIC_INLINE


47 
	#__STATIC_INLINE
 
šlše


	)

49 #iâdeà 
__STATIC_FORCEINLINE


50 
	#__STATIC_FORCEINLINE
 
	`__©Œibu‹__
((
®ways_šlše
)è
šlše


	)

52 #iâdeà 
__NO_RETURN


53 
	#__NO_RETURN
 
	`__©Œibu‹__
((
__nÜ‘uº__
))

	)

55 #iâdeà 
__USED


56 
	#__USED
 
	`__©Œibu‹__
((
u£d
))

	)

58 #iâdeà 
__WEAK


59 
	#__WEAK
 
	`__©Œibu‹__
((
w—k
))

	)

61 #iâdeà 
__PACKED


62 
	#__PACKED
 
	`__©Œibu‹__
((
·cked
, 
	`®igÃd
(1)))

	)

64 #iâdeà 
__PACKED_STRUCT


65 
	#__PACKED_STRUCT
 
	`__©Œibu‹__
((
·cked
, 
	`®igÃd
(1)))

	)

67 #iâdeà 
__PACKED_UNION


68 
	#__PACKED_UNION
 
	`__©Œibu‹__
((
·cked
, 
	`®igÃd
(1)))

	)

70 #iâdeà 
__UNALIGNED_UINT32


71 #´agm¨
GCC
 
dŸgno¡ic
 
push


72 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

73 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wattributes"

74 
__©Œibu‹__
((
·cked
)è
	gT_UINT32
 { 
ušt32_t
 
	gv
; };

75 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


76 
	#__UNALIGNED_UINT32
(
x
è(((
T_UINT32
 *)(x))->
v
)

	)

78 #iâdeà 
__UNALIGNED_UINT16_WRITE


79 #´agm¨
GCC
 
dŸgno¡ic
 
push


80 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

81 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wattributes"

82 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ušt16_t
 
	gv
; };

83 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


84 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v®
è()((((
T_UINT16_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

86 #iâdeà 
__UNALIGNED_UINT16_READ


87 #´agm¨
GCC
 
dŸgno¡ic
 
push


88 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

89 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wattributes"

90 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ušt16_t
 
	gv
; };

91 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


92 
	#__UNALIGNED_UINT16_READ
(
addr
è(((cÚ¡ 
T_UINT16_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

94 #iâdeà 
__UNALIGNED_UINT32_WRITE


95 #´agm¨
GCC
 
dŸgno¡ic
 
push


96 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

97 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wattributes"

98 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ušt32_t
 
	gv
; };

99 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


100 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v®
è()((((
T_UINT32_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

102 #iâdeà 
__UNALIGNED_UINT32_READ


103 #´agm¨
GCC
 
dŸgno¡ic
 
push


104 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

105 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wattributes"

106 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ušt32_t
 
	gv
; };

107 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


108 
	#__UNALIGNED_UINT32_READ
(
addr
è(((cÚ¡ 
T_UINT32_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

110 #iâdeà 
__ALIGNED


111 
	#__ALIGNED
(
x
è
	`__©Œibu‹__
((
	`®igÃd
(x)))

	)

113 #iâdeà 
__RESTRICT


114 
	#__RESTRICT
 
__»¡riù


	)

116 #iâdeà 
__COMPILER_BARRIER


117 
	#__COMPILER_BARRIER
(è
__ASM
 vÞ©že("":::"memÜy")

	)

122 #iâdeà
__PROGRAM_START


131 
__STATIC_FORCEINLINE
 
__NO_RETURN
 
	$__cmsis_¡¬t
()

133 
	`_¡¬t
(è
__NO_RETURN
;

136 
ušt32_t
 cÚ¡* 
¤c
;

137 
ušt32_t
* 
de¡
;

138 
ušt32_t
 
wËn
;

139 } 
	t__cÝy_bË_t
;

142 
ušt32_t
* 
de¡
;

143 
ušt32_t
 
wËn
;

144 } 
	t__z”o_bË_t
;

146 cÚ¡ 
__cÝy_bË_t
 
__cÝy_bË_¡¬t__
;

147 cÚ¡ 
__cÝy_bË_t
 
__cÝy_bË_’d__
;

148 cÚ¡ 
__z”o_bË_t
 
__z”o_bË_¡¬t__
;

149 cÚ¡ 
__z”o_bË_t
 
__z”o_bË_’d__
;

151 
__cÝy_bË_t
 cÚ¡* 
pTabË
 = &
__cÝy_bË_¡¬t__
;…TabË < &
__cÝy_bË_’d__
; ++pTable) {

152 
ušt32_t
 
i
=0u; i<
pTabË
->
wËn
; ++i) {

153 
pTabË
->
de¡
[
i
] =…TabË->
¤c
[i];

157 
__z”o_bË_t
 cÚ¡* 
pTabË
 = &
__z”o_bË_¡¬t__
;…TabË < &
__z”o_bË_’d__
; ++pTable) {

158 
ušt32_t
 
i
=0u; i<
pTabË
->
wËn
; ++i) {

159 
pTabË
->
de¡
[
i
] = 0u;

163 
	`_¡¬t
();

164 
	}
}

166 
	#__PROGRAM_START
 
__cmsis_¡¬t


	)

169 #iâdeà
__INITIAL_SP


170 
	#__INITIAL_SP
 
__SckTÝ


	)

173 #iâdeà
__STACK_LIMIT


174 
	#__STACK_LIMIT
 
__SckLim™


	)

177 #iâdeà
__VECTOR_TABLE


178 
	#__VECTOR_TABLE
 
__VeùÜs


	)

181 #iâdeà
__VECTOR_TABLE_ATTRIBUTE


182 
	#__VECTOR_TABLE_ATTRIBUTE
 
	`__©Œibu‹
((
u£d
, 
	`£ùiÚ
(".veùÜs")))

	)

196 
__STATIC_FORCEINLINE
 
	$__’abË_œq
()

198 
__ASM
 volatile ("cpsie i" : : : "memory");

199 
	}
}

207 
__STATIC_FORCEINLINE
 
	$__di§bË_œq
()

209 
__ASM
 volatile ("cpsid i" : : : "memory");

210 
	}
}

218 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

220 
ušt32_t
 
»suÉ
;

222 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

223 (
»suÉ
);

224 
	}
}

227 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

233 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_CONTROL_NS
()

235 
ušt32_t
 
»suÉ
;

237 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ_ns" : "ô" (
»suÉ
) );

238 (
»suÉ
);

239 
	}
}

248 
__STATIC_FORCEINLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

250 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) : "memory");

251 
	}
}

254 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

260 
__STATIC_FORCEINLINE
 
	$__TZ_£t_CONTROL_NS
(
ušt32_t
 
cÚŒÞ
)

262 
__ASM
 vÞ©ž("MSR cÚŒÞ_ns, %0" : : "r" (
cÚŒÞ
) : "memory");

263 
	}
}

272 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_IPSR
()

274 
ušt32_t
 
»suÉ
;

276 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

277 (
»suÉ
);

278 
	}
}

286 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_APSR
()

288 
ušt32_t
 
»suÉ
;

290 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

291 (
»suÉ
);

292 
	}
}

300 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_xPSR
()

302 
ušt32_t
 
»suÉ
;

304 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

305 (
»suÉ
);

306 
	}
}

314 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_PSP
()

316 
ušt32_t
 
»suÉ
;

318 
__ASM
 vÞ©ž("MRS %0,…¥" : "ô" (
»suÉ
) );

319 (
»suÉ
);

320 
	}
}

323 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

329 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_PSP_NS
()

331 
ušt32_t
 
»suÉ
;

333 
__ASM
 vÞ©ž("MRS %0,…¥_ns" : "ô" (
»suÉ
) );

334 (
»suÉ
);

335 
	}
}

344 
__STATIC_FORCEINLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

346 
__ASM
 vÞ©ž("MSR…¥, %0" : : "r" (
tÝOfProcSck
) : );

347 
	}
}

350 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

356 
__STATIC_FORCEINLINE
 
	$__TZ_£t_PSP_NS
(
ušt32_t
 
tÝOfProcSck
)

358 
__ASM
 vÞ©ž("MSR…¥_ns, %0" : : "r" (
tÝOfProcSck
) : );

359 
	}
}

368 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_MSP
()

370 
ušt32_t
 
»suÉ
;

372 
__ASM
 vÞ©ž("MRS %0, m¥" : "ô" (
»suÉ
) );

373 (
»suÉ
);

374 
	}
}

377 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

383 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_MSP_NS
()

385 
ušt32_t
 
»suÉ
;

387 
__ASM
 vÞ©ž("MRS %0, m¥_ns" : "ô" (
»suÉ
) );

388 (
»suÉ
);

389 
	}
}

398 
__STATIC_FORCEINLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

400 
__ASM
 vÞ©ž("MSR m¥, %0" : : "r" (
tÝOfMašSck
) : );

401 
	}
}

404 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

410 
__STATIC_FORCEINLINE
 
	$__TZ_£t_MSP_NS
(
ušt32_t
 
tÝOfMašSck
)

412 
__ASM
 vÞ©ž("MSR m¥_ns, %0" : : "r" (
tÝOfMašSck
) : );

413 
	}
}

417 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

423 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_SP_NS
()

425 
ušt32_t
 
»suÉ
;

427 
__ASM
 vÞ©ž("MRS %0, sp_ns" : "ô" (
»suÉ
) );

428 (
»suÉ
);

429 
	}
}

437 
__STATIC_FORCEINLINE
 
	$__TZ_£t_SP_NS
(
ušt32_t
 
tÝOfSck
)

439 
__ASM
 vÞ©ž("MSR sp_ns, %0" : : "r" (
tÝOfSck
) : );

440 
	}
}

449 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

451 
ušt32_t
 
»suÉ
;

453 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) :: "memory");

454 (
»suÉ
);

455 
	}
}

458 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

464 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_PRIMASK_NS
()

466 
ušt32_t
 
»suÉ
;

468 
__ASM
 vÞ©ž("MRS %0,…rimask_ns" : "ô" (
»suÉ
) :: "memory");

469 (
»suÉ
);

470 
	}
}

479 
__STATIC_FORCEINLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

481 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) : "memory");

482 
	}
}

485 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

491 
__STATIC_FORCEINLINE
 
	$__TZ_£t_PRIMASK_NS
(
ušt32_t
 
´iMask
)

493 
__ASM
 vÞ©ž("MSR…rimask_ns, %0" : : "r" (
´iMask
) : "memory");

494 
	}
}

498 #ià((
defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

499 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

500 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

506 
__STATIC_FORCEINLINE
 
	$__’abË_çuÉ_œq
()

508 
__ASM
 volatile ("cpsie f" : : : "memory");

509 
	}
}

517 
__STATIC_FORCEINLINE
 
	$__di§bË_çuÉ_œq
()

519 
__ASM
 volatile ("cpsid f" : : : "memory");

520 
	}
}

528 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

530 
ušt32_t
 
»suÉ
;

532 
__ASM
 vÞ©ž("MRS %0, ba£´i" : "ô" (
»suÉ
) );

533 (
»suÉ
);

534 
	}
}

537 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

543 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_BASEPRI_NS
()

545 
ušt32_t
 
»suÉ
;

547 
__ASM
 vÞ©ž("MRS %0, ba£´i_ns" : "ô" (
»suÉ
) );

548 (
»suÉ
);

549 
	}
}

558 
__STATIC_FORCEINLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

560 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
ba£Pri
) : "memory");

561 
	}
}

564 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

570 
__STATIC_FORCEINLINE
 
	$__TZ_£t_BASEPRI_NS
(
ušt32_t
 
ba£Pri
)

572 
__ASM
 vÞ©ž("MSR ba£´i_ns, %0" : : "r" (
ba£Pri
) : "memory");

573 
	}
}

583 
__STATIC_FORCEINLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
ba£Pri
)

585 
__ASM
 vÞ©ž("MSR ba£´i_max, %0" : : "r" (
ba£Pri
) : "memory");

586 
	}
}

594 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

596 
ušt32_t
 
»suÉ
;

598 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

599 (
»suÉ
);

600 
	}
}

603 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

609 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_FAULTMASK_NS
()

611 
ušt32_t
 
»suÉ
;

613 
__ASM
 vÞ©ž("MRS %0, fauÉmask_ns" : "ô" (
»suÉ
) );

614 (
»suÉ
);

615 
	}
}

624 
__STATIC_FORCEINLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

626 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) : "memory");

627 
	}
}

630 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

636 
__STATIC_FORCEINLINE
 
	$__TZ_£t_FAULTMASK_NS
(
ušt32_t
 
çuÉMask
)

638 
__ASM
 vÞ©ž("MSR fauÉmask_ns, %0" : : "r" (
çuÉMask
) : "memory");

639 
	}
}

643 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

644 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

647 #ià((
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

648 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

659 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_PSPLIM
()

661 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

662 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

666 
ušt32_t
 
»suÉ
;

667 
__ASM
 vÞ©ž("MRS %0,…¥lim" : "ô" (
»suÉ
) );

668  
»suÉ
;

670 
	}
}

672 #ià(
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3))

681 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_PSPLIM_NS
()

683 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

687 
ušt32_t
 
»suÉ
;

688 
__ASM
 vÞ©ž("MRS %0,…¥lim_ns" : "ô" (
»suÉ
) );

689  
»suÉ
;

691 
	}
}

704 
__STATIC_FORCEINLINE
 
	$__£t_PSPLIM
(
ušt32_t
 
ProcSckPŒLim™
)

706 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

707 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

709 ()
ProcSckPŒLim™
;

711 
__ASM
 vÞ©ž("MSR…¥lim, %0" : : "r" (
ProcSckPŒLim™
));

713 
	}
}

716 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

725 
__STATIC_FORCEINLINE
 
	$__TZ_£t_PSPLIM_NS
(
ušt32_t
 
ProcSckPŒLim™
)

727 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

729 ()
ProcSckPŒLim™
;

731 
__ASM
 vÞ©ž("MSR…¥lim_ns, %0\n" : : "r" (
ProcSckPŒLim™
));

733 
	}
}

746 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_MSPLIM
()

748 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

749 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

753 
ušt32_t
 
»suÉ
;

754 
__ASM
 vÞ©ž("MRS %0, m¥lim" : "ô" (
»suÉ
) );

755  
»suÉ
;

757 
	}
}

760 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

769 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_MSPLIM_NS
()

771 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

775 
ušt32_t
 
»suÉ
;

776 
__ASM
 vÞ©ž("MRS %0, m¥lim_ns" : "ô" (
»suÉ
) );

777  
»suÉ
;

779 
	}
}

792 
__STATIC_FORCEINLINE
 
	$__£t_MSPLIM
(
ušt32_t
 
MašSckPŒLim™
)

794 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

795 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

797 ()
MašSckPŒLim™
;

799 
__ASM
 vÞ©ž("MSR m¥lim, %0" : : "r" (
MašSckPŒLim™
));

801 
	}
}

804 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

813 
__STATIC_FORCEINLINE
 
	$__TZ_£t_MSPLIM_NS
(
ušt32_t
 
MašSckPŒLim™
)

815 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

817 ()
MašSckPŒLim™
;

819 
__ASM
 vÞ©ž("MSR m¥lim_ns, %0" : : "r" (
MašSckPŒLim™
));

821 
	}
}

825 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (
	g__ARM_ARCH_8M_BASE__
 == 1)) ) */

833 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

835 #ià((
	`defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

836 (
	`defšed
 (
__FPU_USED
 ) && (__FPU_USED == 1U)) )

837 #ià
	`__has_bužtš
(
__bužtš_¬m_g‘_åsü
)

841  
	`__bužtš_¬m_g‘_åsü
();

843 
ušt32_t
 
»suÉ
;

845 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

846 (
»suÉ
);

851 
	}
}

859 
__STATIC_FORCEINLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

861 #ià((
	`defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

862 (
	`defšed
 (
__FPU_USED
 ) && (__FPU_USED == 1U)) )

863 #ià
	`__has_bužtš
(
__bužtš_¬m_£t_åsü
)

867 
	`__bužtš_¬m_£t_åsü
(
åsü
);

869 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) : "vfpcc", "memory");

872 ()
åsü
;

874 
	}
}

889 #ià
defšed
 (
__thumb__
è&& !defšed (
__thumb2__
)

890 
	#__CMSIS_GCC_OUT_REG
(
r
è"ö" (r)

	)

891 
	#__CMSIS_GCC_RW_REG
(
r
è"+l" (r)

	)

892 
	#__CMSIS_GCC_USE_REG
(
r
è"l" (r)

	)

894 
	#__CMSIS_GCC_OUT_REG
(
r
è"ô" (r)

	)

895 
	#__CMSIS_GCC_RW_REG
(
r
è"+r" (r)

	)

896 
	#__CMSIS_GCC_USE_REG
(
r
è"r" (r)

	)

903 
	#__NOP
(è
__ASM
 vÞ©ž("nÝ")

	)

909 
	#__WFI
(è
__ASM
 vÞ©ž("wfi")

	)

917 
	#__WFE
(è
__ASM
 vÞ©ž("wã")

	)

924 
	#__SEV
(è
__ASM
 vÞ©ž("£v")

	)

933 
__STATIC_FORCEINLINE
 
	$__ISB
()

935 
__ASM
 volatile ("isb 0xF":::"memory");

936 
	}
}

944 
__STATIC_FORCEINLINE
 
	$__DSB
()

946 
__ASM
 volatile ("dsb 0xF":::"memory");

947 
	}
}

955 
__STATIC_FORCEINLINE
 
	$__DMB
()

957 
__ASM
 volatile ("dmb 0xF":::"memory");

958 
	}
}

967 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

969 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 5)

970  
	`__bužtš_bsw­32
(
v®ue
);

972 
ušt32_t
 
»suÉ
;

974 
__ASM
 vÞ©ž("»v %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

975  
»suÉ
;

977 
	}
}

986 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

988 
ušt32_t
 
»suÉ
;

990 
__ASM
 vÞ©ž("»v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

991  
»suÉ
;

992 
	}
}

1001 
__STATIC_FORCEINLINE
 
št16_t
 
	$__REVSH
(
št16_t
 
v®ue
)

1003 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

1004  (
št16_t
)
	`__bužtš_bsw­16
(
v®ue
);

1006 
št16_t
 
»suÉ
;

1008 
__ASM
 vÞ©ž("»vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

1009  
»suÉ
;

1011 
	}
}

1021 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1023 
Ý2
 %= 32U;

1024 ià(
Ý2
 == 0U)

1026  
Ý1
;

1028  (
Ý1
 >> 
Ý2
) | (op1 << (32U - op2));

1029 
	}
}

1039 
	#__BKPT
(
v®ue
è
__ASM
 vÞ©ž("bk± "#v®ue)

	)

1048 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

1050 
ušt32_t
 
»suÉ
;

1052 #ià((
	`defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

1053 (
	`defšed
 (
__ARM_ARCH_7EM__
 ) && (__ARM_ARCH_7EM__ == 1)) || \

1054 (
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

1055 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

1057 
ušt32_t
 
s
 = (4U * 8U) - 1U;

1059 
»suÉ
 = 
v®ue
;

1060 
v®ue
 >>= 1U; value != 0U; value >>= 1U)

1062 
»suÉ
 <<= 1U;

1063 
»suÉ
 |ð
v®ue
 & 1U;

1064 
s
--;

1066 
»suÉ
 <<ð
s
;

1068  
»suÉ
;

1069 
	}
}

1078 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__CLZ
(
ušt32_t
 
v®ue
)

1089 ià(
v®ue
 == 0U)

1093  
	`__bužtš_þz
(
v®ue
);

1094 
	}
}

1097 #ià((
defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

1098 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1099 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1100 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

1107 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__LDREXB
(vÞ©ž
ušt8_t
 *
addr
)

1109 
ušt32_t
 
»suÉ
;

1111 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

1112 
__ASM
 vÞ©ž("ld»xb %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

1117 
__ASM
 vÞ©ž("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

1119  ((
ušt8_t
è
»suÉ
);

1120 
	}
}

1129 
__STATIC_FORCEINLINE
 
ušt16_t
 
	$__LDREXH
(vÞ©ž
ušt16_t
 *
addr
)

1131 
ušt32_t
 
»suÉ
;

1133 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

1134 
__ASM
 vÞ©ž("ld»xh %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

1139 
__ASM
 vÞ©ž("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

1141  ((
ušt16_t
è
»suÉ
);

1142 
	}
}

1151 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__LDREXW
(vÞ©ž
ušt32_t
 *
addr
)

1153 
ušt32_t
 
»suÉ
;

1155 
__ASM
 vÞ©ž("ld»x %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

1156 (
»suÉ
);

1157 
	}
}

1168 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

1170 
ušt32_t
 
»suÉ
;

1172 
__ASM
 vÞ©ž("¡»xb %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

1173 (
»suÉ
);

1174 
	}
}

1185 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

1187 
ušt32_t
 
»suÉ
;

1189 
__ASM
 vÞ©ž("¡»xh %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

1190 (
»suÉ
);

1191 
	}
}

1202 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

1204 
ušt32_t
 
»suÉ
;

1206 
__ASM
 vÞ©ž("¡»x %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" (
v®ue
) );

1207 (
»suÉ
);

1208 
	}
}

1215 
__STATIC_FORCEINLINE
 
	$__CLREX
()

1217 
__ASM
 volatile ("clrex" ::: "memory");

1218 
	}
}

1221 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1222 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1223 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */

1226 #ià((
defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

1227 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (__ARM_ARCH_7EM__ == 1)) || \

1228 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

1236 
	#__SSAT
(
ARG1
,
ARG2
) \

1237 
__ex‹nsiÚ__
 \

1239 
št32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1240 
	`__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1241 
__RES
; \

1242 })

	)

1252 
	#__USAT
(
ARG1
,
ARG2
) \

1253 
__ex‹nsiÚ__
 \

1255 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1256 
	`__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1257 
__RES
; \

1258 })

	)

1268 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

1270 
ušt32_t
 
»suÉ
;

1272 
__ASM
 vÞ©ž("¼x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

1273 (
»suÉ
);

1274 
	}
}

1283 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__LDRBT
(vÞ©ž
ušt8_t
 *
±r
)

1285 
ušt32_t
 
»suÉ
;

1287 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

1288 
__ASM
 vÞ©ž("ldrbˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1293 
__ASM
 vÞ©ž("ldrbˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
±r
) : "memory" );

1295  ((
ušt8_t
è
»suÉ
);

1296 
	}
}

1305 
__STATIC_FORCEINLINE
 
ušt16_t
 
	$__LDRHT
(vÞ©ž
ušt16_t
 *
±r
)

1307 
ušt32_t
 
»suÉ
;

1309 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

1310 
__ASM
 vÞ©ž("ldrhˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1315 
__ASM
 vÞ©ž("ldrhˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
±r
) : "memory" );

1317  ((
ušt16_t
è
»suÉ
);

1318 
	}
}

1327 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__LDRT
(vÞ©ž
ušt32_t
 *
±r
)

1329 
ušt32_t
 
»suÉ
;

1331 
__ASM
 vÞ©ž("ld¹ %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1332 (
»suÉ
);

1333 
	}
}

1342 
__STATIC_FORCEINLINE
 
	$__STRBT
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1344 
__ASM
 vÞ©ž("¡rbˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1345 
	}
}

1354 
__STATIC_FORCEINLINE
 
	$__STRHT
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1356 
__ASM
 vÞ©ž("¡rhˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1357 
	}
}

1366 
__STATIC_FORCEINLINE
 
	$__STRT
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1368 
__ASM
 vÞ©ž("¡¹ %1, %0" : "=Q" (*
±r
è: "r" (
v®ue
) );

1369 
	}
}

1372 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1373 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

1382 
__STATIC_FORCEINLINE
 
št32_t
 
	$__SSAT
(
št32_t
 
v®
, 
ušt32_t
 
§t
)

1384 ià((
§t
 >= 1U) && (sat <= 32U))

1386 cÚ¡ 
št32_t
 
max
 = (št32_t)((1U << (
§t
 - 1U)) - 1U);

1387 cÚ¡ 
št32_t
 
mš
 = -1 - 
max
 ;

1388 ià(
v®
 > 
max
)

1390  
max
;

1392 ià(
v®
 < 
mš
)

1394  
mš
;

1397  
v®
;

1398 
	}
}

1407 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USAT
(
št32_t
 
v®
, 
ušt32_t
 
§t
)

1409 ià(
§t
 <= 31U)

1411 cÚ¡ 
ušt32_t
 
max
 = ((1U << 
§t
) - 1U);

1412 ià(
v®
 > (
št32_t
)
max
)

1414  
max
;

1416 ià(
v®
 < 0)

1421  (
ušt32_t
)
v®
;

1422 
	}
}

1425 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1426 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

1429 #ià((
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1430 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

1437 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__LDAB
(vÞ©ž
ušt8_t
 *
±r
)

1439 
ušt32_t
 
»suÉ
;

1441 
__ASM
 vÞ©ž("ldab %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1442  ((
ušt8_t
è
»suÉ
);

1443 
	}
}

1452 
__STATIC_FORCEINLINE
 
ušt16_t
 
	$__LDAH
(vÞ©ž
ušt16_t
 *
±r
)

1454 
ušt32_t
 
»suÉ
;

1456 
__ASM
 vÞ©ž("ldah %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1457  ((
ušt16_t
è
»suÉ
);

1458 
	}
}

1467 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__LDA
(vÞ©ž
ušt32_t
 *
±r
)

1469 
ušt32_t
 
»suÉ
;

1471 
__ASM
 vÞ©ž("ld¨%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1472 (
»suÉ
);

1473 
	}
}

1482 
__STATIC_FORCEINLINE
 
	$__STLB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1484 
__ASM
 vÞ©ž("¡lb %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1485 
	}
}

1494 
__STATIC_FORCEINLINE
 
	$__STLH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1496 
__ASM
 vÞ©ž("¡lh %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1497 
	}
}

1506 
__STATIC_FORCEINLINE
 
	$__STL
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1508 
__ASM
 vÞ©ž("¡È%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1509 
	}
}

1518 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__LDAEXB
(vÞ©ž
ušt8_t
 *
±r
)

1520 
ušt32_t
 
»suÉ
;

1522 
__ASM
 vÞ©ž("ld«xb %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1523  ((
ušt8_t
è
»suÉ
);

1524 
	}
}

1533 
__STATIC_FORCEINLINE
 
ušt16_t
 
	$__LDAEXH
(vÞ©ž
ušt16_t
 *
±r
)

1535 
ušt32_t
 
»suÉ
;

1537 
__ASM
 vÞ©ž("ld«xh %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1538  ((
ušt16_t
è
»suÉ
);

1539 
	}
}

1548 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__LDAEX
(vÞ©ž
ušt32_t
 *
±r
)

1550 
ušt32_t
 
»suÉ
;

1552 
__ASM
 vÞ©ž("ld«x %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1553 (
»suÉ
);

1554 
	}
}

1565 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STLEXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1567 
ušt32_t
 
»suÉ
;

1569 
__ASM
 vÞ©ž("¡Ëxb %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1570 (
»suÉ
);

1571 
	}
}

1582 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STLEXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1584 
ušt32_t
 
»suÉ
;

1586 
__ASM
 vÞ©ž("¡Ëxh %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1587 (
»suÉ
);

1588 
	}
}

1599 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STLEX
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1601 
ušt32_t
 
»suÉ
;

1603 
__ASM
 vÞ©ž("¡Ëx %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1604 (
»suÉ
);

1605 
	}
}

1608 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (
	g__ARM_ARCH_8M_BASE__
 == 1)) ) */

1619 #ià(
defšed
 (
__ARM_FEATURE_DSP
) && (__ARM_FEATURE_DSP == 1))

1621 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1623 
ušt32_t
 
»suÉ
;

1625 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1626 (
»suÉ
);

1627 
	}
}

1629 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1631 
ušt32_t
 
»suÉ
;

1633 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1634 (
»suÉ
);

1635 
	}
}

1637 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1639 
ušt32_t
 
»suÉ
;

1641 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1642 (
»suÉ
);

1643 
	}
}

1645 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1647 
ušt32_t
 
»suÉ
;

1649 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1650 (
»suÉ
);

1651 
	}
}

1653 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1655 
ušt32_t
 
»suÉ
;

1657 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1658 (
»suÉ
);

1659 
	}
}

1661 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1663 
ušt32_t
 
»suÉ
;

1665 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1666 (
»suÉ
);

1667 
	}
}

1670 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1672 
ušt32_t
 
»suÉ
;

1674 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1675 (
»suÉ
);

1676 
	}
}

1678 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1680 
ušt32_t
 
»suÉ
;

1682 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1683 (
»suÉ
);

1684 
	}
}

1686 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1688 
ušt32_t
 
»suÉ
;

1690 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1691 (
»suÉ
);

1692 
	}
}

1694 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1696 
ušt32_t
 
»suÉ
;

1698 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1699 (
»suÉ
);

1700 
	}
}

1702 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1704 
ušt32_t
 
»suÉ
;

1706 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1707 (
»suÉ
);

1708 
	}
}

1710 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1712 
ušt32_t
 
»suÉ
;

1714 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1715 (
»suÉ
);

1716 
	}
}

1719 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1721 
ušt32_t
 
»suÉ
;

1723 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1724 (
»suÉ
);

1725 
	}
}

1727 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1729 
ušt32_t
 
»suÉ
;

1731 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1732 (
»suÉ
);

1733 
	}
}

1735 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1737 
ušt32_t
 
»suÉ
;

1739 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1740 (
»suÉ
);

1741 
	}
}

1743 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1745 
ušt32_t
 
»suÉ
;

1747 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1748 (
»suÉ
);

1749 
	}
}

1751 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1753 
ušt32_t
 
»suÉ
;

1755 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1756 (
»suÉ
);

1757 
	}
}

1759 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1761 
ušt32_t
 
»suÉ
;

1763 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1764 (
»suÉ
);

1765 
	}
}

1767 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1769 
ušt32_t
 
»suÉ
;

1771 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1772 (
»suÉ
);

1773 
	}
}

1775 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1777 
ušt32_t
 
»suÉ
;

1779 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1780 (
»suÉ
);

1781 
	}
}

1783 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1785 
ušt32_t
 
»suÉ
;

1787 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1788 (
»suÉ
);

1789 
	}
}

1791 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1793 
ušt32_t
 
»suÉ
;

1795 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1796 (
»suÉ
);

1797 
	}
}

1799 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1801 
ušt32_t
 
»suÉ
;

1803 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1804 (
»suÉ
);

1805 
	}
}

1807 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1809 
ušt32_t
 
»suÉ
;

1811 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1812 (
»suÉ
);

1813 
	}
}

1815 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1817 
ušt32_t
 
»suÉ
;

1819 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1820 (
»suÉ
);

1821 
	}
}

1823 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1825 
ušt32_t
 
»suÉ
;

1827 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1828 (
»suÉ
);

1829 
	}
}

1831 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1833 
ušt32_t
 
»suÉ
;

1835 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1836 (
»suÉ
);

1837 
	}
}

1839 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1841 
ušt32_t
 
»suÉ
;

1843 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1844 (
»suÉ
);

1845 
	}
}

1847 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1849 
ušt32_t
 
»suÉ
;

1851 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1852 (
»suÉ
);

1853 
	}
}

1855 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1857 
ušt32_t
 
»suÉ
;

1859 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1860 (
»suÉ
);

1861 
	}
}

1863 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1865 
ušt32_t
 
»suÉ
;

1867 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1868 (
»suÉ
);

1869 
	}
}

1871 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1873 
ušt32_t
 
»suÉ
;

1875 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1876 (
»suÉ
);

1877 
	}
}

1879 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1881 
ušt32_t
 
»suÉ
;

1883 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1884 (
»suÉ
);

1885 
	}
}

1887 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1889 
ušt32_t
 
»suÉ
;

1891 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1892 (
»suÉ
);

1893 
	}
}

1895 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1897 
ušt32_t
 
»suÉ
;

1899 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1900 (
»suÉ
);

1901 
	}
}

1903 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1905 
ušt32_t
 
»suÉ
;

1907 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1908 (
»suÉ
);

1909 
	}
}

1911 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1913 
ušt32_t
 
»suÉ
;

1915 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1916 (
»suÉ
);

1917 
	}
}

1919 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1921 
ušt32_t
 
»suÉ
;

1923 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1924 (
»suÉ
);

1925 
	}
}

1927 
	#__SSAT16
(
ARG1
,
ARG2
) \

1929 
št32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1930 
	`__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1931 
__RES
; \

1932 })

	)

1934 
	#__USAT16
(
ARG1
,
ARG2
) \

1936 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1937 
	`__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1938 
__RES
; \

1939 })

	)

1941 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

1943 
ušt32_t
 
»suÉ
;

1945 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1946 (
»suÉ
);

1947 
	}
}

1949 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1951 
ušt32_t
 
»suÉ
;

1953 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1954 (
»suÉ
);

1955 
	}
}

1957 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

1959 
ušt32_t
 
»suÉ
;

1961 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1962 (
»suÉ
);

1963 
	}
}

1965 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1967 
ušt32_t
 
»suÉ
;

1969 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1970 (
»suÉ
);

1971 
	}
}

1973 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1975 
ušt32_t
 
»suÉ
;

1977 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1978 (
»suÉ
);

1979 
	}
}

1981 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1983 
ušt32_t
 
»suÉ
;

1985 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1986 (
»suÉ
);

1987 
	}
}

1989 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1991 
ušt32_t
 
»suÉ
;

1993 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1994 (
»suÉ
);

1995 
	}
}

1997 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1999 
ušt32_t
 
»suÉ
;

2001 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

2002 (
»suÉ
);

2003 
	}
}

2005 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLALD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

2007 
	uÎ»g_u
{

2008 
ušt32_t
 
w32
[2];

2009 
ušt64_t
 
w64
;

2010 } 
Îr
;

2011 
Îr
.
w64
 = 
acc
;

2013 #iâdeà
__ARMEB__


2014 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2016 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2019 (
Îr
.
w64
);

2020 
	}
}

2022 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLALDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

2024 
	uÎ»g_u
{

2025 
ušt32_t
 
w32
[2];

2026 
ušt64_t
 
w64
;

2027 } 
Îr
;

2028 
Îr
.
w64
 = 
acc
;

2030 #iâdeà
__ARMEB__


2031 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2033 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2036 (
Îr
.
w64
);

2037 
	}
}

2039 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

2041 
ušt32_t
 
»suÉ
;

2043 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

2044 (
»suÉ
);

2045 
	}
}

2047 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

2049 
ušt32_t
 
»suÉ
;

2051 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

2052 (
»suÉ
);

2053 
	}
}

2055 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

2057 
ušt32_t
 
»suÉ
;

2059 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

2060 (
»suÉ
);

2061 
	}
}

2063 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

2065 
ušt32_t
 
»suÉ
;

2067 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

2068 (
»suÉ
);

2069 
	}
}

2071 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLSLD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

2073 
	uÎ»g_u
{

2074 
ušt32_t
 
w32
[2];

2075 
ušt64_t
 
w64
;

2076 } 
Îr
;

2077 
Îr
.
w64
 = 
acc
;

2079 #iâdeà
__ARMEB__


2080 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2082 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2085 (
Îr
.
w64
);

2086 
	}
}

2088 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLSLDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

2090 
	uÎ»g_u
{

2091 
ušt32_t
 
w32
[2];

2092 
ušt64_t
 
w64
;

2093 } 
Îr
;

2094 
Îr
.
w64
 = 
acc
;

2096 #iâdeà
__ARMEB__


2097 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2099 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2102 (
Îr
.
w64
);

2103 
	}
}

2105 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

2107 
ušt32_t
 
»suÉ
;

2109 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

2110 (
»suÉ
);

2111 
	}
}

2113 
__STATIC_FORCEINLINE
 
št32_t
 
	$__QADD
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

2115 
št32_t
 
»suÉ
;

2117 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

2118 (
»suÉ
);

2119 
	}
}

2121 
__STATIC_FORCEINLINE
 
št32_t
 
	$__QSUB
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

2123 
št32_t
 
»suÉ
;

2125 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

2126 (
»suÉ
);

2127 
	}
}

2130 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

2132 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

2133 
	`__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

2134 
__RES
; \

2135 })

	)

2137 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

2139 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

2140 ià(
ARG3
 == 0) \

2141 
	`__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

2143 
	`__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

2144 
__RES
; \

2145 })

	)

2148 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

2149 ((((
ušt32_t
)(
ARG2
)è<< (
ARG3
)è& 0xFFFF0000ULè)

	)

2151 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

2152 ((((
ušt32_t
)(
ARG2
)è>> (
ARG3
)è& 0x0000FFFFULè)

	)

2154 
__STATIC_FORCEINLINE
 
št32_t
 
	$__SMMLA
 (
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
, iÁ32_ˆ
Ý3
)

2156 
št32_t
 
»suÉ
;

2158 
__ASM
 vÞ©ž("smmÏ %0, %1, %2, %3" : "ô" (
»suÉ
): "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

2159 (
»suÉ
);

2160 
	}
}

2166 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\cmsis\cmsis_version.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CMSIS_VERSION_H


32 
	#__CMSIS_VERSION_H


	)

35 
	#__CM_CMSIS_VERSION_MAIN
 ( 5Uè

	)

36 
	#__CM_CMSIS_VERSION_SUB
 ( 3Uè

	)

37 
	#__CM_CMSIS_VERSION
 ((
__CM_CMSIS_VERSION_MAIN
 << 16U) | \

38 
__CM_CMSIS_VERSION_SUB
 )

	)

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\cmsis\core_cm4.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

34 
	~<¡dšt.h
>

36 #ifdeà
__ýlu¥lus


63 
	~"cmsis_v”siÚ.h
"

66 
	#__CM4_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
è

	)

67 
	#__CM4_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB
è

	)

68 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16U) | \

69 
__CM4_CMSIS_VERSION_SUB
 )

	)

71 
	#__CORTEX_M
 (4Uè

	)

76 #ià
defšed
 ( 
__CC_ARM
 )

77 #ià
defšed
 
__TARGET_FPU_VFP


78 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

79 
	#__FPU_USED
 1U

	)

82 
	#__FPU_USED
 0U

	)

85 
	#__FPU_USED
 0U

	)

88 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

89 #ià
defšed
 
__ARM_FP


90 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

91 
	#__FPU_USED
 1U

	)

94 
	#__FPU_USED
 0U

	)

97 
	#__FPU_USED
 0U

	)

100 #–ià
defšed
 ( 
__GNUC__
 )

101 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

102 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

103 
	#__FPU_USED
 1U

	)

106 
	#__FPU_USED
 0U

	)

109 
	#__FPU_USED
 0U

	)

112 #–ià
defšed
 ( 
__ICCARM__
 )

113 #ià
defšed
 
__ARMVFP__


114 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

115 
	#__FPU_USED
 1U

	)

118 
	#__FPU_USED
 0U

	)

121 
	#__FPU_USED
 0U

	)

124 #–ià
defšed
 ( 
__TI_ARM__
 )

125 #ià
defšed
 
__TI_VFP_SUPPORT__


126 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
 ( 
__TASKING__
 )

137 #ià
defšed
 
__FPU_VFP__


138 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__CSMC__
 )

149 #iàÐ
__CSMC__
 & 0x400U)

150 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

162 
	~"cmsis_compž”.h
"

165 #ifdeà
__ýlu¥lus


171 #iâdeà
__CMSIS_GENERIC


173 #iâdeà
__CORE_CM4_H_DEPENDANT


174 
	#__CORE_CM4_H_DEPENDANT


	)

176 #ifdeà
__ýlu¥lus


181 #ià
defšed
 
__CHECK_DEVICE_DEFINES


182 #iâdeà
__CM4_REV


183 
	#__CM4_REV
 0x0000U

	)

187 #iâdeà
__FPU_PRESENT


188 
	#__FPU_PRESENT
 0U

	)

192 #iâdeà
__MPU_PRESENT


193 
	#__MPU_PRESENT
 0U

	)

197 #iâdeà
__NVIC_PRIO_BITS


198 
	#__NVIC_PRIO_BITS
 3U

	)

202 #iâdeà
__V’dÜ_SysTickCÚfig


203 
	#__V’dÜ_SysTickCÚfig
 0U

	)

216 #ifdeà
__ýlu¥lus


217 
	#__I
 vÞ©ž

	)

219 
	#__I
 vÞ©žcÚ¡

	)

221 
	#__O
 vÞ©ž

	)

222 
	#__IO
 vÞ©ž

	)

225 
	#__IM
 vÞ©žcÚ¡

	)

226 
	#__OM
 vÞ©ž

	)

227 
	#__IOM
 vÞ©ž

	)

263 
ušt32_t
 
_»£rved0
:16;

264 
ušt32_t
 
GE
:4;

265 
ušt32_t
 
_»£rved1
:7;

266 
ušt32_t
 
Q
:1;

267 
ušt32_t
 
V
:1;

268 
ušt32_t
 
C
:1;

269 
ušt32_t
 
Z
:1;

270 
ušt32_t
 
N
:1;

271 } 
b
;

272 
ušt32_t
 
w
;

273 } 
	tAPSR_Ty³
;

276 
	#APSR_N_Pos
 31U

	)

277 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

279 
	#APSR_Z_Pos
 30U

	)

280 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

282 
	#APSR_C_Pos
 29U

	)

283 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

285 
	#APSR_V_Pos
 28U

	)

286 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

288 
	#APSR_Q_Pos
 27U

	)

289 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

291 
	#APSR_GE_Pos
 16U

	)

292 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

302 
ušt32_t
 
ISR
:9;

303 
ušt32_t
 
_»£rved0
:23;

304 } 
b
;

305 
ušt32_t
 
w
;

306 } 
	tIPSR_Ty³
;

309 
	#IPSR_ISR_Pos
 0U

	)

310 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

320 
ušt32_t
 
ISR
:9;

321 
ušt32_t
 
_»£rved0
:1;

322 
ušt32_t
 
ICI_IT_1
:6;

323 
ušt32_t
 
GE
:4;

324 
ušt32_t
 
_»£rved1
:4;

325 
ušt32_t
 
T
:1;

326 
ušt32_t
 
ICI_IT_2
:2;

327 
ušt32_t
 
Q
:1;

328 
ušt32_t
 
V
:1;

329 
ušt32_t
 
C
:1;

330 
ušt32_t
 
Z
:1;

331 
ušt32_t
 
N
:1;

332 } 
b
;

333 
ušt32_t
 
w
;

334 } 
	txPSR_Ty³
;

337 
	#xPSR_N_Pos
 31U

	)

338 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

340 
	#xPSR_Z_Pos
 30U

	)

341 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

343 
	#xPSR_C_Pos
 29U

	)

344 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

346 
	#xPSR_V_Pos
 28U

	)

347 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

349 
	#xPSR_Q_Pos
 27U

	)

350 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

352 
	#xPSR_ICI_IT_2_Pos
 25U

	)

353 
	#xPSR_ICI_IT_2_Msk
 (3UL << 
xPSR_ICI_IT_2_Pos
è

	)

355 
	#xPSR_T_Pos
 24U

	)

356 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

358 
	#xPSR_GE_Pos
 16U

	)

359 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

361 
	#xPSR_ICI_IT_1_Pos
 10U

	)

362 
	#xPSR_ICI_IT_1_Msk
 (0x3FUL << 
xPSR_ICI_IT_1_Pos
è

	)

364 
	#xPSR_ISR_Pos
 0U

	)

365 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

375 
ušt32_t
 
nPRIV
:1;

376 
ušt32_t
 
SPSEL
:1;

377 
ušt32_t
 
FPCA
:1;

378 
ušt32_t
 
_»£rved0
:29;

379 } 
b
;

380 
ušt32_t
 
w
;

381 } 
	tCONTROL_Ty³
;

384 
	#CONTROL_FPCA_Pos
 2U

	)

385 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

387 
	#CONTROL_SPSEL_Pos
 1U

	)

388 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

390 
	#CONTROL_nPRIV_Pos
 0U

	)

391 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

408 
__IOM
 
ušt32_t
 
ISER
[8U];

409 
ušt32_t
 
RESERVED0
[24U];

410 
__IOM
 
ušt32_t
 
ICER
[8U];

411 
ušt32_t
 
RESERVED1
[24U];

412 
__IOM
 
ušt32_t
 
ISPR
[8U];

413 
ušt32_t
 
RESERVED2
[24U];

414 
__IOM
 
ušt32_t
 
ICPR
[8U];

415 
ušt32_t
 
RESERVED3
[24U];

416 
__IOM
 
ušt32_t
 
IABR
[8U];

417 
ušt32_t
 
RESERVED4
[56U];

418 
__IOM
 
ušt8_t
 
IP
[240U];

419 
ušt32_t
 
RESERVED5
[644U];

420 
__OM
 
ušt32_t
 
STIR
;

421 } 
	tNVIC_Ty³
;

424 
	#NVIC_STIR_INTID_Pos
 0U

	)

425 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

442 
__IM
 
ušt32_t
 
CPUID
;

443 
__IOM
 
ušt32_t
 
ICSR
;

444 
__IOM
 
ušt32_t
 
VTOR
;

445 
__IOM
 
ušt32_t
 
AIRCR
;

446 
__IOM
 
ušt32_t
 
SCR
;

447 
__IOM
 
ušt32_t
 
CCR
;

448 
__IOM
 
ušt8_t
 
SHP
[12U];

449 
__IOM
 
ušt32_t
 
SHCSR
;

450 
__IOM
 
ušt32_t
 
CFSR
;

451 
__IOM
 
ušt32_t
 
HFSR
;

452 
__IOM
 
ušt32_t
 
DFSR
;

453 
__IOM
 
ušt32_t
 
MMFAR
;

454 
__IOM
 
ušt32_t
 
BFAR
;

455 
__IOM
 
ušt32_t
 
AFSR
;

456 
__IM
 
ušt32_t
 
PFR
[2U];

457 
__IM
 
ušt32_t
 
DFR
;

458 
__IM
 
ušt32_t
 
ADR
;

459 
__IM
 
ušt32_t
 
MMFR
[4U];

460 
__IM
 
ušt32_t
 
ISAR
[5U];

461 
ušt32_t
 
RESERVED0
[5U];

462 
__IOM
 
ušt32_t
 
CPACR
;

463 } 
	tSCB_Ty³
;

466 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

467 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

469 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

470 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

472 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

473 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

475 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

476 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

478 
	#SCB_CPUID_REVISION_Pos
 0U

	)

479 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

482 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

483 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

485 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

486 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

488 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

489 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

491 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

492 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

494 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

495 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

497 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

498 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

500 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

501 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

503 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

504 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

506 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

507 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

509 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

510 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

513 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

514 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

517 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

518 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

520 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

521 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

523 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

524 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

526 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

527 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

529 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

530 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

532 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

533 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

535 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

536 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

539 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

540 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

542 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

543 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

545 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

546 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

549 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

550 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

552 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

553 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

555 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

556 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

558 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

559 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

561 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

562 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

564 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

565 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

568 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

569 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

571 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

572 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

574 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

575 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

577 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

578 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

580 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

581 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

583 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

584 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

586 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

587 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

589 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

590 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

592 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

593 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

595 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

596 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

598 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

599 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

601 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

602 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

604 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

605 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

607 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

608 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

611 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

612 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

614 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

615 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

617 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

618 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

621 
	#SCB_CFSR_MMARVALID_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 7Uè

	)

622 
	#SCB_CFSR_MMARVALID_Msk
 (1UL << 
SCB_CFSR_MMARVALID_Pos
è

	)

624 
	#SCB_CFSR_MLSPERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 5Uè

	)

625 
	#SCB_CFSR_MLSPERR_Msk
 (1UL << 
SCB_CFSR_MLSPERR_Pos
è

	)

627 
	#SCB_CFSR_MSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 4Uè

	)

628 
	#SCB_CFSR_MSTKERR_Msk
 (1UL << 
SCB_CFSR_MSTKERR_Pos
è

	)

630 
	#SCB_CFSR_MUNSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 3Uè

	)

631 
	#SCB_CFSR_MUNSTKERR_Msk
 (1UL << 
SCB_CFSR_MUNSTKERR_Pos
è

	)

633 
	#SCB_CFSR_DACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 1Uè

	)

634 
	#SCB_CFSR_DACCVIOL_Msk
 (1UL << 
SCB_CFSR_DACCVIOL_Pos
è

	)

636 
	#SCB_CFSR_IACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 0Uè

	)

637 
	#SCB_CFSR_IACCVIOL_Msk
 (1UL )

	)

640 
	#SCB_CFSR_BFARVALID_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 7Uè

	)

641 
	#SCB_CFSR_BFARVALID_Msk
 (1UL << 
SCB_CFSR_BFARVALID_Pos
è

	)

643 
	#SCB_CFSR_LSPERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 5Uè

	)

644 
	#SCB_CFSR_LSPERR_Msk
 (1UL << 
SCB_CFSR_LSPERR_Pos
è

	)

646 
	#SCB_CFSR_STKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 4Uè

	)

647 
	#SCB_CFSR_STKERR_Msk
 (1UL << 
SCB_CFSR_STKERR_Pos
è

	)

649 
	#SCB_CFSR_UNSTKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 3Uè

	)

650 
	#SCB_CFSR_UNSTKERR_Msk
 (1UL << 
SCB_CFSR_UNSTKERR_Pos
è

	)

652 
	#SCB_CFSR_IMPRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 2Uè

	)

653 
	#SCB_CFSR_IMPRECISERR_Msk
 (1UL << 
SCB_CFSR_IMPRECISERR_Pos
è

	)

655 
	#SCB_CFSR_PRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 1Uè

	)

656 
	#SCB_CFSR_PRECISERR_Msk
 (1UL << 
SCB_CFSR_PRECISERR_Pos
è

	)

658 
	#SCB_CFSR_IBUSERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 0Uè

	)

659 
	#SCB_CFSR_IBUSERR_Msk
 (1UL << 
SCB_CFSR_IBUSERR_Pos
è

	)

662 
	#SCB_CFSR_DIVBYZERO_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 9Uè

	)

663 
	#SCB_CFSR_DIVBYZERO_Msk
 (1UL << 
SCB_CFSR_DIVBYZERO_Pos
è

	)

665 
	#SCB_CFSR_UNALIGNED_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 8Uè

	)

666 
	#SCB_CFSR_UNALIGNED_Msk
 (1UL << 
SCB_CFSR_UNALIGNED_Pos
è

	)

668 
	#SCB_CFSR_NOCP_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 3Uè

	)

669 
	#SCB_CFSR_NOCP_Msk
 (1UL << 
SCB_CFSR_NOCP_Pos
è

	)

671 
	#SCB_CFSR_INVPC_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 2Uè

	)

672 
	#SCB_CFSR_INVPC_Msk
 (1UL << 
SCB_CFSR_INVPC_Pos
è

	)

674 
	#SCB_CFSR_INVSTATE_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 1Uè

	)

675 
	#SCB_CFSR_INVSTATE_Msk
 (1UL << 
SCB_CFSR_INVSTATE_Pos
è

	)

677 
	#SCB_CFSR_UNDEFINSTR_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 0Uè

	)

678 
	#SCB_CFSR_UNDEFINSTR_Msk
 (1UL << 
SCB_CFSR_UNDEFINSTR_Pos
è

	)

681 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

682 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

684 
	#SCB_HFSR_FORCED_Pos
 30U

	)

685 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

687 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

688 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

691 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

692 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

694 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

695 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

697 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

698 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

700 
	#SCB_DFSR_BKPT_Pos
 1U

	)

701 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

703 
	#SCB_DFSR_HALTED_Pos
 0U

	)

704 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

721 
ušt32_t
 
RESERVED0
[1U];

722 
__IM
 
ušt32_t
 
ICTR
;

723 
__IOM
 
ušt32_t
 
ACTLR
;

724 } 
	tSCnSCB_Ty³
;

727 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

728 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

731 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9U

	)

732 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
è

	)

734 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8U

	)

735 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
è

	)

737 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

738 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

740 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

741 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

743 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

744 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

761 
__IOM
 
ušt32_t
 
CTRL
;

762 
__IOM
 
ušt32_t
 
LOAD
;

763 
__IOM
 
ušt32_t
 
VAL
;

764 
__IM
 
ušt32_t
 
CALIB
;

765 } 
	tSysTick_Ty³
;

768 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

769 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

771 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

772 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

774 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

775 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

777 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

778 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

781 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

782 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

785 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

786 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

789 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

790 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

792 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

793 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

795 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

796 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

813 
__OM
 union

815 
__OM
 
ušt8_t
 
u8
;

816 
__OM
 
ušt16_t
 
u16
;

817 
__OM
 
ušt32_t
 
u32
;

818 } 
PORT
 [32U];

819 
ušt32_t
 
RESERVED0
[864U];

820 
__IOM
 
ušt32_t
 
TER
;

821 
ušt32_t
 
RESERVED1
[15U];

822 
__IOM
 
ušt32_t
 
TPR
;

823 
ušt32_t
 
RESERVED2
[15U];

824 
__IOM
 
ušt32_t
 
TCR
;

825 
ušt32_t
 
RESERVED3
[32U];

826 
ušt32_t
 
RESERVED4
[43U];

827 
__OM
 
ušt32_t
 
LAR
;

828 
__IM
 
ušt32_t
 
LSR
;

829 
ušt32_t
 
RESERVED5
[6U];

830 
__IM
 
ušt32_t
 
PID4
;

831 
__IM
 
ušt32_t
 
PID5
;

832 
__IM
 
ušt32_t
 
PID6
;

833 
__IM
 
ušt32_t
 
PID7
;

834 
__IM
 
ušt32_t
 
PID0
;

835 
__IM
 
ušt32_t
 
PID1
;

836 
__IM
 
ušt32_t
 
PID2
;

837 
__IM
 
ušt32_t
 
PID3
;

838 
__IM
 
ušt32_t
 
CID0
;

839 
__IM
 
ušt32_t
 
CID1
;

840 
__IM
 
ušt32_t
 
CID2
;

841 
__IM
 
ušt32_t
 
CID3
;

842 } 
	tITM_Ty³
;

845 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

846 
	#ITM_TPR_PRIVMASK_Msk
 (0xFFFFFFFFUL )

	)

849 
	#ITM_TCR_BUSY_Pos
 23U

	)

850 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

852 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

853 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

855 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

856 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

858 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

859 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

861 
	#ITM_TCR_SWOENA_Pos
 4U

	)

862 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

864 
	#ITM_TCR_DWTENA_Pos
 3U

	)

865 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

867 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

868 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

870 
	#ITM_TCR_TSENA_Pos
 1U

	)

871 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

873 
	#ITM_TCR_ITMENA_Pos
 0U

	)

874 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

877 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

878 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

880 
	#ITM_LSR_Acûss_Pos
 1U

	)

881 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

883 
	#ITM_LSR_P»£Á_Pos
 0U

	)

884 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

901 
__IOM
 
ušt32_t
 
CTRL
;

902 
__IOM
 
ušt32_t
 
CYCCNT
;

903 
__IOM
 
ušt32_t
 
CPICNT
;

904 
__IOM
 
ušt32_t
 
EXCCNT
;

905 
__IOM
 
ušt32_t
 
SLEEPCNT
;

906 
__IOM
 
ušt32_t
 
LSUCNT
;

907 
__IOM
 
ušt32_t
 
FOLDCNT
;

908 
__IM
 
ušt32_t
 
PCSR
;

909 
__IOM
 
ušt32_t
 
COMP0
;

910 
__IOM
 
ušt32_t
 
MASK0
;

911 
__IOM
 
ušt32_t
 
FUNCTION0
;

912 
ušt32_t
 
RESERVED0
[1U];

913 
__IOM
 
ušt32_t
 
COMP1
;

914 
__IOM
 
ušt32_t
 
MASK1
;

915 
__IOM
 
ušt32_t
 
FUNCTION1
;

916 
ušt32_t
 
RESERVED1
[1U];

917 
__IOM
 
ušt32_t
 
COMP2
;

918 
__IOM
 
ušt32_t
 
MASK2
;

919 
__IOM
 
ušt32_t
 
FUNCTION2
;

920 
ušt32_t
 
RESERVED2
[1U];

921 
__IOM
 
ušt32_t
 
COMP3
;

922 
__IOM
 
ušt32_t
 
MASK3
;

923 
__IOM
 
ušt32_t
 
FUNCTION3
;

924 } 
	tDWT_Ty³
;

927 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

928 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

930 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

931 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

933 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

934 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

936 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

937 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

939 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

940 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

942 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

943 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

945 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

946 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

948 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

949 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

951 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

952 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

954 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

955 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

957 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

958 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

960 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

961 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

963 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

964 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

966 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

967 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

969 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

970 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

972 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

973 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

975 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

976 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

978 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

979 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

982 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

983 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

986 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

987 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

990 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

991 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

994 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

995 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

998 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

999 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1002 
	#DWT_MASK_MASK_Pos
 0U

	)

1003 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1006 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1007 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1009 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1010 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1012 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1013 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1015 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1016 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1018 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1019 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1021 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1022 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1024 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1025 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1027 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1028 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1030 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1031 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1048 
__IM
 
ušt32_t
 
SSPSR
;

1049 
__IOM
 
ušt32_t
 
CSPSR
;

1050 
ušt32_t
 
RESERVED0
[2U];

1051 
__IOM
 
ušt32_t
 
ACPR
;

1052 
ušt32_t
 
RESERVED1
[55U];

1053 
__IOM
 
ušt32_t
 
SPPR
;

1054 
ušt32_t
 
RESERVED2
[131U];

1055 
__IM
 
ušt32_t
 
FFSR
;

1056 
__IOM
 
ušt32_t
 
FFCR
;

1057 
__IM
 
ušt32_t
 
FSCR
;

1058 
ušt32_t
 
RESERVED3
[759U];

1059 
__IM
 
ušt32_t
 
TRIGGER
;

1060 
__IM
 
ušt32_t
 
FIFO0
;

1061 
__IM
 
ušt32_t
 
ITATBCTR2
;

1062 
ušt32_t
 
RESERVED4
[1U];

1063 
__IM
 
ušt32_t
 
ITATBCTR0
;

1064 
__IM
 
ušt32_t
 
FIFO1
;

1065 
__IOM
 
ušt32_t
 
ITCTRL
;

1066 
ušt32_t
 
RESERVED5
[39U];

1067 
__IOM
 
ušt32_t
 
CLAIMSET
;

1068 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1069 
ušt32_t
 
RESERVED7
[8U];

1070 
__IM
 
ušt32_t
 
DEVID
;

1071 
__IM
 
ušt32_t
 
DEVTYPE
;

1072 } 
	tTPI_Ty³
;

1075 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1076 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1079 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1080 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1083 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1084 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1086 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1087 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1089 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1090 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1092 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1093 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1096 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1097 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1099 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1100 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1103 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1104 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1107 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1108 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1110 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1111 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1113 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1114 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1116 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1117 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1119 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1120 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1122 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1123 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1125 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1126 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1129 
	#TPI_ITATBCTR2_ATREADY2_Pos
 0U

	)

1130 
	#TPI_ITATBCTR2_ATREADY2_Msk
 (0x1UL )

	)

1132 
	#TPI_ITATBCTR2_ATREADY1_Pos
 0U

	)

1133 
	#TPI_ITATBCTR2_ATREADY1_Msk
 (0x1UL )

	)

1136 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1137 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1139 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1140 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1142 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1143 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1145 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1146 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1148 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1149 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1151 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1152 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1154 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1155 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1158 
	#TPI_ITATBCTR0_ATREADY2_Pos
 0U

	)

1159 
	#TPI_ITATBCTR0_ATREADY2_Msk
 (0x1UL )

	)

1161 
	#TPI_ITATBCTR0_ATREADY1_Pos
 0U

	)

1162 
	#TPI_ITATBCTR0_ATREADY1_Msk
 (0x1UL )

	)

1165 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1166 
	#TPI_ITCTRL_Mode_Msk
 (0x3UL )

	)

1169 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1170 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1172 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1173 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1175 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1176 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1178 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1179 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1181 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1182 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1184 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1185 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1188 
	#TPI_DEVTYPE_SubTy³_Pos
 4U

	)

1189 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1191 
	#TPI_DEVTYPE_MajÜTy³_Pos
 0U

	)

1192 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1197 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1210 
__IM
 
ušt32_t
 
TYPE
;

1211 
__IOM
 
ušt32_t
 
CTRL
;

1212 
__IOM
 
ušt32_t
 
RNR
;

1213 
__IOM
 
ušt32_t
 
RBAR
;

1214 
__IOM
 
ušt32_t
 
RASR
;

1215 
__IOM
 
ušt32_t
 
RBAR_A1
;

1216 
__IOM
 
ušt32_t
 
RASR_A1
;

1217 
__IOM
 
ušt32_t
 
RBAR_A2
;

1218 
__IOM
 
ušt32_t
 
RASR_A2
;

1219 
__IOM
 
ušt32_t
 
RBAR_A3
;

1220 
__IOM
 
ušt32_t
 
RASR_A3
;

1221 } 
	tMPU_Ty³
;

1223 
	#MPU_TYPE_RALIASES
 4U

	)

1226 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1227 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1229 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1230 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1232 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1233 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1236 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1237 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1239 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1240 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1242 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1243 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1246 
	#MPU_RNR_REGION_Pos
 0U

	)

1247 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1250 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1251 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1253 
	#MPU_RBAR_VALID_Pos
 4U

	)

1254 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1256 
	#MPU_RBAR_REGION_Pos
 0U

	)

1257 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1260 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1261 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1263 
	#MPU_RASR_XN_Pos
 28U

	)

1264 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1266 
	#MPU_RASR_AP_Pos
 24U

	)

1267 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1269 
	#MPU_RASR_TEX_Pos
 19U

	)

1270 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1272 
	#MPU_RASR_S_Pos
 18U

	)

1273 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1275 
	#MPU_RASR_C_Pos
 17U

	)

1276 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1278 
	#MPU_RASR_B_Pos
 16U

	)

1279 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1281 
	#MPU_RASR_SRD_Pos
 8U

	)

1282 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1284 
	#MPU_RASR_SIZE_Pos
 1U

	)

1285 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1287 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1288 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1306 
ušt32_t
 
RESERVED0
[1U];

1307 
__IOM
 
ušt32_t
 
FPCCR
;

1308 
__IOM
 
ušt32_t
 
FPCAR
;

1309 
__IOM
 
ušt32_t
 
FPDSCR
;

1310 
__IM
 
ušt32_t
 
MVFR0
;

1311 
__IM
 
ušt32_t
 
MVFR1
;

1312 
__IM
 
ušt32_t
 
MVFR2
;

1313 } 
	tFPU_Ty³
;

1316 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1317 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1319 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1320 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1322 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1323 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1325 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1326 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1328 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1329 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1331 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1332 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1334 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1335 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1337 
	#FPU_FPCCR_USER_Pos
 1U

	)

1338 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1340 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1341 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1344 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1345 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1348 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1349 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1351 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1352 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1354 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1355 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1357 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1358 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1361 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1362 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1364 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1365 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1367 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1368 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1370 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1371 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1373 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1374 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1376 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1377 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1379 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1380 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1382 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1383 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1386 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1387 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1389 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1390 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1392 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1393 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1395 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1396 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1400 
	#FPU_MVFR2_VFP_Misc_Pos
 4U

	)

1401 
	#FPU_MVFR2_VFP_Misc_Msk
 (0xFUL << 
FPU_MVFR2_VFP_Misc_Pos
è

	)

1418 
__IOM
 
ušt32_t
 
DHCSR
;

1419 
__OM
 
ušt32_t
 
DCRSR
;

1420 
__IOM
 
ušt32_t
 
DCRDR
;

1421 
__IOM
 
ušt32_t
 
DEMCR
;

1422 } 
	tCÜeDebug_Ty³
;

1425 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1426 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1428 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1429 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1431 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1432 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1434 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1435 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1437 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1438 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1440 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1441 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1443 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1444 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1446 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1447 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1449 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1450 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1452 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1453 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1455 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1456 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1458 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1459 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1462 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1463 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1465 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1466 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1469 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1470 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1472 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1473 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1475 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1476 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1478 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1479 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1481 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1482 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1484 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1485 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1487 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1488 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1490 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1491 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1493 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1494 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1496 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1497 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1499 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1500 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1502 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1503 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1505 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1506 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1524 
	#_VAL2FLD
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1532 
	#_FLD2VAL
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1545 
	#SCS_BASE
 (0xE000E000ULè

	)

1546 
	#ITM_BASE
 (0xE0000000ULè

	)

1547 
	#DWT_BASE
 (0xE0001000ULè

	)

1548 
	#TPI_BASE
 (0xE0040000ULè

	)

1549 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1550 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1551 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1552 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1554 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1555 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1556 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1557 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1558 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1559 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1560 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1561 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1563 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1564 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1565 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1568 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1569 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1597 #ifdeà
CMSIS_NVIC_VIRTUAL


1598 #iâdeà
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1599 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vœtu®.h"

	)

1601 #šþud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1603 
	#NVIC_S‘PriÜ™yGroupšg
 
__NVIC_S‘PriÜ™yGroupšg


	)

1604 
	#NVIC_G‘PriÜ™yGroupšg
 
__NVIC_G‘PriÜ™yGroupšg


	)

1605 
	#NVIC_EÇbËIRQ
 
__NVIC_EÇbËIRQ


	)

1606 
	#NVIC_G‘EÇbËIRQ
 
__NVIC_G‘EÇbËIRQ


	)

1607 
	#NVIC_Di§bËIRQ
 
__NVIC_Di§bËIRQ


	)

1608 
	#NVIC_G‘P’dšgIRQ
 
__NVIC_G‘P’dšgIRQ


	)

1609 
	#NVIC_S‘P’dšgIRQ
 
__NVIC_S‘P’dšgIRQ


	)

1610 
	#NVIC_CË¬P’dšgIRQ
 
__NVIC_CË¬P’dšgIRQ


	)

1611 
	#NVIC_G‘Aùive
 
__NVIC_G‘Aùive


	)

1612 
	#NVIC_S‘PriÜ™y
 
__NVIC_S‘PriÜ™y


	)

1613 
	#NVIC_G‘PriÜ™y
 
__NVIC_G‘PriÜ™y


	)

1614 
	#NVIC_Sy¡emRe£t
 
__NVIC_Sy¡emRe£t


	)

1617 #ifdeà
CMSIS_VECTAB_VIRTUAL


1618 #iâdeà
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1619 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veùab_vœtu®.h"

	)

1621 #šþud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1623 
	#NVIC_S‘VeùÜ
 
__NVIC_S‘VeùÜ


	)

1624 
	#NVIC_G‘VeùÜ
 
__NVIC_G‘VeùÜ


	)

1627 
	#NVIC_USER_IRQ_OFFSET
 16

	)

1631 
	#EXC_RETURN_HANDLER
 (0xFFFFFFF1ULè

	)

1632 
	#EXC_RETURN_THREAD_MSP
 (0xFFFFFFF9ULè

	)

1633 
	#EXC_RETURN_THREAD_PSP
 (0xFFFFFFFDULè

	)

1634 
	#EXC_RETURN_HANDLER_FPU
 (0xFFFFFFE1ULè

	)

1635 
	#EXC_RETURN_THREAD_MSP_FPU
 (0xFFFFFFE9ULè

	)

1636 
	#EXC_RETURN_THREAD_PSP_FPU
 (0xFFFFFFEDULè

	)

1648 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1650 
ušt32_t
 
»g_v®ue
;

1651 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1653 
»g_v®ue
 = 
SCB
->
AIRCR
;

1654 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1655 
»g_v®ue
 = (reg_value |

1656 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1657 (
PriÜ™yGroupTmp
 << 
SCB_AIRCR_PRIGROUP_Pos
) );

1658 
SCB
->
AIRCR
 = 
»g_v®ue
;

1667 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™yGroupšg
()

1669  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1679 
__STATIC_INLINE
 
__NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1681 ià((
št32_t
)(
IRQn
) >= 0)

1683 
__COMPILER_BARRIER
();

1684 
NVIC
->
ISER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1685 
__COMPILER_BARRIER
();

1698 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1700 ià((
št32_t
)(
IRQn
) >= 0)

1702 ((
ušt32_t
)(((
NVIC
->
ISER
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1717 
__STATIC_INLINE
 
__NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1719 ià((
št32_t
)(
IRQn
) >= 0)

1721 
NVIC
->
ICER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1722 
__DSB
();

1723 
__ISB
();

1736 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1738 ià((
št32_t
)(
IRQn
) >= 0)

1740 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1755 
__STATIC_INLINE
 
__NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1757 ià((
št32_t
)(
IRQn
) >= 0)

1759 
NVIC
->
ISPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1770 
__STATIC_INLINE
 
__NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1772 ià((
št32_t
)(
IRQn
) >= 0)

1774 
NVIC
->
ICPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1787 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1789 ià((
št32_t
)(
IRQn
) >= 0)

1791 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1809 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1811 ià((
št32_t
)(
IRQn
) >= 0)

1813 
NVIC
->
IP
[((
ušt32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1817 
SCB
->
SHP
[(((
ušt32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1831 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1834 ià((
št32_t
)(
IRQn
) >= 0)

1836 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1840 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1856 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1858 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1859 
ušt32_t
 
P»em±PriÜ™yB™s
;

1860 
ušt32_t
 
SubPriÜ™yB™s
;

1862 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1863 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1866 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1867 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1883 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1885 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1886 
ušt32_t
 
P»em±PriÜ™yB™s
;

1887 
ušt32_t
 
SubPriÜ™yB™s
;

1889 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1890 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1892 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1893 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1906 
__STATIC_INLINE
 
__NVIC_S‘VeùÜ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
veùÜ
)

1908 
ušt32_t
 
veùÜs
 = (ušt32_ˆ)
SCB
->
VTOR
;

1909 (* (*è(
veùÜs
 + ((
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
è* 4)èð
veùÜ
;

1922 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘VeùÜ
(
IRQn_Ty³
 
IRQn
)

1924 
ušt32_t
 
veùÜs
 = (ušt32_ˆ)
SCB
->
VTOR
;

1925  (
ušt32_t
)(* (*è(
veùÜs
 + ((
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
) * 4));

1933 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_Sy¡emRe£t
()

1935 
__DSB
();

1937 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1938 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1939 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1940 
__DSB
();

1944 
__NOP
();

1953 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1955 
	~"mpu_¬mv7.h
"

1976 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

1978 
ušt32_t
 
mvä0
;

1980 
mvä0
 = 
FPU
->
MVFR0
;

1981 ià((
mvä0
 & (
FPU_MVFR0_SšgË_´ecisiÚ_Msk
 | 
FPU_MVFR0_DoubË_´ecisiÚ_Msk
)) == 0x020U)

2004 #ià
defšed
 (
__V’dÜ_SysTickCÚfig
) && (__Vendor_SysTickConfig == 0U)

2017 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

2019 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

2024 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

2025 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2026 
SysTick
->
VAL
 = 0UL;

2027 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2028 
SysTick_CTRL_TICKINT_Msk
 |

2029 
SysTick_CTRL_ENABLE_Msk
;

2047 vÞ©ž
št32_t
 
ITM_RxBufãr
;

2048 
	#ITM_RXBUFFER_EMPTY
 ((
št32_t
)0x5AA55AA5Uè

	)

2059 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

2061 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2062 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2064 
ITM
->
PORT
[0U].
u32
 == 0UL)

2066 
__NOP
();

2068 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

2070  (
	gch
);

2080 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

2082 
št32_t
 
	gch
 = -1;

2084 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

2086 
ch
 = 
ITM_RxBufãr
;

2087 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

2090  (
	gch
);

2100 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

2103 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

2118 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\cmsis\mpu_armv7.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
ARM_MPU_ARMV7_H


32 
	#ARM_MPU_ARMV7_H


	)

34 
	#ARM_MPU_REGION_SIZE_32B
 ((
ušt8_t
)0x04U)

35 
	#ARM_MPU_REGION_SIZE_64B
 ((
ušt8_t
)0x05U)

36 
	#ARM_MPU_REGION_SIZE_128B
 ((
ušt8_t
)0x06U)

37 
	#ARM_MPU_REGION_SIZE_256B
 ((
ušt8_t
)0x07U)

38 
	#ARM_MPU_REGION_SIZE_512B
 ((
ušt8_t
)0x08U)

39 
	#ARM_MPU_REGION_SIZE_1KB
 ((
ušt8_t
)0x09U)

40 
	#ARM_MPU_REGION_SIZE_2KB
 ((
ušt8_t
)0x0AU)

41 
	#ARM_MPU_REGION_SIZE_4KB
 ((
ušt8_t
)0x0BU)

42 
	#ARM_MPU_REGION_SIZE_8KB
 ((
ušt8_t
)0x0CU)

43 
	#ARM_MPU_REGION_SIZE_16KB
 ((
ušt8_t
)0x0DU)

44 
	#ARM_MPU_REGION_SIZE_32KB
 ((
ušt8_t
)0x0EU)

45 
	#ARM_MPU_REGION_SIZE_64KB
 ((
ušt8_t
)0x0FU)

46 
	#ARM_MPU_REGION_SIZE_128KB
 ((
ušt8_t
)0x10U)

47 
	#ARM_MPU_REGION_SIZE_256KB
 ((
ušt8_t
)0x11U)

48 
	#ARM_MPU_REGION_SIZE_512KB
 ((
ušt8_t
)0x12U)

49 
	#ARM_MPU_REGION_SIZE_1MB
 ((
ušt8_t
)0x13U)

50 
	#ARM_MPU_REGION_SIZE_2MB
 ((
ušt8_t
)0x14U)

51 
	#ARM_MPU_REGION_SIZE_4MB
 ((
ušt8_t
)0x15U)

52 
	#ARM_MPU_REGION_SIZE_8MB
 ((
ušt8_t
)0x16U)

53 
	#ARM_MPU_REGION_SIZE_16MB
 ((
ušt8_t
)0x17U)

54 
	#ARM_MPU_REGION_SIZE_32MB
 ((
ušt8_t
)0x18U)

55 
	#ARM_MPU_REGION_SIZE_64MB
 ((
ušt8_t
)0x19U)

56 
	#ARM_MPU_REGION_SIZE_128MB
 ((
ušt8_t
)0x1AU)

57 
	#ARM_MPU_REGION_SIZE_256MB
 ((
ušt8_t
)0x1BU)

58 
	#ARM_MPU_REGION_SIZE_512MB
 ((
ušt8_t
)0x1CU)

59 
	#ARM_MPU_REGION_SIZE_1GB
 ((
ušt8_t
)0x1DU)

60 
	#ARM_MPU_REGION_SIZE_2GB
 ((
ušt8_t
)0x1EU)

61 
	#ARM_MPU_REGION_SIZE_4GB
 ((
ušt8_t
)0x1FU)

62 

	)

63 
	#ARM_MPU_AP_NONE
 0U

64 
	#ARM_MPU_AP_PRIV
 1U

65 
	#ARM_MPU_AP_URO
 2U

66 
	#ARM_MPU_AP_FULL
 3U

67 
	#ARM_MPU_AP_PRO
 5U

68 
	#ARM_MPU_AP_RO
 6U

69 

	)

75 
	#ARM_MPU_RBAR
(
RegiÚ
, 
Ba£Add»ss
) \

76 (((
Ba£Add»ss
è& 
MPU_RBAR_ADDR_Msk
) | \

77 ((
RegiÚ
è& 
MPU_RBAR_REGION_Msk
) | \

78 (
MPU_RBAR_VALID_Msk
))

	)

88 
	#ARM_MPU_ACCESS_
(
Ty³ExtF›ld
, 
IsSh¬—bË
, 
IsCach—bË
, 
IsBufã¿bË
) \

89 ((((
Ty³ExtF›ld
è<< 
MPU_RASR_TEX_Pos
è& 
MPU_RASR_TEX_Msk
) | \

90 (((
IsSh¬—bË
è<< 
MPU_RASR_S_Pos
è& 
MPU_RASR_S_Msk
) | \

91 (((
IsCach—bË
è<< 
MPU_RASR_C_Pos
è& 
MPU_RASR_C_Msk
) | \

92 (((
IsBufã¿bË
è<< 
MPU_RASR_B_Pos
è& 
MPU_RASR_B_Msk
))

	)

103 
	#ARM_MPU_RASR_EX
(
Di§bËExec
, 
AcûssP”missiÚ
, 
AcûssA‰ribu‹s
, 
SubRegiÚDi§bË
, 
Size
) \

104 ((((
Di§bËExec
è<< 
MPU_RASR_XN_Pos
è& 
MPU_RASR_XN_Msk
) | \

105 (((
AcûssP”missiÚ
è<< 
MPU_RASR_AP_Pos
è& 
MPU_RASR_AP_Msk
) | \

106 (((
AcûssA‰ribu‹s
è& (
MPU_RASR_TEX_Msk
 | 
MPU_RASR_S_Msk
 | 
MPU_RASR_C_Msk
 | 
MPU_RASR_B_Msk
))) | \

107 (((
SubRegiÚDi§bË
è<< 
MPU_RASR_SRD_Pos
è& 
MPU_RASR_SRD_Msk
) | \

108 (((
Size
è<< 
MPU_RASR_SIZE_Pos
è& 
MPU_RASR_SIZE_Msk
) | \

109 (((
MPU_RASR_ENABLE_Msk
))))

	)

123 
	#ARM_MPU_RASR
(
Di§bËExec
, 
AcûssP”missiÚ
, 
Ty³ExtF›ld
, 
IsSh¬—bË
, 
IsCach—bË
, 
IsBufã¿bË
, 
SubRegiÚDi§bË
, 
Size
) \

124 
	`ARM_MPU_RASR_EX
(
Di§bËExec
, 
AcûssP”missiÚ
, 
	`ARM_MPU_ACCESS_
(
Ty³ExtF›ld
, 
IsSh¬—bË
, 
IsCach—bË
, 
IsBufã¿bË
), 
SubRegiÚDi§bË
, 
Size
)

	)

133 
	#ARM_MPU_ACCESS_ORDERED
 
	`ARM_MPU_ACCESS_
(0U, 1U, 0U, 0U)

	)

144 
	#ARM_MPU_ACCESS_DEVICE
(
IsSh¬—bË
è((IsSh¬—bËè? 
	`ARM_MPU_ACCESS_
(0U, 1U, 0U, 1Uè: ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))

	)

157 
	#ARM_MPU_ACCESS_NORMAL
(
Ou‹rCp
, 
IÂ”Cp
, 
IsSh¬—bË
è
	`ARM_MPU_ACCESS_
((4U | (Ou‹rCp)), IsSh¬—bË, ((IÂ”Cpè& 2U), ((IÂ”Cpè& 1U))

	)

162 
	#ARM_MPU_CACHEP_NOCACHE
 0U

	)

167 
	#ARM_MPU_CACHEP_WB_WRA
 1U

	)

172 
	#ARM_MPU_CACHEP_WT_NWA
 2U

	)

177 
	#ARM_MPU_CACHEP_WB_NWA
 3U

	)

184 
ušt32_t
 
	mRBAR
;

185 
ušt32_t
 
	mRASR
;

186 } 
	tARM_MPU_RegiÚ_t
;

191 
__STATIC_INLINE
 
	$ARM_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
)

193 
MPU
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

194 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


195 
SCB
->
SHCSR
 |ð
SCB_SHCSR_MEMFAULTENA_Msk
;

197 
	`__DSB
();

198 
	`__ISB
();

199 
	}
}

203 
__STATIC_INLINE
 
	$ARM_MPU_Di§bË
()

205 
	`__DMB
();

206 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


207 
SCB
->
SHCSR
 &ð~
SCB_SHCSR_MEMFAULTENA_Msk
;

209 
MPU
->
CTRL
 &ð~
MPU_CTRL_ENABLE_Msk
;

210 
	}
}

215 
__STATIC_INLINE
 
	$ARM_MPU_CÌRegiÚ
(
ušt32_t
 
ºr
)

217 
MPU
->
RNR
 = 
ºr
;

218 
MPU
->
RASR
 = 0U;

219 
	}
}

225 
__STATIC_INLINE
 
	$ARM_MPU_S‘RegiÚ
(
ušt32_t
 
rb¬
, ušt32_ˆ
¿¤
)

227 
MPU
->
RBAR
 = 
rb¬
;

228 
MPU
->
RASR
 = 
¿¤
;

229 
	}
}

236 
__STATIC_INLINE
 
	$ARM_MPU_S‘RegiÚEx
(
ušt32_t
 
ºr
, ušt32_ˆ
rb¬
, ušt32_ˆ
¿¤
)

238 
MPU
->
RNR
 = 
ºr
;

239 
MPU
->
RBAR
 = 
rb¬
;

240 
MPU
->
RASR
 = 
¿¤
;

241 
	}
}

248 
__STATIC_INLINE
 
	$ARM_MPU_Ord”edMemýy
(vÞ©ž
ušt32_t
* 
d¡
, cÚ¡ ušt32_t* 
__RESTRICT
 
¤c
, ušt32_ˆ
Ën
)

250 
ušt32_t
 
i
;

251 
i
 = 0U; i < 
Ën
; ++i)

253 
d¡
[
i
] = 
¤c
[i];

255 
	}
}

261 
__STATIC_INLINE
 
	$ARM_MPU_Lßd
(
ARM_MPU_RegiÚ_t
 cÚ¡* 
bË
, 
ušt32_t
 
út
)

263 cÚ¡ 
ušt32_t
 
rowWÜdSize
 = (
ARM_MPU_RegiÚ_t
)/4U;

264 
út
 > 
MPU_TYPE_RALIASES
) {

265 
	`ARM_MPU_Ord”edMemýy
(&(
MPU
->
RBAR
), &(
bË
->RBAR), 
MPU_TYPE_RALIASES
*
rowWÜdSize
);

266 
bË
 +ð
MPU_TYPE_RALIASES
;

267 
út
 -ð
MPU_TYPE_RALIASES
;

269 
	`ARM_MPU_Ord”edMemýy
(&(
MPU
->
RBAR
), &(
bË
->RBAR), 
út
*
rowWÜdSize
);

270 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\cmsis\mpu_armv8.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
ARM_MPU_ARMV8_H


32 
	#ARM_MPU_ARMV8_H


	)

35 
	#ARM_MPU_ATTR_DEVICE
 ( 0U )

	)

38 
	#ARM_MPU_ATTR_NON_CACHEABLE
 ( 4U )

	)

46 
	#ARM_MPU_ATTR_MEMORY_
(
NT
, 
WB
, 
RA
, 
WA
) \

47 (((
NT
 & 1Uè<< 3Uè| ((
WB
 & 1Uè<< 2Uè| ((
RA
 & 1Uè<< 1Uè| (
WA
 & 1U))

	)

50 
	#ARM_MPU_ATTR_DEVICE_nGnRnE
 (0U)

	)

53 
	#ARM_MPU_ATTR_DEVICE_nGnRE
 (1U)

	)

56 
	#ARM_MPU_ATTR_DEVICE_nGRE
 (2U)

	)

59 
	#ARM_MPU_ATTR_DEVICE_GRE
 (3U)

	)

65 
	#ARM_MPU_ATTR
(
O
, 
I
è(((O & 0xFUè<< 4Uè| (((O & 0xFUè!ð0Uè? (I & 0xFUè: ((I & 0x3Uè<< 2U)))

	)

68 
	#ARM_MPU_SH_NON
 (0U)

	)

71 
	#ARM_MPU_SH_OUTER
 (2U)

	)

74 
	#ARM_MPU_SH_INNER
 (3U)

	)

80 
	#ARM_MPU_AP_
(
RO
, 
NP
è(((RO & 1Uè<< 1Uè| (NP & 1U))

	)

89 
	#ARM_MPU_RBAR
(
BASE
, 
SH
, 
RO
, 
NP
, 
XN
) \

90 ((
BASE
 & 
MPU_RBAR_BASE_Msk
) | \

91 ((
SH
 << 
MPU_RBAR_SH_Pos
è& 
MPU_RBAR_SH_Msk
) | \

92 ((
	`ARM_MPU_AP_
(
RO
, 
NP
è<< 
MPU_RBAR_AP_Pos
è& 
MPU_RBAR_AP_Msk
) | \

93 ((
XN
 << 
MPU_RBAR_XN_Pos
è& 
MPU_RBAR_XN_Msk
))

	)

99 
	#ARM_MPU_RLAR
(
LIMIT
, 
IDX
) \

100 ((
LIMIT
 & 
MPU_RLAR_LIMIT_Msk
) | \

101 ((
IDX
 << 
MPU_RLAR_A‰rIndx_Pos
è& 
MPU_RLAR_A‰rIndx_Msk
) | \

102 (
MPU_RLAR_EN_Msk
))

	)

104 #ià
defšed
(
MPU_RLAR_PXN_Pos
)

111 
	#ARM_MPU_RLAR_PXN
(
LIMIT
, 
PXN
, 
IDX
) \

112 ((
LIMIT
 & 
MPU_RLAR_LIMIT_Msk
) | \

113 ((
PXN
 << 
MPU_RLAR_PXN_Pos
è& 
MPU_RLAR_PXN_Msk
) | \

114 ((
IDX
 << 
MPU_RLAR_A‰rIndx_Pos
è& 
MPU_RLAR_A‰rIndx_Msk
) | \

115 (
MPU_RLAR_EN_Msk
))

	)

123 
ušt32_t
 
	mRBAR
;

124 
ušt32_t
 
	mRLAR
;

125 } 
	tARM_MPU_RegiÚ_t
;

130 
__STATIC_INLINE
 
	$ARM_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
)

132 
MPU
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

133 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


134 
SCB
->
SHCSR
 |ð
SCB_SHCSR_MEMFAULTENA_Msk
;

136 
	`__DSB
();

137 
	`__ISB
();

138 
	}
}

142 
__STATIC_INLINE
 
	$ARM_MPU_Di§bË
()

144 
	`__DMB
();

145 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


146 
SCB
->
SHCSR
 &ð~
SCB_SHCSR_MEMFAULTENA_Msk
;

148 
MPU
->
CTRL
 &ð~
MPU_CTRL_ENABLE_Msk
;

149 
	}
}

151 #ifdeà
MPU_NS


155 
__STATIC_INLINE
 
	$ARM_MPU_EÇbË_NS
(
ušt32_t
 
MPU_CÚŒÞ
)

157 
MPU_NS
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

158 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


159 
SCB_NS
->
SHCSR
 |ð
SCB_SHCSR_MEMFAULTENA_Msk
;

161 
	`__DSB
();

162 
	`__ISB
();

163 
	}
}

167 
__STATIC_INLINE
 
	$ARM_MPU_Di§bË_NS
()

169 
	`__DMB
();

170 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


171 
SCB_NS
->
SHCSR
 &ð~
SCB_SHCSR_MEMFAULTENA_Msk
;

173 
MPU_NS
->
CTRL
 &ð~
MPU_CTRL_ENABLE_Msk
;

174 
	}
}

182 
__STATIC_INLINE
 
	$ARM_MPU_S‘MemA‰rEx
(
MPU_Ty³
* 
mpu
, 
ušt8_t
 
idx
, ušt8_ˆ
©Œ
)

184 cÚ¡ 
ušt8_t
 
»g
 = 
idx
 / 4U;

185 cÚ¡ 
ušt32_t
 
pos
 = ((
idx
 % 4U) * 8U);

186 cÚ¡ 
ušt32_t
 
mask
 = 0xFFU << 
pos
;

188 ià(
»g
 >ð((
mpu
->
MAIR
) / (mpu->MAIR[0]))) {

192 
mpu
->
MAIR
[
»g
] = ((mpu->MAIR[»g] & ~
mask
è| ((
©Œ
 << 
pos
) & mask));

193 
	}
}

199 
__STATIC_INLINE
 
	$ARM_MPU_S‘MemA‰r
(
ušt8_t
 
idx
, ušt8_ˆ
©Œ
)

201 
	`ARM_MPU_S‘MemA‰rEx
(
MPU
, 
idx
, 
©Œ
);

202 
	}
}

204 #ifdeà
MPU_NS


209 
__STATIC_INLINE
 
	$ARM_MPU_S‘MemA‰r_NS
(
ušt8_t
 
idx
, ušt8_ˆ
©Œ
)

211 
	`ARM_MPU_S‘MemA‰rEx
(
MPU_NS
, 
idx
, 
©Œ
);

212 
	}
}

219 
__STATIC_INLINE
 
	$ARM_MPU_CÌRegiÚEx
(
MPU_Ty³
* 
mpu
, 
ušt32_t
 
ºr
)

221 
mpu
->
RNR
 = 
ºr
;

222 
mpu
->
RLAR
 = 0U;

223 
	}
}

228 
__STATIC_INLINE
 
	$ARM_MPU_CÌRegiÚ
(
ušt32_t
 
ºr
)

230 
	`ARM_MPU_CÌRegiÚEx
(
MPU
, 
ºr
);

231 
	}
}

233 #ifdeà
MPU_NS


237 
__STATIC_INLINE
 
	$ARM_MPU_CÌRegiÚ_NS
(
ušt32_t
 
ºr
)

239 
	`ARM_MPU_CÌRegiÚEx
(
MPU_NS
, 
ºr
);

240 
	}
}

249 
__STATIC_INLINE
 
	$ARM_MPU_S‘RegiÚEx
(
MPU_Ty³
* 
mpu
, 
ušt32_t
 
ºr
, ušt32_ˆ
rb¬
, ušt32_ˆ
¾¬
)

251 
mpu
->
RNR
 = 
ºr
;

252 
mpu
->
RBAR
 = 
rb¬
;

253 
mpu
->
RLAR
 = 
¾¬
;

254 
	}
}

261 
__STATIC_INLINE
 
	$ARM_MPU_S‘RegiÚ
(
ušt32_t
 
ºr
, ušt32_ˆ
rb¬
, ušt32_ˆ
¾¬
)

263 
	`ARM_MPU_S‘RegiÚEx
(
MPU
, 
ºr
, 
rb¬
, 
¾¬
);

264 
	}
}

266 #ifdeà
MPU_NS


272 
__STATIC_INLINE
 
	$ARM_MPU_S‘RegiÚ_NS
(
ušt32_t
 
ºr
, ušt32_ˆ
rb¬
, ušt32_ˆ
¾¬
)

274 
	`ARM_MPU_S‘RegiÚEx
(
MPU_NS
, 
ºr
, 
rb¬
, 
¾¬
);

275 
	}
}

283 
__STATIC_INLINE
 
	$ARM_MPU_Ord”edMemýy
(vÞ©ž
ušt32_t
* 
d¡
, cÚ¡ ušt32_t* 
__RESTRICT
 
¤c
, ušt32_ˆ
Ën
)

285 
ušt32_t
 
i
;

286 
i
 = 0U; i < 
Ën
; ++i)

288 
d¡
[
i
] = 
¤c
[i];

290 
	}
}

298 
__STATIC_INLINE
 
	$ARM_MPU_LßdEx
(
MPU_Ty³
* 
mpu
, 
ušt32_t
 
ºr
, 
ARM_MPU_RegiÚ_t
 cÚ¡* 
bË
, ušt32_ˆ
út
)

300 cÚ¡ 
ušt32_t
 
rowWÜdSize
 = (
ARM_MPU_RegiÚ_t
)/4U;

301 ià(
út
 == 1U) {

302 
mpu
->
RNR
 = 
ºr
;

303 
	`ARM_MPU_Ord”edMemýy
(&(
mpu
->
RBAR
), &(
bË
->RBAR), 
rowWÜdSize
);

305 
ušt32_t
 
ºrBa£
 = 
ºr
 & ~(
MPU_TYPE_RALIASES
-1U);

306 
ušt32_t
 
ºrOff£t
 = 
ºr
 % 
MPU_TYPE_RALIASES
;

308 
mpu
->
RNR
 = 
ºrBa£
;

309 (
ºrOff£t
 + 
út
è> 
MPU_TYPE_RALIASES
) {

310 
ušt32_t
 
c
 = 
MPU_TYPE_RALIASES
 - 
ºrOff£t
;

311 
	`ARM_MPU_Ord”edMemýy
(&(
mpu
->
RBAR
)+(
ºrOff£t
*2U), &(
bË
->RBAR), 
c
*
rowWÜdSize
);

312 
bË
 +ð
c
;

313 
út
 -ð
c
;

314 
ºrOff£t
 = 0U;

315 
ºrBa£
 +ð
MPU_TYPE_RALIASES
;

316 
mpu
->
RNR
 = 
ºrBa£
;

319 
	`ARM_MPU_Ord”edMemýy
(&(
mpu
->
RBAR
)+(
ºrOff£t
*2U), &(
bË
->RBAR), 
út
*
rowWÜdSize
);

321 
	}
}

328 
__STATIC_INLINE
 
	$ARM_MPU_Lßd
(
ušt32_t
 
ºr
, 
ARM_MPU_RegiÚ_t
 cÚ¡* 
bË
, ušt32_ˆ
út
)

330 
	`ARM_MPU_LßdEx
(
MPU
, 
ºr
, 
bË
, 
út
);

331 
	}
}

333 #ifdeà
MPU_NS


339 
__STATIC_INLINE
 
	$ARM_MPU_Lßd_NS
(
ušt32_t
 
ºr
, 
ARM_MPU_RegiÚ_t
 cÚ¡* 
bË
, ušt32_ˆ
út
)

341 
	`ARM_MPU_LßdEx
(
MPU_NS
, 
ºr
, 
bË
, 
út
);

342 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\cmsis\tz_context.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
TZ_CONTEXT_H


32 
	#TZ_CONTEXT_H


	)

34 
	~<¡dšt.h
>

36 #iâdeà
TZ_MODULEID_T


37 
	#TZ_MODULEID_T


	)

39 
ušt32_t
 
	tTZ_ModuËId_t
;

43 
ušt32_t
 
	tTZ_MemÜyId_t
;

47 
ušt32_t
 
TZ_In™CÚ‹xtSy¡em_S
 ();

53 
TZ_MemÜyId_t
 
TZ_AÎocModuËCÚ‹xt_S
 (
TZ_ModuËId_t
 
moduË
);

58 
ušt32_t
 
TZ_F»eModuËCÚ‹xt_S
 (
TZ_MemÜyId_t
 
id
);

63 
ušt32_t
 
TZ_LßdCÚ‹xt_S
 (
TZ_MemÜyId_t
 
id
);

68 
ušt32_t
 
TZ_StÜeCÚ‹xt_S
 (
TZ_MemÜyId_t
 
id
);

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\inc\main.h

1 #iâdeà
MAIN_H_INCLUDED


2 
	#MAIN_H_INCLUDED


	)

4 #ifdeà
__ýlu¥lus


9 
	~"¡m32g4xx_Î_cÚf.h
"

10 
	~<¡dšt.h
>

11 
	~<¡dboÞ.h
>

13 
	#SYSTIMER_TICK
 1000

	)

14 
	#SYSTIMER_MS_TO_TICK
(
x
è((
SYSTIMER_TICK
 * xè/ 1000)

	)

16 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\inc\stm32g431xx.h

34 #iâdeà
__STM32G431xx_H


35 
	#__STM32G431xx_H


	)

37 #ifdeà
__ýlu¥lus


48 
	#__CM4_REV
 0x0001

	)

49 
	#__MPU_PRESENT
 1

	)

50 
	#__NVIC_PRIO_BITS
 4

	)

51 
	#__V’dÜ_SysTickCÚfig
 0

	)

52 
	#__FPU_PRESENT
 1

	)

69 
NÚMaskabËIÁ_IRQn
 = -14,

70 
H¬dFauÉ_IRQn
 = -13,

71 
MemÜyMªagem’t_IRQn
 = -12,

72 
BusFauÉ_IRQn
 = -11,

73 
U§geFauÉ_IRQn
 = -10,

74 
SVC®l_IRQn
 = -5,

75 
DebugMÚ™Ü_IRQn
 = -4,

76 
P’dSV_IRQn
 = -2,

77 
SysTick_IRQn
 = -1,

79 
WWDG_IRQn
 = 0,

80 
PVD_PVM_IRQn
 = 1,

81 
RTC_TAMP_LSECSS_IRQn
 = 2,

82 
RTC_WKUP_IRQn
 = 3,

83 
FLASH_IRQn
 = 4,

84 
RCC_IRQn
 = 5,

85 
EXTI0_IRQn
 = 6,

86 
EXTI1_IRQn
 = 7,

87 
EXTI2_IRQn
 = 8,

88 
EXTI3_IRQn
 = 9,

89 
EXTI4_IRQn
 = 10,

90 
DMA1_ChªÃl1_IRQn
 = 11,

91 
DMA1_ChªÃl2_IRQn
 = 12,

92 
DMA1_ChªÃl3_IRQn
 = 13,

93 
DMA1_ChªÃl4_IRQn
 = 14,

94 
DMA1_ChªÃl5_IRQn
 = 15,

95 
DMA1_ChªÃl6_IRQn
 = 16,

96 
ADC1_2_IRQn
 = 18,

97 
USB_HP_IRQn
 = 19,

98 
USB_LP_IRQn
 = 20,

99 
FDCAN1_IT0_IRQn
 = 21,

100 
FDCAN1_IT1_IRQn
 = 22,

101 
EXTI9_5_IRQn
 = 23,

102 
TIM1_BRK_TIM15_IRQn
 = 24,

103 
TIM1_UP_TIM16_IRQn
 = 25,

104 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

105 
TIM1_CC_IRQn
 = 27,

106 
TIM2_IRQn
 = 28,

107 
TIM3_IRQn
 = 29,

108 
TIM4_IRQn
 = 30,

109 
I2C1_EV_IRQn
 = 31,

110 
I2C1_ER_IRQn
 = 32,

111 
I2C2_EV_IRQn
 = 33,

112 
I2C2_ER_IRQn
 = 34,

113 
SPI1_IRQn
 = 35,

114 
SPI2_IRQn
 = 36,

115 
USART1_IRQn
 = 37,

116 
USART2_IRQn
 = 38,

117 
USART3_IRQn
 = 39,

118 
EXTI15_10_IRQn
 = 40,

119 
RTC_AÏrm_IRQn
 = 41,

120 
USBWakeUp_IRQn
 = 42,

121 
TIM8_BRK_IRQn
 = 43,

122 
TIM8_UP_IRQn
 = 44,

123 
TIM8_TRG_COM_IRQn
 = 45,

124 
TIM8_CC_IRQn
 = 46,

125 
LPTIM1_IRQn
 = 49,

126 
SPI3_IRQn
 = 51,

127 
UART4_IRQn
 = 52,

128 
TIM6_DAC_IRQn
 = 54,

129 
TIM7_IRQn
 = 55,

130 
DMA2_ChªÃl1_IRQn
 = 56,

131 
DMA2_ChªÃl2_IRQn
 = 57,

132 
DMA2_ChªÃl3_IRQn
 = 58,

133 
DMA2_ChªÃl4_IRQn
 = 59,

134 
DMA2_ChªÃl5_IRQn
 = 60,

135 
UCPD1_IRQn
 = 63,

136 
COMP1_2_3_IRQn
 = 64,

137 
COMP4_IRQn
 = 65,

138 
CRS_IRQn
 = 75,

139 
SAI1_IRQn
 = 76,

140 
FPU_IRQn
 = 81,

141 
RNG_IRQn
 = 90,

142 
LPUART1_IRQn
 = 91,

143 
I2C3_EV_IRQn
 = 92,

144 
I2C3_ER_IRQn
 = 93,

145 
DMAMUX_OVR_IRQn
 = 94,

146 
DMA2_ChªÃl6_IRQn
 = 97,

147 
CORDIC_IRQn
 = 100,

148 
FMAC_IRQn
 = 101

149 } 
	tIRQn_Ty³
;

155 
	~"cÜe_cm4.h
"

156 
	~"sy¡em_¡m32g4xx.h
"

157 
	~<¡dšt.h
>

169 
__IO
 
ušt32_t
 
ISR
;

170 
__IO
 
ušt32_t
 
IER
;

171 
__IO
 
ušt32_t
 
CR
;

172 
__IO
 
ušt32_t
 
CFGR
;

173 
__IO
 
ušt32_t
 
CFGR2
;

174 
__IO
 
ušt32_t
 
SMPR1
;

175 
__IO
 
ušt32_t
 
SMPR2
;

176 
ušt32_t
 
RESERVED1
;

177 
__IO
 
ušt32_t
 
TR1
;

178 
__IO
 
ušt32_t
 
TR2
;

179 
__IO
 
ušt32_t
 
TR3
;

180 
ušt32_t
 
RESERVED2
;

181 
__IO
 
ušt32_t
 
SQR1
;

182 
__IO
 
ušt32_t
 
SQR2
;

183 
__IO
 
ušt32_t
 
SQR3
;

184 
__IO
 
ušt32_t
 
SQR4
;

185 
__IO
 
ušt32_t
 
DR
;

186 
ušt32_t
 
RESERVED3
;

187 
ušt32_t
 
RESERVED4
;

188 
__IO
 
ušt32_t
 
JSQR
;

189 
ušt32_t
 
RESERVED5
[4];

190 
__IO
 
ušt32_t
 
OFR1
;

191 
__IO
 
ušt32_t
 
OFR2
;

192 
__IO
 
ušt32_t
 
OFR3
;

193 
__IO
 
ušt32_t
 
OFR4
;

194 
ušt32_t
 
RESERVED6
[4];

195 
__IO
 
ušt32_t
 
JDR1
;

196 
__IO
 
ušt32_t
 
JDR2
;

197 
__IO
 
ušt32_t
 
JDR3
;

198 
__IO
 
ušt32_t
 
JDR4
;

199 
ušt32_t
 
RESERVED7
[4];

200 
__IO
 
ušt32_t
 
AWD2CR
;

201 
__IO
 
ušt32_t
 
AWD3CR
;

202 
ušt32_t
 
RESERVED8
;

203 
ušt32_t
 
RESERVED9
;

204 
__IO
 
ušt32_t
 
DIFSEL
;

205 
__IO
 
ušt32_t
 
CALFACT
;

206 
ušt32_t
 
RESERVED10
[2];

207 
__IO
 
ušt32_t
 
GCOMP
;

208 } 
	tADC_Ty³Def
;

212 
__IO
 
ušt32_t
 
CSR
;

213 
ušt32_t
 
RESERVED1
;

214 
__IO
 
ušt32_t
 
CCR
;

215 
__IO
 
ušt32_t
 
CDR
;

216 } 
	tADC_CommÚ_Ty³Def
;

224 
__IO
 
ušt32_t
 
CREL
;

225 
__IO
 
ušt32_t
 
ENDN
;

226 
ušt32_t
 
RESERVED1
;

227 
__IO
 
ušt32_t
 
DBTP
;

228 
__IO
 
ušt32_t
 
TEST
;

229 
__IO
 
ušt32_t
 
RWD
;

230 
__IO
 
ušt32_t
 
CCCR
;

231 
__IO
 
ušt32_t
 
NBTP
;

232 
__IO
 
ušt32_t
 
TSCC
;

233 
__IO
 
ušt32_t
 
TSCV
;

234 
__IO
 
ušt32_t
 
TOCC
;

235 
__IO
 
ušt32_t
 
TOCV
;

236 
ušt32_t
 
RESERVED2
[4];

237 
__IO
 
ušt32_t
 
ECR
;

238 
__IO
 
ušt32_t
 
PSR
;

239 
__IO
 
ušt32_t
 
TDCR
;

240 
ušt32_t
 
RESERVED3
;

241 
__IO
 
ušt32_t
 
IR
;

242 
__IO
 
ušt32_t
 
IE
;

243 
__IO
 
ušt32_t
 
ILS
;

244 
__IO
 
ušt32_t
 
ILE
;

245 
ušt32_t
 
RESERVED4
[8];

246 
__IO
 
ušt32_t
 
RXGFC
;

247 
__IO
 
ušt32_t
 
XIDAM
;

248 
__IO
 
ušt32_t
 
HPMS
;

249 
ušt32_t
 
RESERVED5
;

250 
__IO
 
ušt32_t
 
RXF0S
;

251 
__IO
 
ušt32_t
 
RXF0A
;

252 
__IO
 
ušt32_t
 
RXF1S
;

253 
__IO
 
ušt32_t
 
RXF1A
;

254 
ušt32_t
 
RESERVED6
[8];

255 
__IO
 
ušt32_t
 
TXBC
;

256 
__IO
 
ušt32_t
 
TXFQS
;

257 
__IO
 
ušt32_t
 
TXBRP
;

258 
__IO
 
ušt32_t
 
TXBAR
;

259 
__IO
 
ušt32_t
 
TXBCR
;

260 
__IO
 
ušt32_t
 
TXBTO
;

261 
__IO
 
ušt32_t
 
TXBCF
;

262 
__IO
 
ušt32_t
 
TXBTIE
;

263 
__IO
 
ušt32_t
 
TXBCIE
;

264 
__IO
 
ušt32_t
 
TXEFS
;

265 
__IO
 
ušt32_t
 
TXEFA
;

266 } 
	tFDCAN_Glob®Ty³Def
;

274 
__IO
 
ušt32_t
 
CKDIV
;

275 } 
	tFDCAN_CÚfig_Ty³Def
;

283 
__IO
 
ušt32_t
 
CSR
;

284 } 
	tCOMP_Ty³Def
;

292 
__IO
 
ušt32_t
 
DR
;

293 
__IO
 
ušt32_t
 
IDR
;

294 
__IO
 
ušt32_t
 
CR
;

295 
ušt32_t
 
RESERVED0
;

296 
__IO
 
ušt32_t
 
INIT
;

297 
__IO
 
ušt32_t
 
POL
;

298 } 
	tCRC_Ty³Def
;

305 
__IO
 
ušt32_t
 
CR
;

306 
__IO
 
ušt32_t
 
CFGR
;

307 
__IO
 
ušt32_t
 
ISR
;

308 
__IO
 
ušt32_t
 
ICR
;

309 } 
	tCRS_Ty³Def
;

317 
__IO
 
ušt32_t
 
CR
;

318 
__IO
 
ušt32_t
 
SWTRIGR
;

319 
__IO
 
ušt32_t
 
DHR12R1
;

320 
__IO
 
ušt32_t
 
DHR12L1
;

321 
__IO
 
ušt32_t
 
DHR8R1
;

322 
__IO
 
ušt32_t
 
DHR12R2
;

323 
__IO
 
ušt32_t
 
DHR12L2
;

324 
__IO
 
ušt32_t
 
DHR8R2
;

325 
__IO
 
ušt32_t
 
DHR12RD
;

326 
__IO
 
ušt32_t
 
DHR12LD
;

327 
__IO
 
ušt32_t
 
DHR8RD
;

328 
__IO
 
ušt32_t
 
DOR1
;

329 
__IO
 
ušt32_t
 
DOR2
;

330 
__IO
 
ušt32_t
 
SR
;

331 
__IO
 
ušt32_t
 
CCR
;

332 
__IO
 
ušt32_t
 
MCR
;

333 
__IO
 
ušt32_t
 
SHSR1
;

334 
__IO
 
ušt32_t
 
SHSR2
;

335 
__IO
 
ušt32_t
 
SHHR
;

336 
__IO
 
ušt32_t
 
SHRR
;

337 
__IO
 
ušt32_t
 
RESERVED
[2];

338 
__IO
 
ušt32_t
 
STR1
;

339 
__IO
 
ušt32_t
 
STR2
;

340 
__IO
 
ušt32_t
 
STMODR
;

341 } 
	tDAC_Ty³Def
;

349 
__IO
 
ušt32_t
 
IDCODE
;

350 
__IO
 
ušt32_t
 
CR
;

351 
__IO
 
ušt32_t
 
APB1FZR1
;

352 
__IO
 
ušt32_t
 
APB1FZR2
;

353 
__IO
 
ušt32_t
 
APB2FZ
;

354 } 
	tDBGMCU_Ty³Def
;

362 
__IO
 
ušt32_t
 
CCR
;

363 
__IO
 
ušt32_t
 
CNDTR
;

364 
__IO
 
ušt32_t
 
CPAR
;

365 
__IO
 
ušt32_t
 
CMAR
;

366 } 
	tDMA_ChªÃl_Ty³Def
;

370 
__IO
 
ušt32_t
 
ISR
;

371 
__IO
 
ušt32_t
 
IFCR
;

372 } 
	tDMA_Ty³Def
;

380 
__IO
 
ušt32_t
 
CCR
;

381 }
	tDMAMUX_ChªÃl_Ty³Def
;

385 
__IO
 
ušt32_t
 
CSR
;

386 
__IO
 
ušt32_t
 
CFR
;

387 }
	tDMAMUX_ChªÃlStus_Ty³Def
;

391 
__IO
 
ušt32_t
 
RGCR
;

392 }
	tDMAMUX_Reque¡G’_Ty³Def
;

396 
__IO
 
ušt32_t
 
RGSR
;

397 
__IO
 
ušt32_t
 
RGCFR
;

398 }
	tDMAMUX_Reque¡G’Stus_Ty³Def
;

406 
__IO
 
ušt32_t
 
IMR1
;

407 
__IO
 
ušt32_t
 
EMR1
;

408 
__IO
 
ušt32_t
 
RTSR1
;

409 
__IO
 
ušt32_t
 
FTSR1
;

410 
__IO
 
ušt32_t
 
SWIER1
;

411 
__IO
 
ušt32_t
 
PR1
;

412 
ušt32_t
 
RESERVED1
;

413 
ušt32_t
 
RESERVED2
;

414 
__IO
 
ušt32_t
 
IMR2
;

415 
__IO
 
ušt32_t
 
EMR2
;

416 
__IO
 
ušt32_t
 
RTSR2
;

417 
__IO
 
ušt32_t
 
FTSR2
;

418 
__IO
 
ušt32_t
 
SWIER2
;

419 
__IO
 
ušt32_t
 
PR2
;

420 } 
	tEXTI_Ty³Def
;

428 
__IO
 
ušt32_t
 
ACR
;

429 
__IO
 
ušt32_t
 
PDKEYR
;

430 
__IO
 
ušt32_t
 
KEYR
;

431 
__IO
 
ušt32_t
 
OPTKEYR
;

432 
__IO
 
ušt32_t
 
SR
;

433 
__IO
 
ušt32_t
 
CR
;

434 
__IO
 
ušt32_t
 
ECCR
;

435 
ušt32_t
 
RESERVED1
;

436 
__IO
 
ušt32_t
 
OPTR
;

437 
__IO
 
ušt32_t
 
PCROP1SR
;

438 
__IO
 
ušt32_t
 
PCROP1ER
;

439 
__IO
 
ušt32_t
 
WRP1AR
;

440 
__IO
 
ušt32_t
 
WRP1BR
;

441 
ušt32_t
 
RESERVED2
[15];

442 
__IO
 
ušt32_t
 
SEC1R
;

443 } 
	tFLASH_Ty³Def
;

450 
__IO
 
ušt32_t
 
X1BUFCFG
;

451 
__IO
 
ušt32_t
 
X2BUFCFG
;

452 
__IO
 
ušt32_t
 
YBUFCFG
;

453 
__IO
 
ušt32_t
 
PARAM
;

454 
__IO
 
ušt32_t
 
CR
;

455 
__IO
 
ušt32_t
 
SR
;

456 
__IO
 
ušt32_t
 
WDATA
;

457 
__IO
 
ušt32_t
 
RDATA
;

458 } 
	tFMAC_Ty³Def
;

467 
__IO
 
ušt32_t
 
MODER
;

468 
__IO
 
ušt32_t
 
OTYPER
;

469 
__IO
 
ušt32_t
 
OSPEEDR
;

470 
__IO
 
ušt32_t
 
PUPDR
;

471 
__IO
 
ušt32_t
 
IDR
;

472 
__IO
 
ušt32_t
 
ODR
;

473 
__IO
 
ušt32_t
 
BSRR
;

474 
__IO
 
ušt32_t
 
LCKR
;

475 
__IO
 
ušt32_t
 
AFR
[2];

476 
__IO
 
ušt32_t
 
BRR
;

477 } 
	tGPIO_Ty³Def
;

485 
__IO
 
ušt32_t
 
CR1
;

486 
__IO
 
ušt32_t
 
CR2
;

487 
__IO
 
ušt32_t
 
OAR1
;

488 
__IO
 
ušt32_t
 
OAR2
;

489 
__IO
 
ušt32_t
 
TIMINGR
;

490 
__IO
 
ušt32_t
 
TIMEOUTR
;

491 
__IO
 
ušt32_t
 
ISR
;

492 
__IO
 
ušt32_t
 
ICR
;

493 
__IO
 
ušt32_t
 
PECR
;

494 
__IO
 
ušt32_t
 
RXDR
;

495 
__IO
 
ušt32_t
 
TXDR
;

496 } 
	tI2C_Ty³Def
;

504 
__IO
 
ušt32_t
 
KR
;

505 
__IO
 
ušt32_t
 
PR
;

506 
__IO
 
ušt32_t
 
RLR
;

507 
__IO
 
ušt32_t
 
SR
;

508 
__IO
 
ušt32_t
 
WINR
;

509 } 
	tIWDG_Ty³Def
;

517 
__IO
 
ušt32_t
 
ISR
;

518 
__IO
 
ušt32_t
 
ICR
;

519 
__IO
 
ušt32_t
 
IER
;

520 
__IO
 
ušt32_t
 
CFGR
;

521 
__IO
 
ušt32_t
 
CR
;

522 
__IO
 
ušt32_t
 
CMP
;

523 
__IO
 
ušt32_t
 
ARR
;

524 
__IO
 
ušt32_t
 
CNT
;

525 
__IO
 
ušt32_t
 
OR
;

526 } 
	tLPTIM_Ty³Def
;

534 
__IO
 
ušt32_t
 
CSR
;

535 
__IO
 
ušt32_t
 
RESERVED
[5];

536 
__IO
 
ušt32_t
 
TCMR
;

537 } 
	tOPAMP_Ty³Def
;

545 
__IO
 
ušt32_t
 
CR1
;

546 
__IO
 
ušt32_t
 
CR2
;

547 
__IO
 
ušt32_t
 
CR3
;

548 
__IO
 
ušt32_t
 
CR4
;

549 
__IO
 
ušt32_t
 
SR1
;

550 
__IO
 
ušt32_t
 
SR2
;

551 
__IO
 
ušt32_t
 
SCR
;

552 
ušt32_t
 
RESERVED
;

553 
__IO
 
ušt32_t
 
PUCRA
;

554 
__IO
 
ušt32_t
 
PDCRA
;

555 
__IO
 
ušt32_t
 
PUCRB
;

556 
__IO
 
ušt32_t
 
PDCRB
;

557 
__IO
 
ušt32_t
 
PUCRC
;

558 
__IO
 
ušt32_t
 
PDCRC
;

559 
__IO
 
ušt32_t
 
PUCRD
;

560 
__IO
 
ušt32_t
 
PDCRD
;

561 
__IO
 
ušt32_t
 
PUCRE
;

562 
__IO
 
ušt32_t
 
PDCRE
;

563 
__IO
 
ušt32_t
 
PUCRF
;

564 
__IO
 
ušt32_t
 
PDCRF
;

565 
__IO
 
ušt32_t
 
PUCRG
;

566 
__IO
 
ušt32_t
 
PDCRG
;

567 
ušt32_t
 
RESERVED1
[10];

568 
__IO
 
ušt32_t
 
CR5
;

569 } 
	tPWR_Ty³Def
;

578 
__IO
 
ušt32_t
 
CR
;

579 
__IO
 
ušt32_t
 
ICSCR
;

580 
__IO
 
ušt32_t
 
CFGR
;

581 
__IO
 
ušt32_t
 
PLLCFGR
;

582 
ušt32_t
 
RESERVED0
;

583 
ušt32_t
 
RESERVED1
;

584 
__IO
 
ušt32_t
 
CIER
;

585 
__IO
 
ušt32_t
 
CIFR
;

586 
__IO
 
ušt32_t
 
CICR
;

587 
ušt32_t
 
RESERVED2
;

588 
__IO
 
ušt32_t
 
AHB1RSTR
;

589 
__IO
 
ušt32_t
 
AHB2RSTR
;

590 
__IO
 
ušt32_t
 
AHB3RSTR
;

591 
ušt32_t
 
RESERVED3
;

592 
__IO
 
ušt32_t
 
APB1RSTR1
;

593 
__IO
 
ušt32_t
 
APB1RSTR2
;

594 
__IO
 
ušt32_t
 
APB2RSTR
;

595 
ušt32_t
 
RESERVED4
;

596 
__IO
 
ušt32_t
 
AHB1ENR
;

597 
__IO
 
ušt32_t
 
AHB2ENR
;

598 
__IO
 
ušt32_t
 
AHB3ENR
;

599 
ušt32_t
 
RESERVED5
;

600 
__IO
 
ušt32_t
 
APB1ENR1
;

601 
__IO
 
ušt32_t
 
APB1ENR2
;

602 
__IO
 
ušt32_t
 
APB2ENR
;

603 
ušt32_t
 
RESERVED6
;

604 
__IO
 
ušt32_t
 
AHB1SMENR
;

605 
__IO
 
ušt32_t
 
AHB2SMENR
;

606 
__IO
 
ušt32_t
 
AHB3SMENR
;

607 
ušt32_t
 
RESERVED7
;

608 
__IO
 
ušt32_t
 
APB1SMENR1
;

609 
__IO
 
ušt32_t
 
APB1SMENR2
;

610 
__IO
 
ušt32_t
 
APB2SMENR
;

611 
ušt32_t
 
RESERVED8
;

612 
__IO
 
ušt32_t
 
CCIPR
;

613 
ušt32_t
 
RESERVED9
;

614 
__IO
 
ušt32_t
 
BDCR
;

615 
__IO
 
ušt32_t
 
CSR
;

616 
__IO
 
ušt32_t
 
CRRCR
;

617 
__IO
 
ušt32_t
 
CCIPR2
;

618 } 
	tRCC_Ty³Def
;

626 
	#RTC_TAMP_INT_6_SUPPORT


	)

627 
	#RTC_TAMP_INT_NB
 4u

	)

629 
	#RTC_TAMP_NB
 3u

	)

630 
	#RTC_BACKUP_NB
 16u

	)

635 
__IO
 
ušt32_t
 
TR
;

636 
__IO
 
ušt32_t
 
DR
;

637 
__IO
 
ušt32_t
 
SSR
;

638 
__IO
 
ušt32_t
 
ICSR
;

639 
__IO
 
ušt32_t
 
PRER
;

640 
__IO
 
ušt32_t
 
WUTR
;

641 
__IO
 
ušt32_t
 
CR
;

642 
ušt32_t
 
RESERVED0
;

643 
ušt32_t
 
RESERVED1
;

644 
__IO
 
ušt32_t
 
WPR
;

645 
__IO
 
ušt32_t
 
CALR
;

646 
__IO
 
ušt32_t
 
SHIFTR
;

647 
__IO
 
ušt32_t
 
TSTR
;

648 
__IO
 
ušt32_t
 
TSDR
;

649 
__IO
 
ušt32_t
 
TSSSR
;

650 
ušt32_t
 
RESERVED2
;

651 
__IO
 
ušt32_t
 
ALRMAR
;

652 
__IO
 
ušt32_t
 
ALRMASSR
;

653 
__IO
 
ušt32_t
 
ALRMBR
;

654 
__IO
 
ušt32_t
 
ALRMBSSR
;

655 
__IO
 
ušt32_t
 
SR
;

656 
__IO
 
ušt32_t
 
MISR
;

657 
ušt32_t
 
RESERVED3
;

658 
__IO
 
ušt32_t
 
SCR
;

659 } 
	tRTC_Ty³Def
;

667 
__IO
 
ušt32_t
 
CR1
;

668 
__IO
 
ušt32_t
 
CR2
;

669 
ušt32_t
 
RESERVED0
;

670 
__IO
 
ušt32_t
 
FLTCR
;

671 
ušt32_t
 
RESERVED1
[6];

672 
ušt32_t
 
RESERVED2
;

673 
__IO
 
ušt32_t
 
IER
;

674 
__IO
 
ušt32_t
 
SR
;

675 
__IO
 
ušt32_t
 
MISR
;

676 
ušt32_t
 
RESERVED3
;

677 
__IO
 
ušt32_t
 
SCR
;

678 
ušt32_t
 
RESERVED4
[48];

679 
__IO
 
ušt32_t
 
BKP0R
;

680 
__IO
 
ušt32_t
 
BKP1R
;

681 
__IO
 
ušt32_t
 
BKP2R
;

682 
__IO
 
ušt32_t
 
BKP3R
;

683 
__IO
 
ušt32_t
 
BKP4R
;

684 
__IO
 
ušt32_t
 
BKP5R
;

685 
__IO
 
ušt32_t
 
BKP6R
;

686 
__IO
 
ušt32_t
 
BKP7R
;

687 
__IO
 
ušt32_t
 
BKP8R
;

688 
__IO
 
ušt32_t
 
BKP9R
;

689 
__IO
 
ušt32_t
 
BKP10R
;

690 
__IO
 
ušt32_t
 
BKP11R
;

691 
__IO
 
ušt32_t
 
BKP12R
;

692 
__IO
 
ušt32_t
 
BKP13R
;

693 
__IO
 
ušt32_t
 
BKP14R
;

694 
__IO
 
ušt32_t
 
BKP15R
;

695 } 
	tTAMP_Ty³Def
;

703 
__IO
 
ušt32_t
 
GCR
;

704 
ušt32_t
 
RESERVED
[16];

705 
__IO
 
ušt32_t
 
PDMCR
;

706 
__IO
 
ušt32_t
 
PDMDLY
;

707 } 
	tSAI_Ty³Def
;

711 
__IO
 
ušt32_t
 
CR1
;

712 
__IO
 
ušt32_t
 
CR2
;

713 
__IO
 
ušt32_t
 
FRCR
;

714 
__IO
 
ušt32_t
 
SLOTR
;

715 
__IO
 
ušt32_t
 
IMR
;

716 
__IO
 
ušt32_t
 
SR
;

717 
__IO
 
ušt32_t
 
CLRFR
;

718 
__IO
 
ušt32_t
 
DR
;

719 } 
	tSAI_Block_Ty³Def
;

727 
__IO
 
ušt32_t
 
CR1
;

728 
__IO
 
ušt32_t
 
CR2
;

729 
__IO
 
ušt32_t
 
SR
;

730 
__IO
 
ušt32_t
 
DR
;

731 
__IO
 
ušt32_t
 
CRCPR
;

732 
__IO
 
ušt32_t
 
RXCRCR
;

733 
__IO
 
ušt32_t
 
TXCRCR
;

734 
__IO
 
ušt32_t
 
I2SCFGR
;

735 
__IO
 
ušt32_t
 
I2SPR
;

736 } 
	tSPI_Ty³Def
;

744 
__IO
 
ušt32_t
 
MEMRMP
;

745 
__IO
 
ušt32_t
 
CFGR1
;

746 
__IO
 
ušt32_t
 
EXTICR
[4];

747 
__IO
 
ušt32_t
 
SCSR
;

748 
__IO
 
ušt32_t
 
CFGR2
;

749 
__IO
 
ušt32_t
 
SWPR
;

750 
__IO
 
ušt32_t
 
SKR
;

751 } 
	tSYSCFG_Ty³Def
;

759 
__IO
 
ušt32_t
 
CR1
;

760 
__IO
 
ušt32_t
 
CR2
;

761 
__IO
 
ušt32_t
 
SMCR
;

762 
__IO
 
ušt32_t
 
DIER
;

763 
__IO
 
ušt32_t
 
SR
;

764 
__IO
 
ušt32_t
 
EGR
;

765 
__IO
 
ušt32_t
 
CCMR1
;

766 
__IO
 
ušt32_t
 
CCMR2
;

767 
__IO
 
ušt32_t
 
CCER
;

768 
__IO
 
ušt32_t
 
CNT
;

769 
__IO
 
ušt32_t
 
PSC
;

770 
__IO
 
ušt32_t
 
ARR
;

771 
__IO
 
ušt32_t
 
RCR
;

772 
__IO
 
ušt32_t
 
CCR1
;

773 
__IO
 
ušt32_t
 
CCR2
;

774 
__IO
 
ušt32_t
 
CCR3
;

775 
__IO
 
ušt32_t
 
CCR4
;

776 
__IO
 
ušt32_t
 
BDTR
;

777 
__IO
 
ušt32_t
 
CCR5
;

778 
__IO
 
ušt32_t
 
CCR6
;

779 
__IO
 
ušt32_t
 
CCMR3
;

780 
__IO
 
ušt32_t
 
DTR2
;

781 
__IO
 
ušt32_t
 
ECR
;

782 
__IO
 
ušt32_t
 
TISEL
;

783 
__IO
 
ušt32_t
 
AF1
;

784 
__IO
 
ušt32_t
 
AF2
;

785 
__IO
 
ušt32_t
 
OR
 ;

786 
ušt32_t
 
RESERVED0
[220];

787 
__IO
 
ušt32_t
 
DCR
;

788 
__IO
 
ušt32_t
 
DMAR
;

789 } 
	tTIM_Ty³Def
;

796 
__IO
 
ušt32_t
 
CR1
;

797 
__IO
 
ušt32_t
 
CR2
;

798 
__IO
 
ušt32_t
 
CR3
;

799 
__IO
 
ušt32_t
 
BRR
;

800 
__IO
 
ušt32_t
 
GTPR
;

801 
__IO
 
ušt32_t
 
RTOR
;

802 
__IO
 
ušt32_t
 
RQR
;

803 
__IO
 
ušt32_t
 
ISR
;

804 
__IO
 
ušt32_t
 
ICR
;

805 
__IO
 
ušt32_t
 
RDR
;

806 
__IO
 
ušt32_t
 
TDR
;

807 
__IO
 
ušt32_t
 
PRESC
;

808 } 
	tUSART_Ty³Def
;

816 
__IO
 
ušt16_t
 
EP0R
;

817 
__IO
 
ušt16_t
 
RESERVED0
;

818 
__IO
 
ušt16_t
 
EP1R
;

819 
__IO
 
ušt16_t
 
RESERVED1
;

820 
__IO
 
ušt16_t
 
EP2R
;

821 
__IO
 
ušt16_t
 
RESERVED2
;

822 
__IO
 
ušt16_t
 
EP3R
;

823 
__IO
 
ušt16_t
 
RESERVED3
;

824 
__IO
 
ušt16_t
 
EP4R
;

825 
__IO
 
ušt16_t
 
RESERVED4
;

826 
__IO
 
ušt16_t
 
EP5R
;

827 
__IO
 
ušt16_t
 
RESERVED5
;

828 
__IO
 
ušt16_t
 
EP6R
;

829 
__IO
 
ušt16_t
 
RESERVED6
;

830 
__IO
 
ušt16_t
 
EP7R
;

831 
__IO
 
ušt16_t
 
RESERVED7
[17];

832 
__IO
 
ušt16_t
 
CNTR
;

833 
__IO
 
ušt16_t
 
RESERVED8
;

834 
__IO
 
ušt16_t
 
ISTR
;

835 
__IO
 
ušt16_t
 
RESERVED9
;

836 
__IO
 
ušt16_t
 
FNR
;

837 
__IO
 
ušt16_t
 
RESERVEDA
;

838 
__IO
 
ušt16_t
 
DADDR
;

839 
__IO
 
ušt16_t
 
RESERVEDB
;

840 
__IO
 
ušt16_t
 
BTABLE
;

841 
__IO
 
ušt16_t
 
RESERVEDC
;

842 
__IO
 
ušt16_t
 
LPMCSR
;

843 
__IO
 
ušt16_t
 
RESERVEDD
;

844 
__IO
 
ušt16_t
 
BCDR
;

845 
__IO
 
ušt16_t
 
RESERVEDE
;

846 } 
	tUSB_Ty³Def
;

854 
__IO
 
ušt32_t
 
CSR
;

855 
__IO
 
ušt32_t
 
CCR
;

856 } 
	tVREFBUF_Ty³Def
;

864 
__IO
 
ušt32_t
 
CR
;

865 
__IO
 
ušt32_t
 
CFR
;

866 
__IO
 
ušt32_t
 
SR
;

867 } 
	tWWDG_Ty³Def
;

875 
__IO
 
ušt32_t
 
CR
;

876 
__IO
 
ušt32_t
 
SR
;

877 
__IO
 
ušt32_t
 
DR
;

878 } 
	tRNG_Ty³Def
;

886 
__IO
 
ušt32_t
 
CSR
;

887 
__IO
 
ušt32_t
 
WDATA
;

888 
__IO
 
ušt32_t
 
RDATA
;

889 } 
	tCORDIC_Ty³Def
;

897 
__IO
 
ušt32_t
 
CFG1
;

898 
__IO
 
ušt32_t
 
CFG2
;

899 
__IO
 
ušt32_t
 
RESERVED0
;

900 
__IO
 
ušt32_t
 
CR
;

901 
__IO
 
ušt32_t
 
IMR
;

902 
__IO
 
ušt32_t
 
SR
;

903 
__IO
 
ušt32_t
 
ICR
;

904 
__IO
 
ušt32_t
 
TX_ORDSET
;

905 
__IO
 
ušt32_t
 
TX_PAYSZ
;

906 
__IO
 
ušt32_t
 
TXDR
;

907 
__IO
 
ušt32_t
 
RX_ORDSET
;

908 
__IO
 
ušt32_t
 
RX_PAYSZ
;

909 
__IO
 
ušt32_t
 
RXDR
;

910 
__IO
 
ušt32_t
 
RX_ORDEXT1
;

911 
__IO
 
ušt32_t
 
RX_ORDEXT2
;

912 } 
	tUCPD_Ty³Def
;

919 
	#FLASH_BASE
 (0x08000000ULè

	)

920 
	#SRAM1_BASE
 (0x20000000ULè

	)

921 
	#SRAM2_BASE
 (0x20004000ULè

	)

922 
	#CCMSRAM_BASE
 (0x10000000ULè

	)

923 
	#PERIPH_BASE
 (0x40000000ULè

	)

925 
	#SRAM1_BB_BASE
 (0x22000000ULè

	)

926 
	#SRAM2_BB_BASE
 (0x22080000ULè

	)

927 
	#CCMSRAM_BB_BASE
 (0x220B0000ULè

	)

928 
	#PERIPH_BB_BASE
 (0x42000000ULè

	)

930 
	#SRAM_BASE
 
SRAM1_BASE


	)

931 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

933 
	#SRAM1_SIZE_MAX
 (0x00004000ULè

	)

934 
	#SRAM2_SIZE
 (0x00001800ULè

	)

935 
	#CCMSRAM_SIZE
 (0x00002800ULè

	)

938 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

939 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000UL)

	)

940 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000UL)

	)

941 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x08000000UL)

	)

945 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000UL)

	)

946 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400UL)

	)

947 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800UL)

	)

948 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000UL)

	)

949 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400UL)

	)

950 
	#CRS_BASE
 (
APB1PERIPH_BASE
 + 0x2000UL)

	)

951 
	#TAMP_BASE
 (
APB1PERIPH_BASE
 + 0x2400UL)

	)

952 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800UL)

	)

953 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00UL)

	)

954 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000UL)

	)

955 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800UL)

	)

956 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00UL)

	)

957 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400UL)

	)

958 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800UL)

	)

959 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00UL)

	)

960 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400UL)

	)

961 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800UL)

	)

962 
	#USB_BASE
 (
APB1PERIPH_BASE
 + 0x5C00ULè

	)

963 
	#USB_PMAADDR
 (
APB1PERIPH_BASE
 + 0x6000ULè

	)

964 
	#FDCAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400UL)

	)

965 
	#FDCAN_CONFIG_BASE
 (
APB1PERIPH_BASE
 + 0x6500ULè

	)

966 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000UL)

	)

967 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x7800UL)

	)

968 
	#LPTIM1_BASE
 (
APB1PERIPH_BASE
 + 0x7C00UL)

	)

969 
	#LPUART1_BASE
 (
APB1PERIPH_BASE
 + 0x8000UL)

	)

970 
	#UCPD1_BASE
 (
APB1PERIPH_BASE
 + 0xA000UL)

	)

971 
	#SRAMCAN_BASE
 (
APB1PERIPH_BASE
 + 0xA400UL)

	)

974 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x0000UL)

	)

975 
	#VREFBUF_BASE
 (
APB2PERIPH_BASE
 + 0x0030UL)

	)

976 
	#COMP1_BASE
 (
APB2PERIPH_BASE
 + 0x0200UL)

	)

977 
	#COMP2_BASE
 (
APB2PERIPH_BASE
 + 0x0204UL)

	)

978 
	#COMP3_BASE
 (
APB2PERIPH_BASE
 + 0x0208UL)

	)

979 
	#COMP4_BASE
 (
APB2PERIPH_BASE
 + 0x020CUL)

	)

980 
	#OPAMP_BASE
 (
APB2PERIPH_BASE
 + 0x0300UL)

	)

981 
	#OPAMP1_BASE
 (
APB2PERIPH_BASE
 + 0x0300UL)

	)

982 
	#OPAMP2_BASE
 (
APB2PERIPH_BASE
 + 0x0304UL)

	)

983 
	#OPAMP3_BASE
 (
APB2PERIPH_BASE
 + 0x0308UL)

	)

985 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x0400UL)

	)

986 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x2C00UL)

	)

987 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000UL)

	)

988 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x3400UL)

	)

989 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x3800UL)

	)

990 
	#TIM15_BASE
 (
APB2PERIPH_BASE
 + 0x4000UL)

	)

991 
	#TIM16_BASE
 (
APB2PERIPH_BASE
 + 0x4400UL)

	)

992 
	#TIM17_BASE
 (
APB2PERIPH_BASE
 + 0x4800UL)

	)

993 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5400UL)

	)

994 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x0004UL)

	)

995 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x0024UL)

	)

998 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
)

	)

999 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x0400UL)

	)

1000 
	#DMAMUX1_BASE
 (
AHB1PERIPH_BASE
 + 0x0800UL)

	)

1001 
	#CORDIC_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00UL)

	)

1002 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x1000UL)

	)

1003 
	#FMAC_BASE
 (
AHB1PERIPH_BASE
 + 0x1400UL)

	)

1004 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x2000UL)

	)

1005 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000UL)

	)

1007 
	#DMA1_ChªÃl1_BASE
 (
DMA1_BASE
 + 0x0008UL)

	)

1008 
	#DMA1_ChªÃl2_BASE
 (
DMA1_BASE
 + 0x001CUL)

	)

1009 
	#DMA1_ChªÃl3_BASE
 (
DMA1_BASE
 + 0x0030UL)

	)

1010 
	#DMA1_ChªÃl4_BASE
 (
DMA1_BASE
 + 0x0044UL)

	)

1011 
	#DMA1_ChªÃl5_BASE
 (
DMA1_BASE
 + 0x0058UL)

	)

1012 
	#DMA1_ChªÃl6_BASE
 (
DMA1_BASE
 + 0x006CUL)

	)

1014 
	#DMA2_ChªÃl1_BASE
 (
DMA2_BASE
 + 0x0008UL)

	)

1015 
	#DMA2_ChªÃl2_BASE
 (
DMA2_BASE
 + 0x001CUL)

	)

1016 
	#DMA2_ChªÃl3_BASE
 (
DMA2_BASE
 + 0x0030UL)

	)

1017 
	#DMA2_ChªÃl4_BASE
 (
DMA2_BASE
 + 0x0044UL)

	)

1018 
	#DMA2_ChªÃl5_BASE
 (
DMA2_BASE
 + 0x0058UL)

	)

1019 
	#DMA2_ChªÃl6_BASE
 (
DMA2_BASE
 + 0x006CUL)

	)

1021 
	#DMAMUX1_ChªÃl0_BASE
 (
DMAMUX1_BASE
)

	)

1022 
	#DMAMUX1_ChªÃl1_BASE
 (
DMAMUX1_BASE
 + 0x0004UL)

	)

1023 
	#DMAMUX1_ChªÃl2_BASE
 (
DMAMUX1_BASE
 + 0x0008UL)

	)

1024 
	#DMAMUX1_ChªÃl3_BASE
 (
DMAMUX1_BASE
 + 0x000CUL)

	)

1025 
	#DMAMUX1_ChªÃl4_BASE
 (
DMAMUX1_BASE
 + 0x0010UL)

	)

1026 
	#DMAMUX1_ChªÃl5_BASE
 (
DMAMUX1_BASE
 + 0x0014UL)

	)

1027 
	#DMAMUX1_ChªÃl6_BASE
 (
DMAMUX1_BASE
 + 0x0020UL)

	)

1028 
	#DMAMUX1_ChªÃl7_BASE
 (
DMAMUX1_BASE
 + 0x0024UL)

	)

1029 
	#DMAMUX1_ChªÃl8_BASE
 (
DMAMUX1_BASE
 + 0x0028UL)

	)

1030 
	#DMAMUX1_ChªÃl9_BASE
 (
DMAMUX1_BASE
 + 0x002CUL)

	)

1031 
	#DMAMUX1_ChªÃl10_BASE
 (
DMAMUX1_BASE
 + 0x0030UL)

	)

1032 
	#DMAMUX1_ChªÃl11_BASE
 (
DMAMUX1_BASE
 + 0x0034UL)

	)

1033 
	#DMAMUX1_Reque¡G’”©Ü0_BASE
 (
DMAMUX1_BASE
 + 0x0100UL)

	)

1034 
	#DMAMUX1_Reque¡G’”©Ü1_BASE
 (
DMAMUX1_BASE
 + 0x0104UL)

	)

1035 
	#DMAMUX1_Reque¡G’”©Ü2_BASE
 (
DMAMUX1_BASE
 + 0x0108UL)

	)

1036 
	#DMAMUX1_Reque¡G’”©Ü3_BASE
 (
DMAMUX1_BASE
 + 0x010CUL)

	)

1038 
	#DMAMUX1_ChªÃlStus_BASE
 (
DMAMUX1_BASE
 + 0x0080UL)

	)

1039 
	#DMAMUX1_Reque¡G’Stus_BASE
 (
DMAMUX1_BASE
 + 0x0140UL)

	)

1042 
	#GPIOA_BASE
 (
AHB2PERIPH_BASE
 + 0x0000UL)

	)

1043 
	#GPIOB_BASE
 (
AHB2PERIPH_BASE
 + 0x0400UL)

	)

1044 
	#GPIOC_BASE
 (
AHB2PERIPH_BASE
 + 0x0800UL)

	)

1045 
	#GPIOD_BASE
 (
AHB2PERIPH_BASE
 + 0x0C00UL)

	)

1046 
	#GPIOE_BASE
 (
AHB2PERIPH_BASE
 + 0x1000UL)

	)

1047 
	#GPIOF_BASE
 (
AHB2PERIPH_BASE
 + 0x1400UL)

	)

1048 
	#GPIOG_BASE
 (
AHB2PERIPH_BASE
 + 0x1800UL)

	)

1050 
	#ADC1_BASE
 (
AHB2PERIPH_BASE
 + 0x08000000UL)

	)

1051 
	#ADC2_BASE
 (
AHB2PERIPH_BASE
 + 0x08000100UL)

	)

1052 
	#ADC12_COMMON_BASE
 (
AHB2PERIPH_BASE
 + 0x08000300UL)

	)

1054 
	#DAC_BASE
 (
AHB2PERIPH_BASE
 + 0x08000800UL)

	)

1055 
	#DAC1_BASE
 (
AHB2PERIPH_BASE
 + 0x08000800UL)

	)

1056 
	#DAC3_BASE
 (
AHB2PERIPH_BASE
 + 0x08001000UL)

	)

1058 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x08060800UL)

	)

1060 
	#DBGMCU_BASE
 (0xE0042000UL)

	)

1062 
	#PACKAGE_BASE
 (0x1FFF7500ULè

	)

1063 
	#UID_BASE
 (0x1FFF7590ULè

	)

1064 
	#FLASHSIZE_BASE
 (0x1FFF75E0ULè

	)

1072 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

1073 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

1074 
	#TIM4
 ((
TIM_Ty³Def
 *è
TIM4_BASE
)

	)

1075 
	#TIM6
 ((
TIM_Ty³Def
 *è
TIM6_BASE
)

	)

1076 
	#TIM7
 ((
TIM_Ty³Def
 *è
TIM7_BASE
)

	)

1077 
	#CRS
 ((
CRS_Ty³Def
 *è
CRS_BASE
)

	)

1078 
	#TAMP
 ((
TAMP_Ty³Def
 *è
TAMP_BASE
)

	)

1079 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

1080 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

1081 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

1082 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

1083 
	#SPI3
 ((
SPI_Ty³Def
 *è
SPI3_BASE
)

	)

1084 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

1085 
	#USART3
 ((
USART_Ty³Def
 *è
USART3_BASE
)

	)

1086 
	#UART4
 ((
USART_Ty³Def
 *è
UART4_BASE
)

	)

1087 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

1088 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

1089 
	#USB
 ((
USB_Ty³Def
 *è
USB_BASE
)

	)

1090 
	#FDCAN1
 ((
FDCAN_Glob®Ty³Def
 *è
FDCAN1_BASE
)

	)

1091 
	#FDCAN_CONFIG
 ((
FDCAN_CÚfig_Ty³Def
 *è
FDCAN_CONFIG_BASE
)

	)

1092 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

1093 
	#I2C3
 ((
I2C_Ty³Def
 *è
I2C3_BASE
)

	)

1094 
	#LPTIM1
 ((
LPTIM_Ty³Def
 *è
LPTIM1_BASE
)

	)

1095 
	#LPUART1
 ((
USART_Ty³Def
 *è
LPUART1_BASE
)

	)

1096 
	#UCPD1
 ((
UCPD_Ty³Def
 *è
UCPD1_BASE
)

	)

1098 
	#SYSCFG
 ((
SYSCFG_Ty³Def
 *è
SYSCFG_BASE
)

	)

1099 
	#VREFBUF
 ((
VREFBUF_Ty³Def
 *è
VREFBUF_BASE
)

	)

1100 
	#COMP1
 ((
COMP_Ty³Def
 *è
COMP1_BASE
)

	)

1101 
	#COMP2
 ((
COMP_Ty³Def
 *è
COMP2_BASE
)

	)

1102 
	#COMP3
 ((
COMP_Ty³Def
 *è
COMP3_BASE
)

	)

1103 
	#COMP4
 ((
COMP_Ty³Def
 *è
COMP4_BASE
)

	)

1105 
	#OPAMP
 ((
OPAMP_Ty³Def
 *è
OPAMP_BASE
)

	)

1106 
	#OPAMP1
 ((
OPAMP_Ty³Def
 *è
OPAMP1_BASE
)

	)

1107 
	#OPAMP2
 ((
OPAMP_Ty³Def
 *è
OPAMP2_BASE
)

	)

1108 
	#OPAMP3
 ((
OPAMP_Ty³Def
 *è
OPAMP3_BASE
)

	)

1110 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

1111 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

1112 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

1113 
	#TIM8
 ((
TIM_Ty³Def
 *è
TIM8_BASE
)

	)

1114 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

1115 
	#TIM15
 ((
TIM_Ty³Def
 *è
TIM15_BASE
)

	)

1116 
	#TIM16
 ((
TIM_Ty³Def
 *è
TIM16_BASE
)

	)

1117 
	#TIM17
 ((
TIM_Ty³Def
 *è
TIM17_BASE
)

	)

1118 
	#SAI1
 ((
SAI_Ty³Def
 *è
SAI1_BASE
)

	)

1119 
	#SAI1_Block_A
 ((
SAI_Block_Ty³Def
 *)
SAI1_Block_A_BASE
)

	)

1120 
	#SAI1_Block_B
 ((
SAI_Block_Ty³Def
 *)
SAI1_Block_B_BASE
)

	)

1121 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

1122 
	#DMA2
 ((
DMA_Ty³Def
 *è
DMA2_BASE
)

	)

1123 
	#DMAMUX1
 ((
DMAMUX_ChªÃl_Ty³Def
 *è
DMAMUX1_BASE
)

	)

1124 
	#CORDIC
 ((
CORDIC_Ty³Def
 *è
CORDIC_BASE
)

	)

1125 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

1126 
	#FMAC
 ((
FMAC_Ty³Def
 *è
FMAC_BASE
)

	)

1127 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

1128 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

1130 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

1131 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

1132 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

1133 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

1134 
	#GPIOE
 ((
GPIO_Ty³Def
 *è
GPIOE_BASE
)

	)

1135 
	#GPIOF
 ((
GPIO_Ty³Def
 *è
GPIOF_BASE
)

	)

1136 
	#GPIOG
 ((
GPIO_Ty³Def
 *è
GPIOG_BASE
)

	)

1137 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

1138 
	#ADC2
 ((
ADC_Ty³Def
 *è
ADC2_BASE
)

	)

1139 
	#ADC12_COMMON
 ((
ADC_CommÚ_Ty³Def
 *è
ADC12_COMMON_BASE
)

	)

1140 
	#DAC
 ((
DAC_Ty³Def
 *è
DAC_BASE
)

	)

1141 
	#DAC1
 ((
DAC_Ty³Def
 *è
DAC1_BASE
)

	)

1142 
	#DAC3
 ((
DAC_Ty³Def
 *è
DAC3_BASE
)

	)

1143 
	#RNG
 ((
RNG_Ty³Def
 *è
RNG_BASE
)

	)

1145 
	#DMA1_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl1_BASE
)

	)

1146 
	#DMA1_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl2_BASE
)

	)

1147 
	#DMA1_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl3_BASE
)

	)

1148 
	#DMA1_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl4_BASE
)

	)

1149 
	#DMA1_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl5_BASE
)

	)

1150 
	#DMA1_ChªÃl6
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl6_BASE
)

	)

1152 
	#DMA2_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl1_BASE
)

	)

1153 
	#DMA2_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl2_BASE
)

	)

1154 
	#DMA2_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl3_BASE
)

	)

1155 
	#DMA2_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl4_BASE
)

	)

1156 
	#DMA2_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl5_BASE
)

	)

1157 
	#DMA2_ChªÃl6
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl6_BASE
)

	)

1159 
	#DMAMUX1_ChªÃl0
 ((
DMAMUX_ChªÃl_Ty³Def
 *è
DMAMUX1_ChªÃl0_BASE
)

	)

1160 
	#DMAMUX1_ChªÃl1
 ((
DMAMUX_ChªÃl_Ty³Def
 *è
DMAMUX1_ChªÃl1_BASE
)

	)

1161 
	#DMAMUX1_ChªÃl2
 ((
DMAMUX_ChªÃl_Ty³Def
 *è
DMAMUX1_ChªÃl2_BASE
)

	)

1162 
	#DMAMUX1_ChªÃl3
 ((
DMAMUX_ChªÃl_Ty³Def
 *è
DMAMUX1_ChªÃl3_BASE
)

	)

1163 
	#DMAMUX1_ChªÃl4
 ((
DMAMUX_ChªÃl_Ty³Def
 *è
DMAMUX1_ChªÃl4_BASE
)

	)

1164 
	#DMAMUX1_ChªÃl5
 ((
DMAMUX_ChªÃl_Ty³Def
 *è
DMAMUX1_ChªÃl5_BASE
)

	)

1165 
	#DMAMUX1_ChªÃl6
 ((
DMAMUX_ChªÃl_Ty³Def
 *è
DMAMUX1_ChªÃl6_BASE
)

	)

1166 
	#DMAMUX1_ChªÃl7
 ((
DMAMUX_ChªÃl_Ty³Def
 *è
DMAMUX1_ChªÃl7_BASE
)

	)

1167 
	#DMAMUX1_ChªÃl8
 ((
DMAMUX_ChªÃl_Ty³Def
 *è
DMAMUX1_ChªÃl8_BASE
)

	)

1168 
	#DMAMUX1_ChªÃl9
 ((
DMAMUX_ChªÃl_Ty³Def
 *è
DMAMUX1_ChªÃl9_BASE
)

	)

1169 
	#DMAMUX1_ChªÃl10
 ((
DMAMUX_ChªÃl_Ty³Def
 *è
DMAMUX1_ChªÃl10_BASE
)

	)

1170 
	#DMAMUX1_ChªÃl11
 ((
DMAMUX_ChªÃl_Ty³Def
 *è
DMAMUX1_ChªÃl11_BASE
)

	)

1172 
	#DMAMUX1_Reque¡G’”©Ü0
 ((
DMAMUX_Reque¡G’_Ty³Def
 *è
DMAMUX1_Reque¡G’”©Ü0_BASE
)

	)

1173 
	#DMAMUX1_Reque¡G’”©Ü1
 ((
DMAMUX_Reque¡G’_Ty³Def
 *è
DMAMUX1_Reque¡G’”©Ü1_BASE
)

	)

1174 
	#DMAMUX1_Reque¡G’”©Ü2
 ((
DMAMUX_Reque¡G’_Ty³Def
 *è
DMAMUX1_Reque¡G’”©Ü2_BASE
)

	)

1175 
	#DMAMUX1_Reque¡G’”©Ü3
 ((
DMAMUX_Reque¡G’_Ty³Def
 *è
DMAMUX1_Reque¡G’”©Ü3_BASE
)

	)

1177 
	#DMAMUX1_ChªÃlStus
 ((
DMAMUX_ChªÃlStus_Ty³Def
 *è
DMAMUX1_ChªÃlStus_BASE
)

	)

1178 
	#DMAMUX1_Reque¡G’Stus
 ((
DMAMUX_Reque¡G’Stus_Ty³Def
 *è
DMAMUX1_Reque¡G’Stus_BASE
)

	)

1182 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

1209 
	#ADC_MULTIMODE_SUPPORT


	)

1212 
	#ADC_ISR_ADRDY_Pos
 (0U)

	)

1213 
	#ADC_ISR_ADRDY_Msk
 (0x1UL << 
ADC_ISR_ADRDY_Pos
è

	)

1214 
	#ADC_ISR_ADRDY
 
ADC_ISR_ADRDY_Msk


	)

1215 
	#ADC_ISR_EOSMP_Pos
 (1U)

	)

1216 
	#ADC_ISR_EOSMP_Msk
 (0x1UL << 
ADC_ISR_EOSMP_Pos
è

	)

1217 
	#ADC_ISR_EOSMP
 
ADC_ISR_EOSMP_Msk


	)

1218 
	#ADC_ISR_EOC_Pos
 (2U)

	)

1219 
	#ADC_ISR_EOC_Msk
 (0x1UL << 
ADC_ISR_EOC_Pos
è

	)

1220 
	#ADC_ISR_EOC
 
ADC_ISR_EOC_Msk


	)

1221 
	#ADC_ISR_EOS_Pos
 (3U)

	)

1222 
	#ADC_ISR_EOS_Msk
 (0x1UL << 
ADC_ISR_EOS_Pos
è

	)

1223 
	#ADC_ISR_EOS
 
ADC_ISR_EOS_Msk


	)

1224 
	#ADC_ISR_OVR_Pos
 (4U)

	)

1225 
	#ADC_ISR_OVR_Msk
 (0x1UL << 
ADC_ISR_OVR_Pos
è

	)

1226 
	#ADC_ISR_OVR
 
ADC_ISR_OVR_Msk


	)

1227 
	#ADC_ISR_JEOC_Pos
 (5U)

	)

1228 
	#ADC_ISR_JEOC_Msk
 (0x1UL << 
ADC_ISR_JEOC_Pos
è

	)

1229 
	#ADC_ISR_JEOC
 
ADC_ISR_JEOC_Msk


	)

1230 
	#ADC_ISR_JEOS_Pos
 (6U)

	)

1231 
	#ADC_ISR_JEOS_Msk
 (0x1UL << 
ADC_ISR_JEOS_Pos
è

	)

1232 
	#ADC_ISR_JEOS
 
ADC_ISR_JEOS_Msk


	)

1233 
	#ADC_ISR_AWD1_Pos
 (7U)

	)

1234 
	#ADC_ISR_AWD1_Msk
 (0x1UL << 
ADC_ISR_AWD1_Pos
è

	)

1235 
	#ADC_ISR_AWD1
 
ADC_ISR_AWD1_Msk


	)

1236 
	#ADC_ISR_AWD2_Pos
 (8U)

	)

1237 
	#ADC_ISR_AWD2_Msk
 (0x1UL << 
ADC_ISR_AWD2_Pos
è

	)

1238 
	#ADC_ISR_AWD2
 
ADC_ISR_AWD2_Msk


	)

1239 
	#ADC_ISR_AWD3_Pos
 (9U)

	)

1240 
	#ADC_ISR_AWD3_Msk
 (0x1UL << 
ADC_ISR_AWD3_Pos
è

	)

1241 
	#ADC_ISR_AWD3
 
ADC_ISR_AWD3_Msk


	)

1242 
	#ADC_ISR_JQOVF_Pos
 (10U)

	)

1243 
	#ADC_ISR_JQOVF_Msk
 (0x1UL << 
ADC_ISR_JQOVF_Pos
è

	)

1244 
	#ADC_ISR_JQOVF
 
ADC_ISR_JQOVF_Msk


	)

1247 
	#ADC_IER_ADRDYIE_Pos
 (0U)

	)

1248 
	#ADC_IER_ADRDYIE_Msk
 (0x1UL << 
ADC_IER_ADRDYIE_Pos
è

	)

1249 
	#ADC_IER_ADRDYIE
 
ADC_IER_ADRDYIE_Msk


	)

1250 
	#ADC_IER_EOSMPIE_Pos
 (1U)

	)

1251 
	#ADC_IER_EOSMPIE_Msk
 (0x1UL << 
ADC_IER_EOSMPIE_Pos
è

	)

1252 
	#ADC_IER_EOSMPIE
 
ADC_IER_EOSMPIE_Msk


	)

1253 
	#ADC_IER_EOCIE_Pos
 (2U)

	)

1254 
	#ADC_IER_EOCIE_Msk
 (0x1UL << 
ADC_IER_EOCIE_Pos
è

	)

1255 
	#ADC_IER_EOCIE
 
ADC_IER_EOCIE_Msk


	)

1256 
	#ADC_IER_EOSIE_Pos
 (3U)

	)

1257 
	#ADC_IER_EOSIE_Msk
 (0x1UL << 
ADC_IER_EOSIE_Pos
è

	)

1258 
	#ADC_IER_EOSIE
 
ADC_IER_EOSIE_Msk


	)

1259 
	#ADC_IER_OVRIE_Pos
 (4U)

	)

1260 
	#ADC_IER_OVRIE_Msk
 (0x1UL << 
ADC_IER_OVRIE_Pos
è

	)

1261 
	#ADC_IER_OVRIE
 
ADC_IER_OVRIE_Msk


	)

1262 
	#ADC_IER_JEOCIE_Pos
 (5U)

	)

1263 
	#ADC_IER_JEOCIE_Msk
 (0x1UL << 
ADC_IER_JEOCIE_Pos
è

	)

1264 
	#ADC_IER_JEOCIE
 
ADC_IER_JEOCIE_Msk


	)

1265 
	#ADC_IER_JEOSIE_Pos
 (6U)

	)

1266 
	#ADC_IER_JEOSIE_Msk
 (0x1UL << 
ADC_IER_JEOSIE_Pos
è

	)

1267 
	#ADC_IER_JEOSIE
 
ADC_IER_JEOSIE_Msk


	)

1268 
	#ADC_IER_AWD1IE_Pos
 (7U)

	)

1269 
	#ADC_IER_AWD1IE_Msk
 (0x1UL << 
ADC_IER_AWD1IE_Pos
è

	)

1270 
	#ADC_IER_AWD1IE
 
ADC_IER_AWD1IE_Msk


	)

1271 
	#ADC_IER_AWD2IE_Pos
 (8U)

	)

1272 
	#ADC_IER_AWD2IE_Msk
 (0x1UL << 
ADC_IER_AWD2IE_Pos
è

	)

1273 
	#ADC_IER_AWD2IE
 
ADC_IER_AWD2IE_Msk


	)

1274 
	#ADC_IER_AWD3IE_Pos
 (9U)

	)

1275 
	#ADC_IER_AWD3IE_Msk
 (0x1UL << 
ADC_IER_AWD3IE_Pos
è

	)

1276 
	#ADC_IER_AWD3IE
 
ADC_IER_AWD3IE_Msk


	)

1277 
	#ADC_IER_JQOVFIE_Pos
 (10U)

	)

1278 
	#ADC_IER_JQOVFIE_Msk
 (0x1UL << 
ADC_IER_JQOVFIE_Pos
è

	)

1279 
	#ADC_IER_JQOVFIE
 
ADC_IER_JQOVFIE_Msk


	)

1282 
	#ADC_CR_ADEN_Pos
 (0U)

	)

1283 
	#ADC_CR_ADEN_Msk
 (0x1UL << 
ADC_CR_ADEN_Pos
è

	)

1284 
	#ADC_CR_ADEN
 
ADC_CR_ADEN_Msk


	)

1285 
	#ADC_CR_ADDIS_Pos
 (1U)

	)

1286 
	#ADC_CR_ADDIS_Msk
 (0x1UL << 
ADC_CR_ADDIS_Pos
è

	)

1287 
	#ADC_CR_ADDIS
 
ADC_CR_ADDIS_Msk


	)

1288 
	#ADC_CR_ADSTART_Pos
 (2U)

	)

1289 
	#ADC_CR_ADSTART_Msk
 (0x1UL << 
ADC_CR_ADSTART_Pos
è

	)

1290 
	#ADC_CR_ADSTART
 
ADC_CR_ADSTART_Msk


	)

1291 
	#ADC_CR_JADSTART_Pos
 (3U)

	)

1292 
	#ADC_CR_JADSTART_Msk
 (0x1UL << 
ADC_CR_JADSTART_Pos
è

	)

1293 
	#ADC_CR_JADSTART
 
ADC_CR_JADSTART_Msk


	)

1294 
	#ADC_CR_ADSTP_Pos
 (4U)

	)

1295 
	#ADC_CR_ADSTP_Msk
 (0x1UL << 
ADC_CR_ADSTP_Pos
è

	)

1296 
	#ADC_CR_ADSTP
 
ADC_CR_ADSTP_Msk


	)

1297 
	#ADC_CR_JADSTP_Pos
 (5U)

	)

1298 
	#ADC_CR_JADSTP_Msk
 (0x1UL << 
ADC_CR_JADSTP_Pos
è

	)

1299 
	#ADC_CR_JADSTP
 
ADC_CR_JADSTP_Msk


	)

1300 
	#ADC_CR_ADVREGEN_Pos
 (28U)

	)

1301 
	#ADC_CR_ADVREGEN_Msk
 (0x1UL << 
ADC_CR_ADVREGEN_Pos
è

	)

1302 
	#ADC_CR_ADVREGEN
 
ADC_CR_ADVREGEN_Msk


	)

1303 
	#ADC_CR_DEEPPWD_Pos
 (29U)

	)

1304 
	#ADC_CR_DEEPPWD_Msk
 (0x1UL << 
ADC_CR_DEEPPWD_Pos
è

	)

1305 
	#ADC_CR_DEEPPWD
 
ADC_CR_DEEPPWD_Msk


	)

1306 
	#ADC_CR_ADCALDIF_Pos
 (30U)

	)

1307 
	#ADC_CR_ADCALDIF_Msk
 (0x1UL << 
ADC_CR_ADCALDIF_Pos
è

	)

1308 
	#ADC_CR_ADCALDIF
 
ADC_CR_ADCALDIF_Msk


	)

1309 
	#ADC_CR_ADCAL_Pos
 (31U)

	)

1310 
	#ADC_CR_ADCAL_Msk
 (0x1UL << 
ADC_CR_ADCAL_Pos
è

	)

1311 
	#ADC_CR_ADCAL
 
ADC_CR_ADCAL_Msk


	)

1314 
	#ADC_CFGR_DMAEN_Pos
 (0U)

	)

1315 
	#ADC_CFGR_DMAEN_Msk
 (0x1UL << 
ADC_CFGR_DMAEN_Pos
è

	)

1316 
	#ADC_CFGR_DMAEN
 
ADC_CFGR_DMAEN_Msk


	)

1317 
	#ADC_CFGR_DMACFG_Pos
 (1U)

	)

1318 
	#ADC_CFGR_DMACFG_Msk
 (0x1UL << 
ADC_CFGR_DMACFG_Pos
è

	)

1319 
	#ADC_CFGR_DMACFG
 
ADC_CFGR_DMACFG_Msk


	)

1321 
	#ADC_CFGR_RES_Pos
 (3U)

	)

1322 
	#ADC_CFGR_RES_Msk
 (0x3UL << 
ADC_CFGR_RES_Pos
è

	)

1323 
	#ADC_CFGR_RES
 
ADC_CFGR_RES_Msk


	)

1324 
	#ADC_CFGR_RES_0
 (0x1UL << 
ADC_CFGR_RES_Pos
è

	)

1325 
	#ADC_CFGR_RES_1
 (0x2UL << 
ADC_CFGR_RES_Pos
è

	)

1327 
	#ADC_CFGR_EXTSEL_Pos
 (5U)

	)

1328 
	#ADC_CFGR_EXTSEL_Msk
 (0x1FUL << 
ADC_CFGR_EXTSEL_Pos
è

	)

1329 
	#ADC_CFGR_EXTSEL
 
ADC_CFGR_EXTSEL_Msk


	)

1330 
	#ADC_CFGR_EXTSEL_0
 (0x1UL << 
ADC_CFGR_EXTSEL_Pos
è

	)

1331 
	#ADC_CFGR_EXTSEL_1
 (0x2UL << 
ADC_CFGR_EXTSEL_Pos
è

	)

1332 
	#ADC_CFGR_EXTSEL_2
 (0x4UL << 
ADC_CFGR_EXTSEL_Pos
è

	)

1333 
	#ADC_CFGR_EXTSEL_3
 (0x8UL << 
ADC_CFGR_EXTSEL_Pos
è

	)

1334 
	#ADC_CFGR_EXTSEL_4
 (0x10UL << 
ADC_CFGR_EXTSEL_Pos
è

	)

1336 
	#ADC_CFGR_EXTEN_Pos
 (10U)

	)

1337 
	#ADC_CFGR_EXTEN_Msk
 (0x3UL << 
ADC_CFGR_EXTEN_Pos
è

	)

1338 
	#ADC_CFGR_EXTEN
 
ADC_CFGR_EXTEN_Msk


	)

1339 
	#ADC_CFGR_EXTEN_0
 (0x1UL << 
ADC_CFGR_EXTEN_Pos
è

	)

1340 
	#ADC_CFGR_EXTEN_1
 (0x2UL << 
ADC_CFGR_EXTEN_Pos
è

	)

1342 
	#ADC_CFGR_OVRMOD_Pos
 (12U)

	)

1343 
	#ADC_CFGR_OVRMOD_Msk
 (0x1UL << 
ADC_CFGR_OVRMOD_Pos
è

	)

1344 
	#ADC_CFGR_OVRMOD
 
ADC_CFGR_OVRMOD_Msk


	)

1345 
	#ADC_CFGR_CONT_Pos
 (13U)

	)

1346 
	#ADC_CFGR_CONT_Msk
 (0x1UL << 
ADC_CFGR_CONT_Pos
è

	)

1347 
	#ADC_CFGR_CONT
 
ADC_CFGR_CONT_Msk


	)

1348 
	#ADC_CFGR_AUTDLY_Pos
 (14U)

	)

1349 
	#ADC_CFGR_AUTDLY_Msk
 (0x1UL << 
ADC_CFGR_AUTDLY_Pos
è

	)

1350 
	#ADC_CFGR_AUTDLY
 
ADC_CFGR_AUTDLY_Msk


	)

1351 
	#ADC_CFGR_ALIGN_Pos
 (15U)

	)

1352 
	#ADC_CFGR_ALIGN_Msk
 (0x1UL << 
ADC_CFGR_ALIGN_Pos
è

	)

1353 
	#ADC_CFGR_ALIGN
 
ADC_CFGR_ALIGN_Msk


	)

1354 
	#ADC_CFGR_DISCEN_Pos
 (16U)

	)

1355 
	#ADC_CFGR_DISCEN_Msk
 (0x1UL << 
ADC_CFGR_DISCEN_Pos
è

	)

1356 
	#ADC_CFGR_DISCEN
 
ADC_CFGR_DISCEN_Msk


	)

1358 
	#ADC_CFGR_DISCNUM_Pos
 (17U)

	)

1359 
	#ADC_CFGR_DISCNUM_Msk
 (0x7UL << 
ADC_CFGR_DISCNUM_Pos
è

	)

1360 
	#ADC_CFGR_DISCNUM
 
ADC_CFGR_DISCNUM_Msk


	)

1361 
	#ADC_CFGR_DISCNUM_0
 (0x1UL << 
ADC_CFGR_DISCNUM_Pos
è

	)

1362 
	#ADC_CFGR_DISCNUM_1
 (0x2UL << 
ADC_CFGR_DISCNUM_Pos
è

	)

1363 
	#ADC_CFGR_DISCNUM_2
 (0x4UL << 
ADC_CFGR_DISCNUM_Pos
è

	)

1365 
	#ADC_CFGR_JDISCEN_Pos
 (20U)

	)

1366 
	#ADC_CFGR_JDISCEN_Msk
 (0x1UL << 
ADC_CFGR_JDISCEN_Pos
è

	)

1367 
	#ADC_CFGR_JDISCEN
 
ADC_CFGR_JDISCEN_Msk


	)

1368 
	#ADC_CFGR_JQM_Pos
 (21U)

	)

1369 
	#ADC_CFGR_JQM_Msk
 (0x1UL << 
ADC_CFGR_JQM_Pos
è

	)

1370 
	#ADC_CFGR_JQM
 
ADC_CFGR_JQM_Msk


	)

1371 
	#ADC_CFGR_AWD1SGL_Pos
 (22U)

	)

1372 
	#ADC_CFGR_AWD1SGL_Msk
 (0x1UL << 
ADC_CFGR_AWD1SGL_Pos
è

	)

1373 
	#ADC_CFGR_AWD1SGL
 
ADC_CFGR_AWD1SGL_Msk


	)

1374 
	#ADC_CFGR_AWD1EN_Pos
 (23U)

	)

1375 
	#ADC_CFGR_AWD1EN_Msk
 (0x1UL << 
ADC_CFGR_AWD1EN_Pos
è

	)

1376 
	#ADC_CFGR_AWD1EN
 
ADC_CFGR_AWD1EN_Msk


	)

1377 
	#ADC_CFGR_JAWD1EN_Pos
 (24U)

	)

1378 
	#ADC_CFGR_JAWD1EN_Msk
 (0x1UL << 
ADC_CFGR_JAWD1EN_Pos
è

	)

1379 
	#ADC_CFGR_JAWD1EN
 
ADC_CFGR_JAWD1EN_Msk


	)

1380 
	#ADC_CFGR_JAUTO_Pos
 (25U)

	)

1381 
	#ADC_CFGR_JAUTO_Msk
 (0x1UL << 
ADC_CFGR_JAUTO_Pos
è

	)

1382 
	#ADC_CFGR_JAUTO
 
ADC_CFGR_JAUTO_Msk


	)

1384 
	#ADC_CFGR_AWD1CH_Pos
 (26U)

	)

1385 
	#ADC_CFGR_AWD1CH_Msk
 (0x1FUL << 
ADC_CFGR_AWD1CH_Pos
è

	)

1386 
	#ADC_CFGR_AWD1CH
 
ADC_CFGR_AWD1CH_Msk


	)

1387 
	#ADC_CFGR_AWD1CH_0
 (0x01UL << 
ADC_CFGR_AWD1CH_Pos
è

	)

1388 
	#ADC_CFGR_AWD1CH_1
 (0x02UL << 
ADC_CFGR_AWD1CH_Pos
è

	)

1389 
	#ADC_CFGR_AWD1CH_2
 (0x04UL << 
ADC_CFGR_AWD1CH_Pos
è

	)

1390 
	#ADC_CFGR_AWD1CH_3
 (0x08UL << 
ADC_CFGR_AWD1CH_Pos
è

	)

1391 
	#ADC_CFGR_AWD1CH_4
 (0x10UL << 
ADC_CFGR_AWD1CH_Pos
è

	)

1393 
	#ADC_CFGR_JQDIS_Pos
 (31U)

	)

1394 
	#ADC_CFGR_JQDIS_Msk
 (0x1UL << 
ADC_CFGR_JQDIS_Pos
è

	)

1395 
	#ADC_CFGR_JQDIS
 
ADC_CFGR_JQDIS_Msk


	)

1398 
	#ADC_CFGR2_ROVSE_Pos
 (0U)

	)

1399 
	#ADC_CFGR2_ROVSE_Msk
 (0x1UL << 
ADC_CFGR2_ROVSE_Pos
è

	)

1400 
	#ADC_CFGR2_ROVSE
 
ADC_CFGR2_ROVSE_Msk


	)

1401 
	#ADC_CFGR2_JOVSE_Pos
 (1U)

	)

1402 
	#ADC_CFGR2_JOVSE_Msk
 (0x1UL << 
ADC_CFGR2_JOVSE_Pos
è

	)

1403 
	#ADC_CFGR2_JOVSE
 
ADC_CFGR2_JOVSE_Msk


	)

1405 
	#ADC_CFGR2_OVSR_Pos
 (2U)

	)

1406 
	#ADC_CFGR2_OVSR_Msk
 (0x7UL << 
ADC_CFGR2_OVSR_Pos
è

	)

1407 
	#ADC_CFGR2_OVSR
 
ADC_CFGR2_OVSR_Msk


	)

1408 
	#ADC_CFGR2_OVSR_0
 (0x1UL << 
ADC_CFGR2_OVSR_Pos
è

	)

1409 
	#ADC_CFGR2_OVSR_1
 (0x2UL << 
ADC_CFGR2_OVSR_Pos
è

	)

1410 
	#ADC_CFGR2_OVSR_2
 (0x4UL << 
ADC_CFGR2_OVSR_Pos
è

	)

1412 
	#ADC_CFGR2_OVSS_Pos
 (5U)

	)

1413 
	#ADC_CFGR2_OVSS_Msk
 (0xFUL << 
ADC_CFGR2_OVSS_Pos
è

	)

1414 
	#ADC_CFGR2_OVSS
 
ADC_CFGR2_OVSS_Msk


	)

1415 
	#ADC_CFGR2_OVSS_0
 (0x1UL << 
ADC_CFGR2_OVSS_Pos
è

	)

1416 
	#ADC_CFGR2_OVSS_1
 (0x2UL << 
ADC_CFGR2_OVSS_Pos
è

	)

1417 
	#ADC_CFGR2_OVSS_2
 (0x4UL << 
ADC_CFGR2_OVSS_Pos
è

	)

1418 
	#ADC_CFGR2_OVSS_3
 (0x8UL << 
ADC_CFGR2_OVSS_Pos
è

	)

1420 
	#ADC_CFGR2_TROVS_Pos
 (9U)

	)

1421 
	#ADC_CFGR2_TROVS_Msk
 (0x1UL << 
ADC_CFGR2_TROVS_Pos
è

	)

1422 
	#ADC_CFGR2_TROVS
 
ADC_CFGR2_TROVS_Msk


	)

1423 
	#ADC_CFGR2_ROVSM_Pos
 (10U)

	)

1424 
	#ADC_CFGR2_ROVSM_Msk
 (0x1UL << 
ADC_CFGR2_ROVSM_Pos
è

	)

1425 
	#ADC_CFGR2_ROVSM
 
ADC_CFGR2_ROVSM_Msk


	)

1427 
	#ADC_CFGR2_GCOMP_Pos
 (16U)

	)

1428 
	#ADC_CFGR2_GCOMP_Msk
 (0x1UL << 
ADC_CFGR2_GCOMP_Pos
è

	)

1429 
	#ADC_CFGR2_GCOMP
 
ADC_CFGR2_GCOMP_Msk


	)

1431 
	#ADC_CFGR2_SWTRIG_Pos
 (25U)

	)

1432 
	#ADC_CFGR2_SWTRIG_Msk
 (0x1UL << 
ADC_CFGR2_SWTRIG_Pos
è

	)

1433 
	#ADC_CFGR2_SWTRIG
 
ADC_CFGR2_SWTRIG_Msk


	)

1434 
	#ADC_CFGR2_BULB_Pos
 (26U)

	)

1435 
	#ADC_CFGR2_BULB_Msk
 (0x1UL << 
ADC_CFGR2_BULB_Pos
è

	)

1436 
	#ADC_CFGR2_BULB
 
ADC_CFGR2_BULB_Msk


	)

1437 
	#ADC_CFGR2_SMPTRIG_Pos
 (27U)

	)

1438 
	#ADC_CFGR2_SMPTRIG_Msk
 (0x1UL << 
ADC_CFGR2_SMPTRIG_Pos
è

	)

1439 
	#ADC_CFGR2_SMPTRIG
 
ADC_CFGR2_SMPTRIG_Msk


	)

1441 
	#ADC_CFGR2_LFTRIG_Pos
 (29U)

	)

1442 
	#ADC_CFGR2_LFTRIG_Msk
 (0x1UL << 
ADC_CFGR2_LFTRIG_Pos
è

	)

1443 
	#ADC_CFGR2_LFTRIG
 
ADC_CFGR2_LFTRIG_Msk


	)

1446 
	#ADC_SMPR1_SMP0_Pos
 (0U)

	)

1447 
	#ADC_SMPR1_SMP0_Msk
 (0x7UL << 
ADC_SMPR1_SMP0_Pos
è

	)

1448 
	#ADC_SMPR1_SMP0
 
ADC_SMPR1_SMP0_Msk


	)

1449 
	#ADC_SMPR1_SMP0_0
 (0x1UL << 
ADC_SMPR1_SMP0_Pos
è

	)

1450 
	#ADC_SMPR1_SMP0_1
 (0x2UL << 
ADC_SMPR1_SMP0_Pos
è

	)

1451 
	#ADC_SMPR1_SMP0_2
 (0x4UL << 
ADC_SMPR1_SMP0_Pos
è

	)

1453 
	#ADC_SMPR1_SMP1_Pos
 (3U)

	)

1454 
	#ADC_SMPR1_SMP1_Msk
 (0x7UL << 
ADC_SMPR1_SMP1_Pos
è

	)

1455 
	#ADC_SMPR1_SMP1
 
ADC_SMPR1_SMP1_Msk


	)

1456 
	#ADC_SMPR1_SMP1_0
 (0x1UL << 
ADC_SMPR1_SMP1_Pos
è

	)

1457 
	#ADC_SMPR1_SMP1_1
 (0x2UL << 
ADC_SMPR1_SMP1_Pos
è

	)

1458 
	#ADC_SMPR1_SMP1_2
 (0x4UL << 
ADC_SMPR1_SMP1_Pos
è

	)

1460 
	#ADC_SMPR1_SMP2_Pos
 (6U)

	)

1461 
	#ADC_SMPR1_SMP2_Msk
 (0x7UL << 
ADC_SMPR1_SMP2_Pos
è

	)

1462 
	#ADC_SMPR1_SMP2
 
ADC_SMPR1_SMP2_Msk


	)

1463 
	#ADC_SMPR1_SMP2_0
 (0x1UL << 
ADC_SMPR1_SMP2_Pos
è

	)

1464 
	#ADC_SMPR1_SMP2_1
 (0x2UL << 
ADC_SMPR1_SMP2_Pos
è

	)

1465 
	#ADC_SMPR1_SMP2_2
 (0x4UL << 
ADC_SMPR1_SMP2_Pos
è

	)

1467 
	#ADC_SMPR1_SMP3_Pos
 (9U)

	)

1468 
	#ADC_SMPR1_SMP3_Msk
 (0x7UL << 
ADC_SMPR1_SMP3_Pos
è

	)

1469 
	#ADC_SMPR1_SMP3
 
ADC_SMPR1_SMP3_Msk


	)

1470 
	#ADC_SMPR1_SMP3_0
 (0x1UL << 
ADC_SMPR1_SMP3_Pos
è

	)

1471 
	#ADC_SMPR1_SMP3_1
 (0x2UL << 
ADC_SMPR1_SMP3_Pos
è

	)

1472 
	#ADC_SMPR1_SMP3_2
 (0x4UL << 
ADC_SMPR1_SMP3_Pos
è

	)

1474 
	#ADC_SMPR1_SMP4_Pos
 (12U)

	)

1475 
	#ADC_SMPR1_SMP4_Msk
 (0x7UL << 
ADC_SMPR1_SMP4_Pos
è

	)

1476 
	#ADC_SMPR1_SMP4
 
ADC_SMPR1_SMP4_Msk


	)

1477 
	#ADC_SMPR1_SMP4_0
 (0x1UL << 
ADC_SMPR1_SMP4_Pos
è

	)

1478 
	#ADC_SMPR1_SMP4_1
 (0x2UL << 
ADC_SMPR1_SMP4_Pos
è

	)

1479 
	#ADC_SMPR1_SMP4_2
 (0x4UL << 
ADC_SMPR1_SMP4_Pos
è

	)

1481 
	#ADC_SMPR1_SMP5_Pos
 (15U)

	)

1482 
	#ADC_SMPR1_SMP5_Msk
 (0x7UL << 
ADC_SMPR1_SMP5_Pos
è

	)

1483 
	#ADC_SMPR1_SMP5
 
ADC_SMPR1_SMP5_Msk


	)

1484 
	#ADC_SMPR1_SMP5_0
 (0x1UL << 
ADC_SMPR1_SMP5_Pos
è

	)

1485 
	#ADC_SMPR1_SMP5_1
 (0x2UL << 
ADC_SMPR1_SMP5_Pos
è

	)

1486 
	#ADC_SMPR1_SMP5_2
 (0x4UL << 
ADC_SMPR1_SMP5_Pos
è

	)

1488 
	#ADC_SMPR1_SMP6_Pos
 (18U)

	)

1489 
	#ADC_SMPR1_SMP6_Msk
 (0x7UL << 
ADC_SMPR1_SMP6_Pos
è

	)

1490 
	#ADC_SMPR1_SMP6
 
ADC_SMPR1_SMP6_Msk


	)

1491 
	#ADC_SMPR1_SMP6_0
 (0x1UL << 
ADC_SMPR1_SMP6_Pos
è

	)

1492 
	#ADC_SMPR1_SMP6_1
 (0x2UL << 
ADC_SMPR1_SMP6_Pos
è

	)

1493 
	#ADC_SMPR1_SMP6_2
 (0x4UL << 
ADC_SMPR1_SMP6_Pos
è

	)

1495 
	#ADC_SMPR1_SMP7_Pos
 (21U)

	)

1496 
	#ADC_SMPR1_SMP7_Msk
 (0x7UL << 
ADC_SMPR1_SMP7_Pos
è

	)

1497 
	#ADC_SMPR1_SMP7
 
ADC_SMPR1_SMP7_Msk


	)

1498 
	#ADC_SMPR1_SMP7_0
 (0x1UL << 
ADC_SMPR1_SMP7_Pos
è

	)

1499 
	#ADC_SMPR1_SMP7_1
 (0x2UL << 
ADC_SMPR1_SMP7_Pos
è

	)

1500 
	#ADC_SMPR1_SMP7_2
 (0x4UL << 
ADC_SMPR1_SMP7_Pos
è

	)

1502 
	#ADC_SMPR1_SMP8_Pos
 (24U)

	)

1503 
	#ADC_SMPR1_SMP8_Msk
 (0x7UL << 
ADC_SMPR1_SMP8_Pos
è

	)

1504 
	#ADC_SMPR1_SMP8
 
ADC_SMPR1_SMP8_Msk


	)

1505 
	#ADC_SMPR1_SMP8_0
 (0x1UL << 
ADC_SMPR1_SMP8_Pos
è

	)

1506 
	#ADC_SMPR1_SMP8_1
 (0x2UL << 
ADC_SMPR1_SMP8_Pos
è

	)

1507 
	#ADC_SMPR1_SMP8_2
 (0x4UL << 
ADC_SMPR1_SMP8_Pos
è

	)

1509 
	#ADC_SMPR1_SMP9_Pos
 (27U)

	)

1510 
	#ADC_SMPR1_SMP9_Msk
 (0x7UL << 
ADC_SMPR1_SMP9_Pos
è

	)

1511 
	#ADC_SMPR1_SMP9
 
ADC_SMPR1_SMP9_Msk


	)

1512 
	#ADC_SMPR1_SMP9_0
 (0x1UL << 
ADC_SMPR1_SMP9_Pos
è

	)

1513 
	#ADC_SMPR1_SMP9_1
 (0x2UL << 
ADC_SMPR1_SMP9_Pos
è

	)

1514 
	#ADC_SMPR1_SMP9_2
 (0x4UL << 
ADC_SMPR1_SMP9_Pos
è

	)

1516 
	#ADC_SMPR1_SMPPLUS_Pos
 (31U)

	)

1517 
	#ADC_SMPR1_SMPPLUS_Msk
 (0x1UL << 
ADC_SMPR1_SMPPLUS_Pos
è

	)

1518 
	#ADC_SMPR1_SMPPLUS
 
ADC_SMPR1_SMPPLUS_Msk


	)

1521 
	#ADC_SMPR2_SMP10_Pos
 (0U)

	)

1522 
	#ADC_SMPR2_SMP10_Msk
 (0x7UL << 
ADC_SMPR2_SMP10_Pos
è

	)

1523 
	#ADC_SMPR2_SMP10
 
ADC_SMPR2_SMP10_Msk


	)

1524 
	#ADC_SMPR2_SMP10_0
 (0x1UL << 
ADC_SMPR2_SMP10_Pos
è

	)

1525 
	#ADC_SMPR2_SMP10_1
 (0x2UL << 
ADC_SMPR2_SMP10_Pos
è

	)

1526 
	#ADC_SMPR2_SMP10_2
 (0x4UL << 
ADC_SMPR2_SMP10_Pos
è

	)

1528 
	#ADC_SMPR2_SMP11_Pos
 (3U)

	)

1529 
	#ADC_SMPR2_SMP11_Msk
 (0x7UL << 
ADC_SMPR2_SMP11_Pos
è

	)

1530 
	#ADC_SMPR2_SMP11
 
ADC_SMPR2_SMP11_Msk


	)

1531 
	#ADC_SMPR2_SMP11_0
 (0x1UL << 
ADC_SMPR2_SMP11_Pos
è

	)

1532 
	#ADC_SMPR2_SMP11_1
 (0x2UL << 
ADC_SMPR2_SMP11_Pos
è

	)

1533 
	#ADC_SMPR2_SMP11_2
 (0x4UL << 
ADC_SMPR2_SMP11_Pos
è

	)

1535 
	#ADC_SMPR2_SMP12_Pos
 (6U)

	)

1536 
	#ADC_SMPR2_SMP12_Msk
 (0x7UL << 
ADC_SMPR2_SMP12_Pos
è

	)

1537 
	#ADC_SMPR2_SMP12
 
ADC_SMPR2_SMP12_Msk


	)

1538 
	#ADC_SMPR2_SMP12_0
 (0x1UL << 
ADC_SMPR2_SMP12_Pos
è

	)

1539 
	#ADC_SMPR2_SMP12_1
 (0x2UL << 
ADC_SMPR2_SMP12_Pos
è

	)

1540 
	#ADC_SMPR2_SMP12_2
 (0x4UL << 
ADC_SMPR2_SMP12_Pos
è

	)

1542 
	#ADC_SMPR2_SMP13_Pos
 (9U)

	)

1543 
	#ADC_SMPR2_SMP13_Msk
 (0x7UL << 
ADC_SMPR2_SMP13_Pos
è

	)

1544 
	#ADC_SMPR2_SMP13
 
ADC_SMPR2_SMP13_Msk


	)

1545 
	#ADC_SMPR2_SMP13_0
 (0x1UL << 
ADC_SMPR2_SMP13_Pos
è

	)

1546 
	#ADC_SMPR2_SMP13_1
 (0x2UL << 
ADC_SMPR2_SMP13_Pos
è

	)

1547 
	#ADC_SMPR2_SMP13_2
 (0x4UL << 
ADC_SMPR2_SMP13_Pos
è

	)

1549 
	#ADC_SMPR2_SMP14_Pos
 (12U)

	)

1550 
	#ADC_SMPR2_SMP14_Msk
 (0x7UL << 
ADC_SMPR2_SMP14_Pos
è

	)

1551 
	#ADC_SMPR2_SMP14
 
ADC_SMPR2_SMP14_Msk


	)

1552 
	#ADC_SMPR2_SMP14_0
 (0x1UL << 
ADC_SMPR2_SMP14_Pos
è

	)

1553 
	#ADC_SMPR2_SMP14_1
 (0x2UL << 
ADC_SMPR2_SMP14_Pos
è

	)

1554 
	#ADC_SMPR2_SMP14_2
 (0x4UL << 
ADC_SMPR2_SMP14_Pos
è

	)

1556 
	#ADC_SMPR2_SMP15_Pos
 (15U)

	)

1557 
	#ADC_SMPR2_SMP15_Msk
 (0x7UL << 
ADC_SMPR2_SMP15_Pos
è

	)

1558 
	#ADC_SMPR2_SMP15
 
ADC_SMPR2_SMP15_Msk


	)

1559 
	#ADC_SMPR2_SMP15_0
 (0x1UL << 
ADC_SMPR2_SMP15_Pos
è

	)

1560 
	#ADC_SMPR2_SMP15_1
 (0x2UL << 
ADC_SMPR2_SMP15_Pos
è

	)

1561 
	#ADC_SMPR2_SMP15_2
 (0x4UL << 
ADC_SMPR2_SMP15_Pos
è

	)

1563 
	#ADC_SMPR2_SMP16_Pos
 (18U)

	)

1564 
	#ADC_SMPR2_SMP16_Msk
 (0x7UL << 
ADC_SMPR2_SMP16_Pos
è

	)

1565 
	#ADC_SMPR2_SMP16
 
ADC_SMPR2_SMP16_Msk


	)

1566 
	#ADC_SMPR2_SMP16_0
 (0x1UL << 
ADC_SMPR2_SMP16_Pos
è

	)

1567 
	#ADC_SMPR2_SMP16_1
 (0x2UL << 
ADC_SMPR2_SMP16_Pos
è

	)

1568 
	#ADC_SMPR2_SMP16_2
 (0x4UL << 
ADC_SMPR2_SMP16_Pos
è

	)

1570 
	#ADC_SMPR2_SMP17_Pos
 (21U)

	)

1571 
	#ADC_SMPR2_SMP17_Msk
 (0x7UL << 
ADC_SMPR2_SMP17_Pos
è

	)

1572 
	#ADC_SMPR2_SMP17
 
ADC_SMPR2_SMP17_Msk


	)

1573 
	#ADC_SMPR2_SMP17_0
 (0x1UL << 
ADC_SMPR2_SMP17_Pos
è

	)

1574 
	#ADC_SMPR2_SMP17_1
 (0x2UL << 
ADC_SMPR2_SMP17_Pos
è

	)

1575 
	#ADC_SMPR2_SMP17_2
 (0x4UL << 
ADC_SMPR2_SMP17_Pos
è

	)

1577 
	#ADC_SMPR2_SMP18_Pos
 (24U)

	)

1578 
	#ADC_SMPR2_SMP18_Msk
 (0x7UL << 
ADC_SMPR2_SMP18_Pos
è

	)

1579 
	#ADC_SMPR2_SMP18
 
ADC_SMPR2_SMP18_Msk


	)

1580 
	#ADC_SMPR2_SMP18_0
 (0x1UL << 
ADC_SMPR2_SMP18_Pos
è

	)

1581 
	#ADC_SMPR2_SMP18_1
 (0x2UL << 
ADC_SMPR2_SMP18_Pos
è

	)

1582 
	#ADC_SMPR2_SMP18_2
 (0x4UL << 
ADC_SMPR2_SMP18_Pos
è

	)

1585 
	#ADC_TR1_LT1_Pos
 (0U)

	)

1586 
	#ADC_TR1_LT1_Msk
 (0xFFFUL << 
ADC_TR1_LT1_Pos
è

	)

1587 
	#ADC_TR1_LT1
 
ADC_TR1_LT1_Msk


	)

1589 
	#ADC_TR1_AWDFILT_Pos
 (12U)

	)

1590 
	#ADC_TR1_AWDFILT_Msk
 (0x7UL << 
ADC_TR1_AWDFILT_Pos
è

	)

1591 
	#ADC_TR1_AWDFILT
 
ADC_TR1_AWDFILT_Msk


	)

1592 
	#ADC_TR1_AWDFILT_0
 (0x1UL << 
ADC_TR1_AWDFILT_Pos
è

	)

1593 
	#ADC_TR1_AWDFILT_1
 (0x2UL << 
ADC_TR1_AWDFILT_Pos
è

	)

1594 
	#ADC_TR1_AWDFILT_2
 (0x4UL << 
ADC_TR1_AWDFILT_Pos
è

	)

1596 
	#ADC_TR1_HT1_Pos
 (16U)

	)

1597 
	#ADC_TR1_HT1_Msk
 (0xFFFUL << 
ADC_TR1_HT1_Pos
è

	)

1598 
	#ADC_TR1_HT1
 
ADC_TR1_HT1_Msk


	)

1601 
	#ADC_TR2_LT2_Pos
 (0U)

	)

1602 
	#ADC_TR2_LT2_Msk
 (0xFFUL << 
ADC_TR2_LT2_Pos
è

	)

1603 
	#ADC_TR2_LT2
 
ADC_TR2_LT2_Msk


	)

1605 
	#ADC_TR2_HT2_Pos
 (16U)

	)

1606 
	#ADC_TR2_HT2_Msk
 (0xFFUL << 
ADC_TR2_HT2_Pos
è

	)

1607 
	#ADC_TR2_HT2
 
ADC_TR2_HT2_Msk


	)

1610 
	#ADC_TR3_LT3_Pos
 (0U)

	)

1611 
	#ADC_TR3_LT3_Msk
 (0xFFUL << 
ADC_TR3_LT3_Pos
è

	)

1612 
	#ADC_TR3_LT3
 
ADC_TR3_LT3_Msk


	)

1614 
	#ADC_TR3_HT3_Pos
 (16U)

	)

1615 
	#ADC_TR3_HT3_Msk
 (0xFFUL << 
ADC_TR3_HT3_Pos
è

	)

1616 
	#ADC_TR3_HT3
 
ADC_TR3_HT3_Msk


	)

1619 
	#ADC_SQR1_L_Pos
 (0U)

	)

1620 
	#ADC_SQR1_L_Msk
 (0xFUL << 
ADC_SQR1_L_Pos
è

	)

1621 
	#ADC_SQR1_L
 
ADC_SQR1_L_Msk


	)

1622 
	#ADC_SQR1_L_0
 (0x1UL << 
ADC_SQR1_L_Pos
è

	)

1623 
	#ADC_SQR1_L_1
 (0x2UL << 
ADC_SQR1_L_Pos
è

	)

1624 
	#ADC_SQR1_L_2
 (0x4UL << 
ADC_SQR1_L_Pos
è

	)

1625 
	#ADC_SQR1_L_3
 (0x8UL << 
ADC_SQR1_L_Pos
è

	)

1627 
	#ADC_SQR1_SQ1_Pos
 (6U)

	)

1628 
	#ADC_SQR1_SQ1_Msk
 (0x1FUL << 
ADC_SQR1_SQ1_Pos
è

	)

1629 
	#ADC_SQR1_SQ1
 
ADC_SQR1_SQ1_Msk


	)

1630 
	#ADC_SQR1_SQ1_0
 (0x01UL << 
ADC_SQR1_SQ1_Pos
è

	)

1631 
	#ADC_SQR1_SQ1_1
 (0x02UL << 
ADC_SQR1_SQ1_Pos
è

	)

1632 
	#ADC_SQR1_SQ1_2
 (0x04UL << 
ADC_SQR1_SQ1_Pos
è

	)

1633 
	#ADC_SQR1_SQ1_3
 (0x08UL << 
ADC_SQR1_SQ1_Pos
è

	)

1634 
	#ADC_SQR1_SQ1_4
 (0x10UL << 
ADC_SQR1_SQ1_Pos
è

	)

1636 
	#ADC_SQR1_SQ2_Pos
 (12U)

	)

1637 
	#ADC_SQR1_SQ2_Msk
 (0x1FUL << 
ADC_SQR1_SQ2_Pos
è

	)

1638 
	#ADC_SQR1_SQ2
 
ADC_SQR1_SQ2_Msk


	)

1639 
	#ADC_SQR1_SQ2_0
 (0x01UL << 
ADC_SQR1_SQ2_Pos
è

	)

1640 
	#ADC_SQR1_SQ2_1
 (0x02UL << 
ADC_SQR1_SQ2_Pos
è

	)

1641 
	#ADC_SQR1_SQ2_2
 (0x04UL << 
ADC_SQR1_SQ2_Pos
è

	)

1642 
	#ADC_SQR1_SQ2_3
 (0x08UL << 
ADC_SQR1_SQ2_Pos
è

	)

1643 
	#ADC_SQR1_SQ2_4
 (0x10UL << 
ADC_SQR1_SQ2_Pos
è

	)

1645 
	#ADC_SQR1_SQ3_Pos
 (18U)

	)

1646 
	#ADC_SQR1_SQ3_Msk
 (0x1FUL << 
ADC_SQR1_SQ3_Pos
è

	)

1647 
	#ADC_SQR1_SQ3
 
ADC_SQR1_SQ3_Msk


	)

1648 
	#ADC_SQR1_SQ3_0
 (0x01UL << 
ADC_SQR1_SQ3_Pos
è

	)

1649 
	#ADC_SQR1_SQ3_1
 (0x02UL << 
ADC_SQR1_SQ3_Pos
è

	)

1650 
	#ADC_SQR1_SQ3_2
 (0x04UL << 
ADC_SQR1_SQ3_Pos
è

	)

1651 
	#ADC_SQR1_SQ3_3
 (0x08UL << 
ADC_SQR1_SQ3_Pos
è

	)

1652 
	#ADC_SQR1_SQ3_4
 (0x10UL<< 
ADC_SQR1_SQ3_Pos
è

	)

1654 
	#ADC_SQR1_SQ4_Pos
 (24U)

	)

1655 
	#ADC_SQR1_SQ4_Msk
 (0x1FUL << 
ADC_SQR1_SQ4_Pos
è

	)

1656 
	#ADC_SQR1_SQ4
 
ADC_SQR1_SQ4_Msk


	)

1657 
	#ADC_SQR1_SQ4_0
 (0x01UL << 
ADC_SQR1_SQ4_Pos
è

	)

1658 
	#ADC_SQR1_SQ4_1
 (0x02UL << 
ADC_SQR1_SQ4_Pos
è

	)

1659 
	#ADC_SQR1_SQ4_2
 (0x04UL << 
ADC_SQR1_SQ4_Pos
è

	)

1660 
	#ADC_SQR1_SQ4_3
 (0x08UL << 
ADC_SQR1_SQ4_Pos
è

	)

1661 
	#ADC_SQR1_SQ4_4
 (0x10UL << 
ADC_SQR1_SQ4_Pos
è

	)

1664 
	#ADC_SQR2_SQ5_Pos
 (0U)

	)

1665 
	#ADC_SQR2_SQ5_Msk
 (0x1FUL << 
ADC_SQR2_SQ5_Pos
è

	)

1666 
	#ADC_SQR2_SQ5
 
ADC_SQR2_SQ5_Msk


	)

1667 
	#ADC_SQR2_SQ5_0
 (0x01UL << 
ADC_SQR2_SQ5_Pos
è

	)

1668 
	#ADC_SQR2_SQ5_1
 (0x02UL << 
ADC_SQR2_SQ5_Pos
è

	)

1669 
	#ADC_SQR2_SQ5_2
 (0x04UL << 
ADC_SQR2_SQ5_Pos
è

	)

1670 
	#ADC_SQR2_SQ5_3
 (0x08UL << 
ADC_SQR2_SQ5_Pos
è

	)

1671 
	#ADC_SQR2_SQ5_4
 (0x10UL << 
ADC_SQR2_SQ5_Pos
è

	)

1673 
	#ADC_SQR2_SQ6_Pos
 (6U)

	)

1674 
	#ADC_SQR2_SQ6_Msk
 (0x1FUL << 
ADC_SQR2_SQ6_Pos
è

	)

1675 
	#ADC_SQR2_SQ6
 
ADC_SQR2_SQ6_Msk


	)

1676 
	#ADC_SQR2_SQ6_0
 (0x01UL << 
ADC_SQR2_SQ6_Pos
è

	)

1677 
	#ADC_SQR2_SQ6_1
 (0x02UL << 
ADC_SQR2_SQ6_Pos
è

	)

1678 
	#ADC_SQR2_SQ6_2
 (0x04UL << 
ADC_SQR2_SQ6_Pos
è

	)

1679 
	#ADC_SQR2_SQ6_3
 (0x08UL << 
ADC_SQR2_SQ6_Pos
è

	)

1680 
	#ADC_SQR2_SQ6_4
 (0x10UL << 
ADC_SQR2_SQ6_Pos
è

	)

1682 
	#ADC_SQR2_SQ7_Pos
 (12U)

	)

1683 
	#ADC_SQR2_SQ7_Msk
 (0x1FUL << 
ADC_SQR2_SQ7_Pos
è

	)

1684 
	#ADC_SQR2_SQ7
 
ADC_SQR2_SQ7_Msk


	)

1685 
	#ADC_SQR2_SQ7_0
 (0x01UL << 
ADC_SQR2_SQ7_Pos
è

	)

1686 
	#ADC_SQR2_SQ7_1
 (0x02UL << 
ADC_SQR2_SQ7_Pos
è

	)

1687 
	#ADC_SQR2_SQ7_2
 (0x04UL << 
ADC_SQR2_SQ7_Pos
è

	)

1688 
	#ADC_SQR2_SQ7_3
 (0x08UL << 
ADC_SQR2_SQ7_Pos
è

	)

1689 
	#ADC_SQR2_SQ7_4
 (0x10UL << 
ADC_SQR2_SQ7_Pos
è

	)

1691 
	#ADC_SQR2_SQ8_Pos
 (18U)

	)

1692 
	#ADC_SQR2_SQ8_Msk
 (0x1FUL << 
ADC_SQR2_SQ8_Pos
è

	)

1693 
	#ADC_SQR2_SQ8
 
ADC_SQR2_SQ8_Msk


	)

1694 
	#ADC_SQR2_SQ8_0
 (0x01UL << 
ADC_SQR2_SQ8_Pos
è

	)

1695 
	#ADC_SQR2_SQ8_1
 (0x02UL << 
ADC_SQR2_SQ8_Pos
è

	)

1696 
	#ADC_SQR2_SQ8_2
 (0x04UL << 
ADC_SQR2_SQ8_Pos
è

	)

1697 
	#ADC_SQR2_SQ8_3
 (0x08UL << 
ADC_SQR2_SQ8_Pos
è

	)

1698 
	#ADC_SQR2_SQ8_4
 (0x10UL << 
ADC_SQR2_SQ8_Pos
è

	)

1700 
	#ADC_SQR2_SQ9_Pos
 (24U)

	)

1701 
	#ADC_SQR2_SQ9_Msk
 (0x1FUL << 
ADC_SQR2_SQ9_Pos
è

	)

1702 
	#ADC_SQR2_SQ9
 
ADC_SQR2_SQ9_Msk


	)

1703 
	#ADC_SQR2_SQ9_0
 (0x01UL << 
ADC_SQR2_SQ9_Pos
è

	)

1704 
	#ADC_SQR2_SQ9_1
 (0x02UL << 
ADC_SQR2_SQ9_Pos
è

	)

1705 
	#ADC_SQR2_SQ9_2
 (0x04UL << 
ADC_SQR2_SQ9_Pos
è

	)

1706 
	#ADC_SQR2_SQ9_3
 (0x08UL << 
ADC_SQR2_SQ9_Pos
è

	)

1707 
	#ADC_SQR2_SQ9_4
 (0x10UL << 
ADC_SQR2_SQ9_Pos
è

	)

1710 
	#ADC_SQR3_SQ10_Pos
 (0U)

	)

1711 
	#ADC_SQR3_SQ10_Msk
 (0x1FUL << 
ADC_SQR3_SQ10_Pos
è

	)

1712 
	#ADC_SQR3_SQ10
 
ADC_SQR3_SQ10_Msk


	)

1713 
	#ADC_SQR3_SQ10_0
 (0x01UL << 
ADC_SQR3_SQ10_Pos
è

	)

1714 
	#ADC_SQR3_SQ10_1
 (0x02UL << 
ADC_SQR3_SQ10_Pos
è

	)

1715 
	#ADC_SQR3_SQ10_2
 (0x04UL << 
ADC_SQR3_SQ10_Pos
è

	)

1716 
	#ADC_SQR3_SQ10_3
 (0x08UL << 
ADC_SQR3_SQ10_Pos
è

	)

1717 
	#ADC_SQR3_SQ10_4
 (0x10UL << 
ADC_SQR3_SQ10_Pos
è

	)

1719 
	#ADC_SQR3_SQ11_Pos
 (6U)

	)

1720 
	#ADC_SQR3_SQ11_Msk
 (0x1FUL << 
ADC_SQR3_SQ11_Pos
è

	)

1721 
	#ADC_SQR3_SQ11
 
ADC_SQR3_SQ11_Msk


	)

1722 
	#ADC_SQR3_SQ11_0
 (0x01UL << 
ADC_SQR3_SQ11_Pos
è

	)

1723 
	#ADC_SQR3_SQ11_1
 (0x02UL << 
ADC_SQR3_SQ11_Pos
è

	)

1724 
	#ADC_SQR3_SQ11_2
 (0x04UL << 
ADC_SQR3_SQ11_Pos
è

	)

1725 
	#ADC_SQR3_SQ11_3
 (0x08UL << 
ADC_SQR3_SQ11_Pos
è

	)

1726 
	#ADC_SQR3_SQ11_4
 (0x10UL << 
ADC_SQR3_SQ11_Pos
è

	)

1728 
	#ADC_SQR3_SQ12_Pos
 (12U)

	)

1729 
	#ADC_SQR3_SQ12_Msk
 (0x1FUL << 
ADC_SQR3_SQ12_Pos
è

	)

1730 
	#ADC_SQR3_SQ12
 
ADC_SQR3_SQ12_Msk


	)

1731 
	#ADC_SQR3_SQ12_0
 (0x01UL << 
ADC_SQR3_SQ12_Pos
è

	)

1732 
	#ADC_SQR3_SQ12_1
 (0x02UL << 
ADC_SQR3_SQ12_Pos
è

	)

1733 
	#ADC_SQR3_SQ12_2
 (0x04UL << 
ADC_SQR3_SQ12_Pos
è

	)

1734 
	#ADC_SQR3_SQ12_3
 (0x08UL << 
ADC_SQR3_SQ12_Pos
è

	)

1735 
	#ADC_SQR3_SQ12_4
 (0x10UL << 
ADC_SQR3_SQ12_Pos
è

	)

1737 
	#ADC_SQR3_SQ13_Pos
 (18U)

	)

1738 
	#ADC_SQR3_SQ13_Msk
 (0x1FUL << 
ADC_SQR3_SQ13_Pos
è

	)

1739 
	#ADC_SQR3_SQ13
 
ADC_SQR3_SQ13_Msk


	)

1740 
	#ADC_SQR3_SQ13_0
 (0x01UL << 
ADC_SQR3_SQ13_Pos
è

	)

1741 
	#ADC_SQR3_SQ13_1
 (0x02UL << 
ADC_SQR3_SQ13_Pos
è

	)

1742 
	#ADC_SQR3_SQ13_2
 (0x04UL << 
ADC_SQR3_SQ13_Pos
è

	)

1743 
	#ADC_SQR3_SQ13_3
 (0x08UL << 
ADC_SQR3_SQ13_Pos
è

	)

1744 
	#ADC_SQR3_SQ13_4
 (0x10UL << 
ADC_SQR3_SQ13_Pos
è

	)

1746 
	#ADC_SQR3_SQ14_Pos
 (24U)

	)

1747 
	#ADC_SQR3_SQ14_Msk
 (0x1FUL << 
ADC_SQR3_SQ14_Pos
è

	)

1748 
	#ADC_SQR3_SQ14
 
ADC_SQR3_SQ14_Msk


	)

1749 
	#ADC_SQR3_SQ14_0
 (0x01UL << 
ADC_SQR3_SQ14_Pos
è

	)

1750 
	#ADC_SQR3_SQ14_1
 (0x02UL << 
ADC_SQR3_SQ14_Pos
è

	)

1751 
	#ADC_SQR3_SQ14_2
 (0x04UL << 
ADC_SQR3_SQ14_Pos
è

	)

1752 
	#ADC_SQR3_SQ14_3
 (0x08UL << 
ADC_SQR3_SQ14_Pos
è

	)

1753 
	#ADC_SQR3_SQ14_4
 (0x10UL << 
ADC_SQR3_SQ14_Pos
è

	)

1756 
	#ADC_SQR4_SQ15_Pos
 (0U)

	)

1757 
	#ADC_SQR4_SQ15_Msk
 (0x1FUL << 
ADC_SQR4_SQ15_Pos
è

	)

1758 
	#ADC_SQR4_SQ15
 
ADC_SQR4_SQ15_Msk


	)

1759 
	#ADC_SQR4_SQ15_0
 (0x01UL << 
ADC_SQR4_SQ15_Pos
è

	)

1760 
	#ADC_SQR4_SQ15_1
 (0x02UL << 
ADC_SQR4_SQ15_Pos
è

	)

1761 
	#ADC_SQR4_SQ15_2
 (0x04UL << 
ADC_SQR4_SQ15_Pos
è

	)

1762 
	#ADC_SQR4_SQ15_3
 (0x08UL << 
ADC_SQR4_SQ15_Pos
è

	)

1763 
	#ADC_SQR4_SQ15_4
 (0x10UL << 
ADC_SQR4_SQ15_Pos
è

	)

1765 
	#ADC_SQR4_SQ16_Pos
 (6U)

	)

1766 
	#ADC_SQR4_SQ16_Msk
 (0x1FUL << 
ADC_SQR4_SQ16_Pos
è

	)

1767 
	#ADC_SQR4_SQ16
 
ADC_SQR4_SQ16_Msk


	)

1768 
	#ADC_SQR4_SQ16_0
 (0x01UL << 
ADC_SQR4_SQ16_Pos
è

	)

1769 
	#ADC_SQR4_SQ16_1
 (0x02UL << 
ADC_SQR4_SQ16_Pos
è

	)

1770 
	#ADC_SQR4_SQ16_2
 (0x04UL << 
ADC_SQR4_SQ16_Pos
è

	)

1771 
	#ADC_SQR4_SQ16_3
 (0x08UL << 
ADC_SQR4_SQ16_Pos
è

	)

1772 
	#ADC_SQR4_SQ16_4
 (0x10UL << 
ADC_SQR4_SQ16_Pos
è

	)

1775 
	#ADC_DR_RDATA_Pos
 (0U)

	)

1776 
	#ADC_DR_RDATA_Msk
 (0xFFFFUL << 
ADC_DR_RDATA_Pos
è

	)

1777 
	#ADC_DR_RDATA
 
ADC_DR_RDATA_Msk


	)

1780 
	#ADC_JSQR_JL_Pos
 (0U)

	)

1781 
	#ADC_JSQR_JL_Msk
 (0x3UL << 
ADC_JSQR_JL_Pos
è

	)

1782 
	#ADC_JSQR_JL
 
ADC_JSQR_JL_Msk


	)

1783 
	#ADC_JSQR_JL_0
 (0x1UL << 
ADC_JSQR_JL_Pos
è

	)

1784 
	#ADC_JSQR_JL_1
 (0x2UL << 
ADC_JSQR_JL_Pos
è

	)

1786 
	#ADC_JSQR_JEXTSEL_Pos
 (2U)

	)

1787 
	#ADC_JSQR_JEXTSEL_Msk
 (0x1FUL << 
ADC_JSQR_JEXTSEL_Pos
è

	)

1788 
	#ADC_JSQR_JEXTSEL
 
ADC_JSQR_JEXTSEL_Msk


	)

1789 
	#ADC_JSQR_JEXTSEL_0
 (0x1UL << 
ADC_JSQR_JEXTSEL_Pos
è

	)

1790 
	#ADC_JSQR_JEXTSEL_1
 (0x2UL << 
ADC_JSQR_JEXTSEL_Pos
è

	)

1791 
	#ADC_JSQR_JEXTSEL_2
 (0x4UL << 
ADC_JSQR_JEXTSEL_Pos
è

	)

1792 
	#ADC_JSQR_JEXTSEL_3
 (0x8UL << 
ADC_JSQR_JEXTSEL_Pos
è

	)

1793 
	#ADC_JSQR_JEXTSEL_4
 (0x10UL << 
ADC_JSQR_JEXTSEL_Pos
è

	)

1795 
	#ADC_JSQR_JEXTEN_Pos
 (7U)

	)

1796 
	#ADC_JSQR_JEXTEN_Msk
 (0x3UL << 
ADC_JSQR_JEXTEN_Pos
è

	)

1797 
	#ADC_JSQR_JEXTEN
 
ADC_JSQR_JEXTEN_Msk


	)

1798 
	#ADC_JSQR_JEXTEN_0
 (0x1UL << 
ADC_JSQR_JEXTEN_Pos
è

	)

1799 
	#ADC_JSQR_JEXTEN_1
 (0x2UL << 
ADC_JSQR_JEXTEN_Pos
è

	)

1801 
	#ADC_JSQR_JSQ1_Pos
 (9U)

	)

1802 
	#ADC_JSQR_JSQ1_Msk
 (0x1FUL << 
ADC_JSQR_JSQ1_Pos
è

	)

1803 
	#ADC_JSQR_JSQ1
 
ADC_JSQR_JSQ1_Msk


	)

1804 
	#ADC_JSQR_JSQ1_0
 (0x01UL << 
ADC_JSQR_JSQ1_Pos
è

	)

1805 
	#ADC_JSQR_JSQ1_1
 (0x02UL << 
ADC_JSQR_JSQ1_Pos
è

	)

1806 
	#ADC_JSQR_JSQ1_2
 (0x04UL << 
ADC_JSQR_JSQ1_Pos
è

	)

1807 
	#ADC_JSQR_JSQ1_3
 (0x08UL << 
ADC_JSQR_JSQ1_Pos
è

	)

1808 
	#ADC_JSQR_JSQ1_4
 (0x10UL << 
ADC_JSQR_JSQ1_Pos
è

	)

1810 
	#ADC_JSQR_JSQ2_Pos
 (15U)

	)

1811 
	#ADC_JSQR_JSQ2_Msk
 (0x1FUL << 
ADC_JSQR_JSQ2_Pos
è

	)

1812 
	#ADC_JSQR_JSQ2
 
ADC_JSQR_JSQ2_Msk


	)

1813 
	#ADC_JSQR_JSQ2_0
 (0x01UL << 
ADC_JSQR_JSQ2_Pos
è

	)

1814 
	#ADC_JSQR_JSQ2_1
 (0x02UL << 
ADC_JSQR_JSQ2_Pos
è

	)

1815 
	#ADC_JSQR_JSQ2_2
 (0x04UL << 
ADC_JSQR_JSQ2_Pos
è

	)

1816 
	#ADC_JSQR_JSQ2_3
 (0x08UL << 
ADC_JSQR_JSQ2_Pos
è

	)

1817 
	#ADC_JSQR_JSQ2_4
 (0x10UL << 
ADC_JSQR_JSQ2_Pos
è

	)

1819 
	#ADC_JSQR_JSQ3_Pos
 (21U)

	)

1820 
	#ADC_JSQR_JSQ3_Msk
 (0x1FUL << 
ADC_JSQR_JSQ3_Pos
è

	)

1821 
	#ADC_JSQR_JSQ3
 
ADC_JSQR_JSQ3_Msk


	)

1822 
	#ADC_JSQR_JSQ3_0
 (0x01UL << 
ADC_JSQR_JSQ3_Pos
è

	)

1823 
	#ADC_JSQR_JSQ3_1
 (0x02UL << 
ADC_JSQR_JSQ3_Pos
è

	)

1824 
	#ADC_JSQR_JSQ3_2
 (0x04UL << 
ADC_JSQR_JSQ3_Pos
è

	)

1825 
	#ADC_JSQR_JSQ3_3
 (0x08UL << 
ADC_JSQR_JSQ3_Pos
è

	)

1826 
	#ADC_JSQR_JSQ3_4
 (0x10UL << 
ADC_JSQR_JSQ3_Pos
è

	)

1828 
	#ADC_JSQR_JSQ4_Pos
 (27U)

	)

1829 
	#ADC_JSQR_JSQ4_Msk
 (0x1FUL << 
ADC_JSQR_JSQ4_Pos
è

	)

1830 
	#ADC_JSQR_JSQ4
 
ADC_JSQR_JSQ4_Msk


	)

1831 
	#ADC_JSQR_JSQ4_0
 (0x01UL << 
ADC_JSQR_JSQ4_Pos
è

	)

1832 
	#ADC_JSQR_JSQ4_1
 (0x02UL << 
ADC_JSQR_JSQ4_Pos
è

	)

1833 
	#ADC_JSQR_JSQ4_2
 (0x04UL << 
ADC_JSQR_JSQ4_Pos
è

	)

1834 
	#ADC_JSQR_JSQ4_3
 (0x08UL << 
ADC_JSQR_JSQ4_Pos
è

	)

1835 
	#ADC_JSQR_JSQ4_4
 (0x10UL << 
ADC_JSQR_JSQ4_Pos
è

	)

1838 
	#ADC_OFR1_OFFSET1_Pos
 (0U)

	)

1839 
	#ADC_OFR1_OFFSET1_Msk
 (0xFFFUL << 
ADC_OFR1_OFFSET1_Pos
è

	)

1840 
	#ADC_OFR1_OFFSET1
 
ADC_OFR1_OFFSET1_Msk


	)

1842 
	#ADC_OFR1_OFFSETPOS_Pos
 (24U)

	)

1843 
	#ADC_OFR1_OFFSETPOS_Msk
 (0x1UL << 
ADC_OFR1_OFFSETPOS_Pos
è

	)

1844 
	#ADC_OFR1_OFFSETPOS
 
ADC_OFR1_OFFSETPOS_Msk


	)

1845 
	#ADC_OFR1_SATEN_Pos
 (25U)

	)

1846 
	#ADC_OFR1_SATEN_Msk
 (0x1UL << 
ADC_OFR1_SATEN_Pos
è

	)

1847 
	#ADC_OFR1_SATEN
 
ADC_OFR1_SATEN_Msk


	)

1849 
	#ADC_OFR1_OFFSET1_CH_Pos
 (26U)

	)

1850 
	#ADC_OFR1_OFFSET1_CH_Msk
 (0x1FUL << 
ADC_OFR1_OFFSET1_CH_Pos
è

	)

1851 
	#ADC_OFR1_OFFSET1_CH
 
ADC_OFR1_OFFSET1_CH_Msk


	)

1852 
	#ADC_OFR1_OFFSET1_CH_0
 (0x01UL << 
ADC_OFR1_OFFSET1_CH_Pos
è

	)

1853 
	#ADC_OFR1_OFFSET1_CH_1
 (0x02UL << 
ADC_OFR1_OFFSET1_CH_Pos
è

	)

1854 
	#ADC_OFR1_OFFSET1_CH_2
 (0x04UL << 
ADC_OFR1_OFFSET1_CH_Pos
è

	)

1855 
	#ADC_OFR1_OFFSET1_CH_3
 (0x08UL << 
ADC_OFR1_OFFSET1_CH_Pos
è

	)

1856 
	#ADC_OFR1_OFFSET1_CH_4
 (0x10UL << 
ADC_OFR1_OFFSET1_CH_Pos
è

	)

1858 
	#ADC_OFR1_OFFSET1_EN_Pos
 (31U)

	)

1859 
	#ADC_OFR1_OFFSET1_EN_Msk
 (0x1UL << 
ADC_OFR1_OFFSET1_EN_Pos
è

	)

1860 
	#ADC_OFR1_OFFSET1_EN
 
ADC_OFR1_OFFSET1_EN_Msk


	)

1863 
	#ADC_OFR2_OFFSET2_Pos
 (0U)

	)

1864 
	#ADC_OFR2_OFFSET2_Msk
 (0xFFFUL << 
ADC_OFR2_OFFSET2_Pos
è

	)

1865 
	#ADC_OFR2_OFFSET2
 
ADC_OFR2_OFFSET2_Msk


	)

1867 
	#ADC_OFR2_OFFSETPOS_Pos
 (24U)

	)

1868 
	#ADC_OFR2_OFFSETPOS_Msk
 (0x1UL << 
ADC_OFR2_OFFSETPOS_Pos
è

	)

1869 
	#ADC_OFR2_OFFSETPOS
 
ADC_OFR2_OFFSETPOS_Msk


	)

1870 
	#ADC_OFR2_SATEN_Pos
 (25U)

	)

1871 
	#ADC_OFR2_SATEN_Msk
 (0x1UL << 
ADC_OFR2_SATEN_Pos
è

	)

1872 
	#ADC_OFR2_SATEN
 
ADC_OFR2_SATEN_Msk


	)

1874 
	#ADC_OFR2_OFFSET2_CH_Pos
 (26U)

	)

1875 
	#ADC_OFR2_OFFSET2_CH_Msk
 (0x1FUL << 
ADC_OFR2_OFFSET2_CH_Pos
è

	)

1876 
	#ADC_OFR2_OFFSET2_CH
 
ADC_OFR2_OFFSET2_CH_Msk


	)

1877 
	#ADC_OFR2_OFFSET2_CH_0
 (0x01UL << 
ADC_OFR2_OFFSET2_CH_Pos
è

	)

1878 
	#ADC_OFR2_OFFSET2_CH_1
 (0x02UL << 
ADC_OFR2_OFFSET2_CH_Pos
è

	)

1879 
	#ADC_OFR2_OFFSET2_CH_2
 (0x04UL << 
ADC_OFR2_OFFSET2_CH_Pos
è

	)

1880 
	#ADC_OFR2_OFFSET2_CH_3
 (0x08UL << 
ADC_OFR2_OFFSET2_CH_Pos
è

	)

1881 
	#ADC_OFR2_OFFSET2_CH_4
 (0x10UL << 
ADC_OFR2_OFFSET2_CH_Pos
è

	)

1883 
	#ADC_OFR2_OFFSET2_EN_Pos
 (31U)

	)

1884 
	#ADC_OFR2_OFFSET2_EN_Msk
 (0x1UL << 
ADC_OFR2_OFFSET2_EN_Pos
è

	)

1885 
	#ADC_OFR2_OFFSET2_EN
 
ADC_OFR2_OFFSET2_EN_Msk


	)

1888 
	#ADC_OFR3_OFFSET3_Pos
 (0U)

	)

1889 
	#ADC_OFR3_OFFSET3_Msk
 (0xFFFUL << 
ADC_OFR3_OFFSET3_Pos
è

	)

1890 
	#ADC_OFR3_OFFSET3
 
ADC_OFR3_OFFSET3_Msk


	)

1892 
	#ADC_OFR3_OFFSETPOS_Pos
 (24U)

	)

1893 
	#ADC_OFR3_OFFSETPOS_Msk
 (0x1UL << 
ADC_OFR3_OFFSETPOS_Pos
è

	)

1894 
	#ADC_OFR3_OFFSETPOS
 
ADC_OFR3_OFFSETPOS_Msk


	)

1895 
	#ADC_OFR3_SATEN_Pos
 (25U)

	)

1896 
	#ADC_OFR3_SATEN_Msk
 (0x1UL << 
ADC_OFR3_SATEN_Pos
è

	)

1897 
	#ADC_OFR3_SATEN
 
ADC_OFR3_SATEN_Msk


	)

1899 
	#ADC_OFR3_OFFSET3_CH_Pos
 (26U)

	)

1900 
	#ADC_OFR3_OFFSET3_CH_Msk
 (0x1FUL << 
ADC_OFR3_OFFSET3_CH_Pos
è

	)

1901 
	#ADC_OFR3_OFFSET3_CH
 
ADC_OFR3_OFFSET3_CH_Msk


	)

1902 
	#ADC_OFR3_OFFSET3_CH_0
 (0x01UL << 
ADC_OFR3_OFFSET3_CH_Pos
è

	)

1903 
	#ADC_OFR3_OFFSET3_CH_1
 (0x02UL << 
ADC_OFR3_OFFSET3_CH_Pos
è

	)

1904 
	#ADC_OFR3_OFFSET3_CH_2
 (0x04UL << 
ADC_OFR3_OFFSET3_CH_Pos
è

	)

1905 
	#ADC_OFR3_OFFSET3_CH_3
 (0x08UL << 
ADC_OFR3_OFFSET3_CH_Pos
è

	)

1906 
	#ADC_OFR3_OFFSET3_CH_4
 (0x10UL << 
ADC_OFR3_OFFSET3_CH_Pos
è

	)

1908 
	#ADC_OFR3_OFFSET3_EN_Pos
 (31U)

	)

1909 
	#ADC_OFR3_OFFSET3_EN_Msk
 (0x1UL << 
ADC_OFR3_OFFSET3_EN_Pos
è

	)

1910 
	#ADC_OFR3_OFFSET3_EN
 
ADC_OFR3_OFFSET3_EN_Msk


	)

1913 
	#ADC_OFR4_OFFSET4_Pos
 (0U)

	)

1914 
	#ADC_OFR4_OFFSET4_Msk
 (0xFFFUL << 
ADC_OFR4_OFFSET4_Pos
è

	)

1915 
	#ADC_OFR4_OFFSET4
 
ADC_OFR4_OFFSET4_Msk


	)

1917 
	#ADC_OFR4_OFFSETPOS_Pos
 (24U)

	)

1918 
	#ADC_OFR4_OFFSETPOS_Msk
 (0x1UL << 
ADC_OFR4_OFFSETPOS_Pos
è

	)

1919 
	#ADC_OFR4_OFFSETPOS
 
ADC_OFR4_OFFSETPOS_Msk


	)

1920 
	#ADC_OFR4_SATEN_Pos
 (25U)

	)

1921 
	#ADC_OFR4_SATEN_Msk
 (0x1UL << 
ADC_OFR4_SATEN_Pos
è

	)

1922 
	#ADC_OFR4_SATEN
 
ADC_OFR4_SATEN_Msk


	)

1924 
	#ADC_OFR4_OFFSET4_CH_Pos
 (26U)

	)

1925 
	#ADC_OFR4_OFFSET4_CH_Msk
 (0x1FUL << 
ADC_OFR4_OFFSET4_CH_Pos
è

	)

1926 
	#ADC_OFR4_OFFSET4_CH
 
ADC_OFR4_OFFSET4_CH_Msk


	)

1927 
	#ADC_OFR4_OFFSET4_CH_0
 (0x01UL << 
ADC_OFR4_OFFSET4_CH_Pos
è

	)

1928 
	#ADC_OFR4_OFFSET4_CH_1
 (0x02UL << 
ADC_OFR4_OFFSET4_CH_Pos
è

	)

1929 
	#ADC_OFR4_OFFSET4_CH_2
 (0x04UL << 
ADC_OFR4_OFFSET4_CH_Pos
è

	)

1930 
	#ADC_OFR4_OFFSET4_CH_3
 (0x08UL << 
ADC_OFR4_OFFSET4_CH_Pos
è

	)

1931 
	#ADC_OFR4_OFFSET4_CH_4
 (0x10UL << 
ADC_OFR4_OFFSET4_CH_Pos
è

	)

1933 
	#ADC_OFR4_OFFSET4_EN_Pos
 (31U)

	)

1934 
	#ADC_OFR4_OFFSET4_EN_Msk
 (0x1UL << 
ADC_OFR4_OFFSET4_EN_Pos
è

	)

1935 
	#ADC_OFR4_OFFSET4_EN
 
ADC_OFR4_OFFSET4_EN_Msk


	)

1938 
	#ADC_JDR1_JDATA_Pos
 (0U)

	)

1939 
	#ADC_JDR1_JDATA_Msk
 (0xFFFFUL << 
ADC_JDR1_JDATA_Pos
è

	)

1940 
	#ADC_JDR1_JDATA
 
ADC_JDR1_JDATA_Msk


	)

1943 
	#ADC_JDR2_JDATA_Pos
 (0U)

	)

1944 
	#ADC_JDR2_JDATA_Msk
 (0xFFFFUL << 
ADC_JDR2_JDATA_Pos
è

	)

1945 
	#ADC_JDR2_JDATA
 
ADC_JDR2_JDATA_Msk


	)

1948 
	#ADC_JDR3_JDATA_Pos
 (0U)

	)

1949 
	#ADC_JDR3_JDATA_Msk
 (0xFFFFUL << 
ADC_JDR3_JDATA_Pos
è

	)

1950 
	#ADC_JDR3_JDATA
 
ADC_JDR3_JDATA_Msk


	)

1953 
	#ADC_JDR4_JDATA_Pos
 (0U)

	)

1954 
	#ADC_JDR4_JDATA_Msk
 (0xFFFFUL << 
ADC_JDR4_JDATA_Pos
è

	)

1955 
	#ADC_JDR4_JDATA
 
ADC_JDR4_JDATA_Msk


	)

1958 
	#ADC_AWD2CR_AWD2CH_Pos
 (0U)

	)

1959 
	#ADC_AWD2CR_AWD2CH_Msk
 (0x7FFFFUL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1960 
	#ADC_AWD2CR_AWD2CH
 
ADC_AWD2CR_AWD2CH_Msk


	)

1961 
	#ADC_AWD2CR_AWD2CH_0
 (0x00001UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1962 
	#ADC_AWD2CR_AWD2CH_1
 (0x00002UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1963 
	#ADC_AWD2CR_AWD2CH_2
 (0x00004UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1964 
	#ADC_AWD2CR_AWD2CH_3
 (0x00008UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1965 
	#ADC_AWD2CR_AWD2CH_4
 (0x00010UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1966 
	#ADC_AWD2CR_AWD2CH_5
 (0x00020UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1967 
	#ADC_AWD2CR_AWD2CH_6
 (0x00040UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1968 
	#ADC_AWD2CR_AWD2CH_7
 (0x00080UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1969 
	#ADC_AWD2CR_AWD2CH_8
 (0x00100UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1970 
	#ADC_AWD2CR_AWD2CH_9
 (0x00200UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1971 
	#ADC_AWD2CR_AWD2CH_10
 (0x00400UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1972 
	#ADC_AWD2CR_AWD2CH_11
 (0x00800UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1973 
	#ADC_AWD2CR_AWD2CH_12
 (0x01000UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1974 
	#ADC_AWD2CR_AWD2CH_13
 (0x02000UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1975 
	#ADC_AWD2CR_AWD2CH_14
 (0x04000UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1976 
	#ADC_AWD2CR_AWD2CH_15
 (0x08000UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1977 
	#ADC_AWD2CR_AWD2CH_16
 (0x10000UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1978 
	#ADC_AWD2CR_AWD2CH_17
 (0x20000UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1979 
	#ADC_AWD2CR_AWD2CH_18
 (0x40000UL << 
ADC_AWD2CR_AWD2CH_Pos
è

	)

1982 
	#ADC_AWD3CR_AWD3CH_Pos
 (0U)

	)

1983 
	#ADC_AWD3CR_AWD3CH_Msk
 (0x7FFFFUL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

1984 
	#ADC_AWD3CR_AWD3CH
 
ADC_AWD3CR_AWD3CH_Msk


	)

1985 
	#ADC_AWD3CR_AWD3CH_0
 (0x00001UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

1986 
	#ADC_AWD3CR_AWD3CH_1
 (0x00002UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

1987 
	#ADC_AWD3CR_AWD3CH_2
 (0x00004UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

1988 
	#ADC_AWD3CR_AWD3CH_3
 (0x00008UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

1989 
	#ADC_AWD3CR_AWD3CH_4
 (0x00010UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

1990 
	#ADC_AWD3CR_AWD3CH_5
 (0x00020UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

1991 
	#ADC_AWD3CR_AWD3CH_6
 (0x00040UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

1992 
	#ADC_AWD3CR_AWD3CH_7
 (0x00080UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

1993 
	#ADC_AWD3CR_AWD3CH_8
 (0x00100UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

1994 
	#ADC_AWD3CR_AWD3CH_9
 (0x00200UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

1995 
	#ADC_AWD3CR_AWD3CH_10
 (0x00400UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

1996 
	#ADC_AWD3CR_AWD3CH_11
 (0x00800UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

1997 
	#ADC_AWD3CR_AWD3CH_12
 (0x01000UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

1998 
	#ADC_AWD3CR_AWD3CH_13
 (0x02000UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

1999 
	#ADC_AWD3CR_AWD3CH_14
 (0x04000UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

2000 
	#ADC_AWD3CR_AWD3CH_15
 (0x08000UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

2001 
	#ADC_AWD3CR_AWD3CH_16
 (0x10000UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

2002 
	#ADC_AWD3CR_AWD3CH_17
 (0x20000UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

2003 
	#ADC_AWD3CR_AWD3CH_18
 (0x40000UL << 
ADC_AWD3CR_AWD3CH_Pos
è

	)

2006 
	#ADC_DIFSEL_DIFSEL_Pos
 (0U)

	)

2007 
	#ADC_DIFSEL_DIFSEL_Msk
 (0x7FFFFUL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2008 
	#ADC_DIFSEL_DIFSEL
 
ADC_DIFSEL_DIFSEL_Msk


	)

2009 
	#ADC_DIFSEL_DIFSEL_0
 (0x00001UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2010 
	#ADC_DIFSEL_DIFSEL_1
 (0x00002UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2011 
	#ADC_DIFSEL_DIFSEL_2
 (0x00004UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2012 
	#ADC_DIFSEL_DIFSEL_3
 (0x00008UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2013 
	#ADC_DIFSEL_DIFSEL_4
 (0x00010UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2014 
	#ADC_DIFSEL_DIFSEL_5
 (0x00020UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2015 
	#ADC_DIFSEL_DIFSEL_6
 (0x00040UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2016 
	#ADC_DIFSEL_DIFSEL_7
 (0x00080UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2017 
	#ADC_DIFSEL_DIFSEL_8
 (0x00100UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2018 
	#ADC_DIFSEL_DIFSEL_9
 (0x00200UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2019 
	#ADC_DIFSEL_DIFSEL_10
 (0x00400UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2020 
	#ADC_DIFSEL_DIFSEL_11
 (0x00800UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2021 
	#ADC_DIFSEL_DIFSEL_12
 (0x01000UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2022 
	#ADC_DIFSEL_DIFSEL_13
 (0x02000UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2023 
	#ADC_DIFSEL_DIFSEL_14
 (0x04000UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2024 
	#ADC_DIFSEL_DIFSEL_15
 (0x08000UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2025 
	#ADC_DIFSEL_DIFSEL_16
 (0x10000UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2026 
	#ADC_DIFSEL_DIFSEL_17
 (0x20000UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2027 
	#ADC_DIFSEL_DIFSEL_18
 (0x40000UL << 
ADC_DIFSEL_DIFSEL_Pos
è

	)

2030 
	#ADC_CALFACT_CALFACT_S_Pos
 (0U)

	)

2031 
	#ADC_CALFACT_CALFACT_S_Msk
 (0x7FUL << 
ADC_CALFACT_CALFACT_S_Pos
è

	)

2032 
	#ADC_CALFACT_CALFACT_S
 
ADC_CALFACT_CALFACT_S_Msk


	)

2033 
	#ADC_CALFACT_CALFACT_S_0
 (0x01UL << 
ADC_CALFACT_CALFACT_S_Pos
è

	)

2034 
	#ADC_CALFACT_CALFACT_S_1
 (0x02UL << 
ADC_CALFACT_CALFACT_S_Pos
è

	)

2035 
	#ADC_CALFACT_CALFACT_S_2
 (0x04UL << 
ADC_CALFACT_CALFACT_S_Pos
è

	)

2036 
	#ADC_CALFACT_CALFACT_S_3
 (0x08UL << 
ADC_CALFACT_CALFACT_S_Pos
è

	)

2037 
	#ADC_CALFACT_CALFACT_S_4
 (0x10UL << 
ADC_CALFACT_CALFACT_S_Pos
è

	)

2038 
	#ADC_CALFACT_CALFACT_S_5
 (0x20UL << 
ADC_CALFACT_CALFACT_S_Pos
è

	)

2039 
	#ADC_CALFACT_CALFACT_S_6
 (0x40UL << 
ADC_CALFACT_CALFACT_S_Pos
è

	)

2041 
	#ADC_CALFACT_CALFACT_D_Pos
 (16U)

	)

2042 
	#ADC_CALFACT_CALFACT_D_Msk
 (0x7FUL << 
ADC_CALFACT_CALFACT_D_Pos
è

	)

2043 
	#ADC_CALFACT_CALFACT_D
 
ADC_CALFACT_CALFACT_D_Msk


	)

2044 
	#ADC_CALFACT_CALFACT_D_0
 (0x01UL << 
ADC_CALFACT_CALFACT_D_Pos
è

	)

2045 
	#ADC_CALFACT_CALFACT_D_1
 (0x02UL << 
ADC_CALFACT_CALFACT_D_Pos
è

	)

2046 
	#ADC_CALFACT_CALFACT_D_2
 (0x04UL << 
ADC_CALFACT_CALFACT_D_Pos
è

	)

2047 
	#ADC_CALFACT_CALFACT_D_3
 (0x08UL << 
ADC_CALFACT_CALFACT_D_Pos
è

	)

2048 
	#ADC_CALFACT_CALFACT_D_4
 (0x10UL << 
ADC_CALFACT_CALFACT_D_Pos
è

	)

2049 
	#ADC_CALFACT_CALFACT_D_5
 (0x20UL << 
ADC_CALFACT_CALFACT_D_Pos
è

	)

2050 
	#ADC_CALFACT_CALFACT_D_6
 (0x40UL << 
ADC_CALFACT_CALFACT_D_Pos
è

	)

2053 
	#ADC_GCOMP_GCOMPCOEFF_Pos
 (0U)

	)

2054 
	#ADC_GCOMP_GCOMPCOEFF_Msk
 (0x3FFFUL << 
ADC_GCOMP_GCOMPCOEFF_Pos
è

	)

2055 
	#ADC_GCOMP_GCOMPCOEFF
 
ADC_GCOMP_GCOMPCOEFF_Msk


	)

2059 
	#ADC_CSR_ADRDY_MST_Pos
 (0U)

	)

2060 
	#ADC_CSR_ADRDY_MST_Msk
 (0x1UL << 
ADC_CSR_ADRDY_MST_Pos
è

	)

2061 
	#ADC_CSR_ADRDY_MST
 
ADC_CSR_ADRDY_MST_Msk


	)

2062 
	#ADC_CSR_EOSMP_MST_Pos
 (1U)

	)

2063 
	#ADC_CSR_EOSMP_MST_Msk
 (0x1UL << 
ADC_CSR_EOSMP_MST_Pos
è

	)

2064 
	#ADC_CSR_EOSMP_MST
 
ADC_CSR_EOSMP_MST_Msk


	)

2065 
	#ADC_CSR_EOC_MST_Pos
 (2U)

	)

2066 
	#ADC_CSR_EOC_MST_Msk
 (0x1UL << 
ADC_CSR_EOC_MST_Pos
è

	)

2067 
	#ADC_CSR_EOC_MST
 
ADC_CSR_EOC_MST_Msk


	)

2068 
	#ADC_CSR_EOS_MST_Pos
 (3U)

	)

2069 
	#ADC_CSR_EOS_MST_Msk
 (0x1UL << 
ADC_CSR_EOS_MST_Pos
è

	)

2070 
	#ADC_CSR_EOS_MST
 
ADC_CSR_EOS_MST_Msk


	)

2071 
	#ADC_CSR_OVR_MST_Pos
 (4U)

	)

2072 
	#ADC_CSR_OVR_MST_Msk
 (0x1UL << 
ADC_CSR_OVR_MST_Pos
è

	)

2073 
	#ADC_CSR_OVR_MST
 
ADC_CSR_OVR_MST_Msk


	)

2074 
	#ADC_CSR_JEOC_MST_Pos
 (5U)

	)

2075 
	#ADC_CSR_JEOC_MST_Msk
 (0x1UL << 
ADC_CSR_JEOC_MST_Pos
è

	)

2076 
	#ADC_CSR_JEOC_MST
 
ADC_CSR_JEOC_MST_Msk


	)

2077 
	#ADC_CSR_JEOS_MST_Pos
 (6U)

	)

2078 
	#ADC_CSR_JEOS_MST_Msk
 (0x1UL << 
ADC_CSR_JEOS_MST_Pos
è

	)

2079 
	#ADC_CSR_JEOS_MST
 
ADC_CSR_JEOS_MST_Msk


	)

2080 
	#ADC_CSR_AWD1_MST_Pos
 (7U)

	)

2081 
	#ADC_CSR_AWD1_MST_Msk
 (0x1UL << 
ADC_CSR_AWD1_MST_Pos
è

	)

2082 
	#ADC_CSR_AWD1_MST
 
ADC_CSR_AWD1_MST_Msk


	)

2083 
	#ADC_CSR_AWD2_MST_Pos
 (8U)

	)

2084 
	#ADC_CSR_AWD2_MST_Msk
 (0x1UL << 
ADC_CSR_AWD2_MST_Pos
è

	)

2085 
	#ADC_CSR_AWD2_MST
 
ADC_CSR_AWD2_MST_Msk


	)

2086 
	#ADC_CSR_AWD3_MST_Pos
 (9U)

	)

2087 
	#ADC_CSR_AWD3_MST_Msk
 (0x1UL << 
ADC_CSR_AWD3_MST_Pos
è

	)

2088 
	#ADC_CSR_AWD3_MST
 
ADC_CSR_AWD3_MST_Msk


	)

2089 
	#ADC_CSR_JQOVF_MST_Pos
 (10U)

	)

2090 
	#ADC_CSR_JQOVF_MST_Msk
 (0x1UL << 
ADC_CSR_JQOVF_MST_Pos
è

	)

2091 
	#ADC_CSR_JQOVF_MST
 
ADC_CSR_JQOVF_MST_Msk


	)

2093 
	#ADC_CSR_ADRDY_SLV_Pos
 (16U)

	)

2094 
	#ADC_CSR_ADRDY_SLV_Msk
 (0x1UL << 
ADC_CSR_ADRDY_SLV_Pos
è

	)

2095 
	#ADC_CSR_ADRDY_SLV
 
ADC_CSR_ADRDY_SLV_Msk


	)

2096 
	#ADC_CSR_EOSMP_SLV_Pos
 (17U)

	)

2097 
	#ADC_CSR_EOSMP_SLV_Msk
 (0x1UL << 
ADC_CSR_EOSMP_SLV_Pos
è

	)

2098 
	#ADC_CSR_EOSMP_SLV
 
ADC_CSR_EOSMP_SLV_Msk


	)

2099 
	#ADC_CSR_EOC_SLV_Pos
 (18U)

	)

2100 
	#ADC_CSR_EOC_SLV_Msk
 (0x1UL << 
ADC_CSR_EOC_SLV_Pos
è

	)

2101 
	#ADC_CSR_EOC_SLV
 
ADC_CSR_EOC_SLV_Msk


	)

2102 
	#ADC_CSR_EOS_SLV_Pos
 (19U)

	)

2103 
	#ADC_CSR_EOS_SLV_Msk
 (0x1UL << 
ADC_CSR_EOS_SLV_Pos
è

	)

2104 
	#ADC_CSR_EOS_SLV
 
ADC_CSR_EOS_SLV_Msk


	)

2105 
	#ADC_CSR_OVR_SLV_Pos
 (20U)

	)

2106 
	#ADC_CSR_OVR_SLV_Msk
 (0x1UL << 
ADC_CSR_OVR_SLV_Pos
è

	)

2107 
	#ADC_CSR_OVR_SLV
 
ADC_CSR_OVR_SLV_Msk


	)

2108 
	#ADC_CSR_JEOC_SLV_Pos
 (21U)

	)

2109 
	#ADC_CSR_JEOC_SLV_Msk
 (0x1UL << 
ADC_CSR_JEOC_SLV_Pos
è

	)

2110 
	#ADC_CSR_JEOC_SLV
 
ADC_CSR_JEOC_SLV_Msk


	)

2111 
	#ADC_CSR_JEOS_SLV_Pos
 (22U)

	)

2112 
	#ADC_CSR_JEOS_SLV_Msk
 (0x1UL << 
ADC_CSR_JEOS_SLV_Pos
è

	)

2113 
	#ADC_CSR_JEOS_SLV
 
ADC_CSR_JEOS_SLV_Msk


	)

2114 
	#ADC_CSR_AWD1_SLV_Pos
 (23U)

	)

2115 
	#ADC_CSR_AWD1_SLV_Msk
 (0x1UL << 
ADC_CSR_AWD1_SLV_Pos
è

	)

2116 
	#ADC_CSR_AWD1_SLV
 
ADC_CSR_AWD1_SLV_Msk


	)

2117 
	#ADC_CSR_AWD2_SLV_Pos
 (24U)

	)

2118 
	#ADC_CSR_AWD2_SLV_Msk
 (0x1UL << 
ADC_CSR_AWD2_SLV_Pos
è

	)

2119 
	#ADC_CSR_AWD2_SLV
 
ADC_CSR_AWD2_SLV_Msk


	)

2120 
	#ADC_CSR_AWD3_SLV_Pos
 (25U)

	)

2121 
	#ADC_CSR_AWD3_SLV_Msk
 (0x1UL << 
ADC_CSR_AWD3_SLV_Pos
è

	)

2122 
	#ADC_CSR_AWD3_SLV
 
ADC_CSR_AWD3_SLV_Msk


	)

2123 
	#ADC_CSR_JQOVF_SLV_Pos
 (26U)

	)

2124 
	#ADC_CSR_JQOVF_SLV_Msk
 (0x1UL << 
ADC_CSR_JQOVF_SLV_Pos
è

	)

2125 
	#ADC_CSR_JQOVF_SLV
 
ADC_CSR_JQOVF_SLV_Msk


	)

2128 
	#ADC_CCR_DUAL_Pos
 (0U)

	)

2129 
	#ADC_CCR_DUAL_Msk
 (0x1FUL << 
ADC_CCR_DUAL_Pos
è

	)

2130 
	#ADC_CCR_DUAL
 
ADC_CCR_DUAL_Msk


	)

2131 
	#ADC_CCR_DUAL_0
 (0x01UL << 
ADC_CCR_DUAL_Pos
è

	)

2132 
	#ADC_CCR_DUAL_1
 (0x02UL << 
ADC_CCR_DUAL_Pos
è

	)

2133 
	#ADC_CCR_DUAL_2
 (0x04UL << 
ADC_CCR_DUAL_Pos
è

	)

2134 
	#ADC_CCR_DUAL_3
 (0x08UL << 
ADC_CCR_DUAL_Pos
è

	)

2135 
	#ADC_CCR_DUAL_4
 (0x10UL << 
ADC_CCR_DUAL_Pos
è

	)

2137 
	#ADC_CCR_DELAY_Pos
 (8U)

	)

2138 
	#ADC_CCR_DELAY_Msk
 (0xFUL << 
ADC_CCR_DELAY_Pos
è

	)

2139 
	#ADC_CCR_DELAY
 
ADC_CCR_DELAY_Msk


	)

2140 
	#ADC_CCR_DELAY_0
 (0x1UL << 
ADC_CCR_DELAY_Pos
è

	)

2141 
	#ADC_CCR_DELAY_1
 (0x2UL << 
ADC_CCR_DELAY_Pos
è

	)

2142 
	#ADC_CCR_DELAY_2
 (0x4UL << 
ADC_CCR_DELAY_Pos
è

	)

2143 
	#ADC_CCR_DELAY_3
 (0x8UL << 
ADC_CCR_DELAY_Pos
è

	)

2145 
	#ADC_CCR_DMACFG_Pos
 (13U)

	)

2146 
	#ADC_CCR_DMACFG_Msk
 (0x1UL << 
ADC_CCR_DMACFG_Pos
è

	)

2147 
	#ADC_CCR_DMACFG
 
ADC_CCR_DMACFG_Msk


	)

2149 
	#ADC_CCR_MDMA_Pos
 (14U)

	)

2150 
	#ADC_CCR_MDMA_Msk
 (0x3UL << 
ADC_CCR_MDMA_Pos
è

	)

2151 
	#ADC_CCR_MDMA
 
ADC_CCR_MDMA_Msk


	)

2152 
	#ADC_CCR_MDMA_0
 (0x1UL << 
ADC_CCR_MDMA_Pos
è

	)

2153 
	#ADC_CCR_MDMA_1
 (0x2UL << 
ADC_CCR_MDMA_Pos
è

	)

2155 
	#ADC_CCR_CKMODE_Pos
 (16U)

	)

2156 
	#ADC_CCR_CKMODE_Msk
 (0x3UL << 
ADC_CCR_CKMODE_Pos
è

	)

2157 
	#ADC_CCR_CKMODE
 
ADC_CCR_CKMODE_Msk


	)

2158 
	#ADC_CCR_CKMODE_0
 (0x1UL << 
ADC_CCR_CKMODE_Pos
è

	)

2159 
	#ADC_CCR_CKMODE_1
 (0x2UL << 
ADC_CCR_CKMODE_Pos
è

	)

2161 
	#ADC_CCR_PRESC_Pos
 (18U)

	)

2162 
	#ADC_CCR_PRESC_Msk
 (0xFUL << 
ADC_CCR_PRESC_Pos
è

	)

2163 
	#ADC_CCR_PRESC
 
ADC_CCR_PRESC_Msk


	)

2164 
	#ADC_CCR_PRESC_0
 (0x1UL << 
ADC_CCR_PRESC_Pos
è

	)

2165 
	#ADC_CCR_PRESC_1
 (0x2UL << 
ADC_CCR_PRESC_Pos
è

	)

2166 
	#ADC_CCR_PRESC_2
 (0x4UL << 
ADC_CCR_PRESC_Pos
è

	)

2167 
	#ADC_CCR_PRESC_3
 (0x8UL << 
ADC_CCR_PRESC_Pos
è

	)

2169 
	#ADC_CCR_VREFEN_Pos
 (22U)

	)

2170 
	#ADC_CCR_VREFEN_Msk
 (0x1UL << 
ADC_CCR_VREFEN_Pos
è

	)

2171 
	#ADC_CCR_VREFEN
 
ADC_CCR_VREFEN_Msk


	)

2172 
	#ADC_CCR_VSENSESEL_Pos
 (23U)

	)

2173 
	#ADC_CCR_VSENSESEL_Msk
 (0x1UL << 
ADC_CCR_VSENSESEL_Pos
è

	)

2174 
	#ADC_CCR_VSENSESEL
 
ADC_CCR_VSENSESEL_Msk


	)

2175 
	#ADC_CCR_VBATSEL_Pos
 (24U)

	)

2176 
	#ADC_CCR_VBATSEL_Msk
 (0x1UL << 
ADC_CCR_VBATSEL_Pos
è

	)

2177 
	#ADC_CCR_VBATSEL
 
ADC_CCR_VBATSEL_Msk


	)

2180 
	#ADC_CDR_RDATA_MST_Pos
 (0U)

	)

2181 
	#ADC_CDR_RDATA_MST_Msk
 (0xFFFFUL << 
ADC_CDR_RDATA_MST_Pos
è

	)

2182 
	#ADC_CDR_RDATA_MST
 
ADC_CDR_RDATA_MST_Msk


	)

2184 
	#ADC_CDR_RDATA_SLV_Pos
 (16U)

	)

2185 
	#ADC_CDR_RDATA_SLV_Msk
 (0xFFFFUL << 
ADC_CDR_RDATA_SLV_Pos
è

	)

2186 
	#ADC_CDR_RDATA_SLV
 
ADC_CDR_RDATA_SLV_Msk


	)

2195 
	#COMP_CSR_EN_Pos
 (0U)

	)

2196 
	#COMP_CSR_EN_Msk
 (0x1UL << 
COMP_CSR_EN_Pos
è

	)

2197 
	#COMP_CSR_EN
 
COMP_CSR_EN_Msk


	)

2199 
	#COMP_CSR_INMSEL_Pos
 (4U)

	)

2200 
	#COMP_CSR_INMSEL_Msk
 (0xFUL << 
COMP_CSR_INMSEL_Pos
è

	)

2201 
	#COMP_CSR_INMSEL
 
COMP_CSR_INMSEL_Msk


	)

2202 
	#COMP_CSR_INMSEL_0
 (0x1UL << 
COMP_CSR_INMSEL_Pos
è

	)

2203 
	#COMP_CSR_INMSEL_1
 (0x2UL << 
COMP_CSR_INMSEL_Pos
è

	)

2204 
	#COMP_CSR_INMSEL_2
 (0x4UL << 
COMP_CSR_INMSEL_Pos
è

	)

2205 
	#COMP_CSR_INMSEL_3
 (0x8UL << 
COMP_CSR_INMSEL_Pos
è

	)

2207 
	#COMP_CSR_INPSEL_Pos
 (8U)

	)

2208 
	#COMP_CSR_INPSEL_Msk
 (0x1UL << 
COMP_CSR_INPSEL_Pos
è

	)

2209 
	#COMP_CSR_INPSEL
 
COMP_CSR_INPSEL_Msk


	)

2211 
	#COMP_CSR_POLARITY_Pos
 (15U)

	)

2212 
	#COMP_CSR_POLARITY_Msk
 (0x1UL << 
COMP_CSR_POLARITY_Pos
è

	)

2213 
	#COMP_CSR_POLARITY
 
COMP_CSR_POLARITY_Msk


	)

2215 
	#COMP_CSR_HYST_Pos
 (16U)

	)

2216 
	#COMP_CSR_HYST_Msk
 (0x7UL << 
COMP_CSR_HYST_Pos
è

	)

2217 
	#COMP_CSR_HYST
 
COMP_CSR_HYST_Msk


	)

2218 
	#COMP_CSR_HYST_0
 (0x1UL << 
COMP_CSR_HYST_Pos
è

	)

2219 
	#COMP_CSR_HYST_1
 (0x2UL << 
COMP_CSR_HYST_Pos
è

	)

2220 
	#COMP_CSR_HYST_2
 (0x4UL << 
COMP_CSR_HYST_Pos
è

	)

2222 
	#COMP_CSR_BLANKING_Pos
 (19U)

	)

2223 
	#COMP_CSR_BLANKING_Msk
 (0x7UL << 
COMP_CSR_BLANKING_Pos
è

	)

2224 
	#COMP_CSR_BLANKING
 
COMP_CSR_BLANKING_Msk


	)

2225 
	#COMP_CSR_BLANKING_0
 (0x1UL << 
COMP_CSR_BLANKING_Pos
è

	)

2226 
	#COMP_CSR_BLANKING_1
 (0x2UL << 
COMP_CSR_BLANKING_Pos
è

	)

2227 
	#COMP_CSR_BLANKING_2
 (0x4UL << 
COMP_CSR_BLANKING_Pos
è

	)

2229 
	#COMP_CSR_BRGEN_Pos
 (22U)

	)

2230 
	#COMP_CSR_BRGEN_Msk
 (0x1UL << 
COMP_CSR_BRGEN_Pos
è

	)

2231 
	#COMP_CSR_BRGEN
 
COMP_CSR_BRGEN_Msk


	)

2233 
	#COMP_CSR_SCALEN_Pos
 (23U)

	)

2234 
	#COMP_CSR_SCALEN_Msk
 (0x1UL << 
COMP_CSR_SCALEN_Pos
è

	)

2235 
	#COMP_CSR_SCALEN
 
COMP_CSR_SCALEN_Msk


	)

2237 
	#COMP_CSR_VALUE_Pos
 (30U)

	)

2238 
	#COMP_CSR_VALUE_Msk
 (0x1UL << 
COMP_CSR_VALUE_Pos
è

	)

2239 
	#COMP_CSR_VALUE
 
COMP_CSR_VALUE_Msk


	)

2241 
	#COMP_CSR_LOCK_Pos
 (31U)

	)

2242 
	#COMP_CSR_LOCK_Msk
 (0x1UL << 
COMP_CSR_LOCK_Pos
è

	)

2243 
	#COMP_CSR_LOCK
 
COMP_CSR_LOCK_Msk


	)

2251 
	#CORDIC_CSR_FUNC_Pos
 (0U)

	)

2252 
	#CORDIC_CSR_FUNC_Msk
 (0xFUL << 
CORDIC_CSR_FUNC_Pos
è

	)

2253 
	#CORDIC_CSR_FUNC
 
CORDIC_CSR_FUNC_Msk


	)

2254 
	#CORDIC_CSR_FUNC_0
 (0x1UL << 
CORDIC_CSR_FUNC_Pos
è

	)

2255 
	#CORDIC_CSR_FUNC_1
 (0x2UL << 
CORDIC_CSR_FUNC_Pos
è

	)

2256 
	#CORDIC_CSR_FUNC_2
 (0x4UL << 
CORDIC_CSR_FUNC_Pos
è

	)

2257 
	#CORDIC_CSR_FUNC_3
 (0x8UL << 
CORDIC_CSR_FUNC_Pos
è

	)

2258 
	#CORDIC_CSR_PRECISION_Pos
 (4U)

	)

2259 
	#CORDIC_CSR_PRECISION_Msk
 (0xFUL << 
CORDIC_CSR_PRECISION_Pos
è

	)

2260 
	#CORDIC_CSR_PRECISION
 
CORDIC_CSR_PRECISION_Msk


	)

2261 
	#CORDIC_CSR_PRECISION_0
 (0x1UL << 
CORDIC_CSR_PRECISION_Pos
è

	)

2262 
	#CORDIC_CSR_PRECISION_1
 (0x2UL << 
CORDIC_CSR_PRECISION_Pos
è

	)

2263 
	#CORDIC_CSR_PRECISION_2
 (0x4UL << 
CORDIC_CSR_PRECISION_Pos
è

	)

2264 
	#CORDIC_CSR_PRECISION_3
 (0x8UL << 
CORDIC_CSR_PRECISION_Pos
è

	)

2265 
	#CORDIC_CSR_SCALE_Pos
 (8U)

	)

2266 
	#CORDIC_CSR_SCALE_Msk
 (0x7UL << 
CORDIC_CSR_SCALE_Pos
è

	)

2267 
	#CORDIC_CSR_SCALE
 
CORDIC_CSR_SCALE_Msk


	)

2268 
	#CORDIC_CSR_SCALE_0
 (0x1UL << 
CORDIC_CSR_SCALE_Pos
è

	)

2269 
	#CORDIC_CSR_SCALE_1
 (0x2UL << 
CORDIC_CSR_SCALE_Pos
è

	)

2270 
	#CORDIC_CSR_SCALE_2
 (0x4UL << 
CORDIC_CSR_SCALE_Pos
è

	)

2271 
	#CORDIC_CSR_IEN_Pos
 (16U)

	)

2272 
	#CORDIC_CSR_IEN_Msk
 (0x1UL << 
CORDIC_CSR_IEN_Pos
è

	)

2273 
	#CORDIC_CSR_IEN
 
CORDIC_CSR_IEN_Msk


	)

2274 
	#CORDIC_CSR_DMAREN_Pos
 (17U)

	)

2275 
	#CORDIC_CSR_DMAREN_Msk
 (0x1UL << 
CORDIC_CSR_DMAREN_Pos
è

	)

2276 
	#CORDIC_CSR_DMAREN
 
CORDIC_CSR_DMAREN_Msk


	)

2277 
	#CORDIC_CSR_DMAWEN_Pos
 (18U)

	)

2278 
	#CORDIC_CSR_DMAWEN_Msk
 (0x1UL << 
CORDIC_CSR_DMAWEN_Pos
è

	)

2279 
	#CORDIC_CSR_DMAWEN
 
CORDIC_CSR_DMAWEN_Msk


	)

2280 
	#CORDIC_CSR_NRES_Pos
 (19U)

	)

2281 
	#CORDIC_CSR_NRES_Msk
 (0x1UL << 
CORDIC_CSR_NRES_Pos
è

	)

2282 
	#CORDIC_CSR_NRES
 
CORDIC_CSR_NRES_Msk


	)

2283 
	#CORDIC_CSR_NARGS_Pos
 (20U)

	)

2284 
	#CORDIC_CSR_NARGS_Msk
 (0x1UL << 
CORDIC_CSR_NARGS_Pos
è

	)

2285 
	#CORDIC_CSR_NARGS
 
CORDIC_CSR_NARGS_Msk


	)

2286 
	#CORDIC_CSR_RESSIZE_Pos
 (21U)

	)

2287 
	#CORDIC_CSR_RESSIZE_Msk
 (0x1UL << 
CORDIC_CSR_RESSIZE_Pos
è

	)

2288 
	#CORDIC_CSR_RESSIZE
 
CORDIC_CSR_RESSIZE_Msk


	)

2289 
	#CORDIC_CSR_ARGSIZE_Pos
 (22U)

	)

2290 
	#CORDIC_CSR_ARGSIZE_Msk
 (0x1UL << 
CORDIC_CSR_ARGSIZE_Pos
è

	)

2291 
	#CORDIC_CSR_ARGSIZE
 
CORDIC_CSR_ARGSIZE_Msk


	)

2292 
	#CORDIC_CSR_RRDY_Pos
 (31U)

	)

2293 
	#CORDIC_CSR_RRDY_Msk
 (0x1UL << 
CORDIC_CSR_RRDY_Pos
è

	)

2294 
	#CORDIC_CSR_RRDY
 
CORDIC_CSR_RRDY_Msk


	)

2297 
	#CORDIC_WDATA_ARG_Pos
 (0U)

	)

2298 
	#CORDIC_WDATA_ARG_Msk
 (0xFFFFFFFFUL << 
CORDIC_WDATA_ARG_Pos
è

	)

2299 
	#CORDIC_WDATA_ARG
 
CORDIC_WDATA_ARG_Msk


	)

2302 
	#CORDIC_RDATA_RES_Pos
 (0U)

	)

2303 
	#CORDIC_RDATA_RES_Msk
 (0xFFFFFFFFUL << 
CORDIC_RDATA_RES_Pos
è

	)

2304 
	#CORDIC_RDATA_RES
 
CORDIC_RDATA_RES_Msk


	)

2313 
	#CRC_DR_DR_Pos
 (0U)

	)

2314 
	#CRC_DR_DR_Msk
 (0xFFFFFFFFUL << 
CRC_DR_DR_Pos
è

	)

2315 
	#CRC_DR_DR
 
CRC_DR_DR_Msk


	)

2318 
	#CRC_IDR_IDR_Pos
 (0U)

	)

2319 
	#CRC_IDR_IDR_Msk
 (0xFFFFFFFFUL << 
CRC_IDR_IDR_Pos
è

	)

2320 
	#CRC_IDR_IDR
 
CRC_IDR_IDR_Msk


	)

2323 
	#CRC_CR_RESET_Pos
 (0U)

	)

2324 
	#CRC_CR_RESET_Msk
 (0x1UL << 
CRC_CR_RESET_Pos
è

	)

2325 
	#CRC_CR_RESET
 
CRC_CR_RESET_Msk


	)

2326 
	#CRC_CR_POLYSIZE_Pos
 (3U)

	)

2327 
	#CRC_CR_POLYSIZE_Msk
 (0x3UL << 
CRC_CR_POLYSIZE_Pos
è

	)

2328 
	#CRC_CR_POLYSIZE
 
CRC_CR_POLYSIZE_Msk


	)

2329 
	#CRC_CR_POLYSIZE_0
 (0x1UL << 
CRC_CR_POLYSIZE_Pos
è

	)

2330 
	#CRC_CR_POLYSIZE_1
 (0x2UL << 
CRC_CR_POLYSIZE_Pos
è

	)

2331 
	#CRC_CR_REV_IN_Pos
 (5U)

	)

2332 
	#CRC_CR_REV_IN_Msk
 (0x3UL << 
CRC_CR_REV_IN_Pos
è

	)

2333 
	#CRC_CR_REV_IN
 
CRC_CR_REV_IN_Msk


	)

2334 
	#CRC_CR_REV_IN_0
 (0x1UL << 
CRC_CR_REV_IN_Pos
è

	)

2335 
	#CRC_CR_REV_IN_1
 (0x2UL << 
CRC_CR_REV_IN_Pos
è

	)

2336 
	#CRC_CR_REV_OUT_Pos
 (7U)

	)

2337 
	#CRC_CR_REV_OUT_Msk
 (0x1UL << 
CRC_CR_REV_OUT_Pos
è

	)

2338 
	#CRC_CR_REV_OUT
 
CRC_CR_REV_OUT_Msk


	)

2341 
	#CRC_INIT_INIT_Pos
 (0U)

	)

2342 
	#CRC_INIT_INIT_Msk
 (0xFFFFFFFFUL << 
CRC_INIT_INIT_Pos
è

	)

2343 
	#CRC_INIT_INIT
 
CRC_INIT_INIT_Msk


	)

2346 
	#CRC_POL_POL_Pos
 (0U)

	)

2347 
	#CRC_POL_POL_Msk
 (0xFFFFFFFFUL << 
CRC_POL_POL_Pos
è

	)

2348 
	#CRC_POL_POL
 
CRC_POL_POL_Msk


	)

2356 
	#CRS_CR_SYNCOKIE_Pos
 (0U)

	)

2357 
	#CRS_CR_SYNCOKIE_Msk
 (0x1UL << 
CRS_CR_SYNCOKIE_Pos
è

	)

2358 
	#CRS_CR_SYNCOKIE
 
CRS_CR_SYNCOKIE_Msk


	)

2359 
	#CRS_CR_SYNCWARNIE_Pos
 (1U)

	)

2360 
	#CRS_CR_SYNCWARNIE_Msk
 (0x1UL << 
CRS_CR_SYNCWARNIE_Pos
è

	)

2361 
	#CRS_CR_SYNCWARNIE
 
CRS_CR_SYNCWARNIE_Msk


	)

2362 
	#CRS_CR_ERRIE_Pos
 (2U)

	)

2363 
	#CRS_CR_ERRIE_Msk
 (0x1UL << 
CRS_CR_ERRIE_Pos
è

	)

2364 
	#CRS_CR_ERRIE
 
CRS_CR_ERRIE_Msk


	)

2365 
	#CRS_CR_ESYNCIE_Pos
 (3U)

	)

2366 
	#CRS_CR_ESYNCIE_Msk
 (0x1UL << 
CRS_CR_ESYNCIE_Pos
è

	)

2367 
	#CRS_CR_ESYNCIE
 
CRS_CR_ESYNCIE_Msk


	)

2368 
	#CRS_CR_CEN_Pos
 (5U)

	)

2369 
	#CRS_CR_CEN_Msk
 (0x1UL << 
CRS_CR_CEN_Pos
è

	)

2370 
	#CRS_CR_CEN
 
CRS_CR_CEN_Msk


	)

2371 
	#CRS_CR_AUTOTRIMEN_Pos
 (6U)

	)

2372 
	#CRS_CR_AUTOTRIMEN_Msk
 (0x1UL << 
CRS_CR_AUTOTRIMEN_Pos
è

	)

2373 
	#CRS_CR_AUTOTRIMEN
 
CRS_CR_AUTOTRIMEN_Msk


	)

2374 
	#CRS_CR_SWSYNC_Pos
 (7U)

	)

2375 
	#CRS_CR_SWSYNC_Msk
 (0x1UL << 
CRS_CR_SWSYNC_Pos
è

	)

2376 
	#CRS_CR_SWSYNC
 
CRS_CR_SWSYNC_Msk


	)

2377 
	#CRS_CR_TRIM_Pos
 (8U)

	)

2378 
	#CRS_CR_TRIM_Msk
 (0x7FUL << 
CRS_CR_TRIM_Pos
è

	)

2379 
	#CRS_CR_TRIM
 
CRS_CR_TRIM_Msk


	)

2382 
	#CRS_CFGR_RELOAD_Pos
 (0U)

	)

2383 
	#CRS_CFGR_RELOAD_Msk
 (0xFFFFUL << 
CRS_CFGR_RELOAD_Pos
è

	)

2384 
	#CRS_CFGR_RELOAD
 
CRS_CFGR_RELOAD_Msk


	)

2385 
	#CRS_CFGR_FELIM_Pos
 (16U)

	)

2386 
	#CRS_CFGR_FELIM_Msk
 (0xFFUL << 
CRS_CFGR_FELIM_Pos
è

	)

2387 
	#CRS_CFGR_FELIM
 
CRS_CFGR_FELIM_Msk


	)

2389 
	#CRS_CFGR_SYNCDIV_Pos
 (24U)

	)

2390 
	#CRS_CFGR_SYNCDIV_Msk
 (0x7UL << 
CRS_CFGR_SYNCDIV_Pos
è

	)

2391 
	#CRS_CFGR_SYNCDIV
 
CRS_CFGR_SYNCDIV_Msk


	)

2392 
	#CRS_CFGR_SYNCDIV_0
 (0x1UL << 
CRS_CFGR_SYNCDIV_Pos
è

	)

2393 
	#CRS_CFGR_SYNCDIV_1
 (0x2UL << 
CRS_CFGR_SYNCDIV_Pos
è

	)

2394 
	#CRS_CFGR_SYNCDIV_2
 (0x4UL << 
CRS_CFGR_SYNCDIV_Pos
è

	)

2396 
	#CRS_CFGR_SYNCSRC_Pos
 (28U)

	)

2397 
	#CRS_CFGR_SYNCSRC_Msk
 (0x3UL << 
CRS_CFGR_SYNCSRC_Pos
è

	)

2398 
	#CRS_CFGR_SYNCSRC
 
CRS_CFGR_SYNCSRC_Msk


	)

2399 
	#CRS_CFGR_SYNCSRC_0
 (0x1UL << 
CRS_CFGR_SYNCSRC_Pos
è

	)

2400 
	#CRS_CFGR_SYNCSRC_1
 (0x2UL << 
CRS_CFGR_SYNCSRC_Pos
è

	)

2402 
	#CRS_CFGR_SYNCPOL_Pos
 (31U)

	)

2403 
	#CRS_CFGR_SYNCPOL_Msk
 (0x1UL << 
CRS_CFGR_SYNCPOL_Pos
è

	)

2404 
	#CRS_CFGR_SYNCPOL
 
CRS_CFGR_SYNCPOL_Msk


	)

2407 
	#CRS_ISR_SYNCOKF_Pos
 (0U)

	)

2408 
	#CRS_ISR_SYNCOKF_Msk
 (0x1UL << 
CRS_ISR_SYNCOKF_Pos
è

	)

2409 
	#CRS_ISR_SYNCOKF
 
CRS_ISR_SYNCOKF_Msk


	)

2410 
	#CRS_ISR_SYNCWARNF_Pos
 (1U)

	)

2411 
	#CRS_ISR_SYNCWARNF_Msk
 (0x1UL << 
CRS_ISR_SYNCWARNF_Pos
è

	)

2412 
	#CRS_ISR_SYNCWARNF
 
CRS_ISR_SYNCWARNF_Msk


	)

2413 
	#CRS_ISR_ERRF_Pos
 (2U)

	)

2414 
	#CRS_ISR_ERRF_Msk
 (0x1UL << 
CRS_ISR_ERRF_Pos
è

	)

2415 
	#CRS_ISR_ERRF
 
CRS_ISR_ERRF_Msk


	)

2416 
	#CRS_ISR_ESYNCF_Pos
 (3U)

	)

2417 
	#CRS_ISR_ESYNCF_Msk
 (0x1UL << 
CRS_ISR_ESYNCF_Pos
è

	)

2418 
	#CRS_ISR_ESYNCF
 
CRS_ISR_ESYNCF_Msk


	)

2419 
	#CRS_ISR_SYNCERR_Pos
 (8U)

	)

2420 
	#CRS_ISR_SYNCERR_Msk
 (0x1UL << 
CRS_ISR_SYNCERR_Pos
è

	)

2421 
	#CRS_ISR_SYNCERR
 
CRS_ISR_SYNCERR_Msk


	)

2422 
	#CRS_ISR_SYNCMISS_Pos
 (9U)

	)

2423 
	#CRS_ISR_SYNCMISS_Msk
 (0x1UL << 
CRS_ISR_SYNCMISS_Pos
è

	)

2424 
	#CRS_ISR_SYNCMISS
 
CRS_ISR_SYNCMISS_Msk


	)

2425 
	#CRS_ISR_TRIMOVF_Pos
 (10U)

	)

2426 
	#CRS_ISR_TRIMOVF_Msk
 (0x1UL << 
CRS_ISR_TRIMOVF_Pos
è

	)

2427 
	#CRS_ISR_TRIMOVF
 
CRS_ISR_TRIMOVF_Msk


	)

2428 
	#CRS_ISR_FEDIR_Pos
 (15U)

	)

2429 
	#CRS_ISR_FEDIR_Msk
 (0x1UL << 
CRS_ISR_FEDIR_Pos
è

	)

2430 
	#CRS_ISR_FEDIR
 
CRS_ISR_FEDIR_Msk


	)

2431 
	#CRS_ISR_FECAP_Pos
 (16U)

	)

2432 
	#CRS_ISR_FECAP_Msk
 (0xFFFFUL << 
CRS_ISR_FECAP_Pos
è

	)

2433 
	#CRS_ISR_FECAP
 
CRS_ISR_FECAP_Msk


	)

2436 
	#CRS_ICR_SYNCOKC_Pos
 (0U)

	)

2437 
	#CRS_ICR_SYNCOKC_Msk
 (0x1UL << 
CRS_ICR_SYNCOKC_Pos
è

	)

2438 
	#CRS_ICR_SYNCOKC
 
CRS_ICR_SYNCOKC_Msk


	)

2439 
	#CRS_ICR_SYNCWARNC_Pos
 (1U)

	)

2440 
	#CRS_ICR_SYNCWARNC_Msk
 (0x1UL << 
CRS_ICR_SYNCWARNC_Pos
è

	)

2441 
	#CRS_ICR_SYNCWARNC
 
CRS_ICR_SYNCWARNC_Msk


	)

2442 
	#CRS_ICR_ERRC_Pos
 (2U)

	)

2443 
	#CRS_ICR_ERRC_Msk
 (0x1UL << 
CRS_ICR_ERRC_Pos
è

	)

2444 
	#CRS_ICR_ERRC
 
CRS_ICR_ERRC_Msk


	)

2445 
	#CRS_ICR_ESYNCC_Pos
 (3U)

	)

2446 
	#CRS_ICR_ESYNCC_Msk
 (0x1UL << 
CRS_ICR_ESYNCC_Pos
è

	)

2447 
	#CRS_ICR_ESYNCC
 
CRS_ICR_ESYNCC_Msk


	)

2457 
	#DAC_CHANNEL2_SUPPORT


	)

2460 
	#DAC_CR_EN1_Pos
 (0U)

	)

2461 
	#DAC_CR_EN1_Msk
 (0x1UL << 
DAC_CR_EN1_Pos
è

	)

2462 
	#DAC_CR_EN1
 
DAC_CR_EN1_Msk


	)

2463 
	#DAC_CR_TEN1_Pos
 (1U)

	)

2464 
	#DAC_CR_TEN1_Msk
 (0x1UL << 
DAC_CR_TEN1_Pos
è

	)

2465 
	#DAC_CR_TEN1
 
DAC_CR_TEN1_Msk


	)

2467 
	#DAC_CR_TSEL1_Pos
 (2U)

	)

2468 
	#DAC_CR_TSEL1_Msk
 (0xFUL << 
DAC_CR_TSEL1_Pos
è

	)

2469 
	#DAC_CR_TSEL1
 
DAC_CR_TSEL1_Msk


	)

2470 
	#DAC_CR_TSEL1_0
 (0x1UL << 
DAC_CR_TSEL1_Pos
è

	)

2471 
	#DAC_CR_TSEL1_1
 (0x2UL << 
DAC_CR_TSEL1_Pos
è

	)

2472 
	#DAC_CR_TSEL1_2
 (0x4UL << 
DAC_CR_TSEL1_Pos
è

	)

2473 
	#DAC_CR_TSEL1_3
 (0x8UL << 
DAC_CR_TSEL1_Pos
è

	)

2475 
	#DAC_CR_WAVE1_Pos
 (6U)

	)

2476 
	#DAC_CR_WAVE1_Msk
 (0x3UL << 
DAC_CR_WAVE1_Pos
è

	)

2477 
	#DAC_CR_WAVE1
 
DAC_CR_WAVE1_Msk


	)

2478 
	#DAC_CR_WAVE1_0
 (0x1UL << 
DAC_CR_WAVE1_Pos
è

	)

2479 
	#DAC_CR_WAVE1_1
 (0x2UL << 
DAC_CR_WAVE1_Pos
è

	)

2481 
	#DAC_CR_MAMP1_Pos
 (8U)

	)

2482 
	#DAC_CR_MAMP1_Msk
 (0xFUL << 
DAC_CR_MAMP1_Pos
è

	)

2483 
	#DAC_CR_MAMP1
 
DAC_CR_MAMP1_Msk


	)

2484 
	#DAC_CR_MAMP1_0
 (0x1UL << 
DAC_CR_MAMP1_Pos
è

	)

2485 
	#DAC_CR_MAMP1_1
 (0x2UL << 
DAC_CR_MAMP1_Pos
è

	)

2486 
	#DAC_CR_MAMP1_2
 (0x4UL << 
DAC_CR_MAMP1_Pos
è

	)

2487 
	#DAC_CR_MAMP1_3
 (0x8UL << 
DAC_CR_MAMP1_Pos
è

	)

2489 
	#DAC_CR_DMAEN1_Pos
 (12U)

	)

2490 
	#DAC_CR_DMAEN1_Msk
 (0x1UL << 
DAC_CR_DMAEN1_Pos
è

	)

2491 
	#DAC_CR_DMAEN1
 
DAC_CR_DMAEN1_Msk


	)

2492 
	#DAC_CR_DMAUDRIE1_Pos
 (13U)

	)

2493 
	#DAC_CR_DMAUDRIE1_Msk
 (0x1UL << 
DAC_CR_DMAUDRIE1_Pos
è

	)

2494 
	#DAC_CR_DMAUDRIE1
 
DAC_CR_DMAUDRIE1_Msk


	)

2495 
	#DAC_CR_CEN1_Pos
 (14U)

	)

2496 
	#DAC_CR_CEN1_Msk
 (0x1UL << 
DAC_CR_CEN1_Pos
è

	)

2497 
	#DAC_CR_CEN1
 
DAC_CR_CEN1_Msk


	)

2499 
	#DAC_CR_HFSEL_Pos
 (15U)

	)

2500 
	#DAC_CR_HFSEL_Msk
 (0x1UL << 
DAC_CR_HFSEL_Pos
è

	)

2501 
	#DAC_CR_HFSEL
 
DAC_CR_HFSEL_Msk


	)

2503 
	#DAC_CR_EN2_Pos
 (16U)

	)

2504 
	#DAC_CR_EN2_Msk
 (0x1UL << 
DAC_CR_EN2_Pos
è

	)

2505 
	#DAC_CR_EN2
 
DAC_CR_EN2_Msk


	)

2506 
	#DAC_CR_TEN2_Pos
 (17U)

	)

2507 
	#DAC_CR_TEN2_Msk
 (0x1UL << 
DAC_CR_TEN2_Pos
è

	)

2508 
	#DAC_CR_TEN2
 
DAC_CR_TEN2_Msk


	)

2510 
	#DAC_CR_TSEL2_Pos
 (18U)

	)

2511 
	#DAC_CR_TSEL2_Msk
 (0xFUL << 
DAC_CR_TSEL2_Pos
è

	)

2512 
	#DAC_CR_TSEL2
 
DAC_CR_TSEL2_Msk


	)

2513 
	#DAC_CR_TSEL2_0
 (0x1UL << 
DAC_CR_TSEL2_Pos
è

	)

2514 
	#DAC_CR_TSEL2_1
 (0x2UL << 
DAC_CR_TSEL2_Pos
è

	)

2515 
	#DAC_CR_TSEL2_2
 (0x4UL << 
DAC_CR_TSEL2_Pos
è

	)

2516 
	#DAC_CR_TSEL2_3
 (0x8UL << 
DAC_CR_TSEL2_Pos
è

	)

2518 
	#DAC_CR_WAVE2_Pos
 (22U)

	)

2519 
	#DAC_CR_WAVE2_Msk
 (0x3UL << 
DAC_CR_WAVE2_Pos
è

	)

2520 
	#DAC_CR_WAVE2
 
DAC_CR_WAVE2_Msk


	)

2521 
	#DAC_CR_WAVE2_0
 (0x1UL << 
DAC_CR_WAVE2_Pos
è

	)

2522 
	#DAC_CR_WAVE2_1
 (0x2UL << 
DAC_CR_WAVE2_Pos
è

	)

2524 
	#DAC_CR_MAMP2_Pos
 (24U)

	)

2525 
	#DAC_CR_MAMP2_Msk
 (0xFUL << 
DAC_CR_MAMP2_Pos
è

	)

2526 
	#DAC_CR_MAMP2
 
DAC_CR_MAMP2_Msk


	)

2527 
	#DAC_CR_MAMP2_0
 (0x1UL << 
DAC_CR_MAMP2_Pos
è

	)

2528 
	#DAC_CR_MAMP2_1
 (0x2UL << 
DAC_CR_MAMP2_Pos
è

	)

2529 
	#DAC_CR_MAMP2_2
 (0x4UL << 
DAC_CR_MAMP2_Pos
è

	)

2530 
	#DAC_CR_MAMP2_3
 (0x8UL << 
DAC_CR_MAMP2_Pos
è

	)

2532 
	#DAC_CR_DMAEN2_Pos
 (28U)

	)

2533 
	#DAC_CR_DMAEN2_Msk
 (0x1UL << 
DAC_CR_DMAEN2_Pos
è

	)

2534 
	#DAC_CR_DMAEN2
 
DAC_CR_DMAEN2_Msk


	)

2535 
	#DAC_CR_DMAUDRIE2_Pos
 (29U)

	)

2536 
	#DAC_CR_DMAUDRIE2_Msk
 (0x1UL << 
DAC_CR_DMAUDRIE2_Pos
è

	)

2537 
	#DAC_CR_DMAUDRIE2
 
DAC_CR_DMAUDRIE2_Msk


	)

2538 
	#DAC_CR_CEN2_Pos
 (30U)

	)

2539 
	#DAC_CR_CEN2_Msk
 (0x1UL << 
DAC_CR_CEN2_Pos
è

	)

2540 
	#DAC_CR_CEN2
 
DAC_CR_CEN2_Msk


	)

2543 
	#DAC_SWTRIGR_SWTRIG1_Pos
 (0U)

	)

2544 
	#DAC_SWTRIGR_SWTRIG1_Msk
 (0x1UL << 
DAC_SWTRIGR_SWTRIG1_Pos
è

	)

2545 
	#DAC_SWTRIGR_SWTRIG1
 
DAC_SWTRIGR_SWTRIG1_Msk


	)

2546 
	#DAC_SWTRIGR_SWTRIG2_Pos
 (1U)

	)

2547 
	#DAC_SWTRIGR_SWTRIG2_Msk
 (0x1UL << 
DAC_SWTRIGR_SWTRIG2_Pos
è

	)

2548 
	#DAC_SWTRIGR_SWTRIG2
 
DAC_SWTRIGR_SWTRIG2_Msk


	)

2549 
	#DAC_SWTRIGR_SWTRIGB1_Pos
 (16U)

	)

2550 
	#DAC_SWTRIGR_SWTRIGB1_Msk
 (0x1UL << 
DAC_SWTRIGR_SWTRIGB1_Pos
è

	)

2551 
	#DAC_SWTRIGR_SWTRIGB1
 
DAC_SWTRIGR_SWTRIGB1_Msk


	)

2552 
	#DAC_SWTRIGR_SWTRIGB2_Pos
 (17U)

	)

2553 
	#DAC_SWTRIGR_SWTRIGB2_Msk
 (0x1UL << 
DAC_SWTRIGR_SWTRIGB2_Pos
è

	)

2554 
	#DAC_SWTRIGR_SWTRIGB2
 
DAC_SWTRIGR_SWTRIGB2_Msk


	)

2557 
	#DAC_DHR12R1_DACC1DHR_Pos
 (0U)

	)

2558 
	#DAC_DHR12R1_DACC1DHR_Msk
 (0xFFFUL << 
DAC_DHR12R1_DACC1DHR_Pos
è

	)

2559 
	#DAC_DHR12R1_DACC1DHR
 
DAC_DHR12R1_DACC1DHR_Msk


	)

2560 
	#DAC_DHR12R1_DACC1DHRB_Pos
 (16U)

	)

2561 
	#DAC_DHR12R1_DACC1DHRB_Msk
 (0xFFFUL << 
DAC_DHR12R1_DACC1DHRB_Pos
è

	)

2562 
	#DAC_DHR12R1_DACC1DHRB
 
DAC_DHR12R1_DACC1DHRB_Msk


	)

2565 
	#DAC_DHR12L1_DACC1DHR_Pos
 (4U)

	)

2566 
	#DAC_DHR12L1_DACC1DHR_Msk
 (0xFFFUL << 
DAC_DHR12L1_DACC1DHR_Pos
è

	)

2567 
	#DAC_DHR12L1_DACC1DHR
 
DAC_DHR12L1_DACC1DHR_Msk


	)

2568 
	#DAC_DHR12L1_DACC1DHRB_Pos
 (20U)

	)

2569 
	#DAC_DHR12L1_DACC1DHRB_Msk
 (0xFFFUL << 
DAC_DHR12L1_DACC1DHRB_Pos
è

	)

2570 
	#DAC_DHR12L1_DACC1DHRB
 
DAC_DHR12L1_DACC1DHRB_Msk


	)

2573 
	#DAC_DHR8R1_DACC1DHR_Pos
 (0U)

	)

2574 
	#DAC_DHR8R1_DACC1DHR_Msk
 (0xFFUL << 
DAC_DHR8R1_DACC1DHR_Pos
è

	)

2575 
	#DAC_DHR8R1_DACC1DHR
 
DAC_DHR8R1_DACC1DHR_Msk


	)

2576 
	#DAC_DHR8R1_DACC1DHRB_Pos
 (8U)

	)

2577 
	#DAC_DHR8R1_DACC1DHRB_Msk
 (0xFFUL << 
DAC_DHR8R1_DACC1DHRB_Pos
è

	)

2578 
	#DAC_DHR8R1_DACC1DHRB
 
DAC_DHR8R1_DACC1DHRB_Msk


	)

2581 
	#DAC_DHR12R2_DACC2DHR_Pos
 (0U)

	)

2582 
	#DAC_DHR12R2_DACC2DHR_Msk
 (0xFFFUL << 
DAC_DHR12R2_DACC2DHR_Pos
è

	)

2583 
	#DAC_DHR12R2_DACC2DHR
 
DAC_DHR12R2_DACC2DHR_Msk


	)

2584 
	#DAC_DHR12R2_DACC2DHRB_Pos
 (16U)

	)

2585 
	#DAC_DHR12R2_DACC2DHRB_Msk
 (0xFFFUL << 
DAC_DHR12R2_DACC2DHRB_Pos
è

	)

2586 
	#DAC_DHR12R2_DACC2DHRB
 
DAC_DHR12R2_DACC2DHRB_Msk


	)

2589 
	#DAC_DHR12L2_DACC2DHR_Pos
 (4U)

	)

2590 
	#DAC_DHR12L2_DACC2DHR_Msk
 (0xFFFUL << 
DAC_DHR12L2_DACC2DHR_Pos
è

	)

2591 
	#DAC_DHR12L2_DACC2DHR
 
DAC_DHR12L2_DACC2DHR_Msk


	)

2592 
	#DAC_DHR12L2_DACC2DHRB_Pos
 (20U)

	)

2593 
	#DAC_DHR12L2_DACC2DHRB_Msk
 (0xFFFUL << 
DAC_DHR12L2_DACC2DHRB_Pos
è

	)

2594 
	#DAC_DHR12L2_DACC2DHRB
 
DAC_DHR12L2_DACC2DHRB_Msk


	)

2597 
	#DAC_DHR8R2_DACC2DHR_Pos
 (0U)

	)

2598 
	#DAC_DHR8R2_DACC2DHR_Msk
 (0xFFUL << 
DAC_DHR8R2_DACC2DHR_Pos
è

	)

2599 
	#DAC_DHR8R2_DACC2DHR
 
DAC_DHR8R2_DACC2DHR_Msk


	)

2600 
	#DAC_DHR8R2_DACC2DHRB_Pos
 (8U)

	)

2601 
	#DAC_DHR8R2_DACC2DHRB_Msk
 (0xFFUL << 
DAC_DHR8R2_DACC2DHRB_Pos
è

	)

2602 
	#DAC_DHR8R2_DACC2DHRB
 
DAC_DHR8R2_DACC2DHRB_Msk


	)

2605 
	#DAC_DHR12RD_DACC1DHR_Pos
 (0U)

	)

2606 
	#DAC_DHR12RD_DACC1DHR_Msk
 (0xFFFUL << 
DAC_DHR12RD_DACC1DHR_Pos
è

	)

2607 
	#DAC_DHR12RD_DACC1DHR
 
DAC_DHR12RD_DACC1DHR_Msk


	)

2608 
	#DAC_DHR12RD_DACC2DHR_Pos
 (16U)

	)

2609 
	#DAC_DHR12RD_DACC2DHR_Msk
 (0xFFFUL << 
DAC_DHR12RD_DACC2DHR_Pos
è

	)

2610 
	#DAC_DHR12RD_DACC2DHR
 
DAC_DHR12RD_DACC2DHR_Msk


	)

2613 
	#DAC_DHR12LD_DACC1DHR_Pos
 (4U)

	)

2614 
	#DAC_DHR12LD_DACC1DHR_Msk
 (0xFFFUL << 
DAC_DHR12LD_DACC1DHR_Pos
è

	)

2615 
	#DAC_DHR12LD_DACC1DHR
 
DAC_DHR12LD_DACC1DHR_Msk


	)

2616 
	#DAC_DHR12LD_DACC2DHR_Pos
 (20U)

	)

2617 
	#DAC_DHR12LD_DACC2DHR_Msk
 (0xFFFUL << 
DAC_DHR12LD_DACC2DHR_Pos
è

	)

2618 
	#DAC_DHR12LD_DACC2DHR
 
DAC_DHR12LD_DACC2DHR_Msk


	)

2621 
	#DAC_DHR8RD_DACC1DHR_Pos
 (0U)

	)

2622 
	#DAC_DHR8RD_DACC1DHR_Msk
 (0xFFUL << 
DAC_DHR8RD_DACC1DHR_Pos
è

	)

2623 
	#DAC_DHR8RD_DACC1DHR
 
DAC_DHR8RD_DACC1DHR_Msk


	)

2624 
	#DAC_DHR8RD_DACC2DHR_Pos
 (8U)

	)

2625 
	#DAC_DHR8RD_DACC2DHR_Msk
 (0xFFUL << 
DAC_DHR8RD_DACC2DHR_Pos
è

	)

2626 
	#DAC_DHR8RD_DACC2DHR
 
DAC_DHR8RD_DACC2DHR_Msk


	)

2629 
	#DAC_DOR1_DACC1DOR_Pos
 (0U)

	)

2630 
	#DAC_DOR1_DACC1DOR_Msk
 (0xFFFUL << 
DAC_DOR1_DACC1DOR_Pos
è

	)

2631 
	#DAC_DOR1_DACC1DOR
 
DAC_DOR1_DACC1DOR_Msk


	)

2632 
	#DAC_DOR1_DACC1DORB_Pos
 (16U)

	)

2633 
	#DAC_DOR1_DACC1DORB_Msk
 (0xFFFUL << 
DAC_DOR1_DACC1DORB_Pos
è

	)

2634 
	#DAC_DOR1_DACC1DORB
 
DAC_DOR1_DACC1DORB_Msk


	)

2637 
	#DAC_DOR2_DACC2DOR_Pos
 (0U)

	)

2638 
	#DAC_DOR2_DACC2DOR_Msk
 (0xFFFUL << 
DAC_DOR2_DACC2DOR_Pos
è

	)

2639 
	#DAC_DOR2_DACC2DOR
 
DAC_DOR2_DACC2DOR_Msk


	)

2640 
	#DAC_DOR2_DACC2DORB_Pos
 (16U)

	)

2641 
	#DAC_DOR2_DACC2DORB_Msk
 (0xFFFUL << 
DAC_DOR2_DACC2DORB_Pos
è

	)

2642 
	#DAC_DOR2_DACC2DORB
 
DAC_DOR2_DACC2DORB_Msk


	)

2645 
	#DAC_SR_DAC1RDY_Pos
 (11U)

	)

2646 
	#DAC_SR_DAC1RDY_Msk
 (0x1UL << 
DAC_SR_DAC1RDY_Pos
è

	)

2647 
	#DAC_SR_DAC1RDY
 
DAC_SR_DAC1RDY_Msk


	)

2648 
	#DAC_SR_DORSTAT1_Pos
 (12U)

	)

2649 
	#DAC_SR_DORSTAT1_Msk
 (0x1UL << 
DAC_SR_DORSTAT1_Pos
è

	)

2650 
	#DAC_SR_DORSTAT1
 
DAC_SR_DORSTAT1_Msk


	)

2651 
	#DAC_SR_DMAUDR1_Pos
 (13U)

	)

2652 
	#DAC_SR_DMAUDR1_Msk
 (0x1UL << 
DAC_SR_DMAUDR1_Pos
è

	)

2653 
	#DAC_SR_DMAUDR1
 
DAC_SR_DMAUDR1_Msk


	)

2654 
	#DAC_SR_CAL_FLAG1_Pos
 (14U)

	)

2655 
	#DAC_SR_CAL_FLAG1_Msk
 (0x1UL << 
DAC_SR_CAL_FLAG1_Pos
è

	)

2656 
	#DAC_SR_CAL_FLAG1
 
DAC_SR_CAL_FLAG1_Msk


	)

2657 
	#DAC_SR_BWST1_Pos
 (15U)

	)

2658 
	#DAC_SR_BWST1_Msk
 (0x1UL << 
DAC_SR_BWST1_Pos
è

	)

2659 
	#DAC_SR_BWST1
 
DAC_SR_BWST1_Msk


	)

2662 
	#DAC_SR_DAC2RDY_Pos
 (27U)

	)

2663 
	#DAC_SR_DAC2RDY_Msk
 (0x1UL << 
DAC_SR_DAC2RDY_Pos
è

	)

2664 
	#DAC_SR_DAC2RDY
 
DAC_SR_DAC2RDY_Msk


	)

2665 
	#DAC_SR_DORSTAT2_Pos
 (28U)

	)

2666 
	#DAC_SR_DORSTAT2_Msk
 (0x1UL << 
DAC_SR_DORSTAT2_Pos
è

	)

2667 
	#DAC_SR_DORSTAT2
 
DAC_SR_DORSTAT2_Msk


	)

2668 
	#DAC_SR_DMAUDR2_Pos
 (29U)

	)

2669 
	#DAC_SR_DMAUDR2_Msk
 (0x1UL << 
DAC_SR_DMAUDR2_Pos
è

	)

2670 
	#DAC_SR_DMAUDR2
 
DAC_SR_DMAUDR2_Msk


	)

2671 
	#DAC_SR_CAL_FLAG2_Pos
 (30U)

	)

2672 
	#DAC_SR_CAL_FLAG2_Msk
 (0x1UL << 
DAC_SR_CAL_FLAG2_Pos
è

	)

2673 
	#DAC_SR_CAL_FLAG2
 
DAC_SR_CAL_FLAG2_Msk


	)

2674 
	#DAC_SR_BWST2_Pos
 (31U)

	)

2675 
	#DAC_SR_BWST2_Msk
 (0x1UL << 
DAC_SR_BWST2_Pos
è

	)

2676 
	#DAC_SR_BWST2
 
DAC_SR_BWST2_Msk


	)

2679 
	#DAC_CCR_OTRIM1_Pos
 (0U)

	)

2680 
	#DAC_CCR_OTRIM1_Msk
 (0x1FUL << 
DAC_CCR_OTRIM1_Pos
è

	)

2681 
	#DAC_CCR_OTRIM1
 
DAC_CCR_OTRIM1_Msk


	)

2682 
	#DAC_CCR_OTRIM2_Pos
 (16U)

	)

2683 
	#DAC_CCR_OTRIM2_Msk
 (0x1FUL << 
DAC_CCR_OTRIM2_Pos
è

	)

2684 
	#DAC_CCR_OTRIM2
 
DAC_CCR_OTRIM2_Msk


	)

2687 
	#DAC_MCR_MODE1_Pos
 (0U)

	)

2688 
	#DAC_MCR_MODE1_Msk
 (0x7UL << 
DAC_MCR_MODE1_Pos
è

	)

2689 
	#DAC_MCR_MODE1
 
DAC_MCR_MODE1_Msk


	)

2690 
	#DAC_MCR_MODE1_0
 (0x1UL << 
DAC_MCR_MODE1_Pos
è

	)

2691 
	#DAC_MCR_MODE1_1
 (0x2UL << 
DAC_MCR_MODE1_Pos
è

	)

2692 
	#DAC_MCR_MODE1_2
 (0x4UL << 
DAC_MCR_MODE1_Pos
è

	)

2694 
	#DAC_MCR_DMADOUBLE1_Pos
 (8U)

	)

2695 
	#DAC_MCR_DMADOUBLE1_Msk
 (0x1UL << 
DAC_MCR_DMADOUBLE1_Pos
è

	)

2696 
	#DAC_MCR_DMADOUBLE1
 
DAC_MCR_DMADOUBLE1_Msk


	)

2698 
	#DAC_MCR_SINFORMAT1_Pos
 (9U)

	)

2699 
	#DAC_MCR_SINFORMAT1_Msk
 (0x1UL << 
DAC_MCR_SINFORMAT1_Pos
è

	)

2700 
	#DAC_MCR_SINFORMAT1
 
DAC_MCR_SINFORMAT1_Msk


	)

2702 
	#DAC_MCR_HFSEL_Pos
 (14U)

	)

2703 
	#DAC_MCR_HFSEL_Msk
 (0x3UL << 
DAC_MCR_HFSEL_Pos
è

	)

2704 
	#DAC_MCR_HFSEL
 
DAC_MCR_HFSEL_Msk


	)

2705 
	#DAC_MCR_HFSEL_0
 (0x1UL << 
DAC_MCR_HFSEL_Pos
è

	)

2706 
	#DAC_MCR_HFSEL_1
 (0x2UL << 
DAC_MCR_HFSEL_Pos
è

	)

2708 
	#DAC_MCR_MODE2_Pos
 (16U)

	)

2709 
	#DAC_MCR_MODE2_Msk
 (0x7UL << 
DAC_MCR_MODE2_Pos
è

	)

2710 
	#DAC_MCR_MODE2
 
DAC_MCR_MODE2_Msk


	)

2711 
	#DAC_MCR_MODE2_0
 (0x1UL << 
DAC_MCR_MODE2_Pos
è

	)

2712 
	#DAC_MCR_MODE2_1
 (0x2UL << 
DAC_MCR_MODE2_Pos
è

	)

2713 
	#DAC_MCR_MODE2_2
 (0x4UL << 
DAC_MCR_MODE2_Pos
è

	)

2715 
	#DAC_MCR_DMADOUBLE2_Pos
 (24U)

	)

2716 
	#DAC_MCR_DMADOUBLE2_Msk
 (0x1UL << 
DAC_MCR_DMADOUBLE2_Pos
è

	)

2717 
	#DAC_MCR_DMADOUBLE2
 
DAC_MCR_DMADOUBLE2_Msk


	)

2719 
	#DAC_MCR_SINFORMAT2_Pos
 (25U)

	)

2720 
	#DAC_MCR_SINFORMAT2_Msk
 (0x1UL << 
DAC_MCR_SINFORMAT2_Pos
è

	)

2721 
	#DAC_MCR_SINFORMAT2
 
DAC_MCR_SINFORMAT2_Msk


	)

2724 
	#DAC_SHSR1_TSAMPLE1_Pos
 (0U)

	)

2725 
	#DAC_SHSR1_TSAMPLE1_Msk
 (0x3FFUL << 
DAC_SHSR1_TSAMPLE1_Pos
è

	)

2726 
	#DAC_SHSR1_TSAMPLE1
 
DAC_SHSR1_TSAMPLE1_Msk


	)

2729 
	#DAC_SHSR2_TSAMPLE2_Pos
 (0U)

	)

2730 
	#DAC_SHSR2_TSAMPLE2_Msk
 (0x3FFUL << 
DAC_SHSR2_TSAMPLE2_Pos
è

	)

2731 
	#DAC_SHSR2_TSAMPLE2
 
DAC_SHSR2_TSAMPLE2_Msk


	)

2734 
	#DAC_SHHR_THOLD1_Pos
 (0U)

	)

2735 
	#DAC_SHHR_THOLD1_Msk
 (0x3FFUL << 
DAC_SHHR_THOLD1_Pos
è

	)

2736 
	#DAC_SHHR_THOLD1
 
DAC_SHHR_THOLD1_Msk


	)

2737 
	#DAC_SHHR_THOLD2_Pos
 (16U)

	)

2738 
	#DAC_SHHR_THOLD2_Msk
 (0x3FFUL << 
DAC_SHHR_THOLD2_Pos
è

	)

2739 
	#DAC_SHHR_THOLD2
 
DAC_SHHR_THOLD2_Msk


	)

2742 
	#DAC_SHRR_TREFRESH1_Pos
 (0U)

	)

2743 
	#DAC_SHRR_TREFRESH1_Msk
 (0xFFUL << 
DAC_SHRR_TREFRESH1_Pos
è

	)

2744 
	#DAC_SHRR_TREFRESH1
 
DAC_SHRR_TREFRESH1_Msk


	)

2745 
	#DAC_SHRR_TREFRESH2_Pos
 (16U)

	)

2746 
	#DAC_SHRR_TREFRESH2_Msk
 (0xFFUL << 
DAC_SHRR_TREFRESH2_Pos
è

	)

2747 
	#DAC_SHRR_TREFRESH2
 
DAC_SHRR_TREFRESH2_Msk


	)

2750 
	#DAC_STR1_STRSTDATA1_Pos
 (0U)

	)

2751 
	#DAC_STR1_STRSTDATA1_Msk
 (0xFFFUL << 
DAC_STR1_STRSTDATA1_Pos
è

	)

2752 
	#DAC_STR1_STRSTDATA1
 
DAC_STR1_STRSTDATA1_Msk


	)

2753 
	#DAC_STR1_STDIR1_Pos
 (12U)

	)

2754 
	#DAC_STR1_STDIR1_Msk
 (0x1UL << 
DAC_STR1_STDIR1_Pos
è

	)

2755 
	#DAC_STR1_STDIR1
 
DAC_STR1_STDIR1_Msk


	)

2757 
	#DAC_STR1_STINCDATA1_Pos
 (16U)

	)

2758 
	#DAC_STR1_STINCDATA1_Msk
 (0xFFFFUL << 
DAC_STR1_STINCDATA1_Pos
è

	)

2759 
	#DAC_STR1_STINCDATA1
 
DAC_STR1_STINCDATA1_Msk


	)

2762 
	#DAC_STR2_STRSTDATA2_Pos
 (0U)

	)

2763 
	#DAC_STR2_STRSTDATA2_Msk
 (0xFFFUL << 
DAC_STR2_STRSTDATA2_Pos
è

	)

2764 
	#DAC_STR2_STRSTDATA2
 
DAC_STR2_STRSTDATA2_Msk


	)

2765 
	#DAC_STR2_STDIR2_Pos
 (12U)

	)

2766 
	#DAC_STR2_STDIR2_Msk
 (0x1UL << 
DAC_STR2_STDIR2_Pos
è

	)

2767 
	#DAC_STR2_STDIR2
 
DAC_STR2_STDIR2_Msk


	)

2769 
	#DAC_STR2_STINCDATA2_Pos
 (16U)

	)

2770 
	#DAC_STR2_STINCDATA2_Msk
 (0xFFFFUL << 
DAC_STR2_STINCDATA2_Pos
è

	)

2771 
	#DAC_STR2_STINCDATA2
 
DAC_STR2_STINCDATA2_Msk


	)

2774 
	#DAC_STMODR_STRSTTRIGSEL1_Pos
 (0U)

	)

2775 
	#DAC_STMODR_STRSTTRIGSEL1_Msk
 (0xFUL << 
DAC_STMODR_STRSTTRIGSEL1_Pos
è

	)

2776 
	#DAC_STMODR_STRSTTRIGSEL1
 
DAC_STMODR_STRSTTRIGSEL1_Msk


	)

2777 
	#DAC_STMODR_STRSTTRIGSEL1_0
 (0x1UL << 
DAC_STMODR_STRSTTRIGSEL1_Pos
è

	)

2778 
	#DAC_STMODR_STRSTTRIGSEL1_1
 (0x2UL << 
DAC_STMODR_STRSTTRIGSEL1_Pos
è

	)

2779 
	#DAC_STMODR_STRSTTRIGSEL1_2
 (0x4UL << 
DAC_STMODR_STRSTTRIGSEL1_Pos
è

	)

2780 
	#DAC_STMODR_STRSTTRIGSEL1_3
 (0x8UL << 
DAC_STMODR_STRSTTRIGSEL1_Pos
è

	)

2782 
	#DAC_STMODR_STINCTRIGSEL1_Pos
 (8U)

	)

2783 
	#DAC_STMODR_STINCTRIGSEL1_Msk
 (0xFUL << 
DAC_STMODR_STINCTRIGSEL1_Pos
è

	)

2784 
	#DAC_STMODR_STINCTRIGSEL1
 
DAC_STMODR_STINCTRIGSEL1_Msk


	)

2785 
	#DAC_STMODR_STINCTRIGSEL1_0
 (0x1UL << 
DAC_STMODR_STINCTRIGSEL1_Pos
è

	)

2786 
	#DAC_STMODR_STINCTRIGSEL1_1
 (0x2UL << 
DAC_STMODR_STINCTRIGSEL1_Pos
è

	)

2787 
	#DAC_STMODR_STINCTRIGSEL1_2
 (0x4UL << 
DAC_STMODR_STINCTRIGSEL1_Pos
è

	)

2788 
	#DAC_STMODR_STINCTRIGSEL1_3
 (0x8UL << 
DAC_STMODR_STINCTRIGSEL1_Pos
è

	)

2790 
	#DAC_STMODR_STRSTTRIGSEL2_Pos
 (16U)

	)

2791 
	#DAC_STMODR_STRSTTRIGSEL2_Msk
 (0xFUL << 
DAC_STMODR_STRSTTRIGSEL2_Pos
è

	)

2792 
	#DAC_STMODR_STRSTTRIGSEL2
 
DAC_STMODR_STRSTTRIGSEL2_Msk


	)

2793 
	#DAC_STMODR_STRSTTRIGSEL2_0
 (0x1UL << 
DAC_STMODR_STRSTTRIGSEL2_Pos
è

	)

2794 
	#DAC_STMODR_STRSTTRIGSEL2_1
 (0x2UL << 
DAC_STMODR_STRSTTRIGSEL2_Pos
è

	)

2795 
	#DAC_STMODR_STRSTTRIGSEL2_2
 (0x4UL << 
DAC_STMODR_STRSTTRIGSEL2_Pos
è

	)

2796 
	#DAC_STMODR_STRSTTRIGSEL2_3
 (0x8UL << 
DAC_STMODR_STRSTTRIGSEL2_Pos
è

	)

2798 
	#DAC_STMODR_STINCTRIGSEL2_Pos
 (24U)

	)

2799 
	#DAC_STMODR_STINCTRIGSEL2_Msk
 (0xFUL << 
DAC_STMODR_STINCTRIGSEL2_Pos
è

	)

2800 
	#DAC_STMODR_STINCTRIGSEL2
 
DAC_STMODR_STINCTRIGSEL2_Msk


	)

2801 
	#DAC_STMODR_STINCTRIGSEL2_0
 (0x1UL << 
DAC_STMODR_STINCTRIGSEL2_Pos
è

	)

2802 
	#DAC_STMODR_STINCTRIGSEL2_1
 (0x2UL << 
DAC_STMODR_STINCTRIGSEL2_Pos
è

	)

2803 
	#DAC_STMODR_STINCTRIGSEL2_2
 (0x4UL << 
DAC_STMODR_STINCTRIGSEL2_Pos
è

	)

2804 
	#DAC_STMODR_STINCTRIGSEL2_3
 (0x8UL << 
DAC_STMODR_STINCTRIGSEL2_Pos
è

	)

2812 
	#DBGMCU_IDCODE_DEV_ID_Pos
 (0U)

	)

2813 
	#DBGMCU_IDCODE_DEV_ID_Msk
 (0xFFFUL << 
DBGMCU_IDCODE_DEV_ID_Pos
)

	)

2814 
	#DBGMCU_IDCODE_DEV_ID
 
DBGMCU_IDCODE_DEV_ID_Msk


	)

2815 
	#DBGMCU_IDCODE_REV_ID_Pos
 (16U)

	)

2816 
	#DBGMCU_IDCODE_REV_ID_Msk
 (0xFFFFUL << 
DBGMCU_IDCODE_REV_ID_Pos
)

	)

2817 
	#DBGMCU_IDCODE_REV_ID
 
DBGMCU_IDCODE_REV_ID_Msk


	)

2820 
	#DBGMCU_CR_DBG_SLEEP_Pos
 (0U)

	)

2821 
	#DBGMCU_CR_DBG_SLEEP_Msk
 (0x1UL << 
DBGMCU_CR_DBG_SLEEP_Pos
)

	)

2822 
	#DBGMCU_CR_DBG_SLEEP
 
DBGMCU_CR_DBG_SLEEP_Msk


	)

2823 
	#DBGMCU_CR_DBG_STOP_Pos
 (1U)

	)

2824 
	#DBGMCU_CR_DBG_STOP_Msk
 (0x1UL << 
DBGMCU_CR_DBG_STOP_Pos
)

	)

2825 
	#DBGMCU_CR_DBG_STOP
 
DBGMCU_CR_DBG_STOP_Msk


	)

2826 
	#DBGMCU_CR_DBG_STANDBY_Pos
 (2U)

	)

2827 
	#DBGMCU_CR_DBG_STANDBY_Msk
 (0x1UL << 
DBGMCU_CR_DBG_STANDBY_Pos
)

	)

2828 
	#DBGMCU_CR_DBG_STANDBY
 
DBGMCU_CR_DBG_STANDBY_Msk


	)

2829 
	#DBGMCU_CR_TRACE_IOEN_Pos
 (5U)

	)

2830 
	#DBGMCU_CR_TRACE_IOEN_Msk
 (0x1UL << 
DBGMCU_CR_TRACE_IOEN_Pos
)

	)

2831 
	#DBGMCU_CR_TRACE_IOEN
 
DBGMCU_CR_TRACE_IOEN_Msk


	)

2833 
	#DBGMCU_CR_TRACE_MODE_Pos
 (6U)

	)

2834 
	#DBGMCU_CR_TRACE_MODE_Msk
 (0x3UL << 
DBGMCU_CR_TRACE_MODE_Pos
)

	)

2835 
	#DBGMCU_CR_TRACE_MODE
 
DBGMCU_CR_TRACE_MODE_Msk


	)

2836 
	#DBGMCU_CR_TRACE_MODE_0
 (0x1UL << 
DBGMCU_CR_TRACE_MODE_Pos
)

	)

2837 
	#DBGMCU_CR_TRACE_MODE_1
 (0x2UL << 
DBGMCU_CR_TRACE_MODE_Pos
)

	)

2840 
	#DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos
 (0U)

	)

2841 
	#DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk
 (0x1UL << 
DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos
)

	)

2842 
	#DBGMCU_APB1FZR1_DBG_TIM2_STOP
 
DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk


	)

2843 
	#DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos
 (1U)

	)

2844 
	#DBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk
 (0x1UL << 
DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos
)

	)

2845 
	#DBGMCU_APB1FZR1_DBG_TIM3_STOP
 
DBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk


	)

2846 
	#DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos
 (2U)

	)

2847 
	#DBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk
 (0x1UL << 
DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos
)

	)

2848 
	#DBGMCU_APB1FZR1_DBG_TIM4_STOP
 
DBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk


	)

2849 
	#DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos
 (4U)

	)

2850 
	#DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk
 (0x1UL << 
DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos
)

	)

2851 
	#DBGMCU_APB1FZR1_DBG_TIM6_STOP
 
DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk


	)

2852 
	#DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos
 (5U)

	)

2853 
	#DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk
 (0x1UL << 
DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos
)

	)

2854 
	#DBGMCU_APB1FZR1_DBG_TIM7_STOP
 
DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk


	)

2855 
	#DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos
 (10U)

	)

2856 
	#DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk
 (0x1UL << 
DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos
)

	)

2857 
	#DBGMCU_APB1FZR1_DBG_RTC_STOP
 
DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk


	)

2858 
	#DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos
 (11U)

	)

2859 
	#DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk
 (0x1UL << 
DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos
)

	)

2860 
	#DBGMCU_APB1FZR1_DBG_WWDG_STOP
 
DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk


	)

2861 
	#DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos
 (12U)

	)

2862 
	#DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk
 (0x1UL << 
DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos
)

	)

2863 
	#DBGMCU_APB1FZR1_DBG_IWDG_STOP
 
DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk


	)

2864 
	#DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos
 (21U)

	)

2865 
	#DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk
 (0x1UL << 
DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos
)

	)

2866 
	#DBGMCU_APB1FZR1_DBG_I2C1_STOP
 
DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk


	)

2867 
	#DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos
 (22U)

	)

2868 
	#DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk
 (0x1UL << 
DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos
)

	)

2869 
	#DBGMCU_APB1FZR1_DBG_I2C2_STOP
 
DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk


	)

2870 
	#DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos
 (30U)

	)

2871 
	#DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk
 (0x1UL << 
DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos
)

	)

2872 
	#DBGMCU_APB1FZR1_DBG_I2C3_STOP
 
DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk


	)

2873 
	#DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos
 (31U)

	)

2874 
	#DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk
 (0x1UL << 
DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos
)

	)

2875 
	#DBGMCU_APB1FZR1_DBG_LPTIM1_STOP
 
DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk


	)

2880 
	#DBGMCU_APB2FZ_DBG_TIM1_STOP_Pos
 (11U)

	)

2881 
	#DBGMCU_APB2FZ_DBG_TIM1_STOP_Msk
 (0x1UL << 
DBGMCU_APB2FZ_DBG_TIM1_STOP_Pos
)

	)

2882 
	#DBGMCU_APB2FZ_DBG_TIM1_STOP
 
DBGMCU_APB2FZ_DBG_TIM1_STOP_Msk


	)

2883 
	#DBGMCU_APB2FZ_DBG_TIM8_STOP_Pos
 (13U)

	)

2884 
	#DBGMCU_APB2FZ_DBG_TIM8_STOP_Msk
 (0x1UL << 
DBGMCU_APB2FZ_DBG_TIM8_STOP_Pos
)

	)

2885 
	#DBGMCU_APB2FZ_DBG_TIM8_STOP
 
DBGMCU_APB2FZ_DBG_TIM8_STOP_Msk


	)

2886 
	#DBGMCU_APB2FZ_DBG_TIM15_STOP_Pos
 (16U)

	)

2887 
	#DBGMCU_APB2FZ_DBG_TIM15_STOP_Msk
 (0x1UL << 
DBGMCU_APB2FZ_DBG_TIM15_STOP_Pos
)

	)

2888 
	#DBGMCU_APB2FZ_DBG_TIM15_STOP
 
DBGMCU_APB2FZ_DBG_TIM15_STOP_Msk


	)

2889 
	#DBGMCU_APB2FZ_DBG_TIM16_STOP_Pos
 (17U)

	)

2890 
	#DBGMCU_APB2FZ_DBG_TIM16_STOP_Msk
 (0x1UL << 
DBGMCU_APB2FZ_DBG_TIM16_STOP_Pos
)

	)

2891 
	#DBGMCU_APB2FZ_DBG_TIM16_STOP
 
DBGMCU_APB2FZ_DBG_TIM16_STOP_Msk


	)

2892 
	#DBGMCU_APB2FZ_DBG_TIM17_STOP_Pos
 (18U)

	)

2893 
	#DBGMCU_APB2FZ_DBG_TIM17_STOP_Msk
 (0x1UL << 
DBGMCU_APB2FZ_DBG_TIM17_STOP_Pos
)

	)

2894 
	#DBGMCU_APB2FZ_DBG_TIM17_STOP
 
DBGMCU_APB2FZ_DBG_TIM17_STOP_Msk


	)

2903 
	#DMA_ISR_GIF1_Pos
 (0U)

	)

2904 
	#DMA_ISR_GIF1_Msk
 (0x1UL << 
DMA_ISR_GIF1_Pos
è

	)

2905 
	#DMA_ISR_GIF1
 
DMA_ISR_GIF1_Msk


	)

2906 
	#DMA_ISR_TCIF1_Pos
 (1U)

	)

2907 
	#DMA_ISR_TCIF1_Msk
 (0x1UL << 
DMA_ISR_TCIF1_Pos
è

	)

2908 
	#DMA_ISR_TCIF1
 
DMA_ISR_TCIF1_Msk


	)

2909 
	#DMA_ISR_HTIF1_Pos
 (2U)

	)

2910 
	#DMA_ISR_HTIF1_Msk
 (0x1UL << 
DMA_ISR_HTIF1_Pos
è

	)

2911 
	#DMA_ISR_HTIF1
 
DMA_ISR_HTIF1_Msk


	)

2912 
	#DMA_ISR_TEIF1_Pos
 (3U)

	)

2913 
	#DMA_ISR_TEIF1_Msk
 (0x1UL << 
DMA_ISR_TEIF1_Pos
è

	)

2914 
	#DMA_ISR_TEIF1
 
DMA_ISR_TEIF1_Msk


	)

2915 
	#DMA_ISR_GIF2_Pos
 (4U)

	)

2916 
	#DMA_ISR_GIF2_Msk
 (0x1UL << 
DMA_ISR_GIF2_Pos
è

	)

2917 
	#DMA_ISR_GIF2
 
DMA_ISR_GIF2_Msk


	)

2918 
	#DMA_ISR_TCIF2_Pos
 (5U)

	)

2919 
	#DMA_ISR_TCIF2_Msk
 (0x1UL << 
DMA_ISR_TCIF2_Pos
è

	)

2920 
	#DMA_ISR_TCIF2
 
DMA_ISR_TCIF2_Msk


	)

2921 
	#DMA_ISR_HTIF2_Pos
 (6U)

	)

2922 
	#DMA_ISR_HTIF2_Msk
 (0x1UL << 
DMA_ISR_HTIF2_Pos
è

	)

2923 
	#DMA_ISR_HTIF2
 
DMA_ISR_HTIF2_Msk


	)

2924 
	#DMA_ISR_TEIF2_Pos
 (7U)

	)

2925 
	#DMA_ISR_TEIF2_Msk
 (0x1UL << 
DMA_ISR_TEIF2_Pos
è

	)

2926 
	#DMA_ISR_TEIF2
 
DMA_ISR_TEIF2_Msk


	)

2927 
	#DMA_ISR_GIF3_Pos
 (8U)

	)

2928 
	#DMA_ISR_GIF3_Msk
 (0x1UL << 
DMA_ISR_GIF3_Pos
è

	)

2929 
	#DMA_ISR_GIF3
 
DMA_ISR_GIF3_Msk


	)

2930 
	#DMA_ISR_TCIF3_Pos
 (9U)

	)

2931 
	#DMA_ISR_TCIF3_Msk
 (0x1UL << 
DMA_ISR_TCIF3_Pos
è

	)

2932 
	#DMA_ISR_TCIF3
 
DMA_ISR_TCIF3_Msk


	)

2933 
	#DMA_ISR_HTIF3_Pos
 (10U)

	)

2934 
	#DMA_ISR_HTIF3_Msk
 (0x1UL << 
DMA_ISR_HTIF3_Pos
è

	)

2935 
	#DMA_ISR_HTIF3
 
DMA_ISR_HTIF3_Msk


	)

2936 
	#DMA_ISR_TEIF3_Pos
 (11U)

	)

2937 
	#DMA_ISR_TEIF3_Msk
 (0x1UL << 
DMA_ISR_TEIF3_Pos
è

	)

2938 
	#DMA_ISR_TEIF3
 
DMA_ISR_TEIF3_Msk


	)

2939 
	#DMA_ISR_GIF4_Pos
 (12U)

	)

2940 
	#DMA_ISR_GIF4_Msk
 (0x1UL << 
DMA_ISR_GIF4_Pos
è

	)

2941 
	#DMA_ISR_GIF4
 
DMA_ISR_GIF4_Msk


	)

2942 
	#DMA_ISR_TCIF4_Pos
 (13U)

	)

2943 
	#DMA_ISR_TCIF4_Msk
 (0x1UL << 
DMA_ISR_TCIF4_Pos
è

	)

2944 
	#DMA_ISR_TCIF4
 
DMA_ISR_TCIF4_Msk


	)

2945 
	#DMA_ISR_HTIF4_Pos
 (14U)

	)

2946 
	#DMA_ISR_HTIF4_Msk
 (0x1UL << 
DMA_ISR_HTIF4_Pos
è

	)

2947 
	#DMA_ISR_HTIF4
 
DMA_ISR_HTIF4_Msk


	)

2948 
	#DMA_ISR_TEIF4_Pos
 (15U)

	)

2949 
	#DMA_ISR_TEIF4_Msk
 (0x1UL << 
DMA_ISR_TEIF4_Pos
è

	)

2950 
	#DMA_ISR_TEIF4
 
DMA_ISR_TEIF4_Msk


	)

2951 
	#DMA_ISR_GIF5_Pos
 (16U)

	)

2952 
	#DMA_ISR_GIF5_Msk
 (0x1UL << 
DMA_ISR_GIF5_Pos
è

	)

2953 
	#DMA_ISR_GIF5
 
DMA_ISR_GIF5_Msk


	)

2954 
	#DMA_ISR_TCIF5_Pos
 (17U)

	)

2955 
	#DMA_ISR_TCIF5_Msk
 (0x1UL << 
DMA_ISR_TCIF5_Pos
è

	)

2956 
	#DMA_ISR_TCIF5
 
DMA_ISR_TCIF5_Msk


	)

2957 
	#DMA_ISR_HTIF5_Pos
 (18U)

	)

2958 
	#DMA_ISR_HTIF5_Msk
 (0x1UL << 
DMA_ISR_HTIF5_Pos
è

	)

2959 
	#DMA_ISR_HTIF5
 
DMA_ISR_HTIF5_Msk


	)

2960 
	#DMA_ISR_TEIF5_Pos
 (19U)

	)

2961 
	#DMA_ISR_TEIF5_Msk
 (0x1UL << 
DMA_ISR_TEIF5_Pos
è

	)

2962 
	#DMA_ISR_TEIF5
 
DMA_ISR_TEIF5_Msk


	)

2963 
	#DMA_ISR_GIF6_Pos
 (20U)

	)

2964 
	#DMA_ISR_GIF6_Msk
 (0x1UL << 
DMA_ISR_GIF6_Pos
è

	)

2965 
	#DMA_ISR_GIF6
 
DMA_ISR_GIF6_Msk


	)

2966 
	#DMA_ISR_TCIF6_Pos
 (21U)

	)

2967 
	#DMA_ISR_TCIF6_Msk
 (0x1UL << 
DMA_ISR_TCIF6_Pos
è

	)

2968 
	#DMA_ISR_TCIF6
 
DMA_ISR_TCIF6_Msk


	)

2969 
	#DMA_ISR_HTIF6_Pos
 (22U)

	)

2970 
	#DMA_ISR_HTIF6_Msk
 (0x1UL << 
DMA_ISR_HTIF6_Pos
è

	)

2971 
	#DMA_ISR_HTIF6
 
DMA_ISR_HTIF6_Msk


	)

2972 
	#DMA_ISR_TEIF6_Pos
 (23U)

	)

2973 
	#DMA_ISR_TEIF6_Msk
 (0x1UL << 
DMA_ISR_TEIF6_Pos
è

	)

2974 
	#DMA_ISR_TEIF6
 
DMA_ISR_TEIF6_Msk


	)

2977 
	#DMA_IFCR_CGIF1_Pos
 (0U)

	)

2978 
	#DMA_IFCR_CGIF1_Msk
 (0x1UL << 
DMA_IFCR_CGIF1_Pos
è

	)

2979 
	#DMA_IFCR_CGIF1
 
DMA_IFCR_CGIF1_Msk


	)

2980 
	#DMA_IFCR_CTCIF1_Pos
 (1U)

	)

2981 
	#DMA_IFCR_CTCIF1_Msk
 (0x1UL << 
DMA_IFCR_CTCIF1_Pos
è

	)

2982 
	#DMA_IFCR_CTCIF1
 
DMA_IFCR_CTCIF1_Msk


	)

2983 
	#DMA_IFCR_CHTIF1_Pos
 (2U)

	)

2984 
	#DMA_IFCR_CHTIF1_Msk
 (0x1UL << 
DMA_IFCR_CHTIF1_Pos
è

	)

2985 
	#DMA_IFCR_CHTIF1
 
DMA_IFCR_CHTIF1_Msk


	)

2986 
	#DMA_IFCR_CTEIF1_Pos
 (3U)

	)

2987 
	#DMA_IFCR_CTEIF1_Msk
 (0x1UL << 
DMA_IFCR_CTEIF1_Pos
è

	)

2988 
	#DMA_IFCR_CTEIF1
 
DMA_IFCR_CTEIF1_Msk


	)

2989 
	#DMA_IFCR_CGIF2_Pos
 (4U)

	)

2990 
	#DMA_IFCR_CGIF2_Msk
 (0x1UL << 
DMA_IFCR_CGIF2_Pos
è

	)

2991 
	#DMA_IFCR_CGIF2
 
DMA_IFCR_CGIF2_Msk


	)

2992 
	#DMA_IFCR_CTCIF2_Pos
 (5U)

	)

2993 
	#DMA_IFCR_CTCIF2_Msk
 (0x1UL << 
DMA_IFCR_CTCIF2_Pos
è

	)

2994 
	#DMA_IFCR_CTCIF2
 
DMA_IFCR_CTCIF2_Msk


	)

2995 
	#DMA_IFCR_CHTIF2_Pos
 (6U)

	)

2996 
	#DMA_IFCR_CHTIF2_Msk
 (0x1UL << 
DMA_IFCR_CHTIF2_Pos
è

	)

2997 
	#DMA_IFCR_CHTIF2
 
DMA_IFCR_CHTIF2_Msk


	)

2998 
	#DMA_IFCR_CTEIF2_Pos
 (7U)

	)

2999 
	#DMA_IFCR_CTEIF2_Msk
 (0x1UL << 
DMA_IFCR_CTEIF2_Pos
è

	)

3000 
	#DMA_IFCR_CTEIF2
 
DMA_IFCR_CTEIF2_Msk


	)

3001 
	#DMA_IFCR_CGIF3_Pos
 (8U)

	)

3002 
	#DMA_IFCR_CGIF3_Msk
 (0x1UL << 
DMA_IFCR_CGIF3_Pos
è

	)

3003 
	#DMA_IFCR_CGIF3
 
DMA_IFCR_CGIF3_Msk


	)

3004 
	#DMA_IFCR_CTCIF3_Pos
 (9U)

	)

3005 
	#DMA_IFCR_CTCIF3_Msk
 (0x1UL << 
DMA_IFCR_CTCIF3_Pos
è

	)

3006 
	#DMA_IFCR_CTCIF3
 
DMA_IFCR_CTCIF3_Msk


	)

3007 
	#DMA_IFCR_CHTIF3_Pos
 (10U)

	)

3008 
	#DMA_IFCR_CHTIF3_Msk
 (0x1UL << 
DMA_IFCR_CHTIF3_Pos
è

	)

3009 
	#DMA_IFCR_CHTIF3
 
DMA_IFCR_CHTIF3_Msk


	)

3010 
	#DMA_IFCR_CTEIF3_Pos
 (11U)

	)

3011 
	#DMA_IFCR_CTEIF3_Msk
 (0x1UL << 
DMA_IFCR_CTEIF3_Pos
è

	)

3012 
	#DMA_IFCR_CTEIF3
 
DMA_IFCR_CTEIF3_Msk


	)

3013 
	#DMA_IFCR_CGIF4_Pos
 (12U)

	)

3014 
	#DMA_IFCR_CGIF4_Msk
 (0x1UL << 
DMA_IFCR_CGIF4_Pos
è

	)

3015 
	#DMA_IFCR_CGIF4
 
DMA_IFCR_CGIF4_Msk


	)

3016 
	#DMA_IFCR_CTCIF4_Pos
 (13U)

	)

3017 
	#DMA_IFCR_CTCIF4_Msk
 (0x1UL << 
DMA_IFCR_CTCIF4_Pos
è

	)

3018 
	#DMA_IFCR_CTCIF4
 
DMA_IFCR_CTCIF4_Msk


	)

3019 
	#DMA_IFCR_CHTIF4_Pos
 (14U)

	)

3020 
	#DMA_IFCR_CHTIF4_Msk
 (0x1UL << 
DMA_IFCR_CHTIF4_Pos
è

	)

3021 
	#DMA_IFCR_CHTIF4
 
DMA_IFCR_CHTIF4_Msk


	)

3022 
	#DMA_IFCR_CTEIF4_Pos
 (15U)

	)

3023 
	#DMA_IFCR_CTEIF4_Msk
 (0x1UL << 
DMA_IFCR_CTEIF4_Pos
è

	)

3024 
	#DMA_IFCR_CTEIF4
 
DMA_IFCR_CTEIF4_Msk


	)

3025 
	#DMA_IFCR_CGIF5_Pos
 (16U)

	)

3026 
	#DMA_IFCR_CGIF5_Msk
 (0x1UL << 
DMA_IFCR_CGIF5_Pos
è

	)

3027 
	#DMA_IFCR_CGIF5
 
DMA_IFCR_CGIF5_Msk


	)

3028 
	#DMA_IFCR_CTCIF5_Pos
 (17U)

	)

3029 
	#DMA_IFCR_CTCIF5_Msk
 (0x1UL << 
DMA_IFCR_CTCIF5_Pos
è

	)

3030 
	#DMA_IFCR_CTCIF5
 
DMA_IFCR_CTCIF5_Msk


	)

3031 
	#DMA_IFCR_CHTIF5_Pos
 (18U)

	)

3032 
	#DMA_IFCR_CHTIF5_Msk
 (0x1UL << 
DMA_IFCR_CHTIF5_Pos
è

	)

3033 
	#DMA_IFCR_CHTIF5
 
DMA_IFCR_CHTIF5_Msk


	)

3034 
	#DMA_IFCR_CTEIF5_Pos
 (19U)

	)

3035 
	#DMA_IFCR_CTEIF5_Msk
 (0x1UL << 
DMA_IFCR_CTEIF5_Pos
è

	)

3036 
	#DMA_IFCR_CTEIF5
 
DMA_IFCR_CTEIF5_Msk


	)

3037 
	#DMA_IFCR_CGIF6_Pos
 (20U)

	)

3038 
	#DMA_IFCR_CGIF6_Msk
 (0x1UL << 
DMA_IFCR_CGIF6_Pos
è

	)

3039 
	#DMA_IFCR_CGIF6
 
DMA_IFCR_CGIF6_Msk


	)

3040 
	#DMA_IFCR_CTCIF6_Pos
 (21U)

	)

3041 
	#DMA_IFCR_CTCIF6_Msk
 (0x1UL << 
DMA_IFCR_CTCIF6_Pos
è

	)

3042 
	#DMA_IFCR_CTCIF6
 
DMA_IFCR_CTCIF6_Msk


	)

3043 
	#DMA_IFCR_CHTIF6_Pos
 (22U)

	)

3044 
	#DMA_IFCR_CHTIF6_Msk
 (0x1UL << 
DMA_IFCR_CHTIF6_Pos
è

	)

3045 
	#DMA_IFCR_CHTIF6
 
DMA_IFCR_CHTIF6_Msk


	)

3046 
	#DMA_IFCR_CTEIF6_Pos
 (23U)

	)

3047 
	#DMA_IFCR_CTEIF6_Msk
 (0x1UL << 
DMA_IFCR_CTEIF6_Pos
è

	)

3048 
	#DMA_IFCR_CTEIF6
 
DMA_IFCR_CTEIF6_Msk


	)

3051 
	#DMA_CCR_EN_Pos
 (0U)

	)

3052 
	#DMA_CCR_EN_Msk
 (0x1UL << 
DMA_CCR_EN_Pos
è

	)

3053 
	#DMA_CCR_EN
 
DMA_CCR_EN_Msk


	)

3054 
	#DMA_CCR_TCIE_Pos
 (1U)

	)

3055 
	#DMA_CCR_TCIE_Msk
 (0x1UL << 
DMA_CCR_TCIE_Pos
è

	)

3056 
	#DMA_CCR_TCIE
 
DMA_CCR_TCIE_Msk


	)

3057 
	#DMA_CCR_HTIE_Pos
 (2U)

	)

3058 
	#DMA_CCR_HTIE_Msk
 (0x1UL << 
DMA_CCR_HTIE_Pos
è

	)

3059 
	#DMA_CCR_HTIE
 
DMA_CCR_HTIE_Msk


	)

3060 
	#DMA_CCR_TEIE_Pos
 (3U)

	)

3061 
	#DMA_CCR_TEIE_Msk
 (0x1UL << 
DMA_CCR_TEIE_Pos
è

	)

3062 
	#DMA_CCR_TEIE
 
DMA_CCR_TEIE_Msk


	)

3063 
	#DMA_CCR_DIR_Pos
 (4U)

	)

3064 
	#DMA_CCR_DIR_Msk
 (0x1UL << 
DMA_CCR_DIR_Pos
è

	)

3065 
	#DMA_CCR_DIR
 
DMA_CCR_DIR_Msk


	)

3066 
	#DMA_CCR_CIRC_Pos
 (5U)

	)

3067 
	#DMA_CCR_CIRC_Msk
 (0x1UL << 
DMA_CCR_CIRC_Pos
è

	)

3068 
	#DMA_CCR_CIRC
 
DMA_CCR_CIRC_Msk


	)

3069 
	#DMA_CCR_PINC_Pos
 (6U)

	)

3070 
	#DMA_CCR_PINC_Msk
 (0x1UL << 
DMA_CCR_PINC_Pos
è

	)

3071 
	#DMA_CCR_PINC
 
DMA_CCR_PINC_Msk


	)

3072 
	#DMA_CCR_MINC_Pos
 (7U)

	)

3073 
	#DMA_CCR_MINC_Msk
 (0x1UL << 
DMA_CCR_MINC_Pos
è

	)

3074 
	#DMA_CCR_MINC
 
DMA_CCR_MINC_Msk


	)

3076 
	#DMA_CCR_PSIZE_Pos
 (8U)

	)

3077 
	#DMA_CCR_PSIZE_Msk
 (0x3UL << 
DMA_CCR_PSIZE_Pos
è

	)

3078 
	#DMA_CCR_PSIZE
 
DMA_CCR_PSIZE_Msk


	)

3079 
	#DMA_CCR_PSIZE_0
 (0x1UL << 
DMA_CCR_PSIZE_Pos
è

	)

3080 
	#DMA_CCR_PSIZE_1
 (0x2UL << 
DMA_CCR_PSIZE_Pos
è

	)

3082 
	#DMA_CCR_MSIZE_Pos
 (10U)

	)

3083 
	#DMA_CCR_MSIZE_Msk
 (0x3UL << 
DMA_CCR_MSIZE_Pos
è

	)

3084 
	#DMA_CCR_MSIZE
 
DMA_CCR_MSIZE_Msk


	)

3085 
	#DMA_CCR_MSIZE_0
 (0x1UL << 
DMA_CCR_MSIZE_Pos
è

	)

3086 
	#DMA_CCR_MSIZE_1
 (0x2UL << 
DMA_CCR_MSIZE_Pos
è

	)

3088 
	#DMA_CCR_PL_Pos
 (12U)

	)

3089 
	#DMA_CCR_PL_Msk
 (0x3UL << 
DMA_CCR_PL_Pos
è

	)

3090 
	#DMA_CCR_PL
 
DMA_CCR_PL_Msk


	)

3091 
	#DMA_CCR_PL_0
 (0x1UL << 
DMA_CCR_PL_Pos
è

	)

3092 
	#DMA_CCR_PL_1
 (0x2UL << 
DMA_CCR_PL_Pos
è

	)

3094 
	#DMA_CCR_MEM2MEM_Pos
 (14U)

	)

3095 
	#DMA_CCR_MEM2MEM_Msk
 (0x1UL << 
DMA_CCR_MEM2MEM_Pos
è

	)

3096 
	#DMA_CCR_MEM2MEM
 
DMA_CCR_MEM2MEM_Msk


	)

3099 
	#DMA_CNDTR_NDT_Pos
 (0U)

	)

3100 
	#DMA_CNDTR_NDT_Msk
 (0xFFFFUL << 
DMA_CNDTR_NDT_Pos
è

	)

3101 
	#DMA_CNDTR_NDT
 
DMA_CNDTR_NDT_Msk


	)

3104 
	#DMA_CPAR_PA_Pos
 (0U)

	)

3105 
	#DMA_CPAR_PA_Msk
 (0xFFFFFFFFUL << 
DMA_CPAR_PA_Pos
è

	)

3106 
	#DMA_CPAR_PA
 
DMA_CPAR_PA_Msk


	)

3109 
	#DMA_CMAR_MA_Pos
 (0U)

	)

3110 
	#DMA_CMAR_MA_Msk
 (0xFFFFFFFFUL << 
DMA_CMAR_MA_Pos
è

	)

3111 
	#DMA_CMAR_MA
 
DMA_CMAR_MA_Msk


	)

3120 
	#DMAMUX_CxCR_DMAREQ_ID_Pos
 (0U)

	)

3121 
	#DMAMUX_CxCR_DMAREQ_ID_Msk
 (0xFFUL << 
DMAMUX_CxCR_DMAREQ_ID_Pos
)

	)

3122 
	#DMAMUX_CxCR_DMAREQ_ID
 
DMAMUX_CxCR_DMAREQ_ID_Msk


	)

3123 
	#DMAMUX_CxCR_DMAREQ_ID_0
 (0x01UL << 
DMAMUX_CxCR_DMAREQ_ID_Pos
)

	)

3124 
	#DMAMUX_CxCR_DMAREQ_ID_1
 (0x02UL << 
DMAMUX_CxCR_DMAREQ_ID_Pos
)

	)

3125 
	#DMAMUX_CxCR_DMAREQ_ID_2
 (0x04UL << 
DMAMUX_CxCR_DMAREQ_ID_Pos
)

	)

3126 
	#DMAMUX_CxCR_DMAREQ_ID_3
 (0x08UL << 
DMAMUX_CxCR_DMAREQ_ID_Pos
)

	)

3127 
	#DMAMUX_CxCR_DMAREQ_ID_4
 (0x10UL << 
DMAMUX_CxCR_DMAREQ_ID_Pos
)

	)

3128 
	#DMAMUX_CxCR_DMAREQ_ID_5
 (0x20UL << 
DMAMUX_CxCR_DMAREQ_ID_Pos
)

	)

3129 
	#DMAMUX_CxCR_DMAREQ_ID_6
 (0x40UL << 
DMAMUX_CxCR_DMAREQ_ID_Pos
)

	)

3130 
	#DMAMUX_CxCR_DMAREQ_ID_7
 (0x80UL << 
DMAMUX_CxCR_DMAREQ_ID_Pos
)

	)

3132 
	#DMAMUX_CxCR_SOIE_Pos
 (8U)

	)

3133 
	#DMAMUX_CxCR_SOIE_Msk
 (0x1UL << 
DMAMUX_CxCR_SOIE_Pos
)

	)

3134 
	#DMAMUX_CxCR_SOIE
 
DMAMUX_CxCR_SOIE_Msk


	)

3136 
	#DMAMUX_CxCR_EGE_Pos
 (9U)

	)

3137 
	#DMAMUX_CxCR_EGE_Msk
 (0x1UL << 
DMAMUX_CxCR_EGE_Pos
)

	)

3138 
	#DMAMUX_CxCR_EGE
 
DMAMUX_CxCR_EGE_Msk


	)

3140 
	#DMAMUX_CxCR_SE_Pos
 (16U)

	)

3141 
	#DMAMUX_CxCR_SE_Msk
 (0x1UL << 
DMAMUX_CxCR_SE_Pos
)

	)

3142 
	#DMAMUX_CxCR_SE
 
DMAMUX_CxCR_SE_Msk


	)

3144 
	#DMAMUX_CxCR_SPOL_Pos
 (17U)

	)

3145 
	#DMAMUX_CxCR_SPOL_Msk
 (0x3UL << 
DMAMUX_CxCR_SPOL_Pos
)

	)

3146 
	#DMAMUX_CxCR_SPOL
 
DMAMUX_CxCR_SPOL_Msk


	)

3147 
	#DMAMUX_CxCR_SPOL_0
 (0x1UL << 
DMAMUX_CxCR_SPOL_Pos
)

	)

3148 
	#DMAMUX_CxCR_SPOL_1
 (0x2UL << 
DMAMUX_CxCR_SPOL_Pos
)

	)

3150 
	#DMAMUX_CxCR_NBREQ_Pos
 (19U)

	)

3151 
	#DMAMUX_CxCR_NBREQ_Msk
 (0x1FUL << 
DMAMUX_CxCR_NBREQ_Pos
)

	)

3152 
	#DMAMUX_CxCR_NBREQ
 
DMAMUX_CxCR_NBREQ_Msk


	)

3153 
	#DMAMUX_CxCR_NBREQ_0
 (0x01UL << 
DMAMUX_CxCR_NBREQ_Pos
)

	)

3154 
	#DMAMUX_CxCR_NBREQ_1
 (0x02UL << 
DMAMUX_CxCR_NBREQ_Pos
)

	)

3155 
	#DMAMUX_CxCR_NBREQ_2
 (0x04UL << 
DMAMUX_CxCR_NBREQ_Pos
)

	)

3156 
	#DMAMUX_CxCR_NBREQ_3
 (0x08UL << 
DMAMUX_CxCR_NBREQ_Pos
)

	)

3157 
	#DMAMUX_CxCR_NBREQ_4
 (0x10UL << 
DMAMUX_CxCR_NBREQ_Pos
)

	)

3159 
	#DMAMUX_CxCR_SYNC_ID_Pos
 (24U)

	)

3160 
	#DMAMUX_CxCR_SYNC_ID_Msk
 (0x1FUL << 
DMAMUX_CxCR_SYNC_ID_Pos
)

	)

3161 
	#DMAMUX_CxCR_SYNC_ID
 
DMAMUX_CxCR_SYNC_ID_Msk


	)

3162 
	#DMAMUX_CxCR_SYNC_ID_0
 (0x01UL << 
DMAMUX_CxCR_SYNC_ID_Pos
)

	)

3163 
	#DMAMUX_CxCR_SYNC_ID_1
 (0x02UL << 
DMAMUX_CxCR_SYNC_ID_Pos
)

	)

3164 
	#DMAMUX_CxCR_SYNC_ID_2
 (0x04UL << 
DMAMUX_CxCR_SYNC_ID_Pos
)

	)

3165 
	#DMAMUX_CxCR_SYNC_ID_3
 (0x08UL << 
DMAMUX_CxCR_SYNC_ID_Pos
)

	)

3166 
	#DMAMUX_CxCR_SYNC_ID_4
 (0x10UL << 
DMAMUX_CxCR_SYNC_ID_Pos
)

	)

3169 
	#DMAMUX_CSR_SOF0_Pos
 (0U)

	)

3170 
	#DMAMUX_CSR_SOF0_Msk
 (0x1UL << 
DMAMUX_CSR_SOF0_Pos
)

	)

3171 
	#DMAMUX_CSR_SOF0
 
DMAMUX_CSR_SOF0_Msk


	)

3172 
	#DMAMUX_CSR_SOF1_Pos
 (1U)

	)

3173 
	#DMAMUX_CSR_SOF1_Msk
 (0x1UL << 
DMAMUX_CSR_SOF1_Pos
)

	)

3174 
	#DMAMUX_CSR_SOF1
 
DMAMUX_CSR_SOF1_Msk


	)

3175 
	#DMAMUX_CSR_SOF2_Pos
 (2U)

	)

3176 
	#DMAMUX_CSR_SOF2_Msk
 (0x1UL << 
DMAMUX_CSR_SOF2_Pos
)

	)

3177 
	#DMAMUX_CSR_SOF2
 
DMAMUX_CSR_SOF2_Msk


	)

3178 
	#DMAMUX_CSR_SOF3_Pos
 (3U)

	)

3179 
	#DMAMUX_CSR_SOF3_Msk
 (0x1UL << 
DMAMUX_CSR_SOF3_Pos
)

	)

3180 
	#DMAMUX_CSR_SOF3
 
DMAMUX_CSR_SOF3_Msk


	)

3181 
	#DMAMUX_CSR_SOF4_Pos
 (4U)

	)

3182 
	#DMAMUX_CSR_SOF4_Msk
 (0x1UL << 
DMAMUX_CSR_SOF4_Pos
)

	)

3183 
	#DMAMUX_CSR_SOF4
 
DMAMUX_CSR_SOF4_Msk


	)

3184 
	#DMAMUX_CSR_SOF5_Pos
 (5U)

	)

3185 
	#DMAMUX_CSR_SOF5_Msk
 (0x1UL << 
DMAMUX_CSR_SOF5_Pos
)

	)

3186 
	#DMAMUX_CSR_SOF5
 
DMAMUX_CSR_SOF5_Msk


	)

3187 
	#DMAMUX_CSR_SOF6_Pos
 (6U)

	)

3188 
	#DMAMUX_CSR_SOF6_Msk
 (0x1UL << 
DMAMUX_CSR_SOF6_Pos
)

	)

3189 
	#DMAMUX_CSR_SOF6
 
DMAMUX_CSR_SOF6_Msk


	)

3190 
	#DMAMUX_CSR_SOF7_Pos
 (7U)

	)

3191 
	#DMAMUX_CSR_SOF7_Msk
 (0x1UL << 
DMAMUX_CSR_SOF7_Pos
)

	)

3192 
	#DMAMUX_CSR_SOF7
 
DMAMUX_CSR_SOF7_Msk


	)

3193 
	#DMAMUX_CSR_SOF8_Pos
 (8U)

	)

3194 
	#DMAMUX_CSR_SOF8_Msk
 (0x1UL << 
DMAMUX_CSR_SOF8_Pos
)

	)

3195 
	#DMAMUX_CSR_SOF8
 
DMAMUX_CSR_SOF8_Msk


	)

3196 
	#DMAMUX_CSR_SOF9_Pos
 (9U)

	)

3197 
	#DMAMUX_CSR_SOF9_Msk
 (0x1UL << 
DMAMUX_CSR_SOF9_Pos
)

	)

3198 
	#DMAMUX_CSR_SOF9
 
DMAMUX_CSR_SOF9_Msk


	)

3199 
	#DMAMUX_CSR_SOF10_Pos
 (10U)

	)

3200 
	#DMAMUX_CSR_SOF10_Msk
 (0x1UL << 
DMAMUX_CSR_SOF10_Pos
)

	)

3201 
	#DMAMUX_CSR_SOF10
 
DMAMUX_CSR_SOF10_Msk


	)

3202 
	#DMAMUX_CSR_SOF11_Pos
 (11U)

	)

3203 
	#DMAMUX_CSR_SOF11_Msk
 (0x1UL << 
DMAMUX_CSR_SOF11_Pos
)

	)

3204 
	#DMAMUX_CSR_SOF11
 
DMAMUX_CSR_SOF11_Msk


	)

3207 
	#DMAMUX_CFR_CSOF0_Pos
 (0U)

	)

3208 
	#DMAMUX_CFR_CSOF0_Msk
 (0x1UL << 
DMAMUX_CFR_CSOF0_Pos
)

	)

3209 
	#DMAMUX_CFR_CSOF0
 
DMAMUX_CFR_CSOF0_Msk


	)

3210 
	#DMAMUX_CFR_CSOF1_Pos
 (1U)

	)

3211 
	#DMAMUX_CFR_CSOF1_Msk
 (0x1UL << 
DMAMUX_CFR_CSOF1_Pos
)

	)

3212 
	#DMAMUX_CFR_CSOF1
 
DMAMUX_CFR_CSOF1_Msk


	)

3213 
	#DMAMUX_CFR_CSOF2_Pos
 (2U)

	)

3214 
	#DMAMUX_CFR_CSOF2_Msk
 (0x1UL << 
DMAMUX_CFR_CSOF2_Pos
)

	)

3215 
	#DMAMUX_CFR_CSOF2
 
DMAMUX_CFR_CSOF2_Msk


	)

3216 
	#DMAMUX_CFR_CSOF3_Pos
 (3U)

	)

3217 
	#DMAMUX_CFR_CSOF3_Msk
 (0x1UL << 
DMAMUX_CFR_CSOF3_Pos
)

	)

3218 
	#DMAMUX_CFR_CSOF3
 
DMAMUX_CFR_CSOF3_Msk


	)

3219 
	#DMAMUX_CFR_CSOF4_Pos
 (4U)

	)

3220 
	#DMAMUX_CFR_CSOF4_Msk
 (0x1UL << 
DMAMUX_CFR_CSOF4_Pos
)

	)

3221 
	#DMAMUX_CFR_CSOF4
 
DMAMUX_CFR_CSOF4_Msk


	)

3222 
	#DMAMUX_CFR_CSOF5_Pos
 (5U)

	)

3223 
	#DMAMUX_CFR_CSOF5_Msk
 (0x1UL << 
DMAMUX_CFR_CSOF5_Pos
)

	)

3224 
	#DMAMUX_CFR_CSOF5
 
DMAMUX_CFR_CSOF5_Msk


	)

3225 
	#DMAMUX_CFR_CSOF6_Pos
 (6U)

	)

3226 
	#DMAMUX_CFR_CSOF6_Msk
 (0x1UL << 
DMAMUX_CFR_CSOF6_Pos
)

	)

3227 
	#DMAMUX_CFR_CSOF6
 
DMAMUX_CFR_CSOF6_Msk


	)

3228 
	#DMAMUX_CFR_CSOF7_Pos
 (7U)

	)

3229 
	#DMAMUX_CFR_CSOF7_Msk
 (0x1UL << 
DMAMUX_CFR_CSOF7_Pos
)

	)

3230 
	#DMAMUX_CFR_CSOF7
 
DMAMUX_CFR_CSOF7_Msk


	)

3231 
	#DMAMUX_CFR_CSOF8_Pos
 (8U)

	)

3232 
	#DMAMUX_CFR_CSOF8_Msk
 (0x1UL << 
DMAMUX_CFR_CSOF8_Pos
)

	)

3233 
	#DMAMUX_CFR_CSOF8
 
DMAMUX_CFR_CSOF8_Msk


	)

3234 
	#DMAMUX_CFR_CSOF9_Pos
 (9U)

	)

3235 
	#DMAMUX_CFR_CSOF9_Msk
 (0x1UL << 
DMAMUX_CFR_CSOF9_Pos
)

	)

3236 
	#DMAMUX_CFR_CSOF9
 
DMAMUX_CFR_CSOF9_Msk


	)

3237 
	#DMAMUX_CFR_CSOF10_Pos
 (10U)

	)

3238 
	#DMAMUX_CFR_CSOF10_Msk
 (0x1UL << 
DMAMUX_CFR_CSOF10_Pos
)

	)

3239 
	#DMAMUX_CFR_CSOF10
 
DMAMUX_CFR_CSOF10_Msk


	)

3240 
	#DMAMUX_CFR_CSOF11_Pos
 (11U)

	)

3241 
	#DMAMUX_CFR_CSOF11_Msk
 (0x1UL << 
DMAMUX_CFR_CSOF11_Pos
)

	)

3242 
	#DMAMUX_CFR_CSOF11
 
DMAMUX_CFR_CSOF11_Msk


	)

3245 
	#DMAMUX_RGxCR_SIG_ID_Pos
 (0U)

	)

3246 
	#DMAMUX_RGxCR_SIG_ID_Msk
 (0x1FUL << 
DMAMUX_RGxCR_SIG_ID_Pos
)

	)

3247 
	#DMAMUX_RGxCR_SIG_ID
 
DMAMUX_RGxCR_SIG_ID_Msk


	)

3248 
	#DMAMUX_RGxCR_SIG_ID_0
 (0x01UL << 
DMAMUX_RGxCR_SIG_ID_Pos
)

	)

3249 
	#DMAMUX_RGxCR_SIG_ID_1
 (0x02UL << 
DMAMUX_RGxCR_SIG_ID_Pos
)

	)

3250 
	#DMAMUX_RGxCR_SIG_ID_2
 (0x04UL << 
DMAMUX_RGxCR_SIG_ID_Pos
)

	)

3251 
	#DMAMUX_RGxCR_SIG_ID_3
 (0x08UL << 
DMAMUX_RGxCR_SIG_ID_Pos
)

	)

3252 
	#DMAMUX_RGxCR_SIG_ID_4
 (0x10UL << 
DMAMUX_RGxCR_SIG_ID_Pos
)

	)

3254 
	#DMAMUX_RGxCR_OIE_Pos
 (8U)

	)

3255 
	#DMAMUX_RGxCR_OIE_Msk
 (0x1UL << 
DMAMUX_RGxCR_OIE_Pos
)

	)

3256 
	#DMAMUX_RGxCR_OIE
 
DMAMUX_RGxCR_OIE_Msk


	)

3258 
	#DMAMUX_RGxCR_GE_Pos
 (16U)

	)

3259 
	#DMAMUX_RGxCR_GE_Msk
 (0x1UL << 
DMAMUX_RGxCR_GE_Pos
)

	)

3260 
	#DMAMUX_RGxCR_GE
 
DMAMUX_RGxCR_GE_Msk


	)

3262 
	#DMAMUX_RGxCR_GPOL_Pos
 (17U)

	)

3263 
	#DMAMUX_RGxCR_GPOL_Msk
 (0x3UL << 
DMAMUX_RGxCR_GPOL_Pos
)

	)

3264 
	#DMAMUX_RGxCR_GPOL
 
DMAMUX_RGxCR_GPOL_Msk


	)

3265 
	#DMAMUX_RGxCR_GPOL_0
 (0x1UL << 
DMAMUX_RGxCR_GPOL_Pos
)

	)

3266 
	#DMAMUX_RGxCR_GPOL_1
 (0x2UL << 
DMAMUX_RGxCR_GPOL_Pos
)

	)

3268 
	#DMAMUX_RGxCR_GNBREQ_Pos
 (19U)

	)

3269 
	#DMAMUX_RGxCR_GNBREQ_Msk
 (0x1FUL << 
DMAMUX_RGxCR_GNBREQ_Pos
)

	)

3270 
	#DMAMUX_RGxCR_GNBREQ
 
DMAMUX_RGxCR_GNBREQ_Msk


	)

3271 
	#DMAMUX_RGxCR_GNBREQ_0
 (0x01UL << 
DMAMUX_RGxCR_GNBREQ_Pos
)

	)

3272 
	#DMAMUX_RGxCR_GNBREQ_1
 (0x02UL << 
DMAMUX_RGxCR_GNBREQ_Pos
)

	)

3273 
	#DMAMUX_RGxCR_GNBREQ_2
 (0x04UL << 
DMAMUX_RGxCR_GNBREQ_Pos
)

	)

3274 
	#DMAMUX_RGxCR_GNBREQ_3
 (0x08UL << 
DMAMUX_RGxCR_GNBREQ_Pos
)

	)

3275 
	#DMAMUX_RGxCR_GNBREQ_4
 (0x10UL << 
DMAMUX_RGxCR_GNBREQ_Pos
)

	)

3278 
	#DMAMUX_RGSR_OF0_Pos
 (0U)

	)

3279 
	#DMAMUX_RGSR_OF0_Msk
 (0x1UL << 
DMAMUX_RGSR_OF0_Pos
)

	)

3280 
	#DMAMUX_RGSR_OF0
 
DMAMUX_RGSR_OF0_Msk


	)

3281 
	#DMAMUX_RGSR_OF1_Pos
 (1U)

	)

3282 
	#DMAMUX_RGSR_OF1_Msk
 (0x1UL << 
DMAMUX_RGSR_OF1_Pos
)

	)

3283 
	#DMAMUX_RGSR_OF1
 
DMAMUX_RGSR_OF1_Msk


	)

3284 
	#DMAMUX_RGSR_OF2_Pos
 (2U)

	)

3285 
	#DMAMUX_RGSR_OF2_Msk
 (0x1UL << 
DMAMUX_RGSR_OF2_Pos
)

	)

3286 
	#DMAMUX_RGSR_OF2
 
DMAMUX_RGSR_OF2_Msk


	)

3287 
	#DMAMUX_RGSR_OF3_Pos
 (3U)

	)

3288 
	#DMAMUX_RGSR_OF3_Msk
 (0x1UL << 
DMAMUX_RGSR_OF3_Pos
)

	)

3289 
	#DMAMUX_RGSR_OF3
 
DMAMUX_RGSR_OF3_Msk


	)

3292 
	#DMAMUX_RGCFR_COF0_Pos
 (0U)

	)

3293 
	#DMAMUX_RGCFR_COF0_Msk
 (0x1UL << 
DMAMUX_RGCFR_COF0_Pos
)

	)

3294 
	#DMAMUX_RGCFR_COF0
 
DMAMUX_RGCFR_COF0_Msk


	)

3295 
	#DMAMUX_RGCFR_COF1_Pos
 (1U)

	)

3296 
	#DMAMUX_RGCFR_COF1_Msk
 (0x1UL << 
DMAMUX_RGCFR_COF1_Pos
)

	)

3297 
	#DMAMUX_RGCFR_COF1
 
DMAMUX_RGCFR_COF1_Msk


	)

3298 
	#DMAMUX_RGCFR_COF2_Pos
 (2U)

	)

3299 
	#DMAMUX_RGCFR_COF2_Msk
 (0x1UL << 
DMAMUX_RGCFR_COF2_Pos
)

	)

3300 
	#DMAMUX_RGCFR_COF2
 
DMAMUX_RGCFR_COF2_Msk


	)

3301 
	#DMAMUX_RGCFR_COF3_Pos
 (3U)

	)

3302 
	#DMAMUX_RGCFR_COF3_Msk
 (0x1UL << 
DMAMUX_RGCFR_COF3_Pos
)

	)

3303 
	#DMAMUX_RGCFR_COF3
 
DMAMUX_RGCFR_COF3_Msk


	)

3306 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Pos
 (0U)

	)

3307 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Pos
)

	)

3308 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0
 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Msk


	)

3309 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Pos
 (1U)

	)

3310 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Pos
)

	)

3311 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1
 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Msk


	)

3312 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Pos
 (2U)

	)

3313 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Pos
)

	)

3314 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2
 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Msk


	)

3315 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Pos
 (3U)

	)

3316 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Pos
)

	)

3317 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3
 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Msk


	)

3318 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Pos
 (4U)

	)

3319 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Pos
)

	)

3320 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4
 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Msk


	)

3321 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Pos
 (5U)

	)

3322 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Pos
)

	)

3323 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5
 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Msk


	)

3324 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Pos
 (6U)

	)

3325 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Pos
)

	)

3326 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6
 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Msk


	)

3327 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Pos
 (7U)

	)

3328 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Pos
)

	)

3329 
	#DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7
 
DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Msk


	)

3332 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Pos
 (0U)

	)

3333 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Pos
)

	)

3334 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0
 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Msk


	)

3335 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Pos
 (1U)

	)

3336 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Pos
)

	)

3337 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1
 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Msk


	)

3338 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Pos
 (2U)

	)

3339 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Pos
)

	)

3340 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2
 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Msk


	)

3341 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Pos
 (3U)

	)

3342 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Pos
)

	)

3343 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3
 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Msk


	)

3344 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Pos
 (4U)

	)

3345 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Pos
)

	)

3346 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4
 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Msk


	)

3347 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Pos
 (5U)

	)

3348 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Pos
)

	)

3349 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5
 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Msk


	)

3350 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Pos
 (6U)

	)

3351 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Pos
)

	)

3352 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6
 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Msk


	)

3353 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Pos
 (7U)

	)

3354 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Pos
)

	)

3355 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7
 
DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Msk


	)

3356 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Pos
 (8U)

	)

3357 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Pos
)

	)

3358 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0
 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Msk


	)

3359 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Pos
 (9U)

	)

3360 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Pos
)

	)

3361 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1
 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Msk


	)

3362 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Pos
 (10U)

	)

3363 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Pos
)

	)

3364 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2
 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Msk


	)

3365 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Pos
 (11U)

	)

3366 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Pos
)

	)

3367 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3
 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Msk


	)

3368 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Pos
 (12U)

	)

3369 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Pos
)

	)

3370 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4
 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Msk


	)

3371 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Pos
 (13U)

	)

3372 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Pos
)

	)

3373 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5
 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Msk


	)

3374 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Pos
 (14U)

	)

3375 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Pos
)

	)

3376 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6
 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Msk


	)

3377 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Pos
 (15U)

	)

3378 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Pos
)

	)

3379 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7
 
DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Msk


	)

3380 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Pos
 (16U)

	)

3381 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Pos
)

	)

3382 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0
 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Msk


	)

3383 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Pos
 (17U)

	)

3384 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Pos
)

	)

3385 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1
 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Msk


	)

3386 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Pos
 (18U)

	)

3387 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Pos
)

	)

3388 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2
 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Msk


	)

3389 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Pos
 (19U)

	)

3390 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Pos
)

	)

3391 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3
 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Msk


	)

3392 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Pos
 (20U)

	)

3393 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Pos
)

	)

3394 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4
 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Msk


	)

3395 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos
 (21U)

	)

3396 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos
)

	)

3397 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5
 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk


	)

3398 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Pos
 (22U)

	)

3399 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Pos
)

	)

3400 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6
 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Msk


	)

3401 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Pos
 (23U)

	)

3402 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Pos
)

	)

3403 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7
 
DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Msk


	)

3404 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Pos
 (24U)

	)

3405 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Pos
)

	)

3406 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0
 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Msk


	)

3407 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Pos
 (25U)

	)

3408 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Pos
)

	)

3409 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1
 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Msk


	)

3410 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Pos
 (26U)

	)

3411 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Pos
)

	)

3412 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2
 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Msk


	)

3413 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Pos
 (27U)

	)

3414 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Pos
)

	)

3415 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3
 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Msk


	)

3416 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Pos
 (28U)

	)

3417 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Pos
)

	)

3418 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4
 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Msk


	)

3419 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Pos
 (29U)

	)

3420 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Pos
)

	)

3421 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5
 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Msk


	)

3422 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Pos
 (30U)

	)

3423 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Pos
)

	)

3424 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6
 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Msk


	)

3425 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Pos
 (31U)

	)

3426 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Msk
 (0x1UL << 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Pos
)

	)

3427 
	#DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7
 
DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Msk


	)

3436 
	#EXTI_IMR1_IM0_Pos
 (0U)

	)

3437 
	#EXTI_IMR1_IM0_Msk
 (0x1UL << 
EXTI_IMR1_IM0_Pos
è

	)

3438 
	#EXTI_IMR1_IM0
 
EXTI_IMR1_IM0_Msk


	)

3439 
	#EXTI_IMR1_IM1_Pos
 (1U)

	)

3440 
	#EXTI_IMR1_IM1_Msk
 (0x1UL << 
EXTI_IMR1_IM1_Pos
è

	)

3441 
	#EXTI_IMR1_IM1
 
EXTI_IMR1_IM1_Msk


	)

3442 
	#EXTI_IMR1_IM2_Pos
 (2U)

	)

3443 
	#EXTI_IMR1_IM2_Msk
 (0x1UL << 
EXTI_IMR1_IM2_Pos
è

	)

3444 
	#EXTI_IMR1_IM2
 
EXTI_IMR1_IM2_Msk


	)

3445 
	#EXTI_IMR1_IM3_Pos
 (3U)

	)

3446 
	#EXTI_IMR1_IM3_Msk
 (0x1UL << 
EXTI_IMR1_IM3_Pos
è

	)

3447 
	#EXTI_IMR1_IM3
 
EXTI_IMR1_IM3_Msk


	)

3448 
	#EXTI_IMR1_IM4_Pos
 (4U)

	)

3449 
	#EXTI_IMR1_IM4_Msk
 (0x1UL << 
EXTI_IMR1_IM4_Pos
è

	)

3450 
	#EXTI_IMR1_IM4
 
EXTI_IMR1_IM4_Msk


	)

3451 
	#EXTI_IMR1_IM5_Pos
 (5U)

	)

3452 
	#EXTI_IMR1_IM5_Msk
 (0x1UL << 
EXTI_IMR1_IM5_Pos
è

	)

3453 
	#EXTI_IMR1_IM5
 
EXTI_IMR1_IM5_Msk


	)

3454 
	#EXTI_IMR1_IM6_Pos
 (6U)

	)

3455 
	#EXTI_IMR1_IM6_Msk
 (0x1UL << 
EXTI_IMR1_IM6_Pos
è

	)

3456 
	#EXTI_IMR1_IM6
 
EXTI_IMR1_IM6_Msk


	)

3457 
	#EXTI_IMR1_IM7_Pos
 (7U)

	)

3458 
	#EXTI_IMR1_IM7_Msk
 (0x1UL << 
EXTI_IMR1_IM7_Pos
è

	)

3459 
	#EXTI_IMR1_IM7
 
EXTI_IMR1_IM7_Msk


	)

3460 
	#EXTI_IMR1_IM8_Pos
 (8U)

	)

3461 
	#EXTI_IMR1_IM8_Msk
 (0x1UL << 
EXTI_IMR1_IM8_Pos
è

	)

3462 
	#EXTI_IMR1_IM8
 
EXTI_IMR1_IM8_Msk


	)

3463 
	#EXTI_IMR1_IM9_Pos
 (9U)

	)

3464 
	#EXTI_IMR1_IM9_Msk
 (0x1UL << 
EXTI_IMR1_IM9_Pos
è

	)

3465 
	#EXTI_IMR1_IM9
 
EXTI_IMR1_IM9_Msk


	)

3466 
	#EXTI_IMR1_IM10_Pos
 (10U)

	)

3467 
	#EXTI_IMR1_IM10_Msk
 (0x1UL << 
EXTI_IMR1_IM10_Pos
è

	)

3468 
	#EXTI_IMR1_IM10
 
EXTI_IMR1_IM10_Msk


	)

3469 
	#EXTI_IMR1_IM11_Pos
 (11U)

	)

3470 
	#EXTI_IMR1_IM11_Msk
 (0x1UL << 
EXTI_IMR1_IM11_Pos
è

	)

3471 
	#EXTI_IMR1_IM11
 
EXTI_IMR1_IM11_Msk


	)

3472 
	#EXTI_IMR1_IM12_Pos
 (12U)

	)

3473 
	#EXTI_IMR1_IM12_Msk
 (0x1UL << 
EXTI_IMR1_IM12_Pos
è

	)

3474 
	#EXTI_IMR1_IM12
 
EXTI_IMR1_IM12_Msk


	)

3475 
	#EXTI_IMR1_IM13_Pos
 (13U)

	)

3476 
	#EXTI_IMR1_IM13_Msk
 (0x1UL << 
EXTI_IMR1_IM13_Pos
è

	)

3477 
	#EXTI_IMR1_IM13
 
EXTI_IMR1_IM13_Msk


	)

3478 
	#EXTI_IMR1_IM14_Pos
 (14U)

	)

3479 
	#EXTI_IMR1_IM14_Msk
 (0x1UL << 
EXTI_IMR1_IM14_Pos
è

	)

3480 
	#EXTI_IMR1_IM14
 
EXTI_IMR1_IM14_Msk


	)

3481 
	#EXTI_IMR1_IM15_Pos
 (15U)

	)

3482 
	#EXTI_IMR1_IM15_Msk
 (0x1UL << 
EXTI_IMR1_IM15_Pos
è

	)

3483 
	#EXTI_IMR1_IM15
 
EXTI_IMR1_IM15_Msk


	)

3484 
	#EXTI_IMR1_IM16_Pos
 (16U)

	)

3485 
	#EXTI_IMR1_IM16_Msk
 (0x1UL << 
EXTI_IMR1_IM16_Pos
è

	)

3486 
	#EXTI_IMR1_IM16
 
EXTI_IMR1_IM16_Msk


	)

3487 
	#EXTI_IMR1_IM17_Pos
 (17U)

	)

3488 
	#EXTI_IMR1_IM17_Msk
 (0x1UL << 
EXTI_IMR1_IM17_Pos
è

	)

3489 
	#EXTI_IMR1_IM17
 
EXTI_IMR1_IM17_Msk


	)

3490 
	#EXTI_IMR1_IM18_Pos
 (18U)

	)

3491 
	#EXTI_IMR1_IM18_Msk
 (0x1UL << 
EXTI_IMR1_IM18_Pos
è

	)

3492 
	#EXTI_IMR1_IM18
 
EXTI_IMR1_IM18_Msk


	)

3493 
	#EXTI_IMR1_IM19_Pos
 (19U)

	)

3494 
	#EXTI_IMR1_IM19_Msk
 (0x1UL << 
EXTI_IMR1_IM19_Pos
è

	)

3495 
	#EXTI_IMR1_IM19
 
EXTI_IMR1_IM19_Msk


	)

3496 
	#EXTI_IMR1_IM20_Pos
 (20U)

	)

3497 
	#EXTI_IMR1_IM20_Msk
 (0x1UL << 
EXTI_IMR1_IM20_Pos
è

	)

3498 
	#EXTI_IMR1_IM20
 
EXTI_IMR1_IM20_Msk


	)

3499 
	#EXTI_IMR1_IM21_Pos
 (21U)

	)

3500 
	#EXTI_IMR1_IM21_Msk
 (0x1UL << 
EXTI_IMR1_IM21_Pos
è

	)

3501 
	#EXTI_IMR1_IM21
 
EXTI_IMR1_IM21_Msk


	)

3502 
	#EXTI_IMR1_IM22_Pos
 (22U)

	)

3503 
	#EXTI_IMR1_IM22_Msk
 (0x1UL << 
EXTI_IMR1_IM22_Pos
è

	)

3504 
	#EXTI_IMR1_IM22
 
EXTI_IMR1_IM22_Msk


	)

3505 
	#EXTI_IMR1_IM23_Pos
 (23U)

	)

3506 
	#EXTI_IMR1_IM23_Msk
 (0x1UL << 
EXTI_IMR1_IM23_Pos
è

	)

3507 
	#EXTI_IMR1_IM23
 
EXTI_IMR1_IM23_Msk


	)

3508 
	#EXTI_IMR1_IM24_Pos
 (24U)

	)

3509 
	#EXTI_IMR1_IM24_Msk
 (0x1UL << 
EXTI_IMR1_IM24_Pos
è

	)

3510 
	#EXTI_IMR1_IM24
 
EXTI_IMR1_IM24_Msk


	)

3511 
	#EXTI_IMR1_IM25_Pos
 (25U)

	)

3512 
	#EXTI_IMR1_IM25_Msk
 (0x1UL << 
EXTI_IMR1_IM25_Pos
è

	)

3513 
	#EXTI_IMR1_IM25
 
EXTI_IMR1_IM25_Msk


	)

3514 
	#EXTI_IMR1_IM26_Pos
 (26U)

	)

3515 
	#EXTI_IMR1_IM26_Msk
 (0x1UL << 
EXTI_IMR1_IM26_Pos
è

	)

3516 
	#EXTI_IMR1_IM26
 
EXTI_IMR1_IM26_Msk


	)

3517 
	#EXTI_IMR1_IM27_Pos
 (27U)

	)

3518 
	#EXTI_IMR1_IM27_Msk
 (0x1UL << 
EXTI_IMR1_IM27_Pos
è

	)

3519 
	#EXTI_IMR1_IM27
 
EXTI_IMR1_IM27_Msk


	)

3520 
	#EXTI_IMR1_IM28_Pos
 (28U)

	)

3521 
	#EXTI_IMR1_IM28_Msk
 (0x1UL << 
EXTI_IMR1_IM28_Pos
è

	)

3522 
	#EXTI_IMR1_IM28
 
EXTI_IMR1_IM28_Msk


	)

3523 
	#EXTI_IMR1_IM29_Pos
 (29U)

	)

3524 
	#EXTI_IMR1_IM29_Msk
 (0x1UL << 
EXTI_IMR1_IM29_Pos
è

	)

3525 
	#EXTI_IMR1_IM29
 
EXTI_IMR1_IM29_Msk


	)

3526 
	#EXTI_IMR1_IM30_Pos
 (30U)

	)

3527 
	#EXTI_IMR1_IM30_Msk
 (0x1UL << 
EXTI_IMR1_IM30_Pos
è

	)

3528 
	#EXTI_IMR1_IM30
 
EXTI_IMR1_IM30_Msk


	)

3529 
	#EXTI_IMR1_IM_Pos
 (0U)

	)

3530 
	#EXTI_IMR1_IM_Msk
 (0x7FFFFFFFUL << 
EXTI_IMR1_IM_Pos
è

	)

3531 
	#EXTI_IMR1_IM
 
EXTI_IMR1_IM_Msk


	)

3534 
	#EXTI_EMR1_EM0_Pos
 (0U)

	)

3535 
	#EXTI_EMR1_EM0_Msk
 (0x1UL << 
EXTI_EMR1_EM0_Pos
è

	)

3536 
	#EXTI_EMR1_EM0
 
EXTI_EMR1_EM0_Msk


	)

3537 
	#EXTI_EMR1_EM1_Pos
 (1U)

	)

3538 
	#EXTI_EMR1_EM1_Msk
 (0x1UL << 
EXTI_EMR1_EM1_Pos
è

	)

3539 
	#EXTI_EMR1_EM1
 
EXTI_EMR1_EM1_Msk


	)

3540 
	#EXTI_EMR1_EM2_Pos
 (2U)

	)

3541 
	#EXTI_EMR1_EM2_Msk
 (0x1UL << 
EXTI_EMR1_EM2_Pos
è

	)

3542 
	#EXTI_EMR1_EM2
 
EXTI_EMR1_EM2_Msk


	)

3543 
	#EXTI_EMR1_EM3_Pos
 (3U)

	)

3544 
	#EXTI_EMR1_EM3_Msk
 (0x1UL << 
EXTI_EMR1_EM3_Pos
è

	)

3545 
	#EXTI_EMR1_EM3
 
EXTI_EMR1_EM3_Msk


	)

3546 
	#EXTI_EMR1_EM4_Pos
 (4U)

	)

3547 
	#EXTI_EMR1_EM4_Msk
 (0x1UL << 
EXTI_EMR1_EM4_Pos
è

	)

3548 
	#EXTI_EMR1_EM4
 
EXTI_EMR1_EM4_Msk


	)

3549 
	#EXTI_EMR1_EM5_Pos
 (5U)

	)

3550 
	#EXTI_EMR1_EM5_Msk
 (0x1UL << 
EXTI_EMR1_EM5_Pos
è

	)

3551 
	#EXTI_EMR1_EM5
 
EXTI_EMR1_EM5_Msk


	)

3552 
	#EXTI_EMR1_EM6_Pos
 (6U)

	)

3553 
	#EXTI_EMR1_EM6_Msk
 (0x1UL << 
EXTI_EMR1_EM6_Pos
è

	)

3554 
	#EXTI_EMR1_EM6
 
EXTI_EMR1_EM6_Msk


	)

3555 
	#EXTI_EMR1_EM7_Pos
 (7U)

	)

3556 
	#EXTI_EMR1_EM7_Msk
 (0x1UL << 
EXTI_EMR1_EM7_Pos
è

	)

3557 
	#EXTI_EMR1_EM7
 
EXTI_EMR1_EM7_Msk


	)

3558 
	#EXTI_EMR1_EM8_Pos
 (8U)

	)

3559 
	#EXTI_EMR1_EM8_Msk
 (0x1UL << 
EXTI_EMR1_EM8_Pos
è

	)

3560 
	#EXTI_EMR1_EM8
 
EXTI_EMR1_EM8_Msk


	)

3561 
	#EXTI_EMR1_EM9_Pos
 (9U)

	)

3562 
	#EXTI_EMR1_EM9_Msk
 (0x1UL << 
EXTI_EMR1_EM9_Pos
è

	)

3563 
	#EXTI_EMR1_EM9
 
EXTI_EMR1_EM9_Msk


	)

3564 
	#EXTI_EMR1_EM10_Pos
 (10U)

	)

3565 
	#EXTI_EMR1_EM10_Msk
 (0x1UL << 
EXTI_EMR1_EM10_Pos
è

	)

3566 
	#EXTI_EMR1_EM10
 
EXTI_EMR1_EM10_Msk


	)

3567 
	#EXTI_EMR1_EM11_Pos
 (11U)

	)

3568 
	#EXTI_EMR1_EM11_Msk
 (0x1UL << 
EXTI_EMR1_EM11_Pos
è

	)

3569 
	#EXTI_EMR1_EM11
 
EXTI_EMR1_EM11_Msk


	)

3570 
	#EXTI_EMR1_EM12_Pos
 (12U)

	)

3571 
	#EXTI_EMR1_EM12_Msk
 (0x1UL << 
EXTI_EMR1_EM12_Pos
è

	)

3572 
	#EXTI_EMR1_EM12
 
EXTI_EMR1_EM12_Msk


	)

3573 
	#EXTI_EMR1_EM13_Pos
 (13U)

	)

3574 
	#EXTI_EMR1_EM13_Msk
 (0x1UL << 
EXTI_EMR1_EM13_Pos
è

	)

3575 
	#EXTI_EMR1_EM13
 
EXTI_EMR1_EM13_Msk


	)

3576 
	#EXTI_EMR1_EM14_Pos
 (14U)

	)

3577 
	#EXTI_EMR1_EM14_Msk
 (0x1UL << 
EXTI_EMR1_EM14_Pos
è

	)

3578 
	#EXTI_EMR1_EM14
 
EXTI_EMR1_EM14_Msk


	)

3579 
	#EXTI_EMR1_EM15_Pos
 (15U)

	)

3580 
	#EXTI_EMR1_EM15_Msk
 (0x1UL << 
EXTI_EMR1_EM15_Pos
è

	)

3581 
	#EXTI_EMR1_EM15
 
EXTI_EMR1_EM15_Msk


	)

3582 
	#EXTI_EMR1_EM16_Pos
 (16U)

	)

3583 
	#EXTI_EMR1_EM16_Msk
 (0x1UL << 
EXTI_EMR1_EM16_Pos
è

	)

3584 
	#EXTI_EMR1_EM16
 
EXTI_EMR1_EM16_Msk


	)

3585 
	#EXTI_EMR1_EM17_Pos
 (17U)

	)

3586 
	#EXTI_EMR1_EM17_Msk
 (0x1UL << 
EXTI_EMR1_EM17_Pos
è

	)

3587 
	#EXTI_EMR1_EM17
 
EXTI_EMR1_EM17_Msk


	)

3588 
	#EXTI_EMR1_EM18_Pos
 (18U)

	)

3589 
	#EXTI_EMR1_EM18_Msk
 (0x1UL << 
EXTI_EMR1_EM18_Pos
è

	)

3590 
	#EXTI_EMR1_EM18
 
EXTI_EMR1_EM18_Msk


	)

3591 
	#EXTI_EMR1_EM19_Pos
 (19U)

	)

3592 
	#EXTI_EMR1_EM19_Msk
 (0x1UL << 
EXTI_EMR1_EM19_Pos
è

	)

3593 
	#EXTI_EMR1_EM19
 
EXTI_EMR1_EM19_Msk


	)

3594 
	#EXTI_EMR1_EM20_Pos
 (20U)

	)

3595 
	#EXTI_EMR1_EM20_Msk
 (0x1UL << 
EXTI_EMR1_EM20_Pos
è

	)

3596 
	#EXTI_EMR1_EM20
 
EXTI_EMR1_EM20_Msk


	)

3597 
	#EXTI_EMR1_EM21_Pos
 (21U)

	)

3598 
	#EXTI_EMR1_EM21_Msk
 (0x1UL << 
EXTI_EMR1_EM21_Pos
è

	)

3599 
	#EXTI_EMR1_EM21
 
EXTI_EMR1_EM21_Msk


	)

3600 
	#EXTI_EMR1_EM22_Pos
 (22U)

	)

3601 
	#EXTI_EMR1_EM22_Msk
 (0x1UL << 
EXTI_EMR1_EM22_Pos
è

	)

3602 
	#EXTI_EMR1_EM22
 
EXTI_EMR1_EM22_Msk


	)

3603 
	#EXTI_EMR1_EM23_Pos
 (23U)

	)

3604 
	#EXTI_EMR1_EM23_Msk
 (0x1UL << 
EXTI_EMR1_EM23_Pos
è

	)

3605 
	#EXTI_EMR1_EM23
 
EXTI_EMR1_EM23_Msk


	)

3606 
	#EXTI_EMR1_EM24_Pos
 (24U)

	)

3607 
	#EXTI_EMR1_EM24_Msk
 (0x1UL << 
EXTI_EMR1_EM24_Pos
è

	)

3608 
	#EXTI_EMR1_EM24
 
EXTI_EMR1_EM24_Msk


	)

3609 
	#EXTI_EMR1_EM25_Pos
 (25U)

	)

3610 
	#EXTI_EMR1_EM25_Msk
 (0x1UL << 
EXTI_EMR1_EM25_Pos
è

	)

3611 
	#EXTI_EMR1_EM25
 
EXTI_EMR1_EM25_Msk


	)

3612 
	#EXTI_EMR1_EM26_Pos
 (26U)

	)

3613 
	#EXTI_EMR1_EM26_Msk
 (0x1UL << 
EXTI_EMR1_EM26_Pos
è

	)

3614 
	#EXTI_EMR1_EM26
 
EXTI_EMR1_EM26_Msk


	)

3615 
	#EXTI_EMR1_EM27_Pos
 (27U)

	)

3616 
	#EXTI_EMR1_EM27_Msk
 (0x1UL << 
EXTI_EMR1_EM27_Pos
è

	)

3617 
	#EXTI_EMR1_EM27
 
EXTI_EMR1_EM27_Msk


	)

3618 
	#EXTI_EMR1_EM28_Pos
 (28U)

	)

3619 
	#EXTI_EMR1_EM28_Msk
 (0x1UL << 
EXTI_EMR1_EM28_Pos
è

	)

3620 
	#EXTI_EMR1_EM28
 
EXTI_EMR1_EM28_Msk


	)

3621 
	#EXTI_EMR1_EM29_Pos
 (29U)

	)

3622 
	#EXTI_EMR1_EM29_Msk
 (0x1UL << 
EXTI_EMR1_EM29_Pos
è

	)

3623 
	#EXTI_EMR1_EM29
 
EXTI_EMR1_EM29_Msk


	)

3624 
	#EXTI_EMR1_EM30_Pos
 (30U)

	)

3625 
	#EXTI_EMR1_EM30_Msk
 (0x1UL << 
EXTI_EMR1_EM30_Pos
è

	)

3626 
	#EXTI_EMR1_EM30
 
EXTI_EMR1_EM30_Msk


	)

3629 
	#EXTI_RTSR1_RT0_Pos
 (0U)

	)

3630 
	#EXTI_RTSR1_RT0_Msk
 (0x1UL << 
EXTI_RTSR1_RT0_Pos
è

	)

3631 
	#EXTI_RTSR1_RT0
 
EXTI_RTSR1_RT0_Msk


	)

3632 
	#EXTI_RTSR1_RT1_Pos
 (1U)

	)

3633 
	#EXTI_RTSR1_RT1_Msk
 (0x1UL << 
EXTI_RTSR1_RT1_Pos
è

	)

3634 
	#EXTI_RTSR1_RT1
 
EXTI_RTSR1_RT1_Msk


	)

3635 
	#EXTI_RTSR1_RT2_Pos
 (2U)

	)

3636 
	#EXTI_RTSR1_RT2_Msk
 (0x1UL << 
EXTI_RTSR1_RT2_Pos
è

	)

3637 
	#EXTI_RTSR1_RT2
 
EXTI_RTSR1_RT2_Msk


	)

3638 
	#EXTI_RTSR1_RT3_Pos
 (3U)

	)

3639 
	#EXTI_RTSR1_RT3_Msk
 (0x1UL << 
EXTI_RTSR1_RT3_Pos
è

	)

3640 
	#EXTI_RTSR1_RT3
 
EXTI_RTSR1_RT3_Msk


	)

3641 
	#EXTI_RTSR1_RT4_Pos
 (4U)

	)

3642 
	#EXTI_RTSR1_RT4_Msk
 (0x1UL << 
EXTI_RTSR1_RT4_Pos
è

	)

3643 
	#EXTI_RTSR1_RT4
 
EXTI_RTSR1_RT4_Msk


	)

3644 
	#EXTI_RTSR1_RT5_Pos
 (5U)

	)

3645 
	#EXTI_RTSR1_RT5_Msk
 (0x1UL << 
EXTI_RTSR1_RT5_Pos
è

	)

3646 
	#EXTI_RTSR1_RT5
 
EXTI_RTSR1_RT5_Msk


	)

3647 
	#EXTI_RTSR1_RT6_Pos
 (6U)

	)

3648 
	#EXTI_RTSR1_RT6_Msk
 (0x1UL << 
EXTI_RTSR1_RT6_Pos
è

	)

3649 
	#EXTI_RTSR1_RT6
 
EXTI_RTSR1_RT6_Msk


	)

3650 
	#EXTI_RTSR1_RT7_Pos
 (7U)

	)

3651 
	#EXTI_RTSR1_RT7_Msk
 (0x1UL << 
EXTI_RTSR1_RT7_Pos
è

	)

3652 
	#EXTI_RTSR1_RT7
 
EXTI_RTSR1_RT7_Msk


	)

3653 
	#EXTI_RTSR1_RT8_Pos
 (8U)

	)

3654 
	#EXTI_RTSR1_RT8_Msk
 (0x1UL << 
EXTI_RTSR1_RT8_Pos
è

	)

3655 
	#EXTI_RTSR1_RT8
 
EXTI_RTSR1_RT8_Msk


	)

3656 
	#EXTI_RTSR1_RT9_Pos
 (9U)

	)

3657 
	#EXTI_RTSR1_RT9_Msk
 (0x1UL << 
EXTI_RTSR1_RT9_Pos
è

	)

3658 
	#EXTI_RTSR1_RT9
 
EXTI_RTSR1_RT9_Msk


	)

3659 
	#EXTI_RTSR1_RT10_Pos
 (10U)

	)

3660 
	#EXTI_RTSR1_RT10_Msk
 (0x1UL << 
EXTI_RTSR1_RT10_Pos
è

	)

3661 
	#EXTI_RTSR1_RT10
 
EXTI_RTSR1_RT10_Msk


	)

3662 
	#EXTI_RTSR1_RT11_Pos
 (11U)

	)

3663 
	#EXTI_RTSR1_RT11_Msk
 (0x1UL << 
EXTI_RTSR1_RT11_Pos
è

	)

3664 
	#EXTI_RTSR1_RT11
 
EXTI_RTSR1_RT11_Msk


	)

3665 
	#EXTI_RTSR1_RT12_Pos
 (12U)

	)

3666 
	#EXTI_RTSR1_RT12_Msk
 (0x1UL << 
EXTI_RTSR1_RT12_Pos
è

	)

3667 
	#EXTI_RTSR1_RT12
 
EXTI_RTSR1_RT12_Msk


	)

3668 
	#EXTI_RTSR1_RT13_Pos
 (13U)

	)

3669 
	#EXTI_RTSR1_RT13_Msk
 (0x1UL << 
EXTI_RTSR1_RT13_Pos
è

	)

3670 
	#EXTI_RTSR1_RT13
 
EXTI_RTSR1_RT13_Msk


	)

3671 
	#EXTI_RTSR1_RT14_Pos
 (14U)

	)

3672 
	#EXTI_RTSR1_RT14_Msk
 (0x1UL << 
EXTI_RTSR1_RT14_Pos
è

	)

3673 
	#EXTI_RTSR1_RT14
 
EXTI_RTSR1_RT14_Msk


	)

3674 
	#EXTI_RTSR1_RT15_Pos
 (15U)

	)

3675 
	#EXTI_RTSR1_RT15_Msk
 (0x1UL << 
EXTI_RTSR1_RT15_Pos
è

	)

3676 
	#EXTI_RTSR1_RT15
 
EXTI_RTSR1_RT15_Msk


	)

3677 
	#EXTI_RTSR1_RT16_Pos
 (16U)

	)

3678 
	#EXTI_RTSR1_RT16_Msk
 (0x1UL << 
EXTI_RTSR1_RT16_Pos
è

	)

3679 
	#EXTI_RTSR1_RT16
 
EXTI_RTSR1_RT16_Msk


	)

3680 
	#EXTI_RTSR1_RT17_Pos
 (17U)

	)

3681 
	#EXTI_RTSR1_RT17_Msk
 (0x1UL << 
EXTI_RTSR1_RT17_Pos
è

	)

3682 
	#EXTI_RTSR1_RT17
 
EXTI_RTSR1_RT17_Msk


	)

3683 
	#EXTI_RTSR1_RT19_Pos
 (19U)

	)

3684 
	#EXTI_RTSR1_RT19_Msk
 (0x1UL << 
EXTI_RTSR1_RT19_Pos
è

	)

3685 
	#EXTI_RTSR1_RT19
 
EXTI_RTSR1_RT19_Msk


	)

3686 
	#EXTI_RTSR1_RT20_Pos
 (20U)

	)

3687 
	#EXTI_RTSR1_RT20_Msk
 (0x1UL << 
EXTI_RTSR1_RT20_Pos
è

	)

3688 
	#EXTI_RTSR1_RT20
 
EXTI_RTSR1_RT20_Msk


	)

3689 
	#EXTI_RTSR1_RT21_Pos
 (21U)

	)

3690 
	#EXTI_RTSR1_RT21_Msk
 (0x1UL << 
EXTI_RTSR1_RT21_Pos
è

	)

3691 
	#EXTI_RTSR1_RT21
 
EXTI_RTSR1_RT21_Msk


	)

3692 
	#EXTI_RTSR1_RT22_Pos
 (22U)

	)

3693 
	#EXTI_RTSR1_RT22_Msk
 (0x1UL << 
EXTI_RTSR1_RT22_Pos
è

	)

3694 
	#EXTI_RTSR1_RT22
 
EXTI_RTSR1_RT22_Msk


	)

3695 
	#EXTI_RTSR1_RT29_Pos
 (29U)

	)

3696 
	#EXTI_RTSR1_RT29_Msk
 (0x1UL << 
EXTI_RTSR1_RT29_Pos
è

	)

3697 
	#EXTI_RTSR1_RT29
 
EXTI_RTSR1_RT29_Msk


	)

3698 
	#EXTI_RTSR1_RT30_Pos
 (30U)

	)

3699 
	#EXTI_RTSR1_RT30_Msk
 (0x1UL << 
EXTI_RTSR1_RT30_Pos
è

	)

3700 
	#EXTI_RTSR1_RT30
 
EXTI_RTSR1_RT30_Msk


	)

3703 
	#EXTI_FTSR1_FT0_Pos
 (0U)

	)

3704 
	#EXTI_FTSR1_FT0_Msk
 (0x1UL << 
EXTI_FTSR1_FT0_Pos
è

	)

3705 
	#EXTI_FTSR1_FT0
 
EXTI_FTSR1_FT0_Msk


	)

3706 
	#EXTI_FTSR1_FT1_Pos
 (1U)

	)

3707 
	#EXTI_FTSR1_FT1_Msk
 (0x1UL << 
EXTI_FTSR1_FT1_Pos
è

	)

3708 
	#EXTI_FTSR1_FT1
 
EXTI_FTSR1_FT1_Msk


	)

3709 
	#EXTI_FTSR1_FT2_Pos
 (2U)

	)

3710 
	#EXTI_FTSR1_FT2_Msk
 (0x1UL << 
EXTI_FTSR1_FT2_Pos
è

	)

3711 
	#EXTI_FTSR1_FT2
 
EXTI_FTSR1_FT2_Msk


	)

3712 
	#EXTI_FTSR1_FT3_Pos
 (3U)

	)

3713 
	#EXTI_FTSR1_FT3_Msk
 (0x1UL << 
EXTI_FTSR1_FT3_Pos
è

	)

3714 
	#EXTI_FTSR1_FT3
 
EXTI_FTSR1_FT3_Msk


	)

3715 
	#EXTI_FTSR1_FT4_Pos
 (4U)

	)

3716 
	#EXTI_FTSR1_FT4_Msk
 (0x1UL << 
EXTI_FTSR1_FT4_Pos
è

	)

3717 
	#EXTI_FTSR1_FT4
 
EXTI_FTSR1_FT4_Msk


	)

3718 
	#EXTI_FTSR1_FT5_Pos
 (5U)

	)

3719 
	#EXTI_FTSR1_FT5_Msk
 (0x1UL << 
EXTI_FTSR1_FT5_Pos
è

	)

3720 
	#EXTI_FTSR1_FT5
 
EXTI_FTSR1_FT5_Msk


	)

3721 
	#EXTI_FTSR1_FT6_Pos
 (6U)

	)

3722 
	#EXTI_FTSR1_FT6_Msk
 (0x1UL << 
EXTI_FTSR1_FT6_Pos
è

	)

3723 
	#EXTI_FTSR1_FT6
 
EXTI_FTSR1_FT6_Msk


	)

3724 
	#EXTI_FTSR1_FT7_Pos
 (7U)

	)

3725 
	#EXTI_FTSR1_FT7_Msk
 (0x1UL << 
EXTI_FTSR1_FT7_Pos
è

	)

3726 
	#EXTI_FTSR1_FT7
 
EXTI_FTSR1_FT7_Msk


	)

3727 
	#EXTI_FTSR1_FT8_Pos
 (8U)

	)

3728 
	#EXTI_FTSR1_FT8_Msk
 (0x1UL << 
EXTI_FTSR1_FT8_Pos
è

	)

3729 
	#EXTI_FTSR1_FT8
 
EXTI_FTSR1_FT8_Msk


	)

3730 
	#EXTI_FTSR1_FT9_Pos
 (9U)

	)

3731 
	#EXTI_FTSR1_FT9_Msk
 (0x1UL << 
EXTI_FTSR1_FT9_Pos
è

	)

3732 
	#EXTI_FTSR1_FT9
 
EXTI_FTSR1_FT9_Msk


	)

3733 
	#EXTI_FTSR1_FT10_Pos
 (10U)

	)

3734 
	#EXTI_FTSR1_FT10_Msk
 (0x1UL << 
EXTI_FTSR1_FT10_Pos
è

	)

3735 
	#EXTI_FTSR1_FT10
 
EXTI_FTSR1_FT10_Msk


	)

3736 
	#EXTI_FTSR1_FT11_Pos
 (11U)

	)

3737 
	#EXTI_FTSR1_FT11_Msk
 (0x1UL << 
EXTI_FTSR1_FT11_Pos
è

	)

3738 
	#EXTI_FTSR1_FT11
 
EXTI_FTSR1_FT11_Msk


	)

3739 
	#EXTI_FTSR1_FT12_Pos
 (12U)

	)

3740 
	#EXTI_FTSR1_FT12_Msk
 (0x1UL << 
EXTI_FTSR1_FT12_Pos
è

	)

3741 
	#EXTI_FTSR1_FT12
 
EXTI_FTSR1_FT12_Msk


	)

3742 
	#EXTI_FTSR1_FT13_Pos
 (13U)

	)

3743 
	#EXTI_FTSR1_FT13_Msk
 (0x1UL << 
EXTI_FTSR1_FT13_Pos
è

	)

3744 
	#EXTI_FTSR1_FT13
 
EXTI_FTSR1_FT13_Msk


	)

3745 
	#EXTI_FTSR1_FT14_Pos
 (14U)

	)

3746 
	#EXTI_FTSR1_FT14_Msk
 (0x1UL << 
EXTI_FTSR1_FT14_Pos
è

	)

3747 
	#EXTI_FTSR1_FT14
 
EXTI_FTSR1_FT14_Msk


	)

3748 
	#EXTI_FTSR1_FT15_Pos
 (15U)

	)

3749 
	#EXTI_FTSR1_FT15_Msk
 (0x1UL << 
EXTI_FTSR1_FT15_Pos
è

	)

3750 
	#EXTI_FTSR1_FT15
 
EXTI_FTSR1_FT15_Msk


	)

3751 
	#EXTI_FTSR1_FT16_Pos
 (16U)

	)

3752 
	#EXTI_FTSR1_FT16_Msk
 (0x1UL << 
EXTI_FTSR1_FT16_Pos
è

	)

3753 
	#EXTI_FTSR1_FT16
 
EXTI_FTSR1_FT16_Msk


	)

3754 
	#EXTI_FTSR1_FT17_Pos
 (17U)

	)

3755 
	#EXTI_FTSR1_FT17_Msk
 (0x1UL << 
EXTI_FTSR1_FT17_Pos
è

	)

3756 
	#EXTI_FTSR1_FT17
 
EXTI_FTSR1_FT17_Msk


	)

3757 
	#EXTI_FTSR1_FT19_Pos
 (19U)

	)

3758 
	#EXTI_FTSR1_FT19_Msk
 (0x1UL << 
EXTI_FTSR1_FT19_Pos
è

	)

3759 
	#EXTI_FTSR1_FT19
 
EXTI_FTSR1_FT19_Msk


	)

3760 
	#EXTI_FTSR1_FT20_Pos
 (20U)

	)

3761 
	#EXTI_FTSR1_FT20_Msk
 (0x1UL << 
EXTI_FTSR1_FT20_Pos
è

	)

3762 
	#EXTI_FTSR1_FT20
 
EXTI_FTSR1_FT20_Msk


	)

3763 
	#EXTI_FTSR1_FT21_Pos
 (21U)

	)

3764 
	#EXTI_FTSR1_FT21_Msk
 (0x1UL << 
EXTI_FTSR1_FT21_Pos
è

	)

3765 
	#EXTI_FTSR1_FT21
 
EXTI_FTSR1_FT21_Msk


	)

3766 
	#EXTI_FTSR1_FT22_Pos
 (22U)

	)

3767 
	#EXTI_FTSR1_FT22_Msk
 (0x1UL << 
EXTI_FTSR1_FT22_Pos
è

	)

3768 
	#EXTI_FTSR1_FT22
 
EXTI_FTSR1_FT22_Msk


	)

3769 
	#EXTI_FTSR1_FT29_Pos
 (29U)

	)

3770 
	#EXTI_FTSR1_FT29_Msk
 (0x1UL << 
EXTI_FTSR1_FT29_Pos
è

	)

3771 
	#EXTI_FTSR1_FT29
 
EXTI_FTSR1_FT29_Msk


	)

3772 
	#EXTI_FTSR1_FT30_Pos
 (30U)

	)

3773 
	#EXTI_FTSR1_FT30_Msk
 (0x1UL << 
EXTI_FTSR1_FT30_Pos
è

	)

3774 
	#EXTI_FTSR1_FT30
 
EXTI_FTSR1_FT30_Msk


	)

3777 
	#EXTI_SWIER1_SWI0_Pos
 (0U)

	)

3778 
	#EXTI_SWIER1_SWI0_Msk
 (0x1UL << 
EXTI_SWIER1_SWI0_Pos
è

	)

3779 
	#EXTI_SWIER1_SWI0
 
EXTI_SWIER1_SWI0_Msk


	)

3780 
	#EXTI_SWIER1_SWI1_Pos
 (1U)

	)

3781 
	#EXTI_SWIER1_SWI1_Msk
 (0x1UL << 
EXTI_SWIER1_SWI1_Pos
è

	)

3782 
	#EXTI_SWIER1_SWI1
 
EXTI_SWIER1_SWI1_Msk


	)

3783 
	#EXTI_SWIER1_SWI2_Pos
 (2U)

	)

3784 
	#EXTI_SWIER1_SWI2_Msk
 (0x1UL << 
EXTI_SWIER1_SWI2_Pos
è

	)

3785 
	#EXTI_SWIER1_SWI2
 
EXTI_SWIER1_SWI2_Msk


	)

3786 
	#EXTI_SWIER1_SWI3_Pos
 (3U)

	)

3787 
	#EXTI_SWIER1_SWI3_Msk
 (0x1UL << 
EXTI_SWIER1_SWI3_Pos
è

	)

3788 
	#EXTI_SWIER1_SWI3
 
EXTI_SWIER1_SWI3_Msk


	)

3789 
	#EXTI_SWIER1_SWI4_Pos
 (4U)

	)

3790 
	#EXTI_SWIER1_SWI4_Msk
 (0x1UL << 
EXTI_SWIER1_SWI4_Pos
è

	)

3791 
	#EXTI_SWIER1_SWI4
 
EXTI_SWIER1_SWI4_Msk


	)

3792 
	#EXTI_SWIER1_SWI5_Pos
 (5U)

	)

3793 
	#EXTI_SWIER1_SWI5_Msk
 (0x1UL << 
EXTI_SWIER1_SWI5_Pos
è

	)

3794 
	#EXTI_SWIER1_SWI5
 
EXTI_SWIER1_SWI5_Msk


	)

3795 
	#EXTI_SWIER1_SWI6_Pos
 (6U)

	)

3796 
	#EXTI_SWIER1_SWI6_Msk
 (0x1UL << 
EXTI_SWIER1_SWI6_Pos
è

	)

3797 
	#EXTI_SWIER1_SWI6
 
EXTI_SWIER1_SWI6_Msk


	)

3798 
	#EXTI_SWIER1_SWI7_Pos
 (7U)

	)

3799 
	#EXTI_SWIER1_SWI7_Msk
 (0x1UL << 
EXTI_SWIER1_SWI7_Pos
è

	)

3800 
	#EXTI_SWIER1_SWI7
 
EXTI_SWIER1_SWI7_Msk


	)

3801 
	#EXTI_SWIER1_SWI8_Pos
 (8U)

	)

3802 
	#EXTI_SWIER1_SWI8_Msk
 (0x1UL << 
EXTI_SWIER1_SWI8_Pos
è

	)

3803 
	#EXTI_SWIER1_SWI8
 
EXTI_SWIER1_SWI8_Msk


	)

3804 
	#EXTI_SWIER1_SWI9_Pos
 (9U)

	)

3805 
	#EXTI_SWIER1_SWI9_Msk
 (0x1UL << 
EXTI_SWIER1_SWI9_Pos
è

	)

3806 
	#EXTI_SWIER1_SWI9
 
EXTI_SWIER1_SWI9_Msk


	)

3807 
	#EXTI_SWIER1_SWI10_Pos
 (10U)

	)

3808 
	#EXTI_SWIER1_SWI10_Msk
 (0x1UL << 
EXTI_SWIER1_SWI10_Pos
è

	)

3809 
	#EXTI_SWIER1_SWI10
 
EXTI_SWIER1_SWI10_Msk


	)

3810 
	#EXTI_SWIER1_SWI11_Pos
 (11U)

	)

3811 
	#EXTI_SWIER1_SWI11_Msk
 (0x1UL << 
EXTI_SWIER1_SWI11_Pos
è

	)

3812 
	#EXTI_SWIER1_SWI11
 
EXTI_SWIER1_SWI11_Msk


	)

3813 
	#EXTI_SWIER1_SWI12_Pos
 (12U)

	)

3814 
	#EXTI_SWIER1_SWI12_Msk
 (0x1UL << 
EXTI_SWIER1_SWI12_Pos
è

	)

3815 
	#EXTI_SWIER1_SWI12
 
EXTI_SWIER1_SWI12_Msk


	)

3816 
	#EXTI_SWIER1_SWI13_Pos
 (13U)

	)

3817 
	#EXTI_SWIER1_SWI13_Msk
 (0x1UL << 
EXTI_SWIER1_SWI13_Pos
è

	)

3818 
	#EXTI_SWIER1_SWI13
 
EXTI_SWIER1_SWI13_Msk


	)

3819 
	#EXTI_SWIER1_SWI14_Pos
 (14U)

	)

3820 
	#EXTI_SWIER1_SWI14_Msk
 (0x1UL << 
EXTI_SWIER1_SWI14_Pos
è

	)

3821 
	#EXTI_SWIER1_SWI14
 
EXTI_SWIER1_SWI14_Msk


	)

3822 
	#EXTI_SWIER1_SWI15_Pos
 (15U)

	)

3823 
	#EXTI_SWIER1_SWI15_Msk
 (0x1UL << 
EXTI_SWIER1_SWI15_Pos
è

	)

3824 
	#EXTI_SWIER1_SWI15
 
EXTI_SWIER1_SWI15_Msk


	)

3825 
	#EXTI_SWIER1_SWI16_Pos
 (16U)

	)

3826 
	#EXTI_SWIER1_SWI16_Msk
 (0x1UL << 
EXTI_SWIER1_SWI16_Pos
è

	)

3827 
	#EXTI_SWIER1_SWI16
 
EXTI_SWIER1_SWI16_Msk


	)

3828 
	#EXTI_SWIER1_SWI17_Pos
 (17U)

	)

3829 
	#EXTI_SWIER1_SWI17_Msk
 (0x1UL << 
EXTI_SWIER1_SWI17_Pos
è

	)

3830 
	#EXTI_SWIER1_SWI17
 
EXTI_SWIER1_SWI17_Msk


	)

3831 
	#EXTI_SWIER1_SWI19_Pos
 (19U)

	)

3832 
	#EXTI_SWIER1_SWI19_Msk
 (0x1UL << 
EXTI_SWIER1_SWI19_Pos
è

	)

3833 
	#EXTI_SWIER1_SWI19
 
EXTI_SWIER1_SWI19_Msk


	)

3834 
	#EXTI_SWIER1_SWI20_Pos
 (20U)

	)

3835 
	#EXTI_SWIER1_SWI20_Msk
 (0x1UL << 
EXTI_SWIER1_SWI20_Pos
è

	)

3836 
	#EXTI_SWIER1_SWI20
 
EXTI_SWIER1_SWI20_Msk


	)

3837 
	#EXTI_SWIER1_SWI21_Pos
 (21U)

	)

3838 
	#EXTI_SWIER1_SWI21_Msk
 (0x1UL << 
EXTI_SWIER1_SWI21_Pos
è

	)

3839 
	#EXTI_SWIER1_SWI21
 
EXTI_SWIER1_SWI21_Msk


	)

3840 
	#EXTI_SWIER1_SWI22_Pos
 (22U)

	)

3841 
	#EXTI_SWIER1_SWI22_Msk
 (0x1UL << 
EXTI_SWIER1_SWI22_Pos
è

	)

3842 
	#EXTI_SWIER1_SWI22
 
EXTI_SWIER1_SWI22_Msk


	)

3843 
	#EXTI_SWIER1_SWI29_Pos
 (29U)

	)

3844 
	#EXTI_SWIER1_SWI29_Msk
 (0x1UL << 
EXTI_SWIER1_SWI29_Pos
è

	)

3845 
	#EXTI_SWIER1_SWI29
 
EXTI_SWIER1_SWI29_Msk


	)

3846 
	#EXTI_SWIER1_SWI30_Pos
 (30U)

	)

3847 
	#EXTI_SWIER1_SWI30_Msk
 (0x1UL << 
EXTI_SWIER1_SWI30_Pos
è

	)

3848 
	#EXTI_SWIER1_SWI30
 
EXTI_SWIER1_SWI30_Msk


	)

3851 
	#EXTI_PR1_PIF0_Pos
 (0U)

	)

3852 
	#EXTI_PR1_PIF0_Msk
 (0x1UL << 
EXTI_PR1_PIF0_Pos
è

	)

3853 
	#EXTI_PR1_PIF0
 
EXTI_PR1_PIF0_Msk


	)

3854 
	#EXTI_PR1_PIF1_Pos
 (1U)

	)

3855 
	#EXTI_PR1_PIF1_Msk
 (0x1UL << 
EXTI_PR1_PIF1_Pos
è

	)

3856 
	#EXTI_PR1_PIF1
 
EXTI_PR1_PIF1_Msk


	)

3857 
	#EXTI_PR1_PIF2_Pos
 (2U)

	)

3858 
	#EXTI_PR1_PIF2_Msk
 (0x1UL << 
EXTI_PR1_PIF2_Pos
è

	)

3859 
	#EXTI_PR1_PIF2
 
EXTI_PR1_PIF2_Msk


	)

3860 
	#EXTI_PR1_PIF3_Pos
 (3U)

	)

3861 
	#EXTI_PR1_PIF3_Msk
 (0x1UL << 
EXTI_PR1_PIF3_Pos
è

	)

3862 
	#EXTI_PR1_PIF3
 
EXTI_PR1_PIF3_Msk


	)

3863 
	#EXTI_PR1_PIF4_Pos
 (4U)

	)

3864 
	#EXTI_PR1_PIF4_Msk
 (0x1UL << 
EXTI_PR1_PIF4_Pos
è

	)

3865 
	#EXTI_PR1_PIF4
 
EXTI_PR1_PIF4_Msk


	)

3866 
	#EXTI_PR1_PIF5_Pos
 (5U)

	)

3867 
	#EXTI_PR1_PIF5_Msk
 (0x1UL << 
EXTI_PR1_PIF5_Pos
è

	)

3868 
	#EXTI_PR1_PIF5
 
EXTI_PR1_PIF5_Msk


	)

3869 
	#EXTI_PR1_PIF6_Pos
 (6U)

	)

3870 
	#EXTI_PR1_PIF6_Msk
 (0x1UL << 
EXTI_PR1_PIF6_Pos
è

	)

3871 
	#EXTI_PR1_PIF6
 
EXTI_PR1_PIF6_Msk


	)

3872 
	#EXTI_PR1_PIF7_Pos
 (7U)

	)

3873 
	#EXTI_PR1_PIF7_Msk
 (0x1UL << 
EXTI_PR1_PIF7_Pos
è

	)

3874 
	#EXTI_PR1_PIF7
 
EXTI_PR1_PIF7_Msk


	)

3875 
	#EXTI_PR1_PIF8_Pos
 (8U)

	)

3876 
	#EXTI_PR1_PIF8_Msk
 (0x1UL << 
EXTI_PR1_PIF8_Pos
è

	)

3877 
	#EXTI_PR1_PIF8
 
EXTI_PR1_PIF8_Msk


	)

3878 
	#EXTI_PR1_PIF9_Pos
 (9U)

	)

3879 
	#EXTI_PR1_PIF9_Msk
 (0x1UL << 
EXTI_PR1_PIF9_Pos
è

	)

3880 
	#EXTI_PR1_PIF9
 
EXTI_PR1_PIF9_Msk


	)

3881 
	#EXTI_PR1_PIF10_Pos
 (10U)

	)

3882 
	#EXTI_PR1_PIF10_Msk
 (0x1UL << 
EXTI_PR1_PIF10_Pos
è

	)

3883 
	#EXTI_PR1_PIF10
 
EXTI_PR1_PIF10_Msk


	)

3884 
	#EXTI_PR1_PIF11_Pos
 (11U)

	)

3885 
	#EXTI_PR1_PIF11_Msk
 (0x1UL << 
EXTI_PR1_PIF11_Pos
è

	)

3886 
	#EXTI_PR1_PIF11
 
EXTI_PR1_PIF11_Msk


	)

3887 
	#EXTI_PR1_PIF12_Pos
 (12U)

	)

3888 
	#EXTI_PR1_PIF12_Msk
 (0x1UL << 
EXTI_PR1_PIF12_Pos
è

	)

3889 
	#EXTI_PR1_PIF12
 
EXTI_PR1_PIF12_Msk


	)

3890 
	#EXTI_PR1_PIF13_Pos
 (13U)

	)

3891 
	#EXTI_PR1_PIF13_Msk
 (0x1UL << 
EXTI_PR1_PIF13_Pos
è

	)

3892 
	#EXTI_PR1_PIF13
 
EXTI_PR1_PIF13_Msk


	)

3893 
	#EXTI_PR1_PIF14_Pos
 (14U)

	)

3894 
	#EXTI_PR1_PIF14_Msk
 (0x1UL << 
EXTI_PR1_PIF14_Pos
è

	)

3895 
	#EXTI_PR1_PIF14
 
EXTI_PR1_PIF14_Msk


	)

3896 
	#EXTI_PR1_PIF15_Pos
 (15U)

	)

3897 
	#EXTI_PR1_PIF15_Msk
 (0x1UL << 
EXTI_PR1_PIF15_Pos
è

	)

3898 
	#EXTI_PR1_PIF15
 
EXTI_PR1_PIF15_Msk


	)

3899 
	#EXTI_PR1_PIF16_Pos
 (16U)

	)

3900 
	#EXTI_PR1_PIF16_Msk
 (0x1UL << 
EXTI_PR1_PIF16_Pos
è

	)

3901 
	#EXTI_PR1_PIF16
 
EXTI_PR1_PIF16_Msk


	)

3902 
	#EXTI_PR1_PIF17_Pos
 (17U)

	)

3903 
	#EXTI_PR1_PIF17_Msk
 (0x1UL << 
EXTI_PR1_PIF17_Pos
è

	)

3904 
	#EXTI_PR1_PIF17
 
EXTI_PR1_PIF17_Msk


	)

3905 
	#EXTI_PR1_PIF19_Pos
 (19U)

	)

3906 
	#EXTI_PR1_PIF19_Msk
 (0x1UL << 
EXTI_PR1_PIF19_Pos
è

	)

3907 
	#EXTI_PR1_PIF19
 
EXTI_PR1_PIF19_Msk


	)

3908 
	#EXTI_PR1_PIF20_Pos
 (20U)

	)

3909 
	#EXTI_PR1_PIF20_Msk
 (0x1UL << 
EXTI_PR1_PIF20_Pos
è

	)

3910 
	#EXTI_PR1_PIF20
 
EXTI_PR1_PIF20_Msk


	)

3911 
	#EXTI_PR1_PIF21_Pos
 (21U)

	)

3912 
	#EXTI_PR1_PIF21_Msk
 (0x1UL << 
EXTI_PR1_PIF21_Pos
è

	)

3913 
	#EXTI_PR1_PIF21
 
EXTI_PR1_PIF21_Msk


	)

3914 
	#EXTI_PR1_PIF22_Pos
 (22U)

	)

3915 
	#EXTI_PR1_PIF22_Msk
 (0x1UL << 
EXTI_PR1_PIF22_Pos
è

	)

3916 
	#EXTI_PR1_PIF22
 
EXTI_PR1_PIF22_Msk


	)

3917 
	#EXTI_PR1_PIF29_Pos
 (29U)

	)

3918 
	#EXTI_PR1_PIF29_Msk
 (0x1UL << 
EXTI_PR1_PIF29_Pos
è

	)

3919 
	#EXTI_PR1_PIF29
 
EXTI_PR1_PIF29_Msk


	)

3920 
	#EXTI_PR1_PIF30_Pos
 (30U)

	)

3921 
	#EXTI_PR1_PIF30_Msk
 (0x1UL << 
EXTI_PR1_PIF30_Pos
è

	)

3922 
	#EXTI_PR1_PIF30
 
EXTI_PR1_PIF30_Msk


	)

3925 
	#EXTI_IMR2_IM34_Pos
 (2U)

	)

3926 
	#EXTI_IMR2_IM34_Msk
 (0x1UL << 
EXTI_IMR2_IM34_Pos
è

	)

3927 
	#EXTI_IMR2_IM34
 
EXTI_IMR2_IM34_Msk


	)

3928 
	#EXTI_IMR2_IM36_Pos
 (4U)

	)

3929 
	#EXTI_IMR2_IM36_Msk
 (0x1UL << 
EXTI_IMR2_IM36_Pos
è

	)

3930 
	#EXTI_IMR2_IM36
 
EXTI_IMR2_IM36_Msk


	)

3931 
	#EXTI_IMR2_IM37_Pos
 (5U)

	)

3932 
	#EXTI_IMR2_IM37_Msk
 (0x1UL << 
EXTI_IMR2_IM37_Pos
è

	)

3933 
	#EXTI_IMR2_IM37
 
EXTI_IMR2_IM37_Msk


	)

3934 
	#EXTI_IMR2_IM38_Pos
 (6U)

	)

3935 
	#EXTI_IMR2_IM38_Msk
 (0x1UL << 
EXTI_IMR2_IM38_Pos
è

	)

3936 
	#EXTI_IMR2_IM38
 
EXTI_IMR2_IM38_Msk


	)

3937 
	#EXTI_IMR2_IM39_Pos
 (7U)

	)

3938 
	#EXTI_IMR2_IM39_Msk
 (0x1UL << 
EXTI_IMR2_IM39_Pos
è

	)

3939 
	#EXTI_IMR2_IM39
 
EXTI_IMR2_IM39_Msk


	)

3940 
	#EXTI_IMR2_IM40_Pos
 (8U)

	)

3941 
	#EXTI_IMR2_IM40_Msk
 (0x1UL << 
EXTI_IMR2_IM40_Pos
è

	)

3942 
	#EXTI_IMR2_IM40
 
EXTI_IMR2_IM40_Msk


	)

3943 
	#EXTI_IMR2_IM41_Pos
 (9U)

	)

3944 
	#EXTI_IMR2_IM41_Msk
 (0x1UL << 
EXTI_IMR2_IM41_Pos
è

	)

3945 
	#EXTI_IMR2_IM41
 
EXTI_IMR2_IM41_Msk


	)

3946 
	#EXTI_IMR2_IM_Pos
 (0U)

	)

3947 
	#EXTI_IMR2_IM_Msk
 (0x3F4UL << 
EXTI_IMR2_IM_Pos
è

	)

3948 
	#EXTI_IMR2_IM
 
EXTI_IMR2_IM_Msk


	)

3951 
	#EXTI_EMR2_EM34_Pos
 (2U)

	)

3952 
	#EXTI_EMR2_EM34_Msk
 (0x1UL << 
EXTI_EMR2_EM34_Pos
è

	)

3953 
	#EXTI_EMR2_EM34
 
EXTI_EMR2_EM34_Msk


	)

3954 
	#EXTI_EMR2_EM36_Pos
 (4U)

	)

3955 
	#EXTI_EMR2_EM36_Msk
 (0x1UL << 
EXTI_EMR2_EM36_Pos
è

	)

3956 
	#EXTI_EMR2_EM36
 
EXTI_EMR2_EM36_Msk


	)

3957 
	#EXTI_EMR2_EM37_Pos
 (5U)

	)

3958 
	#EXTI_EMR2_EM37_Msk
 (0x1UL << 
EXTI_EMR2_EM37_Pos
è

	)

3959 
	#EXTI_EMR2_EM37
 
EXTI_EMR2_EM37_Msk


	)

3960 
	#EXTI_EMR2_EM38_Pos
 (6U)

	)

3961 
	#EXTI_EMR2_EM38_Msk
 (0x1UL << 
EXTI_EMR2_EM38_Pos
è

	)

3962 
	#EXTI_EMR2_EM38
 
EXTI_EMR2_EM38_Msk


	)

3963 
	#EXTI_EMR2_EM39_Pos
 (7U)

	)

3964 
	#EXTI_EMR2_EM39_Msk
 (0x1UL << 
EXTI_EMR2_EM39_Pos
è

	)

3965 
	#EXTI_EMR2_EM39
 
EXTI_EMR2_EM39_Msk


	)

3966 
	#EXTI_EMR2_EM40_Pos
 (8U)

	)

3967 
	#EXTI_EMR2_EM40_Msk
 (0x1UL << 
EXTI_EMR2_EM40_Pos
è

	)

3968 
	#EXTI_EMR2_EM40
 
EXTI_EMR2_EM40_Msk


	)

3969 
	#EXTI_EMR2_EM41_Pos
 (9U)

	)

3970 
	#EXTI_EMR2_EM41_Msk
 (0x1UL << 
EXTI_EMR2_EM41_Pos
è

	)

3971 
	#EXTI_EMR2_EM41
 
EXTI_EMR2_EM41_Msk


	)

3972 
	#EXTI_EMR2_EM_Pos
 (0U)

	)

3973 
	#EXTI_EMR2_EM_Msk
 (0x3F4UL << 
EXTI_EMR2_EM_Pos
è

	)

3974 
	#EXTI_EMR2_EM
 
EXTI_EMR2_EM_Msk


	)

3977 
	#EXTI_RTSR2_RT38_Pos
 (6U)

	)

3978 
	#EXTI_RTSR2_RT38_Msk
 (0x1UL << 
EXTI_RTSR2_RT38_Pos
è

	)

3979 
	#EXTI_RTSR2_RT38
 
EXTI_RTSR2_RT38_Msk


	)

3980 
	#EXTI_RTSR2_RT39_Pos
 (7U)

	)

3981 
	#EXTI_RTSR2_RT39_Msk
 (0x1UL << 
EXTI_RTSR2_RT39_Pos
è

	)

3982 
	#EXTI_RTSR2_RT39
 
EXTI_RTSR2_RT39_Msk


	)

3983 
	#EXTI_RTSR2_RT40_Pos
 (8U)

	)

3984 
	#EXTI_RTSR2_RT40_Msk
 (0x1UL << 
EXTI_RTSR2_RT40_Pos
è

	)

3985 
	#EXTI_RTSR2_RT40
 
EXTI_RTSR2_RT40_Msk


	)

3986 
	#EXTI_RTSR2_RT41_Pos
 (9U)

	)

3987 
	#EXTI_RTSR2_RT41_Msk
 (0x1UL << 
EXTI_RTSR2_RT41_Pos
è

	)

3988 
	#EXTI_RTSR2_RT41
 
EXTI_RTSR2_RT41_Msk


	)

3991 
	#EXTI_FTSR2_FT38_Pos
 (6U)

	)

3992 
	#EXTI_FTSR2_FT38_Msk
 (0x1UL << 
EXTI_FTSR2_FT38_Pos
è

	)

3993 
	#EXTI_FTSR2_FT38
 
EXTI_FTSR2_FT38_Msk


	)

3994 
	#EXTI_FTSR2_FT39_Pos
 (7U)

	)

3995 
	#EXTI_FTSR2_FT39_Msk
 (0x1UL << 
EXTI_FTSR2_FT39_Pos
è

	)

3996 
	#EXTI_FTSR2_FT39
 
EXTI_FTSR2_FT39_Msk


	)

3997 
	#EXTI_FTSR2_FT40_Pos
 (8U)

	)

3998 
	#EXTI_FTSR2_FT40_Msk
 (0x1UL << 
EXTI_FTSR2_FT40_Pos
è

	)

3999 
	#EXTI_FTSR2_FT40
 
EXTI_FTSR2_FT40_Msk


	)

4000 
	#EXTI_FTSR2_FT41_Pos
 (9U)

	)

4001 
	#EXTI_FTSR2_FT41_Msk
 (0x1UL << 
EXTI_FTSR2_FT41_Pos
è

	)

4002 
	#EXTI_FTSR2_FT41
 
EXTI_FTSR2_FT41_Msk


	)

4005 
	#EXTI_SWIER2_SWI38_Pos
 (6U)

	)

4006 
	#EXTI_SWIER2_SWI38_Msk
 (0x1UL << 
EXTI_SWIER2_SWI38_Pos
è

	)

4007 
	#EXTI_SWIER2_SWI38
 
EXTI_SWIER2_SWI38_Msk


	)

4008 
	#EXTI_SWIER2_SWI39_Pos
 (7U)

	)

4009 
	#EXTI_SWIER2_SWI39_Msk
 (0x1UL << 
EXTI_SWIER2_SWI39_Pos
è

	)

4010 
	#EXTI_SWIER2_SWI39
 
EXTI_SWIER2_SWI39_Msk


	)

4011 
	#EXTI_SWIER2_SWI40_Pos
 (8U)

	)

4012 
	#EXTI_SWIER2_SWI40_Msk
 (0x1UL << 
EXTI_SWIER2_SWI40_Pos
è

	)

4013 
	#EXTI_SWIER2_SWI40
 
EXTI_SWIER2_SWI40_Msk


	)

4014 
	#EXTI_SWIER2_SWI41_Pos
 (9U)

	)

4015 
	#EXTI_SWIER2_SWI41_Msk
 (0x1UL << 
EXTI_SWIER2_SWI41_Pos
è

	)

4016 
	#EXTI_SWIER2_SWI41
 
EXTI_SWIER2_SWI41_Msk


	)

4019 
	#EXTI_PR2_PIF38_Pos
 (6U)

	)

4020 
	#EXTI_PR2_PIF38_Msk
 (0x1UL << 
EXTI_PR2_PIF38_Pos
è

	)

4021 
	#EXTI_PR2_PIF38
 
EXTI_PR2_PIF38_Msk


	)

4022 
	#EXTI_PR2_PIF39_Pos
 (7U)

	)

4023 
	#EXTI_PR2_PIF39_Msk
 (0x1UL << 
EXTI_PR2_PIF39_Pos
è

	)

4024 
	#EXTI_PR2_PIF39
 
EXTI_PR2_PIF39_Msk


	)

4025 
	#EXTI_PR2_PIF40_Pos
 (8U)

	)

4026 
	#EXTI_PR2_PIF40_Msk
 (0x1UL << 
EXTI_PR2_PIF40_Pos
è

	)

4027 
	#EXTI_PR2_PIF40
 
EXTI_PR2_PIF40_Msk


	)

4028 
	#EXTI_PR2_PIF41_Pos
 (9U)

	)

4029 
	#EXTI_PR2_PIF41_Msk
 (0x1UL << 
EXTI_PR2_PIF41_Pos
è

	)

4030 
	#EXTI_PR2_PIF41
 
EXTI_PR2_PIF41_Msk


	)

4039 
	#FDCAN_CREL_DAY_Pos
 (0U)

	)

4040 
	#FDCAN_CREL_DAY_Msk
 (0xFFUL << 
FDCAN_CREL_DAY_Pos
è

	)

4041 
	#FDCAN_CREL_DAY
 
FDCAN_CREL_DAY_Msk


	)

4042 
	#FDCAN_CREL_MON_Pos
 (8U)

	)

4043 
	#FDCAN_CREL_MON_Msk
 (0xFFUL << 
FDCAN_CREL_MON_Pos
è

	)

4044 
	#FDCAN_CREL_MON
 
FDCAN_CREL_MON_Msk


	)

4045 
	#FDCAN_CREL_YEAR_Pos
 (16U)

	)

4046 
	#FDCAN_CREL_YEAR_Msk
 (0xFUL << 
FDCAN_CREL_YEAR_Pos
è

	)

4047 
	#FDCAN_CREL_YEAR
 
FDCAN_CREL_YEAR_Msk


	)

4048 
	#FDCAN_CREL_SUBSTEP_Pos
 (20U)

	)

4049 
	#FDCAN_CREL_SUBSTEP_Msk
 (0xFUL << 
FDCAN_CREL_SUBSTEP_Pos
è

	)

4050 
	#FDCAN_CREL_SUBSTEP
 
FDCAN_CREL_SUBSTEP_Msk


	)

4051 
	#FDCAN_CREL_STEP_Pos
 (24U)

	)

4052 
	#FDCAN_CREL_STEP_Msk
 (0xFUL << 
FDCAN_CREL_STEP_Pos
è

	)

4053 
	#FDCAN_CREL_STEP
 
FDCAN_CREL_STEP_Msk


	)

4054 
	#FDCAN_CREL_REL_Pos
 (28U)

	)

4055 
	#FDCAN_CREL_REL_Msk
 (0xFUL << 
FDCAN_CREL_REL_Pos
è

	)

4056 
	#FDCAN_CREL_REL
 
FDCAN_CREL_REL_Msk


	)

4059 
	#FDCAN_ENDN_ETV_Pos
 (0U)

	)

4060 
	#FDCAN_ENDN_ETV_Msk
 (0xFFFFFFFFUL << 
FDCAN_ENDN_ETV_Pos
è

	)

4061 
	#FDCAN_ENDN_ETV
 
FDCAN_ENDN_ETV_Msk


	)

4064 
	#FDCAN_DBTP_DSJW_Pos
 (0U)

	)

4065 
	#FDCAN_DBTP_DSJW_Msk
 (0xFUL << 
FDCAN_DBTP_DSJW_Pos
è

	)

4066 
	#FDCAN_DBTP_DSJW
 
FDCAN_DBTP_DSJW_Msk


	)

4067 
	#FDCAN_DBTP_DTSEG2_Pos
 (4U)

	)

4068 
	#FDCAN_DBTP_DTSEG2_Msk
 (0xFUL << 
FDCAN_DBTP_DTSEG2_Pos
è

	)

4069 
	#FDCAN_DBTP_DTSEG2
 
FDCAN_DBTP_DTSEG2_Msk


	)

4070 
	#FDCAN_DBTP_DTSEG1_Pos
 (8U)

	)

4071 
	#FDCAN_DBTP_DTSEG1_Msk
 (0x1FUL << 
FDCAN_DBTP_DTSEG1_Pos
è

	)

4072 
	#FDCAN_DBTP_DTSEG1
 
FDCAN_DBTP_DTSEG1_Msk


	)

4073 
	#FDCAN_DBTP_DBRP_Pos
 (16U)

	)

4074 
	#FDCAN_DBTP_DBRP_Msk
 (0x1FUL << 
FDCAN_DBTP_DBRP_Pos
è

	)

4075 
	#FDCAN_DBTP_DBRP
 
FDCAN_DBTP_DBRP_Msk


	)

4076 
	#FDCAN_DBTP_TDC_Pos
 (23U)

	)

4077 
	#FDCAN_DBTP_TDC_Msk
 (0x1UL << 
FDCAN_DBTP_TDC_Pos
è

	)

4078 
	#FDCAN_DBTP_TDC
 
FDCAN_DBTP_TDC_Msk


	)

4081 
	#FDCAN_TEST_LBCK_Pos
 (4U)

	)

4082 
	#FDCAN_TEST_LBCK_Msk
 (0x1UL << 
FDCAN_TEST_LBCK_Pos
è

	)

4083 
	#FDCAN_TEST_LBCK
 
FDCAN_TEST_LBCK_Msk


	)

4084 
	#FDCAN_TEST_TX_Pos
 (5U)

	)

4085 
	#FDCAN_TEST_TX_Msk
 (0x3UL << 
FDCAN_TEST_TX_Pos
è

	)

4086 
	#FDCAN_TEST_TX
 
FDCAN_TEST_TX_Msk


	)

4087 
	#FDCAN_TEST_RX_Pos
 (7U)

	)

4088 
	#FDCAN_TEST_RX_Msk
 (0x1UL << 
FDCAN_TEST_RX_Pos
è

	)

4089 
	#FDCAN_TEST_RX
 
FDCAN_TEST_RX_Msk


	)

4092 
	#FDCAN_RWD_WDC_Pos
 (0U)

	)

4093 
	#FDCAN_RWD_WDC_Msk
 (0xFFUL << 
FDCAN_RWD_WDC_Pos
è

	)

4094 
	#FDCAN_RWD_WDC
 
FDCAN_RWD_WDC_Msk


	)

4095 
	#FDCAN_RWD_WDV_Pos
 (8U)

	)

4096 
	#FDCAN_RWD_WDV_Msk
 (0xFFUL << 
FDCAN_RWD_WDV_Pos
è

	)

4097 
	#FDCAN_RWD_WDV
 
FDCAN_RWD_WDV_Msk


	)

4100 
	#FDCAN_CCCR_INIT_Pos
 (0U)

	)

4101 
	#FDCAN_CCCR_INIT_Msk
 (0x1UL << 
FDCAN_CCCR_INIT_Pos
è

	)

4102 
	#FDCAN_CCCR_INIT
 
FDCAN_CCCR_INIT_Msk


	)

4103 
	#FDCAN_CCCR_CCE_Pos
 (1U)

	)

4104 
	#FDCAN_CCCR_CCE_Msk
 (0x1UL << 
FDCAN_CCCR_CCE_Pos
è

	)

4105 
	#FDCAN_CCCR_CCE
 
FDCAN_CCCR_CCE_Msk


	)

4106 
	#FDCAN_CCCR_ASM_Pos
 (2U)

	)

4107 
	#FDCAN_CCCR_ASM_Msk
 (0x1UL << 
FDCAN_CCCR_ASM_Pos
è

	)

4108 
	#FDCAN_CCCR_ASM
 
FDCAN_CCCR_ASM_Msk


	)

4109 
	#FDCAN_CCCR_CSA_Pos
 (3U)

	)

4110 
	#FDCAN_CCCR_CSA_Msk
 (0x1UL << 
FDCAN_CCCR_CSA_Pos
è

	)

4111 
	#FDCAN_CCCR_CSA
 
FDCAN_CCCR_CSA_Msk


	)

4112 
	#FDCAN_CCCR_CSR_Pos
 (4U)

	)

4113 
	#FDCAN_CCCR_CSR_Msk
 (0x1UL << 
FDCAN_CCCR_CSR_Pos
è

	)

4114 
	#FDCAN_CCCR_CSR
 
FDCAN_CCCR_CSR_Msk


	)

4115 
	#FDCAN_CCCR_MON_Pos
 (5U)

	)

4116 
	#FDCAN_CCCR_MON_Msk
 (0x1UL << 
FDCAN_CCCR_MON_Pos
è

	)

4117 
	#FDCAN_CCCR_MON
 
FDCAN_CCCR_MON_Msk


	)

4118 
	#FDCAN_CCCR_DAR_Pos
 (6U)

	)

4119 
	#FDCAN_CCCR_DAR_Msk
 (0x1UL << 
FDCAN_CCCR_DAR_Pos
è

	)

4120 
	#FDCAN_CCCR_DAR
 
FDCAN_CCCR_DAR_Msk


	)

4121 
	#FDCAN_CCCR_TEST_Pos
 (7U)

	)

4122 
	#FDCAN_CCCR_TEST_Msk
 (0x1UL << 
FDCAN_CCCR_TEST_Pos
è

	)

4123 
	#FDCAN_CCCR_TEST
 
FDCAN_CCCR_TEST_Msk


	)

4124 
	#FDCAN_CCCR_FDOE_Pos
 (8U)

	)

4125 
	#FDCAN_CCCR_FDOE_Msk
 (0x1UL << 
FDCAN_CCCR_FDOE_Pos
è

	)

4126 
	#FDCAN_CCCR_FDOE
 
FDCAN_CCCR_FDOE_Msk


	)

4127 
	#FDCAN_CCCR_BRSE_Pos
 (9U)

	)

4128 
	#FDCAN_CCCR_BRSE_Msk
 (0x1UL << 
FDCAN_CCCR_BRSE_Pos
è

	)

4129 
	#FDCAN_CCCR_BRSE
 
FDCAN_CCCR_BRSE_Msk


	)

4130 
	#FDCAN_CCCR_PXHD_Pos
 (12U)

	)

4131 
	#FDCAN_CCCR_PXHD_Msk
 (0x1UL << 
FDCAN_CCCR_PXHD_Pos
è

	)

4132 
	#FDCAN_CCCR_PXHD
 
FDCAN_CCCR_PXHD_Msk


	)

4133 
	#FDCAN_CCCR_EFBI_Pos
 (13U)

	)

4134 
	#FDCAN_CCCR_EFBI_Msk
 (0x1UL << 
FDCAN_CCCR_EFBI_Pos
è

	)

4135 
	#FDCAN_CCCR_EFBI
 
FDCAN_CCCR_EFBI_Msk


	)

4136 
	#FDCAN_CCCR_TXP_Pos
 (14U)

	)

4137 
	#FDCAN_CCCR_TXP_Msk
 (0x1UL << 
FDCAN_CCCR_TXP_Pos
è

	)

4138 
	#FDCAN_CCCR_TXP
 
FDCAN_CCCR_TXP_Msk


	)

4139 
	#FDCAN_CCCR_NISO_Pos
 (15U)

	)

4140 
	#FDCAN_CCCR_NISO_Msk
 (0x1UL << 
FDCAN_CCCR_NISO_Pos
è

	)

4141 
	#FDCAN_CCCR_NISO
 
FDCAN_CCCR_NISO_Msk


	)

4144 
	#FDCAN_NBTP_NTSEG2_Pos
 (0U)

	)

4145 
	#FDCAN_NBTP_NTSEG2_Msk
 (0x7FUL << 
FDCAN_NBTP_NTSEG2_Pos
è

	)

4146 
	#FDCAN_NBTP_NTSEG2
 
FDCAN_NBTP_NTSEG2_Msk


	)

4147 
	#FDCAN_NBTP_NTSEG1_Pos
 (8U)

	)

4148 
	#FDCAN_NBTP_NTSEG1_Msk
 (0xFFUL << 
FDCAN_NBTP_NTSEG1_Pos
è

	)

4149 
	#FDCAN_NBTP_NTSEG1
 
FDCAN_NBTP_NTSEG1_Msk


	)

4150 
	#FDCAN_NBTP_NBRP_Pos
 (16U)

	)

4151 
	#FDCAN_NBTP_NBRP_Msk
 (0x1FFUL << 
FDCAN_NBTP_NBRP_Pos
è

	)

4152 
	#FDCAN_NBTP_NBRP
 
FDCAN_NBTP_NBRP_Msk


	)

4153 
	#FDCAN_NBTP_NSJW_Pos
 (25U)

	)

4154 
	#FDCAN_NBTP_NSJW_Msk
 (0x7FUL << 
FDCAN_NBTP_NSJW_Pos
è

	)

4155 
	#FDCAN_NBTP_NSJW
 
FDCAN_NBTP_NSJW_Msk


	)

4158 
	#FDCAN_TSCC_TSS_Pos
 (0U)

	)

4159 
	#FDCAN_TSCC_TSS_Msk
 (0x3UL << 
FDCAN_TSCC_TSS_Pos
è

	)

4160 
	#FDCAN_TSCC_TSS
 
FDCAN_TSCC_TSS_Msk


	)

4161 
	#FDCAN_TSCC_TCP_Pos
 (16U)

	)

4162 
	#FDCAN_TSCC_TCP_Msk
 (0xFUL << 
FDCAN_TSCC_TCP_Pos
è

	)

4163 
	#FDCAN_TSCC_TCP
 
FDCAN_TSCC_TCP_Msk


	)

4166 
	#FDCAN_TSCV_TSC_Pos
 (0U)

	)

4167 
	#FDCAN_TSCV_TSC_Msk
 (0xFFFFUL << 
FDCAN_TSCV_TSC_Pos
è

	)

4168 
	#FDCAN_TSCV_TSC
 
FDCAN_TSCV_TSC_Msk


	)

4171 
	#FDCAN_TOCC_ETOC_Pos
 (0U)

	)

4172 
	#FDCAN_TOCC_ETOC_Msk
 (0x1UL << 
FDCAN_TOCC_ETOC_Pos
è

	)

4173 
	#FDCAN_TOCC_ETOC
 
FDCAN_TOCC_ETOC_Msk


	)

4174 
	#FDCAN_TOCC_TOS_Pos
 (1U)

	)

4175 
	#FDCAN_TOCC_TOS_Msk
 (0x3UL << 
FDCAN_TOCC_TOS_Pos
è

	)

4176 
	#FDCAN_TOCC_TOS
 
FDCAN_TOCC_TOS_Msk


	)

4177 
	#FDCAN_TOCC_TOP_Pos
 (16U)

	)

4178 
	#FDCAN_TOCC_TOP_Msk
 (0xFFFFUL << 
FDCAN_TOCC_TOP_Pos
è

	)

4179 
	#FDCAN_TOCC_TOP
 
FDCAN_TOCC_TOP_Msk


	)

4182 
	#FDCAN_TOCV_TOC_Pos
 (0U)

	)

4183 
	#FDCAN_TOCV_TOC_Msk
 (0xFFFFUL << 
FDCAN_TOCV_TOC_Pos
è

	)

4184 
	#FDCAN_TOCV_TOC
 
FDCAN_TOCV_TOC_Msk


	)

4187 
	#FDCAN_ECR_TEC_Pos
 (0U)

	)

4188 
	#FDCAN_ECR_TEC_Msk
 (0xFFUL << 
FDCAN_ECR_TEC_Pos
è

	)

4189 
	#FDCAN_ECR_TEC
 
FDCAN_ECR_TEC_Msk


	)

4190 
	#FDCAN_ECR_REC_Pos
 (8U)

	)

4191 
	#FDCAN_ECR_REC_Msk
 (0x7FUL << 
FDCAN_ECR_REC_Pos
è

	)

4192 
	#FDCAN_ECR_REC
 
FDCAN_ECR_REC_Msk


	)

4193 
	#FDCAN_ECR_RP_Pos
 (15U)

	)

4194 
	#FDCAN_ECR_RP_Msk
 (0x1UL << 
FDCAN_ECR_RP_Pos
è

	)

4195 
	#FDCAN_ECR_RP
 
FDCAN_ECR_RP_Msk


	)

4196 
	#FDCAN_ECR_CEL_Pos
 (16U)

	)

4197 
	#FDCAN_ECR_CEL_Msk
 (0xFFUL << 
FDCAN_ECR_CEL_Pos
è

	)

4198 
	#FDCAN_ECR_CEL
 
FDCAN_ECR_CEL_Msk


	)

4201 
	#FDCAN_PSR_LEC_Pos
 (0U)

	)

4202 
	#FDCAN_PSR_LEC_Msk
 (0x7UL << 
FDCAN_PSR_LEC_Pos
è

	)

4203 
	#FDCAN_PSR_LEC
 
FDCAN_PSR_LEC_Msk


	)

4204 
	#FDCAN_PSR_ACT_Pos
 (3U)

	)

4205 
	#FDCAN_PSR_ACT_Msk
 (0x3UL << 
FDCAN_PSR_ACT_Pos
è

	)

4206 
	#FDCAN_PSR_ACT
 
FDCAN_PSR_ACT_Msk


	)

4207 
	#FDCAN_PSR_EP_Pos
 (5U)

	)

4208 
	#FDCAN_PSR_EP_Msk
 (0x1UL << 
FDCAN_PSR_EP_Pos
è

	)

4209 
	#FDCAN_PSR_EP
 
FDCAN_PSR_EP_Msk


	)

4210 
	#FDCAN_PSR_EW_Pos
 (6U)

	)

4211 
	#FDCAN_PSR_EW_Msk
 (0x1UL << 
FDCAN_PSR_EW_Pos
è

	)

4212 
	#FDCAN_PSR_EW
 
FDCAN_PSR_EW_Msk


	)

4213 
	#FDCAN_PSR_BO_Pos
 (7U)

	)

4214 
	#FDCAN_PSR_BO_Msk
 (0x1UL << 
FDCAN_PSR_BO_Pos
è

	)

4215 
	#FDCAN_PSR_BO
 
FDCAN_PSR_BO_Msk


	)

4216 
	#FDCAN_PSR_DLEC_Pos
 (8U)

	)

4217 
	#FDCAN_PSR_DLEC_Msk
 (0x7UL << 
FDCAN_PSR_DLEC_Pos
è

	)

4218 
	#FDCAN_PSR_DLEC
 
FDCAN_PSR_DLEC_Msk


	)

4219 
	#FDCAN_PSR_RESI_Pos
 (11U)

	)

4220 
	#FDCAN_PSR_RESI_Msk
 (0x1UL << 
FDCAN_PSR_RESI_Pos
è

	)

4221 
	#FDCAN_PSR_RESI
 
FDCAN_PSR_RESI_Msk


	)

4222 
	#FDCAN_PSR_RBRS_Pos
 (12U)

	)

4223 
	#FDCAN_PSR_RBRS_Msk
 (0x1UL << 
FDCAN_PSR_RBRS_Pos
è

	)

4224 
	#FDCAN_PSR_RBRS
 
FDCAN_PSR_RBRS_Msk


	)

4225 
	#FDCAN_PSR_REDL_Pos
 (13U)

	)

4226 
	#FDCAN_PSR_REDL_Msk
 (0x1UL << 
FDCAN_PSR_REDL_Pos
è

	)

4227 
	#FDCAN_PSR_REDL
 
FDCAN_PSR_REDL_Msk


	)

4228 
	#FDCAN_PSR_PXE_Pos
 (14U)

	)

4229 
	#FDCAN_PSR_PXE_Msk
 (0x1UL << 
FDCAN_PSR_PXE_Pos
è

	)

4230 
	#FDCAN_PSR_PXE
 
FDCAN_PSR_PXE_Msk


	)

4231 
	#FDCAN_PSR_TDCV_Pos
 (16U)

	)

4232 
	#FDCAN_PSR_TDCV_Msk
 (0x7FUL << 
FDCAN_PSR_TDCV_Pos
è

	)

4233 
	#FDCAN_PSR_TDCV
 
FDCAN_PSR_TDCV_Msk


	)

4236 
	#FDCAN_TDCR_TDCF_Pos
 (0U)

	)

4237 
	#FDCAN_TDCR_TDCF_Msk
 (0x7FUL << 
FDCAN_TDCR_TDCF_Pos
è

	)

4238 
	#FDCAN_TDCR_TDCF
 
FDCAN_TDCR_TDCF_Msk


	)

4239 
	#FDCAN_TDCR_TDCO_Pos
 (8U)

	)

4240 
	#FDCAN_TDCR_TDCO_Msk
 (0x7FUL << 
FDCAN_TDCR_TDCO_Pos
è

	)

4241 
	#FDCAN_TDCR_TDCO
 
FDCAN_TDCR_TDCO_Msk


	)

4244 
	#FDCAN_IR_RF0N_Pos
 (0U)

	)

4245 
	#FDCAN_IR_RF0N_Msk
 (0x1UL << 
FDCAN_IR_RF0N_Pos
è

	)

4246 
	#FDCAN_IR_RF0N
 
FDCAN_IR_RF0N_Msk


	)

4247 
	#FDCAN_IR_RF0F_Pos
 (1U)

	)

4248 
	#FDCAN_IR_RF0F_Msk
 (0x1UL << 
FDCAN_IR_RF0F_Pos
è

	)

4249 
	#FDCAN_IR_RF0F
 
FDCAN_IR_RF0F_Msk


	)

4250 
	#FDCAN_IR_RF0L_Pos
 (2U)

	)

4251 
	#FDCAN_IR_RF0L_Msk
 (0x1UL << 
FDCAN_IR_RF0L_Pos
è

	)

4252 
	#FDCAN_IR_RF0L
 
FDCAN_IR_RF0L_Msk


	)

4253 
	#FDCAN_IR_RF1N_Pos
 (3U)

	)

4254 
	#FDCAN_IR_RF1N_Msk
 (0x1UL << 
FDCAN_IR_RF1N_Pos
è

	)

4255 
	#FDCAN_IR_RF1N
 
FDCAN_IR_RF1N_Msk


	)

4256 
	#FDCAN_IR_RF1F_Pos
 (4U)

	)

4257 
	#FDCAN_IR_RF1F_Msk
 (0x1UL << 
FDCAN_IR_RF1F_Pos
è

	)

4258 
	#FDCAN_IR_RF1F
 
FDCAN_IR_RF1F_Msk


	)

4259 
	#FDCAN_IR_RF1L_Pos
 (5U)

	)

4260 
	#FDCAN_IR_RF1L_Msk
 (0x1UL << 
FDCAN_IR_RF1L_Pos
è

	)

4261 
	#FDCAN_IR_RF1L
 
FDCAN_IR_RF1L_Msk


	)

4262 
	#FDCAN_IR_HPM_Pos
 (6U)

	)

4263 
	#FDCAN_IR_HPM_Msk
 (0x1UL << 
FDCAN_IR_HPM_Pos
è

	)

4264 
	#FDCAN_IR_HPM
 
FDCAN_IR_HPM_Msk


	)

4265 
	#FDCAN_IR_TC_Pos
 (7U)

	)

4266 
	#FDCAN_IR_TC_Msk
 (0x1UL << 
FDCAN_IR_TC_Pos
è

	)

4267 
	#FDCAN_IR_TC
 
FDCAN_IR_TC_Msk


	)

4268 
	#FDCAN_IR_TCF_Pos
 (8U)

	)

4269 
	#FDCAN_IR_TCF_Msk
 (0x1UL << 
FDCAN_IR_TCF_Pos
è

	)

4270 
	#FDCAN_IR_TCF
 
FDCAN_IR_TCF_Msk


	)

4271 
	#FDCAN_IR_TFE_Pos
 (9U)

	)

4272 
	#FDCAN_IR_TFE_Msk
 (0x1UL << 
FDCAN_IR_TFE_Pos
è

	)

4273 
	#FDCAN_IR_TFE
 
FDCAN_IR_TFE_Msk


	)

4274 
	#FDCAN_IR_TEFN_Pos
 (10U)

	)

4275 
	#FDCAN_IR_TEFN_Msk
 (0x1UL << 
FDCAN_IR_TEFN_Pos
è

	)

4276 
	#FDCAN_IR_TEFN
 
FDCAN_IR_TEFN_Msk


	)

4277 
	#FDCAN_IR_TEFF_Pos
 (11U)

	)

4278 
	#FDCAN_IR_TEFF_Msk
 (0x1UL << 
FDCAN_IR_TEFF_Pos
è

	)

4279 
	#FDCAN_IR_TEFF
 
FDCAN_IR_TEFF_Msk


	)

4280 
	#FDCAN_IR_TEFL_Pos
 (12U)

	)

4281 
	#FDCAN_IR_TEFL_Msk
 (0x1UL << 
FDCAN_IR_TEFL_Pos
è

	)

4282 
	#FDCAN_IR_TEFL
 
FDCAN_IR_TEFL_Msk


	)

4283 
	#FDCAN_IR_TSW_Pos
 (13U)

	)

4284 
	#FDCAN_IR_TSW_Msk
 (0x1UL << 
FDCAN_IR_TSW_Pos
è

	)

4285 
	#FDCAN_IR_TSW
 
FDCAN_IR_TSW_Msk


	)

4286 
	#FDCAN_IR_MRAF_Pos
 (14U)

	)

4287 
	#FDCAN_IR_MRAF_Msk
 (0x1UL << 
FDCAN_IR_MRAF_Pos
è

	)

4288 
	#FDCAN_IR_MRAF
 
FDCAN_IR_MRAF_Msk


	)

4289 
	#FDCAN_IR_TOO_Pos
 (15U)

	)

4290 
	#FDCAN_IR_TOO_Msk
 (0x1UL << 
FDCAN_IR_TOO_Pos
è

	)

4291 
	#FDCAN_IR_TOO
 
FDCAN_IR_TOO_Msk


	)

4292 
	#FDCAN_IR_ELO_Pos
 (16U)

	)

4293 
	#FDCAN_IR_ELO_Msk
 (0x1UL << 
FDCAN_IR_ELO_Pos
è

	)

4294 
	#FDCAN_IR_ELO
 
FDCAN_IR_ELO_Msk


	)

4295 
	#FDCAN_IR_EP_Pos
 (17U)

	)

4296 
	#FDCAN_IR_EP_Msk
 (0x1UL << 
FDCAN_IR_EP_Pos
è

	)

4297 
	#FDCAN_IR_EP
 
FDCAN_IR_EP_Msk


	)

4298 
	#FDCAN_IR_EW_Pos
 (18U)

	)

4299 
	#FDCAN_IR_EW_Msk
 (0x1UL << 
FDCAN_IR_EW_Pos
è

	)

4300 
	#FDCAN_IR_EW
 
FDCAN_IR_EW_Msk


	)

4301 
	#FDCAN_IR_BO_Pos
 (19U)

	)

4302 
	#FDCAN_IR_BO_Msk
 (0x1UL << 
FDCAN_IR_BO_Pos
è

	)

4303 
	#FDCAN_IR_BO
 
FDCAN_IR_BO_Msk


	)

4304 
	#FDCAN_IR_WDI_Pos
 (20U)

	)

4305 
	#FDCAN_IR_WDI_Msk
 (0x1UL << 
FDCAN_IR_WDI_Pos
è

	)

4306 
	#FDCAN_IR_WDI
 
FDCAN_IR_WDI_Msk


	)

4307 
	#FDCAN_IR_PEA_Pos
 (21U)

	)

4308 
	#FDCAN_IR_PEA_Msk
 (0x1UL << 
FDCAN_IR_PEA_Pos
è

	)

4309 
	#FDCAN_IR_PEA
 
FDCAN_IR_PEA_Msk


	)

4310 
	#FDCAN_IR_PED_Pos
 (22U)

	)

4311 
	#FDCAN_IR_PED_Msk
 (0x1UL << 
FDCAN_IR_PED_Pos
è

	)

4312 
	#FDCAN_IR_PED
 
FDCAN_IR_PED_Msk


	)

4313 
	#FDCAN_IR_ARA_Pos
 (23U)

	)

4314 
	#FDCAN_IR_ARA_Msk
 (0x1UL << 
FDCAN_IR_ARA_Pos
è

	)

4315 
	#FDCAN_IR_ARA
 
FDCAN_IR_ARA_Msk


	)

4318 
	#FDCAN_IE_RF0NE_Pos
 (0U)

	)

4319 
	#FDCAN_IE_RF0NE_Msk
 (0x1UL << 
FDCAN_IE_RF0NE_Pos
è

	)

4320 
	#FDCAN_IE_RF0NE
 
FDCAN_IE_RF0NE_Msk


	)

4321 
	#FDCAN_IE_RF0FE_Pos
 (1U)

	)

4322 
	#FDCAN_IE_RF0FE_Msk
 (0x1UL << 
FDCAN_IE_RF0FE_Pos
è

	)

4323 
	#FDCAN_IE_RF0FE
 
FDCAN_IE_RF0FE_Msk


	)

4324 
	#FDCAN_IE_RF0LE_Pos
 (2U)

	)

4325 
	#FDCAN_IE_RF0LE_Msk
 (0x1UL << 
FDCAN_IE_RF0LE_Pos
è

	)

4326 
	#FDCAN_IE_RF0LE
 
FDCAN_IE_RF0LE_Msk


	)

4327 
	#FDCAN_IE_RF1NE_Pos
 (3U)

	)

4328 
	#FDCAN_IE_RF1NE_Msk
 (0x1UL << 
FDCAN_IE_RF1NE_Pos
è

	)

4329 
	#FDCAN_IE_RF1NE
 
FDCAN_IE_RF1NE_Msk


	)

4330 
	#FDCAN_IE_RF1FE_Pos
 (4U)

	)

4331 
	#FDCAN_IE_RF1FE_Msk
 (0x1UL << 
FDCAN_IE_RF1FE_Pos
è

	)

4332 
	#FDCAN_IE_RF1FE
 
FDCAN_IE_RF1FE_Msk


	)

4333 
	#FDCAN_IE_RF1LE_Pos
 (5U)

	)

4334 
	#FDCAN_IE_RF1LE_Msk
 (0x1UL << 
FDCAN_IE_RF1LE_Pos
è

	)

4335 
	#FDCAN_IE_RF1LE
 
FDCAN_IE_RF1LE_Msk


	)

4336 
	#FDCAN_IE_HPME_Pos
 (6U)

	)

4337 
	#FDCAN_IE_HPME_Msk
 (0x1UL << 
FDCAN_IE_HPME_Pos
è

	)

4338 
	#FDCAN_IE_HPME
 
FDCAN_IE_HPME_Msk


	)

4339 
	#FDCAN_IE_TCE_Pos
 (7U)

	)

4340 
	#FDCAN_IE_TCE_Msk
 (0x1UL << 
FDCAN_IE_TCE_Pos
è

	)

4341 
	#FDCAN_IE_TCE
 
FDCAN_IE_TCE_Msk


	)

4342 
	#FDCAN_IE_TCFE_Pos
 (8U)

	)

4343 
	#FDCAN_IE_TCFE_Msk
 (0x1UL << 
FDCAN_IE_TCFE_Pos
è

	)

4344 
	#FDCAN_IE_TCFE
 
FDCAN_IE_TCFE_Msk


	)

4345 
	#FDCAN_IE_TFEE_Pos
 (9U)

	)

4346 
	#FDCAN_IE_TFEE_Msk
 (0x1UL << 
FDCAN_IE_TFEE_Pos
è

	)

4347 
	#FDCAN_IE_TFEE
 
FDCAN_IE_TFEE_Msk


	)

4348 
	#FDCAN_IE_TEFNE_Pos
 (10U)

	)

4349 
	#FDCAN_IE_TEFNE_Msk
 (0x1UL << 
FDCAN_IE_TEFNE_Pos
è

	)

4350 
	#FDCAN_IE_TEFNE
 
FDCAN_IE_TEFNE_Msk


	)

4351 
	#FDCAN_IE_TEFFE_Pos
 (11U)

	)

4352 
	#FDCAN_IE_TEFFE_Msk
 (0x1UL << 
FDCAN_IE_TEFFE_Pos
è

	)

4353 
	#FDCAN_IE_TEFFE
 
FDCAN_IE_TEFFE_Msk


	)

4354 
	#FDCAN_IE_TEFLE_Pos
 (12U)

	)

4355 
	#FDCAN_IE_TEFLE_Msk
 (0x1UL << 
FDCAN_IE_TEFLE_Pos
è

	)

4356 
	#FDCAN_IE_TEFLE
 
FDCAN_IE_TEFLE_Msk


	)

4357 
	#FDCAN_IE_TSWE_Pos
 (13U)

	)

4358 
	#FDCAN_IE_TSWE_Msk
 (0x1UL << 
FDCAN_IE_TSWE_Pos
è

	)

4359 
	#FDCAN_IE_TSWE
 
FDCAN_IE_TSWE_Msk


	)

4360 
	#FDCAN_IE_MRAFE_Pos
 (14U)

	)

4361 
	#FDCAN_IE_MRAFE_Msk
 (0x1UL << 
FDCAN_IE_MRAFE_Pos
è

	)

4362 
	#FDCAN_IE_MRAFE
 
FDCAN_IE_MRAFE_Msk


	)

4363 
	#FDCAN_IE_TOOE_Pos
 (15U)

	)

4364 
	#FDCAN_IE_TOOE_Msk
 (0x1UL << 
FDCAN_IE_TOOE_Pos
è

	)

4365 
	#FDCAN_IE_TOOE
 
FDCAN_IE_TOOE_Msk


	)

4366 
	#FDCAN_IE_ELOE_Pos
 (16U)

	)

4367 
	#FDCAN_IE_ELOE_Msk
 (0x1UL << 
FDCAN_IE_ELOE_Pos
è

	)

4368 
	#FDCAN_IE_ELOE
 
FDCAN_IE_ELOE_Msk


	)

4369 
	#FDCAN_IE_EPE_Pos
 (17U)

	)

4370 
	#FDCAN_IE_EPE_Msk
 (0x1UL << 
FDCAN_IE_EPE_Pos
è

	)

4371 
	#FDCAN_IE_EPE
 
FDCAN_IE_EPE_Msk


	)

4372 
	#FDCAN_IE_EWE_Pos
 (18U)

	)

4373 
	#FDCAN_IE_EWE_Msk
 (0x1UL << 
FDCAN_IE_EWE_Pos
è

	)

4374 
	#FDCAN_IE_EWE
 
FDCAN_IE_EWE_Msk


	)

4375 
	#FDCAN_IE_BOE_Pos
 (19U)

	)

4376 
	#FDCAN_IE_BOE_Msk
 (0x1UL << 
FDCAN_IE_BOE_Pos
è

	)

4377 
	#FDCAN_IE_BOE
 
FDCAN_IE_BOE_Msk


	)

4378 
	#FDCAN_IE_WDIE_Pos
 (20U)

	)

4379 
	#FDCAN_IE_WDIE_Msk
 (0x1UL << 
FDCAN_IE_WDIE_Pos
è

	)

4380 
	#FDCAN_IE_WDIE
 
FDCAN_IE_WDIE_Msk


	)

4381 
	#FDCAN_IE_PEAE_Pos
 (21U)

	)

4382 
	#FDCAN_IE_PEAE_Msk
 (0x1UL << 
FDCAN_IE_PEAE_Pos
è

	)

4383 
	#FDCAN_IE_PEAE
 
FDCAN_IE_PEAE_Msk


	)

4384 
	#FDCAN_IE_PEDE_Pos
 (22U)

	)

4385 
	#FDCAN_IE_PEDE_Msk
 (0x1UL << 
FDCAN_IE_PEDE_Pos
è

	)

4386 
	#FDCAN_IE_PEDE
 
FDCAN_IE_PEDE_Msk


	)

4387 
	#FDCAN_IE_ARAE_Pos
 (23U)

	)

4388 
	#FDCAN_IE_ARAE_Msk
 (0x1UL << 
FDCAN_IE_ARAE_Pos
è

	)

4389 
	#FDCAN_IE_ARAE
 
FDCAN_IE_ARAE_Msk


	)

4392 
	#FDCAN_ILS_RXFIFO0_Pos
 (0U)

	)

4393 
	#FDCAN_ILS_RXFIFO0_Msk
 (0x1UL << 
FDCAN_ILS_RXFIFO0_Pos
è

	)

4394 
	#FDCAN_ILS_RXFIFO0
 
FDCAN_ILS_RXFIFO0_Msk


	)

4397 
	#FDCAN_ILS_RXFIFO1_Pos
 (1U)

	)

4398 
	#FDCAN_ILS_RXFIFO1_Msk
 (0x1UL << 
FDCAN_ILS_RXFIFO1_Pos
è

	)

4399 
	#FDCAN_ILS_RXFIFO1
 
FDCAN_ILS_RXFIFO1_Msk


	)

4402 
	#FDCAN_ILS_SMSG_Pos
 (2U)

	)

4403 
	#FDCAN_ILS_SMSG_Msk
 (0x1UL << 
FDCAN_ILS_SMSG_Pos
è

	)

4404 
	#FDCAN_ILS_SMSG
 
FDCAN_ILS_SMSG_Msk


	)

4407 
	#FDCAN_ILS_TFERR_Pos
 (3U)

	)

4408 
	#FDCAN_ILS_TFERR_Msk
 (0x1UL << 
FDCAN_ILS_TFERR_Pos
è

	)

4409 
	#FDCAN_ILS_TFERR
 
FDCAN_ILS_TFERR_Msk


	)

4413 
	#FDCAN_ILS_MISC_Pos
 (4U)

	)

4414 
	#FDCAN_ILS_MISC_Msk
 (0x1UL << 
FDCAN_ILS_MISC_Pos
è

	)

4415 
	#FDCAN_ILS_MISC
 
FDCAN_ILS_MISC_Msk


	)

4418 
	#FDCAN_ILS_BERR_Pos
 (5U)

	)

4419 
	#FDCAN_ILS_BERR_Msk
 (0x1UL << 
FDCAN_ILS_BERR_Pos
è

	)

4420 
	#FDCAN_ILS_BERR
 
FDCAN_ILS_BERR_Msk


	)

4422 
	#FDCAN_ILS_PERR_Pos
 (6U)

	)

4423 
	#FDCAN_ILS_PERR_Msk
 (0x1UL << 
FDCAN_ILS_PERR_Pos
è

	)

4424 
	#FDCAN_ILS_PERR
 
FDCAN_ILS_PERR_Msk


	)

4432 
	#FDCAN_ILE_EINT0_Pos
 (0U)

	)

4433 
	#FDCAN_ILE_EINT0_Msk
 (0x1UL << 
FDCAN_ILE_EINT0_Pos
è

	)

4434 
	#FDCAN_ILE_EINT0
 
FDCAN_ILE_EINT0_Msk


	)

4435 
	#FDCAN_ILE_EINT1_Pos
 (1U)

	)

4436 
	#FDCAN_ILE_EINT1_Msk
 (0x1UL << 
FDCAN_ILE_EINT1_Pos
è

	)

4437 
	#FDCAN_ILE_EINT1
 
FDCAN_ILE_EINT1_Msk


	)

4440 
	#FDCAN_RXGFC_RRFE_Pos
 (0U)

	)

4441 
	#FDCAN_RXGFC_RRFE_Msk
 (0x1UL << 
FDCAN_RXGFC_RRFE_Pos
è

	)

4442 
	#FDCAN_RXGFC_RRFE
 
FDCAN_RXGFC_RRFE_Msk


	)

4443 
	#FDCAN_RXGFC_RRFS_Pos
 (1U)

	)

4444 
	#FDCAN_RXGFC_RRFS_Msk
 (0x1UL << 
FDCAN_RXGFC_RRFS_Pos
è

	)

4445 
	#FDCAN_RXGFC_RRFS
 
FDCAN_RXGFC_RRFS_Msk


	)

4446 
	#FDCAN_RXGFC_ANFE_Pos
 (2U)

	)

4447 
	#FDCAN_RXGFC_ANFE_Msk
 (0x3UL << 
FDCAN_RXGFC_ANFE_Pos
è

	)

4448 
	#FDCAN_RXGFC_ANFE
 
FDCAN_RXGFC_ANFE_Msk


	)

4449 
	#FDCAN_RXGFC_ANFS_Pos
 (4U)

	)

4450 
	#FDCAN_RXGFC_ANFS_Msk
 (0x3UL << 
FDCAN_RXGFC_ANFS_Pos
è

	)

4451 
	#FDCAN_RXGFC_ANFS
 
FDCAN_RXGFC_ANFS_Msk


	)

4452 
	#FDCAN_RXGFC_F1OM_Pos
 (8U)

	)

4453 
	#FDCAN_RXGFC_F1OM_Msk
 (0x1UL << 
FDCAN_RXGFC_F1OM_Pos
è

	)

4454 
	#FDCAN_RXGFC_F1OM
 
FDCAN_RXGFC_F1OM_Msk


	)

4455 
	#FDCAN_RXGFC_F0OM_Pos
 (9U)

	)

4456 
	#FDCAN_RXGFC_F0OM_Msk
 (0x1UL << 
FDCAN_RXGFC_F0OM_Pos
è

	)

4457 
	#FDCAN_RXGFC_F0OM
 
FDCAN_RXGFC_F0OM_Msk


	)

4458 
	#FDCAN_RXGFC_LSS_Pos
 (16U)

	)

4459 
	#FDCAN_RXGFC_LSS_Msk
 (0x1FUL << 
FDCAN_RXGFC_LSS_Pos
è

	)

4460 
	#FDCAN_RXGFC_LSS
 
FDCAN_RXGFC_LSS_Msk


	)

4461 
	#FDCAN_RXGFC_LSE_Pos
 (24U)

	)

4462 
	#FDCAN_RXGFC_LSE_Msk
 (0xFUL << 
FDCAN_RXGFC_LSE_Pos
è

	)

4463 
	#FDCAN_RXGFC_LSE
 
FDCAN_RXGFC_LSE_Msk


	)

4466 
	#FDCAN_XIDAM_EIDM_Pos
 (0U)

	)

4467 
	#FDCAN_XIDAM_EIDM_Msk
 (0x1FFFFFFFUL << 
FDCAN_XIDAM_EIDM_Pos
è

	)

4468 
	#FDCAN_XIDAM_EIDM
 
FDCAN_XIDAM_EIDM_Msk


	)

4471 
	#FDCAN_HPMS_BIDX_Pos
 (0U)

	)

4472 
	#FDCAN_HPMS_BIDX_Msk
 (0x7UL << 
FDCAN_HPMS_BIDX_Pos
è

	)

4473 
	#FDCAN_HPMS_BIDX
 
FDCAN_HPMS_BIDX_Msk


	)

4474 
	#FDCAN_HPMS_MSI_Pos
 (6U)

	)

4475 
	#FDCAN_HPMS_MSI_Msk
 (0x3UL << 
FDCAN_HPMS_MSI_Pos
è

	)

4476 
	#FDCAN_HPMS_MSI
 
FDCAN_HPMS_MSI_Msk


	)

4477 
	#FDCAN_HPMS_FIDX_Pos
 (8U)

	)

4478 
	#FDCAN_HPMS_FIDX_Msk
 (0x1FUL << 
FDCAN_HPMS_FIDX_Pos
è

	)

4479 
	#FDCAN_HPMS_FIDX
 
FDCAN_HPMS_FIDX_Msk


	)

4480 
	#FDCAN_HPMS_FLST_Pos
 (15U)

	)

4481 
	#FDCAN_HPMS_FLST_Msk
 (0x1UL << 
FDCAN_HPMS_FLST_Pos
è

	)

4482 
	#FDCAN_HPMS_FLST
 
FDCAN_HPMS_FLST_Msk


	)

4485 
	#FDCAN_RXF0S_F0FL_Pos
 (0U)

	)

4486 
	#FDCAN_RXF0S_F0FL_Msk
 (0xFUL << 
FDCAN_RXF0S_F0FL_Pos
è

	)

4487 
	#FDCAN_RXF0S_F0FL
 
FDCAN_RXF0S_F0FL_Msk


	)

4488 
	#FDCAN_RXF0S_F0GI_Pos
 (8U)

	)

4489 
	#FDCAN_RXF0S_F0GI_Msk
 (0x3UL << 
FDCAN_RXF0S_F0GI_Pos
è

	)

4490 
	#FDCAN_RXF0S_F0GI
 
FDCAN_RXF0S_F0GI_Msk


	)

4491 
	#FDCAN_RXF0S_F0PI_Pos
 (16U)

	)

4492 
	#FDCAN_RXF0S_F0PI_Msk
 (0x3UL << 
FDCAN_RXF0S_F0PI_Pos
è

	)

4493 
	#FDCAN_RXF0S_F0PI
 
FDCAN_RXF0S_F0PI_Msk


	)

4494 
	#FDCAN_RXF0S_F0F_Pos
 (24U)

	)

4495 
	#FDCAN_RXF0S_F0F_Msk
 (0x1UL << 
FDCAN_RXF0S_F0F_Pos
è

	)

4496 
	#FDCAN_RXF0S_F0F
 
FDCAN_RXF0S_F0F_Msk


	)

4497 
	#FDCAN_RXF0S_RF0L_Pos
 (25U)

	)

4498 
	#FDCAN_RXF0S_RF0L_Msk
 (0x1UL << 
FDCAN_RXF0S_RF0L_Pos
è

	)

4499 
	#FDCAN_RXF0S_RF0L
 
FDCAN_RXF0S_RF0L_Msk


	)

4502 
	#FDCAN_RXF0A_F0AI_Pos
 (0U)

	)

4503 
	#FDCAN_RXF0A_F0AI_Msk
 (0x7UL << 
FDCAN_RXF0A_F0AI_Pos
è

	)

4504 
	#FDCAN_RXF0A_F0AI
 
FDCAN_RXF0A_F0AI_Msk


	)

4507 
	#FDCAN_RXF1S_F1FL_Pos
 (0U)

	)

4508 
	#FDCAN_RXF1S_F1FL_Msk
 (0xFUL << 
FDCAN_RXF1S_F1FL_Pos
è

	)

4509 
	#FDCAN_RXF1S_F1FL
 
FDCAN_RXF1S_F1FL_Msk


	)

4510 
	#FDCAN_RXF1S_F1GI_Pos
 (8U)

	)

4511 
	#FDCAN_RXF1S_F1GI_Msk
 (0x3UL << 
FDCAN_RXF1S_F1GI_Pos
è

	)

4512 
	#FDCAN_RXF1S_F1GI
 
FDCAN_RXF1S_F1GI_Msk


	)

4513 
	#FDCAN_RXF1S_F1PI_Pos
 (16U)

	)

4514 
	#FDCAN_RXF1S_F1PI_Msk
 (0x3UL << 
FDCAN_RXF1S_F1PI_Pos
è

	)

4515 
	#FDCAN_RXF1S_F1PI
 
FDCAN_RXF1S_F1PI_Msk


	)

4516 
	#FDCAN_RXF1S_F1F_Pos
 (24U)

	)

4517 
	#FDCAN_RXF1S_F1F_Msk
 (0x1UL << 
FDCAN_RXF1S_F1F_Pos
è

	)

4518 
	#FDCAN_RXF1S_F1F
 
FDCAN_RXF1S_F1F_Msk


	)

4519 
	#FDCAN_RXF1S_RF1L_Pos
 (25U)

	)

4520 
	#FDCAN_RXF1S_RF1L_Msk
 (0x1UL << 
FDCAN_RXF1S_RF1L_Pos
è

	)

4521 
	#FDCAN_RXF1S_RF1L
 
FDCAN_RXF1S_RF1L_Msk


	)

4524 
	#FDCAN_RXF1A_F1AI_Pos
 (0U)

	)

4525 
	#FDCAN_RXF1A_F1AI_Msk
 (0x7UL << 
FDCAN_RXF1A_F1AI_Pos
è

	)

4526 
	#FDCAN_RXF1A_F1AI
 
FDCAN_RXF1A_F1AI_Msk


	)

4529 
	#FDCAN_TXBC_TFQM_Pos
 (24U)

	)

4530 
	#FDCAN_TXBC_TFQM_Msk
 (0x1UL << 
FDCAN_TXBC_TFQM_Pos
è

	)

4531 
	#FDCAN_TXBC_TFQM
 
FDCAN_TXBC_TFQM_Msk


	)

4534 
	#FDCAN_TXFQS_TFFL_Pos
 (0U)

	)

4535 
	#FDCAN_TXFQS_TFFL_Msk
 (0x7UL << 
FDCAN_TXFQS_TFFL_Pos
è

	)

4536 
	#FDCAN_TXFQS_TFFL
 
FDCAN_TXFQS_TFFL_Msk


	)

4537 
	#FDCAN_TXFQS_TFGI_Pos
 (8U)

	)

4538 
	#FDCAN_TXFQS_TFGI_Msk
 (0x3UL << 
FDCAN_TXFQS_TFGI_Pos
è

	)

4539 
	#FDCAN_TXFQS_TFGI
 
FDCAN_TXFQS_TFGI_Msk


	)

4540 
	#FDCAN_TXFQS_TFQPI_Pos
 (16U)

	)

4541 
	#FDCAN_TXFQS_TFQPI_Msk
 (0x3UL << 
FDCAN_TXFQS_TFQPI_Pos
è

	)

4542 
	#FDCAN_TXFQS_TFQPI
 
FDCAN_TXFQS_TFQPI_Msk


	)

4543 
	#FDCAN_TXFQS_TFQF_Pos
 (21U)

	)

4544 
	#FDCAN_TXFQS_TFQF_Msk
 (0x1UL << 
FDCAN_TXFQS_TFQF_Pos
è

	)

4545 
	#FDCAN_TXFQS_TFQF
 
FDCAN_TXFQS_TFQF_Msk


	)

4548 
	#FDCAN_TXBRP_TRP_Pos
 (0U)

	)

4549 
	#FDCAN_TXBRP_TRP_Msk
 (0x7UL << 
FDCAN_TXBRP_TRP_Pos
è

	)

4550 
	#FDCAN_TXBRP_TRP
 
FDCAN_TXBRP_TRP_Msk


	)

4553 
	#FDCAN_TXBAR_AR_Pos
 (0U)

	)

4554 
	#FDCAN_TXBAR_AR_Msk
 (0x7UL << 
FDCAN_TXBAR_AR_Pos
è

	)

4555 
	#FDCAN_TXBAR_AR
 
FDCAN_TXBAR_AR_Msk


	)

4558 
	#FDCAN_TXBCR_CR_Pos
 (0U)

	)

4559 
	#FDCAN_TXBCR_CR_Msk
 (0x7UL << 
FDCAN_TXBCR_CR_Pos
è

	)

4560 
	#FDCAN_TXBCR_CR
 
FDCAN_TXBCR_CR_Msk


	)

4563 
	#FDCAN_TXBTO_TO_Pos
 (0U)

	)

4564 
	#FDCAN_TXBTO_TO_Msk
 (0x7UL << 
FDCAN_TXBTO_TO_Pos
è

	)

4565 
	#FDCAN_TXBTO_TO
 
FDCAN_TXBTO_TO_Msk


	)

4568 
	#FDCAN_TXBCF_CF_Pos
 (0U)

	)

4569 
	#FDCAN_TXBCF_CF_Msk
 (0x7UL << 
FDCAN_TXBCF_CF_Pos
è

	)

4570 
	#FDCAN_TXBCF_CF
 
FDCAN_TXBCF_CF_Msk


	)

4573 
	#FDCAN_TXBTIE_TIE_Pos
 (0U)

	)

4574 
	#FDCAN_TXBTIE_TIE_Msk
 (0x7UL << 
FDCAN_TXBTIE_TIE_Pos
è

	)

4575 
	#FDCAN_TXBTIE_TIE
 
FDCAN_TXBTIE_TIE_Msk


	)

4578 
	#FDCAN_TXBCIE_CFIE_Pos
 (0U)

	)

4579 
	#FDCAN_TXBCIE_CFIE_Msk
 (0x7UL << 
FDCAN_TXBCIE_CFIE_Pos
è

	)

4580 
	#FDCAN_TXBCIE_CFIE
 
FDCAN_TXBCIE_CFIE_Msk


	)

4583 
	#FDCAN_TXEFS_EFFL_Pos
 (0U)

	)

4584 
	#FDCAN_TXEFS_EFFL_Msk
 (0x7UL << 
FDCAN_TXEFS_EFFL_Pos
è

	)

4585 
	#FDCAN_TXEFS_EFFL
 
FDCAN_TXEFS_EFFL_Msk


	)

4586 
	#FDCAN_TXEFS_EFGI_Pos
 (8U)

	)

4587 
	#FDCAN_TXEFS_EFGI_Msk
 (0x3UL << 
FDCAN_TXEFS_EFGI_Pos
è

	)

4588 
	#FDCAN_TXEFS_EFGI
 
FDCAN_TXEFS_EFGI_Msk


	)

4589 
	#FDCAN_TXEFS_EFPI_Pos
 (16U)

	)

4590 
	#FDCAN_TXEFS_EFPI_Msk
 (0x3UL << 
FDCAN_TXEFS_EFPI_Pos
è

	)

4591 
	#FDCAN_TXEFS_EFPI
 
FDCAN_TXEFS_EFPI_Msk


	)

4592 
	#FDCAN_TXEFS_EFF_Pos
 (24U)

	)

4593 
	#FDCAN_TXEFS_EFF_Msk
 (0x1UL << 
FDCAN_TXEFS_EFF_Pos
è

	)

4594 
	#FDCAN_TXEFS_EFF
 
FDCAN_TXEFS_EFF_Msk


	)

4595 
	#FDCAN_TXEFS_TEFL_Pos
 (25U)

	)

4596 
	#FDCAN_TXEFS_TEFL_Msk
 (0x1UL << 
FDCAN_TXEFS_TEFL_Pos
è

	)

4597 
	#FDCAN_TXEFS_TEFL
 
FDCAN_TXEFS_TEFL_Msk


	)

4600 
	#FDCAN_TXEFA_EFAI_Pos
 (0U)

	)

4601 
	#FDCAN_TXEFA_EFAI_Msk
 (0x3UL << 
FDCAN_TXEFA_EFAI_Pos
è

	)

4602 
	#FDCAN_TXEFA_EFAI
 
FDCAN_TXEFA_EFAI_Msk


	)

4607 
	#FDCAN_CKDIV_PDIV_Pos
 (0U)

	)

4608 
	#FDCAN_CKDIV_PDIV_Msk
 (0xFUL << 
FDCAN_CKDIV_PDIV_Pos
è

	)

4609 
	#FDCAN_CKDIV_PDIV
 
FDCAN_CKDIV_PDIV_Msk


	)

4617 
	#FLASH_ACR_LATENCY_Pos
 (0U)

	)

4618 
	#FLASH_ACR_LATENCY_Msk
 (0xFUL << 
FLASH_ACR_LATENCY_Pos
è

	)

4619 
	#FLASH_ACR_LATENCY
 
FLASH_ACR_LATENCY_Msk


	)

4620 
	#FLASH_ACR_LATENCY_0WS
 (0x00000000U)

	)

4621 
	#FLASH_ACR_LATENCY_1WS
 (0x00000001U)

	)

4622 
	#FLASH_ACR_LATENCY_2WS
 (0x00000002U)

	)

4623 
	#FLASH_ACR_LATENCY_3WS
 (0x00000003U)

	)

4624 
	#FLASH_ACR_LATENCY_4WS
 (0x00000004U)

	)

4625 
	#FLASH_ACR_LATENCY_5WS
 (0x00000005U)

	)

4626 
	#FLASH_ACR_LATENCY_6WS
 (0x00000006U)

	)

4627 
	#FLASH_ACR_LATENCY_7WS
 (0x00000007U)

	)

4628 
	#FLASH_ACR_LATENCY_8WS
 (0x00000008U)

	)

4629 
	#FLASH_ACR_LATENCY_9WS
 (0x00000009U)

	)

4630 
	#FLASH_ACR_LATENCY_10WS
 (0x0000000AU)

	)

4631 
	#FLASH_ACR_LATENCY_11WS
 (0x0000000BU)

	)

4632 
	#FLASH_ACR_LATENCY_12WS
 (0x0000000CU)

	)

4633 
	#FLASH_ACR_LATENCY_13WS
 (0x0000000DU)

	)

4634 
	#FLASH_ACR_LATENCY_14WS
 (0x0000000EU)

	)

4635 
	#FLASH_ACR_LATENCY_15WS
 (0x0000000FU)

	)

4636 
	#FLASH_ACR_PRFTEN_Pos
 (8U)

	)

4637 
	#FLASH_ACR_PRFTEN_Msk
 (0x1UL << 
FLASH_ACR_PRFTEN_Pos
è

	)

4638 
	#FLASH_ACR_PRFTEN
 
FLASH_ACR_PRFTEN_Msk


	)

4639 
	#FLASH_ACR_ICEN_Pos
 (9U)

	)

4640 
	#FLASH_ACR_ICEN_Msk
 (0x1UL << 
FLASH_ACR_ICEN_Pos
è

	)

4641 
	#FLASH_ACR_ICEN
 
FLASH_ACR_ICEN_Msk


	)

4642 
	#FLASH_ACR_DCEN_Pos
 (10U)

	)

4643 
	#FLASH_ACR_DCEN_Msk
 (0x1UL << 
FLASH_ACR_DCEN_Pos
è

	)

4644 
	#FLASH_ACR_DCEN
 
FLASH_ACR_DCEN_Msk


	)

4645 
	#FLASH_ACR_ICRST_Pos
 (11U)

	)

4646 
	#FLASH_ACR_ICRST_Msk
 (0x1UL << 
FLASH_ACR_ICRST_Pos
è

	)

4647 
	#FLASH_ACR_ICRST
 
FLASH_ACR_ICRST_Msk


	)

4648 
	#FLASH_ACR_DCRST_Pos
 (12U)

	)

4649 
	#FLASH_ACR_DCRST_Msk
 (0x1UL << 
FLASH_ACR_DCRST_Pos
è

	)

4650 
	#FLASH_ACR_DCRST
 
FLASH_ACR_DCRST_Msk


	)

4651 
	#FLASH_ACR_RUN_PD_Pos
 (13U)

	)

4652 
	#FLASH_ACR_RUN_PD_Msk
 (0x1UL << 
FLASH_ACR_RUN_PD_Pos
è

	)

4653 
	#FLASH_ACR_RUN_PD
 
FLASH_ACR_RUN_PD_Msk


	)

4654 
	#FLASH_ACR_SLEEP_PD_Pos
 (14U)

	)

4655 
	#FLASH_ACR_SLEEP_PD_Msk
 (0x1UL << 
FLASH_ACR_SLEEP_PD_Pos
è

	)

4656 
	#FLASH_ACR_SLEEP_PD
 
FLASH_ACR_SLEEP_PD_Msk


	)

4657 
	#FLASH_ACR_DBG_SWEN_Pos
 (18U)

	)

4658 
	#FLASH_ACR_DBG_SWEN_Msk
 (0x1UL << 
FLASH_ACR_DBG_SWEN_Pos
è

	)

4659 
	#FLASH_ACR_DBG_SWEN
 
FLASH_ACR_DBG_SWEN_Msk


	)

4662 
	#FLASH_SR_EOP_Pos
 (0U)

	)

4663 
	#FLASH_SR_EOP_Msk
 (0x1UL << 
FLASH_SR_EOP_Pos
è

	)

4664 
	#FLASH_SR_EOP
 
FLASH_SR_EOP_Msk


	)

4665 
	#FLASH_SR_OPERR_Pos
 (1U)

	)

4666 
	#FLASH_SR_OPERR_Msk
 (0x1UL << 
FLASH_SR_OPERR_Pos
è

	)

4667 
	#FLASH_SR_OPERR
 
FLASH_SR_OPERR_Msk


	)

4668 
	#FLASH_SR_PROGERR_Pos
 (3U)

	)

4669 
	#FLASH_SR_PROGERR_Msk
 (0x1UL << 
FLASH_SR_PROGERR_Pos
è

	)

4670 
	#FLASH_SR_PROGERR
 
FLASH_SR_PROGERR_Msk


	)

4671 
	#FLASH_SR_WRPERR_Pos
 (4U)

	)

4672 
	#FLASH_SR_WRPERR_Msk
 (0x1UL << 
FLASH_SR_WRPERR_Pos
è

	)

4673 
	#FLASH_SR_WRPERR
 
FLASH_SR_WRPERR_Msk


	)

4674 
	#FLASH_SR_PGAERR_Pos
 (5U)

	)

4675 
	#FLASH_SR_PGAERR_Msk
 (0x1UL << 
FLASH_SR_PGAERR_Pos
è

	)

4676 
	#FLASH_SR_PGAERR
 
FLASH_SR_PGAERR_Msk


	)

4677 
	#FLASH_SR_SIZERR_Pos
 (6U)

	)

4678 
	#FLASH_SR_SIZERR_Msk
 (0x1UL << 
FLASH_SR_SIZERR_Pos
è

	)

4679 
	#FLASH_SR_SIZERR
 
FLASH_SR_SIZERR_Msk


	)

4680 
	#FLASH_SR_PGSERR_Pos
 (7U)

	)

4681 
	#FLASH_SR_PGSERR_Msk
 (0x1UL << 
FLASH_SR_PGSERR_Pos
è

	)

4682 
	#FLASH_SR_PGSERR
 
FLASH_SR_PGSERR_Msk


	)

4683 
	#FLASH_SR_MISERR_Pos
 (8U)

	)

4684 
	#FLASH_SR_MISERR_Msk
 (0x1UL << 
FLASH_SR_MISERR_Pos
è

	)

4685 
	#FLASH_SR_MISERR
 
FLASH_SR_MISERR_Msk


	)

4686 
	#FLASH_SR_FASTERR_Pos
 (9U)

	)

4687 
	#FLASH_SR_FASTERR_Msk
 (0x1UL << 
FLASH_SR_FASTERR_Pos
è

	)

4688 
	#FLASH_SR_FASTERR
 
FLASH_SR_FASTERR_Msk


	)

4689 
	#FLASH_SR_RDERR_Pos
 (14U)

	)

4690 
	#FLASH_SR_RDERR_Msk
 (0x1UL << 
FLASH_SR_RDERR_Pos
è

	)

4691 
	#FLASH_SR_RDERR
 
FLASH_SR_RDERR_Msk


	)

4692 
	#FLASH_SR_OPTVERR_Pos
 (15U)

	)

4693 
	#FLASH_SR_OPTVERR_Msk
 (0x1UL << 
FLASH_SR_OPTVERR_Pos
è

	)

4694 
	#FLASH_SR_OPTVERR
 
FLASH_SR_OPTVERR_Msk


	)

4695 
	#FLASH_SR_BSY_Pos
 (16U)

	)

4696 
	#FLASH_SR_BSY_Msk
 (0x1UL << 
FLASH_SR_BSY_Pos
è

	)

4697 
	#FLASH_SR_BSY
 
FLASH_SR_BSY_Msk


	)

4700 
	#FLASH_CR_PG_Pos
 (0U)

	)

4701 
	#FLASH_CR_PG_Msk
 (0x1UL << 
FLASH_CR_PG_Pos
è

	)

4702 
	#FLASH_CR_PG
 
FLASH_CR_PG_Msk


	)

4703 
	#FLASH_CR_PER_Pos
 (1U)

	)

4704 
	#FLASH_CR_PER_Msk
 (0x1UL << 
FLASH_CR_PER_Pos
è

	)

4705 
	#FLASH_CR_PER
 
FLASH_CR_PER_Msk


	)

4706 
	#FLASH_CR_MER1_Pos
 (2U)

	)

4707 
	#FLASH_CR_MER1_Msk
 (0x1UL << 
FLASH_CR_MER1_Pos
è

	)

4708 
	#FLASH_CR_MER1
 
FLASH_CR_MER1_Msk


	)

4709 
	#FLASH_CR_PNB_Pos
 (3U)

	)

4710 
	#FLASH_CR_PNB_Msk
 (0x3FUL << 
FLASH_CR_PNB_Pos
è

	)

4711 
	#FLASH_CR_PNB
 
FLASH_CR_PNB_Msk


	)

4712 
	#FLASH_CR_STRT_Pos
 (16U)

	)

4713 
	#FLASH_CR_STRT_Msk
 (0x1UL << 
FLASH_CR_STRT_Pos
è

	)

4714 
	#FLASH_CR_STRT
 
FLASH_CR_STRT_Msk


	)

4715 
	#FLASH_CR_OPTSTRT_Pos
 (17U)

	)

4716 
	#FLASH_CR_OPTSTRT_Msk
 (0x1UL << 
FLASH_CR_OPTSTRT_Pos
è

	)

4717 
	#FLASH_CR_OPTSTRT
 
FLASH_CR_OPTSTRT_Msk


	)

4718 
	#FLASH_CR_FSTPG_Pos
 (18U)

	)

4719 
	#FLASH_CR_FSTPG_Msk
 (0x1UL << 
FLASH_CR_FSTPG_Pos
è

	)

4720 
	#FLASH_CR_FSTPG
 
FLASH_CR_FSTPG_Msk


	)

4721 
	#FLASH_CR_EOPIE_Pos
 (24U)

	)

4722 
	#FLASH_CR_EOPIE_Msk
 (0x1UL << 
FLASH_CR_EOPIE_Pos
è

	)

4723 
	#FLASH_CR_EOPIE
 
FLASH_CR_EOPIE_Msk


	)

4724 
	#FLASH_CR_ERRIE_Pos
 (25U)

	)

4725 
	#FLASH_CR_ERRIE_Msk
 (0x1UL << 
FLASH_CR_ERRIE_Pos
è

	)

4726 
	#FLASH_CR_ERRIE
 
FLASH_CR_ERRIE_Msk


	)

4727 
	#FLASH_CR_RDERRIE_Pos
 (26U)

	)

4728 
	#FLASH_CR_RDERRIE_Msk
 (0x1UL << 
FLASH_CR_RDERRIE_Pos
è

	)

4729 
	#FLASH_CR_RDERRIE
 
FLASH_CR_RDERRIE_Msk


	)

4730 
	#FLASH_CR_OBL_LAUNCH_Pos
 (27U)

	)

4731 
	#FLASH_CR_OBL_LAUNCH_Msk
 (0x1UL << 
FLASH_CR_OBL_LAUNCH_Pos
è

	)

4732 
	#FLASH_CR_OBL_LAUNCH
 
FLASH_CR_OBL_LAUNCH_Msk


	)

4733 
	#FLASH_CR_SEC_PROT1_Pos
 (28U)

	)

4734 
	#FLASH_CR_SEC_PROT1_Msk
 (0x1UL << 
FLASH_CR_SEC_PROT1_Pos
è

	)

4735 
	#FLASH_CR_SEC_PROT1
 
FLASH_CR_SEC_PROT1_Msk


	)

4736 
	#FLASH_CR_OPTLOCK_Pos
 (30U)

	)

4737 
	#FLASH_CR_OPTLOCK_Msk
 (0x1UL << 
FLASH_CR_OPTLOCK_Pos
è

	)

4738 
	#FLASH_CR_OPTLOCK
 
FLASH_CR_OPTLOCK_Msk


	)

4739 
	#FLASH_CR_LOCK_Pos
 (31U)

	)

4740 
	#FLASH_CR_LOCK_Msk
 (0x1UL << 
FLASH_CR_LOCK_Pos
è

	)

4741 
	#FLASH_CR_LOCK
 
FLASH_CR_LOCK_Msk


	)

4744 
	#FLASH_ECCR_ADDR_ECC_Pos
 (0U)

	)

4745 
	#FLASH_ECCR_ADDR_ECC_Msk
 (0x3FFFFUL << 
FLASH_ECCR_ADDR_ECC_Pos
)

	)

4746 
	#FLASH_ECCR_ADDR_ECC
 
FLASH_ECCR_ADDR_ECC_Msk


	)

4747 
	#FLASH_ECCR_SYSF_ECC_Pos
 (22U)

	)

4748 
	#FLASH_ECCR_SYSF_ECC_Msk
 (0x1UL << 
FLASH_ECCR_SYSF_ECC_Pos
è

	)

4749 
	#FLASH_ECCR_SYSF_ECC
 
FLASH_ECCR_SYSF_ECC_Msk


	)

4750 
	#FLASH_ECCR_ECCIE_Pos
 (24U)

	)

4751 
	#FLASH_ECCR_ECCIE_Msk
 (0x1UL << 
FLASH_ECCR_ECCIE_Pos
è

	)

4752 
	#FLASH_ECCR_ECCIE
 
FLASH_ECCR_ECCIE_Msk


	)

4753 
	#FLASH_ECCR_ECCC_Pos
 (30U)

	)

4754 
	#FLASH_ECCR_ECCC_Msk
 (0x1UL << 
FLASH_ECCR_ECCC_Pos
è

	)

4755 
	#FLASH_ECCR_ECCC
 
FLASH_ECCR_ECCC_Msk


	)

4756 
	#FLASH_ECCR_ECCD_Pos
 (31U)

	)

4757 
	#FLASH_ECCR_ECCD_Msk
 (0x1UL << 
FLASH_ECCR_ECCD_Pos
è

	)

4758 
	#FLASH_ECCR_ECCD
 
FLASH_ECCR_ECCD_Msk


	)

4761 
	#FLASH_OPTR_RDP_Pos
 (0U)

	)

4762 
	#FLASH_OPTR_RDP_Msk
 (0xFFUL << 
FLASH_OPTR_RDP_Pos
è

	)

4763 
	#FLASH_OPTR_RDP
 
FLASH_OPTR_RDP_Msk


	)

4764 
	#FLASH_OPTR_BOR_LEV_Pos
 (8U)

	)

4765 
	#FLASH_OPTR_BOR_LEV_Msk
 (0x7UL << 
FLASH_OPTR_BOR_LEV_Pos
è

	)

4766 
	#FLASH_OPTR_BOR_LEV
 
FLASH_OPTR_BOR_LEV_Msk


	)

4767 
	#FLASH_OPTR_BOR_LEV_0
 (0x0UL << 
FLASH_OPTR_BOR_LEV_Pos
è

	)

4768 
	#FLASH_OPTR_BOR_LEV_1
 (0x1UL << 
FLASH_OPTR_BOR_LEV_Pos
è

	)

4769 
	#FLASH_OPTR_BOR_LEV_2
 (0x2UL << 
FLASH_OPTR_BOR_LEV_Pos
è

	)

4770 
	#FLASH_OPTR_BOR_LEV_3
 (0x3UL << 
FLASH_OPTR_BOR_LEV_Pos
è

	)

4771 
	#FLASH_OPTR_BOR_LEV_4
 (0x4UL << 
FLASH_OPTR_BOR_LEV_Pos
è

	)

4772 
	#FLASH_OPTR_nRST_STOP_Pos
 (12U)

	)

4773 
	#FLASH_OPTR_nRST_STOP_Msk
 (0x1UL << 
FLASH_OPTR_nRST_STOP_Pos
è

	)

4774 
	#FLASH_OPTR_nRST_STOP
 
FLASH_OPTR_nRST_STOP_Msk


	)

4775 
	#FLASH_OPTR_nRST_STDBY_Pos
 (13U)

	)

4776 
	#FLASH_OPTR_nRST_STDBY_Msk
 (0x1UL << 
FLASH_OPTR_nRST_STDBY_Pos
è

	)

4777 
	#FLASH_OPTR_nRST_STDBY
 
FLASH_OPTR_nRST_STDBY_Msk


	)

4778 
	#FLASH_OPTR_nRST_SHDW_Pos
 (14U)

	)

4779 
	#FLASH_OPTR_nRST_SHDW_Msk
 (0x1UL << 
FLASH_OPTR_nRST_SHDW_Pos
è

	)

4780 
	#FLASH_OPTR_nRST_SHDW
 
FLASH_OPTR_nRST_SHDW_Msk


	)

4781 
	#FLASH_OPTR_IWDG_SW_Pos
 (16U)

	)

4782 
	#FLASH_OPTR_IWDG_SW_Msk
 (0x1UL << 
FLASH_OPTR_IWDG_SW_Pos
è

	)

4783 
	#FLASH_OPTR_IWDG_SW
 
FLASH_OPTR_IWDG_SW_Msk


	)

4784 
	#FLASH_OPTR_IWDG_STOP_Pos
 (17U)

	)

4785 
	#FLASH_OPTR_IWDG_STOP_Msk
 (0x1UL << 
FLASH_OPTR_IWDG_STOP_Pos
è

	)

4786 
	#FLASH_OPTR_IWDG_STOP
 
FLASH_OPTR_IWDG_STOP_Msk


	)

4787 
	#FLASH_OPTR_IWDG_STDBY_Pos
 (18U)

	)

4788 
	#FLASH_OPTR_IWDG_STDBY_Msk
 (0x1UL << 
FLASH_OPTR_IWDG_STDBY_Pos
è

	)

4789 
	#FLASH_OPTR_IWDG_STDBY
 
FLASH_OPTR_IWDG_STDBY_Msk


	)

4790 
	#FLASH_OPTR_WWDG_SW_Pos
 (19U)

	)

4791 
	#FLASH_OPTR_WWDG_SW_Msk
 (0x1UL << 
FLASH_OPTR_WWDG_SW_Pos
è

	)

4792 
	#FLASH_OPTR_WWDG_SW
 
FLASH_OPTR_WWDG_SW_Msk


	)

4793 
	#FLASH_OPTR_nBOOT1_Pos
 (23U)

	)

4794 
	#FLASH_OPTR_nBOOT1_Msk
 (0x1UL << 
FLASH_OPTR_nBOOT1_Pos
è

	)

4795 
	#FLASH_OPTR_nBOOT1
 
FLASH_OPTR_nBOOT1_Msk


	)

4796 
	#FLASH_OPTR_SRAM_PE_Pos
 (24U)

	)

4797 
	#FLASH_OPTR_SRAM_PE_Msk
 (0x1UL << 
FLASH_OPTR_SRAM_PE_Pos
è

	)

4798 
	#FLASH_OPTR_SRAM_PE
 
FLASH_OPTR_SRAM_PE_Msk


	)

4799 
	#FLASH_OPTR_CCMSRAM_RST_Pos
 (25U)

	)

4800 
	#FLASH_OPTR_CCMSRAM_RST_Msk
 (0x1UL << 
FLASH_OPTR_CCMSRAM_RST_Pos
)

	)

4801 
	#FLASH_OPTR_CCMSRAM_RST
 
FLASH_OPTR_CCMSRAM_RST_Msk


	)

4802 
	#FLASH_OPTR_nSWBOOT0_Pos
 (26U)

	)

4803 
	#FLASH_OPTR_nSWBOOT0_Msk
 (0x1UL << 
FLASH_OPTR_nSWBOOT0_Pos
è

	)

4804 
	#FLASH_OPTR_nSWBOOT0
 
FLASH_OPTR_nSWBOOT0_Msk


	)

4805 
	#FLASH_OPTR_nBOOT0_Pos
 (27U)

	)

4806 
	#FLASH_OPTR_nBOOT0_Msk
 (0x1UL << 
FLASH_OPTR_nBOOT0_Pos
è

	)

4807 
	#FLASH_OPTR_nBOOT0
 
FLASH_OPTR_nBOOT0_Msk


	)

4808 
	#FLASH_OPTR_NRST_MODE_Pos
 (28U)

	)

4809 
	#FLASH_OPTR_NRST_MODE_Msk
 (0x3UL << 
FLASH_OPTR_NRST_MODE_Pos
è

	)

4810 
	#FLASH_OPTR_NRST_MODE
 
FLASH_OPTR_NRST_MODE_Msk


	)

4811 
	#FLASH_OPTR_NRST_MODE_0
 (0x1UL << 
FLASH_OPTR_NRST_MODE_Pos
è

	)

4812 
	#FLASH_OPTR_NRST_MODE_1
 (0x2UL << 
FLASH_OPTR_NRST_MODE_Pos
è

	)

4813 
	#FLASH_OPTR_IRHEN_Pos
 (30U)

	)

4814 
	#FLASH_OPTR_IRHEN_Msk
 (0x1UL << 
FLASH_OPTR_IRHEN_Pos
è

	)

4815 
	#FLASH_OPTR_IRHEN
 
FLASH_OPTR_IRHEN_Msk


	)

4818 
	#FLASH_PCROP1SR_PCROP1_STRT_Pos
 (0U)

	)

4819 
	#FLASH_PCROP1SR_PCROP1_STRT_Msk
 (0x3FFFUL << 
FLASH_PCROP1SR_PCROP1_STRT_Pos
)

	)

4820 
	#FLASH_PCROP1SR_PCROP1_STRT
 
FLASH_PCROP1SR_PCROP1_STRT_Msk


	)

4823 
	#FLASH_PCROP1ER_PCROP1_END_Pos
 (0U)

	)

4824 
	#FLASH_PCROP1ER_PCROP1_END_Msk
 (0x3FFFUL << 
FLASH_PCROP1ER_PCROP1_END_Pos
)

	)

4825 
	#FLASH_PCROP1ER_PCROP1_END
 
FLASH_PCROP1ER_PCROP1_END_Msk


	)

4826 
	#FLASH_PCROP1ER_PCROP_RDP_Pos
 (31U)

	)

4827 
	#FLASH_PCROP1ER_PCROP_RDP_Msk
 (0x1UL << 
FLASH_PCROP1ER_PCROP_RDP_Pos
)

	)

4828 
	#FLASH_PCROP1ER_PCROP_RDP
 
FLASH_PCROP1ER_PCROP_RDP_Msk


	)

4831 
	#FLASH_WRP1AR_WRP1A_STRT_Pos
 (0U)

	)

4832 
	#FLASH_WRP1AR_WRP1A_STRT_Msk
 (0x3FUL << 
FLASH_WRP1AR_WRP1A_STRT_Pos
)

	)

4833 
	#FLASH_WRP1AR_WRP1A_STRT
 
FLASH_WRP1AR_WRP1A_STRT_Msk


	)

4834 
	#FLASH_WRP1AR_WRP1A_END_Pos
 (16U)

	)

4835 
	#FLASH_WRP1AR_WRP1A_END_Msk
 (0x3FUL << 
FLASH_WRP1AR_WRP1A_END_Pos
)

	)

4836 
	#FLASH_WRP1AR_WRP1A_END
 
FLASH_WRP1AR_WRP1A_END_Msk


	)

4839 
	#FLASH_WRP1BR_WRP1B_STRT_Pos
 (0U)

	)

4840 
	#FLASH_WRP1BR_WRP1B_STRT_Msk
 (0x3FUL << 
FLASH_WRP1BR_WRP1B_STRT_Pos
)

	)

4841 
	#FLASH_WRP1BR_WRP1B_STRT
 
FLASH_WRP1BR_WRP1B_STRT_Msk


	)

4842 
	#FLASH_WRP1BR_WRP1B_END_Pos
 (16U)

	)

4843 
	#FLASH_WRP1BR_WRP1B_END_Msk
 (0x3FUL << 
FLASH_WRP1BR_WRP1B_END_Pos
)

	)

4844 
	#FLASH_WRP1BR_WRP1B_END
 
FLASH_WRP1BR_WRP1B_END_Msk


	)

4848 
	#FLASH_SEC1R_SEC_SIZE1_Pos
 (0U)

	)

4849 
	#FLASH_SEC1R_SEC_SIZE1_Msk
 (0x7FUL << 
FLASH_SEC1R_SEC_SIZE1_Pos
)

	)

4850 
	#FLASH_SEC1R_SEC_SIZE1
 
FLASH_SEC1R_SEC_SIZE1_Msk


	)

4851 
	#FLASH_SEC1R_BOOT_LOCK_Pos
 (16U)

	)

4852 
	#FLASH_SEC1R_BOOT_LOCK_Msk
 (0x1UL << 
FLASH_SEC1R_BOOT_LOCK_Pos
)

	)

4853 
	#FLASH_SEC1R_BOOT_LOCK
 
FLASH_SEC1R_BOOT_LOCK_Msk


	)

4862 
	#FMAC_X1BUFCFG_X1_BASE_Pos
 (0U)

	)

4863 
	#FMAC_X1BUFCFG_X1_BASE_Msk
 (0xFFUL << 
FMAC_X1BUFCFG_X1_BASE_Pos
è

	)

4864 
	#FMAC_X1BUFCFG_X1_BASE
 
FMAC_X1BUFCFG_X1_BASE_Msk


	)

4865 
	#FMAC_X1BUFCFG_X1_BUF_SIZE_Pos
 (8U)

	)

4866 
	#FMAC_X1BUFCFG_X1_BUF_SIZE_Msk
 (0xFFUL << 
FMAC_X1BUFCFG_X1_BUF_SIZE_Pos
)

	)

4867 
	#FMAC_X1BUFCFG_X1_BUF_SIZE
 
FMAC_X1BUFCFG_X1_BUF_SIZE_Msk


	)

4868 
	#FMAC_X1BUFCFG_FULL_WM_Pos
 (24U)

	)

4869 
	#FMAC_X1BUFCFG_FULL_WM_Msk
 (0x3UL << 
FMAC_X1BUFCFG_FULL_WM_Pos
è

	)

4870 
	#FMAC_X1BUFCFG_FULL_WM
 
FMAC_X1BUFCFG_FULL_WM_Msk


	)

4872 
	#FMAC_X2BUFCFG_X2_BASE_Pos
 (0U)

	)

4873 
	#FMAC_X2BUFCFG_X2_BASE_Msk
 (0xFFUL << 
FMAC_X2BUFCFG_X2_BASE_Pos
è

	)

4874 
	#FMAC_X2BUFCFG_X2_BASE
 
FMAC_X2BUFCFG_X2_BASE_Msk


	)

4875 
	#FMAC_X2BUFCFG_X2_BUF_SIZE_Pos
 (8U)

	)

4876 
	#FMAC_X2BUFCFG_X2_BUF_SIZE_Msk
 (0xFFUL << 
FMAC_X2BUFCFG_X2_BUF_SIZE_Pos
)

	)

4877 
	#FMAC_X2BUFCFG_X2_BUF_SIZE
 
FMAC_X2BUFCFG_X2_BUF_SIZE_Msk


	)

4879 
	#FMAC_YBUFCFG_Y_BASE_Pos
 (0U)

	)

4880 
	#FMAC_YBUFCFG_Y_BASE_Msk
 (0xFFUL << 
FMAC_YBUFCFG_Y_BASE_Pos
è

	)

4881 
	#FMAC_YBUFCFG_Y_BASE
 
FMAC_YBUFCFG_Y_BASE_Msk


	)

4882 
	#FMAC_YBUFCFG_Y_BUF_SIZE_Pos
 (8U)

	)

4883 
	#FMAC_YBUFCFG_Y_BUF_SIZE_Msk
 (0xFFUL << 
FMAC_YBUFCFG_Y_BUF_SIZE_Pos
è

	)

4884 
	#FMAC_YBUFCFG_Y_BUF_SIZE
 
FMAC_YBUFCFG_Y_BUF_SIZE_Msk


	)

4885 
	#FMAC_YBUFCFG_EMPTY_WM_Pos
 (24U)

	)

4886 
	#FMAC_YBUFCFG_EMPTY_WM_Msk
 (0x3UL << 
FMAC_YBUFCFG_EMPTY_WM_Pos
è

	)

4887 
	#FMAC_YBUFCFG_EMPTY_WM
 
FMAC_YBUFCFG_EMPTY_WM_Msk


	)

4889 
	#FMAC_PARAM_P_Pos
 (0U)

	)

4890 
	#FMAC_PARAM_P_Msk
 (0xFFUL << 
FMAC_PARAM_P_Pos
è

	)

4891 
	#FMAC_PARAM_P
 
FMAC_PARAM_P_Msk


	)

4892 
	#FMAC_PARAM_Q_Pos
 (8U)

	)

4893 
	#FMAC_PARAM_Q_Msk
 (0xFFUL << 
FMAC_PARAM_Q_Pos
è

	)

4894 
	#FMAC_PARAM_Q
 
FMAC_PARAM_Q_Msk


	)

4895 
	#FMAC_PARAM_R_Pos
 (16U)

	)

4896 
	#FMAC_PARAM_R_Msk
 (0xFFUL << 
FMAC_PARAM_R_Pos
è

	)

4897 
	#FMAC_PARAM_R
 
FMAC_PARAM_R_Msk


	)

4898 
	#FMAC_PARAM_FUNC_Pos
 (24U)

	)

4899 
	#FMAC_PARAM_FUNC_Msk
 (0x7FUL << 
FMAC_PARAM_FUNC_Pos
è

	)

4900 
	#FMAC_PARAM_FUNC
 
FMAC_PARAM_FUNC_Msk


	)

4901 
	#FMAC_PARAM_FUNC_0
 (0x1UL << 
FMAC_PARAM_FUNC_Pos
è

	)

4902 
	#FMAC_PARAM_FUNC_1
 (0x2UL << 
FMAC_PARAM_FUNC_Pos
è

	)

4903 
	#FMAC_PARAM_FUNC_2
 (0x4UL << 
FMAC_PARAM_FUNC_Pos
è

	)

4904 
	#FMAC_PARAM_FUNC_3
 (0x8UL << 
FMAC_PARAM_FUNC_Pos
è

	)

4905 
	#FMAC_PARAM_FUNC_4
 (0x10UL << 
FMAC_PARAM_FUNC_Pos
è

	)

4906 
	#FMAC_PARAM_FUNC_5
 (0x20UL << 
FMAC_PARAM_FUNC_Pos
è

	)

4907 
	#FMAC_PARAM_FUNC_6
 (0x40UL << 
FMAC_PARAM_FUNC_Pos
è

	)

4908 
	#FMAC_PARAM_START_Pos
 (31U)

	)

4909 
	#FMAC_PARAM_START_Msk
 (0x1UL << 
FMAC_PARAM_START_Pos
è

	)

4910 
	#FMAC_PARAM_START
 
FMAC_PARAM_START_Msk


	)

4912 
	#FMAC_CR_RIEN_Pos
 (0U)

	)

4913 
	#FMAC_CR_RIEN_Msk
 (0x1UL << 
FMAC_CR_RIEN_Pos
è

	)

4914 
	#FMAC_CR_RIEN
 
FMAC_CR_RIEN_Msk


	)

4915 
	#FMAC_CR_WIEN_Pos
 (1U)

	)

4916 
	#FMAC_CR_WIEN_Msk
 (0x1UL << 
FMAC_CR_WIEN_Pos
è

	)

4917 
	#FMAC_CR_WIEN
 
FMAC_CR_WIEN_Msk


	)

4918 
	#FMAC_CR_OVFLIEN_Pos
 (2U)

	)

4919 
	#FMAC_CR_OVFLIEN_Msk
 (0x1UL << 
FMAC_CR_OVFLIEN_Pos
è

	)

4920 
	#FMAC_CR_OVFLIEN
 
FMAC_CR_OVFLIEN_Msk


	)

4921 
	#FMAC_CR_UNFLIEN_Pos
 (3U)

	)

4922 
	#FMAC_CR_UNFLIEN_Msk
 (0x1UL << 
FMAC_CR_UNFLIEN_Pos
è

	)

4923 
	#FMAC_CR_UNFLIEN
 
FMAC_CR_UNFLIEN_Msk


	)

4924 
	#FMAC_CR_SATIEN_Pos
 (4U)

	)

4925 
	#FMAC_CR_SATIEN_Msk
 (0x1UL << 
FMAC_CR_SATIEN_Pos
è

	)

4926 
	#FMAC_CR_SATIEN
 
FMAC_CR_SATIEN_Msk


	)

4927 
	#FMAC_CR_DMAREN_Pos
 (8U)

	)

4928 
	#FMAC_CR_DMAREN_Msk
 (0x1UL << 
FMAC_CR_DMAREN_Pos
è

	)

4929 
	#FMAC_CR_DMAREN
 
FMAC_CR_DMAREN_Msk


	)

4930 
	#FMAC_CR_DMAWEN_Pos
 (9U)

	)

4931 
	#FMAC_CR_DMAWEN_Msk
 (0x1UL << 
FMAC_CR_DMAWEN_Pos
è

	)

4932 
	#FMAC_CR_DMAWEN
 
FMAC_CR_DMAWEN_Msk


	)

4933 
	#FMAC_CR_CLIPEN_Pos
 (15U)

	)

4934 
	#FMAC_CR_CLIPEN_Msk
 (0x1UL << 
FMAC_CR_CLIPEN_Pos
è

	)

4935 
	#FMAC_CR_CLIPEN
 
FMAC_CR_CLIPEN_Msk


	)

4936 
	#FMAC_CR_RESET_Pos
 (16U)

	)

4937 
	#FMAC_CR_RESET_Msk
 (0x1UL << 
FMAC_CR_RESET_Pos
è

	)

4938 
	#FMAC_CR_RESET
 
FMAC_CR_RESET_Msk


	)

4940 
	#FMAC_SR_YEMPTY_Pos
 (0U)

	)

4941 
	#FMAC_SR_YEMPTY_Msk
 (0x1UL << 
FMAC_SR_YEMPTY_Pos
è

	)

4942 
	#FMAC_SR_YEMPTY
 
FMAC_SR_YEMPTY_Msk


	)

4943 
	#FMAC_SR_X1FULL_Pos
 (1U)

	)

4944 
	#FMAC_SR_X1FULL_Msk
 (0x1UL << 
FMAC_SR_X1FULL_Pos
è

	)

4945 
	#FMAC_SR_X1FULL
 
FMAC_SR_X1FULL_Msk


	)

4946 
	#FMAC_SR_OVFL_Pos
 (8U)

	)

4947 
	#FMAC_SR_OVFL_Msk
 (0x1UL << 
FMAC_SR_OVFL_Pos
è

	)

4948 
	#FMAC_SR_OVFL
 
FMAC_SR_OVFL_Msk


	)

4949 
	#FMAC_SR_UNFL_Pos
 (9U)

	)

4950 
	#FMAC_SR_UNFL_Msk
 (0x1UL << 
FMAC_SR_UNFL_Pos
è

	)

4951 
	#FMAC_SR_UNFL
 
FMAC_SR_UNFL_Msk


	)

4952 
	#FMAC_SR_SAT_Pos
 (10U)

	)

4953 
	#FMAC_SR_SAT_Msk
 (0x1UL << 
FMAC_SR_SAT_Pos
è

	)

4954 
	#FMAC_SR_SAT
 
FMAC_SR_SAT_Msk


	)

4956 
	#FMAC_WDATA_WDATA_Pos
 (0U)

	)

4957 
	#FMAC_WDATA_WDATA_Msk
 (0xFFFFUL << 
FMAC_WDATA_WDATA_Pos
è

	)

4958 
	#FMAC_WDATA_WDATA
 
FMAC_WDATA_WDATA_Msk


	)

4960 
	#FMAC_RDATA_RDATA_Pos
 (0U)

	)

4961 
	#FMAC_RDATA_RDATA_Msk
 (0xFFFFUL << 
FMAC_RDATA_RDATA_Pos
è

	)

4962 
	#FMAC_RDATA_RDATA
 
FMAC_RDATA_RDATA_Msk


	)

4971 
	#GPIO_MODER_MODE0_Pos
 (0U)

	)

4972 
	#GPIO_MODER_MODE0_Msk
 (0x3UL << 
GPIO_MODER_MODE0_Pos
è

	)

4973 
	#GPIO_MODER_MODE0
 
GPIO_MODER_MODE0_Msk


	)

4974 
	#GPIO_MODER_MODE0_0
 (0x1UL << 
GPIO_MODER_MODE0_Pos
è

	)

4975 
	#GPIO_MODER_MODE0_1
 (0x2UL << 
GPIO_MODER_MODE0_Pos
è

	)

4976 
	#GPIO_MODER_MODE1_Pos
 (2U)

	)

4977 
	#GPIO_MODER_MODE1_Msk
 (0x3UL << 
GPIO_MODER_MODE1_Pos
è

	)

4978 
	#GPIO_MODER_MODE1
 
GPIO_MODER_MODE1_Msk


	)

4979 
	#GPIO_MODER_MODE1_0
 (0x1UL << 
GPIO_MODER_MODE1_Pos
è

	)

4980 
	#GPIO_MODER_MODE1_1
 (0x2UL << 
GPIO_MODER_MODE1_Pos
è

	)

4981 
	#GPIO_MODER_MODE2_Pos
 (4U)

	)

4982 
	#GPIO_MODER_MODE2_Msk
 (0x3UL << 
GPIO_MODER_MODE2_Pos
è

	)

4983 
	#GPIO_MODER_MODE2
 
GPIO_MODER_MODE2_Msk


	)

4984 
	#GPIO_MODER_MODE2_0
 (0x1UL << 
GPIO_MODER_MODE2_Pos
è

	)

4985 
	#GPIO_MODER_MODE2_1
 (0x2UL << 
GPIO_MODER_MODE2_Pos
è

	)

4986 
	#GPIO_MODER_MODE3_Pos
 (6U)

	)

4987 
	#GPIO_MODER_MODE3_Msk
 (0x3UL << 
GPIO_MODER_MODE3_Pos
è

	)

4988 
	#GPIO_MODER_MODE3
 
GPIO_MODER_MODE3_Msk


	)

4989 
	#GPIO_MODER_MODE3_0
 (0x1UL << 
GPIO_MODER_MODE3_Pos
è

	)

4990 
	#GPIO_MODER_MODE3_1
 (0x2UL << 
GPIO_MODER_MODE3_Pos
è

	)

4991 
	#GPIO_MODER_MODE4_Pos
 (8U)

	)

4992 
	#GPIO_MODER_MODE4_Msk
 (0x3UL << 
GPIO_MODER_MODE4_Pos
è

	)

4993 
	#GPIO_MODER_MODE4
 
GPIO_MODER_MODE4_Msk


	)

4994 
	#GPIO_MODER_MODE4_0
 (0x1UL << 
GPIO_MODER_MODE4_Pos
è

	)

4995 
	#GPIO_MODER_MODE4_1
 (0x2UL << 
GPIO_MODER_MODE4_Pos
è

	)

4996 
	#GPIO_MODER_MODE5_Pos
 (10U)

	)

4997 
	#GPIO_MODER_MODE5_Msk
 (0x3UL << 
GPIO_MODER_MODE5_Pos
è

	)

4998 
	#GPIO_MODER_MODE5
 
GPIO_MODER_MODE5_Msk


	)

4999 
	#GPIO_MODER_MODE5_0
 (0x1UL << 
GPIO_MODER_MODE5_Pos
è

	)

5000 
	#GPIO_MODER_MODE5_1
 (0x2UL << 
GPIO_MODER_MODE5_Pos
è

	)

5001 
	#GPIO_MODER_MODE6_Pos
 (12U)

	)

5002 
	#GPIO_MODER_MODE6_Msk
 (0x3UL << 
GPIO_MODER_MODE6_Pos
è

	)

5003 
	#GPIO_MODER_MODE6
 
GPIO_MODER_MODE6_Msk


	)

5004 
	#GPIO_MODER_MODE6_0
 (0x1UL << 
GPIO_MODER_MODE6_Pos
è

	)

5005 
	#GPIO_MODER_MODE6_1
 (0x2UL << 
GPIO_MODER_MODE6_Pos
è

	)

5006 
	#GPIO_MODER_MODE7_Pos
 (14U)

	)

5007 
	#GPIO_MODER_MODE7_Msk
 (0x3UL << 
GPIO_MODER_MODE7_Pos
è

	)

5008 
	#GPIO_MODER_MODE7
 
GPIO_MODER_MODE7_Msk


	)

5009 
	#GPIO_MODER_MODE7_0
 (0x1UL << 
GPIO_MODER_MODE7_Pos
è

	)

5010 
	#GPIO_MODER_MODE7_1
 (0x2UL << 
GPIO_MODER_MODE7_Pos
è

	)

5011 
	#GPIO_MODER_MODE8_Pos
 (16U)

	)

5012 
	#GPIO_MODER_MODE8_Msk
 (0x3UL << 
GPIO_MODER_MODE8_Pos
è

	)

5013 
	#GPIO_MODER_MODE8
 
GPIO_MODER_MODE8_Msk


	)

5014 
	#GPIO_MODER_MODE8_0
 (0x1UL << 
GPIO_MODER_MODE8_Pos
è

	)

5015 
	#GPIO_MODER_MODE8_1
 (0x2UL << 
GPIO_MODER_MODE8_Pos
è

	)

5016 
	#GPIO_MODER_MODE9_Pos
 (18U)

	)

5017 
	#GPIO_MODER_MODE9_Msk
 (0x3UL << 
GPIO_MODER_MODE9_Pos
è

	)

5018 
	#GPIO_MODER_MODE9
 
GPIO_MODER_MODE9_Msk


	)

5019 
	#GPIO_MODER_MODE9_0
 (0x1UL << 
GPIO_MODER_MODE9_Pos
è

	)

5020 
	#GPIO_MODER_MODE9_1
 (0x2UL << 
GPIO_MODER_MODE9_Pos
è

	)

5021 
	#GPIO_MODER_MODE10_Pos
 (20U)

	)

5022 
	#GPIO_MODER_MODE10_Msk
 (0x3UL << 
GPIO_MODER_MODE10_Pos
è

	)

5023 
	#GPIO_MODER_MODE10
 
GPIO_MODER_MODE10_Msk


	)

5024 
	#GPIO_MODER_MODE10_0
 (0x1UL << 
GPIO_MODER_MODE10_Pos
è

	)

5025 
	#GPIO_MODER_MODE10_1
 (0x2UL << 
GPIO_MODER_MODE10_Pos
è

	)

5026 
	#GPIO_MODER_MODE11_Pos
 (22U)

	)

5027 
	#GPIO_MODER_MODE11_Msk
 (0x3UL << 
GPIO_MODER_MODE11_Pos
è

	)

5028 
	#GPIO_MODER_MODE11
 
GPIO_MODER_MODE11_Msk


	)

5029 
	#GPIO_MODER_MODE11_0
 (0x1UL << 
GPIO_MODER_MODE11_Pos
è

	)

5030 
	#GPIO_MODER_MODE11_1
 (0x2UL << 
GPIO_MODER_MODE11_Pos
è

	)

5031 
	#GPIO_MODER_MODE12_Pos
 (24U)

	)

5032 
	#GPIO_MODER_MODE12_Msk
 (0x3UL << 
GPIO_MODER_MODE12_Pos
è

	)

5033 
	#GPIO_MODER_MODE12
 
GPIO_MODER_MODE12_Msk


	)

5034 
	#GPIO_MODER_MODE12_0
 (0x1UL << 
GPIO_MODER_MODE12_Pos
è

	)

5035 
	#GPIO_MODER_MODE12_1
 (0x2UL << 
GPIO_MODER_MODE12_Pos
è

	)

5036 
	#GPIO_MODER_MODE13_Pos
 (26U)

	)

5037 
	#GPIO_MODER_MODE13_Msk
 (0x3UL << 
GPIO_MODER_MODE13_Pos
è

	)

5038 
	#GPIO_MODER_MODE13
 
GPIO_MODER_MODE13_Msk


	)

5039 
	#GPIO_MODER_MODE13_0
 (0x1UL << 
GPIO_MODER_MODE13_Pos
è

	)

5040 
	#GPIO_MODER_MODE13_1
 (0x2UL << 
GPIO_MODER_MODE13_Pos
è

	)

5041 
	#GPIO_MODER_MODE14_Pos
 (28U)

	)

5042 
	#GPIO_MODER_MODE14_Msk
 (0x3UL << 
GPIO_MODER_MODE14_Pos
è

	)

5043 
	#GPIO_MODER_MODE14
 
GPIO_MODER_MODE14_Msk


	)

5044 
	#GPIO_MODER_MODE14_0
 (0x1UL << 
GPIO_MODER_MODE14_Pos
è

	)

5045 
	#GPIO_MODER_MODE14_1
 (0x2UL << 
GPIO_MODER_MODE14_Pos
è

	)

5046 
	#GPIO_MODER_MODE15_Pos
 (30U)

	)

5047 
	#GPIO_MODER_MODE15_Msk
 (0x3UL << 
GPIO_MODER_MODE15_Pos
è

	)

5048 
	#GPIO_MODER_MODE15
 
GPIO_MODER_MODE15_Msk


	)

5049 
	#GPIO_MODER_MODE15_0
 (0x1UL << 
GPIO_MODER_MODE15_Pos
è

	)

5050 
	#GPIO_MODER_MODE15_1
 (0x2UL << 
GPIO_MODER_MODE15_Pos
è

	)

5053 
	#GPIO_MODER_MODER0
 
GPIO_MODER_MODE0


	)

5054 
	#GPIO_MODER_MODER0_0
 
GPIO_MODER_MODE0_0


	)

5055 
	#GPIO_MODER_MODER0_1
 
GPIO_MODER_MODE0_1


	)

5056 
	#GPIO_MODER_MODER1
 
GPIO_MODER_MODE1


	)

5057 
	#GPIO_MODER_MODER1_0
 
GPIO_MODER_MODE1_0


	)

5058 
	#GPIO_MODER_MODER1_1
 
GPIO_MODER_MODE1_1


	)

5059 
	#GPIO_MODER_MODER2
 
GPIO_MODER_MODE2


	)

5060 
	#GPIO_MODER_MODER2_0
 
GPIO_MODER_MODE2_0


	)

5061 
	#GPIO_MODER_MODER2_1
 
GPIO_MODER_MODE2_1


	)

5062 
	#GPIO_MODER_MODER3
 
GPIO_MODER_MODE3


	)

5063 
	#GPIO_MODER_MODER3_0
 
GPIO_MODER_MODE3_0


	)

5064 
	#GPIO_MODER_MODER3_1
 
GPIO_MODER_MODE3_1


	)

5065 
	#GPIO_MODER_MODER4
 
GPIO_MODER_MODE4


	)

5066 
	#GPIO_MODER_MODER4_0
 
GPIO_MODER_MODE4_0


	)

5067 
	#GPIO_MODER_MODER4_1
 
GPIO_MODER_MODE4_1


	)

5068 
	#GPIO_MODER_MODER5
 
GPIO_MODER_MODE5


	)

5069 
	#GPIO_MODER_MODER5_0
 
GPIO_MODER_MODE5_0


	)

5070 
	#GPIO_MODER_MODER5_1
 
GPIO_MODER_MODE5_1


	)

5071 
	#GPIO_MODER_MODER6
 
GPIO_MODER_MODE6


	)

5072 
	#GPIO_MODER_MODER6_0
 
GPIO_MODER_MODE6_0


	)

5073 
	#GPIO_MODER_MODER6_1
 
GPIO_MODER_MODE6_1


	)

5074 
	#GPIO_MODER_MODER7
 
GPIO_MODER_MODE7


	)

5075 
	#GPIO_MODER_MODER7_0
 
GPIO_MODER_MODE7_0


	)

5076 
	#GPIO_MODER_MODER7_1
 
GPIO_MODER_MODE7_1


	)

5077 
	#GPIO_MODER_MODER8
 
GPIO_MODER_MODE8


	)

5078 
	#GPIO_MODER_MODER8_0
 
GPIO_MODER_MODE8_0


	)

5079 
	#GPIO_MODER_MODER8_1
 
GPIO_MODER_MODE8_1


	)

5080 
	#GPIO_MODER_MODER9
 
GPIO_MODER_MODE9


	)

5081 
	#GPIO_MODER_MODER9_0
 
GPIO_MODER_MODE9_0


	)

5082 
	#GPIO_MODER_MODER9_1
 
GPIO_MODER_MODE9_1


	)

5083 
	#GPIO_MODER_MODER10
 
GPIO_MODER_MODE10


	)

5084 
	#GPIO_MODER_MODER10_0
 
GPIO_MODER_MODE10_0


	)

5085 
	#GPIO_MODER_MODER10_1
 
GPIO_MODER_MODE10_1


	)

5086 
	#GPIO_MODER_MODER11
 
GPIO_MODER_MODE11


	)

5087 
	#GPIO_MODER_MODER11_0
 
GPIO_MODER_MODE11_0


	)

5088 
	#GPIO_MODER_MODER11_1
 
GPIO_MODER_MODE11_1


	)

5089 
	#GPIO_MODER_MODER12
 
GPIO_MODER_MODE12


	)

5090 
	#GPIO_MODER_MODER12_0
 
GPIO_MODER_MODE12_0


	)

5091 
	#GPIO_MODER_MODER12_1
 
GPIO_MODER_MODE12_1


	)

5092 
	#GPIO_MODER_MODER13
 
GPIO_MODER_MODE13


	)

5093 
	#GPIO_MODER_MODER13_0
 
GPIO_MODER_MODE13_0


	)

5094 
	#GPIO_MODER_MODER13_1
 
GPIO_MODER_MODE13_1


	)

5095 
	#GPIO_MODER_MODER14
 
GPIO_MODER_MODE14


	)

5096 
	#GPIO_MODER_MODER14_0
 
GPIO_MODER_MODE14_0


	)

5097 
	#GPIO_MODER_MODER14_1
 
GPIO_MODER_MODE14_1


	)

5098 
	#GPIO_MODER_MODER15
 
GPIO_MODER_MODE15


	)

5099 
	#GPIO_MODER_MODER15_0
 
GPIO_MODER_MODE15_0


	)

5100 
	#GPIO_MODER_MODER15_1
 
GPIO_MODER_MODE15_1


	)

5103 
	#GPIO_OTYPER_OT0_Pos
 (0U)

	)

5104 
	#GPIO_OTYPER_OT0_Msk
 (0x1UL << 
GPIO_OTYPER_OT0_Pos
è

	)

5105 
	#GPIO_OTYPER_OT0
 
GPIO_OTYPER_OT0_Msk


	)

5106 
	#GPIO_OTYPER_OT1_Pos
 (1U)

	)

5107 
	#GPIO_OTYPER_OT1_Msk
 (0x1UL << 
GPIO_OTYPER_OT1_Pos
è

	)

5108 
	#GPIO_OTYPER_OT1
 
GPIO_OTYPER_OT1_Msk


	)

5109 
	#GPIO_OTYPER_OT2_Pos
 (2U)

	)

5110 
	#GPIO_OTYPER_OT2_Msk
 (0x1UL << 
GPIO_OTYPER_OT2_Pos
è

	)

5111 
	#GPIO_OTYPER_OT2
 
GPIO_OTYPER_OT2_Msk


	)

5112 
	#GPIO_OTYPER_OT3_Pos
 (3U)

	)

5113 
	#GPIO_OTYPER_OT3_Msk
 (0x1UL << 
GPIO_OTYPER_OT3_Pos
è

	)

5114 
	#GPIO_OTYPER_OT3
 
GPIO_OTYPER_OT3_Msk


	)

5115 
	#GPIO_OTYPER_OT4_Pos
 (4U)

	)

5116 
	#GPIO_OTYPER_OT4_Msk
 (0x1UL << 
GPIO_OTYPER_OT4_Pos
è

	)

5117 
	#GPIO_OTYPER_OT4
 
GPIO_OTYPER_OT4_Msk


	)

5118 
	#GPIO_OTYPER_OT5_Pos
 (5U)

	)

5119 
	#GPIO_OTYPER_OT5_Msk
 (0x1UL << 
GPIO_OTYPER_OT5_Pos
è

	)

5120 
	#GPIO_OTYPER_OT5
 
GPIO_OTYPER_OT5_Msk


	)

5121 
	#GPIO_OTYPER_OT6_Pos
 (6U)

	)

5122 
	#GPIO_OTYPER_OT6_Msk
 (0x1UL << 
GPIO_OTYPER_OT6_Pos
è

	)

5123 
	#GPIO_OTYPER_OT6
 
GPIO_OTYPER_OT6_Msk


	)

5124 
	#GPIO_OTYPER_OT7_Pos
 (7U)

	)

5125 
	#GPIO_OTYPER_OT7_Msk
 (0x1UL << 
GPIO_OTYPER_OT7_Pos
è

	)

5126 
	#GPIO_OTYPER_OT7
 
GPIO_OTYPER_OT7_Msk


	)

5127 
	#GPIO_OTYPER_OT8_Pos
 (8U)

	)

5128 
	#GPIO_OTYPER_OT8_Msk
 (0x1UL << 
GPIO_OTYPER_OT8_Pos
è

	)

5129 
	#GPIO_OTYPER_OT8
 
GPIO_OTYPER_OT8_Msk


	)

5130 
	#GPIO_OTYPER_OT9_Pos
 (9U)

	)

5131 
	#GPIO_OTYPER_OT9_Msk
 (0x1UL << 
GPIO_OTYPER_OT9_Pos
è

	)

5132 
	#GPIO_OTYPER_OT9
 
GPIO_OTYPER_OT9_Msk


	)

5133 
	#GPIO_OTYPER_OT10_Pos
 (10U)

	)

5134 
	#GPIO_OTYPER_OT10_Msk
 (0x1UL << 
GPIO_OTYPER_OT10_Pos
è

	)

5135 
	#GPIO_OTYPER_OT10
 
GPIO_OTYPER_OT10_Msk


	)

5136 
	#GPIO_OTYPER_OT11_Pos
 (11U)

	)

5137 
	#GPIO_OTYPER_OT11_Msk
 (0x1UL << 
GPIO_OTYPER_OT11_Pos
è

	)

5138 
	#GPIO_OTYPER_OT11
 
GPIO_OTYPER_OT11_Msk


	)

5139 
	#GPIO_OTYPER_OT12_Pos
 (12U)

	)

5140 
	#GPIO_OTYPER_OT12_Msk
 (0x1UL << 
GPIO_OTYPER_OT12_Pos
è

	)

5141 
	#GPIO_OTYPER_OT12
 
GPIO_OTYPER_OT12_Msk


	)

5142 
	#GPIO_OTYPER_OT13_Pos
 (13U)

	)

5143 
	#GPIO_OTYPER_OT13_Msk
 (0x1UL << 
GPIO_OTYPER_OT13_Pos
è

	)

5144 
	#GPIO_OTYPER_OT13
 
GPIO_OTYPER_OT13_Msk


	)

5145 
	#GPIO_OTYPER_OT14_Pos
 (14U)

	)

5146 
	#GPIO_OTYPER_OT14_Msk
 (0x1UL << 
GPIO_OTYPER_OT14_Pos
è

	)

5147 
	#GPIO_OTYPER_OT14
 
GPIO_OTYPER_OT14_Msk


	)

5148 
	#GPIO_OTYPER_OT15_Pos
 (15U)

	)

5149 
	#GPIO_OTYPER_OT15_Msk
 (0x1UL << 
GPIO_OTYPER_OT15_Pos
è

	)

5150 
	#GPIO_OTYPER_OT15
 
GPIO_OTYPER_OT15_Msk


	)

5153 
	#GPIO_OTYPER_OT_0
 
GPIO_OTYPER_OT0


	)

5154 
	#GPIO_OTYPER_OT_1
 
GPIO_OTYPER_OT1


	)

5155 
	#GPIO_OTYPER_OT_2
 
GPIO_OTYPER_OT2


	)

5156 
	#GPIO_OTYPER_OT_3
 
GPIO_OTYPER_OT3


	)

5157 
	#GPIO_OTYPER_OT_4
 
GPIO_OTYPER_OT4


	)

5158 
	#GPIO_OTYPER_OT_5
 
GPIO_OTYPER_OT5


	)

5159 
	#GPIO_OTYPER_OT_6
 
GPIO_OTYPER_OT6


	)

5160 
	#GPIO_OTYPER_OT_7
 
GPIO_OTYPER_OT7


	)

5161 
	#GPIO_OTYPER_OT_8
 
GPIO_OTYPER_OT8


	)

5162 
	#GPIO_OTYPER_OT_9
 
GPIO_OTYPER_OT9


	)

5163 
	#GPIO_OTYPER_OT_10
 
GPIO_OTYPER_OT10


	)

5164 
	#GPIO_OTYPER_OT_11
 
GPIO_OTYPER_OT11


	)

5165 
	#GPIO_OTYPER_OT_12
 
GPIO_OTYPER_OT12


	)

5166 
	#GPIO_OTYPER_OT_13
 
GPIO_OTYPER_OT13


	)

5167 
	#GPIO_OTYPER_OT_14
 
GPIO_OTYPER_OT14


	)

5168 
	#GPIO_OTYPER_OT_15
 
GPIO_OTYPER_OT15


	)

5171 
	#GPIO_OSPEEDR_OSPEED0_Pos
 (0U)

	)

5172 
	#GPIO_OSPEEDR_OSPEED0_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED0_Pos
è

	)

5173 
	#GPIO_OSPEEDR_OSPEED0
 
GPIO_OSPEEDR_OSPEED0_Msk


	)

5174 
	#GPIO_OSPEEDR_OSPEED0_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED0_Pos
è

	)

5175 
	#GPIO_OSPEEDR_OSPEED0_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED0_Pos
è

	)

5176 
	#GPIO_OSPEEDR_OSPEED1_Pos
 (2U)

	)

5177 
	#GPIO_OSPEEDR_OSPEED1_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED1_Pos
è

	)

5178 
	#GPIO_OSPEEDR_OSPEED1
 
GPIO_OSPEEDR_OSPEED1_Msk


	)

5179 
	#GPIO_OSPEEDR_OSPEED1_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED1_Pos
è

	)

5180 
	#GPIO_OSPEEDR_OSPEED1_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED1_Pos
è

	)

5181 
	#GPIO_OSPEEDR_OSPEED2_Pos
 (4U)

	)

5182 
	#GPIO_OSPEEDR_OSPEED2_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED2_Pos
è

	)

5183 
	#GPIO_OSPEEDR_OSPEED2
 
GPIO_OSPEEDR_OSPEED2_Msk


	)

5184 
	#GPIO_OSPEEDR_OSPEED2_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED2_Pos
è

	)

5185 
	#GPIO_OSPEEDR_OSPEED2_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED2_Pos
è

	)

5186 
	#GPIO_OSPEEDR_OSPEED3_Pos
 (6U)

	)

5187 
	#GPIO_OSPEEDR_OSPEED3_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED3_Pos
è

	)

5188 
	#GPIO_OSPEEDR_OSPEED3
 
GPIO_OSPEEDR_OSPEED3_Msk


	)

5189 
	#GPIO_OSPEEDR_OSPEED3_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED3_Pos
è

	)

5190 
	#GPIO_OSPEEDR_OSPEED3_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED3_Pos
è

	)

5191 
	#GPIO_OSPEEDR_OSPEED4_Pos
 (8U)

	)

5192 
	#GPIO_OSPEEDR_OSPEED4_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED4_Pos
è

	)

5193 
	#GPIO_OSPEEDR_OSPEED4
 
GPIO_OSPEEDR_OSPEED4_Msk


	)

5194 
	#GPIO_OSPEEDR_OSPEED4_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED4_Pos
è

	)

5195 
	#GPIO_OSPEEDR_OSPEED4_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED4_Pos
è

	)

5196 
	#GPIO_OSPEEDR_OSPEED5_Pos
 (10U)

	)

5197 
	#GPIO_OSPEEDR_OSPEED5_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED5_Pos
è

	)

5198 
	#GPIO_OSPEEDR_OSPEED5
 
GPIO_OSPEEDR_OSPEED5_Msk


	)

5199 
	#GPIO_OSPEEDR_OSPEED5_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED5_Pos
è

	)

5200 
	#GPIO_OSPEEDR_OSPEED5_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED5_Pos
è

	)

5201 
	#GPIO_OSPEEDR_OSPEED6_Pos
 (12U)

	)

5202 
	#GPIO_OSPEEDR_OSPEED6_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED6_Pos
è

	)

5203 
	#GPIO_OSPEEDR_OSPEED6
 
GPIO_OSPEEDR_OSPEED6_Msk


	)

5204 
	#GPIO_OSPEEDR_OSPEED6_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED6_Pos
è

	)

5205 
	#GPIO_OSPEEDR_OSPEED6_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED6_Pos
è

	)

5206 
	#GPIO_OSPEEDR_OSPEED7_Pos
 (14U)

	)

5207 
	#GPIO_OSPEEDR_OSPEED7_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED7_Pos
è

	)

5208 
	#GPIO_OSPEEDR_OSPEED7
 
GPIO_OSPEEDR_OSPEED7_Msk


	)

5209 
	#GPIO_OSPEEDR_OSPEED7_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED7_Pos
è

	)

5210 
	#GPIO_OSPEEDR_OSPEED7_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED7_Pos
è

	)

5211 
	#GPIO_OSPEEDR_OSPEED8_Pos
 (16U)

	)

5212 
	#GPIO_OSPEEDR_OSPEED8_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED8_Pos
è

	)

5213 
	#GPIO_OSPEEDR_OSPEED8
 
GPIO_OSPEEDR_OSPEED8_Msk


	)

5214 
	#GPIO_OSPEEDR_OSPEED8_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED8_Pos
è

	)

5215 
	#GPIO_OSPEEDR_OSPEED8_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED8_Pos
è

	)

5216 
	#GPIO_OSPEEDR_OSPEED9_Pos
 (18U)

	)

5217 
	#GPIO_OSPEEDR_OSPEED9_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED9_Pos
è

	)

5218 
	#GPIO_OSPEEDR_OSPEED9
 
GPIO_OSPEEDR_OSPEED9_Msk


	)

5219 
	#GPIO_OSPEEDR_OSPEED9_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED9_Pos
è

	)

5220 
	#GPIO_OSPEEDR_OSPEED9_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED9_Pos
è

	)

5221 
	#GPIO_OSPEEDR_OSPEED10_Pos
 (20U)

	)

5222 
	#GPIO_OSPEEDR_OSPEED10_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED10_Pos
è

	)

5223 
	#GPIO_OSPEEDR_OSPEED10
 
GPIO_OSPEEDR_OSPEED10_Msk


	)

5224 
	#GPIO_OSPEEDR_OSPEED10_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED10_Pos
è

	)

5225 
	#GPIO_OSPEEDR_OSPEED10_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED10_Pos
è

	)

5226 
	#GPIO_OSPEEDR_OSPEED11_Pos
 (22U)

	)

5227 
	#GPIO_OSPEEDR_OSPEED11_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED11_Pos
è

	)

5228 
	#GPIO_OSPEEDR_OSPEED11
 
GPIO_OSPEEDR_OSPEED11_Msk


	)

5229 
	#GPIO_OSPEEDR_OSPEED11_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED11_Pos
è

	)

5230 
	#GPIO_OSPEEDR_OSPEED11_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED11_Pos
è

	)

5231 
	#GPIO_OSPEEDR_OSPEED12_Pos
 (24U)

	)

5232 
	#GPIO_OSPEEDR_OSPEED12_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED12_Pos
è

	)

5233 
	#GPIO_OSPEEDR_OSPEED12
 
GPIO_OSPEEDR_OSPEED12_Msk


	)

5234 
	#GPIO_OSPEEDR_OSPEED12_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED12_Pos
è

	)

5235 
	#GPIO_OSPEEDR_OSPEED12_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED12_Pos
è

	)

5236 
	#GPIO_OSPEEDR_OSPEED13_Pos
 (26U)

	)

5237 
	#GPIO_OSPEEDR_OSPEED13_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED13_Pos
è

	)

5238 
	#GPIO_OSPEEDR_OSPEED13
 
GPIO_OSPEEDR_OSPEED13_Msk


	)

5239 
	#GPIO_OSPEEDR_OSPEED13_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED13_Pos
è

	)

5240 
	#GPIO_OSPEEDR_OSPEED13_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED13_Pos
è

	)

5241 
	#GPIO_OSPEEDR_OSPEED14_Pos
 (28U)

	)

5242 
	#GPIO_OSPEEDR_OSPEED14_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED14_Pos
è

	)

5243 
	#GPIO_OSPEEDR_OSPEED14
 
GPIO_OSPEEDR_OSPEED14_Msk


	)

5244 
	#GPIO_OSPEEDR_OSPEED14_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED14_Pos
è

	)

5245 
	#GPIO_OSPEEDR_OSPEED14_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED14_Pos
è

	)

5246 
	#GPIO_OSPEEDR_OSPEED15_Pos
 (30U)

	)

5247 
	#GPIO_OSPEEDR_OSPEED15_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED15_Pos
è

	)

5248 
	#GPIO_OSPEEDR_OSPEED15
 
GPIO_OSPEEDR_OSPEED15_Msk


	)

5249 
	#GPIO_OSPEEDR_OSPEED15_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED15_Pos
è

	)

5250 
	#GPIO_OSPEEDR_OSPEED15_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED15_Pos
è

	)

5253 
	#GPIO_OSPEEDER_OSPEEDR0
 
GPIO_OSPEEDR_OSPEED0


	)

5254 
	#GPIO_OSPEEDER_OSPEEDR0_0
 
GPIO_OSPEEDR_OSPEED0_0


	)

5255 
	#GPIO_OSPEEDER_OSPEEDR0_1
 
GPIO_OSPEEDR_OSPEED0_1


	)

5256 
	#GPIO_OSPEEDER_OSPEEDR1
 
GPIO_OSPEEDR_OSPEED1


	)

5257 
	#GPIO_OSPEEDER_OSPEEDR1_0
 
GPIO_OSPEEDR_OSPEED1_0


	)

5258 
	#GPIO_OSPEEDER_OSPEEDR1_1
 
GPIO_OSPEEDR_OSPEED1_1


	)

5259 
	#GPIO_OSPEEDER_OSPEEDR2
 
GPIO_OSPEEDR_OSPEED2


	)

5260 
	#GPIO_OSPEEDER_OSPEEDR2_0
 
GPIO_OSPEEDR_OSPEED2_0


	)

5261 
	#GPIO_OSPEEDER_OSPEEDR2_1
 
GPIO_OSPEEDR_OSPEED2_1


	)

5262 
	#GPIO_OSPEEDER_OSPEEDR3
 
GPIO_OSPEEDR_OSPEED3


	)

5263 
	#GPIO_OSPEEDER_OSPEEDR3_0
 
GPIO_OSPEEDR_OSPEED3_0


	)

5264 
	#GPIO_OSPEEDER_OSPEEDR3_1
 
GPIO_OSPEEDR_OSPEED3_1


	)

5265 
	#GPIO_OSPEEDER_OSPEEDR4
 
GPIO_OSPEEDR_OSPEED4


	)

5266 
	#GPIO_OSPEEDER_OSPEEDR4_0
 
GPIO_OSPEEDR_OSPEED4_0


	)

5267 
	#GPIO_OSPEEDER_OSPEEDR4_1
 
GPIO_OSPEEDR_OSPEED4_1


	)

5268 
	#GPIO_OSPEEDER_OSPEEDR5
 
GPIO_OSPEEDR_OSPEED5


	)

5269 
	#GPIO_OSPEEDER_OSPEEDR5_0
 
GPIO_OSPEEDR_OSPEED5_0


	)

5270 
	#GPIO_OSPEEDER_OSPEEDR5_1
 
GPIO_OSPEEDR_OSPEED5_1


	)

5271 
	#GPIO_OSPEEDER_OSPEEDR6
 
GPIO_OSPEEDR_OSPEED6


	)

5272 
	#GPIO_OSPEEDER_OSPEEDR6_0
 
GPIO_OSPEEDR_OSPEED6_0


	)

5273 
	#GPIO_OSPEEDER_OSPEEDR6_1
 
GPIO_OSPEEDR_OSPEED6_1


	)

5274 
	#GPIO_OSPEEDER_OSPEEDR7
 
GPIO_OSPEEDR_OSPEED7


	)

5275 
	#GPIO_OSPEEDER_OSPEEDR7_0
 
GPIO_OSPEEDR_OSPEED7_0


	)

5276 
	#GPIO_OSPEEDER_OSPEEDR7_1
 
GPIO_OSPEEDR_OSPEED7_1


	)

5277 
	#GPIO_OSPEEDER_OSPEEDR8
 
GPIO_OSPEEDR_OSPEED8


	)

5278 
	#GPIO_OSPEEDER_OSPEEDR8_0
 
GPIO_OSPEEDR_OSPEED8_0


	)

5279 
	#GPIO_OSPEEDER_OSPEEDR8_1
 
GPIO_OSPEEDR_OSPEED8_1


	)

5280 
	#GPIO_OSPEEDER_OSPEEDR9
 
GPIO_OSPEEDR_OSPEED9


	)

5281 
	#GPIO_OSPEEDER_OSPEEDR9_0
 
GPIO_OSPEEDR_OSPEED9_0


	)

5282 
	#GPIO_OSPEEDER_OSPEEDR9_1
 
GPIO_OSPEEDR_OSPEED9_1


	)

5283 
	#GPIO_OSPEEDER_OSPEEDR10
 
GPIO_OSPEEDR_OSPEED10


	)

5284 
	#GPIO_OSPEEDER_OSPEEDR10_0
 
GPIO_OSPEEDR_OSPEED10_0


	)

5285 
	#GPIO_OSPEEDER_OSPEEDR10_1
 
GPIO_OSPEEDR_OSPEED10_1


	)

5286 
	#GPIO_OSPEEDER_OSPEEDR11
 
GPIO_OSPEEDR_OSPEED11


	)

5287 
	#GPIO_OSPEEDER_OSPEEDR11_0
 
GPIO_OSPEEDR_OSPEED11_0


	)

5288 
	#GPIO_OSPEEDER_OSPEEDR11_1
 
GPIO_OSPEEDR_OSPEED11_1


	)

5289 
	#GPIO_OSPEEDER_OSPEEDR12
 
GPIO_OSPEEDR_OSPEED12


	)

5290 
	#GPIO_OSPEEDER_OSPEEDR12_0
 
GPIO_OSPEEDR_OSPEED12_0


	)

5291 
	#GPIO_OSPEEDER_OSPEEDR12_1
 
GPIO_OSPEEDR_OSPEED12_1


	)

5292 
	#GPIO_OSPEEDER_OSPEEDR13
 
GPIO_OSPEEDR_OSPEED13


	)

5293 
	#GPIO_OSPEEDER_OSPEEDR13_0
 
GPIO_OSPEEDR_OSPEED13_0


	)

5294 
	#GPIO_OSPEEDER_OSPEEDR13_1
 
GPIO_OSPEEDR_OSPEED13_1


	)

5295 
	#GPIO_OSPEEDER_OSPEEDR14
 
GPIO_OSPEEDR_OSPEED14


	)

5296 
	#GPIO_OSPEEDER_OSPEEDR14_0
 
GPIO_OSPEEDR_OSPEED14_0


	)

5297 
	#GPIO_OSPEEDER_OSPEEDR14_1
 
GPIO_OSPEEDR_OSPEED14_1


	)

5298 
	#GPIO_OSPEEDER_OSPEEDR15
 
GPIO_OSPEEDR_OSPEED15


	)

5299 
	#GPIO_OSPEEDER_OSPEEDR15_0
 
GPIO_OSPEEDR_OSPEED15_0


	)

5300 
	#GPIO_OSPEEDER_OSPEEDR15_1
 
GPIO_OSPEEDR_OSPEED15_1


	)

5303 
	#GPIO_PUPDR_PUPD0_Pos
 (0U)

	)

5304 
	#GPIO_PUPDR_PUPD0_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD0_Pos
è

	)

5305 
	#GPIO_PUPDR_PUPD0
 
GPIO_PUPDR_PUPD0_Msk


	)

5306 
	#GPIO_PUPDR_PUPD0_0
 (0x1UL << 
GPIO_PUPDR_PUPD0_Pos
è

	)

5307 
	#GPIO_PUPDR_PUPD0_1
 (0x2UL << 
GPIO_PUPDR_PUPD0_Pos
è

	)

5308 
	#GPIO_PUPDR_PUPD1_Pos
 (2U)

	)

5309 
	#GPIO_PUPDR_PUPD1_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD1_Pos
è

	)

5310 
	#GPIO_PUPDR_PUPD1
 
GPIO_PUPDR_PUPD1_Msk


	)

5311 
	#GPIO_PUPDR_PUPD1_0
 (0x1UL << 
GPIO_PUPDR_PUPD1_Pos
è

	)

5312 
	#GPIO_PUPDR_PUPD1_1
 (0x2UL << 
GPIO_PUPDR_PUPD1_Pos
è

	)

5313 
	#GPIO_PUPDR_PUPD2_Pos
 (4U)

	)

5314 
	#GPIO_PUPDR_PUPD2_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD2_Pos
è

	)

5315 
	#GPIO_PUPDR_PUPD2
 
GPIO_PUPDR_PUPD2_Msk


	)

5316 
	#GPIO_PUPDR_PUPD2_0
 (0x1UL << 
GPIO_PUPDR_PUPD2_Pos
è

	)

5317 
	#GPIO_PUPDR_PUPD2_1
 (0x2UL << 
GPIO_PUPDR_PUPD2_Pos
è

	)

5318 
	#GPIO_PUPDR_PUPD3_Pos
 (6U)

	)

5319 
	#GPIO_PUPDR_PUPD3_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD3_Pos
è

	)

5320 
	#GPIO_PUPDR_PUPD3
 
GPIO_PUPDR_PUPD3_Msk


	)

5321 
	#GPIO_PUPDR_PUPD3_0
 (0x1UL << 
GPIO_PUPDR_PUPD3_Pos
è

	)

5322 
	#GPIO_PUPDR_PUPD3_1
 (0x2UL << 
GPIO_PUPDR_PUPD3_Pos
è

	)

5323 
	#GPIO_PUPDR_PUPD4_Pos
 (8U)

	)

5324 
	#GPIO_PUPDR_PUPD4_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD4_Pos
è

	)

5325 
	#GPIO_PUPDR_PUPD4
 
GPIO_PUPDR_PUPD4_Msk


	)

5326 
	#GPIO_PUPDR_PUPD4_0
 (0x1UL << 
GPIO_PUPDR_PUPD4_Pos
è

	)

5327 
	#GPIO_PUPDR_PUPD4_1
 (0x2UL << 
GPIO_PUPDR_PUPD4_Pos
è

	)

5328 
	#GPIO_PUPDR_PUPD5_Pos
 (10U)

	)

5329 
	#GPIO_PUPDR_PUPD5_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD5_Pos
è

	)

5330 
	#GPIO_PUPDR_PUPD5
 
GPIO_PUPDR_PUPD5_Msk


	)

5331 
	#GPIO_PUPDR_PUPD5_0
 (0x1UL << 
GPIO_PUPDR_PUPD5_Pos
è

	)

5332 
	#GPIO_PUPDR_PUPD5_1
 (0x2UL << 
GPIO_PUPDR_PUPD5_Pos
è

	)

5333 
	#GPIO_PUPDR_PUPD6_Pos
 (12U)

	)

5334 
	#GPIO_PUPDR_PUPD6_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD6_Pos
è

	)

5335 
	#GPIO_PUPDR_PUPD6
 
GPIO_PUPDR_PUPD6_Msk


	)

5336 
	#GPIO_PUPDR_PUPD6_0
 (0x1UL << 
GPIO_PUPDR_PUPD6_Pos
è

	)

5337 
	#GPIO_PUPDR_PUPD6_1
 (0x2UL << 
GPIO_PUPDR_PUPD6_Pos
è

	)

5338 
	#GPIO_PUPDR_PUPD7_Pos
 (14U)

	)

5339 
	#GPIO_PUPDR_PUPD7_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD7_Pos
è

	)

5340 
	#GPIO_PUPDR_PUPD7
 
GPIO_PUPDR_PUPD7_Msk


	)

5341 
	#GPIO_PUPDR_PUPD7_0
 (0x1UL << 
GPIO_PUPDR_PUPD7_Pos
è

	)

5342 
	#GPIO_PUPDR_PUPD7_1
 (0x2UL << 
GPIO_PUPDR_PUPD7_Pos
è

	)

5343 
	#GPIO_PUPDR_PUPD8_Pos
 (16U)

	)

5344 
	#GPIO_PUPDR_PUPD8_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD8_Pos
è

	)

5345 
	#GPIO_PUPDR_PUPD8
 
GPIO_PUPDR_PUPD8_Msk


	)

5346 
	#GPIO_PUPDR_PUPD8_0
 (0x1UL << 
GPIO_PUPDR_PUPD8_Pos
è

	)

5347 
	#GPIO_PUPDR_PUPD8_1
 (0x2UL << 
GPIO_PUPDR_PUPD8_Pos
è

	)

5348 
	#GPIO_PUPDR_PUPD9_Pos
 (18U)

	)

5349 
	#GPIO_PUPDR_PUPD9_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD9_Pos
è

	)

5350 
	#GPIO_PUPDR_PUPD9
 
GPIO_PUPDR_PUPD9_Msk


	)

5351 
	#GPIO_PUPDR_PUPD9_0
 (0x1UL << 
GPIO_PUPDR_PUPD9_Pos
è

	)

5352 
	#GPIO_PUPDR_PUPD9_1
 (0x2UL << 
GPIO_PUPDR_PUPD9_Pos
è

	)

5353 
	#GPIO_PUPDR_PUPD10_Pos
 (20U)

	)

5354 
	#GPIO_PUPDR_PUPD10_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD10_Pos
è

	)

5355 
	#GPIO_PUPDR_PUPD10
 
GPIO_PUPDR_PUPD10_Msk


	)

5356 
	#GPIO_PUPDR_PUPD10_0
 (0x1UL << 
GPIO_PUPDR_PUPD10_Pos
è

	)

5357 
	#GPIO_PUPDR_PUPD10_1
 (0x2UL << 
GPIO_PUPDR_PUPD10_Pos
è

	)

5358 
	#GPIO_PUPDR_PUPD11_Pos
 (22U)

	)

5359 
	#GPIO_PUPDR_PUPD11_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD11_Pos
è

	)

5360 
	#GPIO_PUPDR_PUPD11
 
GPIO_PUPDR_PUPD11_Msk


	)

5361 
	#GPIO_PUPDR_PUPD11_0
 (0x1UL << 
GPIO_PUPDR_PUPD11_Pos
è

	)

5362 
	#GPIO_PUPDR_PUPD11_1
 (0x2UL << 
GPIO_PUPDR_PUPD11_Pos
è

	)

5363 
	#GPIO_PUPDR_PUPD12_Pos
 (24U)

	)

5364 
	#GPIO_PUPDR_PUPD12_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD12_Pos
è

	)

5365 
	#GPIO_PUPDR_PUPD12
 
GPIO_PUPDR_PUPD12_Msk


	)

5366 
	#GPIO_PUPDR_PUPD12_0
 (0x1UL << 
GPIO_PUPDR_PUPD12_Pos
è

	)

5367 
	#GPIO_PUPDR_PUPD12_1
 (0x2UL << 
GPIO_PUPDR_PUPD12_Pos
è

	)

5368 
	#GPIO_PUPDR_PUPD13_Pos
 (26U)

	)

5369 
	#GPIO_PUPDR_PUPD13_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD13_Pos
è

	)

5370 
	#GPIO_PUPDR_PUPD13
 
GPIO_PUPDR_PUPD13_Msk


	)

5371 
	#GPIO_PUPDR_PUPD13_0
 (0x1UL << 
GPIO_PUPDR_PUPD13_Pos
è

	)

5372 
	#GPIO_PUPDR_PUPD13_1
 (0x2UL << 
GPIO_PUPDR_PUPD13_Pos
è

	)

5373 
	#GPIO_PUPDR_PUPD14_Pos
 (28U)

	)

5374 
	#GPIO_PUPDR_PUPD14_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD14_Pos
è

	)

5375 
	#GPIO_PUPDR_PUPD14
 
GPIO_PUPDR_PUPD14_Msk


	)

5376 
	#GPIO_PUPDR_PUPD14_0
 (0x1UL << 
GPIO_PUPDR_PUPD14_Pos
è

	)

5377 
	#GPIO_PUPDR_PUPD14_1
 (0x2UL << 
GPIO_PUPDR_PUPD14_Pos
è

	)

5378 
	#GPIO_PUPDR_PUPD15_Pos
 (30U)

	)

5379 
	#GPIO_PUPDR_PUPD15_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD15_Pos
è

	)

5380 
	#GPIO_PUPDR_PUPD15
 
GPIO_PUPDR_PUPD15_Msk


	)

5381 
	#GPIO_PUPDR_PUPD15_0
 (0x1UL << 
GPIO_PUPDR_PUPD15_Pos
è

	)

5382 
	#GPIO_PUPDR_PUPD15_1
 (0x2UL << 
GPIO_PUPDR_PUPD15_Pos
è

	)

5385 
	#GPIO_PUPDR_PUPDR0
 
GPIO_PUPDR_PUPD0


	)

5386 
	#GPIO_PUPDR_PUPDR0_0
 
GPIO_PUPDR_PUPD0_0


	)

5387 
	#GPIO_PUPDR_PUPDR0_1
 
GPIO_PUPDR_PUPD0_1


	)

5388 
	#GPIO_PUPDR_PUPDR1
 
GPIO_PUPDR_PUPD1


	)

5389 
	#GPIO_PUPDR_PUPDR1_0
 
GPIO_PUPDR_PUPD1_0


	)

5390 
	#GPIO_PUPDR_PUPDR1_1
 
GPIO_PUPDR_PUPD1_1


	)

5391 
	#GPIO_PUPDR_PUPDR2
 
GPIO_PUPDR_PUPD2


	)

5392 
	#GPIO_PUPDR_PUPDR2_0
 
GPIO_PUPDR_PUPD2_0


	)

5393 
	#GPIO_PUPDR_PUPDR2_1
 
GPIO_PUPDR_PUPD2_1


	)

5394 
	#GPIO_PUPDR_PUPDR3
 
GPIO_PUPDR_PUPD3


	)

5395 
	#GPIO_PUPDR_PUPDR3_0
 
GPIO_PUPDR_PUPD3_0


	)

5396 
	#GPIO_PUPDR_PUPDR3_1
 
GPIO_PUPDR_PUPD3_1


	)

5397 
	#GPIO_PUPDR_PUPDR4
 
GPIO_PUPDR_PUPD4


	)

5398 
	#GPIO_PUPDR_PUPDR4_0
 
GPIO_PUPDR_PUPD4_0


	)

5399 
	#GPIO_PUPDR_PUPDR4_1
 
GPIO_PUPDR_PUPD4_1


	)

5400 
	#GPIO_PUPDR_PUPDR5
 
GPIO_PUPDR_PUPD5


	)

5401 
	#GPIO_PUPDR_PUPDR5_0
 
GPIO_PUPDR_PUPD5_0


	)

5402 
	#GPIO_PUPDR_PUPDR5_1
 
GPIO_PUPDR_PUPD5_1


	)

5403 
	#GPIO_PUPDR_PUPDR6
 
GPIO_PUPDR_PUPD6


	)

5404 
	#GPIO_PUPDR_PUPDR6_0
 
GPIO_PUPDR_PUPD6_0


	)

5405 
	#GPIO_PUPDR_PUPDR6_1
 
GPIO_PUPDR_PUPD6_1


	)

5406 
	#GPIO_PUPDR_PUPDR7
 
GPIO_PUPDR_PUPD7


	)

5407 
	#GPIO_PUPDR_PUPDR7_0
 
GPIO_PUPDR_PUPD7_0


	)

5408 
	#GPIO_PUPDR_PUPDR7_1
 
GPIO_PUPDR_PUPD7_1


	)

5409 
	#GPIO_PUPDR_PUPDR8
 
GPIO_PUPDR_PUPD8


	)

5410 
	#GPIO_PUPDR_PUPDR8_0
 
GPIO_PUPDR_PUPD8_0


	)

5411 
	#GPIO_PUPDR_PUPDR8_1
 
GPIO_PUPDR_PUPD8_1


	)

5412 
	#GPIO_PUPDR_PUPDR9
 
GPIO_PUPDR_PUPD9


	)

5413 
	#GPIO_PUPDR_PUPDR9_0
 
GPIO_PUPDR_PUPD9_0


	)

5414 
	#GPIO_PUPDR_PUPDR9_1
 
GPIO_PUPDR_PUPD9_1


	)

5415 
	#GPIO_PUPDR_PUPDR10
 
GPIO_PUPDR_PUPD10


	)

5416 
	#GPIO_PUPDR_PUPDR10_0
 
GPIO_PUPDR_PUPD10_0


	)

5417 
	#GPIO_PUPDR_PUPDR10_1
 
GPIO_PUPDR_PUPD10_1


	)

5418 
	#GPIO_PUPDR_PUPDR11
 
GPIO_PUPDR_PUPD11


	)

5419 
	#GPIO_PUPDR_PUPDR11_0
 
GPIO_PUPDR_PUPD11_0


	)

5420 
	#GPIO_PUPDR_PUPDR11_1
 
GPIO_PUPDR_PUPD11_1


	)

5421 
	#GPIO_PUPDR_PUPDR12
 
GPIO_PUPDR_PUPD12


	)

5422 
	#GPIO_PUPDR_PUPDR12_0
 
GPIO_PUPDR_PUPD12_0


	)

5423 
	#GPIO_PUPDR_PUPDR12_1
 
GPIO_PUPDR_PUPD12_1


	)

5424 
	#GPIO_PUPDR_PUPDR13
 
GPIO_PUPDR_PUPD13


	)

5425 
	#GPIO_PUPDR_PUPDR13_0
 
GPIO_PUPDR_PUPD13_0


	)

5426 
	#GPIO_PUPDR_PUPDR13_1
 
GPIO_PUPDR_PUPD13_1


	)

5427 
	#GPIO_PUPDR_PUPDR14
 
GPIO_PUPDR_PUPD14


	)

5428 
	#GPIO_PUPDR_PUPDR14_0
 
GPIO_PUPDR_PUPD14_0


	)

5429 
	#GPIO_PUPDR_PUPDR14_1
 
GPIO_PUPDR_PUPD14_1


	)

5430 
	#GPIO_PUPDR_PUPDR15
 
GPIO_PUPDR_PUPD15


	)

5431 
	#GPIO_PUPDR_PUPDR15_0
 
GPIO_PUPDR_PUPD15_0


	)

5432 
	#GPIO_PUPDR_PUPDR15_1
 
GPIO_PUPDR_PUPD15_1


	)

5435 
	#GPIO_IDR_ID0_Pos
 (0U)

	)

5436 
	#GPIO_IDR_ID0_Msk
 (0x1UL << 
GPIO_IDR_ID0_Pos
è

	)

5437 
	#GPIO_IDR_ID0
 
GPIO_IDR_ID0_Msk


	)

5438 
	#GPIO_IDR_ID1_Pos
 (1U)

	)

5439 
	#GPIO_IDR_ID1_Msk
 (0x1UL << 
GPIO_IDR_ID1_Pos
è

	)

5440 
	#GPIO_IDR_ID1
 
GPIO_IDR_ID1_Msk


	)

5441 
	#GPIO_IDR_ID2_Pos
 (2U)

	)

5442 
	#GPIO_IDR_ID2_Msk
 (0x1UL << 
GPIO_IDR_ID2_Pos
è

	)

5443 
	#GPIO_IDR_ID2
 
GPIO_IDR_ID2_Msk


	)

5444 
	#GPIO_IDR_ID3_Pos
 (3U)

	)

5445 
	#GPIO_IDR_ID3_Msk
 (0x1UL << 
GPIO_IDR_ID3_Pos
è

	)

5446 
	#GPIO_IDR_ID3
 
GPIO_IDR_ID3_Msk


	)

5447 
	#GPIO_IDR_ID4_Pos
 (4U)

	)

5448 
	#GPIO_IDR_ID4_Msk
 (0x1UL << 
GPIO_IDR_ID4_Pos
è

	)

5449 
	#GPIO_IDR_ID4
 
GPIO_IDR_ID4_Msk


	)

5450 
	#GPIO_IDR_ID5_Pos
 (5U)

	)

5451 
	#GPIO_IDR_ID5_Msk
 (0x1UL << 
GPIO_IDR_ID5_Pos
è

	)

5452 
	#GPIO_IDR_ID5
 
GPIO_IDR_ID5_Msk


	)

5453 
	#GPIO_IDR_ID6_Pos
 (6U)

	)

5454 
	#GPIO_IDR_ID6_Msk
 (0x1UL << 
GPIO_IDR_ID6_Pos
è

	)

5455 
	#GPIO_IDR_ID6
 
GPIO_IDR_ID6_Msk


	)

5456 
	#GPIO_IDR_ID7_Pos
 (7U)

	)

5457 
	#GPIO_IDR_ID7_Msk
 (0x1UL << 
GPIO_IDR_ID7_Pos
è

	)

5458 
	#GPIO_IDR_ID7
 
GPIO_IDR_ID7_Msk


	)

5459 
	#GPIO_IDR_ID8_Pos
 (8U)

	)

5460 
	#GPIO_IDR_ID8_Msk
 (0x1UL << 
GPIO_IDR_ID8_Pos
è

	)

5461 
	#GPIO_IDR_ID8
 
GPIO_IDR_ID8_Msk


	)

5462 
	#GPIO_IDR_ID9_Pos
 (9U)

	)

5463 
	#GPIO_IDR_ID9_Msk
 (0x1UL << 
GPIO_IDR_ID9_Pos
è

	)

5464 
	#GPIO_IDR_ID9
 
GPIO_IDR_ID9_Msk


	)

5465 
	#GPIO_IDR_ID10_Pos
 (10U)

	)

5466 
	#GPIO_IDR_ID10_Msk
 (0x1UL << 
GPIO_IDR_ID10_Pos
è

	)

5467 
	#GPIO_IDR_ID10
 
GPIO_IDR_ID10_Msk


	)

5468 
	#GPIO_IDR_ID11_Pos
 (11U)

	)

5469 
	#GPIO_IDR_ID11_Msk
 (0x1UL << 
GPIO_IDR_ID11_Pos
è

	)

5470 
	#GPIO_IDR_ID11
 
GPIO_IDR_ID11_Msk


	)

5471 
	#GPIO_IDR_ID12_Pos
 (12U)

	)

5472 
	#GPIO_IDR_ID12_Msk
 (0x1UL << 
GPIO_IDR_ID12_Pos
è

	)

5473 
	#GPIO_IDR_ID12
 
GPIO_IDR_ID12_Msk


	)

5474 
	#GPIO_IDR_ID13_Pos
 (13U)

	)

5475 
	#GPIO_IDR_ID13_Msk
 (0x1UL << 
GPIO_IDR_ID13_Pos
è

	)

5476 
	#GPIO_IDR_ID13
 
GPIO_IDR_ID13_Msk


	)

5477 
	#GPIO_IDR_ID14_Pos
 (14U)

	)

5478 
	#GPIO_IDR_ID14_Msk
 (0x1UL << 
GPIO_IDR_ID14_Pos
è

	)

5479 
	#GPIO_IDR_ID14
 
GPIO_IDR_ID14_Msk


	)

5480 
	#GPIO_IDR_ID15_Pos
 (15U)

	)

5481 
	#GPIO_IDR_ID15_Msk
 (0x1UL << 
GPIO_IDR_ID15_Pos
è

	)

5482 
	#GPIO_IDR_ID15
 
GPIO_IDR_ID15_Msk


	)

5485 
	#GPIO_IDR_IDR_0
 
GPIO_IDR_ID0


	)

5486 
	#GPIO_IDR_IDR_1
 
GPIO_IDR_ID1


	)

5487 
	#GPIO_IDR_IDR_2
 
GPIO_IDR_ID2


	)

5488 
	#GPIO_IDR_IDR_3
 
GPIO_IDR_ID3


	)

5489 
	#GPIO_IDR_IDR_4
 
GPIO_IDR_ID4


	)

5490 
	#GPIO_IDR_IDR_5
 
GPIO_IDR_ID5


	)

5491 
	#GPIO_IDR_IDR_6
 
GPIO_IDR_ID6


	)

5492 
	#GPIO_IDR_IDR_7
 
GPIO_IDR_ID7


	)

5493 
	#GPIO_IDR_IDR_8
 
GPIO_IDR_ID8


	)

5494 
	#GPIO_IDR_IDR_9
 
GPIO_IDR_ID9


	)

5495 
	#GPIO_IDR_IDR_10
 
GPIO_IDR_ID10


	)

5496 
	#GPIO_IDR_IDR_11
 
GPIO_IDR_ID11


	)

5497 
	#GPIO_IDR_IDR_12
 
GPIO_IDR_ID12


	)

5498 
	#GPIO_IDR_IDR_13
 
GPIO_IDR_ID13


	)

5499 
	#GPIO_IDR_IDR_14
 
GPIO_IDR_ID14


	)

5500 
	#GPIO_IDR_IDR_15
 
GPIO_IDR_ID15


	)

5503 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_ID0


	)

5504 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_ID1


	)

5505 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_ID2


	)

5506 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_ID3


	)

5507 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_ID4


	)

5508 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_ID5


	)

5509 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_ID6


	)

5510 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_ID7


	)

5511 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_ID8


	)

5512 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_ID9


	)

5513 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_ID10


	)

5514 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_ID11


	)

5515 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_ID12


	)

5516 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_ID13


	)

5517 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_ID14


	)

5518 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_ID15


	)

5521 
	#GPIO_ODR_OD0_Pos
 (0U)

	)

5522 
	#GPIO_ODR_OD0_Msk
 (0x1UL << 
GPIO_ODR_OD0_Pos
è

	)

5523 
	#GPIO_ODR_OD0
 
GPIO_ODR_OD0_Msk


	)

5524 
	#GPIO_ODR_OD1_Pos
 (1U)

	)

5525 
	#GPIO_ODR_OD1_Msk
 (0x1UL << 
GPIO_ODR_OD1_Pos
è

	)

5526 
	#GPIO_ODR_OD1
 
GPIO_ODR_OD1_Msk


	)

5527 
	#GPIO_ODR_OD2_Pos
 (2U)

	)

5528 
	#GPIO_ODR_OD2_Msk
 (0x1UL << 
GPIO_ODR_OD2_Pos
è

	)

5529 
	#GPIO_ODR_OD2
 
GPIO_ODR_OD2_Msk


	)

5530 
	#GPIO_ODR_OD3_Pos
 (3U)

	)

5531 
	#GPIO_ODR_OD3_Msk
 (0x1UL << 
GPIO_ODR_OD3_Pos
è

	)

5532 
	#GPIO_ODR_OD3
 
GPIO_ODR_OD3_Msk


	)

5533 
	#GPIO_ODR_OD4_Pos
 (4U)

	)

5534 
	#GPIO_ODR_OD4_Msk
 (0x1UL << 
GPIO_ODR_OD4_Pos
è

	)

5535 
	#GPIO_ODR_OD4
 
GPIO_ODR_OD4_Msk


	)

5536 
	#GPIO_ODR_OD5_Pos
 (5U)

	)

5537 
	#GPIO_ODR_OD5_Msk
 (0x1UL << 
GPIO_ODR_OD5_Pos
è

	)

5538 
	#GPIO_ODR_OD5
 
GPIO_ODR_OD5_Msk


	)

5539 
	#GPIO_ODR_OD6_Pos
 (6U)

	)

5540 
	#GPIO_ODR_OD6_Msk
 (0x1UL << 
GPIO_ODR_OD6_Pos
è

	)

5541 
	#GPIO_ODR_OD6
 
GPIO_ODR_OD6_Msk


	)

5542 
	#GPIO_ODR_OD7_Pos
 (7U)

	)

5543 
	#GPIO_ODR_OD7_Msk
 (0x1UL << 
GPIO_ODR_OD7_Pos
è

	)

5544 
	#GPIO_ODR_OD7
 
GPIO_ODR_OD7_Msk


	)

5545 
	#GPIO_ODR_OD8_Pos
 (8U)

	)

5546 
	#GPIO_ODR_OD8_Msk
 (0x1UL << 
GPIO_ODR_OD8_Pos
è

	)

5547 
	#GPIO_ODR_OD8
 
GPIO_ODR_OD8_Msk


	)

5548 
	#GPIO_ODR_OD9_Pos
 (9U)

	)

5549 
	#GPIO_ODR_OD9_Msk
 (0x1UL << 
GPIO_ODR_OD9_Pos
è

	)

5550 
	#GPIO_ODR_OD9
 
GPIO_ODR_OD9_Msk


	)

5551 
	#GPIO_ODR_OD10_Pos
 (10U)

	)

5552 
	#GPIO_ODR_OD10_Msk
 (0x1UL << 
GPIO_ODR_OD10_Pos
è

	)

5553 
	#GPIO_ODR_OD10
 
GPIO_ODR_OD10_Msk


	)

5554 
	#GPIO_ODR_OD11_Pos
 (11U)

	)

5555 
	#GPIO_ODR_OD11_Msk
 (0x1UL << 
GPIO_ODR_OD11_Pos
è

	)

5556 
	#GPIO_ODR_OD11
 
GPIO_ODR_OD11_Msk


	)

5557 
	#GPIO_ODR_OD12_Pos
 (12U)

	)

5558 
	#GPIO_ODR_OD12_Msk
 (0x1UL << 
GPIO_ODR_OD12_Pos
è

	)

5559 
	#GPIO_ODR_OD12
 
GPIO_ODR_OD12_Msk


	)

5560 
	#GPIO_ODR_OD13_Pos
 (13U)

	)

5561 
	#GPIO_ODR_OD13_Msk
 (0x1UL << 
GPIO_ODR_OD13_Pos
è

	)

5562 
	#GPIO_ODR_OD13
 
GPIO_ODR_OD13_Msk


	)

5563 
	#GPIO_ODR_OD14_Pos
 (14U)

	)

5564 
	#GPIO_ODR_OD14_Msk
 (0x1UL << 
GPIO_ODR_OD14_Pos
è

	)

5565 
	#GPIO_ODR_OD14
 
GPIO_ODR_OD14_Msk


	)

5566 
	#GPIO_ODR_OD15_Pos
 (15U)

	)

5567 
	#GPIO_ODR_OD15_Msk
 (0x1UL << 
GPIO_ODR_OD15_Pos
è

	)

5568 
	#GPIO_ODR_OD15
 
GPIO_ODR_OD15_Msk


	)

5571 
	#GPIO_ODR_ODR_0
 
GPIO_ODR_OD0


	)

5572 
	#GPIO_ODR_ODR_1
 
GPIO_ODR_OD1


	)

5573 
	#GPIO_ODR_ODR_2
 
GPIO_ODR_OD2


	)

5574 
	#GPIO_ODR_ODR_3
 
GPIO_ODR_OD3


	)

5575 
	#GPIO_ODR_ODR_4
 
GPIO_ODR_OD4


	)

5576 
	#GPIO_ODR_ODR_5
 
GPIO_ODR_OD5


	)

5577 
	#GPIO_ODR_ODR_6
 
GPIO_ODR_OD6


	)

5578 
	#GPIO_ODR_ODR_7
 
GPIO_ODR_OD7


	)

5579 
	#GPIO_ODR_ODR_8
 
GPIO_ODR_OD8


	)

5580 
	#GPIO_ODR_ODR_9
 
GPIO_ODR_OD9


	)

5581 
	#GPIO_ODR_ODR_10
 
GPIO_ODR_OD10


	)

5582 
	#GPIO_ODR_ODR_11
 
GPIO_ODR_OD11


	)

5583 
	#GPIO_ODR_ODR_12
 
GPIO_ODR_OD12


	)

5584 
	#GPIO_ODR_ODR_13
 
GPIO_ODR_OD13


	)

5585 
	#GPIO_ODR_ODR_14
 
GPIO_ODR_OD14


	)

5586 
	#GPIO_ODR_ODR_15
 
GPIO_ODR_OD15


	)

5589 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_OD0


	)

5590 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_OD1


	)

5591 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_OD2


	)

5592 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_OD3


	)

5593 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_OD4


	)

5594 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_OD5


	)

5595 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_OD6


	)

5596 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_OD7


	)

5597 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_OD8


	)

5598 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_OD9


	)

5599 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_OD10


	)

5600 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_OD11


	)

5601 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_OD12


	)

5602 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_OD13


	)

5603 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_OD14


	)

5604 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_OD15


	)

5607 
	#GPIO_BSRR_BS0_Pos
 (0U)

	)

5608 
	#GPIO_BSRR_BS0_Msk
 (0x1UL << 
GPIO_BSRR_BS0_Pos
è

	)

5609 
	#GPIO_BSRR_BS0
 
GPIO_BSRR_BS0_Msk


	)

5610 
	#GPIO_BSRR_BS1_Pos
 (1U)

	)

5611 
	#GPIO_BSRR_BS1_Msk
 (0x1UL << 
GPIO_BSRR_BS1_Pos
è

	)

5612 
	#GPIO_BSRR_BS1
 
GPIO_BSRR_BS1_Msk


	)

5613 
	#GPIO_BSRR_BS2_Pos
 (2U)

	)

5614 
	#GPIO_BSRR_BS2_Msk
 (0x1UL << 
GPIO_BSRR_BS2_Pos
è

	)

5615 
	#GPIO_BSRR_BS2
 
GPIO_BSRR_BS2_Msk


	)

5616 
	#GPIO_BSRR_BS3_Pos
 (3U)

	)

5617 
	#GPIO_BSRR_BS3_Msk
 (0x1UL << 
GPIO_BSRR_BS3_Pos
è

	)

5618 
	#GPIO_BSRR_BS3
 
GPIO_BSRR_BS3_Msk


	)

5619 
	#GPIO_BSRR_BS4_Pos
 (4U)

	)

5620 
	#GPIO_BSRR_BS4_Msk
 (0x1UL << 
GPIO_BSRR_BS4_Pos
è

	)

5621 
	#GPIO_BSRR_BS4
 
GPIO_BSRR_BS4_Msk


	)

5622 
	#GPIO_BSRR_BS5_Pos
 (5U)

	)

5623 
	#GPIO_BSRR_BS5_Msk
 (0x1UL << 
GPIO_BSRR_BS5_Pos
è

	)

5624 
	#GPIO_BSRR_BS5
 
GPIO_BSRR_BS5_Msk


	)

5625 
	#GPIO_BSRR_BS6_Pos
 (6U)

	)

5626 
	#GPIO_BSRR_BS6_Msk
 (0x1UL << 
GPIO_BSRR_BS6_Pos
è

	)

5627 
	#GPIO_BSRR_BS6
 
GPIO_BSRR_BS6_Msk


	)

5628 
	#GPIO_BSRR_BS7_Pos
 (7U)

	)

5629 
	#GPIO_BSRR_BS7_Msk
 (0x1UL << 
GPIO_BSRR_BS7_Pos
è

	)

5630 
	#GPIO_BSRR_BS7
 
GPIO_BSRR_BS7_Msk


	)

5631 
	#GPIO_BSRR_BS8_Pos
 (8U)

	)

5632 
	#GPIO_BSRR_BS8_Msk
 (0x1UL << 
GPIO_BSRR_BS8_Pos
è

	)

5633 
	#GPIO_BSRR_BS8
 
GPIO_BSRR_BS8_Msk


	)

5634 
	#GPIO_BSRR_BS9_Pos
 (9U)

	)

5635 
	#GPIO_BSRR_BS9_Msk
 (0x1UL << 
GPIO_BSRR_BS9_Pos
è

	)

5636 
	#GPIO_BSRR_BS9
 
GPIO_BSRR_BS9_Msk


	)

5637 
	#GPIO_BSRR_BS10_Pos
 (10U)

	)

5638 
	#GPIO_BSRR_BS10_Msk
 (0x1UL << 
GPIO_BSRR_BS10_Pos
è

	)

5639 
	#GPIO_BSRR_BS10
 
GPIO_BSRR_BS10_Msk


	)

5640 
	#GPIO_BSRR_BS11_Pos
 (11U)

	)

5641 
	#GPIO_BSRR_BS11_Msk
 (0x1UL << 
GPIO_BSRR_BS11_Pos
è

	)

5642 
	#GPIO_BSRR_BS11
 
GPIO_BSRR_BS11_Msk


	)

5643 
	#GPIO_BSRR_BS12_Pos
 (12U)

	)

5644 
	#GPIO_BSRR_BS12_Msk
 (0x1UL << 
GPIO_BSRR_BS12_Pos
è

	)

5645 
	#GPIO_BSRR_BS12
 
GPIO_BSRR_BS12_Msk


	)

5646 
	#GPIO_BSRR_BS13_Pos
 (13U)

	)

5647 
	#GPIO_BSRR_BS13_Msk
 (0x1UL << 
GPIO_BSRR_BS13_Pos
è

	)

5648 
	#GPIO_BSRR_BS13
 
GPIO_BSRR_BS13_Msk


	)

5649 
	#GPIO_BSRR_BS14_Pos
 (14U)

	)

5650 
	#GPIO_BSRR_BS14_Msk
 (0x1UL << 
GPIO_BSRR_BS14_Pos
è

	)

5651 
	#GPIO_BSRR_BS14
 
GPIO_BSRR_BS14_Msk


	)

5652 
	#GPIO_BSRR_BS15_Pos
 (15U)

	)

5653 
	#GPIO_BSRR_BS15_Msk
 (0x1UL << 
GPIO_BSRR_BS15_Pos
è

	)

5654 
	#GPIO_BSRR_BS15
 
GPIO_BSRR_BS15_Msk


	)

5655 
	#GPIO_BSRR_BR0_Pos
 (16U)

	)

5656 
	#GPIO_BSRR_BR0_Msk
 (0x1UL << 
GPIO_BSRR_BR0_Pos
è

	)

5657 
	#GPIO_BSRR_BR0
 
GPIO_BSRR_BR0_Msk


	)

5658 
	#GPIO_BSRR_BR1_Pos
 (17U)

	)

5659 
	#GPIO_BSRR_BR1_Msk
 (0x1UL << 
GPIO_BSRR_BR1_Pos
è

	)

5660 
	#GPIO_BSRR_BR1
 
GPIO_BSRR_BR1_Msk


	)

5661 
	#GPIO_BSRR_BR2_Pos
 (18U)

	)

5662 
	#GPIO_BSRR_BR2_Msk
 (0x1UL << 
GPIO_BSRR_BR2_Pos
è

	)

5663 
	#GPIO_BSRR_BR2
 
GPIO_BSRR_BR2_Msk


	)

5664 
	#GPIO_BSRR_BR3_Pos
 (19U)

	)

5665 
	#GPIO_BSRR_BR3_Msk
 (0x1UL << 
GPIO_BSRR_BR3_Pos
è

	)

5666 
	#GPIO_BSRR_BR3
 
GPIO_BSRR_BR3_Msk


	)

5667 
	#GPIO_BSRR_BR4_Pos
 (20U)

	)

5668 
	#GPIO_BSRR_BR4_Msk
 (0x1UL << 
GPIO_BSRR_BR4_Pos
è

	)

5669 
	#GPIO_BSRR_BR4
 
GPIO_BSRR_BR4_Msk


	)

5670 
	#GPIO_BSRR_BR5_Pos
 (21U)

	)

5671 
	#GPIO_BSRR_BR5_Msk
 (0x1UL << 
GPIO_BSRR_BR5_Pos
è

	)

5672 
	#GPIO_BSRR_BR5
 
GPIO_BSRR_BR5_Msk


	)

5673 
	#GPIO_BSRR_BR6_Pos
 (22U)

	)

5674 
	#GPIO_BSRR_BR6_Msk
 (0x1UL << 
GPIO_BSRR_BR6_Pos
è

	)

5675 
	#GPIO_BSRR_BR6
 
GPIO_BSRR_BR6_Msk


	)

5676 
	#GPIO_BSRR_BR7_Pos
 (23U)

	)

5677 
	#GPIO_BSRR_BR7_Msk
 (0x1UL << 
GPIO_BSRR_BR7_Pos
è

	)

5678 
	#GPIO_BSRR_BR7
 
GPIO_BSRR_BR7_Msk


	)

5679 
	#GPIO_BSRR_BR8_Pos
 (24U)

	)

5680 
	#GPIO_BSRR_BR8_Msk
 (0x1UL << 
GPIO_BSRR_BR8_Pos
è

	)

5681 
	#GPIO_BSRR_BR8
 
GPIO_BSRR_BR8_Msk


	)

5682 
	#GPIO_BSRR_BR9_Pos
 (25U)

	)

5683 
	#GPIO_BSRR_BR9_Msk
 (0x1UL << 
GPIO_BSRR_BR9_Pos
è

	)

5684 
	#GPIO_BSRR_BR9
 
GPIO_BSRR_BR9_Msk


	)

5685 
	#GPIO_BSRR_BR10_Pos
 (26U)

	)

5686 
	#GPIO_BSRR_BR10_Msk
 (0x1UL << 
GPIO_BSRR_BR10_Pos
è

	)

5687 
	#GPIO_BSRR_BR10
 
GPIO_BSRR_BR10_Msk


	)

5688 
	#GPIO_BSRR_BR11_Pos
 (27U)

	)

5689 
	#GPIO_BSRR_BR11_Msk
 (0x1UL << 
GPIO_BSRR_BR11_Pos
è

	)

5690 
	#GPIO_BSRR_BR11
 
GPIO_BSRR_BR11_Msk


	)

5691 
	#GPIO_BSRR_BR12_Pos
 (28U)

	)

5692 
	#GPIO_BSRR_BR12_Msk
 (0x1UL << 
GPIO_BSRR_BR12_Pos
è

	)

5693 
	#GPIO_BSRR_BR12
 
GPIO_BSRR_BR12_Msk


	)

5694 
	#GPIO_BSRR_BR13_Pos
 (29U)

	)

5695 
	#GPIO_BSRR_BR13_Msk
 (0x1UL << 
GPIO_BSRR_BR13_Pos
è

	)

5696 
	#GPIO_BSRR_BR13
 
GPIO_BSRR_BR13_Msk


	)

5697 
	#GPIO_BSRR_BR14_Pos
 (30U)

	)

5698 
	#GPIO_BSRR_BR14_Msk
 (0x1UL << 
GPIO_BSRR_BR14_Pos
è

	)

5699 
	#GPIO_BSRR_BR14
 
GPIO_BSRR_BR14_Msk


	)

5700 
	#GPIO_BSRR_BR15_Pos
 (31U)

	)

5701 
	#GPIO_BSRR_BR15_Msk
 (0x1UL << 
GPIO_BSRR_BR15_Pos
è

	)

5702 
	#GPIO_BSRR_BR15
 
GPIO_BSRR_BR15_Msk


	)

5705 
	#GPIO_BSRR_BS_0
 
GPIO_BSRR_BS0


	)

5706 
	#GPIO_BSRR_BS_1
 
GPIO_BSRR_BS1


	)

5707 
	#GPIO_BSRR_BS_2
 
GPIO_BSRR_BS2


	)

5708 
	#GPIO_BSRR_BS_3
 
GPIO_BSRR_BS3


	)

5709 
	#GPIO_BSRR_BS_4
 
GPIO_BSRR_BS4


	)

5710 
	#GPIO_BSRR_BS_5
 
GPIO_BSRR_BS5


	)

5711 
	#GPIO_BSRR_BS_6
 
GPIO_BSRR_BS6


	)

5712 
	#GPIO_BSRR_BS_7
 
GPIO_BSRR_BS7


	)

5713 
	#GPIO_BSRR_BS_8
 
GPIO_BSRR_BS8


	)

5714 
	#GPIO_BSRR_BS_9
 
GPIO_BSRR_BS9


	)

5715 
	#GPIO_BSRR_BS_10
 
GPIO_BSRR_BS10


	)

5716 
	#GPIO_BSRR_BS_11
 
GPIO_BSRR_BS11


	)

5717 
	#GPIO_BSRR_BS_12
 
GPIO_BSRR_BS12


	)

5718 
	#GPIO_BSRR_BS_13
 
GPIO_BSRR_BS13


	)

5719 
	#GPIO_BSRR_BS_14
 
GPIO_BSRR_BS14


	)

5720 
	#GPIO_BSRR_BS_15
 
GPIO_BSRR_BS15


	)

5721 
	#GPIO_BSRR_BR_0
 
GPIO_BSRR_BR0


	)

5722 
	#GPIO_BSRR_BR_1
 
GPIO_BSRR_BR1


	)

5723 
	#GPIO_BSRR_BR_2
 
GPIO_BSRR_BR2


	)

5724 
	#GPIO_BSRR_BR_3
 
GPIO_BSRR_BR3


	)

5725 
	#GPIO_BSRR_BR_4
 
GPIO_BSRR_BR4


	)

5726 
	#GPIO_BSRR_BR_5
 
GPIO_BSRR_BR5


	)

5727 
	#GPIO_BSRR_BR_6
 
GPIO_BSRR_BR6


	)

5728 
	#GPIO_BSRR_BR_7
 
GPIO_BSRR_BR7


	)

5729 
	#GPIO_BSRR_BR_8
 
GPIO_BSRR_BR8


	)

5730 
	#GPIO_BSRR_BR_9
 
GPIO_BSRR_BR9


	)

5731 
	#GPIO_BSRR_BR_10
 
GPIO_BSRR_BR10


	)

5732 
	#GPIO_BSRR_BR_11
 
GPIO_BSRR_BR11


	)

5733 
	#GPIO_BSRR_BR_12
 
GPIO_BSRR_BR12


	)

5734 
	#GPIO_BSRR_BR_13
 
GPIO_BSRR_BR13


	)

5735 
	#GPIO_BSRR_BR_14
 
GPIO_BSRR_BR14


	)

5736 
	#GPIO_BSRR_BR_15
 
GPIO_BSRR_BR15


	)

5739 
	#GPIO_LCKR_LCK0_Pos
 (0U)

	)

5740 
	#GPIO_LCKR_LCK0_Msk
 (0x1UL << 
GPIO_LCKR_LCK0_Pos
è

	)

5741 
	#GPIO_LCKR_LCK0
 
GPIO_LCKR_LCK0_Msk


	)

5742 
	#GPIO_LCKR_LCK1_Pos
 (1U)

	)

5743 
	#GPIO_LCKR_LCK1_Msk
 (0x1UL << 
GPIO_LCKR_LCK1_Pos
è

	)

5744 
	#GPIO_LCKR_LCK1
 
GPIO_LCKR_LCK1_Msk


	)

5745 
	#GPIO_LCKR_LCK2_Pos
 (2U)

	)

5746 
	#GPIO_LCKR_LCK2_Msk
 (0x1UL << 
GPIO_LCKR_LCK2_Pos
è

	)

5747 
	#GPIO_LCKR_LCK2
 
GPIO_LCKR_LCK2_Msk


	)

5748 
	#GPIO_LCKR_LCK3_Pos
 (3U)

	)

5749 
	#GPIO_LCKR_LCK3_Msk
 (0x1UL << 
GPIO_LCKR_LCK3_Pos
è

	)

5750 
	#GPIO_LCKR_LCK3
 
GPIO_LCKR_LCK3_Msk


	)

5751 
	#GPIO_LCKR_LCK4_Pos
 (4U)

	)

5752 
	#GPIO_LCKR_LCK4_Msk
 (0x1UL << 
GPIO_LCKR_LCK4_Pos
è

	)

5753 
	#GPIO_LCKR_LCK4
 
GPIO_LCKR_LCK4_Msk


	)

5754 
	#GPIO_LCKR_LCK5_Pos
 (5U)

	)

5755 
	#GPIO_LCKR_LCK5_Msk
 (0x1UL << 
GPIO_LCKR_LCK5_Pos
è

	)

5756 
	#GPIO_LCKR_LCK5
 
GPIO_LCKR_LCK5_Msk


	)

5757 
	#GPIO_LCKR_LCK6_Pos
 (6U)

	)

5758 
	#GPIO_LCKR_LCK6_Msk
 (0x1UL << 
GPIO_LCKR_LCK6_Pos
è

	)

5759 
	#GPIO_LCKR_LCK6
 
GPIO_LCKR_LCK6_Msk


	)

5760 
	#GPIO_LCKR_LCK7_Pos
 (7U)

	)

5761 
	#GPIO_LCKR_LCK7_Msk
 (0x1UL << 
GPIO_LCKR_LCK7_Pos
è

	)

5762 
	#GPIO_LCKR_LCK7
 
GPIO_LCKR_LCK7_Msk


	)

5763 
	#GPIO_LCKR_LCK8_Pos
 (8U)

	)

5764 
	#GPIO_LCKR_LCK8_Msk
 (0x1UL << 
GPIO_LCKR_LCK8_Pos
è

	)

5765 
	#GPIO_LCKR_LCK8
 
GPIO_LCKR_LCK8_Msk


	)

5766 
	#GPIO_LCKR_LCK9_Pos
 (9U)

	)

5767 
	#GPIO_LCKR_LCK9_Msk
 (0x1UL << 
GPIO_LCKR_LCK9_Pos
è

	)

5768 
	#GPIO_LCKR_LCK9
 
GPIO_LCKR_LCK9_Msk


	)

5769 
	#GPIO_LCKR_LCK10_Pos
 (10U)

	)

5770 
	#GPIO_LCKR_LCK10_Msk
 (0x1UL << 
GPIO_LCKR_LCK10_Pos
è

	)

5771 
	#GPIO_LCKR_LCK10
 
GPIO_LCKR_LCK10_Msk


	)

5772 
	#GPIO_LCKR_LCK11_Pos
 (11U)

	)

5773 
	#GPIO_LCKR_LCK11_Msk
 (0x1UL << 
GPIO_LCKR_LCK11_Pos
è

	)

5774 
	#GPIO_LCKR_LCK11
 
GPIO_LCKR_LCK11_Msk


	)

5775 
	#GPIO_LCKR_LCK12_Pos
 (12U)

	)

5776 
	#GPIO_LCKR_LCK12_Msk
 (0x1UL << 
GPIO_LCKR_LCK12_Pos
è

	)

5777 
	#GPIO_LCKR_LCK12
 
GPIO_LCKR_LCK12_Msk


	)

5778 
	#GPIO_LCKR_LCK13_Pos
 (13U)

	)

5779 
	#GPIO_LCKR_LCK13_Msk
 (0x1UL << 
GPIO_LCKR_LCK13_Pos
è

	)

5780 
	#GPIO_LCKR_LCK13
 
GPIO_LCKR_LCK13_Msk


	)

5781 
	#GPIO_LCKR_LCK14_Pos
 (14U)

	)

5782 
	#GPIO_LCKR_LCK14_Msk
 (0x1UL << 
GPIO_LCKR_LCK14_Pos
è

	)

5783 
	#GPIO_LCKR_LCK14
 
GPIO_LCKR_LCK14_Msk


	)

5784 
	#GPIO_LCKR_LCK15_Pos
 (15U)

	)

5785 
	#GPIO_LCKR_LCK15_Msk
 (0x1UL << 
GPIO_LCKR_LCK15_Pos
è

	)

5786 
	#GPIO_LCKR_LCK15
 
GPIO_LCKR_LCK15_Msk


	)

5787 
	#GPIO_LCKR_LCKK_Pos
 (16U)

	)

5788 
	#GPIO_LCKR_LCKK_Msk
 (0x1UL << 
GPIO_LCKR_LCKK_Pos
è

	)

5789 
	#GPIO_LCKR_LCKK
 
GPIO_LCKR_LCKK_Msk


	)

5792 
	#GPIO_AFRL_AFSEL0_Pos
 (0U)

	)

5793 
	#GPIO_AFRL_AFSEL0_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL0_Pos
è

	)

5794 
	#GPIO_AFRL_AFSEL0
 
GPIO_AFRL_AFSEL0_Msk


	)

5795 
	#GPIO_AFRL_AFSEL0_0
 (0x1UL << 
GPIO_AFRL_AFSEL0_Pos
è

	)

5796 
	#GPIO_AFRL_AFSEL0_1
 (0x2UL << 
GPIO_AFRL_AFSEL0_Pos
è

	)

5797 
	#GPIO_AFRL_AFSEL0_2
 (0x4UL << 
GPIO_AFRL_AFSEL0_Pos
è

	)

5798 
	#GPIO_AFRL_AFSEL0_3
 (0x8UL << 
GPIO_AFRL_AFSEL0_Pos
è

	)

5799 
	#GPIO_AFRL_AFSEL1_Pos
 (4U)

	)

5800 
	#GPIO_AFRL_AFSEL1_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL1_Pos
è

	)

5801 
	#GPIO_AFRL_AFSEL1
 
GPIO_AFRL_AFSEL1_Msk


	)

5802 
	#GPIO_AFRL_AFSEL1_0
 (0x1UL << 
GPIO_AFRL_AFSEL1_Pos
è

	)

5803 
	#GPIO_AFRL_AFSEL1_1
 (0x2UL << 
GPIO_AFRL_AFSEL1_Pos
è

	)

5804 
	#GPIO_AFRL_AFSEL1_2
 (0x4UL << 
GPIO_AFRL_AFSEL1_Pos
è

	)

5805 
	#GPIO_AFRL_AFSEL1_3
 (0x8UL << 
GPIO_AFRL_AFSEL1_Pos
è

	)

5806 
	#GPIO_AFRL_AFSEL2_Pos
 (8U)

	)

5807 
	#GPIO_AFRL_AFSEL2_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL2_Pos
è

	)

5808 
	#GPIO_AFRL_AFSEL2
 
GPIO_AFRL_AFSEL2_Msk


	)

5809 
	#GPIO_AFRL_AFSEL2_0
 (0x1UL << 
GPIO_AFRL_AFSEL2_Pos
è

	)

5810 
	#GPIO_AFRL_AFSEL2_1
 (0x2UL << 
GPIO_AFRL_AFSEL2_Pos
è

	)

5811 
	#GPIO_AFRL_AFSEL2_2
 (0x4UL << 
GPIO_AFRL_AFSEL2_Pos
è

	)

5812 
	#GPIO_AFRL_AFSEL2_3
 (0x8UL << 
GPIO_AFRL_AFSEL2_Pos
è

	)

5813 
	#GPIO_AFRL_AFSEL3_Pos
 (12U)

	)

5814 
	#GPIO_AFRL_AFSEL3_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL3_Pos
è

	)

5815 
	#GPIO_AFRL_AFSEL3
 
GPIO_AFRL_AFSEL3_Msk


	)

5816 
	#GPIO_AFRL_AFSEL3_0
 (0x1UL << 
GPIO_AFRL_AFSEL3_Pos
è

	)

5817 
	#GPIO_AFRL_AFSEL3_1
 (0x2UL << 
GPIO_AFRL_AFSEL3_Pos
è

	)

5818 
	#GPIO_AFRL_AFSEL3_2
 (0x4UL << 
GPIO_AFRL_AFSEL3_Pos
è

	)

5819 
	#GPIO_AFRL_AFSEL3_3
 (0x8UL << 
GPIO_AFRL_AFSEL3_Pos
è

	)

5820 
	#GPIO_AFRL_AFSEL4_Pos
 (16U)

	)

5821 
	#GPIO_AFRL_AFSEL4_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL4_Pos
è

	)

5822 
	#GPIO_AFRL_AFSEL4
 
GPIO_AFRL_AFSEL4_Msk


	)

5823 
	#GPIO_AFRL_AFSEL4_0
 (0x1UL << 
GPIO_AFRL_AFSEL4_Pos
è

	)

5824 
	#GPIO_AFRL_AFSEL4_1
 (0x2UL << 
GPIO_AFRL_AFSEL4_Pos
è

	)

5825 
	#GPIO_AFRL_AFSEL4_2
 (0x4UL << 
GPIO_AFRL_AFSEL4_Pos
è

	)

5826 
	#GPIO_AFRL_AFSEL4_3
 (0x8UL << 
GPIO_AFRL_AFSEL4_Pos
è

	)

5827 
	#GPIO_AFRL_AFSEL5_Pos
 (20U)

	)

5828 
	#GPIO_AFRL_AFSEL5_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL5_Pos
è

	)

5829 
	#GPIO_AFRL_AFSEL5
 
GPIO_AFRL_AFSEL5_Msk


	)

5830 
	#GPIO_AFRL_AFSEL5_0
 (0x1UL << 
GPIO_AFRL_AFSEL5_Pos
è

	)

5831 
	#GPIO_AFRL_AFSEL5_1
 (0x2UL << 
GPIO_AFRL_AFSEL5_Pos
è

	)

5832 
	#GPIO_AFRL_AFSEL5_2
 (0x4UL << 
GPIO_AFRL_AFSEL5_Pos
è

	)

5833 
	#GPIO_AFRL_AFSEL5_3
 (0x8UL << 
GPIO_AFRL_AFSEL5_Pos
è

	)

5834 
	#GPIO_AFRL_AFSEL6_Pos
 (24U)

	)

5835 
	#GPIO_AFRL_AFSEL6_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL6_Pos
è

	)

5836 
	#GPIO_AFRL_AFSEL6
 
GPIO_AFRL_AFSEL6_Msk


	)

5837 
	#GPIO_AFRL_AFSEL6_0
 (0x1UL << 
GPIO_AFRL_AFSEL6_Pos
è

	)

5838 
	#GPIO_AFRL_AFSEL6_1
 (0x2UL << 
GPIO_AFRL_AFSEL6_Pos
è

	)

5839 
	#GPIO_AFRL_AFSEL6_2
 (0x4UL << 
GPIO_AFRL_AFSEL6_Pos
è

	)

5840 
	#GPIO_AFRL_AFSEL6_3
 (0x8UL << 
GPIO_AFRL_AFSEL6_Pos
è

	)

5841 
	#GPIO_AFRL_AFSEL7_Pos
 (28U)

	)

5842 
	#GPIO_AFRL_AFSEL7_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL7_Pos
è

	)

5843 
	#GPIO_AFRL_AFSEL7
 
GPIO_AFRL_AFSEL7_Msk


	)

5844 
	#GPIO_AFRL_AFSEL7_0
 (0x1UL << 
GPIO_AFRL_AFSEL7_Pos
è

	)

5845 
	#GPIO_AFRL_AFSEL7_1
 (0x2UL << 
GPIO_AFRL_AFSEL7_Pos
è

	)

5846 
	#GPIO_AFRL_AFSEL7_2
 (0x4UL << 
GPIO_AFRL_AFSEL7_Pos
è

	)

5847 
	#GPIO_AFRL_AFSEL7_3
 (0x8UL << 
GPIO_AFRL_AFSEL7_Pos
è

	)

5850 
	#GPIO_AFRL_AFRL0
 
GPIO_AFRL_AFSEL0


	)

5851 
	#GPIO_AFRL_AFRL1
 
GPIO_AFRL_AFSEL1


	)

5852 
	#GPIO_AFRL_AFRL2
 
GPIO_AFRL_AFSEL2


	)

5853 
	#GPIO_AFRL_AFRL3
 
GPIO_AFRL_AFSEL3


	)

5854 
	#GPIO_AFRL_AFRL4
 
GPIO_AFRL_AFSEL4


	)

5855 
	#GPIO_AFRL_AFRL5
 
GPIO_AFRL_AFSEL5


	)

5856 
	#GPIO_AFRL_AFRL6
 
GPIO_AFRL_AFSEL6


	)

5857 
	#GPIO_AFRL_AFRL7
 
GPIO_AFRL_AFSEL7


	)

5860 
	#GPIO_AFRH_AFSEL8_Pos
 (0U)

	)

5861 
	#GPIO_AFRH_AFSEL8_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL8_Pos
è

	)

5862 
	#GPIO_AFRH_AFSEL8
 
GPIO_AFRH_AFSEL8_Msk


	)

5863 
	#GPIO_AFRH_AFSEL8_0
 (0x1UL << 
GPIO_AFRH_AFSEL8_Pos
è

	)

5864 
	#GPIO_AFRH_AFSEL8_1
 (0x2UL << 
GPIO_AFRH_AFSEL8_Pos
è

	)

5865 
	#GPIO_AFRH_AFSEL8_2
 (0x4UL << 
GPIO_AFRH_AFSEL8_Pos
è

	)

5866 
	#GPIO_AFRH_AFSEL8_3
 (0x8UL << 
GPIO_AFRH_AFSEL8_Pos
è

	)

5867 
	#GPIO_AFRH_AFSEL9_Pos
 (4U)

	)

5868 
	#GPIO_AFRH_AFSEL9_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL9_Pos
è

	)

5869 
	#GPIO_AFRH_AFSEL9
 
GPIO_AFRH_AFSEL9_Msk


	)

5870 
	#GPIO_AFRH_AFSEL9_0
 (0x1UL << 
GPIO_AFRH_AFSEL9_Pos
è

	)

5871 
	#GPIO_AFRH_AFSEL9_1
 (0x2UL << 
GPIO_AFRH_AFSEL9_Pos
è

	)

5872 
	#GPIO_AFRH_AFSEL9_2
 (0x4UL << 
GPIO_AFRH_AFSEL9_Pos
è

	)

5873 
	#GPIO_AFRH_AFSEL9_3
 (0x8UL << 
GPIO_AFRH_AFSEL9_Pos
è

	)

5874 
	#GPIO_AFRH_AFSEL10_Pos
 (8U)

	)

5875 
	#GPIO_AFRH_AFSEL10_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL10_Pos
è

	)

5876 
	#GPIO_AFRH_AFSEL10
 
GPIO_AFRH_AFSEL10_Msk


	)

5877 
	#GPIO_AFRH_AFSEL10_0
 (0x1UL << 
GPIO_AFRH_AFSEL10_Pos
è

	)

5878 
	#GPIO_AFRH_AFSEL10_1
 (0x2UL << 
GPIO_AFRH_AFSEL10_Pos
è

	)

5879 
	#GPIO_AFRH_AFSEL10_2
 (0x4UL << 
GPIO_AFRH_AFSEL10_Pos
è

	)

5880 
	#GPIO_AFRH_AFSEL10_3
 (0x8UL << 
GPIO_AFRH_AFSEL10_Pos
è

	)

5881 
	#GPIO_AFRH_AFSEL11_Pos
 (12U)

	)

5882 
	#GPIO_AFRH_AFSEL11_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL11_Pos
è

	)

5883 
	#GPIO_AFRH_AFSEL11
 
GPIO_AFRH_AFSEL11_Msk


	)

5884 
	#GPIO_AFRH_AFSEL11_0
 (0x1UL << 
GPIO_AFRH_AFSEL11_Pos
è

	)

5885 
	#GPIO_AFRH_AFSEL11_1
 (0x2UL << 
GPIO_AFRH_AFSEL11_Pos
è

	)

5886 
	#GPIO_AFRH_AFSEL11_2
 (0x4UL << 
GPIO_AFRH_AFSEL11_Pos
è

	)

5887 
	#GPIO_AFRH_AFSEL11_3
 (0x8UL << 
GPIO_AFRH_AFSEL11_Pos
è

	)

5888 
	#GPIO_AFRH_AFSEL12_Pos
 (16U)

	)

5889 
	#GPIO_AFRH_AFSEL12_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL12_Pos
è

	)

5890 
	#GPIO_AFRH_AFSEL12
 
GPIO_AFRH_AFSEL12_Msk


	)

5891 
	#GPIO_AFRH_AFSEL12_0
 (0x1UL << 
GPIO_AFRH_AFSEL12_Pos
è

	)

5892 
	#GPIO_AFRH_AFSEL12_1
 (0x2UL << 
GPIO_AFRH_AFSEL12_Pos
è

	)

5893 
	#GPIO_AFRH_AFSEL12_2
 (0x4UL << 
GPIO_AFRH_AFSEL12_Pos
è

	)

5894 
	#GPIO_AFRH_AFSEL12_3
 (0x8UL << 
GPIO_AFRH_AFSEL12_Pos
è

	)

5895 
	#GPIO_AFRH_AFSEL13_Pos
 (20U)

	)

5896 
	#GPIO_AFRH_AFSEL13_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL13_Pos
è

	)

5897 
	#GPIO_AFRH_AFSEL13
 
GPIO_AFRH_AFSEL13_Msk


	)

5898 
	#GPIO_AFRH_AFSEL13_0
 (0x1UL << 
GPIO_AFRH_AFSEL13_Pos
è

	)

5899 
	#GPIO_AFRH_AFSEL13_1
 (0x2UL << 
GPIO_AFRH_AFSEL13_Pos
è

	)

5900 
	#GPIO_AFRH_AFSEL13_2
 (0x4UL << 
GPIO_AFRH_AFSEL13_Pos
è

	)

5901 
	#GPIO_AFRH_AFSEL13_3
 (0x8UL << 
GPIO_AFRH_AFSEL13_Pos
è

	)

5902 
	#GPIO_AFRH_AFSEL14_Pos
 (24U)

	)

5903 
	#GPIO_AFRH_AFSEL14_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL14_Pos
è

	)

5904 
	#GPIO_AFRH_AFSEL14
 
GPIO_AFRH_AFSEL14_Msk


	)

5905 
	#GPIO_AFRH_AFSEL14_0
 (0x1UL << 
GPIO_AFRH_AFSEL14_Pos
è

	)

5906 
	#GPIO_AFRH_AFSEL14_1
 (0x2UL << 
GPIO_AFRH_AFSEL14_Pos
è

	)

5907 
	#GPIO_AFRH_AFSEL14_2
 (0x4UL << 
GPIO_AFRH_AFSEL14_Pos
è

	)

5908 
	#GPIO_AFRH_AFSEL14_3
 (0x8UL << 
GPIO_AFRH_AFSEL14_Pos
è

	)

5909 
	#GPIO_AFRH_AFSEL15_Pos
 (28U)

	)

5910 
	#GPIO_AFRH_AFSEL15_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL15_Pos
è

	)

5911 
	#GPIO_AFRH_AFSEL15
 
GPIO_AFRH_AFSEL15_Msk


	)

5912 
	#GPIO_AFRH_AFSEL15_0
 (0x1UL << 
GPIO_AFRH_AFSEL15_Pos
è

	)

5913 
	#GPIO_AFRH_AFSEL15_1
 (0x2UL << 
GPIO_AFRH_AFSEL15_Pos
è

	)

5914 
	#GPIO_AFRH_AFSEL15_2
 (0x4UL << 
GPIO_AFRH_AFSEL15_Pos
è

	)

5915 
	#GPIO_AFRH_AFSEL15_3
 (0x8UL << 
GPIO_AFRH_AFSEL15_Pos
è

	)

5918 
	#GPIO_AFRH_AFRH0
 
GPIO_AFRH_AFSEL8


	)

5919 
	#GPIO_AFRH_AFRH1
 
GPIO_AFRH_AFSEL9


	)

5920 
	#GPIO_AFRH_AFRH2
 
GPIO_AFRH_AFSEL10


	)

5921 
	#GPIO_AFRH_AFRH3
 
GPIO_AFRH_AFSEL11


	)

5922 
	#GPIO_AFRH_AFRH4
 
GPIO_AFRH_AFSEL12


	)

5923 
	#GPIO_AFRH_AFRH5
 
GPIO_AFRH_AFSEL13


	)

5924 
	#GPIO_AFRH_AFRH6
 
GPIO_AFRH_AFSEL14


	)

5925 
	#GPIO_AFRH_AFRH7
 
GPIO_AFRH_AFSEL15


	)

5928 
	#GPIO_BRR_BR0_Pos
 (0U)

	)

5929 
	#GPIO_BRR_BR0_Msk
 (0x1UL << 
GPIO_BRR_BR0_Pos
è

	)

5930 
	#GPIO_BRR_BR0
 
GPIO_BRR_BR0_Msk


	)

5931 
	#GPIO_BRR_BR1_Pos
 (1U)

	)

5932 
	#GPIO_BRR_BR1_Msk
 (0x1UL << 
GPIO_BRR_BR1_Pos
è

	)

5933 
	#GPIO_BRR_BR1
 
GPIO_BRR_BR1_Msk


	)

5934 
	#GPIO_BRR_BR2_Pos
 (2U)

	)

5935 
	#GPIO_BRR_BR2_Msk
 (0x1UL << 
GPIO_BRR_BR2_Pos
è

	)

5936 
	#GPIO_BRR_BR2
 
GPIO_BRR_BR2_Msk


	)

5937 
	#GPIO_BRR_BR3_Pos
 (3U)

	)

5938 
	#GPIO_BRR_BR3_Msk
 (0x1UL << 
GPIO_BRR_BR3_Pos
è

	)

5939 
	#GPIO_BRR_BR3
 
GPIO_BRR_BR3_Msk


	)

5940 
	#GPIO_BRR_BR4_Pos
 (4U)

	)

5941 
	#GPIO_BRR_BR4_Msk
 (0x1UL << 
GPIO_BRR_BR4_Pos
è

	)

5942 
	#GPIO_BRR_BR4
 
GPIO_BRR_BR4_Msk


	)

5943 
	#GPIO_BRR_BR5_Pos
 (5U)

	)

5944 
	#GPIO_BRR_BR5_Msk
 (0x1UL << 
GPIO_BRR_BR5_Pos
è

	)

5945 
	#GPIO_BRR_BR5
 
GPIO_BRR_BR5_Msk


	)

5946 
	#GPIO_BRR_BR6_Pos
 (6U)

	)

5947 
	#GPIO_BRR_BR6_Msk
 (0x1UL << 
GPIO_BRR_BR6_Pos
è

	)

5948 
	#GPIO_BRR_BR6
 
GPIO_BRR_BR6_Msk


	)

5949 
	#GPIO_BRR_BR7_Pos
 (7U)

	)

5950 
	#GPIO_BRR_BR7_Msk
 (0x1UL << 
GPIO_BRR_BR7_Pos
è

	)

5951 
	#GPIO_BRR_BR7
 
GPIO_BRR_BR7_Msk


	)

5952 
	#GPIO_BRR_BR8_Pos
 (8U)

	)

5953 
	#GPIO_BRR_BR8_Msk
 (0x1UL << 
GPIO_BRR_BR8_Pos
è

	)

5954 
	#GPIO_BRR_BR8
 
GPIO_BRR_BR8_Msk


	)

5955 
	#GPIO_BRR_BR9_Pos
 (9U)

	)

5956 
	#GPIO_BRR_BR9_Msk
 (0x1UL << 
GPIO_BRR_BR9_Pos
è

	)

5957 
	#GPIO_BRR_BR9
 
GPIO_BRR_BR9_Msk


	)

5958 
	#GPIO_BRR_BR10_Pos
 (10U)

	)

5959 
	#GPIO_BRR_BR10_Msk
 (0x1UL << 
GPIO_BRR_BR10_Pos
è

	)

5960 
	#GPIO_BRR_BR10
 
GPIO_BRR_BR10_Msk


	)

5961 
	#GPIO_BRR_BR11_Pos
 (11U)

	)

5962 
	#GPIO_BRR_BR11_Msk
 (0x1UL << 
GPIO_BRR_BR11_Pos
è

	)

5963 
	#GPIO_BRR_BR11
 
GPIO_BRR_BR11_Msk


	)

5964 
	#GPIO_BRR_BR12_Pos
 (12U)

	)

5965 
	#GPIO_BRR_BR12_Msk
 (0x1UL << 
GPIO_BRR_BR12_Pos
è

	)

5966 
	#GPIO_BRR_BR12
 
GPIO_BRR_BR12_Msk


	)

5967 
	#GPIO_BRR_BR13_Pos
 (13U)

	)

5968 
	#GPIO_BRR_BR13_Msk
 (0x1UL << 
GPIO_BRR_BR13_Pos
è

	)

5969 
	#GPIO_BRR_BR13
 
GPIO_BRR_BR13_Msk


	)

5970 
	#GPIO_BRR_BR14_Pos
 (14U)

	)

5971 
	#GPIO_BRR_BR14_Msk
 (0x1UL << 
GPIO_BRR_BR14_Pos
è

	)

5972 
	#GPIO_BRR_BR14
 
GPIO_BRR_BR14_Msk


	)

5973 
	#GPIO_BRR_BR15_Pos
 (15U)

	)

5974 
	#GPIO_BRR_BR15_Msk
 (0x1UL << 
GPIO_BRR_BR15_Pos
è

	)

5975 
	#GPIO_BRR_BR15
 
GPIO_BRR_BR15_Msk


	)

5978 
	#GPIO_BRR_BR_0
 
GPIO_BRR_BR0


	)

5979 
	#GPIO_BRR_BR_1
 
GPIO_BRR_BR1


	)

5980 
	#GPIO_BRR_BR_2
 
GPIO_BRR_BR2


	)

5981 
	#GPIO_BRR_BR_3
 
GPIO_BRR_BR3


	)

5982 
	#GPIO_BRR_BR_4
 
GPIO_BRR_BR4


	)

5983 
	#GPIO_BRR_BR_5
 
GPIO_BRR_BR5


	)

5984 
	#GPIO_BRR_BR_6
 
GPIO_BRR_BR6


	)

5985 
	#GPIO_BRR_BR_7
 
GPIO_BRR_BR7


	)

5986 
	#GPIO_BRR_BR_8
 
GPIO_BRR_BR8


	)

5987 
	#GPIO_BRR_BR_9
 
GPIO_BRR_BR9


	)

5988 
	#GPIO_BRR_BR_10
 
GPIO_BRR_BR10


	)

5989 
	#GPIO_BRR_BR_11
 
GPIO_BRR_BR11


	)

5990 
	#GPIO_BRR_BR_12
 
GPIO_BRR_BR12


	)

5991 
	#GPIO_BRR_BR_13
 
GPIO_BRR_BR13


	)

5992 
	#GPIO_BRR_BR_14
 
GPIO_BRR_BR14


	)

5993 
	#GPIO_BRR_BR_15
 
GPIO_BRR_BR15


	)

6002 
	#I2C_CR1_PE_Pos
 (0U)

	)

6003 
	#I2C_CR1_PE_Msk
 (0x1UL << 
I2C_CR1_PE_Pos
è

	)

6004 
	#I2C_CR1_PE
 
I2C_CR1_PE_Msk


	)

6005 
	#I2C_CR1_TXIE_Pos
 (1U)

	)

6006 
	#I2C_CR1_TXIE_Msk
 (0x1UL << 
I2C_CR1_TXIE_Pos
è

	)

6007 
	#I2C_CR1_TXIE
 
I2C_CR1_TXIE_Msk


	)

6008 
	#I2C_CR1_RXIE_Pos
 (2U)

	)

6009 
	#I2C_CR1_RXIE_Msk
 (0x1UL << 
I2C_CR1_RXIE_Pos
è

	)

6010 
	#I2C_CR1_RXIE
 
I2C_CR1_RXIE_Msk


	)

6011 
	#I2C_CR1_ADDRIE_Pos
 (3U)

	)

6012 
	#I2C_CR1_ADDRIE_Msk
 (0x1UL << 
I2C_CR1_ADDRIE_Pos
è

	)

6013 
	#I2C_CR1_ADDRIE
 
I2C_CR1_ADDRIE_Msk


	)

6014 
	#I2C_CR1_NACKIE_Pos
 (4U)

	)

6015 
	#I2C_CR1_NACKIE_Msk
 (0x1UL << 
I2C_CR1_NACKIE_Pos
è

	)

6016 
	#I2C_CR1_NACKIE
 
I2C_CR1_NACKIE_Msk


	)

6017 
	#I2C_CR1_STOPIE_Pos
 (5U)

	)

6018 
	#I2C_CR1_STOPIE_Msk
 (0x1UL << 
I2C_CR1_STOPIE_Pos
è

	)

6019 
	#I2C_CR1_STOPIE
 
I2C_CR1_STOPIE_Msk


	)

6020 
	#I2C_CR1_TCIE_Pos
 (6U)

	)

6021 
	#I2C_CR1_TCIE_Msk
 (0x1UL << 
I2C_CR1_TCIE_Pos
è

	)

6022 
	#I2C_CR1_TCIE
 
I2C_CR1_TCIE_Msk


	)

6023 
	#I2C_CR1_ERRIE_Pos
 (7U)

	)

6024 
	#I2C_CR1_ERRIE_Msk
 (0x1UL << 
I2C_CR1_ERRIE_Pos
è

	)

6025 
	#I2C_CR1_ERRIE
 
I2C_CR1_ERRIE_Msk


	)

6026 
	#I2C_CR1_DNF_Pos
 (8U)

	)

6027 
	#I2C_CR1_DNF_Msk
 (0xFUL << 
I2C_CR1_DNF_Pos
è

	)

6028 
	#I2C_CR1_DNF
 
I2C_CR1_DNF_Msk


	)

6029 
	#I2C_CR1_ANFOFF_Pos
 (12U)

	)

6030 
	#I2C_CR1_ANFOFF_Msk
 (0x1UL << 
I2C_CR1_ANFOFF_Pos
è

	)

6031 
	#I2C_CR1_ANFOFF
 
I2C_CR1_ANFOFF_Msk


	)

6032 
	#I2C_CR1_SWRST_Pos
 (13U)

	)

6033 
	#I2C_CR1_SWRST_Msk
 (0x1UL << 
I2C_CR1_SWRST_Pos
è

	)

6034 
	#I2C_CR1_SWRST
 
I2C_CR1_SWRST_Msk


	)

6035 
	#I2C_CR1_TXDMAEN_Pos
 (14U)

	)

6036 
	#I2C_CR1_TXDMAEN_Msk
 (0x1UL << 
I2C_CR1_TXDMAEN_Pos
è

	)

6037 
	#I2C_CR1_TXDMAEN
 
I2C_CR1_TXDMAEN_Msk


	)

6038 
	#I2C_CR1_RXDMAEN_Pos
 (15U)

	)

6039 
	#I2C_CR1_RXDMAEN_Msk
 (0x1UL << 
I2C_CR1_RXDMAEN_Pos
è

	)

6040 
	#I2C_CR1_RXDMAEN
 
I2C_CR1_RXDMAEN_Msk


	)

6041 
	#I2C_CR1_SBC_Pos
 (16U)

	)

6042 
	#I2C_CR1_SBC_Msk
 (0x1UL << 
I2C_CR1_SBC_Pos
è

	)

6043 
	#I2C_CR1_SBC
 
I2C_CR1_SBC_Msk


	)

6044 
	#I2C_CR1_NOSTRETCH_Pos
 (17U)

	)

6045 
	#I2C_CR1_NOSTRETCH_Msk
 (0x1UL << 
I2C_CR1_NOSTRETCH_Pos
è

	)

6046 
	#I2C_CR1_NOSTRETCH
 
I2C_CR1_NOSTRETCH_Msk


	)

6047 
	#I2C_CR1_WUPEN_Pos
 (18U)

	)

6048 
	#I2C_CR1_WUPEN_Msk
 (0x1UL << 
I2C_CR1_WUPEN_Pos
è

	)

6049 
	#I2C_CR1_WUPEN
 
I2C_CR1_WUPEN_Msk


	)

6050 
	#I2C_CR1_GCEN_Pos
 (19U)

	)

6051 
	#I2C_CR1_GCEN_Msk
 (0x1UL << 
I2C_CR1_GCEN_Pos
è

	)

6052 
	#I2C_CR1_GCEN
 
I2C_CR1_GCEN_Msk


	)

6053 
	#I2C_CR1_SMBHEN_Pos
 (20U)

	)

6054 
	#I2C_CR1_SMBHEN_Msk
 (0x1UL << 
I2C_CR1_SMBHEN_Pos
è

	)

6055 
	#I2C_CR1_SMBHEN
 
I2C_CR1_SMBHEN_Msk


	)

6056 
	#I2C_CR1_SMBDEN_Pos
 (21U)

	)

6057 
	#I2C_CR1_SMBDEN_Msk
 (0x1UL << 
I2C_CR1_SMBDEN_Pos
è

	)

6058 
	#I2C_CR1_SMBDEN
 
I2C_CR1_SMBDEN_Msk


	)

6059 
	#I2C_CR1_ALERTEN_Pos
 (22U)

	)

6060 
	#I2C_CR1_ALERTEN_Msk
 (0x1UL << 
I2C_CR1_ALERTEN_Pos
è

	)

6061 
	#I2C_CR1_ALERTEN
 
I2C_CR1_ALERTEN_Msk


	)

6062 
	#I2C_CR1_PECEN_Pos
 (23U)

	)

6063 
	#I2C_CR1_PECEN_Msk
 (0x1UL << 
I2C_CR1_PECEN_Pos
è

	)

6064 
	#I2C_CR1_PECEN
 
I2C_CR1_PECEN_Msk


	)

6067 
	#I2C_CR2_SADD_Pos
 (0U)

	)

6068 
	#I2C_CR2_SADD_Msk
 (0x3FFUL << 
I2C_CR2_SADD_Pos
è

	)

6069 
	#I2C_CR2_SADD
 
I2C_CR2_SADD_Msk


	)

6070 
	#I2C_CR2_RD_WRN_Pos
 (10U)

	)

6071 
	#I2C_CR2_RD_WRN_Msk
 (0x1UL << 
I2C_CR2_RD_WRN_Pos
è

	)

6072 
	#I2C_CR2_RD_WRN
 
I2C_CR2_RD_WRN_Msk


	)

6073 
	#I2C_CR2_ADD10_Pos
 (11U)

	)

6074 
	#I2C_CR2_ADD10_Msk
 (0x1UL << 
I2C_CR2_ADD10_Pos
è

	)

6075 
	#I2C_CR2_ADD10
 
I2C_CR2_ADD10_Msk


	)

6076 
	#I2C_CR2_HEAD10R_Pos
 (12U)

	)

6077 
	#I2C_CR2_HEAD10R_Msk
 (0x1UL << 
I2C_CR2_HEAD10R_Pos
è

	)

6078 
	#I2C_CR2_HEAD10R
 
I2C_CR2_HEAD10R_Msk


	)

6079 
	#I2C_CR2_START_Pos
 (13U)

	)

6080 
	#I2C_CR2_START_Msk
 (0x1UL << 
I2C_CR2_START_Pos
è

	)

6081 
	#I2C_CR2_START
 
I2C_CR2_START_Msk


	)

6082 
	#I2C_CR2_STOP_Pos
 (14U)

	)

6083 
	#I2C_CR2_STOP_Msk
 (0x1UL << 
I2C_CR2_STOP_Pos
è

	)

6084 
	#I2C_CR2_STOP
 
I2C_CR2_STOP_Msk


	)

6085 
	#I2C_CR2_NACK_Pos
 (15U)

	)

6086 
	#I2C_CR2_NACK_Msk
 (0x1UL << 
I2C_CR2_NACK_Pos
è

	)

6087 
	#I2C_CR2_NACK
 
I2C_CR2_NACK_Msk


	)

6088 
	#I2C_CR2_NBYTES_Pos
 (16U)

	)

6089 
	#I2C_CR2_NBYTES_Msk
 (0xFFUL << 
I2C_CR2_NBYTES_Pos
è

	)

6090 
	#I2C_CR2_NBYTES
 
I2C_CR2_NBYTES_Msk


	)

6091 
	#I2C_CR2_RELOAD_Pos
 (24U)

	)

6092 
	#I2C_CR2_RELOAD_Msk
 (0x1UL << 
I2C_CR2_RELOAD_Pos
è

	)

6093 
	#I2C_CR2_RELOAD
 
I2C_CR2_RELOAD_Msk


	)

6094 
	#I2C_CR2_AUTOEND_Pos
 (25U)

	)

6095 
	#I2C_CR2_AUTOEND_Msk
 (0x1UL << 
I2C_CR2_AUTOEND_Pos
è

	)

6096 
	#I2C_CR2_AUTOEND
 
I2C_CR2_AUTOEND_Msk


	)

6097 
	#I2C_CR2_PECBYTE_Pos
 (26U)

	)

6098 
	#I2C_CR2_PECBYTE_Msk
 (0x1UL << 
I2C_CR2_PECBYTE_Pos
è

	)

6099 
	#I2C_CR2_PECBYTE
 
I2C_CR2_PECBYTE_Msk


	)

6102 
	#I2C_OAR1_OA1_Pos
 (0U)

	)

6103 
	#I2C_OAR1_OA1_Msk
 (0x3FFUL << 
I2C_OAR1_OA1_Pos
è

	)

6104 
	#I2C_OAR1_OA1
 
I2C_OAR1_OA1_Msk


	)

6105 
	#I2C_OAR1_OA1MODE_Pos
 (10U)

	)

6106 
	#I2C_OAR1_OA1MODE_Msk
 (0x1UL << 
I2C_OAR1_OA1MODE_Pos
è

	)

6107 
	#I2C_OAR1_OA1MODE
 
I2C_OAR1_OA1MODE_Msk


	)

6108 
	#I2C_OAR1_OA1EN_Pos
 (15U)

	)

6109 
	#I2C_OAR1_OA1EN_Msk
 (0x1UL << 
I2C_OAR1_OA1EN_Pos
è

	)

6110 
	#I2C_OAR1_OA1EN
 
I2C_OAR1_OA1EN_Msk


	)

6113 
	#I2C_OAR2_OA2_Pos
 (1U)

	)

6114 
	#I2C_OAR2_OA2_Msk
 (0x7FUL << 
I2C_OAR2_OA2_Pos
è

	)

6115 
	#I2C_OAR2_OA2
 
I2C_OAR2_OA2_Msk


	)

6116 
	#I2C_OAR2_OA2MSK_Pos
 (8U)

	)

6117 
	#I2C_OAR2_OA2MSK_Msk
 (0x7UL << 
I2C_OAR2_OA2MSK_Pos
è

	)

6118 
	#I2C_OAR2_OA2MSK
 
I2C_OAR2_OA2MSK_Msk


	)

6119 
	#I2C_OAR2_OA2NOMASK
 (0x00000000Uè

	)

6120 
	#I2C_OAR2_OA2MASK01_Pos
 (8U)

	)

6121 
	#I2C_OAR2_OA2MASK01_Msk
 (0x1UL << 
I2C_OAR2_OA2MASK01_Pos
è

	)

6122 
	#I2C_OAR2_OA2MASK01
 
I2C_OAR2_OA2MASK01_Msk


	)

6123 
	#I2C_OAR2_OA2MASK02_Pos
 (9U)

	)

6124 
	#I2C_OAR2_OA2MASK02_Msk
 (0x1UL << 
I2C_OAR2_OA2MASK02_Pos
è

	)

6125 
	#I2C_OAR2_OA2MASK02
 
I2C_OAR2_OA2MASK02_Msk


	)

6126 
	#I2C_OAR2_OA2MASK03_Pos
 (8U)

	)

6127 
	#I2C_OAR2_OA2MASK03_Msk
 (0x3UL << 
I2C_OAR2_OA2MASK03_Pos
è

	)

6128 
	#I2C_OAR2_OA2MASK03
 
I2C_OAR2_OA2MASK03_Msk


	)

6129 
	#I2C_OAR2_OA2MASK04_Pos
 (10U)

	)

6130 
	#I2C_OAR2_OA2MASK04_Msk
 (0x1UL << 
I2C_OAR2_OA2MASK04_Pos
è

	)

6131 
	#I2C_OAR2_OA2MASK04
 
I2C_OAR2_OA2MASK04_Msk


	)

6132 
	#I2C_OAR2_OA2MASK05_Pos
 (8U)

	)

6133 
	#I2C_OAR2_OA2MASK05_Msk
 (0x5UL << 
I2C_OAR2_OA2MASK05_Pos
è

	)

6134 
	#I2C_OAR2_OA2MASK05
 
I2C_OAR2_OA2MASK05_Msk


	)

6135 
	#I2C_OAR2_OA2MASK06_Pos
 (9U)

	)

6136 
	#I2C_OAR2_OA2MASK06_Msk
 (0x3UL << 
I2C_OAR2_OA2MASK06_Pos
è

	)

6137 
	#I2C_OAR2_OA2MASK06
 
I2C_OAR2_OA2MASK06_Msk


	)

6138 
	#I2C_OAR2_OA2MASK07_Pos
 (8U)

	)

6139 
	#I2C_OAR2_OA2MASK07_Msk
 (0x7UL << 
I2C_OAR2_OA2MASK07_Pos
è

	)

6140 
	#I2C_OAR2_OA2MASK07
 
I2C_OAR2_OA2MASK07_Msk


	)

6141 
	#I2C_OAR2_OA2EN_Pos
 (15U)

	)

6142 
	#I2C_OAR2_OA2EN_Msk
 (0x1UL << 
I2C_OAR2_OA2EN_Pos
è

	)

6143 
	#I2C_OAR2_OA2EN
 
I2C_OAR2_OA2EN_Msk


	)

6146 
	#I2C_TIMINGR_SCLL_Pos
 (0U)

	)

6147 
	#I2C_TIMINGR_SCLL_Msk
 (0xFFUL << 
I2C_TIMINGR_SCLL_Pos
è

	)

6148 
	#I2C_TIMINGR_SCLL
 
I2C_TIMINGR_SCLL_Msk


	)

6149 
	#I2C_TIMINGR_SCLH_Pos
 (8U)

	)

6150 
	#I2C_TIMINGR_SCLH_Msk
 (0xFFUL << 
I2C_TIMINGR_SCLH_Pos
è

	)

6151 
	#I2C_TIMINGR_SCLH
 
I2C_TIMINGR_SCLH_Msk


	)

6152 
	#I2C_TIMINGR_SDADEL_Pos
 (16U)

	)

6153 
	#I2C_TIMINGR_SDADEL_Msk
 (0xFUL << 
I2C_TIMINGR_SDADEL_Pos
è

	)

6154 
	#I2C_TIMINGR_SDADEL
 
I2C_TIMINGR_SDADEL_Msk


	)

6155 
	#I2C_TIMINGR_SCLDEL_Pos
 (20U)

	)

6156 
	#I2C_TIMINGR_SCLDEL_Msk
 (0xFUL << 
I2C_TIMINGR_SCLDEL_Pos
è

	)

6157 
	#I2C_TIMINGR_SCLDEL
 
I2C_TIMINGR_SCLDEL_Msk


	)

6158 
	#I2C_TIMINGR_PRESC_Pos
 (28U)

	)

6159 
	#I2C_TIMINGR_PRESC_Msk
 (0xFUL << 
I2C_TIMINGR_PRESC_Pos
è

	)

6160 
	#I2C_TIMINGR_PRESC
 
I2C_TIMINGR_PRESC_Msk


	)

6163 
	#I2C_TIMEOUTR_TIMEOUTA_Pos
 (0U)

	)

6164 
	#I2C_TIMEOUTR_TIMEOUTA_Msk
 (0xFFFUL << 
I2C_TIMEOUTR_TIMEOUTA_Pos
è

	)

6165 
	#I2C_TIMEOUTR_TIMEOUTA
 
I2C_TIMEOUTR_TIMEOUTA_Msk


	)

6166 
	#I2C_TIMEOUTR_TIDLE_Pos
 (12U)

	)

6167 
	#I2C_TIMEOUTR_TIDLE_Msk
 (0x1UL << 
I2C_TIMEOUTR_TIDLE_Pos
è

	)

6168 
	#I2C_TIMEOUTR_TIDLE
 
I2C_TIMEOUTR_TIDLE_Msk


	)

6169 
	#I2C_TIMEOUTR_TIMOUTEN_Pos
 (15U)

	)

6170 
	#I2C_TIMEOUTR_TIMOUTEN_Msk
 (0x1UL << 
I2C_TIMEOUTR_TIMOUTEN_Pos
è

	)

6171 
	#I2C_TIMEOUTR_TIMOUTEN
 
I2C_TIMEOUTR_TIMOUTEN_Msk


	)

6172 
	#I2C_TIMEOUTR_TIMEOUTB_Pos
 (16U)

	)

6173 
	#I2C_TIMEOUTR_TIMEOUTB_Msk
 (0xFFFUL << 
I2C_TIMEOUTR_TIMEOUTB_Pos
è

	)

6174 
	#I2C_TIMEOUTR_TIMEOUTB
 
I2C_TIMEOUTR_TIMEOUTB_Msk


	)

6175 
	#I2C_TIMEOUTR_TEXTEN_Pos
 (31U)

	)

6176 
	#I2C_TIMEOUTR_TEXTEN_Msk
 (0x1UL << 
I2C_TIMEOUTR_TEXTEN_Pos
è

	)

6177 
	#I2C_TIMEOUTR_TEXTEN
 
I2C_TIMEOUTR_TEXTEN_Msk


	)

6180 
	#I2C_ISR_TXE_Pos
 (0U)

	)

6181 
	#I2C_ISR_TXE_Msk
 (0x1UL << 
I2C_ISR_TXE_Pos
è

	)

6182 
	#I2C_ISR_TXE
 
I2C_ISR_TXE_Msk


	)

6183 
	#I2C_ISR_TXIS_Pos
 (1U)

	)

6184 
	#I2C_ISR_TXIS_Msk
 (0x1UL << 
I2C_ISR_TXIS_Pos
è

	)

6185 
	#I2C_ISR_TXIS
 
I2C_ISR_TXIS_Msk


	)

6186 
	#I2C_ISR_RXNE_Pos
 (2U)

	)

6187 
	#I2C_ISR_RXNE_Msk
 (0x1UL << 
I2C_ISR_RXNE_Pos
è

	)

6188 
	#I2C_ISR_RXNE
 
I2C_ISR_RXNE_Msk


	)

6189 
	#I2C_ISR_ADDR_Pos
 (3U)

	)

6190 
	#I2C_ISR_ADDR_Msk
 (0x1UL << 
I2C_ISR_ADDR_Pos
è

	)

6191 
	#I2C_ISR_ADDR
 
I2C_ISR_ADDR_Msk


	)

6192 
	#I2C_ISR_NACKF_Pos
 (4U)

	)

6193 
	#I2C_ISR_NACKF_Msk
 (0x1UL << 
I2C_ISR_NACKF_Pos
è

	)

6194 
	#I2C_ISR_NACKF
 
I2C_ISR_NACKF_Msk


	)

6195 
	#I2C_ISR_STOPF_Pos
 (5U)

	)

6196 
	#I2C_ISR_STOPF_Msk
 (0x1UL << 
I2C_ISR_STOPF_Pos
è

	)

6197 
	#I2C_ISR_STOPF
 
I2C_ISR_STOPF_Msk


	)

6198 
	#I2C_ISR_TC_Pos
 (6U)

	)

6199 
	#I2C_ISR_TC_Msk
 (0x1UL << 
I2C_ISR_TC_Pos
è

	)

6200 
	#I2C_ISR_TC
 
I2C_ISR_TC_Msk


	)

6201 
	#I2C_ISR_TCR_Pos
 (7U)

	)

6202 
	#I2C_ISR_TCR_Msk
 (0x1UL << 
I2C_ISR_TCR_Pos
è

	)

6203 
	#I2C_ISR_TCR
 
I2C_ISR_TCR_Msk


	)

6204 
	#I2C_ISR_BERR_Pos
 (8U)

	)

6205 
	#I2C_ISR_BERR_Msk
 (0x1UL << 
I2C_ISR_BERR_Pos
è

	)

6206 
	#I2C_ISR_BERR
 
I2C_ISR_BERR_Msk


	)

6207 
	#I2C_ISR_ARLO_Pos
 (9U)

	)

6208 
	#I2C_ISR_ARLO_Msk
 (0x1UL << 
I2C_ISR_ARLO_Pos
è

	)

6209 
	#I2C_ISR_ARLO
 
I2C_ISR_ARLO_Msk


	)

6210 
	#I2C_ISR_OVR_Pos
 (10U)

	)

6211 
	#I2C_ISR_OVR_Msk
 (0x1UL << 
I2C_ISR_OVR_Pos
è

	)

6212 
	#I2C_ISR_OVR
 
I2C_ISR_OVR_Msk


	)

6213 
	#I2C_ISR_PECERR_Pos
 (11U)

	)

6214 
	#I2C_ISR_PECERR_Msk
 (0x1UL << 
I2C_ISR_PECERR_Pos
è

	)

6215 
	#I2C_ISR_PECERR
 
I2C_ISR_PECERR_Msk


	)

6216 
	#I2C_ISR_TIMEOUT_Pos
 (12U)

	)

6217 
	#I2C_ISR_TIMEOUT_Msk
 (0x1UL << 
I2C_ISR_TIMEOUT_Pos
è

	)

6218 
	#I2C_ISR_TIMEOUT
 
I2C_ISR_TIMEOUT_Msk


	)

6219 
	#I2C_ISR_ALERT_Pos
 (13U)

	)

6220 
	#I2C_ISR_ALERT_Msk
 (0x1UL << 
I2C_ISR_ALERT_Pos
è

	)

6221 
	#I2C_ISR_ALERT
 
I2C_ISR_ALERT_Msk


	)

6222 
	#I2C_ISR_BUSY_Pos
 (15U)

	)

6223 
	#I2C_ISR_BUSY_Msk
 (0x1UL << 
I2C_ISR_BUSY_Pos
è

	)

6224 
	#I2C_ISR_BUSY
 
I2C_ISR_BUSY_Msk


	)

6225 
	#I2C_ISR_DIR_Pos
 (16U)

	)

6226 
	#I2C_ISR_DIR_Msk
 (0x1UL << 
I2C_ISR_DIR_Pos
è

	)

6227 
	#I2C_ISR_DIR
 
I2C_ISR_DIR_Msk


	)

6228 
	#I2C_ISR_ADDCODE_Pos
 (17U)

	)

6229 
	#I2C_ISR_ADDCODE_Msk
 (0x7FUL << 
I2C_ISR_ADDCODE_Pos
è

	)

6230 
	#I2C_ISR_ADDCODE
 
I2C_ISR_ADDCODE_Msk


	)

6233 
	#I2C_ICR_ADDRCF_Pos
 (3U)

	)

6234 
	#I2C_ICR_ADDRCF_Msk
 (0x1UL << 
I2C_ICR_ADDRCF_Pos
è

	)

6235 
	#I2C_ICR_ADDRCF
 
I2C_ICR_ADDRCF_Msk


	)

6236 
	#I2C_ICR_NACKCF_Pos
 (4U)

	)

6237 
	#I2C_ICR_NACKCF_Msk
 (0x1UL << 
I2C_ICR_NACKCF_Pos
è

	)

6238 
	#I2C_ICR_NACKCF
 
I2C_ICR_NACKCF_Msk


	)

6239 
	#I2C_ICR_STOPCF_Pos
 (5U)

	)

6240 
	#I2C_ICR_STOPCF_Msk
 (0x1UL << 
I2C_ICR_STOPCF_Pos
è

	)

6241 
	#I2C_ICR_STOPCF
 
I2C_ICR_STOPCF_Msk


	)

6242 
	#I2C_ICR_BERRCF_Pos
 (8U)

	)

6243 
	#I2C_ICR_BERRCF_Msk
 (0x1UL << 
I2C_ICR_BERRCF_Pos
è

	)

6244 
	#I2C_ICR_BERRCF
 
I2C_ICR_BERRCF_Msk


	)

6245 
	#I2C_ICR_ARLOCF_Pos
 (9U)

	)

6246 
	#I2C_ICR_ARLOCF_Msk
 (0x1UL << 
I2C_ICR_ARLOCF_Pos
è

	)

6247 
	#I2C_ICR_ARLOCF
 
I2C_ICR_ARLOCF_Msk


	)

6248 
	#I2C_ICR_OVRCF_Pos
 (10U)

	)

6249 
	#I2C_ICR_OVRCF_Msk
 (0x1UL << 
I2C_ICR_OVRCF_Pos
è

	)

6250 
	#I2C_ICR_OVRCF
 
I2C_ICR_OVRCF_Msk


	)

6251 
	#I2C_ICR_PECCF_Pos
 (11U)

	)

6252 
	#I2C_ICR_PECCF_Msk
 (0x1UL << 
I2C_ICR_PECCF_Pos
è

	)

6253 
	#I2C_ICR_PECCF
 
I2C_ICR_PECCF_Msk


	)

6254 
	#I2C_ICR_TIMOUTCF_Pos
 (12U)

	)

6255 
	#I2C_ICR_TIMOUTCF_Msk
 (0x1UL << 
I2C_ICR_TIMOUTCF_Pos
è

	)

6256 
	#I2C_ICR_TIMOUTCF
 
I2C_ICR_TIMOUTCF_Msk


	)

6257 
	#I2C_ICR_ALERTCF_Pos
 (13U)

	)

6258 
	#I2C_ICR_ALERTCF_Msk
 (0x1UL << 
I2C_ICR_ALERTCF_Pos
è

	)

6259 
	#I2C_ICR_ALERTCF
 
I2C_ICR_ALERTCF_Msk


	)

6262 
	#I2C_PECR_PEC_Pos
 (0U)

	)

6263 
	#I2C_PECR_PEC_Msk
 (0xFFUL << 
I2C_PECR_PEC_Pos
è

	)

6264 
	#I2C_PECR_PEC
 
I2C_PECR_PEC_Msk


	)

6267 
	#I2C_RXDR_RXDATA_Pos
 (0U)

	)

6268 
	#I2C_RXDR_RXDATA_Msk
 (0xFFUL << 
I2C_RXDR_RXDATA_Pos
è

	)

6269 
	#I2C_RXDR_RXDATA
 
I2C_RXDR_RXDATA_Msk


	)

6272 
	#I2C_TXDR_TXDATA_Pos
 (0U)

	)

6273 
	#I2C_TXDR_TXDATA_Msk
 (0xFFUL << 
I2C_TXDR_TXDATA_Pos
è

	)

6274 
	#I2C_TXDR_TXDATA
 
I2C_TXDR_TXDATA_Msk


	)

6282 
	#IWDG_KR_KEY_Pos
 (0U)

	)

6283 
	#IWDG_KR_KEY_Msk
 (0xFFFFUL << 
IWDG_KR_KEY_Pos
è

	)

6284 
	#IWDG_KR_KEY
 
IWDG_KR_KEY_Msk


	)

6287 
	#IWDG_PR_PR_Pos
 (0U)

	)

6288 
	#IWDG_PR_PR_Msk
 (0x7UL << 
IWDG_PR_PR_Pos
è

	)

6289 
	#IWDG_PR_PR
 
IWDG_PR_PR_Msk


	)

6290 
	#IWDG_PR_PR_0
 (0x1UL << 
IWDG_PR_PR_Pos
è

	)

6291 
	#IWDG_PR_PR_1
 (0x2UL << 
IWDG_PR_PR_Pos
è

	)

6292 
	#IWDG_PR_PR_2
 (0x4UL << 
IWDG_PR_PR_Pos
è

	)

6295 
	#IWDG_RLR_RL_Pos
 (0U)

	)

6296 
	#IWDG_RLR_RL_Msk
 (0xFFFUL << 
IWDG_RLR_RL_Pos
è

	)

6297 
	#IWDG_RLR_RL
 
IWDG_RLR_RL_Msk


	)

6300 
	#IWDG_SR_PVU_Pos
 (0U)

	)

6301 
	#IWDG_SR_PVU_Msk
 (0x1UL << 
IWDG_SR_PVU_Pos
è

	)

6302 
	#IWDG_SR_PVU
 
IWDG_SR_PVU_Msk


	)

6303 
	#IWDG_SR_RVU_Pos
 (1U)

	)

6304 
	#IWDG_SR_RVU_Msk
 (0x1UL << 
IWDG_SR_RVU_Pos
è

	)

6305 
	#IWDG_SR_RVU
 
IWDG_SR_RVU_Msk


	)

6306 
	#IWDG_SR_WVU_Pos
 (2U)

	)

6307 
	#IWDG_SR_WVU_Msk
 (0x1UL << 
IWDG_SR_WVU_Pos
è

	)

6308 
	#IWDG_SR_WVU
 
IWDG_SR_WVU_Msk


	)

6311 
	#IWDG_WINR_WIN_Pos
 (0U)

	)

6312 
	#IWDG_WINR_WIN_Msk
 (0xFFFUL << 
IWDG_WINR_WIN_Pos
è

	)

6313 
	#IWDG_WINR_WIN
 
IWDG_WINR_WIN_Msk


	)

6321 
	#OPAMP_CSR_OPAMPxEN_Pos
 (0U)

	)

6322 
	#OPAMP_CSR_OPAMPxEN_Msk
 (0x1UL << 
OPAMP_CSR_OPAMPxEN_Pos
è

	)

6323 
	#OPAMP_CSR_OPAMPxEN
 
OPAMP_CSR_OPAMPxEN_Msk


	)

6324 
	#OPAMP_CSR_FORCEVP_Pos
 (1U)

	)

6325 
	#OPAMP_CSR_FORCEVP_Msk
 (0x1UL << 
OPAMP_CSR_FORCEVP_Pos
è

	)

6326 
	#OPAMP_CSR_FORCEVP
 
OPAMP_CSR_FORCEVP_Msk


	)

6327 
	#OPAMP_CSR_VPSEL_Pos
 (2U)

	)

6328 
	#OPAMP_CSR_VPSEL_Msk
 (0x3UL << 
OPAMP_CSR_VPSEL_Pos
è

	)

6329 
	#OPAMP_CSR_VPSEL
 
OPAMP_CSR_VPSEL_Msk


	)

6330 
	#OPAMP_CSR_VPSEL_0
 (0x1UL << 
OPAMP_CSR_VPSEL_Pos
è

	)

6331 
	#OPAMP_CSR_VPSEL_1
 (0x2UL << 
OPAMP_CSR_VPSEL_Pos
è

	)

6332 
	#OPAMP_CSR_USERTRIM_Pos
 (4U)

	)

6333 
	#OPAMP_CSR_USERTRIM_Msk
 (0x1UL << 
OPAMP_CSR_USERTRIM_Pos
è

	)

6334 
	#OPAMP_CSR_USERTRIM
 
OPAMP_CSR_USERTRIM_Msk


	)

6335 
	#OPAMP_CSR_VMSEL_Pos
 (5U)

	)

6336 
	#OPAMP_CSR_VMSEL_Msk
 (0x3UL << 
OPAMP_CSR_VMSEL_Pos
è

	)

6337 
	#OPAMP_CSR_VMSEL
 
OPAMP_CSR_VMSEL_Msk


	)

6338 
	#OPAMP_CSR_VMSEL_0
 (0x1UL << 
OPAMP_CSR_VMSEL_Pos
è

	)

6339 
	#OPAMP_CSR_VMSEL_1
 (0x2UL << 
OPAMP_CSR_VMSEL_Pos
è

	)

6340 
	#OPAMP_CSR_HIGHSPEEDEN_Pos
 (7U)

	)

6341 
	#OPAMP_CSR_HIGHSPEEDEN_Msk
 (0x1UL << 
OPAMP_CSR_HIGHSPEEDEN_Pos
è

	)

6342 
	#OPAMP_CSR_HIGHSPEEDEN
 
OPAMP_CSR_HIGHSPEEDEN_Msk


	)

6343 
	#OPAMP_CSR_OPAMPINTEN_Pos
 (8U)

	)

6344 
	#OPAMP_CSR_OPAMPINTEN_Msk
 (0x1UL << 
OPAMP_CSR_OPAMPINTEN_Pos
è

	)

6345 
	#OPAMP_CSR_OPAMPINTEN
 
OPAMP_CSR_OPAMPINTEN_Msk


	)

6346 
	#OPAMP_CSR_CALON_Pos
 (11U)

	)

6347 
	#OPAMP_CSR_CALON_Msk
 (0x1UL << 
OPAMP_CSR_CALON_Pos
è

	)

6348 
	#OPAMP_CSR_CALON
 
OPAMP_CSR_CALON_Msk


	)

6349 
	#OPAMP_CSR_CALSEL_Pos
 (12U)

	)

6350 
	#OPAMP_CSR_CALSEL_Msk
 (0x3UL << 
OPAMP_CSR_CALSEL_Pos
è

	)

6351 
	#OPAMP_CSR_CALSEL
 
OPAMP_CSR_CALSEL_Msk


	)

6352 
	#OPAMP_CSR_CALSEL_0
 (0x1UL << 
OPAMP_CSR_CALSEL_Pos
è

	)

6353 
	#OPAMP_CSR_CALSEL_1
 (0x2UL << 
OPAMP_CSR_CALSEL_Pos
è

	)

6354 
	#OPAMP_CSR_PGGAIN_Pos
 (14U)

	)

6355 
	#OPAMP_CSR_PGGAIN_Msk
 (0x1FUL << 
OPAMP_CSR_PGGAIN_Pos
è

	)

6356 
	#OPAMP_CSR_PGGAIN
 
OPAMP_CSR_PGGAIN_Msk


	)

6357 
	#OPAMP_CSR_PGGAIN_0
 (0x1UL << 
OPAMP_CSR_PGGAIN_Pos
è

	)

6358 
	#OPAMP_CSR_PGGAIN_1
 (0x2UL << 
OPAMP_CSR_PGGAIN_Pos
è

	)

6359 
	#OPAMP_CSR_PGGAIN_2
 (0x4UL << 
OPAMP_CSR_PGGAIN_Pos
è

	)

6360 
	#OPAMP_CSR_PGGAIN_3
 (0x8UL << 
OPAMP_CSR_PGGAIN_Pos
è

	)

6361 
	#OPAMP_CSR_PGGAIN_4
 (0x10UL << 
OPAMP_CSR_PGGAIN_Pos
è

	)

6362 
	#OPAMP_CSR_TRIMOFFSETP_Pos
 (19U)

	)

6363 
	#OPAMP_CSR_TRIMOFFSETP_Msk
 (0x1FUL << 
OPAMP_CSR_TRIMOFFSETP_Pos
è

	)

6364 
	#OPAMP_CSR_TRIMOFFSETP
 
OPAMP_CSR_TRIMOFFSETP_Msk


	)

6365 
	#OPAMP_CSR_TRIMOFFSETN_Pos
 (24U)

	)

6366 
	#OPAMP_CSR_TRIMOFFSETN_Msk
 (0x1FUL << 
OPAMP_CSR_TRIMOFFSETN_Pos
è

	)

6367 
	#OPAMP_CSR_TRIMOFFSETN
 
OPAMP_CSR_TRIMOFFSETN_Msk


	)

6368 
	#OPAMP_CSR_OUTCAL_Pos
 (30U)

	)

6369 
	#OPAMP_CSR_OUTCAL_Msk
 (0x1UL << 
OPAMP_CSR_OUTCAL_Pos
è

	)

6370 
	#OPAMP_CSR_OUTCAL
 
OPAMP_CSR_OUTCAL_Msk


	)

6371 
	#OPAMP_CSR_LOCK_Pos
 (31U)

	)

6372 
	#OPAMP_CSR_LOCK_Msk
 (0x1UL << 
OPAMP_CSR_LOCK_Pos
è

	)

6373 
	#OPAMP_CSR_LOCK
 
OPAMP_CSR_LOCK_Msk


	)

6377 
	#OPAMP_TCMR_VMSSEL_Pos
 (0U)

	)

6378 
	#OPAMP_TCMR_VMSSEL_Msk
 (0x1UL << 
OPAMP_TCMR_VMSSEL_Pos
è

	)

6379 
	#OPAMP_TCMR_VMSSEL
 
OPAMP_TCMR_VMSSEL_Msk


	)

6380 
	#OPAMP_TCMR_VPSSEL_Pos
 (1U)

	)

6381 
	#OPAMP_TCMR_VPSSEL_Msk
 (0x3UL << 
OPAMP_TCMR_VPSSEL_Pos
è

	)

6382 
	#OPAMP_TCMR_VPSSEL
 
OPAMP_TCMR_VPSSEL_Msk


	)

6383 
	#OPAMP_TCMR_VPSSEL_0
 (0x1UL << 
OPAMP_TCMR_VPSSEL_Pos
è

	)

6384 
	#OPAMP_TCMR_VPSSEL_1
 (0x2UL << 
OPAMP_TCMR_VPSSEL_Pos
è

	)

6385 
	#OPAMP_TCMR_T1CMEN_Pos
 (3U)

	)

6386 
	#OPAMP_TCMR_T1CMEN_Msk
 (0x1UL << 
OPAMP_TCMR_T1CMEN_Pos
è

	)

6387 
	#OPAMP_TCMR_T1CMEN
 
OPAMP_TCMR_T1CMEN_Msk


	)

6388 
	#OPAMP_TCMR_T8CMEN_Pos
 (4U)

	)

6389 
	#OPAMP_TCMR_T8CMEN_Msk
 (0x1UL << 
OPAMP_TCMR_T8CMEN_Pos
è

	)

6390 
	#OPAMP_TCMR_T8CMEN
 
OPAMP_TCMR_T8CMEN_Msk


	)

6391 
	#OPAMP_TCMR_T20CMEN_Pos
 (5U)

	)

6392 
	#OPAMP_TCMR_T20CMEN_Msk
 (0x1UL << 
OPAMP_TCMR_T20CMEN_Pos
è

	)

6393 
	#OPAMP_TCMR_T20CMEN
 
OPAMP_TCMR_T20CMEN_Msk


	)

6394 
	#OPAMP_TCMR_LOCK_Pos
 (31U)

	)

6395 
	#OPAMP_TCMR_LOCK_Msk
 (0x1UL << 
OPAMP_TCMR_LOCK_Pos
è

	)

6396 
	#OPAMP_TCMR_LOCK
 
OPAMP_TCMR_LOCK_Msk


	)

6407 
	#PWR_CR1_LPR_Pos
 (14U)

	)

6408 
	#PWR_CR1_LPR_Msk
 (0x1UL << 
PWR_CR1_LPR_Pos
è

	)

6409 
	#PWR_CR1_LPR
 
PWR_CR1_LPR_Msk


	)

6410 
	#PWR_CR1_VOS_Pos
 (9U)

	)

6411 
	#PWR_CR1_VOS_Msk
 (0x3UL << 
PWR_CR1_VOS_Pos
è

	)

6412 
	#PWR_CR1_VOS
 
PWR_CR1_VOS_Msk


	)

6413 
	#PWR_CR1_VOS_0
 (0x1UL << 
PWR_CR1_VOS_Pos
è

	)

6414 
	#PWR_CR1_VOS_1
 (0x2UL << 
PWR_CR1_VOS_Pos
è

	)

6415 
	#PWR_CR1_DBP_Pos
 (8U)

	)

6416 
	#PWR_CR1_DBP_Msk
 (0x1UL << 
PWR_CR1_DBP_Pos
è

	)

6417 
	#PWR_CR1_DBP
 
PWR_CR1_DBP_Msk


	)

6418 
	#PWR_CR1_LPMS_Pos
 (0U)

	)

6419 
	#PWR_CR1_LPMS_Msk
 (0x7UL << 
PWR_CR1_LPMS_Pos
è

	)

6420 
	#PWR_CR1_LPMS
 
PWR_CR1_LPMS_Msk


	)

6421 
	#PWR_CR1_LPMS_STOP0
 (0x00000000Uè

	)

6422 
	#PWR_CR1_LPMS_STOP1_Pos
 (0U)

	)

6423 
	#PWR_CR1_LPMS_STOP1_Msk
 (0x1UL << 
PWR_CR1_LPMS_STOP1_Pos
è

	)

6424 
	#PWR_CR1_LPMS_STOP1
 
PWR_CR1_LPMS_STOP1_Msk


	)

6425 
	#PWR_CR1_LPMS_STANDBY_Pos
 (0U)

	)

6426 
	#PWR_CR1_LPMS_STANDBY_Msk
 (0x3UL << 
PWR_CR1_LPMS_STANDBY_Pos
è

	)

6427 
	#PWR_CR1_LPMS_STANDBY
 
PWR_CR1_LPMS_STANDBY_Msk


	)

6428 
	#PWR_CR1_LPMS_SHUTDOWN_Pos
 (2U)

	)

6429 
	#PWR_CR1_LPMS_SHUTDOWN_Msk
 (0x1UL << 
PWR_CR1_LPMS_SHUTDOWN_Pos
è

	)

6430 
	#PWR_CR1_LPMS_SHUTDOWN
 
PWR_CR1_LPMS_SHUTDOWN_Msk


	)

6436 
	#PWR_CR2_PVME_Pos
 (4U)

	)

6437 
	#PWR_CR2_PVME_Msk
 (0xFUL << 
PWR_CR2_PVME_Pos
è

	)

6438 
	#PWR_CR2_PVME
 
PWR_CR2_PVME_Msk


	)

6439 
	#PWR_CR2_PVME4_Pos
 (7U)

	)

6440 
	#PWR_CR2_PVME4_Msk
 (0x1UL << 
PWR_CR2_PVME4_Pos
è

	)

6441 
	#PWR_CR2_PVME4
 
PWR_CR2_PVME4_Msk


	)

6442 
	#PWR_CR2_PVME3_Pos
 (6U)

	)

6443 
	#PWR_CR2_PVME3_Msk
 (0x1UL << 
PWR_CR2_PVME3_Pos
è

	)

6444 
	#PWR_CR2_PVME3
 
PWR_CR2_PVME3_Msk


	)

6445 
	#PWR_CR2_PVME2_Pos
 (5U)

	)

6446 
	#PWR_CR2_PVME2_Msk
 (0x1UL << 
PWR_CR2_PVME2_Pos
è

	)

6447 
	#PWR_CR2_PVME2
 
PWR_CR2_PVME2_Msk


	)

6448 
	#PWR_CR2_PVME1_Pos
 (4U)

	)

6449 
	#PWR_CR2_PVME1_Msk
 (0x1UL << 
PWR_CR2_PVME1_Pos
è

	)

6450 
	#PWR_CR2_PVME1
 
PWR_CR2_PVME1_Msk


	)

6453 
	#PWR_CR2_PLS_Pos
 (1U)

	)

6454 
	#PWR_CR2_PLS_Msk
 (0x7UL << 
PWR_CR2_PLS_Pos
è

	)

6455 
	#PWR_CR2_PLS
 
PWR_CR2_PLS_Msk


	)

6456 
	#PWR_CR2_PLS_LEV0
 (0x00000000Uè

	)

6457 
	#PWR_CR2_PLS_LEV1_Pos
 (1U)

	)

6458 
	#PWR_CR2_PLS_LEV1_Msk
 (0x1UL << 
PWR_CR2_PLS_LEV1_Pos
è

	)

6459 
	#PWR_CR2_PLS_LEV1
 
PWR_CR2_PLS_LEV1_Msk


	)

6460 
	#PWR_CR2_PLS_LEV2_Pos
 (2U)

	)

6461 
	#PWR_CR2_PLS_LEV2_Msk
 (0x1UL << 
PWR_CR2_PLS_LEV2_Pos
è

	)

6462 
	#PWR_CR2_PLS_LEV2
 
PWR_CR2_PLS_LEV2_Msk


	)

6463 
	#PWR_CR2_PLS_LEV3_Pos
 (1U)

	)

6464 
	#PWR_CR2_PLS_LEV3_Msk
 (0x3UL << 
PWR_CR2_PLS_LEV3_Pos
è

	)

6465 
	#PWR_CR2_PLS_LEV3
 
PWR_CR2_PLS_LEV3_Msk


	)

6466 
	#PWR_CR2_PLS_LEV4_Pos
 (3U)

	)

6467 
	#PWR_CR2_PLS_LEV4_Msk
 (0x1UL << 
PWR_CR2_PLS_LEV4_Pos
è

	)

6468 
	#PWR_CR2_PLS_LEV4
 
PWR_CR2_PLS_LEV4_Msk


	)

6469 
	#PWR_CR2_PLS_LEV5_Pos
 (1U)

	)

6470 
	#PWR_CR2_PLS_LEV5_Msk
 (0x5UL << 
PWR_CR2_PLS_LEV5_Pos
è

	)

6471 
	#PWR_CR2_PLS_LEV5
 
PWR_CR2_PLS_LEV5_Msk


	)

6472 
	#PWR_CR2_PLS_LEV6_Pos
 (2U)

	)

6473 
	#PWR_CR2_PLS_LEV6_Msk
 (0x3UL << 
PWR_CR2_PLS_LEV6_Pos
è

	)

6474 
	#PWR_CR2_PLS_LEV6
 
PWR_CR2_PLS_LEV6_Msk


	)

6475 
	#PWR_CR2_PLS_LEV7_Pos
 (1U)

	)

6476 
	#PWR_CR2_PLS_LEV7_Msk
 (0x7UL << 
PWR_CR2_PLS_LEV7_Pos
è

	)

6477 
	#PWR_CR2_PLS_LEV7
 
PWR_CR2_PLS_LEV7_Msk


	)

6478 
	#PWR_CR2_PVDE_Pos
 (0U)

	)

6479 
	#PWR_CR2_PVDE_Msk
 (0x1UL << 
PWR_CR2_PVDE_Pos
è

	)

6480 
	#PWR_CR2_PVDE
 
PWR_CR2_PVDE_Msk


	)

6483 
	#PWR_CR3_EIWF_Pos
 (15U)

	)

6484 
	#PWR_CR3_EIWF_Msk
 (0x1UL << 
PWR_CR3_EIWF_Pos
è

	)

6485 
	#PWR_CR3_EIWF
 
PWR_CR3_EIWF_Msk


	)

6486 
	#PWR_CR3_UCPD_DBDIS_Pos
 (14U)

	)

6487 
	#PWR_CR3_UCPD_DBDIS_Msk
 (0x1UL << 
PWR_CR3_UCPD_DBDIS_Pos
è

	)

6488 
	#PWR_CR3_UCPD_DBDIS
 
PWR_CR3_UCPD_DBDIS_Msk


	)

6489 
	#PWR_CR3_UCPD_STDBY_Pos
 (13U)

	)

6490 
	#PWR_CR3_UCPD_STDBY_Msk
 (0x1UL << 
PWR_CR3_UCPD_STDBY_Pos
è

	)

6491 
	#PWR_CR3_UCPD_STDBY
 
PWR_CR3_UCPD_STDBY_Msk


	)

6492 
	#PWR_CR3_APC_Pos
 (10U)

	)

6493 
	#PWR_CR3_APC_Msk
 (0x1UL << 
PWR_CR3_APC_Pos
è

	)

6494 
	#PWR_CR3_APC
 
PWR_CR3_APC_Msk


	)

6495 
	#PWR_CR3_RRS_Pos
 (8U)

	)

6496 
	#PWR_CR3_RRS_Msk
 (0x1UL << 
PWR_CR3_RRS_Pos
è

	)

6497 
	#PWR_CR3_RRS
 
PWR_CR3_RRS_Msk


	)

6498 
	#PWR_CR3_EWUP5_Pos
 (4U)

	)

6499 
	#PWR_CR3_EWUP5_Msk
 (0x1UL << 
PWR_CR3_EWUP5_Pos
è

	)

6500 
	#PWR_CR3_EWUP5
 
PWR_CR3_EWUP5_Msk


	)

6501 
	#PWR_CR3_EWUP4_Pos
 (3U)

	)

6502 
	#PWR_CR3_EWUP4_Msk
 (0x1UL << 
PWR_CR3_EWUP4_Pos
è

	)

6503 
	#PWR_CR3_EWUP4
 
PWR_CR3_EWUP4_Msk


	)

6504 
	#PWR_CR3_EWUP3_Pos
 (2U)

	)

6505 
	#PWR_CR3_EWUP3_Msk
 (0x1UL << 
PWR_CR3_EWUP3_Pos
è

	)

6506 
	#PWR_CR3_EWUP3
 
PWR_CR3_EWUP3_Msk


	)

6507 
	#PWR_CR3_EWUP2_Pos
 (1U)

	)

6508 
	#PWR_CR3_EWUP2_Msk
 (0x1UL << 
PWR_CR3_EWUP2_Pos
è

	)

6509 
	#PWR_CR3_EWUP2
 
PWR_CR3_EWUP2_Msk


	)

6510 
	#PWR_CR3_EWUP1_Pos
 (0U)

	)

6511 
	#PWR_CR3_EWUP1_Msk
 (0x1UL << 
PWR_CR3_EWUP1_Pos
è

	)

6512 
	#PWR_CR3_EWUP1
 
PWR_CR3_EWUP1_Msk


	)

6513 
	#PWR_CR3_EWUP_Pos
 (0U)

	)

6514 
	#PWR_CR3_EWUP_Msk
 (0x1FUL << 
PWR_CR3_EWUP_Pos
è

	)

6515 
	#PWR_CR3_EWUP
 
PWR_CR3_EWUP_Msk


	)

6518 
	#PWR_CR4_VBRS_Pos
 (9U)

	)

6519 
	#PWR_CR4_VBRS_Msk
 (0x1UL << 
PWR_CR4_VBRS_Pos
è

	)

6520 
	#PWR_CR4_VBRS
 
PWR_CR4_VBRS_Msk


	)

6521 
	#PWR_CR4_VBE_Pos
 (8U)

	)

6522 
	#PWR_CR4_VBE_Msk
 (0x1UL << 
PWR_CR4_VBE_Pos
è

	)

6523 
	#PWR_CR4_VBE
 
PWR_CR4_VBE_Msk


	)

6524 
	#PWR_CR4_WP5_Pos
 (4U)

	)

6525 
	#PWR_CR4_WP5_Msk
 (0x1UL << 
PWR_CR4_WP5_Pos
è

	)

6526 
	#PWR_CR4_WP5
 
PWR_CR4_WP5_Msk


	)

6527 
	#PWR_CR4_WP4_Pos
 (3U)

	)

6528 
	#PWR_CR4_WP4_Msk
 (0x1UL << 
PWR_CR4_WP4_Pos
è

	)

6529 
	#PWR_CR4_WP4
 
PWR_CR4_WP4_Msk


	)

6530 
	#PWR_CR4_WP3_Pos
 (2U)

	)

6531 
	#PWR_CR4_WP3_Msk
 (0x1UL << 
PWR_CR4_WP3_Pos
è

	)

6532 
	#PWR_CR4_WP3
 
PWR_CR4_WP3_Msk


	)

6533 
	#PWR_CR4_WP2_Pos
 (1U)

	)

6534 
	#PWR_CR4_WP2_Msk
 (0x1UL << 
PWR_CR4_WP2_Pos
è

	)

6535 
	#PWR_CR4_WP2
 
PWR_CR4_WP2_Msk


	)

6536 
	#PWR_CR4_WP1_Pos
 (0U)

	)

6537 
	#PWR_CR4_WP1_Msk
 (0x1UL << 
PWR_CR4_WP1_Pos
è

	)

6538 
	#PWR_CR4_WP1
 
PWR_CR4_WP1_Msk


	)

6541 
	#PWR_SR1_WUFI_Pos
 (15U)

	)

6542 
	#PWR_SR1_WUFI_Msk
 (0x1UL << 
PWR_SR1_WUFI_Pos
è

	)

6543 
	#PWR_SR1_WUFI
 
PWR_SR1_WUFI_Msk


	)

6544 
	#PWR_SR1_SBF_Pos
 (8U)

	)

6545 
	#PWR_SR1_SBF_Msk
 (0x1UL << 
PWR_SR1_SBF_Pos
è

	)

6546 
	#PWR_SR1_SBF
 
PWR_SR1_SBF_Msk


	)

6547 
	#PWR_SR1_WUF_Pos
 (0U)

	)

6548 
	#PWR_SR1_WUF_Msk
 (0x1FUL << 
PWR_SR1_WUF_Pos
è

	)

6549 
	#PWR_SR1_WUF
 
PWR_SR1_WUF_Msk


	)

6550 
	#PWR_SR1_WUF5_Pos
 (4U)

	)

6551 
	#PWR_SR1_WUF5_Msk
 (0x1UL << 
PWR_SR1_WUF5_Pos
è

	)

6552 
	#PWR_SR1_WUF5
 
PWR_SR1_WUF5_Msk


	)

6553 
	#PWR_SR1_WUF4_Pos
 (3U)

	)

6554 
	#PWR_SR1_WUF4_Msk
 (0x1UL << 
PWR_SR1_WUF4_Pos
è

	)

6555 
	#PWR_SR1_WUF4
 
PWR_SR1_WUF4_Msk


	)

6556 
	#PWR_SR1_WUF3_Pos
 (2U)

	)

6557 
	#PWR_SR1_WUF3_Msk
 (0x1UL << 
PWR_SR1_WUF3_Pos
è

	)

6558 
	#PWR_SR1_WUF3
 
PWR_SR1_WUF3_Msk


	)

6559 
	#PWR_SR1_WUF2_Pos
 (1U)

	)

6560 
	#PWR_SR1_WUF2_Msk
 (0x1UL << 
PWR_SR1_WUF2_Pos
è

	)

6561 
	#PWR_SR1_WUF2
 
PWR_SR1_WUF2_Msk


	)

6562 
	#PWR_SR1_WUF1_Pos
 (0U)

	)

6563 
	#PWR_SR1_WUF1_Msk
 (0x1UL << 
PWR_SR1_WUF1_Pos
è

	)

6564 
	#PWR_SR1_WUF1
 
PWR_SR1_WUF1_Msk


	)

6567 
	#PWR_SR2_PVMO4_Pos
 (15U)

	)

6568 
	#PWR_SR2_PVMO4_Msk
 (0x1UL << 
PWR_SR2_PVMO4_Pos
è

	)

6569 
	#PWR_SR2_PVMO4
 
PWR_SR2_PVMO4_Msk


	)

6570 
	#PWR_SR2_PVMO3_Pos
 (14U)

	)

6571 
	#PWR_SR2_PVMO3_Msk
 (0x1UL << 
PWR_SR2_PVMO3_Pos
è

	)

6572 
	#PWR_SR2_PVMO3
 
PWR_SR2_PVMO3_Msk


	)

6573 
	#PWR_SR2_PVMO2_Pos
 (13U)

	)

6574 
	#PWR_SR2_PVMO2_Msk
 (0x1UL << 
PWR_SR2_PVMO2_Pos
è

	)

6575 
	#PWR_SR2_PVMO2
 
PWR_SR2_PVMO2_Msk


	)

6576 
	#PWR_SR2_PVMO1_Pos
 (12U)

	)

6577 
	#PWR_SR2_PVMO1_Msk
 (0x1UL << 
PWR_SR2_PVMO1_Pos
è

	)

6578 
	#PWR_SR2_PVMO1
 
PWR_SR2_PVMO1_Msk


	)

6579 
	#PWR_SR2_PVDO_Pos
 (11U)

	)

6580 
	#PWR_SR2_PVDO_Msk
 (0x1UL << 
PWR_SR2_PVDO_Pos
è

	)

6581 
	#PWR_SR2_PVDO
 
PWR_SR2_PVDO_Msk


	)

6582 
	#PWR_SR2_VOSF_Pos
 (10U)

	)

6583 
	#PWR_SR2_VOSF_Msk
 (0x1UL << 
PWR_SR2_VOSF_Pos
è

	)

6584 
	#PWR_SR2_VOSF
 
PWR_SR2_VOSF_Msk


	)

6585 
	#PWR_SR2_REGLPF_Pos
 (9U)

	)

6586 
	#PWR_SR2_REGLPF_Msk
 (0x1UL << 
PWR_SR2_REGLPF_Pos
è

	)

6587 
	#PWR_SR2_REGLPF
 
PWR_SR2_REGLPF_Msk


	)

6588 
	#PWR_SR2_REGLPS_Pos
 (8U)

	)

6589 
	#PWR_SR2_REGLPS_Msk
 (0x1UL << 
PWR_SR2_REGLPS_Pos
è

	)

6590 
	#PWR_SR2_REGLPS
 
PWR_SR2_REGLPS_Msk


	)

6593 
	#PWR_SCR_CSBF_Pos
 (8U)

	)

6594 
	#PWR_SCR_CSBF_Msk
 (0x1UL << 
PWR_SCR_CSBF_Pos
è

	)

6595 
	#PWR_SCR_CSBF
 
PWR_SCR_CSBF_Msk


	)

6596 
	#PWR_SCR_CWUF_Pos
 (0U)

	)

6597 
	#PWR_SCR_CWUF_Msk
 (0x1FUL << 
PWR_SCR_CWUF_Pos
è

	)

6598 
	#PWR_SCR_CWUF
 
PWR_SCR_CWUF_Msk


	)

6599 
	#PWR_SCR_CWUF5_Pos
 (4U)

	)

6600 
	#PWR_SCR_CWUF5_Msk
 (0x1UL << 
PWR_SCR_CWUF5_Pos
è

	)

6601 
	#PWR_SCR_CWUF5
 
PWR_SCR_CWUF5_Msk


	)

6602 
	#PWR_SCR_CWUF4_Pos
 (3U)

	)

6603 
	#PWR_SCR_CWUF4_Msk
 (0x1UL << 
PWR_SCR_CWUF4_Pos
è

	)

6604 
	#PWR_SCR_CWUF4
 
PWR_SCR_CWUF4_Msk


	)

6605 
	#PWR_SCR_CWUF3_Pos
 (2U)

	)

6606 
	#PWR_SCR_CWUF3_Msk
 (0x1UL << 
PWR_SCR_CWUF3_Pos
è

	)

6607 
	#PWR_SCR_CWUF3
 
PWR_SCR_CWUF3_Msk


	)

6608 
	#PWR_SCR_CWUF2_Pos
 (1U)

	)

6609 
	#PWR_SCR_CWUF2_Msk
 (0x1UL << 
PWR_SCR_CWUF2_Pos
è

	)

6610 
	#PWR_SCR_CWUF2
 
PWR_SCR_CWUF2_Msk


	)

6611 
	#PWR_SCR_CWUF1_Pos
 (0U)

	)

6612 
	#PWR_SCR_CWUF1_Msk
 (0x1UL << 
PWR_SCR_CWUF1_Pos
è

	)

6613 
	#PWR_SCR_CWUF1
 
PWR_SCR_CWUF1_Msk


	)

6616 
	#PWR_PUCRA_PA15_Pos
 (15U)

	)

6617 
	#PWR_PUCRA_PA15_Msk
 (0x1UL << 
PWR_PUCRA_PA15_Pos
è

	)

6618 
	#PWR_PUCRA_PA15
 
PWR_PUCRA_PA15_Msk


	)

6619 
	#PWR_PUCRA_PA13_Pos
 (13U)

	)

6620 
	#PWR_PUCRA_PA13_Msk
 (0x1UL << 
PWR_PUCRA_PA13_Pos
è

	)

6621 
	#PWR_PUCRA_PA13
 
PWR_PUCRA_PA13_Msk


	)

6622 
	#PWR_PUCRA_PA12_Pos
 (12U)

	)

6623 
	#PWR_PUCRA_PA12_Msk
 (0x1UL << 
PWR_PUCRA_PA12_Pos
è

	)

6624 
	#PWR_PUCRA_PA12
 
PWR_PUCRA_PA12_Msk


	)

6625 
	#PWR_PUCRA_PA11_Pos
 (11U)

	)

6626 
	#PWR_PUCRA_PA11_Msk
 (0x1UL << 
PWR_PUCRA_PA11_Pos
è

	)

6627 
	#PWR_PUCRA_PA11
 
PWR_PUCRA_PA11_Msk


	)

6628 
	#PWR_PUCRA_PA10_Pos
 (10U)

	)

6629 
	#PWR_PUCRA_PA10_Msk
 (0x1UL << 
PWR_PUCRA_PA10_Pos
è

	)

6630 
	#PWR_PUCRA_PA10
 
PWR_PUCRA_PA10_Msk


	)

6631 
	#PWR_PUCRA_PA9_Pos
 (9U)

	)

6632 
	#PWR_PUCRA_PA9_Msk
 (0x1UL << 
PWR_PUCRA_PA9_Pos
è

	)

6633 
	#PWR_PUCRA_PA9
 
PWR_PUCRA_PA9_Msk


	)

6634 
	#PWR_PUCRA_PA8_Pos
 (8U)

	)

6635 
	#PWR_PUCRA_PA8_Msk
 (0x1UL << 
PWR_PUCRA_PA8_Pos
è

	)

6636 
	#PWR_PUCRA_PA8
 
PWR_PUCRA_PA8_Msk


	)

6637 
	#PWR_PUCRA_PA7_Pos
 (7U)

	)

6638 
	#PWR_PUCRA_PA7_Msk
 (0x1UL << 
PWR_PUCRA_PA7_Pos
è

	)

6639 
	#PWR_PUCRA_PA7
 
PWR_PUCRA_PA7_Msk


	)

6640 
	#PWR_PUCRA_PA6_Pos
 (6U)

	)

6641 
	#PWR_PUCRA_PA6_Msk
 (0x1UL << 
PWR_PUCRA_PA6_Pos
è

	)

6642 
	#PWR_PUCRA_PA6
 
PWR_PUCRA_PA6_Msk


	)

6643 
	#PWR_PUCRA_PA5_Pos
 (5U)

	)

6644 
	#PWR_PUCRA_PA5_Msk
 (0x1UL << 
PWR_PUCRA_PA5_Pos
è

	)

6645 
	#PWR_PUCRA_PA5
 
PWR_PUCRA_PA5_Msk


	)

6646 
	#PWR_PUCRA_PA4_Pos
 (4U)

	)

6647 
	#PWR_PUCRA_PA4_Msk
 (0x1UL << 
PWR_PUCRA_PA4_Pos
è

	)

6648 
	#PWR_PUCRA_PA4
 
PWR_PUCRA_PA4_Msk


	)

6649 
	#PWR_PUCRA_PA3_Pos
 (3U)

	)

6650 
	#PWR_PUCRA_PA3_Msk
 (0x1UL << 
PWR_PUCRA_PA3_Pos
è

	)

6651 
	#PWR_PUCRA_PA3
 
PWR_PUCRA_PA3_Msk


	)

6652 
	#PWR_PUCRA_PA2_Pos
 (2U)

	)

6653 
	#PWR_PUCRA_PA2_Msk
 (0x1UL << 
PWR_PUCRA_PA2_Pos
è

	)

6654 
	#PWR_PUCRA_PA2
 
PWR_PUCRA_PA2_Msk


	)

6655 
	#PWR_PUCRA_PA1_Pos
 (1U)

	)

6656 
	#PWR_PUCRA_PA1_Msk
 (0x1UL << 
PWR_PUCRA_PA1_Pos
è

	)

6657 
	#PWR_PUCRA_PA1
 
PWR_PUCRA_PA1_Msk


	)

6658 
	#PWR_PUCRA_PA0_Pos
 (0U)

	)

6659 
	#PWR_PUCRA_PA0_Msk
 (0x1UL << 
PWR_PUCRA_PA0_Pos
è

	)

6660 
	#PWR_PUCRA_PA0
 
PWR_PUCRA_PA0_Msk


	)

6663 
	#PWR_PDCRA_PA14_Pos
 (14U)

	)

6664 
	#PWR_PDCRA_PA14_Msk
 (0x1UL << 
PWR_PDCRA_PA14_Pos
è

	)

6665 
	#PWR_PDCRA_PA14
 
PWR_PDCRA_PA14_Msk


	)

6666 
	#PWR_PDCRA_PA12_Pos
 (12U)

	)

6667 
	#PWR_PDCRA_PA12_Msk
 (0x1UL << 
PWR_PDCRA_PA12_Pos
è

	)

6668 
	#PWR_PDCRA_PA12
 
PWR_PDCRA_PA12_Msk


	)

6669 
	#PWR_PDCRA_PA11_Pos
 (11U)

	)

6670 
	#PWR_PDCRA_PA11_Msk
 (0x1UL << 
PWR_PDCRA_PA11_Pos
è

	)

6671 
	#PWR_PDCRA_PA11
 
PWR_PDCRA_PA11_Msk


	)

6672 
	#PWR_PDCRA_PA10_Pos
 (10U)

	)

6673 
	#PWR_PDCRA_PA10_Msk
 (0x1UL << 
PWR_PDCRA_PA10_Pos
è

	)

6674 
	#PWR_PDCRA_PA10
 
PWR_PDCRA_PA10_Msk


	)

6675 
	#PWR_PDCRA_PA9_Pos
 (9U)

	)

6676 
	#PWR_PDCRA_PA9_Msk
 (0x1UL << 
PWR_PDCRA_PA9_Pos
è

	)

6677 
	#PWR_PDCRA_PA9
 
PWR_PDCRA_PA9_Msk


	)

6678 
	#PWR_PDCRA_PA8_Pos
 (8U)

	)

6679 
	#PWR_PDCRA_PA8_Msk
 (0x1UL << 
PWR_PDCRA_PA8_Pos
è

	)

6680 
	#PWR_PDCRA_PA8
 
PWR_PDCRA_PA8_Msk


	)

6681 
	#PWR_PDCRA_PA7_Pos
 (7U)

	)

6682 
	#PWR_PDCRA_PA7_Msk
 (0x1UL << 
PWR_PDCRA_PA7_Pos
è

	)

6683 
	#PWR_PDCRA_PA7
 
PWR_PDCRA_PA7_Msk


	)

6684 
	#PWR_PDCRA_PA6_Pos
 (6U)

	)

6685 
	#PWR_PDCRA_PA6_Msk
 (0x1UL << 
PWR_PDCRA_PA6_Pos
è

	)

6686 
	#PWR_PDCRA_PA6
 
PWR_PDCRA_PA6_Msk


	)

6687 
	#PWR_PDCRA_PA5_Pos
 (5U)

	)

6688 
	#PWR_PDCRA_PA5_Msk
 (0x1UL << 
PWR_PDCRA_PA5_Pos
è

	)

6689 
	#PWR_PDCRA_PA5
 
PWR_PDCRA_PA5_Msk


	)

6690 
	#PWR_PDCRA_PA4_Pos
 (4U)

	)

6691 
	#PWR_PDCRA_PA4_Msk
 (0x1UL << 
PWR_PDCRA_PA4_Pos
è

	)

6692 
	#PWR_PDCRA_PA4
 
PWR_PDCRA_PA4_Msk


	)

6693 
	#PWR_PDCRA_PA3_Pos
 (3U)

	)

6694 
	#PWR_PDCRA_PA3_Msk
 (0x1UL << 
PWR_PDCRA_PA3_Pos
è

	)

6695 
	#PWR_PDCRA_PA3
 
PWR_PDCRA_PA3_Msk


	)

6696 
	#PWR_PDCRA_PA2_Pos
 (2U)

	)

6697 
	#PWR_PDCRA_PA2_Msk
 (0x1UL << 
PWR_PDCRA_PA2_Pos
è

	)

6698 
	#PWR_PDCRA_PA2
 
PWR_PDCRA_PA2_Msk


	)

6699 
	#PWR_PDCRA_PA1_Pos
 (1U)

	)

6700 
	#PWR_PDCRA_PA1_Msk
 (0x1UL << 
PWR_PDCRA_PA1_Pos
è

	)

6701 
	#PWR_PDCRA_PA1
 
PWR_PDCRA_PA1_Msk


	)

6702 
	#PWR_PDCRA_PA0_Pos
 (0U)

	)

6703 
	#PWR_PDCRA_PA0_Msk
 (0x1UL << 
PWR_PDCRA_PA0_Pos
è

	)

6704 
	#PWR_PDCRA_PA0
 
PWR_PDCRA_PA0_Msk


	)

6708 
	#PWR_PUCRB_PB15_Pos
 (15U)

	)

6709 
	#PWR_PUCRB_PB15_Msk
 (0x1UL << 
PWR_PUCRB_PB15_Pos
è

	)

6710 
	#PWR_PUCRB_PB15
 
PWR_PUCRB_PB15_Msk


	)

6711 
	#PWR_PUCRB_PB14_Pos
 (14U)

	)

6712 
	#PWR_PUCRB_PB14_Msk
 (0x1UL << 
PWR_PUCRB_PB14_Pos
è

	)

6713 
	#PWR_PUCRB_PB14
 
PWR_PUCRB_PB14_Msk


	)

6714 
	#PWR_PUCRB_PB13_Pos
 (13U)

	)

6715 
	#PWR_PUCRB_PB13_Msk
 (0x1UL << 
PWR_PUCRB_PB13_Pos
è

	)

6716 
	#PWR_PUCRB_PB13
 
PWR_PUCRB_PB13_Msk


	)

6717 
	#PWR_PUCRB_PB12_Pos
 (12U)

	)

6718 
	#PWR_PUCRB_PB12_Msk
 (0x1UL << 
PWR_PUCRB_PB12_Pos
è

	)

6719 
	#PWR_PUCRB_PB12
 
PWR_PUCRB_PB12_Msk


	)

6720 
	#PWR_PUCRB_PB11_Pos
 (11U)

	)

6721 
	#PWR_PUCRB_PB11_Msk
 (0x1UL << 
PWR_PUCRB_PB11_Pos
è

	)

6722 
	#PWR_PUCRB_PB11
 
PWR_PUCRB_PB11_Msk


	)

6723 
	#PWR_PUCRB_PB10_Pos
 (10U)

	)

6724 
	#PWR_PUCRB_PB10_Msk
 (0x1UL << 
PWR_PUCRB_PB10_Pos
è

	)

6725 
	#PWR_PUCRB_PB10
 
PWR_PUCRB_PB10_Msk


	)

6726 
	#PWR_PUCRB_PB9_Pos
 (9U)

	)

6727 
	#PWR_PUCRB_PB9_Msk
 (0x1UL << 
PWR_PUCRB_PB9_Pos
è

	)

6728 
	#PWR_PUCRB_PB9
 
PWR_PUCRB_PB9_Msk


	)

6729 
	#PWR_PUCRB_PB8_Pos
 (8U)

	)

6730 
	#PWR_PUCRB_PB8_Msk
 (0x1UL << 
PWR_PUCRB_PB8_Pos
è

	)

6731 
	#PWR_PUCRB_PB8
 
PWR_PUCRB_PB8_Msk


	)

6732 
	#PWR_PUCRB_PB7_Pos
 (7U)

	)

6733 
	#PWR_PUCRB_PB7_Msk
 (0x1UL << 
PWR_PUCRB_PB7_Pos
è

	)

6734 
	#PWR_PUCRB_PB7
 
PWR_PUCRB_PB7_Msk


	)

6735 
	#PWR_PUCRB_PB6_Pos
 (6U)

	)

6736 
	#PWR_PUCRB_PB6_Msk
 (0x1UL << 
PWR_PUCRB_PB6_Pos
è

	)

6737 
	#PWR_PUCRB_PB6
 
PWR_PUCRB_PB6_Msk


	)

6738 
	#PWR_PUCRB_PB5_Pos
 (5U)

	)

6739 
	#PWR_PUCRB_PB5_Msk
 (0x1UL << 
PWR_PUCRB_PB5_Pos
è

	)

6740 
	#PWR_PUCRB_PB5
 
PWR_PUCRB_PB5_Msk


	)

6741 
	#PWR_PUCRB_PB4_Pos
 (4U)

	)

6742 
	#PWR_PUCRB_PB4_Msk
 (0x1UL << 
PWR_PUCRB_PB4_Pos
è

	)

6743 
	#PWR_PUCRB_PB4
 
PWR_PUCRB_PB4_Msk


	)

6744 
	#PWR_PUCRB_PB3_Pos
 (3U)

	)

6745 
	#PWR_PUCRB_PB3_Msk
 (0x1UL << 
PWR_PUCRB_PB3_Pos
è

	)

6746 
	#PWR_PUCRB_PB3
 
PWR_PUCRB_PB3_Msk


	)

6747 
	#PWR_PUCRB_PB2_Pos
 (2U)

	)

6748 
	#PWR_PUCRB_PB2_Msk
 (0x1UL << 
PWR_PUCRB_PB2_Pos
è

	)

6749 
	#PWR_PUCRB_PB2
 
PWR_PUCRB_PB2_Msk


	)

6750 
	#PWR_PUCRB_PB1_Pos
 (1U)

	)

6751 
	#PWR_PUCRB_PB1_Msk
 (0x1UL << 
PWR_PUCRB_PB1_Pos
è

	)

6752 
	#PWR_PUCRB_PB1
 
PWR_PUCRB_PB1_Msk


	)

6753 
	#PWR_PUCRB_PB0_Pos
 (0U)

	)

6754 
	#PWR_PUCRB_PB0_Msk
 (0x1UL << 
PWR_PUCRB_PB0_Pos
è

	)

6755 
	#PWR_PUCRB_PB0
 
PWR_PUCRB_PB0_Msk


	)

6758 
	#PWR_PDCRB_PB15_Pos
 (15U)

	)

6759 
	#PWR_PDCRB_PB15_Msk
 (0x1UL << 
PWR_PDCRB_PB15_Pos
è

	)

6760 
	#PWR_PDCRB_PB15
 
PWR_PDCRB_PB15_Msk


	)

6761 
	#PWR_PDCRB_PB14_Pos
 (14U)

	)

6762 
	#PWR_PDCRB_PB14_Msk
 (0x1UL << 
PWR_PDCRB_PB14_Pos
è

	)

6763 
	#PWR_PDCRB_PB14
 
PWR_PDCRB_PB14_Msk


	)

6764 
	#PWR_PDCRB_PB13_Pos
 (13U)

	)

6765 
	#PWR_PDCRB_PB13_Msk
 (0x1UL << 
PWR_PDCRB_PB13_Pos
è

	)

6766 
	#PWR_PDCRB_PB13
 
PWR_PDCRB_PB13_Msk


	)

6767 
	#PWR_PDCRB_PB12_Pos
 (12U)

	)

6768 
	#PWR_PDCRB_PB12_Msk
 (0x1UL << 
PWR_PDCRB_PB12_Pos
è

	)

6769 
	#PWR_PDCRB_PB12
 
PWR_PDCRB_PB12_Msk


	)

6770 
	#PWR_PDCRB_PB11_Pos
 (11U)

	)

6771 
	#PWR_PDCRB_PB11_Msk
 (0x1UL << 
PWR_PDCRB_PB11_Pos
è

	)

6772 
	#PWR_PDCRB_PB11
 
PWR_PDCRB_PB11_Msk


	)

6773 
	#PWR_PDCRB_PB10_Pos
 (10U)

	)

6774 
	#PWR_PDCRB_PB10_Msk
 (0x1UL << 
PWR_PDCRB_PB10_Pos
è

	)

6775 
	#PWR_PDCRB_PB10
 
PWR_PDCRB_PB10_Msk


	)

6776 
	#PWR_PDCRB_PB9_Pos
 (9U)

	)

6777 
	#PWR_PDCRB_PB9_Msk
 (0x1UL << 
PWR_PDCRB_PB9_Pos
è

	)

6778 
	#PWR_PDCRB_PB9
 
PWR_PDCRB_PB9_Msk


	)

6779 
	#PWR_PDCRB_PB8_Pos
 (8U)

	)

6780 
	#PWR_PDCRB_PB8_Msk
 (0x1UL << 
PWR_PDCRB_PB8_Pos
è

	)

6781 
	#PWR_PDCRB_PB8
 
PWR_PDCRB_PB8_Msk


	)

6782 
	#PWR_PDCRB_PB7_Pos
 (7U)

	)

6783 
	#PWR_PDCRB_PB7_Msk
 (0x1UL << 
PWR_PDCRB_PB7_Pos
è

	)

6784 
	#PWR_PDCRB_PB7
 
PWR_PDCRB_PB7_Msk


	)

6785 
	#PWR_PDCRB_PB6_Pos
 (6U)

	)

6786 
	#PWR_PDCRB_PB6_Msk
 (0x1UL << 
PWR_PDCRB_PB6_Pos
è

	)

6787 
	#PWR_PDCRB_PB6
 
PWR_PDCRB_PB6_Msk


	)

6788 
	#PWR_PDCRB_PB5_Pos
 (5U)

	)

6789 
	#PWR_PDCRB_PB5_Msk
 (0x1UL << 
PWR_PDCRB_PB5_Pos
è

	)

6790 
	#PWR_PDCRB_PB5
 
PWR_PDCRB_PB5_Msk


	)

6791 
	#PWR_PDCRB_PB3_Pos
 (3U)

	)

6792 
	#PWR_PDCRB_PB3_Msk
 (0x1UL << 
PWR_PDCRB_PB3_Pos
è

	)

6793 
	#PWR_PDCRB_PB3
 
PWR_PDCRB_PB3_Msk


	)

6794 
	#PWR_PDCRB_PB2_Pos
 (2U)

	)

6795 
	#PWR_PDCRB_PB2_Msk
 (0x1UL << 
PWR_PDCRB_PB2_Pos
è

	)

6796 
	#PWR_PDCRB_PB2
 
PWR_PDCRB_PB2_Msk


	)

6797 
	#PWR_PDCRB_PB1_Pos
 (1U)

	)

6798 
	#PWR_PDCRB_PB1_Msk
 (0x1UL << 
PWR_PDCRB_PB1_Pos
è

	)

6799 
	#PWR_PDCRB_PB1
 
PWR_PDCRB_PB1_Msk


	)

6800 
	#PWR_PDCRB_PB0_Pos
 (0U)

	)

6801 
	#PWR_PDCRB_PB0_Msk
 (0x1UL << 
PWR_PDCRB_PB0_Pos
è

	)

6802 
	#PWR_PDCRB_PB0
 
PWR_PDCRB_PB0_Msk


	)

6805 
	#PWR_PUCRC_PC15_Pos
 (15U)

	)

6806 
	#PWR_PUCRC_PC15_Msk
 (0x1UL << 
PWR_PUCRC_PC15_Pos
è

	)

6807 
	#PWR_PUCRC_PC15
 
PWR_PUCRC_PC15_Msk


	)

6808 
	#PWR_PUCRC_PC14_Pos
 (14U)

	)

6809 
	#PWR_PUCRC_PC14_Msk
 (0x1UL << 
PWR_PUCRC_PC14_Pos
è

	)

6810 
	#PWR_PUCRC_PC14
 
PWR_PUCRC_PC14_Msk


	)

6811 
	#PWR_PUCRC_PC13_Pos
 (13U)

	)

6812 
	#PWR_PUCRC_PC13_Msk
 (0x1UL << 
PWR_PUCRC_PC13_Pos
è

	)

6813 
	#PWR_PUCRC_PC13
 
PWR_PUCRC_PC13_Msk


	)

6814 
	#PWR_PUCRC_PC12_Pos
 (12U)

	)

6815 
	#PWR_PUCRC_PC12_Msk
 (0x1UL << 
PWR_PUCRC_PC12_Pos
è

	)

6816 
	#PWR_PUCRC_PC12
 
PWR_PUCRC_PC12_Msk


	)

6817 
	#PWR_PUCRC_PC11_Pos
 (11U)

	)

6818 
	#PWR_PUCRC_PC11_Msk
 (0x1UL << 
PWR_PUCRC_PC11_Pos
è

	)

6819 
	#PWR_PUCRC_PC11
 
PWR_PUCRC_PC11_Msk


	)

6820 
	#PWR_PUCRC_PC10_Pos
 (10U)

	)

6821 
	#PWR_PUCRC_PC10_Msk
 (0x1UL << 
PWR_PUCRC_PC10_Pos
è

	)

6822 
	#PWR_PUCRC_PC10
 
PWR_PUCRC_PC10_Msk


	)

6823 
	#PWR_PUCRC_PC9_Pos
 (9U)

	)

6824 
	#PWR_PUCRC_PC9_Msk
 (0x1UL << 
PWR_PUCRC_PC9_Pos
è

	)

6825 
	#PWR_PUCRC_PC9
 
PWR_PUCRC_PC9_Msk


	)

6826 
	#PWR_PUCRC_PC8_Pos
 (8U)

	)

6827 
	#PWR_PUCRC_PC8_Msk
 (0x1UL << 
PWR_PUCRC_PC8_Pos
è

	)

6828 
	#PWR_PUCRC_PC8
 
PWR_PUCRC_PC8_Msk


	)

6829 
	#PWR_PUCRC_PC7_Pos
 (7U)

	)

6830 
	#PWR_PUCRC_PC7_Msk
 (0x1UL << 
PWR_PUCRC_PC7_Pos
è

	)

6831 
	#PWR_PUCRC_PC7
 
PWR_PUCRC_PC7_Msk


	)

6832 
	#PWR_PUCRC_PC6_Pos
 (6U)

	)

6833 
	#PWR_PUCRC_PC6_Msk
 (0x1UL << 
PWR_PUCRC_PC6_Pos
è

	)

6834 
	#PWR_PUCRC_PC6
 
PWR_PUCRC_PC6_Msk


	)

6835 
	#PWR_PUCRC_PC5_Pos
 (5U)

	)

6836 
	#PWR_PUCRC_PC5_Msk
 (0x1UL << 
PWR_PUCRC_PC5_Pos
è

	)

6837 
	#PWR_PUCRC_PC5
 
PWR_PUCRC_PC5_Msk


	)

6838 
	#PWR_PUCRC_PC4_Pos
 (4U)

	)

6839 
	#PWR_PUCRC_PC4_Msk
 (0x1UL << 
PWR_PUCRC_PC4_Pos
è

	)

6840 
	#PWR_PUCRC_PC4
 
PWR_PUCRC_PC4_Msk


	)

6841 
	#PWR_PUCRC_PC3_Pos
 (3U)

	)

6842 
	#PWR_PUCRC_PC3_Msk
 (0x1UL << 
PWR_PUCRC_PC3_Pos
è

	)

6843 
	#PWR_PUCRC_PC3
 
PWR_PUCRC_PC3_Msk


	)

6844 
	#PWR_PUCRC_PC2_Pos
 (2U)

	)

6845 
	#PWR_PUCRC_PC2_Msk
 (0x1UL << 
PWR_PUCRC_PC2_Pos
è

	)

6846 
	#PWR_PUCRC_PC2
 
PWR_PUCRC_PC2_Msk


	)

6847 
	#PWR_PUCRC_PC1_Pos
 (1U)

	)

6848 
	#PWR_PUCRC_PC1_Msk
 (0x1UL << 
PWR_PUCRC_PC1_Pos
è

	)

6849 
	#PWR_PUCRC_PC1
 
PWR_PUCRC_PC1_Msk


	)

6850 
	#PWR_PUCRC_PC0_Pos
 (0U)

	)

6851 
	#PWR_PUCRC_PC0_Msk
 (0x1UL << 
PWR_PUCRC_PC0_Pos
è

	)

6852 
	#PWR_PUCRC_PC0
 
PWR_PUCRC_PC0_Msk


	)

6855 
	#PWR_PDCRC_PC15_Pos
 (15U)

	)

6856 
	#PWR_PDCRC_PC15_Msk
 (0x1UL << 
PWR_PDCRC_PC15_Pos
è

	)

6857 
	#PWR_PDCRC_PC15
 
PWR_PDCRC_PC15_Msk


	)

6858 
	#PWR_PDCRC_PC14_Pos
 (14U)

	)

6859 
	#PWR_PDCRC_PC14_Msk
 (0x1UL << 
PWR_PDCRC_PC14_Pos
è

	)

6860 
	#PWR_PDCRC_PC14
 
PWR_PDCRC_PC14_Msk


	)

6861 
	#PWR_PDCRC_PC13_Pos
 (13U)

	)

6862 
	#PWR_PDCRC_PC13_Msk
 (0x1UL << 
PWR_PDCRC_PC13_Pos
è

	)

6863 
	#PWR_PDCRC_PC13
 
PWR_PDCRC_PC13_Msk


	)

6864 
	#PWR_PDCRC_PC12_Pos
 (12U)

	)

6865 
	#PWR_PDCRC_PC12_Msk
 (0x1UL << 
PWR_PDCRC_PC12_Pos
è

	)

6866 
	#PWR_PDCRC_PC12
 
PWR_PDCRC_PC12_Msk


	)

6867 
	#PWR_PDCRC_PC11_Pos
 (11U)

	)

6868 
	#PWR_PDCRC_PC11_Msk
 (0x1UL << 
PWR_PDCRC_PC11_Pos
è

	)

6869 
	#PWR_PDCRC_PC11
 
PWR_PDCRC_PC11_Msk


	)

6870 
	#PWR_PDCRC_PC10_Pos
 (10U)

	)

6871 
	#PWR_PDCRC_PC10_Msk
 (0x1UL << 
PWR_PDCRC_PC10_Pos
è

	)

6872 
	#PWR_PDCRC_PC10
 
PWR_PDCRC_PC10_Msk


	)

6873 
	#PWR_PDCRC_PC9_Pos
 (9U)

	)

6874 
	#PWR_PDCRC_PC9_Msk
 (0x1UL << 
PWR_PDCRC_PC9_Pos
è

	)

6875 
	#PWR_PDCRC_PC9
 
PWR_PDCRC_PC9_Msk


	)

6876 
	#PWR_PDCRC_PC8_Pos
 (8U)

	)

6877 
	#PWR_PDCRC_PC8_Msk
 (0x1UL << 
PWR_PDCRC_PC8_Pos
è

	)

6878 
	#PWR_PDCRC_PC8
 
PWR_PDCRC_PC8_Msk


	)

6879 
	#PWR_PDCRC_PC7_Pos
 (7U)

	)

6880 
	#PWR_PDCRC_PC7_Msk
 (0x1UL << 
PWR_PDCRC_PC7_Pos
è

	)

6881 
	#PWR_PDCRC_PC7
 
PWR_PDCRC_PC7_Msk


	)

6882 
	#PWR_PDCRC_PC6_Pos
 (6U)

	)

6883 
	#PWR_PDCRC_PC6_Msk
 (0x1UL << 
PWR_PDCRC_PC6_Pos
è

	)

6884 
	#PWR_PDCRC_PC6
 
PWR_PDCRC_PC6_Msk


	)

6885 
	#PWR_PDCRC_PC5_Pos
 (5U)

	)

6886 
	#PWR_PDCRC_PC5_Msk
 (0x1UL << 
PWR_PDCRC_PC5_Pos
è

	)

6887 
	#PWR_PDCRC_PC5
 
PWR_PDCRC_PC5_Msk


	)

6888 
	#PWR_PDCRC_PC4_Pos
 (4U)

	)

6889 
	#PWR_PDCRC_PC4_Msk
 (0x1UL << 
PWR_PDCRC_PC4_Pos
è

	)

6890 
	#PWR_PDCRC_PC4
 
PWR_PDCRC_PC4_Msk


	)

6891 
	#PWR_PDCRC_PC3_Pos
 (3U)

	)

6892 
	#PWR_PDCRC_PC3_Msk
 (0x1UL << 
PWR_PDCRC_PC3_Pos
è

	)

6893 
	#PWR_PDCRC_PC3
 
PWR_PDCRC_PC3_Msk


	)

6894 
	#PWR_PDCRC_PC2_Pos
 (2U)

	)

6895 
	#PWR_PDCRC_PC2_Msk
 (0x1UL << 
PWR_PDCRC_PC2_Pos
è

	)

6896 
	#PWR_PDCRC_PC2
 
PWR_PDCRC_PC2_Msk


	)

6897 
	#PWR_PDCRC_PC1_Pos
 (1U)

	)

6898 
	#PWR_PDCRC_PC1_Msk
 (0x1UL << 
PWR_PDCRC_PC1_Pos
è

	)

6899 
	#PWR_PDCRC_PC1
 
PWR_PDCRC_PC1_Msk


	)

6900 
	#PWR_PDCRC_PC0_Pos
 (0U)

	)

6901 
	#PWR_PDCRC_PC0_Msk
 (0x1UL << 
PWR_PDCRC_PC0_Pos
è

	)

6902 
	#PWR_PDCRC_PC0
 
PWR_PDCRC_PC0_Msk


	)

6905 
	#PWR_PUCRD_PD15_Pos
 (15U)

	)

6906 
	#PWR_PUCRD_PD15_Msk
 (0x1UL << 
PWR_PUCRD_PD15_Pos
è

	)

6907 
	#PWR_PUCRD_PD15
 
PWR_PUCRD_PD15_Msk


	)

6908 
	#PWR_PUCRD_PD14_Pos
 (14U)

	)

6909 
	#PWR_PUCRD_PD14_Msk
 (0x1UL << 
PWR_PUCRD_PD14_Pos
è

	)

6910 
	#PWR_PUCRD_PD14
 
PWR_PUCRD_PD14_Msk


	)

6911 
	#PWR_PUCRD_PD13_Pos
 (13U)

	)

6912 
	#PWR_PUCRD_PD13_Msk
 (0x1UL << 
PWR_PUCRD_PD13_Pos
è

	)

6913 
	#PWR_PUCRD_PD13
 
PWR_PUCRD_PD13_Msk


	)

6914 
	#PWR_PUCRD_PD12_Pos
 (12U)

	)

6915 
	#PWR_PUCRD_PD12_Msk
 (0x1UL << 
PWR_PUCRD_PD12_Pos
è

	)

6916 
	#PWR_PUCRD_PD12
 
PWR_PUCRD_PD12_Msk


	)

6917 
	#PWR_PUCRD_PD11_Pos
 (11U)

	)

6918 
	#PWR_PUCRD_PD11_Msk
 (0x1UL << 
PWR_PUCRD_PD11_Pos
è

	)

6919 
	#PWR_PUCRD_PD11
 
PWR_PUCRD_PD11_Msk


	)

6920 
	#PWR_PUCRD_PD10_Pos
 (10U)

	)

6921 
	#PWR_PUCRD_PD10_Msk
 (0x1UL << 
PWR_PUCRD_PD10_Pos
è

	)

6922 
	#PWR_PUCRD_PD10
 
PWR_PUCRD_PD10_Msk


	)

6923 
	#PWR_PUCRD_PD9_Pos
 (9U)

	)

6924 
	#PWR_PUCRD_PD9_Msk
 (0x1UL << 
PWR_PUCRD_PD9_Pos
è

	)

6925 
	#PWR_PUCRD_PD9
 
PWR_PUCRD_PD9_Msk


	)

6926 
	#PWR_PUCRD_PD8_Pos
 (8U)

	)

6927 
	#PWR_PUCRD_PD8_Msk
 (0x1UL << 
PWR_PUCRD_PD8_Pos
è

	)

6928 
	#PWR_PUCRD_PD8
 
PWR_PUCRD_PD8_Msk


	)

6929 
	#PWR_PUCRD_PD7_Pos
 (7U)

	)

6930 
	#PWR_PUCRD_PD7_Msk
 (0x1UL << 
PWR_PUCRD_PD7_Pos
è

	)

6931 
	#PWR_PUCRD_PD7
 
PWR_PUCRD_PD7_Msk


	)

6932 
	#PWR_PUCRD_PD6_Pos
 (6U)

	)

6933 
	#PWR_PUCRD_PD6_Msk
 (0x1UL << 
PWR_PUCRD_PD6_Pos
è

	)

6934 
	#PWR_PUCRD_PD6
 
PWR_PUCRD_PD6_Msk


	)

6935 
	#PWR_PUCRD_PD5_Pos
 (5U)

	)

6936 
	#PWR_PUCRD_PD5_Msk
 (0x1UL << 
PWR_PUCRD_PD5_Pos
è

	)

6937 
	#PWR_PUCRD_PD5
 
PWR_PUCRD_PD5_Msk


	)

6938 
	#PWR_PUCRD_PD4_Pos
 (4U)

	)

6939 
	#PWR_PUCRD_PD4_Msk
 (0x1UL << 
PWR_PUCRD_PD4_Pos
è

	)

6940 
	#PWR_PUCRD_PD4
 
PWR_PUCRD_PD4_Msk


	)

6941 
	#PWR_PUCRD_PD3_Pos
 (3U)

	)

6942 
	#PWR_PUCRD_PD3_Msk
 (0x1UL << 
PWR_PUCRD_PD3_Pos
è

	)

6943 
	#PWR_PUCRD_PD3
 
PWR_PUCRD_PD3_Msk


	)

6944 
	#PWR_PUCRD_PD2_Pos
 (2U)

	)

6945 
	#PWR_PUCRD_PD2_Msk
 (0x1UL << 
PWR_PUCRD_PD2_Pos
è

	)

6946 
	#PWR_PUCRD_PD2
 
PWR_PUCRD_PD2_Msk


	)

6947 
	#PWR_PUCRD_PD1_Pos
 (1U)

	)

6948 
	#PWR_PUCRD_PD1_Msk
 (0x1UL << 
PWR_PUCRD_PD1_Pos
è

	)

6949 
	#PWR_PUCRD_PD1
 
PWR_PUCRD_PD1_Msk


	)

6950 
	#PWR_PUCRD_PD0_Pos
 (0U)

	)

6951 
	#PWR_PUCRD_PD0_Msk
 (0x1UL << 
PWR_PUCRD_PD0_Pos
è

	)

6952 
	#PWR_PUCRD_PD0
 
PWR_PUCRD_PD0_Msk


	)

6955 
	#PWR_PDCRD_PD15_Pos
 (15U)

	)

6956 
	#PWR_PDCRD_PD15_Msk
 (0x1UL << 
PWR_PDCRD_PD15_Pos
è

	)

6957 
	#PWR_PDCRD_PD15
 
PWR_PDCRD_PD15_Msk


	)

6958 
	#PWR_PDCRD_PD14_Pos
 (14U)

	)

6959 
	#PWR_PDCRD_PD14_Msk
 (0x1UL << 
PWR_PDCRD_PD14_Pos
è

	)

6960 
	#PWR_PDCRD_PD14
 
PWR_PDCRD_PD14_Msk


	)

6961 
	#PWR_PDCRD_PD13_Pos
 (13U)

	)

6962 
	#PWR_PDCRD_PD13_Msk
 (0x1UL << 
PWR_PDCRD_PD13_Pos
è

	)

6963 
	#PWR_PDCRD_PD13
 
PWR_PDCRD_PD13_Msk


	)

6964 
	#PWR_PDCRD_PD12_Pos
 (12U)

	)

6965 
	#PWR_PDCRD_PD12_Msk
 (0x1UL << 
PWR_PDCRD_PD12_Pos
è

	)

6966 
	#PWR_PDCRD_PD12
 
PWR_PDCRD_PD12_Msk


	)

6967 
	#PWR_PDCRD_PD11_Pos
 (11U)

	)

6968 
	#PWR_PDCRD_PD11_Msk
 (0x1UL << 
PWR_PDCRD_PD11_Pos
è

	)

6969 
	#PWR_PDCRD_PD11
 
PWR_PDCRD_PD11_Msk


	)

6970 
	#PWR_PDCRD_PD10_Pos
 (10U)

	)

6971 
	#PWR_PDCRD_PD10_Msk
 (0x1UL << 
PWR_PDCRD_PD10_Pos
è

	)

6972 
	#PWR_PDCRD_PD10
 
PWR_PDCRD_PD10_Msk


	)

6973 
	#PWR_PDCRD_PD9_Pos
 (9U)

	)

6974 
	#PWR_PDCRD_PD9_Msk
 (0x1UL << 
PWR_PDCRD_PD9_Pos
è

	)

6975 
	#PWR_PDCRD_PD9
 
PWR_PDCRD_PD9_Msk


	)

6976 
	#PWR_PDCRD_PD8_Pos
 (8U)

	)

6977 
	#PWR_PDCRD_PD8_Msk
 (0x1UL << 
PWR_PDCRD_PD8_Pos
è

	)

6978 
	#PWR_PDCRD_PD8
 
PWR_PDCRD_PD8_Msk


	)

6979 
	#PWR_PDCRD_PD7_Pos
 (7U)

	)

6980 
	#PWR_PDCRD_PD7_Msk
 (0x1UL << 
PWR_PDCRD_PD7_Pos
è

	)

6981 
	#PWR_PDCRD_PD7
 
PWR_PDCRD_PD7_Msk


	)

6982 
	#PWR_PDCRD_PD6_Pos
 (6U)

	)

6983 
	#PWR_PDCRD_PD6_Msk
 (0x1UL << 
PWR_PDCRD_PD6_Pos
è

	)

6984 
	#PWR_PDCRD_PD6
 
PWR_PDCRD_PD6_Msk


	)

6985 
	#PWR_PDCRD_PD5_Pos
 (5U)

	)

6986 
	#PWR_PDCRD_PD5_Msk
 (0x1UL << 
PWR_PDCRD_PD5_Pos
è

	)

6987 
	#PWR_PDCRD_PD5
 
PWR_PDCRD_PD5_Msk


	)

6988 
	#PWR_PDCRD_PD4_Pos
 (4U)

	)

6989 
	#PWR_PDCRD_PD4_Msk
 (0x1UL << 
PWR_PDCRD_PD4_Pos
è

	)

6990 
	#PWR_PDCRD_PD4
 
PWR_PDCRD_PD4_Msk


	)

6991 
	#PWR_PDCRD_PD3_Pos
 (3U)

	)

6992 
	#PWR_PDCRD_PD3_Msk
 (0x1UL << 
PWR_PDCRD_PD3_Pos
è

	)

6993 
	#PWR_PDCRD_PD3
 
PWR_PDCRD_PD3_Msk


	)

6994 
	#PWR_PDCRD_PD2_Pos
 (2U)

	)

6995 
	#PWR_PDCRD_PD2_Msk
 (0x1UL << 
PWR_PDCRD_PD2_Pos
è

	)

6996 
	#PWR_PDCRD_PD2
 
PWR_PDCRD_PD2_Msk


	)

6997 
	#PWR_PDCRD_PD1_Pos
 (1U)

	)

6998 
	#PWR_PDCRD_PD1_Msk
 (0x1UL << 
PWR_PDCRD_PD1_Pos
è

	)

6999 
	#PWR_PDCRD_PD1
 
PWR_PDCRD_PD1_Msk


	)

7000 
	#PWR_PDCRD_PD0_Pos
 (0U)

	)

7001 
	#PWR_PDCRD_PD0_Msk
 (0x1UL << 
PWR_PDCRD_PD0_Pos
è

	)

7002 
	#PWR_PDCRD_PD0
 
PWR_PDCRD_PD0_Msk


	)

7005 
	#PWR_PUCRE_PE15_Pos
 (15U)

	)

7006 
	#PWR_PUCRE_PE15_Msk
 (0x1UL << 
PWR_PUCRE_PE15_Pos
è

	)

7007 
	#PWR_PUCRE_PE15
 
PWR_PUCRE_PE15_Msk


	)

7008 
	#PWR_PUCRE_PE14_Pos
 (14U)

	)

7009 
	#PWR_PUCRE_PE14_Msk
 (0x1UL << 
PWR_PUCRE_PE14_Pos
è

	)

7010 
	#PWR_PUCRE_PE14
 
PWR_PUCRE_PE14_Msk


	)

7011 
	#PWR_PUCRE_PE13_Pos
 (13U)

	)

7012 
	#PWR_PUCRE_PE13_Msk
 (0x1UL << 
PWR_PUCRE_PE13_Pos
è

	)

7013 
	#PWR_PUCRE_PE13
 
PWR_PUCRE_PE13_Msk


	)

7014 
	#PWR_PUCRE_PE12_Pos
 (12U)

	)

7015 
	#PWR_PUCRE_PE12_Msk
 (0x1UL << 
PWR_PUCRE_PE12_Pos
è

	)

7016 
	#PWR_PUCRE_PE12
 
PWR_PUCRE_PE12_Msk


	)

7017 
	#PWR_PUCRE_PE11_Pos
 (11U)

	)

7018 
	#PWR_PUCRE_PE11_Msk
 (0x1UL << 
PWR_PUCRE_PE11_Pos
è

	)

7019 
	#PWR_PUCRE_PE11
 
PWR_PUCRE_PE11_Msk


	)

7020 
	#PWR_PUCRE_PE10_Pos
 (10U)

	)

7021 
	#PWR_PUCRE_PE10_Msk
 (0x1UL << 
PWR_PUCRE_PE10_Pos
è

	)

7022 
	#PWR_PUCRE_PE10
 
PWR_PUCRE_PE10_Msk


	)

7023 
	#PWR_PUCRE_PE9_Pos
 (9U)

	)

7024 
	#PWR_PUCRE_PE9_Msk
 (0x1UL << 
PWR_PUCRE_PE9_Pos
è

	)

7025 
	#PWR_PUCRE_PE9
 
PWR_PUCRE_PE9_Msk


	)

7026 
	#PWR_PUCRE_PE8_Pos
 (8U)

	)

7027 
	#PWR_PUCRE_PE8_Msk
 (0x1UL << 
PWR_PUCRE_PE8_Pos
è

	)

7028 
	#PWR_PUCRE_PE8
 
PWR_PUCRE_PE8_Msk


	)

7029 
	#PWR_PUCRE_PE7_Pos
 (7U)

	)

7030 
	#PWR_PUCRE_PE7_Msk
 (0x1UL << 
PWR_PUCRE_PE7_Pos
è

	)

7031 
	#PWR_PUCRE_PE7
 
PWR_PUCRE_PE7_Msk


	)

7032 
	#PWR_PUCRE_PE6_Pos
 (6U)

	)

7033 
	#PWR_PUCRE_PE6_Msk
 (0x1UL << 
PWR_PUCRE_PE6_Pos
è

	)

7034 
	#PWR_PUCRE_PE6
 
PWR_PUCRE_PE6_Msk


	)

7035 
	#PWR_PUCRE_PE5_Pos
 (5U)

	)

7036 
	#PWR_PUCRE_PE5_Msk
 (0x1UL << 
PWR_PUCRE_PE5_Pos
è

	)

7037 
	#PWR_PUCRE_PE5
 
PWR_PUCRE_PE5_Msk


	)

7038 
	#PWR_PUCRE_PE4_Pos
 (4U)

	)

7039 
	#PWR_PUCRE_PE4_Msk
 (0x1UL << 
PWR_PUCRE_PE4_Pos
è

	)

7040 
	#PWR_PUCRE_PE4
 
PWR_PUCRE_PE4_Msk


	)

7041 
	#PWR_PUCRE_PE3_Pos
 (3U)

	)

7042 
	#PWR_PUCRE_PE3_Msk
 (0x1UL << 
PWR_PUCRE_PE3_Pos
è

	)

7043 
	#PWR_PUCRE_PE3
 
PWR_PUCRE_PE3_Msk


	)

7044 
	#PWR_PUCRE_PE2_Pos
 (2U)

	)

7045 
	#PWR_PUCRE_PE2_Msk
 (0x1UL << 
PWR_PUCRE_PE2_Pos
è

	)

7046 
	#PWR_PUCRE_PE2
 
PWR_PUCRE_PE2_Msk


	)

7047 
	#PWR_PUCRE_PE1_Pos
 (1U)

	)

7048 
	#PWR_PUCRE_PE1_Msk
 (0x1UL << 
PWR_PUCRE_PE1_Pos
è

	)

7049 
	#PWR_PUCRE_PE1
 
PWR_PUCRE_PE1_Msk


	)

7050 
	#PWR_PUCRE_PE0_Pos
 (0U)

	)

7051 
	#PWR_PUCRE_PE0_Msk
 (0x1UL << 
PWR_PUCRE_PE0_Pos
è

	)

7052 
	#PWR_PUCRE_PE0
 
PWR_PUCRE_PE0_Msk


	)

7055 
	#PWR_PDCRE_PE15_Pos
 (15U)

	)

7056 
	#PWR_PDCRE_PE15_Msk
 (0x1UL << 
PWR_PDCRE_PE15_Pos
è

	)

7057 
	#PWR_PDCRE_PE15
 
PWR_PDCRE_PE15_Msk


	)

7058 
	#PWR_PDCRE_PE14_Pos
 (14U)

	)

7059 
	#PWR_PDCRE_PE14_Msk
 (0x1UL << 
PWR_PDCRE_PE14_Pos
è

	)

7060 
	#PWR_PDCRE_PE14
 
PWR_PDCRE_PE14_Msk


	)

7061 
	#PWR_PDCRE_PE13_Pos
 (13U)

	)

7062 
	#PWR_PDCRE_PE13_Msk
 (0x1UL << 
PWR_PDCRE_PE13_Pos
è

	)

7063 
	#PWR_PDCRE_PE13
 
PWR_PDCRE_PE13_Msk


	)

7064 
	#PWR_PDCRE_PE12_Pos
 (12U)

	)

7065 
	#PWR_PDCRE_PE12_Msk
 (0x1UL << 
PWR_PDCRE_PE12_Pos
è

	)

7066 
	#PWR_PDCRE_PE12
 
PWR_PDCRE_PE12_Msk


	)

7067 
	#PWR_PDCRE_PE11_Pos
 (11U)

	)

7068 
	#PWR_PDCRE_PE11_Msk
 (0x1UL << 
PWR_PDCRE_PE11_Pos
è

	)

7069 
	#PWR_PDCRE_PE11
 
PWR_PDCRE_PE11_Msk


	)

7070 
	#PWR_PDCRE_PE10_Pos
 (10U)

	)

7071 
	#PWR_PDCRE_PE10_Msk
 (0x1UL << 
PWR_PDCRE_PE10_Pos
è

	)

7072 
	#PWR_PDCRE_PE10
 
PWR_PDCRE_PE10_Msk


	)

7073 
	#PWR_PDCRE_PE9_Pos
 (9U)

	)

7074 
	#PWR_PDCRE_PE9_Msk
 (0x1UL << 
PWR_PDCRE_PE9_Pos
è

	)

7075 
	#PWR_PDCRE_PE9
 
PWR_PDCRE_PE9_Msk


	)

7076 
	#PWR_PDCRE_PE8_Pos
 (8U)

	)

7077 
	#PWR_PDCRE_PE8_Msk
 (0x1UL << 
PWR_PDCRE_PE8_Pos
è

	)

7078 
	#PWR_PDCRE_PE8
 
PWR_PDCRE_PE8_Msk


	)

7079 
	#PWR_PDCRE_PE7_Pos
 (7U)

	)

7080 
	#PWR_PDCRE_PE7_Msk
 (0x1UL << 
PWR_PDCRE_PE7_Pos
è

	)

7081 
	#PWR_PDCRE_PE7
 
PWR_PDCRE_PE7_Msk


	)

7082 
	#PWR_PDCRE_PE6_Pos
 (6U)

	)

7083 
	#PWR_PDCRE_PE6_Msk
 (0x1UL << 
PWR_PDCRE_PE6_Pos
è

	)

7084 
	#PWR_PDCRE_PE6
 
PWR_PDCRE_PE6_Msk


	)

7085 
	#PWR_PDCRE_PE5_Pos
 (5U)

	)

7086 
	#PWR_PDCRE_PE5_Msk
 (0x1UL << 
PWR_PDCRE_PE5_Pos
è

	)

7087 
	#PWR_PDCRE_PE5
 
PWR_PDCRE_PE5_Msk


	)

7088 
	#PWR_PDCRE_PE4_Pos
 (4U)

	)

7089 
	#PWR_PDCRE_PE4_Msk
 (0x1UL << 
PWR_PDCRE_PE4_Pos
è

	)

7090 
	#PWR_PDCRE_PE4
 
PWR_PDCRE_PE4_Msk


	)

7091 
	#PWR_PDCRE_PE3_Pos
 (3U)

	)

7092 
	#PWR_PDCRE_PE3_Msk
 (0x1UL << 
PWR_PDCRE_PE3_Pos
è

	)

7093 
	#PWR_PDCRE_PE3
 
PWR_PDCRE_PE3_Msk


	)

7094 
	#PWR_PDCRE_PE2_Pos
 (2U)

	)

7095 
	#PWR_PDCRE_PE2_Msk
 (0x1UL << 
PWR_PDCRE_PE2_Pos
è

	)

7096 
	#PWR_PDCRE_PE2
 
PWR_PDCRE_PE2_Msk


	)

7097 
	#PWR_PDCRE_PE1_Pos
 (1U)

	)

7098 
	#PWR_PDCRE_PE1_Msk
 (0x1UL << 
PWR_PDCRE_PE1_Pos
è

	)

7099 
	#PWR_PDCRE_PE1
 
PWR_PDCRE_PE1_Msk


	)

7100 
	#PWR_PDCRE_PE0_Pos
 (0U)

	)

7101 
	#PWR_PDCRE_PE0_Msk
 (0x1UL << 
PWR_PDCRE_PE0_Pos
è

	)

7102 
	#PWR_PDCRE_PE0
 
PWR_PDCRE_PE0_Msk


	)

7105 
	#PWR_PUCRF_PF15_Pos
 (15U)

	)

7106 
	#PWR_PUCRF_PF15_Msk
 (0x1UL << 
PWR_PUCRF_PF15_Pos
è

	)

7107 
	#PWR_PUCRF_PF15
 
PWR_PUCRF_PF15_Msk


	)

7108 
	#PWR_PUCRF_PF14_Pos
 (14U)

	)

7109 
	#PWR_PUCRF_PF14_Msk
 (0x1UL << 
PWR_PUCRF_PF14_Pos
è

	)

7110 
	#PWR_PUCRF_PF14
 
PWR_PUCRF_PF14_Msk


	)

7111 
	#PWR_PUCRF_PF13_Pos
 (13U)

	)

7112 
	#PWR_PUCRF_PF13_Msk
 (0x1UL << 
PWR_PUCRF_PF13_Pos
è

	)

7113 
	#PWR_PUCRF_PF13
 
PWR_PUCRF_PF13_Msk


	)

7114 
	#PWR_PUCRF_PF12_Pos
 (12U)

	)

7115 
	#PWR_PUCRF_PF12_Msk
 (0x1UL << 
PWR_PUCRF_PF12_Pos
è

	)

7116 
	#PWR_PUCRF_PF12
 
PWR_PUCRF_PF12_Msk


	)

7117 
	#PWR_PUCRF_PF11_Pos
 (11U)

	)

7118 
	#PWR_PUCRF_PF11_Msk
 (0x1UL << 
PWR_PUCRF_PF11_Pos
è

	)

7119 
	#PWR_PUCRF_PF11
 
PWR_PUCRF_PF11_Msk


	)

7120 
	#PWR_PUCRF_PF10_Pos
 (10U)

	)

7121 
	#PWR_PUCRF_PF10_Msk
 (0x1UL << 
PWR_PUCRF_PF10_Pos
è

	)

7122 
	#PWR_PUCRF_PF10
 
PWR_PUCRF_PF10_Msk


	)

7123 
	#PWR_PUCRF_PF9_Pos
 (9U)

	)

7124 
	#PWR_PUCRF_PF9_Msk
 (0x1UL << 
PWR_PUCRF_PF9_Pos
è

	)

7125 
	#PWR_PUCRF_PF9
 
PWR_PUCRF_PF9_Msk


	)

7126 
	#PWR_PUCRF_PF8_Pos
 (8U)

	)

7127 
	#PWR_PUCRF_PF8_Msk
 (0x1UL << 
PWR_PUCRF_PF8_Pos
è

	)

7128 
	#PWR_PUCRF_PF8
 
PWR_PUCRF_PF8_Msk


	)

7129 
	#PWR_PUCRF_PF7_Pos
 (7U)

	)

7130 
	#PWR_PUCRF_PF7_Msk
 (0x1UL << 
PWR_PUCRF_PF7_Pos
è

	)

7131 
	#PWR_PUCRF_PF7
 
PWR_PUCRF_PF7_Msk


	)

7132 
	#PWR_PUCRF_PF6_Pos
 (6U)

	)

7133 
	#PWR_PUCRF_PF6_Msk
 (0x1UL << 
PWR_PUCRF_PF6_Pos
è

	)

7134 
	#PWR_PUCRF_PF6
 
PWR_PUCRF_PF6_Msk


	)

7135 
	#PWR_PUCRF_PF5_Pos
 (5U)

	)

7136 
	#PWR_PUCRF_PF5_Msk
 (0x1UL << 
PWR_PUCRF_PF5_Pos
è

	)

7137 
	#PWR_PUCRF_PF5
 
PWR_PUCRF_PF5_Msk


	)

7138 
	#PWR_PUCRF_PF4_Pos
 (4U)

	)

7139 
	#PWR_PUCRF_PF4_Msk
 (0x1UL << 
PWR_PUCRF_PF4_Pos
è

	)

7140 
	#PWR_PUCRF_PF4
 
PWR_PUCRF_PF4_Msk


	)

7141 
	#PWR_PUCRF_PF3_Pos
 (3U)

	)

7142 
	#PWR_PUCRF_PF3_Msk
 (0x1UL << 
PWR_PUCRF_PF3_Pos
è

	)

7143 
	#PWR_PUCRF_PF3
 
PWR_PUCRF_PF3_Msk


	)

7144 
	#PWR_PUCRF_PF2_Pos
 (2U)

	)

7145 
	#PWR_PUCRF_PF2_Msk
 (0x1UL << 
PWR_PUCRF_PF2_Pos
è

	)

7146 
	#PWR_PUCRF_PF2
 
PWR_PUCRF_PF2_Msk


	)

7147 
	#PWR_PUCRF_PF1_Pos
 (1U)

	)

7148 
	#PWR_PUCRF_PF1_Msk
 (0x1UL << 
PWR_PUCRF_PF1_Pos
è

	)

7149 
	#PWR_PUCRF_PF1
 
PWR_PUCRF_PF1_Msk


	)

7150 
	#PWR_PUCRF_PF0_Pos
 (0U)

	)

7151 
	#PWR_PUCRF_PF0_Msk
 (0x1UL << 
PWR_PUCRF_PF0_Pos
è

	)

7152 
	#PWR_PUCRF_PF0
 
PWR_PUCRF_PF0_Msk


	)

7155 
	#PWR_PDCRF_PF10_Pos
 (10U)

	)

7156 
	#PWR_PDCRF_PF10_Msk
 (0x1UL << 
PWR_PDCRF_PF10_Pos
è

	)

7157 
	#PWR_PDCRF_PF10
 
PWR_PDCRF_PF10_Msk


	)

7158 
	#PWR_PDCRF_PF9_Pos
 (9U)

	)

7159 
	#PWR_PDCRF_PF9_Msk
 (0x1UL << 
PWR_PDCRF_PF9_Pos
è

	)

7160 
	#PWR_PDCRF_PF9
 
PWR_PDCRF_PF9_Msk


	)

7161 
	#PWR_PDCRF_PF2_Pos
 (2U)

	)

7162 
	#PWR_PDCRF_PF2_Msk
 (0x1UL << 
PWR_PDCRF_PF2_Pos
è

	)

7163 
	#PWR_PDCRF_PF2
 
PWR_PDCRF_PF2_Msk


	)

7164 
	#PWR_PDCRF_PF1_Pos
 (1U)

	)

7165 
	#PWR_PDCRF_PF1_Msk
 (0x1UL << 
PWR_PDCRF_PF1_Pos
è

	)

7166 
	#PWR_PDCRF_PF1
 
PWR_PDCRF_PF1_Msk


	)

7167 
	#PWR_PDCRF_PF0_Pos
 (0U)

	)

7168 
	#PWR_PDCRF_PF0_Msk
 (0x1UL << 
PWR_PDCRF_PF0_Pos
è

	)

7169 
	#PWR_PDCRF_PF0
 
PWR_PDCRF_PF0_Msk


	)

7172 
	#PWR_PUCRG_PG10_Pos
 (10U)

	)

7173 
	#PWR_PUCRG_PG10_Msk
 (0x1UL << 
PWR_PUCRG_PG10_Pos
è

	)

7174 
	#PWR_PUCRG_PG10
 
PWR_PUCRG_PG10_Msk


	)

7177 
	#PWR_PDCRG_PG10_Pos
 (10U)

	)

7178 
	#PWR_PDCRG_PG10_Msk
 (0x1UL << 
PWR_PDCRG_PG10_Pos
è

	)

7179 
	#PWR_PDCRG_PG10
 
PWR_PDCRG_PG10_Msk


	)

7180 
	#PWR_PDCRG_PG9_Pos
 (9U)

	)

7181 
	#PWR_PDCRG_PG9_Msk
 (0x1UL << 
PWR_PDCRG_PG9_Pos
è

	)

7182 
	#PWR_PDCRG_PG9
 
PWR_PDCRG_PG9_Msk


	)

7183 
	#PWR_PDCRG_PG8_Pos
 (8U)

	)

7184 
	#PWR_PDCRG_PG8_Msk
 (0x1UL << 
PWR_PDCRG_PG8_Pos
è

	)

7185 
	#PWR_PDCRG_PG8
 
PWR_PDCRG_PG8_Msk


	)

7186 
	#PWR_PDCRG_PG7_Pos
 (7U)

	)

7187 
	#PWR_PDCRG_PG7_Msk
 (0x1UL << 
PWR_PDCRG_PG7_Pos
è

	)

7188 
	#PWR_PDCRG_PG7
 
PWR_PDCRG_PG7_Msk


	)

7189 
	#PWR_PDCRG_PG6_Pos
 (6U)

	)

7190 
	#PWR_PDCRG_PG6_Msk
 (0x1UL << 
PWR_PDCRG_PG6_Pos
è

	)

7191 
	#PWR_PDCRG_PG6
 
PWR_PDCRG_PG6_Msk


	)

7192 
	#PWR_PDCRG_PG5_Pos
 (5U)

	)

7193 
	#PWR_PDCRG_PG5_Msk
 (0x1UL << 
PWR_PDCRG_PG5_Pos
è

	)

7194 
	#PWR_PDCRG_PG5
 
PWR_PDCRG_PG5_Msk


	)

7195 
	#PWR_PDCRG_PG4_Pos
 (4U)

	)

7196 
	#PWR_PDCRG_PG4_Msk
 (0x1UL << 
PWR_PDCRG_PG4_Pos
è

	)

7197 
	#PWR_PDCRG_PG4
 
PWR_PDCRG_PG4_Msk


	)

7198 
	#PWR_PDCRG_PG3_Pos
 (3U)

	)

7199 
	#PWR_PDCRG_PG3_Msk
 (0x1UL << 
PWR_PDCRG_PG3_Pos
è

	)

7200 
	#PWR_PDCRG_PG3
 
PWR_PDCRG_PG3_Msk


	)

7201 
	#PWR_PDCRG_PG2_Pos
 (2U)

	)

7202 
	#PWR_PDCRG_PG2_Msk
 (0x1UL << 
PWR_PDCRG_PG2_Pos
è

	)

7203 
	#PWR_PDCRG_PG2
 
PWR_PDCRG_PG2_Msk


	)

7204 
	#PWR_PDCRG_PG1_Pos
 (1U)

	)

7205 
	#PWR_PDCRG_PG1_Msk
 (0x1UL << 
PWR_PDCRG_PG1_Pos
è

	)

7206 
	#PWR_PDCRG_PG1
 
PWR_PDCRG_PG1_Msk


	)

7207 
	#PWR_PDCRG_PG0_Pos
 (0U)

	)

7208 
	#PWR_PDCRG_PG0_Msk
 (0x1UL << 
PWR_PDCRG_PG0_Pos
è

	)

7209 
	#PWR_PDCRG_PG0
 
PWR_PDCRG_PG0_Msk


	)

7212 
	#PWR_CR5_R1MODE_Pos
 (8U)

	)

7213 
	#PWR_CR5_R1MODE_Msk
 (0x1U << 
PWR_CR5_R1MODE_Pos
è

	)

7214 
	#PWR_CR5_R1MODE
 
PWR_CR5_R1MODE_Msk


	)

7226 
	#RCC_HSI48_SUPPORT


	)

7227 
	#RCC_PLLP_DIV_2_31_SUPPORT


	)

7230 
	#RCC_CR_HSION_Pos
 (8U)

	)

7231 
	#RCC_CR_HSION_Msk
 (0x1UL << 
RCC_CR_HSION_Pos
è

	)

7232 
	#RCC_CR_HSION
 
RCC_CR_HSION_Msk


	)

7233 
	#RCC_CR_HSIKERON_Pos
 (9U)

	)

7234 
	#RCC_CR_HSIKERON_Msk
 (0x1UL << 
RCC_CR_HSIKERON_Pos
è

	)

7235 
	#RCC_CR_HSIKERON
 
RCC_CR_HSIKERON_Msk


	)

7236 
	#RCC_CR_HSIRDY_Pos
 (10U)

	)

7237 
	#RCC_CR_HSIRDY_Msk
 (0x1UL << 
RCC_CR_HSIRDY_Pos
è

	)

7238 
	#RCC_CR_HSIRDY
 
RCC_CR_HSIRDY_Msk


	)

7240 
	#RCC_CR_HSEON_Pos
 (16U)

	)

7241 
	#RCC_CR_HSEON_Msk
 (0x1UL << 
RCC_CR_HSEON_Pos
è

	)

7242 
	#RCC_CR_HSEON
 
RCC_CR_HSEON_Msk


	)

7243 
	#RCC_CR_HSERDY_Pos
 (17U)

	)

7244 
	#RCC_CR_HSERDY_Msk
 (0x1UL << 
RCC_CR_HSERDY_Pos
è

	)

7245 
	#RCC_CR_HSERDY
 
RCC_CR_HSERDY_Msk


	)

7246 
	#RCC_CR_HSEBYP_Pos
 (18U)

	)

7247 
	#RCC_CR_HSEBYP_Msk
 (0x1UL << 
RCC_CR_HSEBYP_Pos
è

	)

7248 
	#RCC_CR_HSEBYP
 
RCC_CR_HSEBYP_Msk


	)

7249 
	#RCC_CR_CSSON_Pos
 (19U)

	)

7250 
	#RCC_CR_CSSON_Msk
 (0x1UL << 
RCC_CR_CSSON_Pos
è

	)

7251 
	#RCC_CR_CSSON
 
RCC_CR_CSSON_Msk


	)

7253 
	#RCC_CR_PLLON_Pos
 (24U)

	)

7254 
	#RCC_CR_PLLON_Msk
 (0x1UL << 
RCC_CR_PLLON_Pos
è

	)

7255 
	#RCC_CR_PLLON
 
RCC_CR_PLLON_Msk


	)

7256 
	#RCC_CR_PLLRDY_Pos
 (25U)

	)

7257 
	#RCC_CR_PLLRDY_Msk
 (0x1UL << 
RCC_CR_PLLRDY_Pos
è

	)

7258 
	#RCC_CR_PLLRDY
 
RCC_CR_PLLRDY_Msk


	)

7262 
	#RCC_ICSCR_HSICAL_Pos
 (16U)

	)

7263 
	#RCC_ICSCR_HSICAL_Msk
 (0xFFUL << 
RCC_ICSCR_HSICAL_Pos
è

	)

7264 
	#RCC_ICSCR_HSICAL
 
RCC_ICSCR_HSICAL_Msk


	)

7265 
	#RCC_ICSCR_HSICAL_0
 (0x01UL << 
RCC_ICSCR_HSICAL_Pos
è

	)

7266 
	#RCC_ICSCR_HSICAL_1
 (0x02UL << 
RCC_ICSCR_HSICAL_Pos
è

	)

7267 
	#RCC_ICSCR_HSICAL_2
 (0x04UL << 
RCC_ICSCR_HSICAL_Pos
è

	)

7268 
	#RCC_ICSCR_HSICAL_3
 (0x08UL << 
RCC_ICSCR_HSICAL_Pos
è

	)

7269 
	#RCC_ICSCR_HSICAL_4
 (0x10UL << 
RCC_ICSCR_HSICAL_Pos
è

	)

7270 
	#RCC_ICSCR_HSICAL_5
 (0x20UL << 
RCC_ICSCR_HSICAL_Pos
è

	)

7271 
	#RCC_ICSCR_HSICAL_6
 (0x40UL << 
RCC_ICSCR_HSICAL_Pos
è

	)

7272 
	#RCC_ICSCR_HSICAL_7
 (0x80UL << 
RCC_ICSCR_HSICAL_Pos
è

	)

7275 
	#RCC_ICSCR_HSITRIM_Pos
 (24U)

	)

7276 
	#RCC_ICSCR_HSITRIM_Msk
 (0x7FUL << 
RCC_ICSCR_HSITRIM_Pos
è

	)

7277 
	#RCC_ICSCR_HSITRIM
 
RCC_ICSCR_HSITRIM_Msk


	)

7278 
	#RCC_ICSCR_HSITRIM_0
 (0x01UL << 
RCC_ICSCR_HSITRIM_Pos
è

	)

7279 
	#RCC_ICSCR_HSITRIM_1
 (0x02UL << 
RCC_ICSCR_HSITRIM_Pos
è

	)

7280 
	#RCC_ICSCR_HSITRIM_2
 (0x04UL << 
RCC_ICSCR_HSITRIM_Pos
è

	)

7281 
	#RCC_ICSCR_HSITRIM_3
 (0x08UL << 
RCC_ICSCR_HSITRIM_Pos
è

	)

7282 
	#RCC_ICSCR_HSITRIM_4
 (0x10UL << 
RCC_ICSCR_HSITRIM_Pos
è

	)

7283 
	#RCC_ICSCR_HSITRIM_5
 (0x20UL << 
RCC_ICSCR_HSITRIM_Pos
è

	)

7284 
	#RCC_ICSCR_HSITRIM_6
 (0x40UL << 
RCC_ICSCR_HSITRIM_Pos
è

	)

7288 
	#RCC_CFGR_SW_Pos
 (0U)

	)

7289 
	#RCC_CFGR_SW_Msk
 (0x3UL << 
RCC_CFGR_SW_Pos
è

	)

7290 
	#RCC_CFGR_SW
 
RCC_CFGR_SW_Msk


	)

7291 
	#RCC_CFGR_SW_0
 (0x1UL << 
RCC_CFGR_SW_Pos
è

	)

7292 
	#RCC_CFGR_SW_1
 (0x2UL << 
RCC_CFGR_SW_Pos
è

	)

7294 
	#RCC_CFGR_SW_HSI
 (0x00000001Uè

	)

7295 
	#RCC_CFGR_SW_HSE
 (0x00000002Uè

	)

7296 
	#RCC_CFGR_SW_PLL
 (0x00000003Uè

	)

7299 
	#RCC_CFGR_SWS_Pos
 (2U)

	)

7300 
	#RCC_CFGR_SWS_Msk
 (0x3UL << 
RCC_CFGR_SWS_Pos
è

	)

7301 
	#RCC_CFGR_SWS
 
RCC_CFGR_SWS_Msk


	)

7302 
	#RCC_CFGR_SWS_0
 (0x1UL << 
RCC_CFGR_SWS_Pos
è

	)

7303 
	#RCC_CFGR_SWS_1
 (0x2UL << 
RCC_CFGR_SWS_Pos
è

	)

7305 
	#RCC_CFGR_SWS_HSI
 (0x00000004Uè

	)

7306 
	#RCC_CFGR_SWS_HSE
 (0x00000008Uè

	)

7307 
	#RCC_CFGR_SWS_PLL
 (0x0000000CUè

	)

7310 
	#RCC_CFGR_HPRE_Pos
 (4U)

	)

7311 
	#RCC_CFGR_HPRE_Msk
 (0xFUL << 
RCC_CFGR_HPRE_Pos
è

	)

7312 
	#RCC_CFGR_HPRE
 
RCC_CFGR_HPRE_Msk


	)

7313 
	#RCC_CFGR_HPRE_0
 (0x1UL << 
RCC_CFGR_HPRE_Pos
è

	)

7314 
	#RCC_CFGR_HPRE_1
 (0x2UL << 
RCC_CFGR_HPRE_Pos
è

	)

7315 
	#RCC_CFGR_HPRE_2
 (0x4UL << 
RCC_CFGR_HPRE_Pos
è

	)

7316 
	#RCC_CFGR_HPRE_3
 (0x8UL << 
RCC_CFGR_HPRE_Pos
è

	)

7318 
	#RCC_CFGR_HPRE_DIV1
 (0x00000000Uè

	)

7319 
	#RCC_CFGR_HPRE_DIV2
 (0x00000080Uè

	)

7320 
	#RCC_CFGR_HPRE_DIV4
 (0x00000090Uè

	)

7321 
	#RCC_CFGR_HPRE_DIV8
 (0x000000A0Uè

	)

7322 
	#RCC_CFGR_HPRE_DIV16
 (0x000000B0Uè

	)

7323 
	#RCC_CFGR_HPRE_DIV64
 (0x000000C0Uè

	)

7324 
	#RCC_CFGR_HPRE_DIV128
 (0x000000D0Uè

	)

7325 
	#RCC_CFGR_HPRE_DIV256
 (0x000000E0Uè

	)

7326 
	#RCC_CFGR_HPRE_DIV512
 (0x000000F0Uè

	)

7329 
	#RCC_CFGR_PPRE1_Pos
 (8U)

	)

7330 
	#RCC_CFGR_PPRE1_Msk
 (0x7UL << 
RCC_CFGR_PPRE1_Pos
è

	)

7331 
	#RCC_CFGR_PPRE1
 
RCC_CFGR_PPRE1_Msk


	)

7332 
	#RCC_CFGR_PPRE1_0
 (0x1UL << 
RCC_CFGR_PPRE1_Pos
è

	)

7333 
	#RCC_CFGR_PPRE1_1
 (0x2UL << 
RCC_CFGR_PPRE1_Pos
è

	)

7334 
	#RCC_CFGR_PPRE1_2
 (0x4UL << 
RCC_CFGR_PPRE1_Pos
è

	)

7336 
	#RCC_CFGR_PPRE1_DIV1
 (0x00000000Uè

	)

7337 
	#RCC_CFGR_PPRE1_DIV2
 (0x00000400Uè

	)

7338 
	#RCC_CFGR_PPRE1_DIV4
 (0x00000500Uè

	)

7339 
	#RCC_CFGR_PPRE1_DIV8
 (0x00000600Uè

	)

7340 
	#RCC_CFGR_PPRE1_DIV16
 (0x00000700Uè

	)

7343 
	#RCC_CFGR_PPRE2_Pos
 (11U)

	)

7344 
	#RCC_CFGR_PPRE2_Msk
 (0x7UL << 
RCC_CFGR_PPRE2_Pos
è

	)

7345 
	#RCC_CFGR_PPRE2
 
RCC_CFGR_PPRE2_Msk


	)

7346 
	#RCC_CFGR_PPRE2_0
 (0x1UL << 
RCC_CFGR_PPRE2_Pos
è

	)

7347 
	#RCC_CFGR_PPRE2_1
 (0x2UL << 
RCC_CFGR_PPRE2_Pos
è

	)

7348 
	#RCC_CFGR_PPRE2_2
 (0x4UL << 
RCC_CFGR_PPRE2_Pos
è

	)

7350 
	#RCC_CFGR_PPRE2_DIV1
 (0x00000000Uè

	)

7351 
	#RCC_CFGR_PPRE2_DIV2
 (0x00002000Uè

	)

7352 
	#RCC_CFGR_PPRE2_DIV4
 (0x00002800Uè

	)

7353 
	#RCC_CFGR_PPRE2_DIV8
 (0x00003000Uè

	)

7354 
	#RCC_CFGR_PPRE2_DIV16
 (0x00003800Uè

	)

7357 
	#RCC_CFGR_MCOSEL_Pos
 (24U)

	)

7358 
	#RCC_CFGR_MCOSEL_Msk
 (0xFUL << 
RCC_CFGR_MCOSEL_Pos
è

	)

7359 
	#RCC_CFGR_MCOSEL
 
RCC_CFGR_MCOSEL_Msk


	)

7360 
	#RCC_CFGR_MCOSEL_0
 (0x1UL << 
RCC_CFGR_MCOSEL_Pos
è

	)

7361 
	#RCC_CFGR_MCOSEL_1
 (0x2UL << 
RCC_CFGR_MCOSEL_Pos
è

	)

7362 
	#RCC_CFGR_MCOSEL_2
 (0x4UL << 
RCC_CFGR_MCOSEL_Pos
è

	)

7363 
	#RCC_CFGR_MCOSEL_3
 (0x8UL << 
RCC_CFGR_MCOSEL_Pos
è

	)

7365 
	#RCC_CFGR_MCOPRE_Pos
 (28U)

	)

7366 
	#RCC_CFGR_MCOPRE_Msk
 (0x7UL << 
RCC_CFGR_MCOPRE_Pos
è

	)

7367 
	#RCC_CFGR_MCOPRE
 
RCC_CFGR_MCOPRE_Msk


	)

7368 
	#RCC_CFGR_MCOPRE_0
 (0x1UL << 
RCC_CFGR_MCOPRE_Pos
è

	)

7369 
	#RCC_CFGR_MCOPRE_1
 (0x2UL << 
RCC_CFGR_MCOPRE_Pos
è

	)

7370 
	#RCC_CFGR_MCOPRE_2
 (0x4UL << 
RCC_CFGR_MCOPRE_Pos
è

	)

7372 
	#RCC_CFGR_MCOPRE_DIV1
 (0x00000000Uè

	)

7373 
	#RCC_CFGR_MCOPRE_DIV2
 (0x10000000Uè

	)

7374 
	#RCC_CFGR_MCOPRE_DIV4
 (0x20000000Uè

	)

7375 
	#RCC_CFGR_MCOPRE_DIV8
 (0x30000000Uè

	)

7376 
	#RCC_CFGR_MCOPRE_DIV16
 (0x40000000Uè

	)

7379 
	#RCC_CFGR_MCO_PRE
 
RCC_CFGR_MCOPRE


	)

7380 
	#RCC_CFGR_MCO_PRE_1
 
RCC_CFGR_MCOPRE_DIV1


	)

7381 
	#RCC_CFGR_MCO_PRE_2
 
RCC_CFGR_MCOPRE_DIV2


	)

7382 
	#RCC_CFGR_MCO_PRE_4
 
RCC_CFGR_MCOPRE_DIV4


	)

7383 
	#RCC_CFGR_MCO_PRE_8
 
RCC_CFGR_MCOPRE_DIV8


	)

7384 
	#RCC_CFGR_MCO_PRE_16
 
RCC_CFGR_MCOPRE_DIV16


	)

7387 
	#RCC_PLLCFGR_PLLSRC_Pos
 (0U)

	)

7388 
	#RCC_PLLCFGR_PLLSRC_Msk
 (0x3UL << 
RCC_PLLCFGR_PLLSRC_Pos
è

	)

7389 
	#RCC_PLLCFGR_PLLSRC
 
RCC_PLLCFGR_PLLSRC_Msk


	)

7390 
	#RCC_PLLCFGR_PLLSRC_0
 (0x1UL << 
RCC_PLLCFGR_PLLSRC_Pos
è

	)

7391 
	#RCC_PLLCFGR_PLLSRC_1
 (0x2UL << 
RCC_PLLCFGR_PLLSRC_Pos
è

	)

7393 
	#RCC_PLLCFGR_PLLSRC_HSI_Pos
 (1U)

	)

7394 
	#RCC_PLLCFGR_PLLSRC_HSI_Msk
 (0x1UL << 
RCC_PLLCFGR_PLLSRC_HSI_Pos
)

	)

7395 
	#RCC_PLLCFGR_PLLSRC_HSI
 
RCC_PLLCFGR_PLLSRC_HSI_Msk


	)

7396 
	#RCC_PLLCFGR_PLLSRC_HSE_Pos
 (0U)

	)

7397 
	#RCC_PLLCFGR_PLLSRC_HSE_Msk
 (0x3UL << 
RCC_PLLCFGR_PLLSRC_HSE_Pos
)

	)

7398 
	#RCC_PLLCFGR_PLLSRC_HSE
 
RCC_PLLCFGR_PLLSRC_HSE_Msk


	)

7400 
	#RCC_PLLCFGR_PLLM_Pos
 (4U)

	)

7401 
	#RCC_PLLCFGR_PLLM_Msk
 (0xFUL << 
RCC_PLLCFGR_PLLM_Pos
è

	)

7402 
	#RCC_PLLCFGR_PLLM
 
RCC_PLLCFGR_PLLM_Msk


	)

7403 
	#RCC_PLLCFGR_PLLM_0
 (0x1UL << 
RCC_PLLCFGR_PLLM_Pos
è

	)

7404 
	#RCC_PLLCFGR_PLLM_1
 (0x2UL << 
RCC_PLLCFGR_PLLM_Pos
è

	)

7405 
	#RCC_PLLCFGR_PLLM_2
 (0x4UL << 
RCC_PLLCFGR_PLLM_Pos
è

	)

7406 
	#RCC_PLLCFGR_PLLM_3
 (0x8UL << 
RCC_PLLCFGR_PLLM_Pos
è

	)

7408 
	#RCC_PLLCFGR_PLLN_Pos
 (8U)

	)

7409 
	#RCC_PLLCFGR_PLLN_Msk
 (0x7FUL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

7410 
	#RCC_PLLCFGR_PLLN
 
RCC_PLLCFGR_PLLN_Msk


	)

7411 
	#RCC_PLLCFGR_PLLN_0
 (0x01UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

7412 
	#RCC_PLLCFGR_PLLN_1
 (0x02UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

7413 
	#RCC_PLLCFGR_PLLN_2
 (0x04UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

7414 
	#RCC_PLLCFGR_PLLN_3
 (0x08UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

7415 
	#RCC_PLLCFGR_PLLN_4
 (0x10UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

7416 
	#RCC_PLLCFGR_PLLN_5
 (0x20UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

7417 
	#RCC_PLLCFGR_PLLN_6
 (0x40UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

7419 
	#RCC_PLLCFGR_PLLPEN_Pos
 (16U)

	)

7420 
	#RCC_PLLCFGR_PLLPEN_Msk
 (0x1UL << 
RCC_PLLCFGR_PLLPEN_Pos
è

	)

7421 
	#RCC_PLLCFGR_PLLPEN
 
RCC_PLLCFGR_PLLPEN_Msk


	)

7422 
	#RCC_PLLCFGR_PLLP_Pos
 (17U)

	)

7423 
	#RCC_PLLCFGR_PLLP_Msk
 (0x1UL << 
RCC_PLLCFGR_PLLP_Pos
è

	)

7424 
	#RCC_PLLCFGR_PLLP
 
RCC_PLLCFGR_PLLP_Msk


	)

7425 
	#RCC_PLLCFGR_PLLQEN_Pos
 (20U)

	)

7426 
	#RCC_PLLCFGR_PLLQEN_Msk
 (0x1UL << 
RCC_PLLCFGR_PLLQEN_Pos
è

	)

7427 
	#RCC_PLLCFGR_PLLQEN
 
RCC_PLLCFGR_PLLQEN_Msk


	)

7429 
	#RCC_PLLCFGR_PLLQ_Pos
 (21U)

	)

7430 
	#RCC_PLLCFGR_PLLQ_Msk
 (0x3UL << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

7431 
	#RCC_PLLCFGR_PLLQ
 
RCC_PLLCFGR_PLLQ_Msk


	)

7432 
	#RCC_PLLCFGR_PLLQ_0
 (0x1UL << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

7433 
	#RCC_PLLCFGR_PLLQ_1
 (0x2UL << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

7435 
	#RCC_PLLCFGR_PLLREN_Pos
 (24U)

	)

7436 
	#RCC_PLLCFGR_PLLREN_Msk
 (0x1UL << 
RCC_PLLCFGR_PLLREN_Pos
è

	)

7437 
	#RCC_PLLCFGR_PLLREN
 
RCC_PLLCFGR_PLLREN_Msk


	)

7438 
	#RCC_PLLCFGR_PLLR_Pos
 (25U)

	)

7439 
	#RCC_PLLCFGR_PLLR_Msk
 (0x3UL << 
RCC_PLLCFGR_PLLR_Pos
è

	)

7440 
	#RCC_PLLCFGR_PLLR
 
RCC_PLLCFGR_PLLR_Msk


	)

7441 
	#RCC_PLLCFGR_PLLR_0
 (0x1UL << 
RCC_PLLCFGR_PLLR_Pos
è

	)

7442 
	#RCC_PLLCFGR_PLLR_1
 (0x2UL << 
RCC_PLLCFGR_PLLR_Pos
è

	)

7444 
	#RCC_PLLCFGR_PLLPDIV_Pos
 (27U)

	)

7445 
	#RCC_PLLCFGR_PLLPDIV_Msk
 (0x1FUL << 
RCC_PLLCFGR_PLLPDIV_Pos
)

	)

7446 
	#RCC_PLLCFGR_PLLPDIV
 
RCC_PLLCFGR_PLLPDIV_Msk


	)

7447 
	#RCC_PLLCFGR_PLLPDIV_0
 (0x01UL << 
RCC_PLLCFGR_PLLPDIV_Pos
)

	)

7448 
	#RCC_PLLCFGR_PLLPDIV_1
 (0x02UL << 
RCC_PLLCFGR_PLLPDIV_Pos
)

	)

7449 
	#RCC_PLLCFGR_PLLPDIV_2
 (0x04UL << 
RCC_PLLCFGR_PLLPDIV_Pos
)

	)

7450 
	#RCC_PLLCFGR_PLLPDIV_3
 (0x08UL << 
RCC_PLLCFGR_PLLPDIV_Pos
)

	)

7451 
	#RCC_PLLCFGR_PLLPDIV_4
 (0x10UL << 
RCC_PLLCFGR_PLLPDIV_Pos
)

	)

7454 
	#RCC_CIER_LSIRDYIE_Pos
 (0U)

	)

7455 
	#RCC_CIER_LSIRDYIE_Msk
 (0x1UL << 
RCC_CIER_LSIRDYIE_Pos
è

	)

7456 
	#RCC_CIER_LSIRDYIE
 
RCC_CIER_LSIRDYIE_Msk


	)

7457 
	#RCC_CIER_LSERDYIE_Pos
 (1U)

	)

7458 
	#RCC_CIER_LSERDYIE_Msk
 (0x1UL << 
RCC_CIER_LSERDYIE_Pos
è

	)

7459 
	#RCC_CIER_LSERDYIE
 
RCC_CIER_LSERDYIE_Msk


	)

7460 
	#RCC_CIER_HSIRDYIE_Pos
 (3U)

	)

7461 
	#RCC_CIER_HSIRDYIE_Msk
 (0x1UL << 
RCC_CIER_HSIRDYIE_Pos
è

	)

7462 
	#RCC_CIER_HSIRDYIE
 
RCC_CIER_HSIRDYIE_Msk


	)

7463 
	#RCC_CIER_HSERDYIE_Pos
 (4U)

	)

7464 
	#RCC_CIER_HSERDYIE_Msk
 (0x1UL << 
RCC_CIER_HSERDYIE_Pos
è

	)

7465 
	#RCC_CIER_HSERDYIE
 
RCC_CIER_HSERDYIE_Msk


	)

7466 
	#RCC_CIER_PLLRDYIE_Pos
 (5U)

	)

7467 
	#RCC_CIER_PLLRDYIE_Msk
 (0x1UL << 
RCC_CIER_PLLRDYIE_Pos
è

	)

7468 
	#RCC_CIER_PLLRDYIE
 
RCC_CIER_PLLRDYIE_Msk


	)

7469 
	#RCC_CIER_LSECSSIE_Pos
 (9U)

	)

7470 
	#RCC_CIER_LSECSSIE_Msk
 (0x1UL << 
RCC_CIER_LSECSSIE_Pos
è

	)

7471 
	#RCC_CIER_LSECSSIE
 
RCC_CIER_LSECSSIE_Msk


	)

7472 
	#RCC_CIER_HSI48RDYIE_Pos
 (10U)

	)

7473 
	#RCC_CIER_HSI48RDYIE_Msk
 (0x1UL << 
RCC_CIER_HSI48RDYIE_Pos
)

	)

7474 
	#RCC_CIER_HSI48RDYIE
 
RCC_CIER_HSI48RDYIE_Msk


	)

7477 
	#RCC_CIFR_LSIRDYF_Pos
 (0U)

	)

7478 
	#RCC_CIFR_LSIRDYF_Msk
 (0x1UL << 
RCC_CIFR_LSIRDYF_Pos
è

	)

7479 
	#RCC_CIFR_LSIRDYF
 
RCC_CIFR_LSIRDYF_Msk


	)

7480 
	#RCC_CIFR_LSERDYF_Pos
 (1U)

	)

7481 
	#RCC_CIFR_LSERDYF_Msk
 (0x1UL << 
RCC_CIFR_LSERDYF_Pos
è

	)

7482 
	#RCC_CIFR_LSERDYF
 
RCC_CIFR_LSERDYF_Msk


	)

7483 
	#RCC_CIFR_HSIRDYF_Pos
 (3U)

	)

7484 
	#RCC_CIFR_HSIRDYF_Msk
 (0x1UL << 
RCC_CIFR_HSIRDYF_Pos
è

	)

7485 
	#RCC_CIFR_HSIRDYF
 
RCC_CIFR_HSIRDYF_Msk


	)

7486 
	#RCC_CIFR_HSERDYF_Pos
 (4U)

	)

7487 
	#RCC_CIFR_HSERDYF_Msk
 (0x1UL << 
RCC_CIFR_HSERDYF_Pos
è

	)

7488 
	#RCC_CIFR_HSERDYF
 
RCC_CIFR_HSERDYF_Msk


	)

7489 
	#RCC_CIFR_PLLRDYF_Pos
 (5U)

	)

7490 
	#RCC_CIFR_PLLRDYF_Msk
 (0x1UL << 
RCC_CIFR_PLLRDYF_Pos
è

	)

7491 
	#RCC_CIFR_PLLRDYF
 
RCC_CIFR_PLLRDYF_Msk


	)

7492 
	#RCC_CIFR_CSSF_Pos
 (8U)

	)

7493 
	#RCC_CIFR_CSSF_Msk
 (0x1UL << 
RCC_CIFR_CSSF_Pos
è

	)

7494 
	#RCC_CIFR_CSSF
 
RCC_CIFR_CSSF_Msk


	)

7495 
	#RCC_CIFR_LSECSSF_Pos
 (9U)

	)

7496 
	#RCC_CIFR_LSECSSF_Msk
 (0x1UL << 
RCC_CIFR_LSECSSF_Pos
è

	)

7497 
	#RCC_CIFR_LSECSSF
 
RCC_CIFR_LSECSSF_Msk


	)

7498 
	#RCC_CIFR_HSI48RDYF_Pos
 (10U)

	)

7499 
	#RCC_CIFR_HSI48RDYF_Msk
 (0x1UL << 
RCC_CIFR_HSI48RDYF_Pos
è

	)

7500 
	#RCC_CIFR_HSI48RDYF
 
RCC_CIFR_HSI48RDYF_Msk


	)

7503 
	#RCC_CICR_LSIRDYC_Pos
 (0U)

	)

7504 
	#RCC_CICR_LSIRDYC_Msk
 (0x1UL << 
RCC_CICR_LSIRDYC_Pos
è

	)

7505 
	#RCC_CICR_LSIRDYC
 
RCC_CICR_LSIRDYC_Msk


	)

7506 
	#RCC_CICR_LSERDYC_Pos
 (1U)

	)

7507 
	#RCC_CICR_LSERDYC_Msk
 (0x1UL << 
RCC_CICR_LSERDYC_Pos
è

	)

7508 
	#RCC_CICR_LSERDYC
 
RCC_CICR_LSERDYC_Msk


	)

7509 
	#RCC_CICR_HSIRDYC_Pos
 (3U)

	)

7510 
	#RCC_CICR_HSIRDYC_Msk
 (0x1UL << 
RCC_CICR_HSIRDYC_Pos
è

	)

7511 
	#RCC_CICR_HSIRDYC
 
RCC_CICR_HSIRDYC_Msk


	)

7512 
	#RCC_CICR_HSERDYC_Pos
 (4U)

	)

7513 
	#RCC_CICR_HSERDYC_Msk
 (0x1UL << 
RCC_CICR_HSERDYC_Pos
è

	)

7514 
	#RCC_CICR_HSERDYC
 
RCC_CICR_HSERDYC_Msk


	)

7515 
	#RCC_CICR_PLLRDYC_Pos
 (5U)

	)

7516 
	#RCC_CICR_PLLRDYC_Msk
 (0x1UL << 
RCC_CICR_PLLRDYC_Pos
è

	)

7517 
	#RCC_CICR_PLLRDYC
 
RCC_CICR_PLLRDYC_Msk


	)

7518 
	#RCC_CICR_CSSC_Pos
 (8U)

	)

7519 
	#RCC_CICR_CSSC_Msk
 (0x1UL << 
RCC_CICR_CSSC_Pos
è

	)

7520 
	#RCC_CICR_CSSC
 
RCC_CICR_CSSC_Msk


	)

7521 
	#RCC_CICR_LSECSSC_Pos
 (9U)

	)

7522 
	#RCC_CICR_LSECSSC_Msk
 (0x1UL << 
RCC_CICR_LSECSSC_Pos
è

	)

7523 
	#RCC_CICR_LSECSSC
 
RCC_CICR_LSECSSC_Msk


	)

7524 
	#RCC_CICR_HSI48RDYC_Pos
 (10U)

	)

7525 
	#RCC_CICR_HSI48RDYC_Msk
 (0x1UL << 
RCC_CICR_HSI48RDYC_Pos
è

	)

7526 
	#RCC_CICR_HSI48RDYC
 
RCC_CICR_HSI48RDYC_Msk


	)

7529 
	#RCC_AHB1RSTR_DMA1RST_Pos
 (0U)

	)

7530 
	#RCC_AHB1RSTR_DMA1RST_Msk
 (0x1UL << 
RCC_AHB1RSTR_DMA1RST_Pos
)

	)

7531 
	#RCC_AHB1RSTR_DMA1RST
 
RCC_AHB1RSTR_DMA1RST_Msk


	)

7532 
	#RCC_AHB1RSTR_DMA2RST_Pos
 (1U)

	)

7533 
	#RCC_AHB1RSTR_DMA2RST_Msk
 (0x1UL << 
RCC_AHB1RSTR_DMA2RST_Pos
)

	)

7534 
	#RCC_AHB1RSTR_DMA2RST
 
RCC_AHB1RSTR_DMA2RST_Msk


	)

7535 
	#RCC_AHB1RSTR_DMAMUX1RST_Pos
 (2U)

	)

7536 
	#RCC_AHB1RSTR_DMAMUX1RST_Msk
 (0x1UL << 
RCC_AHB1RSTR_DMAMUX1RST_Pos
)

	)

7537 
	#RCC_AHB1RSTR_DMAMUX1RST
 
RCC_AHB1RSTR_DMAMUX1RST_Msk


	)

7538 
	#RCC_AHB1RSTR_CORDICRST_Pos
 (3U)

	)

7539 
	#RCC_AHB1RSTR_CORDICRST_Msk
 (0x1UL << 
RCC_AHB1RSTR_CORDICRST_Pos
)

	)

7540 
	#RCC_AHB1RSTR_CORDICRST
 
RCC_AHB1RSTR_CORDICRST_Msk


	)

7541 
	#RCC_AHB1RSTR_FMACRST_Pos
 (4U)

	)

7542 
	#RCC_AHB1RSTR_FMACRST_Msk
 (0x1UL << 
RCC_AHB1RSTR_FMACRST_Pos
è

	)

7543 
	#RCC_AHB1RSTR_FMACRST
 
RCC_AHB1RSTR_FMACRST_Msk


	)

7544 
	#RCC_AHB1RSTR_FLASHRST_Pos
 (8U)

	)

7545 
	#RCC_AHB1RSTR_FLASHRST_Msk
 (0x1UL << 
RCC_AHB1RSTR_FLASHRST_Pos
)

	)

7546 
	#RCC_AHB1RSTR_FLASHRST
 
RCC_AHB1RSTR_FLASHRST_Msk


	)

7547 
	#RCC_AHB1RSTR_CRCRST_Pos
 (12U)

	)

7548 
	#RCC_AHB1RSTR_CRCRST_Msk
 (0x1UL << 
RCC_AHB1RSTR_CRCRST_Pos
)

	)

7549 
	#RCC_AHB1RSTR_CRCRST
 
RCC_AHB1RSTR_CRCRST_Msk


	)

7552 
	#RCC_AHB2RSTR_GPIOARST_Pos
 (0U)

	)

7553 
	#RCC_AHB2RSTR_GPIOARST_Msk
 (0x1UL << 
RCC_AHB2RSTR_GPIOARST_Pos
)

	)

7554 
	#RCC_AHB2RSTR_GPIOARST
 
RCC_AHB2RSTR_GPIOARST_Msk


	)

7555 
	#RCC_AHB2RSTR_GPIOBRST_Pos
 (1U)

	)

7556 
	#RCC_AHB2RSTR_GPIOBRST_Msk
 (0x1UL << 
RCC_AHB2RSTR_GPIOBRST_Pos
)

	)

7557 
	#RCC_AHB2RSTR_GPIOBRST
 
RCC_AHB2RSTR_GPIOBRST_Msk


	)

7558 
	#RCC_AHB2RSTR_GPIOCRST_Pos
 (2U)

	)

7559 
	#RCC_AHB2RSTR_GPIOCRST_Msk
 (0x1UL << 
RCC_AHB2RSTR_GPIOCRST_Pos
)

	)

7560 
	#RCC_AHB2RSTR_GPIOCRST
 
RCC_AHB2RSTR_GPIOCRST_Msk


	)

7561 
	#RCC_AHB2RSTR_GPIODRST_Pos
 (3U)

	)

7562 
	#RCC_AHB2RSTR_GPIODRST_Msk
 (0x1UL << 
RCC_AHB2RSTR_GPIODRST_Pos
)

	)

7563 
	#RCC_AHB2RSTR_GPIODRST
 
RCC_AHB2RSTR_GPIODRST_Msk


	)

7564 
	#RCC_AHB2RSTR_GPIOERST_Pos
 (4U)

	)

7565 
	#RCC_AHB2RSTR_GPIOERST_Msk
 (0x1UL << 
RCC_AHB2RSTR_GPIOERST_Pos
)

	)

7566 
	#RCC_AHB2RSTR_GPIOERST
 
RCC_AHB2RSTR_GPIOERST_Msk


	)

7567 
	#RCC_AHB2RSTR_GPIOFRST_Pos
 (5U)

	)

7568 
	#RCC_AHB2RSTR_GPIOFRST_Msk
 (0x1UL << 
RCC_AHB2RSTR_GPIOFRST_Pos
)

	)

7569 
	#RCC_AHB2RSTR_GPIOFRST
 
RCC_AHB2RSTR_GPIOFRST_Msk


	)

7570 
	#RCC_AHB2RSTR_GPIOGRST_Pos
 (6U)

	)

7571 
	#RCC_AHB2RSTR_GPIOGRST_Msk
 (0x1UL << 
RCC_AHB2RSTR_GPIOGRST_Pos
)

	)

7572 
	#RCC_AHB2RSTR_GPIOGRST
 
RCC_AHB2RSTR_GPIOGRST_Msk


	)

7573 
	#RCC_AHB2RSTR_ADC12RST_Pos
 (13U)

	)

7574 
	#RCC_AHB2RSTR_ADC12RST_Msk
 (0x1UL << 
RCC_AHB2RSTR_ADC12RST_Pos
)

	)

7575 
	#RCC_AHB2RSTR_ADC12RST
 
RCC_AHB2RSTR_ADC12RST_Msk


	)

7576 
	#RCC_AHB2RSTR_DAC1RST_Pos
 (16U)

	)

7577 
	#RCC_AHB2RSTR_DAC1RST_Msk
 (0x1UL << 
RCC_AHB2RSTR_DAC1RST_Pos
)

	)

7578 
	#RCC_AHB2RSTR_DAC1RST
 
RCC_AHB2RSTR_DAC1RST_Msk


	)

7579 
	#RCC_AHB2RSTR_DAC3RST_Pos
 (18U)

	)

7580 
	#RCC_AHB2RSTR_DAC3RST_Msk
 (0x1UL << 
RCC_AHB2RSTR_DAC3RST_Pos
)

	)

7581 
	#RCC_AHB2RSTR_DAC3RST
 
RCC_AHB2RSTR_DAC3RST_Msk


	)

7582 
	#RCC_AHB2RSTR_RNGRST_Pos
 (26U)

	)

7583 
	#RCC_AHB2RSTR_RNGRST_Msk
 (0x1UL << 
RCC_AHB2RSTR_RNGRST_Pos
)

	)

7584 
	#RCC_AHB2RSTR_RNGRST
 
RCC_AHB2RSTR_RNGRST_Msk


	)

7589 
	#RCC_APB1RSTR1_TIM2RST_Pos
 (0U)

	)

7590 
	#RCC_APB1RSTR1_TIM2RST_Msk
 (0x1UL << 
RCC_APB1RSTR1_TIM2RST_Pos
)

	)

7591 
	#RCC_APB1RSTR1_TIM2RST
 
RCC_APB1RSTR1_TIM2RST_Msk


	)

7592 
	#RCC_APB1RSTR1_TIM3RST_Pos
 (1U)

	)

7593 
	#RCC_APB1RSTR1_TIM3RST_Msk
 (0x1UL << 
RCC_APB1RSTR1_TIM3RST_Pos
)

	)

7594 
	#RCC_APB1RSTR1_TIM3RST
 
RCC_APB1RSTR1_TIM3RST_Msk


	)

7595 
	#RCC_APB1RSTR1_TIM4RST_Pos
 (2U)

	)

7596 
	#RCC_APB1RSTR1_TIM4RST_Msk
 (0x1UL << 
RCC_APB1RSTR1_TIM4RST_Pos
)

	)

7597 
	#RCC_APB1RSTR1_TIM4RST
 
RCC_APB1RSTR1_TIM4RST_Msk


	)

7598 
	#RCC_APB1RSTR1_TIM6RST_Pos
 (4U)

	)

7599 
	#RCC_APB1RSTR1_TIM6RST_Msk
 (0x1UL << 
RCC_APB1RSTR1_TIM6RST_Pos
)

	)

7600 
	#RCC_APB1RSTR1_TIM6RST
 
RCC_APB1RSTR1_TIM6RST_Msk


	)

7601 
	#RCC_APB1RSTR1_TIM7RST_Pos
 (5U)

	)

7602 
	#RCC_APB1RSTR1_TIM7RST_Msk
 (0x1UL << 
RCC_APB1RSTR1_TIM7RST_Pos
)

	)

7603 
	#RCC_APB1RSTR1_TIM7RST
 
RCC_APB1RSTR1_TIM7RST_Msk


	)

7604 
	#RCC_APB1RSTR1_CRSRST_Pos
 (8U)

	)

7605 
	#RCC_APB1RSTR1_CRSRST_Msk
 (0x1UL << 
RCC_APB1RSTR1_CRSRST_Pos
)

	)

7606 
	#RCC_APB1RSTR1_CRSRST
 
RCC_APB1RSTR1_CRSRST_Msk


	)

7607 
	#RCC_APB1RSTR1_SPI2RST_Pos
 (14U)

	)

7608 
	#RCC_APB1RSTR1_SPI2RST_Msk
 (0x1UL << 
RCC_APB1RSTR1_SPI2RST_Pos
)

	)

7609 
	#RCC_APB1RSTR1_SPI2RST
 
RCC_APB1RSTR1_SPI2RST_Msk


	)

7610 
	#RCC_APB1RSTR1_SPI3RST_Pos
 (15U)

	)

7611 
	#RCC_APB1RSTR1_SPI3RST_Msk
 (0x1UL << 
RCC_APB1RSTR1_SPI3RST_Pos
)

	)

7612 
	#RCC_APB1RSTR1_SPI3RST
 
RCC_APB1RSTR1_SPI3RST_Msk


	)

7613 
	#RCC_APB1RSTR1_USART2RST_Pos
 (17U)

	)

7614 
	#RCC_APB1RSTR1_USART2RST_Msk
 (0x1UL << 
RCC_APB1RSTR1_USART2RST_Pos
)

	)

7615 
	#RCC_APB1RSTR1_USART2RST
 
RCC_APB1RSTR1_USART2RST_Msk


	)

7616 
	#RCC_APB1RSTR1_USART3RST_Pos
 (18U)

	)

7617 
	#RCC_APB1RSTR1_USART3RST_Msk
 (0x1UL << 
RCC_APB1RSTR1_USART3RST_Pos
)

	)

7618 
	#RCC_APB1RSTR1_USART3RST
 
RCC_APB1RSTR1_USART3RST_Msk


	)

7619 
	#RCC_APB1RSTR1_UART4RST_Pos
 (19U)

	)

7620 
	#RCC_APB1RSTR1_UART4RST_Msk
 (0x1UL << 
RCC_APB1RSTR1_UART4RST_Pos
)

	)

7621 
	#RCC_APB1RSTR1_UART4RST
 
RCC_APB1RSTR1_UART4RST_Msk


	)

7622 
	#RCC_APB1RSTR1_I2C1RST_Pos
 (21U)

	)

7623 
	#RCC_APB1RSTR1_I2C1RST_Msk
 (0x1UL << 
RCC_APB1RSTR1_I2C1RST_Pos
)

	)

7624 
	#RCC_APB1RSTR1_I2C1RST
 
RCC_APB1RSTR1_I2C1RST_Msk


	)

7625 
	#RCC_APB1RSTR1_I2C2RST_Pos
 (22U)

	)

7626 
	#RCC_APB1RSTR1_I2C2RST_Msk
 (0x1UL << 
RCC_APB1RSTR1_I2C2RST_Pos
)

	)

7627 
	#RCC_APB1RSTR1_I2C2RST
 
RCC_APB1RSTR1_I2C2RST_Msk


	)

7628 
	#RCC_APB1RSTR1_USBRST_Pos
 (23U)

	)

7629 
	#RCC_APB1RSTR1_USBRST_Msk
 (0x1UL << 
RCC_APB1RSTR1_USBRST_Pos
)

	)

7630 
	#RCC_APB1RSTR1_USBRST
 
RCC_APB1RSTR1_USBRST_Msk


	)

7631 
	#RCC_APB1RSTR1_FDCANRST_Pos
 (25U)

	)

7632 
	#RCC_APB1RSTR1_FDCANRST_Msk
 (0x1UL << 
RCC_APB1RSTR1_FDCANRST_Pos
)

	)

7633 
	#RCC_APB1RSTR1_FDCANRST
 
RCC_APB1RSTR1_FDCANRST_Msk


	)

7634 
	#RCC_APB1RSTR1_PWRRST_Pos
 (28U)

	)

7635 
	#RCC_APB1RSTR1_PWRRST_Msk
 (0x1UL << 
RCC_APB1RSTR1_PWRRST_Pos
)

	)

7636 
	#RCC_APB1RSTR1_PWRRST
 
RCC_APB1RSTR1_PWRRST_Msk


	)

7637 
	#RCC_APB1RSTR1_I2C3RST_Pos
 (30U)

	)

7638 
	#RCC_APB1RSTR1_I2C3RST_Msk
 (0x1UL << 
RCC_APB1RSTR1_I2C3RST_Pos
)

	)

7639 
	#RCC_APB1RSTR1_I2C3RST
 
RCC_APB1RSTR1_I2C3RST_Msk


	)

7640 
	#RCC_APB1RSTR1_LPTIM1RST_Pos
 (31U)

	)

7641 
	#RCC_APB1RSTR1_LPTIM1RST_Msk
 (0x1UL << 
RCC_APB1RSTR1_LPTIM1RST_Pos
)

	)

7642 
	#RCC_APB1RSTR1_LPTIM1RST
 
RCC_APB1RSTR1_LPTIM1RST_Msk


	)

7645 
	#RCC_APB1RSTR2_LPUART1RST_Pos
 (0U)

	)

7646 
	#RCC_APB1RSTR2_LPUART1RST_Msk
 (0x1UL << 
RCC_APB1RSTR2_LPUART1RST_Pos
)

	)

7647 
	#RCC_APB1RSTR2_LPUART1RST
 
RCC_APB1RSTR2_LPUART1RST_Msk


	)

7648 
	#RCC_APB1RSTR2_UCPD1RST_Pos
 (8U)

	)

7649 
	#RCC_APB1RSTR2_UCPD1RST_Msk
 (0x1UL << 
RCC_APB1RSTR2_UCPD1RST_Pos
)

	)

7650 
	#RCC_APB1RSTR2_UCPD1RST
 
RCC_APB1RSTR2_UCPD1RST_Msk


	)

7653 
	#RCC_APB2RSTR_SYSCFGRST_Pos
 (0U)

	)

7654 
	#RCC_APB2RSTR_SYSCFGRST_Msk
 (0x1UL << 
RCC_APB2RSTR_SYSCFGRST_Pos
)

	)

7655 
	#RCC_APB2RSTR_SYSCFGRST
 
RCC_APB2RSTR_SYSCFGRST_Msk


	)

7656 
	#RCC_APB2RSTR_TIM1RST_Pos
 (11U)

	)

7657 
	#RCC_APB2RSTR_TIM1RST_Msk
 (0x1UL << 
RCC_APB2RSTR_TIM1RST_Pos
)

	)

7658 
	#RCC_APB2RSTR_TIM1RST
 
RCC_APB2RSTR_TIM1RST_Msk


	)

7659 
	#RCC_APB2RSTR_SPI1RST_Pos
 (12U)

	)

7660 
	#RCC_APB2RSTR_SPI1RST_Msk
 (0x1UL << 
RCC_APB2RSTR_SPI1RST_Pos
)

	)

7661 
	#RCC_APB2RSTR_SPI1RST
 
RCC_APB2RSTR_SPI1RST_Msk


	)

7662 
	#RCC_APB2RSTR_TIM8RST_Pos
 (13U)

	)

7663 
	#RCC_APB2RSTR_TIM8RST_Msk
 (0x1UL << 
RCC_APB2RSTR_TIM8RST_Pos
)

	)

7664 
	#RCC_APB2RSTR_TIM8RST
 
RCC_APB2RSTR_TIM8RST_Msk


	)

7665 
	#RCC_APB2RSTR_USART1RST_Pos
 (14U)

	)

7666 
	#RCC_APB2RSTR_USART1RST_Msk
 (0x1UL << 
RCC_APB2RSTR_USART1RST_Pos
)

	)

7667 
	#RCC_APB2RSTR_USART1RST
 
RCC_APB2RSTR_USART1RST_Msk


	)

7668 
	#RCC_APB2RSTR_TIM15RST_Pos
 (16U)

	)

7669 
	#RCC_APB2RSTR_TIM15RST_Msk
 (0x1UL << 
RCC_APB2RSTR_TIM15RST_Pos
)

	)

7670 
	#RCC_APB2RSTR_TIM15RST
 
RCC_APB2RSTR_TIM15RST_Msk


	)

7671 
	#RCC_APB2RSTR_TIM16RST_Pos
 (17U)

	)

7672 
	#RCC_APB2RSTR_TIM16RST_Msk
 (0x1UL << 
RCC_APB2RSTR_TIM16RST_Pos
)

	)

7673 
	#RCC_APB2RSTR_TIM16RST
 
RCC_APB2RSTR_TIM16RST_Msk


	)

7674 
	#RCC_APB2RSTR_TIM17RST_Pos
 (18U)

	)

7675 
	#RCC_APB2RSTR_TIM17RST_Msk
 (0x1UL << 
RCC_APB2RSTR_TIM17RST_Pos
)

	)

7676 
	#RCC_APB2RSTR_TIM17RST
 
RCC_APB2RSTR_TIM17RST_Msk


	)

7677 
	#RCC_APB2RSTR_SAI1RST_Pos
 (21U)

	)

7678 
	#RCC_APB2RSTR_SAI1RST_Msk
 (0x1UL << 
RCC_APB2RSTR_SAI1RST_Pos
)

	)

7679 
	#RCC_APB2RSTR_SAI1RST
 
RCC_APB2RSTR_SAI1RST_Msk


	)

7682 
	#RCC_AHB1ENR_DMA1EN_Pos
 (0U)

	)

7683 
	#RCC_AHB1ENR_DMA1EN_Msk
 (0x1UL << 
RCC_AHB1ENR_DMA1EN_Pos
è

	)

7684 
	#RCC_AHB1ENR_DMA1EN
 
RCC_AHB1ENR_DMA1EN_Msk


	)

7685 
	#RCC_AHB1ENR_DMA2EN_Pos
 (1U)

	)

7686 
	#RCC_AHB1ENR_DMA2EN_Msk
 (0x1UL << 
RCC_AHB1ENR_DMA2EN_Pos
è

	)

7687 
	#RCC_AHB1ENR_DMA2EN
 
RCC_AHB1ENR_DMA2EN_Msk


	)

7688 
	#RCC_AHB1ENR_DMAMUX1EN_Pos
 (2U)

	)

7689 
	#RCC_AHB1ENR_DMAMUX1EN_Msk
 (0x1UL << 
RCC_AHB1ENR_DMAMUX1EN_Pos
)

	)

7690 
	#RCC_AHB1ENR_DMAMUX1EN
 
RCC_AHB1ENR_DMAMUX1EN_Msk


	)

7691 
	#RCC_AHB1ENR_CORDICEN_Pos
 (3U)

	)

7692 
	#RCC_AHB1ENR_CORDICEN_Msk
 (0x1UL << 
RCC_AHB1ENR_CORDICEN_Pos
)

	)

7693 
	#RCC_AHB1ENR_CORDICEN
 
RCC_AHB1ENR_CORDICEN_Msk


	)

7694 
	#RCC_AHB1ENR_FMACEN_Pos
 (4U)

	)

7695 
	#RCC_AHB1ENR_FMACEN_Msk
 (0x1UL << 
RCC_AHB1ENR_FMACEN_Pos
è

	)

7696 
	#RCC_AHB1ENR_FMACEN
 
RCC_AHB1ENR_FMACEN_Msk


	)

7697 
	#RCC_AHB1ENR_FLASHEN_Pos
 (8U)

	)

7698 
	#RCC_AHB1ENR_FLASHEN_Msk
 (0x1UL << 
RCC_AHB1ENR_FLASHEN_Pos
)

	)

7699 
	#RCC_AHB1ENR_FLASHEN
 
RCC_AHB1ENR_FLASHEN_Msk


	)

7700 
	#RCC_AHB1ENR_CRCEN_Pos
 (12U)

	)

7701 
	#RCC_AHB1ENR_CRCEN_Msk
 (0x1UL << 
RCC_AHB1ENR_CRCEN_Pos
è

	)

7702 
	#RCC_AHB1ENR_CRCEN
 
RCC_AHB1ENR_CRCEN_Msk


	)

7705 
	#RCC_AHB2ENR_GPIOAEN_Pos
 (0U)

	)

7706 
	#RCC_AHB2ENR_GPIOAEN_Msk
 (0x1UL << 
RCC_AHB2ENR_GPIOAEN_Pos
)

	)

7707 
	#RCC_AHB2ENR_GPIOAEN
 
RCC_AHB2ENR_GPIOAEN_Msk


	)

7708 
	#RCC_AHB2ENR_GPIOBEN_Pos
 (1U)

	)

7709 
	#RCC_AHB2ENR_GPIOBEN_Msk
 (0x1UL << 
RCC_AHB2ENR_GPIOBEN_Pos
)

	)

7710 
	#RCC_AHB2ENR_GPIOBEN
 
RCC_AHB2ENR_GPIOBEN_Msk


	)

7711 
	#RCC_AHB2ENR_GPIOCEN_Pos
 (2U)

	)

7712 
	#RCC_AHB2ENR_GPIOCEN_Msk
 (0x1UL << 
RCC_AHB2ENR_GPIOCEN_Pos
)

	)

7713 
	#RCC_AHB2ENR_GPIOCEN
 
RCC_AHB2ENR_GPIOCEN_Msk


	)

7714 
	#RCC_AHB2ENR_GPIODEN_Pos
 (3U)

	)

7715 
	#RCC_AHB2ENR_GPIODEN_Msk
 (0x1UL << 
RCC_AHB2ENR_GPIODEN_Pos
)

	)

7716 
	#RCC_AHB2ENR_GPIODEN
 
RCC_AHB2ENR_GPIODEN_Msk


	)

7717 
	#RCC_AHB2ENR_GPIOEEN_Pos
 (4U)

	)

7718 
	#RCC_AHB2ENR_GPIOEEN_Msk
 (0x1UL << 
RCC_AHB2ENR_GPIOEEN_Pos
)

	)

7719 
	#RCC_AHB2ENR_GPIOEEN
 
RCC_AHB2ENR_GPIOEEN_Msk


	)

7720 
	#RCC_AHB2ENR_GPIOFEN_Pos
 (5U)

	)

7721 
	#RCC_AHB2ENR_GPIOFEN_Msk
 (0x1UL << 
RCC_AHB2ENR_GPIOFEN_Pos
)

	)

7722 
	#RCC_AHB2ENR_GPIOFEN
 
RCC_AHB2ENR_GPIOFEN_Msk


	)

7723 
	#RCC_AHB2ENR_GPIOGEN_Pos
 (6U)

	)

7724 
	#RCC_AHB2ENR_GPIOGEN_Msk
 (0x1UL << 
RCC_AHB2ENR_GPIOGEN_Pos
)

	)

7725 
	#RCC_AHB2ENR_GPIOGEN
 
RCC_AHB2ENR_GPIOGEN_Msk


	)

7726 
	#RCC_AHB2ENR_ADC12EN_Pos
 (13U)

	)

7727 
	#RCC_AHB2ENR_ADC12EN_Msk
 (0x1UL << 
RCC_AHB2ENR_ADC12EN_Pos
è

	)

7728 
	#RCC_AHB2ENR_ADC12EN
 
RCC_AHB2ENR_ADC12EN_Msk


	)

7729 
	#RCC_AHB2ENR_DAC1EN_Pos
 (16U)

	)

7730 
	#RCC_AHB2ENR_DAC1EN_Msk
 (0x1UL << 
RCC_AHB2ENR_DAC1EN_Pos
è

	)

7731 
	#RCC_AHB2ENR_DAC1EN
 
RCC_AHB2ENR_DAC1EN_Msk


	)

7732 
	#RCC_AHB2ENR_DAC3EN_Pos
 (18U)

	)

7733 
	#RCC_AHB2ENR_DAC3EN_Msk
 (0x1UL << 
RCC_AHB2ENR_DAC3EN_Pos
è

	)

7734 
	#RCC_AHB2ENR_DAC3EN
 
RCC_AHB2ENR_DAC3EN_Msk


	)

7735 
	#RCC_AHB2ENR_RNGEN_Pos
 (26U)

	)

7736 
	#RCC_AHB2ENR_RNGEN_Msk
 (0x1UL << 
RCC_AHB2ENR_RNGEN_Pos
è

	)

7737 
	#RCC_AHB2ENR_RNGEN
 
RCC_AHB2ENR_RNGEN_Msk


	)

7742 
	#RCC_APB1ENR1_TIM2EN_Pos
 (0U)

	)

7743 
	#RCC_APB1ENR1_TIM2EN_Msk
 (0x1UL << 
RCC_APB1ENR1_TIM2EN_Pos
)

	)

7744 
	#RCC_APB1ENR1_TIM2EN
 
RCC_APB1ENR1_TIM2EN_Msk


	)

7745 
	#RCC_APB1ENR1_TIM3EN_Pos
 (1U)

	)

7746 
	#RCC_APB1ENR1_TIM3EN_Msk
 (0x1UL << 
RCC_APB1ENR1_TIM3EN_Pos
)

	)

7747 
	#RCC_APB1ENR1_TIM3EN
 
RCC_APB1ENR1_TIM3EN_Msk


	)

7748 
	#RCC_APB1ENR1_TIM4EN_Pos
 (2U)

	)

7749 
	#RCC_APB1ENR1_TIM4EN_Msk
 (0x1UL << 
RCC_APB1ENR1_TIM4EN_Pos
)

	)

7750 
	#RCC_APB1ENR1_TIM4EN
 
RCC_APB1ENR1_TIM4EN_Msk


	)

7751 
	#RCC_APB1ENR1_TIM6EN_Pos
 (4U)

	)

7752 
	#RCC_APB1ENR1_TIM6EN_Msk
 (0x1UL << 
RCC_APB1ENR1_TIM6EN_Pos
)

	)

7753 
	#RCC_APB1ENR1_TIM6EN
 
RCC_APB1ENR1_TIM6EN_Msk


	)

7754 
	#RCC_APB1ENR1_TIM7EN_Pos
 (5U)

	)

7755 
	#RCC_APB1ENR1_TIM7EN_Msk
 (0x1UL << 
RCC_APB1ENR1_TIM7EN_Pos
)

	)

7756 
	#RCC_APB1ENR1_TIM7EN
 
RCC_APB1ENR1_TIM7EN_Msk


	)

7757 
	#RCC_APB1ENR1_CRSEN_Pos
 (8U)

	)

7758 
	#RCC_APB1ENR1_CRSEN_Msk
 (0x1UL << 
RCC_APB1ENR1_CRSEN_Pos
è

	)

7759 
	#RCC_APB1ENR1_CRSEN
 
RCC_APB1ENR1_CRSEN_Msk


	)

7760 
	#RCC_APB1ENR1_RTCAPBEN_Pos
 (10U)

	)

7761 
	#RCC_APB1ENR1_RTCAPBEN_Msk
 (0x1UL << 
RCC_APB1ENR1_RTCAPBEN_Pos
)

	)

7762 
	#RCC_APB1ENR1_RTCAPBEN
 
RCC_APB1ENR1_RTCAPBEN_Msk


	)

7763 
	#RCC_APB1ENR1_WWDGEN_Pos
 (11U)

	)

7764 
	#RCC_APB1ENR1_WWDGEN_Msk
 (0x1UL << 
RCC_APB1ENR1_WWDGEN_Pos
)

	)

7765 
	#RCC_APB1ENR1_WWDGEN
 
RCC_APB1ENR1_WWDGEN_Msk


	)

7766 
	#RCC_APB1ENR1_SPI2EN_Pos
 (14U)

	)

7767 
	#RCC_APB1ENR1_SPI2EN_Msk
 (0x1UL << 
RCC_APB1ENR1_SPI2EN_Pos
)

	)

7768 
	#RCC_APB1ENR1_SPI2EN
 
RCC_APB1ENR1_SPI2EN_Msk


	)

7769 
	#RCC_APB1ENR1_SPI3EN_Pos
 (15U)

	)

7770 
	#RCC_APB1ENR1_SPI3EN_Msk
 (0x1UL << 
RCC_APB1ENR1_SPI3EN_Pos
)

	)

7771 
	#RCC_APB1ENR1_SPI3EN
 
RCC_APB1ENR1_SPI3EN_Msk


	)

7772 
	#RCC_APB1ENR1_USART2EN_Pos
 (17U)

	)

7773 
	#RCC_APB1ENR1_USART2EN_Msk
 (0x1UL << 
RCC_APB1ENR1_USART2EN_Pos
)

	)

7774 
	#RCC_APB1ENR1_USART2EN
 
RCC_APB1ENR1_USART2EN_Msk


	)

7775 
	#RCC_APB1ENR1_USART3EN_Pos
 (18U)

	)

7776 
	#RCC_APB1ENR1_USART3EN_Msk
 (0x1UL << 
RCC_APB1ENR1_USART3EN_Pos
)

	)

7777 
	#RCC_APB1ENR1_USART3EN
 
RCC_APB1ENR1_USART3EN_Msk


	)

7778 
	#RCC_APB1ENR1_UART4EN_Pos
 (19U)

	)

7779 
	#RCC_APB1ENR1_UART4EN_Msk
 (0x1UL << 
RCC_APB1ENR1_UART4EN_Pos
)

	)

7780 
	#RCC_APB1ENR1_UART4EN
 
RCC_APB1ENR1_UART4EN_Msk


	)

7781 
	#RCC_APB1ENR1_I2C1EN_Pos
 (21U)

	)

7782 
	#RCC_APB1ENR1_I2C1EN_Msk
 (0x1UL << 
RCC_APB1ENR1_I2C1EN_Pos
)

	)

7783 
	#RCC_APB1ENR1_I2C1EN
 
RCC_APB1ENR1_I2C1EN_Msk


	)

7784 
	#RCC_APB1ENR1_I2C2EN_Pos
 (22U)

	)

7785 
	#RCC_APB1ENR1_I2C2EN_Msk
 (0x1UL << 
RCC_APB1ENR1_I2C2EN_Pos
)

	)

7786 
	#RCC_APB1ENR1_I2C2EN
 
RCC_APB1ENR1_I2C2EN_Msk


	)

7787 
	#RCC_APB1ENR1_USBEN_Pos
 (23U)

	)

7788 
	#RCC_APB1ENR1_USBEN_Msk
 (0x1UL << 
RCC_APB1ENR1_USBEN_Pos
)

	)

7789 
	#RCC_APB1ENR1_USBEN
 
RCC_APB1ENR1_USBEN_Msk


	)

7790 
	#RCC_APB1ENR1_FDCANEN_Pos
 (25U)

	)

7791 
	#RCC_APB1ENR1_FDCANEN_Msk
 (0x1UL << 
RCC_APB1ENR1_FDCANEN_Pos
)

	)

7792 
	#RCC_APB1ENR1_FDCANEN
 
RCC_APB1ENR1_FDCANEN_Msk


	)

7793 
	#RCC_APB1ENR1_PWREN_Pos
 (28U)

	)

7794 
	#RCC_APB1ENR1_PWREN_Msk
 (0x1UL << 
RCC_APB1ENR1_PWREN_Pos
è

	)

7795 
	#RCC_APB1ENR1_PWREN
 
RCC_APB1ENR1_PWREN_Msk


	)

7796 
	#RCC_APB1ENR1_I2C3EN_Pos
 (30U)

	)

7797 
	#RCC_APB1ENR1_I2C3EN_Msk
 (0x1UL << 
RCC_APB1ENR1_I2C3EN_Pos
)

	)

7798 
	#RCC_APB1ENR1_I2C3EN
 
RCC_APB1ENR1_I2C3EN_Msk


	)

7799 
	#RCC_APB1ENR1_LPTIM1EN_Pos
 (31U)

	)

7800 
	#RCC_APB1ENR1_LPTIM1EN_Msk
 (0x1UL << 
RCC_APB1ENR1_LPTIM1EN_Pos
)

	)

7801 
	#RCC_APB1ENR1_LPTIM1EN
 
RCC_APB1ENR1_LPTIM1EN_Msk


	)

7804 
	#RCC_APB1ENR2_LPUART1EN_Pos
 (0U)

	)

7805 
	#RCC_APB1ENR2_LPUART1EN_Msk
 (0x1UL << 
RCC_APB1ENR2_LPUART1EN_Pos
)

	)

7806 
	#RCC_APB1ENR2_LPUART1EN
 
RCC_APB1ENR2_LPUART1EN_Msk


	)

7807 
	#RCC_APB1ENR2_UCPD1EN_Pos
 (8U)

	)

7808 
	#RCC_APB1ENR2_UCPD1EN_Msk
 (0x1UL << 
RCC_APB1ENR2_UCPD1EN_Pos
)

	)

7809 
	#RCC_APB1ENR2_UCPD1EN
 
RCC_APB1ENR2_UCPD1EN_Msk


	)

7812 
	#RCC_APB2ENR_SYSCFGEN_Pos
 (0U)

	)

7813 
	#RCC_APB2ENR_SYSCFGEN_Msk
 (0x1UL << 
RCC_APB2ENR_SYSCFGEN_Pos
)

	)

7814 
	#RCC_APB2ENR_SYSCFGEN
 
RCC_APB2ENR_SYSCFGEN_Msk


	)

7815 
	#RCC_APB2ENR_TIM1EN_Pos
 (11U)

	)

7816 
	#RCC_APB2ENR_TIM1EN_Msk
 (0x1UL << 
RCC_APB2ENR_TIM1EN_Pos
è

	)

7817 
	#RCC_APB2ENR_TIM1EN
 
RCC_APB2ENR_TIM1EN_Msk


	)

7818 
	#RCC_APB2ENR_SPI1EN_Pos
 (12U)

	)

7819 
	#RCC_APB2ENR_SPI1EN_Msk
 (0x1UL << 
RCC_APB2ENR_SPI1EN_Pos
è

	)

7820 
	#RCC_APB2ENR_SPI1EN
 
RCC_APB2ENR_SPI1EN_Msk


	)

7821 
	#RCC_APB2ENR_TIM8EN_Pos
 (13U)

	)

7822 
	#RCC_APB2ENR_TIM8EN_Msk
 (0x1UL << 
RCC_APB2ENR_TIM8EN_Pos
è

	)

7823 
	#RCC_APB2ENR_TIM8EN
 
RCC_APB2ENR_TIM8EN_Msk


	)

7824 
	#RCC_APB2ENR_USART1EN_Pos
 (14U)

	)

7825 
	#RCC_APB2ENR_USART1EN_Msk
 (0x1UL << 
RCC_APB2ENR_USART1EN_Pos
)

	)

7826 
	#RCC_APB2ENR_USART1EN
 
RCC_APB2ENR_USART1EN_Msk


	)

7827 
	#RCC_APB2ENR_TIM15EN_Pos
 (16U)

	)

7828 
	#RCC_APB2ENR_TIM15EN_Msk
 (0x1UL << 
RCC_APB2ENR_TIM15EN_Pos
)

	)

7829 
	#RCC_APB2ENR_TIM15EN
 
RCC_APB2ENR_TIM15EN_Msk


	)

7830 
	#RCC_APB2ENR_TIM16EN_Pos
 (17U)

	)

7831 
	#RCC_APB2ENR_TIM16EN_Msk
 (0x1UL << 
RCC_APB2ENR_TIM16EN_Pos
)

	)

7832 
	#RCC_APB2ENR_TIM16EN
 
RCC_APB2ENR_TIM16EN_Msk


	)

7833 
	#RCC_APB2ENR_TIM17EN_Pos
 (18U)

	)

7834 
	#RCC_APB2ENR_TIM17EN_Msk
 (0x1UL << 
RCC_APB2ENR_TIM17EN_Pos
)

	)

7835 
	#RCC_APB2ENR_TIM17EN
 
RCC_APB2ENR_TIM17EN_Msk


	)

7836 
	#RCC_APB2ENR_SAI1EN_Pos
 (21U)

	)

7837 
	#RCC_APB2ENR_SAI1EN_Msk
 (0x1UL << 
RCC_APB2ENR_SAI1EN_Pos
)

	)

7838 
	#RCC_APB2ENR_SAI1EN
 
RCC_APB2ENR_SAI1EN_Msk


	)

7841 
	#RCC_AHB1SMENR_DMA1SMEN_Pos
 (0U)

	)

7842 
	#RCC_AHB1SMENR_DMA1SMEN_Msk
 (0x1UL << 
RCC_AHB1SMENR_DMA1SMEN_Pos
)

	)

7843 
	#RCC_AHB1SMENR_DMA1SMEN
 
RCC_AHB1SMENR_DMA1SMEN_Msk


	)

7844 
	#RCC_AHB1SMENR_DMA2SMEN_Pos
 (1U)

	)

7845 
	#RCC_AHB1SMENR_DMA2SMEN_Msk
 (0x1UL << 
RCC_AHB1SMENR_DMA2SMEN_Pos
)

	)

7846 
	#RCC_AHB1SMENR_DMA2SMEN
 
RCC_AHB1SMENR_DMA2SMEN_Msk


	)

7847 
	#RCC_AHB1SMENR_DMAMUX1SMEN_Pos
 (2U)

	)

7848 
	#RCC_AHB1SMENR_DMAMUX1SMEN_Msk
 (0x1UL << 
RCC_AHB1SMENR_DMAMUX1SMEN_Pos
)

	)

7849 
	#RCC_AHB1SMENR_DMAMUX1SMEN
 
RCC_AHB1SMENR_DMAMUX1SMEN_Msk


	)

7850 
	#RCC_AHB1SMENR_CORDICSMEN_Pos
 (3U)

	)

7851 
	#RCC_AHB1SMENR_CORDICSMEN_Msk
 (0x1UL << 
RCC_AHB1SMENR_CORDICSMEN_Pos
)

	)

7852 
	#RCC_AHB1SMENR_CORDICSMEN
 
RCC_AHB1SMENR_CORDICSMEN_Msk


	)

7853 
	#RCC_AHB1SMENR_FMACSMEN_Pos
 (4U)

	)

7854 
	#RCC_AHB1SMENR_FMACSMEN_Msk
 (0x1UL << 
RCC_AHB1SMENR_FMACSMEN_Pos
è

	)

7855 
	#RCC_AHB1SMENR_FMACSMEN
 
RCC_AHB1SMENR_FMACSMEN_Msk


	)

7856 
	#RCC_AHB1SMENR_FLASHSMEN_Pos
 (8U)

	)

7857 
	#RCC_AHB1SMENR_FLASHSMEN_Msk
 (0x1UL << 
RCC_AHB1SMENR_FLASHSMEN_Pos
)

	)

7858 
	#RCC_AHB1SMENR_FLASHSMEN
 
RCC_AHB1SMENR_FLASHSMEN_Msk


	)

7859 
	#RCC_AHB1SMENR_SRAM1SMEN_Pos
 (9U)

	)

7860 
	#RCC_AHB1SMENR_SRAM1SMEN_Msk
 (0x1UL << 
RCC_AHB1SMENR_SRAM1SMEN_Pos
)

	)

7861 
	#RCC_AHB1SMENR_SRAM1SMEN
 
RCC_AHB1SMENR_SRAM1SMEN_Msk


	)

7862 
	#RCC_AHB1SMENR_CRCSMEN_Pos
 (12U)

	)

7863 
	#RCC_AHB1SMENR_CRCSMEN_Msk
 (0x1UL << 
RCC_AHB1SMENR_CRCSMEN_Pos
)

	)

7864 
	#RCC_AHB1SMENR_CRCSMEN
 
RCC_AHB1SMENR_CRCSMEN_Msk


	)

7867 
	#RCC_AHB2SMENR_GPIOASMEN_Pos
 (0U)

	)

7868 
	#RCC_AHB2SMENR_GPIOASMEN_Msk
 (0x1UL << 
RCC_AHB2SMENR_GPIOASMEN_Pos
)

	)

7869 
	#RCC_AHB2SMENR_GPIOASMEN
 
RCC_AHB2SMENR_GPIOASMEN_Msk


	)

7870 
	#RCC_AHB2SMENR_GPIOBSMEN_Pos
 (1U)

	)

7871 
	#RCC_AHB2SMENR_GPIOBSMEN_Msk
 (0x1UL << 
RCC_AHB2SMENR_GPIOBSMEN_Pos
)

	)

7872 
	#RCC_AHB2SMENR_GPIOBSMEN
 
RCC_AHB2SMENR_GPIOBSMEN_Msk


	)

7873 
	#RCC_AHB2SMENR_GPIOCSMEN_Pos
 (2U)

	)

7874 
	#RCC_AHB2SMENR_GPIOCSMEN_Msk
 (0x1UL << 
RCC_AHB2SMENR_GPIOCSMEN_Pos
)

	)

7875 
	#RCC_AHB2SMENR_GPIOCSMEN
 
RCC_AHB2SMENR_GPIOCSMEN_Msk


	)

7876 
	#RCC_AHB2SMENR_GPIODSMEN_Pos
 (3U)

	)

7877 
	#RCC_AHB2SMENR_GPIODSMEN_Msk
 (0x1UL << 
RCC_AHB2SMENR_GPIODSMEN_Pos
)

	)

7878 
	#RCC_AHB2SMENR_GPIODSMEN
 
RCC_AHB2SMENR_GPIODSMEN_Msk


	)

7879 
	#RCC_AHB2SMENR_GPIOESMEN_Pos
 (4U)

	)

7880 
	#RCC_AHB2SMENR_GPIOESMEN_Msk
 (0x1UL << 
RCC_AHB2SMENR_GPIOESMEN_Pos
)

	)

7881 
	#RCC_AHB2SMENR_GPIOESMEN
 
RCC_AHB2SMENR_GPIOESMEN_Msk


	)

7882 
	#RCC_AHB2SMENR_GPIOFSMEN_Pos
 (5U)

	)

7883 
	#RCC_AHB2SMENR_GPIOFSMEN_Msk
 (0x1UL << 
RCC_AHB2SMENR_GPIOFSMEN_Pos
)

	)

7884 
	#RCC_AHB2SMENR_GPIOFSMEN
 
RCC_AHB2SMENR_GPIOFSMEN_Msk


	)

7885 
	#RCC_AHB2SMENR_GPIOGSMEN_Pos
 (6U)

	)

7886 
	#RCC_AHB2SMENR_GPIOGSMEN_Msk
 (0x1UL << 
RCC_AHB2SMENR_GPIOGSMEN_Pos
)

	)

7887 
	#RCC_AHB2SMENR_GPIOGSMEN
 
RCC_AHB2SMENR_GPIOGSMEN_Msk


	)

7888 
	#RCC_AHB2SMENR_CCMSRAMSMEN_Pos
 (9U)

	)

7889 
	#RCC_AHB2SMENR_CCMSRAMSMEN_Msk
 (0x1UL << 
RCC_AHB2SMENR_CCMSRAMSMEN_Pos
è

	)

7890 
	#RCC_AHB2SMENR_CCMSRAMSMEN
 
RCC_AHB2SMENR_CCMSRAMSMEN_Msk


	)

7891 
	#RCC_AHB2SMENR_SRAM2SMEN_Pos
 (10U)

	)

7892 
	#RCC_AHB2SMENR_SRAM2SMEN_Msk
 (0x1UL << 
RCC_AHB2SMENR_SRAM2SMEN_Pos
)

	)

7893 
	#RCC_AHB2SMENR_SRAM2SMEN
 
RCC_AHB2SMENR_SRAM2SMEN_Msk


	)

7894 
	#RCC_AHB2SMENR_ADC12SMEN_Pos
 (13U)

	)

7895 
	#RCC_AHB2SMENR_ADC12SMEN_Msk
 (0x1UL << 
RCC_AHB2SMENR_ADC12SMEN_Pos
)

	)

7896 
	#RCC_AHB2SMENR_ADC12SMEN
 
RCC_AHB2SMENR_ADC12SMEN_Msk


	)

7897 
	#RCC_AHB2SMENR_DAC1SMEN_Pos
 (16U)

	)

7898 
	#RCC_AHB2SMENR_DAC1SMEN_Msk
 (0x1UL << 
RCC_AHB2SMENR_DAC1SMEN_Pos
)

	)

7899 
	#RCC_AHB2SMENR_DAC1SMEN
 
RCC_AHB2SMENR_DAC1SMEN_Msk


	)

7900 
	#RCC_AHB2SMENR_DAC3SMEN_Pos
 (18U)

	)

7901 
	#RCC_AHB2SMENR_DAC3SMEN_Msk
 (0x1UL << 
RCC_AHB2SMENR_DAC3SMEN_Pos
)

	)

7902 
	#RCC_AHB2SMENR_DAC3SMEN
 
RCC_AHB2SMENR_DAC3SMEN_Msk


	)

7903 
	#RCC_AHB2SMENR_RNGSMEN_Pos
 (26U)

	)

7904 
	#RCC_AHB2SMENR_RNGSMEN_Msk
 (0x1UL << 
RCC_AHB2SMENR_RNGSMEN_Pos
)

	)

7905 
	#RCC_AHB2SMENR_RNGSMEN
 
RCC_AHB2SMENR_RNGSMEN_Msk


	)

7910 
	#RCC_APB1SMENR1_TIM2SMEN_Pos
 (0U)

	)

7911 
	#RCC_APB1SMENR1_TIM2SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_TIM2SMEN_Pos
)

	)

7912 
	#RCC_APB1SMENR1_TIM2SMEN
 
RCC_APB1SMENR1_TIM2SMEN_Msk


	)

7913 
	#RCC_APB1SMENR1_TIM3SMEN_Pos
 (1U)

	)

7914 
	#RCC_APB1SMENR1_TIM3SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_TIM3SMEN_Pos
)

	)

7915 
	#RCC_APB1SMENR1_TIM3SMEN
 
RCC_APB1SMENR1_TIM3SMEN_Msk


	)

7916 
	#RCC_APB1SMENR1_TIM4SMEN_Pos
 (2U)

	)

7917 
	#RCC_APB1SMENR1_TIM4SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_TIM4SMEN_Pos
)

	)

7918 
	#RCC_APB1SMENR1_TIM4SMEN
 
RCC_APB1SMENR1_TIM4SMEN_Msk


	)

7919 
	#RCC_APB1SMENR1_TIM6SMEN_Pos
 (4U)

	)

7920 
	#RCC_APB1SMENR1_TIM6SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_TIM6SMEN_Pos
)

	)

7921 
	#RCC_APB1SMENR1_TIM6SMEN
 
RCC_APB1SMENR1_TIM6SMEN_Msk


	)

7922 
	#RCC_APB1SMENR1_TIM7SMEN_Pos
 (5U)

	)

7923 
	#RCC_APB1SMENR1_TIM7SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_TIM7SMEN_Pos
)

	)

7924 
	#RCC_APB1SMENR1_TIM7SMEN
 
RCC_APB1SMENR1_TIM7SMEN_Msk


	)

7925 
	#RCC_APB1SMENR1_CRSSMEN_Pos
 (8U)

	)

7926 
	#RCC_APB1SMENR1_CRSSMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_CRSSMEN_Pos
)

	)

7927 
	#RCC_APB1SMENR1_CRSSMEN
 
RCC_APB1SMENR1_CRSSMEN_Msk


	)

7928 
	#RCC_APB1SMENR1_RTCAPBSMEN_Pos
 (10U)

	)

7929 
	#RCC_APB1SMENR1_RTCAPBSMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_RTCAPBSMEN_Pos
)

	)

7930 
	#RCC_APB1SMENR1_RTCAPBSMEN
 
RCC_APB1SMENR1_RTCAPBSMEN_Msk


	)

7931 
	#RCC_APB1SMENR1_WWDGSMEN_Pos
 (11U)

	)

7932 
	#RCC_APB1SMENR1_WWDGSMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_WWDGSMEN_Pos
)

	)

7933 
	#RCC_APB1SMENR1_WWDGSMEN
 
RCC_APB1SMENR1_WWDGSMEN_Msk


	)

7934 
	#RCC_APB1SMENR1_SPI2SMEN_Pos
 (14U)

	)

7935 
	#RCC_APB1SMENR1_SPI2SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_SPI2SMEN_Pos
)

	)

7936 
	#RCC_APB1SMENR1_SPI2SMEN
 
RCC_APB1SMENR1_SPI2SMEN_Msk


	)

7937 
	#RCC_APB1SMENR1_SPI3SMEN_Pos
 (15U)

	)

7938 
	#RCC_APB1SMENR1_SPI3SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_SPI3SMEN_Pos
)

	)

7939 
	#RCC_APB1SMENR1_SPI3SMEN
 
RCC_APB1SMENR1_SPI3SMEN_Msk


	)

7940 
	#RCC_APB1SMENR1_USART2SMEN_Pos
 (17U)

	)

7941 
	#RCC_APB1SMENR1_USART2SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_USART2SMEN_Pos
)

	)

7942 
	#RCC_APB1SMENR1_USART2SMEN
 
RCC_APB1SMENR1_USART2SMEN_Msk


	)

7943 
	#RCC_APB1SMENR1_USART3SMEN_Pos
 (18U)

	)

7944 
	#RCC_APB1SMENR1_USART3SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_USART3SMEN_Pos
)

	)

7945 
	#RCC_APB1SMENR1_USART3SMEN
 
RCC_APB1SMENR1_USART3SMEN_Msk


	)

7946 
	#RCC_APB1SMENR1_UART4SMEN_Pos
 (19U)

	)

7947 
	#RCC_APB1SMENR1_UART4SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_UART4SMEN_Pos
)

	)

7948 
	#RCC_APB1SMENR1_UART4SMEN
 
RCC_APB1SMENR1_UART4SMEN_Msk


	)

7949 
	#RCC_APB1SMENR1_I2C1SMEN_Pos
 (21U)

	)

7950 
	#RCC_APB1SMENR1_I2C1SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_I2C1SMEN_Pos
)

	)

7951 
	#RCC_APB1SMENR1_I2C1SMEN
 
RCC_APB1SMENR1_I2C1SMEN_Msk


	)

7952 
	#RCC_APB1SMENR1_I2C2SMEN_Pos
 (22U)

	)

7953 
	#RCC_APB1SMENR1_I2C2SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_I2C2SMEN_Pos
)

	)

7954 
	#RCC_APB1SMENR1_I2C2SMEN
 
RCC_APB1SMENR1_I2C2SMEN_Msk


	)

7955 
	#RCC_APB1SMENR1_USBSMEN_Pos
 (23U)

	)

7956 
	#RCC_APB1SMENR1_USBSMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_USBSMEN_Pos
)

	)

7957 
	#RCC_APB1SMENR1_USBSMEN
 
RCC_APB1SMENR1_USBSMEN_Msk


	)

7958 
	#RCC_APB1SMENR1_FDCANSMEN_Pos
 (25U)

	)

7959 
	#RCC_APB1SMENR1_FDCANSMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_FDCANSMEN_Pos
)

	)

7960 
	#RCC_APB1SMENR1_FDCANSMEN
 
RCC_APB1SMENR1_FDCANSMEN_Msk


	)

7961 
	#RCC_APB1SMENR1_PWRSMEN_Pos
 (28U)

	)

7962 
	#RCC_APB1SMENR1_PWRSMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_PWRSMEN_Pos
)

	)

7963 
	#RCC_APB1SMENR1_PWRSMEN
 
RCC_APB1SMENR1_PWRSMEN_Msk


	)

7964 
	#RCC_APB1SMENR1_I2C3SMEN_Pos
 (30U)

	)

7965 
	#RCC_APB1SMENR1_I2C3SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_I2C3SMEN_Pos
)

	)

7966 
	#RCC_APB1SMENR1_I2C3SMEN
 
RCC_APB1SMENR1_I2C3SMEN_Msk


	)

7967 
	#RCC_APB1SMENR1_LPTIM1SMEN_Pos
 (31U)

	)

7968 
	#RCC_APB1SMENR1_LPTIM1SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR1_LPTIM1SMEN_Pos
)

	)

7969 
	#RCC_APB1SMENR1_LPTIM1SMEN
 
RCC_APB1SMENR1_LPTIM1SMEN_Msk


	)

7972 
	#RCC_APB1SMENR2_LPUART1SMEN_Pos
 (0U)

	)

7973 
	#RCC_APB1SMENR2_LPUART1SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR2_LPUART1SMEN_Pos
)

	)

7974 
	#RCC_APB1SMENR2_LPUART1SMEN
 
RCC_APB1SMENR2_LPUART1SMEN_Msk


	)

7975 
	#RCC_APB1SMENR2_UCPD1SMEN_Pos
 (8U)

	)

7976 
	#RCC_APB1SMENR2_UCPD1SMEN_Msk
 (0x1UL << 
RCC_APB1SMENR2_UCPD1SMEN_Pos
)

	)

7977 
	#RCC_APB1SMENR2_UCPD1SMEN
 
RCC_APB1SMENR2_UCPD1SMEN_Msk


	)

7980 
	#RCC_APB2SMENR_SYSCFGSMEN_Pos
 (0U)

	)

7981 
	#RCC_APB2SMENR_SYSCFGSMEN_Msk
 (0x1UL << 
RCC_APB2SMENR_SYSCFGSMEN_Pos
)

	)

7982 
	#RCC_APB2SMENR_SYSCFGSMEN
 
RCC_APB2SMENR_SYSCFGSMEN_Msk


	)

7983 
	#RCC_APB2SMENR_TIM1SMEN_Pos
 (11U)

	)

7984 
	#RCC_APB2SMENR_TIM1SMEN_Msk
 (0x1UL << 
RCC_APB2SMENR_TIM1SMEN_Pos
)

	)

7985 
	#RCC_APB2SMENR_TIM1SMEN
 
RCC_APB2SMENR_TIM1SMEN_Msk


	)

7986 
	#RCC_APB2SMENR_SPI1SMEN_Pos
 (12U)

	)

7987 
	#RCC_APB2SMENR_SPI1SMEN_Msk
 (0x1UL << 
RCC_APB2SMENR_SPI1SMEN_Pos
)

	)

7988 
	#RCC_APB2SMENR_SPI1SMEN
 
RCC_APB2SMENR_SPI1SMEN_Msk


	)

7989 
	#RCC_APB2SMENR_TIM8SMEN_Pos
 (13U)

	)

7990 
	#RCC_APB2SMENR_TIM8SMEN_Msk
 (0x1UL << 
RCC_APB2SMENR_TIM8SMEN_Pos
)

	)

7991 
	#RCC_APB2SMENR_TIM8SMEN
 
RCC_APB2SMENR_TIM8SMEN_Msk


	)

7992 
	#RCC_APB2SMENR_USART1SMEN_Pos
 (14U)

	)

7993 
	#RCC_APB2SMENR_USART1SMEN_Msk
 (0x1UL << 
RCC_APB2SMENR_USART1SMEN_Pos
)

	)

7994 
	#RCC_APB2SMENR_USART1SMEN
 
RCC_APB2SMENR_USART1SMEN_Msk


	)

7995 
	#RCC_APB2SMENR_TIM15SMEN_Pos
 (16U)

	)

7996 
	#RCC_APB2SMENR_TIM15SMEN_Msk
 (0x1UL << 
RCC_APB2SMENR_TIM15SMEN_Pos
)

	)

7997 
	#RCC_APB2SMENR_TIM15SMEN
 
RCC_APB2SMENR_TIM15SMEN_Msk


	)

7998 
	#RCC_APB2SMENR_TIM16SMEN_Pos
 (17U)

	)

7999 
	#RCC_APB2SMENR_TIM16SMEN_Msk
 (0x1UL << 
RCC_APB2SMENR_TIM16SMEN_Pos
)

	)

8000 
	#RCC_APB2SMENR_TIM16SMEN
 
RCC_APB2SMENR_TIM16SMEN_Msk


	)

8001 
	#RCC_APB2SMENR_TIM17SMEN_Pos
 (18U)

	)

8002 
	#RCC_APB2SMENR_TIM17SMEN_Msk
 (0x1UL << 
RCC_APB2SMENR_TIM17SMEN_Pos
)

	)

8003 
	#RCC_APB2SMENR_TIM17SMEN
 
RCC_APB2SMENR_TIM17SMEN_Msk


	)

8004 
	#RCC_APB2SMENR_SAI1SMEN_Pos
 (21U)

	)

8005 
	#RCC_APB2SMENR_SAI1SMEN_Msk
 (0x1UL << 
RCC_APB2SMENR_SAI1SMEN_Pos
)

	)

8006 
	#RCC_APB2SMENR_SAI1SMEN
 
RCC_APB2SMENR_SAI1SMEN_Msk


	)

8009 
	#RCC_CCIPR_USART1SEL_Pos
 (0U)

	)

8010 
	#RCC_CCIPR_USART1SEL_Msk
 (0x3UL << 
RCC_CCIPR_USART1SEL_Pos
)

	)

8011 
	#RCC_CCIPR_USART1SEL
 
RCC_CCIPR_USART1SEL_Msk


	)

8012 
	#RCC_CCIPR_USART1SEL_0
 (0x1UL << 
RCC_CCIPR_USART1SEL_Pos
)

	)

8013 
	#RCC_CCIPR_USART1SEL_1
 (0x2UL << 
RCC_CCIPR_USART1SEL_Pos
)

	)

8015 
	#RCC_CCIPR_USART2SEL_Pos
 (2U)

	)

8016 
	#RCC_CCIPR_USART2SEL_Msk
 (0x3UL << 
RCC_CCIPR_USART2SEL_Pos
)

	)

8017 
	#RCC_CCIPR_USART2SEL
 
RCC_CCIPR_USART2SEL_Msk


	)

8018 
	#RCC_CCIPR_USART2SEL_0
 (0x1UL << 
RCC_CCIPR_USART2SEL_Pos
)

	)

8019 
	#RCC_CCIPR_USART2SEL_1
 (0x2UL << 
RCC_CCIPR_USART2SEL_Pos
)

	)

8021 
	#RCC_CCIPR_USART3SEL_Pos
 (4U)

	)

8022 
	#RCC_CCIPR_USART3SEL_Msk
 (0x3UL << 
RCC_CCIPR_USART3SEL_Pos
)

	)

8023 
	#RCC_CCIPR_USART3SEL
 
RCC_CCIPR_USART3SEL_Msk


	)

8024 
	#RCC_CCIPR_USART3SEL_0
 (0x1UL << 
RCC_CCIPR_USART3SEL_Pos
)

	)

8025 
	#RCC_CCIPR_USART3SEL_1
 (0x2UL << 
RCC_CCIPR_USART3SEL_Pos
)

	)

8027 
	#RCC_CCIPR_UART4SEL_Pos
 (6U)

	)

8028 
	#RCC_CCIPR_UART4SEL_Msk
 (0x3UL << 
RCC_CCIPR_UART4SEL_Pos
è

	)

8029 
	#RCC_CCIPR_UART4SEL
 
RCC_CCIPR_UART4SEL_Msk


	)

8030 
	#RCC_CCIPR_UART4SEL_0
 (0x1UL << 
RCC_CCIPR_UART4SEL_Pos
è

	)

8031 
	#RCC_CCIPR_UART4SEL_1
 (0x2UL << 
RCC_CCIPR_UART4SEL_Pos
è

	)

8034 
	#RCC_CCIPR_LPUART1SEL_Pos
 (10U)

	)

8035 
	#RCC_CCIPR_LPUART1SEL_Msk
 (0x3UL << 
RCC_CCIPR_LPUART1SEL_Pos
)

	)

8036 
	#RCC_CCIPR_LPUART1SEL
 
RCC_CCIPR_LPUART1SEL_Msk


	)

8037 
	#RCC_CCIPR_LPUART1SEL_0
 (0x1UL << 
RCC_CCIPR_LPUART1SEL_Pos
)

	)

8038 
	#RCC_CCIPR_LPUART1SEL_1
 (0x2UL << 
RCC_CCIPR_LPUART1SEL_Pos
)

	)

8040 
	#RCC_CCIPR_I2C1SEL_Pos
 (12U)

	)

8041 
	#RCC_CCIPR_I2C1SEL_Msk
 (0x3UL << 
RCC_CCIPR_I2C1SEL_Pos
è

	)

8042 
	#RCC_CCIPR_I2C1SEL
 
RCC_CCIPR_I2C1SEL_Msk


	)

8043 
	#RCC_CCIPR_I2C1SEL_0
 (0x1UL << 
RCC_CCIPR_I2C1SEL_Pos
è

	)

8044 
	#RCC_CCIPR_I2C1SEL_1
 (0x2UL << 
RCC_CCIPR_I2C1SEL_Pos
è

	)

8046 
	#RCC_CCIPR_I2C2SEL_Pos
 (14U)

	)

8047 
	#RCC_CCIPR_I2C2SEL_Msk
 (0x3UL << 
RCC_CCIPR_I2C2SEL_Pos
è

	)

8048 
	#RCC_CCIPR_I2C2SEL
 
RCC_CCIPR_I2C2SEL_Msk


	)

8049 
	#RCC_CCIPR_I2C2SEL_0
 (0x1UL << 
RCC_CCIPR_I2C2SEL_Pos
è

	)

8050 
	#RCC_CCIPR_I2C2SEL_1
 (0x2UL << 
RCC_CCIPR_I2C2SEL_Pos
è

	)

8052 
	#RCC_CCIPR_I2C3SEL_Pos
 (16U)

	)

8053 
	#RCC_CCIPR_I2C3SEL_Msk
 (0x3UL << 
RCC_CCIPR_I2C3SEL_Pos
è

	)

8054 
	#RCC_CCIPR_I2C3SEL
 
RCC_CCIPR_I2C3SEL_Msk


	)

8055 
	#RCC_CCIPR_I2C3SEL_0
 (0x1UL << 
RCC_CCIPR_I2C3SEL_Pos
è

	)

8056 
	#RCC_CCIPR_I2C3SEL_1
 (0x2UL << 
RCC_CCIPR_I2C3SEL_Pos
è

	)

8058 
	#RCC_CCIPR_LPTIM1SEL_Pos
 (18U)

	)

8059 
	#RCC_CCIPR_LPTIM1SEL_Msk
 (0x3UL << 
RCC_CCIPR_LPTIM1SEL_Pos
)

	)

8060 
	#RCC_CCIPR_LPTIM1SEL
 
RCC_CCIPR_LPTIM1SEL_Msk


	)

8061 
	#RCC_CCIPR_LPTIM1SEL_0
 (0x1UL << 
RCC_CCIPR_LPTIM1SEL_Pos
)

	)

8062 
	#RCC_CCIPR_LPTIM1SEL_1
 (0x2UL << 
RCC_CCIPR_LPTIM1SEL_Pos
)

	)

8064 
	#RCC_CCIPR_SAI1SEL_Pos
 (20U)

	)

8065 
	#RCC_CCIPR_SAI1SEL_Msk
 (0x3UL << 
RCC_CCIPR_SAI1SEL_Pos
)

	)

8066 
	#RCC_CCIPR_SAI1SEL
 
RCC_CCIPR_SAI1SEL_Msk


	)

8067 
	#RCC_CCIPR_SAI1SEL_0
 (0x1UL << 
RCC_CCIPR_SAI1SEL_Pos
)

	)

8068 
	#RCC_CCIPR_SAI1SEL_1
 (0x2UL << 
RCC_CCIPR_SAI1SEL_Pos
)

	)

8070 
	#RCC_CCIPR_I2S23SEL_Pos
 (22U)

	)

8071 
	#RCC_CCIPR_I2S23SEL_Msk
 (0x3UL << 
RCC_CCIPR_I2S23SEL_Pos
)

	)

8072 
	#RCC_CCIPR_I2S23SEL
 
RCC_CCIPR_I2S23SEL_Msk


	)

8073 
	#RCC_CCIPR_I2S23SEL_0
 (0x1UL << 
RCC_CCIPR_I2S23SEL_Pos
)

	)

8074 
	#RCC_CCIPR_I2S23SEL_1
 (0x2UL << 
RCC_CCIPR_I2S23SEL_Pos
)

	)

8076 
	#RCC_CCIPR_FDCANSEL_Pos
 (24U)

	)

8077 
	#RCC_CCIPR_FDCANSEL_Msk
 (0x3UL << 
RCC_CCIPR_FDCANSEL_Pos
è

	)

8078 
	#RCC_CCIPR_FDCANSEL
 
RCC_CCIPR_FDCANSEL_Msk


	)

8079 
	#RCC_CCIPR_FDCANSEL_0
 (0x1UL << 
RCC_CCIPR_FDCANSEL_Pos
è

	)

8080 
	#RCC_CCIPR_FDCANSEL_1
 (0x2UL << 
RCC_CCIPR_FDCANSEL_Pos
è

	)

8082 
	#RCC_CCIPR_CLK48SEL_Pos
 (26U)

	)

8083 
	#RCC_CCIPR_CLK48SEL_Msk
 (0x3UL << 
RCC_CCIPR_CLK48SEL_Pos
è

	)

8084 
	#RCC_CCIPR_CLK48SEL
 
RCC_CCIPR_CLK48SEL_Msk


	)

8085 
	#RCC_CCIPR_CLK48SEL_0
 (0x1UL << 
RCC_CCIPR_CLK48SEL_Pos
è

	)

8086 
	#RCC_CCIPR_CLK48SEL_1
 (0x2UL << 
RCC_CCIPR_CLK48SEL_Pos
è

	)

8088 
	#RCC_CCIPR_ADC12SEL_Pos
 (28U)

	)

8089 
	#RCC_CCIPR_ADC12SEL_Msk
 (0x3UL << 
RCC_CCIPR_ADC12SEL_Pos
è

	)

8090 
	#RCC_CCIPR_ADC12SEL
 
RCC_CCIPR_ADC12SEL_Msk


	)

8091 
	#RCC_CCIPR_ADC12SEL_0
 (0x1UL << 
RCC_CCIPR_ADC12SEL_Pos
è

	)

8092 
	#RCC_CCIPR_ADC12SEL_1
 (0x2UL << 
RCC_CCIPR_ADC12SEL_Pos
è

	)

8096 
	#RCC_BDCR_LSEON_Pos
 (0U)

	)

8097 
	#RCC_BDCR_LSEON_Msk
 (0x1UL << 
RCC_BDCR_LSEON_Pos
è

	)

8098 
	#RCC_BDCR_LSEON
 
RCC_BDCR_LSEON_Msk


	)

8099 
	#RCC_BDCR_LSERDY_Pos
 (1U)

	)

8100 
	#RCC_BDCR_LSERDY_Msk
 (0x1UL << 
RCC_BDCR_LSERDY_Pos
è

	)

8101 
	#RCC_BDCR_LSERDY
 
RCC_BDCR_LSERDY_Msk


	)

8102 
	#RCC_BDCR_LSEBYP_Pos
 (2U)

	)

8103 
	#RCC_BDCR_LSEBYP_Msk
 (0x1UL << 
RCC_BDCR_LSEBYP_Pos
è

	)

8104 
	#RCC_BDCR_LSEBYP
 
RCC_BDCR_LSEBYP_Msk


	)

8106 
	#RCC_BDCR_LSEDRV_Pos
 (3U)

	)

8107 
	#RCC_BDCR_LSEDRV_Msk
 (0x3UL << 
RCC_BDCR_LSEDRV_Pos
è

	)

8108 
	#RCC_BDCR_LSEDRV
 
RCC_BDCR_LSEDRV_Msk


	)

8109 
	#RCC_BDCR_LSEDRV_0
 (0x1UL << 
RCC_BDCR_LSEDRV_Pos
è

	)

8110 
	#RCC_BDCR_LSEDRV_1
 (0x2UL << 
RCC_BDCR_LSEDRV_Pos
è

	)

8112 
	#RCC_BDCR_LSECSSON_Pos
 (5U)

	)

8113 
	#RCC_BDCR_LSECSSON_Msk
 (0x1UL << 
RCC_BDCR_LSECSSON_Pos
è

	)

8114 
	#RCC_BDCR_LSECSSON
 
RCC_BDCR_LSECSSON_Msk


	)

8115 
	#RCC_BDCR_LSECSSD_Pos
 (6U)

	)

8116 
	#RCC_BDCR_LSECSSD_Msk
 (0x1UL << 
RCC_BDCR_LSECSSD_Pos
è

	)

8117 
	#RCC_BDCR_LSECSSD
 
RCC_BDCR_LSECSSD_Msk


	)

8119 
	#RCC_BDCR_RTCSEL_Pos
 (8U)

	)

8120 
	#RCC_BDCR_RTCSEL_Msk
 (0x3UL << 
RCC_BDCR_RTCSEL_Pos
è

	)

8121 
	#RCC_BDCR_RTCSEL
 
RCC_BDCR_RTCSEL_Msk


	)

8122 
	#RCC_BDCR_RTCSEL_0
 (0x1UL << 
RCC_BDCR_RTCSEL_Pos
è

	)

8123 
	#RCC_BDCR_RTCSEL_1
 (0x2UL << 
RCC_BDCR_RTCSEL_Pos
è

	)

8125 
	#RCC_BDCR_RTCEN_Pos
 (15U)

	)

8126 
	#RCC_BDCR_RTCEN_Msk
 (0x1UL << 
RCC_BDCR_RTCEN_Pos
è

	)

8127 
	#RCC_BDCR_RTCEN
 
RCC_BDCR_RTCEN_Msk


	)

8128 
	#RCC_BDCR_BDRST_Pos
 (16U)

	)

8129 
	#RCC_BDCR_BDRST_Msk
 (0x1UL << 
RCC_BDCR_BDRST_Pos
è

	)

8130 
	#RCC_BDCR_BDRST
 
RCC_BDCR_BDRST_Msk


	)

8131 
	#RCC_BDCR_LSCOEN_Pos
 (24U)

	)

8132 
	#RCC_BDCR_LSCOEN_Msk
 (0x1UL << 
RCC_BDCR_LSCOEN_Pos
è

	)

8133 
	#RCC_BDCR_LSCOEN
 
RCC_BDCR_LSCOEN_Msk


	)

8134 
	#RCC_BDCR_LSCOSEL_Pos
 (25U)

	)

8135 
	#RCC_BDCR_LSCOSEL_Msk
 (0x1UL << 
RCC_BDCR_LSCOSEL_Pos
è

	)

8136 
	#RCC_BDCR_LSCOSEL
 
RCC_BDCR_LSCOSEL_Msk


	)

8139 
	#RCC_CSR_LSION_Pos
 (0U)

	)

8140 
	#RCC_CSR_LSION_Msk
 (0x1UL << 
RCC_CSR_LSION_Pos
è

	)

8141 
	#RCC_CSR_LSION
 
RCC_CSR_LSION_Msk


	)

8142 
	#RCC_CSR_LSIRDY_Pos
 (1U)

	)

8143 
	#RCC_CSR_LSIRDY_Msk
 (0x1UL << 
RCC_CSR_LSIRDY_Pos
è

	)

8144 
	#RCC_CSR_LSIRDY
 
RCC_CSR_LSIRDY_Msk


	)

8146 
	#RCC_CSR_RMVF_Pos
 (23U)

	)

8147 
	#RCC_CSR_RMVF_Msk
 (0x1UL << 
RCC_CSR_RMVF_Pos
è

	)

8148 
	#RCC_CSR_RMVF
 
RCC_CSR_RMVF_Msk


	)

8149 
	#RCC_CSR_OBLRSTF_Pos
 (25U)

	)

8150 
	#RCC_CSR_OBLRSTF_Msk
 (0x1UL << 
RCC_CSR_OBLRSTF_Pos
è

	)

8151 
	#RCC_CSR_OBLRSTF
 
RCC_CSR_OBLRSTF_Msk


	)

8152 
	#RCC_CSR_PINRSTF_Pos
 (26U)

	)

8153 
	#RCC_CSR_PINRSTF_Msk
 (0x1UL << 
RCC_CSR_PINRSTF_Pos
è

	)

8154 
	#RCC_CSR_PINRSTF
 
RCC_CSR_PINRSTF_Msk


	)

8155 
	#RCC_CSR_BORRSTF_Pos
 (27U)

	)

8156 
	#RCC_CSR_BORRSTF_Msk
 (0x1UL << 
RCC_CSR_BORRSTF_Pos
è

	)

8157 
	#RCC_CSR_BORRSTF
 
RCC_CSR_BORRSTF_Msk


	)

8158 
	#RCC_CSR_SFTRSTF_Pos
 (28U)

	)

8159 
	#RCC_CSR_SFTRSTF_Msk
 (0x1UL << 
RCC_CSR_SFTRSTF_Pos
è

	)

8160 
	#RCC_CSR_SFTRSTF
 
RCC_CSR_SFTRSTF_Msk


	)

8161 
	#RCC_CSR_IWDGRSTF_Pos
 (29U)

	)

8162 
	#RCC_CSR_IWDGRSTF_Msk
 (0x1UL << 
RCC_CSR_IWDGRSTF_Pos
è

	)

8163 
	#RCC_CSR_IWDGRSTF
 
RCC_CSR_IWDGRSTF_Msk


	)

8164 
	#RCC_CSR_WWDGRSTF_Pos
 (30U)

	)

8165 
	#RCC_CSR_WWDGRSTF_Msk
 (0x1UL << 
RCC_CSR_WWDGRSTF_Pos
è

	)

8166 
	#RCC_CSR_WWDGRSTF
 
RCC_CSR_WWDGRSTF_Msk


	)

8167 
	#RCC_CSR_LPWRRSTF_Pos
 (31U)

	)

8168 
	#RCC_CSR_LPWRRSTF_Msk
 (0x1UL << 
RCC_CSR_LPWRRSTF_Pos
è

	)

8169 
	#RCC_CSR_LPWRRSTF
 
RCC_CSR_LPWRRSTF_Msk


	)

8172 
	#RCC_CRRCR_HSI48ON_Pos
 (0U)

	)

8173 
	#RCC_CRRCR_HSI48ON_Msk
 (0x1UL << 
RCC_CRRCR_HSI48ON_Pos
è

	)

8174 
	#RCC_CRRCR_HSI48ON
 
RCC_CRRCR_HSI48ON_Msk


	)

8175 
	#RCC_CRRCR_HSI48RDY_Pos
 (1U)

	)

8176 
	#RCC_CRRCR_HSI48RDY_Msk
 (0x1UL << 
RCC_CRRCR_HSI48RDY_Pos
è

	)

8177 
	#RCC_CRRCR_HSI48RDY
 
RCC_CRRCR_HSI48RDY_Msk


	)

8180 
	#RCC_CRRCR_HSI48CAL_Pos
 (7U)

	)

8181 
	#RCC_CRRCR_HSI48CAL_Msk
 (0x1FFUL << 
RCC_CRRCR_HSI48CAL_Pos
)

	)

8182 
	#RCC_CRRCR_HSI48CAL
 
RCC_CRRCR_HSI48CAL_Msk


	)

8183 
	#RCC_CRRCR_HSI48CAL_0
 (0x001UL << 
RCC_CRRCR_HSI48CAL_Pos
)

	)

8184 
	#RCC_CRRCR_HSI48CAL_1
 (0x002UL << 
RCC_CRRCR_HSI48CAL_Pos
)

	)

8185 
	#RCC_CRRCR_HSI48CAL_2
 (0x004UL << 
RCC_CRRCR_HSI48CAL_Pos
)

	)

8186 
	#RCC_CRRCR_HSI48CAL_3
 (0x008UL << 
RCC_CRRCR_HSI48CAL_Pos
)

	)

8187 
	#RCC_CRRCR_HSI48CAL_4
 (0x010UL << 
RCC_CRRCR_HSI48CAL_Pos
)

	)

8188 
	#RCC_CRRCR_HSI48CAL_5
 (0x020UL << 
RCC_CRRCR_HSI48CAL_Pos
)

	)

8189 
	#RCC_CRRCR_HSI48CAL_6
 (0x040UL << 
RCC_CRRCR_HSI48CAL_Pos
)

	)

8190 
	#RCC_CRRCR_HSI48CAL_7
 (0x080UL << 
RCC_CRRCR_HSI48CAL_Pos
)

	)

8191 
	#RCC_CRRCR_HSI48CAL_8
 (0x100UL << 
RCC_CRRCR_HSI48CAL_Pos
)

	)

8202 
	#RNG_CR_RNGEN_Pos
 (2U)

	)

8203 
	#RNG_CR_RNGEN_Msk
 (0x1UL << 
RNG_CR_RNGEN_Pos
è

	)

8204 
	#RNG_CR_RNGEN
 
RNG_CR_RNGEN_Msk


	)

8205 
	#RNG_CR_IE_Pos
 (3U)

	)

8206 
	#RNG_CR_IE_Msk
 (0x1UL << 
RNG_CR_IE_Pos
è

	)

8207 
	#RNG_CR_IE
 
RNG_CR_IE_Msk


	)

8208 
	#RNG_CR_CED_Pos
 (5U)

	)

8209 
	#RNG_CR_CED_Msk
 (0x1UL << 
RNG_CR_IE_Pos
è

	)

8210 
	#RNG_CR_CED
 
RNG_CR_IE_Msk


	)

8213 
	#RNG_SR_DRDY_Pos
 (0U)

	)

8214 
	#RNG_SR_DRDY_Msk
 (0x1UL << 
RNG_SR_DRDY_Pos
è

	)

8215 
	#RNG_SR_DRDY
 
RNG_SR_DRDY_Msk


	)

8216 
	#RNG_SR_CECS_Pos
 (1U)

	)

8217 
	#RNG_SR_CECS_Msk
 (0x1UL << 
RNG_SR_CECS_Pos
è

	)

8218 
	#RNG_SR_CECS
 
RNG_SR_CECS_Msk


	)

8219 
	#RNG_SR_SECS_Pos
 (2U)

	)

8220 
	#RNG_SR_SECS_Msk
 (0x1UL << 
RNG_SR_SECS_Pos
è

	)

8221 
	#RNG_SR_SECS
 
RNG_SR_SECS_Msk


	)

8222 
	#RNG_SR_CEIS_Pos
 (5U)

	)

8223 
	#RNG_SR_CEIS_Msk
 (0x1UL << 
RNG_SR_CEIS_Pos
è

	)

8224 
	#RNG_SR_CEIS
 
RNG_SR_CEIS_Msk


	)

8225 
	#RNG_SR_SEIS_Pos
 (6U)

	)

8226 
	#RNG_SR_SEIS_Msk
 (0x1UL << 
RNG_SR_SEIS_Pos
è

	)

8227 
	#RNG_SR_SEIS
 
RNG_SR_SEIS_Msk


	)

8236 
	#RTC_TR_PM_Pos
 (22U)

	)

8237 
	#RTC_TR_PM_Msk
 (0x1UL << 
RTC_TR_PM_Pos
è

	)

8238 
	#RTC_TR_PM
 
RTC_TR_PM_Msk


	)

8239 
	#RTC_TR_HT_Pos
 (20U)

	)

8240 
	#RTC_TR_HT_Msk
 (0x3UL << 
RTC_TR_HT_Pos
è

	)

8241 
	#RTC_TR_HT
 
RTC_TR_HT_Msk


	)

8242 
	#RTC_TR_HT_0
 (0x1UL << 
RTC_TR_HT_Pos
è

	)

8243 
	#RTC_TR_HT_1
 (0x2UL << 
RTC_TR_HT_Pos
è

	)

8244 
	#RTC_TR_HU_Pos
 (16U)

	)

8245 
	#RTC_TR_HU_Msk
 (0xFUL << 
RTC_TR_HU_Pos
è

	)

8246 
	#RTC_TR_HU
 
RTC_TR_HU_Msk


	)

8247 
	#RTC_TR_HU_0
 (0x1UL << 
RTC_TR_HU_Pos
è

	)

8248 
	#RTC_TR_HU_1
 (0x2UL << 
RTC_TR_HU_Pos
è

	)

8249 
	#RTC_TR_HU_2
 (0x4UL << 
RTC_TR_HU_Pos
è

	)

8250 
	#RTC_TR_HU_3
 (0x8UL << 
RTC_TR_HU_Pos
è

	)

8251 
	#RTC_TR_MNT_Pos
 (12U)

	)

8252 
	#RTC_TR_MNT_Msk
 (0x7UL << 
RTC_TR_MNT_Pos
è

	)

8253 
	#RTC_TR_MNT
 
RTC_TR_MNT_Msk


	)

8254 
	#RTC_TR_MNT_0
 (0x1UL << 
RTC_TR_MNT_Pos
è

	)

8255 
	#RTC_TR_MNT_1
 (0x2UL << 
RTC_TR_MNT_Pos
è

	)

8256 
	#RTC_TR_MNT_2
 (0x4UL << 
RTC_TR_MNT_Pos
è

	)

8257 
	#RTC_TR_MNU_Pos
 (8U)

	)

8258 
	#RTC_TR_MNU_Msk
 (0xFUL << 
RTC_TR_MNU_Pos
è

	)

8259 
	#RTC_TR_MNU
 
RTC_TR_MNU_Msk


	)

8260 
	#RTC_TR_MNU_0
 (0x1UL << 
RTC_TR_MNU_Pos
è

	)

8261 
	#RTC_TR_MNU_1
 (0x2UL << 
RTC_TR_MNU_Pos
è

	)

8262 
	#RTC_TR_MNU_2
 (0x4UL << 
RTC_TR_MNU_Pos
è

	)

8263 
	#RTC_TR_MNU_3
 (0x8UL << 
RTC_TR_MNU_Pos
è

	)

8264 
	#RTC_TR_ST_Pos
 (4U)

	)

8265 
	#RTC_TR_ST_Msk
 (0x7UL << 
RTC_TR_ST_Pos
è

	)

8266 
	#RTC_TR_ST
 
RTC_TR_ST_Msk


	)

8267 
	#RTC_TR_ST_0
 (0x1UL << 
RTC_TR_ST_Pos
è

	)

8268 
	#RTC_TR_ST_1
 (0x2UL << 
RTC_TR_ST_Pos
è

	)

8269 
	#RTC_TR_ST_2
 (0x4UL << 
RTC_TR_ST_Pos
è

	)

8270 
	#RTC_TR_SU_Pos
 (0U)

	)

8271 
	#RTC_TR_SU_Msk
 (0xFUL << 
RTC_TR_SU_Pos
è

	)

8272 
	#RTC_TR_SU
 
RTC_TR_SU_Msk


	)

8273 
	#RTC_TR_SU_0
 (0x1UL << 
RTC_TR_SU_Pos
è

	)

8274 
	#RTC_TR_SU_1
 (0x2UL << 
RTC_TR_SU_Pos
è

	)

8275 
	#RTC_TR_SU_2
 (0x4UL << 
RTC_TR_SU_Pos
è

	)

8276 
	#RTC_TR_SU_3
 (0x8UL << 
RTC_TR_SU_Pos
è

	)

8279 
	#RTC_DR_YT_Pos
 (20U)

	)

8280 
	#RTC_DR_YT_Msk
 (0xFUL << 
RTC_DR_YT_Pos
è

	)

8281 
	#RTC_DR_YT
 
RTC_DR_YT_Msk


	)

8282 
	#RTC_DR_YT_0
 (0x1UL << 
RTC_DR_YT_Pos
è

	)

8283 
	#RTC_DR_YT_1
 (0x2UL << 
RTC_DR_YT_Pos
è

	)

8284 
	#RTC_DR_YT_2
 (0x4UL << 
RTC_DR_YT_Pos
è

	)

8285 
	#RTC_DR_YT_3
 (0x8UL << 
RTC_DR_YT_Pos
è

	)

8286 
	#RTC_DR_YU_Pos
 (16U)

	)

8287 
	#RTC_DR_YU_Msk
 (0xFUL << 
RTC_DR_YU_Pos
è

	)

8288 
	#RTC_DR_YU
 
RTC_DR_YU_Msk


	)

8289 
	#RTC_DR_YU_0
 (0x1UL << 
RTC_DR_YU_Pos
è

	)

8290 
	#RTC_DR_YU_1
 (0x2UL << 
RTC_DR_YU_Pos
è

	)

8291 
	#RTC_DR_YU_2
 (0x4UL << 
RTC_DR_YU_Pos
è

	)

8292 
	#RTC_DR_YU_3
 (0x8UL << 
RTC_DR_YU_Pos
è

	)

8293 
	#RTC_DR_WDU_Pos
 (13U)

	)

8294 
	#RTC_DR_WDU_Msk
 (0x7UL << 
RTC_DR_WDU_Pos
è

	)

8295 
	#RTC_DR_WDU
 
RTC_DR_WDU_Msk


	)

8296 
	#RTC_DR_WDU_0
 (0x1UL << 
RTC_DR_WDU_Pos
è

	)

8297 
	#RTC_DR_WDU_1
 (0x2UL << 
RTC_DR_WDU_Pos
è

	)

8298 
	#RTC_DR_WDU_2
 (0x4UL << 
RTC_DR_WDU_Pos
è

	)

8299 
	#RTC_DR_MT_Pos
 (12U)

	)

8300 
	#RTC_DR_MT_Msk
 (0x1UL << 
RTC_DR_MT_Pos
è

	)

8301 
	#RTC_DR_MT
 
RTC_DR_MT_Msk


	)

8302 
	#RTC_DR_MU_Pos
 (8U)

	)

8303 
	#RTC_DR_MU_Msk
 (0xFUL << 
RTC_DR_MU_Pos
è

	)

8304 
	#RTC_DR_MU
 
RTC_DR_MU_Msk


	)

8305 
	#RTC_DR_MU_0
 (0x1UL << 
RTC_DR_MU_Pos
è

	)

8306 
	#RTC_DR_MU_1
 (0x2UL << 
RTC_DR_MU_Pos
è

	)

8307 
	#RTC_DR_MU_2
 (0x4UL << 
RTC_DR_MU_Pos
è

	)

8308 
	#RTC_DR_MU_3
 (0x8UL << 
RTC_DR_MU_Pos
è

	)

8309 
	#RTC_DR_DT_Pos
 (4U)

	)

8310 
	#RTC_DR_DT_Msk
 (0x3UL << 
RTC_DR_DT_Pos
è

	)

8311 
	#RTC_DR_DT
 
RTC_DR_DT_Msk


	)

8312 
	#RTC_DR_DT_0
 (0x1UL << 
RTC_DR_DT_Pos
è

	)

8313 
	#RTC_DR_DT_1
 (0x2UL << 
RTC_DR_DT_Pos
è

	)

8314 
	#RTC_DR_DU_Pos
 (0U)

	)

8315 
	#RTC_DR_DU_Msk
 (0xFUL << 
RTC_DR_DU_Pos
è

	)

8316 
	#RTC_DR_DU
 
RTC_DR_DU_Msk


	)

8317 
	#RTC_DR_DU_0
 (0x1UL << 
RTC_DR_DU_Pos
è

	)

8318 
	#RTC_DR_DU_1
 (0x2UL << 
RTC_DR_DU_Pos
è

	)

8319 
	#RTC_DR_DU_2
 (0x4UL << 
RTC_DR_DU_Pos
è

	)

8320 
	#RTC_DR_DU_3
 (0x8UL << 
RTC_DR_DU_Pos
è

	)

8323 
	#RTC_SSR_SS_Pos
 (0U)

	)

8324 
	#RTC_SSR_SS_Msk
 (0xFFFFUL << 
RTC_SSR_SS_Pos
è

	)

8325 
	#RTC_SSR_SS
 
RTC_SSR_SS_Msk


	)

8328 
	#RTC_ICSR_RECALPF_Pos
 (16U)

	)

8329 
	#RTC_ICSR_RECALPF_Msk
 (0x1UL << 
RTC_ICSR_RECALPF_Pos
è

	)

8330 
	#RTC_ICSR_RECALPF
 
RTC_ICSR_RECALPF_Msk


	)

8331 
	#RTC_ICSR_INIT_Pos
 (7U)

	)

8332 
	#RTC_ICSR_INIT_Msk
 (0x1UL << 
RTC_ICSR_INIT_Pos
è

	)

8333 
	#RTC_ICSR_INIT
 
RTC_ICSR_INIT_Msk


	)

8334 
	#RTC_ICSR_INITF_Pos
 (6U)

	)

8335 
	#RTC_ICSR_INITF_Msk
 (0x1UL << 
RTC_ICSR_INITF_Pos
è

	)

8336 
	#RTC_ICSR_INITF
 
RTC_ICSR_INITF_Msk


	)

8337 
	#RTC_ICSR_RSF_Pos
 (5U)

	)

8338 
	#RTC_ICSR_RSF_Msk
 (0x1UL << 
RTC_ICSR_RSF_Pos
è

	)

8339 
	#RTC_ICSR_RSF
 
RTC_ICSR_RSF_Msk


	)

8340 
	#RTC_ICSR_INITS_Pos
 (4U)

	)

8341 
	#RTC_ICSR_INITS_Msk
 (0x1UL << 
RTC_ICSR_INITS_Pos
è

	)

8342 
	#RTC_ICSR_INITS
 
RTC_ICSR_INITS_Msk


	)

8343 
	#RTC_ICSR_SHPF_Pos
 (3U)

	)

8344 
	#RTC_ICSR_SHPF_Msk
 (0x1UL << 
RTC_ICSR_SHPF_Pos
è

	)

8345 
	#RTC_ICSR_SHPF
 
RTC_ICSR_SHPF_Msk


	)

8346 
	#RTC_ICSR_WUTWF_Pos
 (2U)

	)

8347 
	#RTC_ICSR_WUTWF_Msk
 (0x1UL << 
RTC_ICSR_WUTWF_Pos
è

	)

8348 
	#RTC_ICSR_WUTWF
 
RTC_ICSR_WUTWF_Msk


	)

8349 
	#RTC_ICSR_ALRBWF_Pos
 (1U)

	)

8350 
	#RTC_ICSR_ALRBWF_Msk
 (0x1UL << 
RTC_ICSR_ALRBWF_Pos
è

	)

8351 
	#RTC_ICSR_ALRBWF
 
RTC_ICSR_ALRBWF_Msk


	)

8352 
	#RTC_ICSR_ALRAWF_Pos
 (0U)

	)

8353 
	#RTC_ICSR_ALRAWF_Msk
 (0x1UL << 
RTC_ICSR_ALRAWF_Pos
è

	)

8354 
	#RTC_ICSR_ALRAWF
 
RTC_ICSR_ALRAWF_Msk


	)

8357 
	#RTC_PRER_PREDIV_A_Pos
 (16U)

	)

8358 
	#RTC_PRER_PREDIV_A_Msk
 (0x7FUL << 
RTC_PRER_PREDIV_A_Pos
è

	)

8359 
	#RTC_PRER_PREDIV_A
 
RTC_PRER_PREDIV_A_Msk


	)

8360 
	#RTC_PRER_PREDIV_S_Pos
 (0U)

	)

8361 
	#RTC_PRER_PREDIV_S_Msk
 (0x7FFFUL << 
RTC_PRER_PREDIV_S_Pos
è

	)

8362 
	#RTC_PRER_PREDIV_S
 
RTC_PRER_PREDIV_S_Msk


	)

8365 
	#RTC_WUTR_WUT_Pos
 (0U)

	)

8366 
	#RTC_WUTR_WUT_Msk
 (0xFFFFUL << 
RTC_WUTR_WUT_Pos
è

	)

8367 
	#RTC_WUTR_WUT
 
RTC_WUTR_WUT_Msk


	)

8370 
	#RTC_CR_OUT2EN_Pos
 (31U)

	)

8371 
	#RTC_CR_OUT2EN_Msk
 (0x1UL << 
RTC_CR_OUT2EN_Pos
è

	)

8372 
	#RTC_CR_OUT2EN
 
RTC_CR_OUT2EN_Msk


	)

8373 
	#RTC_CR_TAMPALRM_TYPE_Pos
 (30U)

	)

8374 
	#RTC_CR_TAMPALRM_TYPE_Msk
 (0x1UL << 
RTC_CR_TAMPALRM_TYPE_Pos
è

	)

8375 
	#RTC_CR_TAMPALRM_TYPE
 
RTC_CR_TAMPALRM_TYPE_Msk


	)

8376 
	#RTC_CR_TAMPALRM_PU_Pos
 (29U)

	)

8377 
	#RTC_CR_TAMPALRM_PU_Msk
 (0x1UL << 
RTC_CR_TAMPALRM_PU_Pos
è

	)

8378 
	#RTC_CR_TAMPALRM_PU
 
RTC_CR_TAMPALRM_PU_Msk


	)

8379 
	#RTC_CR_TAMPOE_Pos
 (26U)

	)

8380 
	#RTC_CR_TAMPOE_Msk
 (0x1UL << 
RTC_CR_TAMPOE_Pos
è

	)

8381 
	#RTC_CR_TAMPOE
 
RTC_CR_TAMPOE_Msk


	)

8382 
	#RTC_CR_TAMPTS_Pos
 (25U)

	)

8383 
	#RTC_CR_TAMPTS_Msk
 (0x1UL << 
RTC_CR_TAMPTS_Pos
è

	)

8384 
	#RTC_CR_TAMPTS
 
RTC_CR_TAMPTS_Msk


	)

8385 
	#RTC_CR_ITSE_Pos
 (24U)

	)

8386 
	#RTC_CR_ITSE_Msk
 (0x1UL << 
RTC_CR_ITSE_Pos
è

	)

8387 
	#RTC_CR_ITSE
 
RTC_CR_ITSE_Msk


	)

8388 
	#RTC_CR_COE_Pos
 (23U)

	)

8389 
	#RTC_CR_COE_Msk
 (0x1UL << 
RTC_CR_COE_Pos
è

	)

8390 
	#RTC_CR_COE
 
RTC_CR_COE_Msk


	)

8391 
	#RTC_CR_OSEL_Pos
 (21U)

	)

8392 
	#RTC_CR_OSEL_Msk
 (0x3UL << 
RTC_CR_OSEL_Pos
è

	)

8393 
	#RTC_CR_OSEL
 
RTC_CR_OSEL_Msk


	)

8394 
	#RTC_CR_OSEL_0
 (0x1UL << 
RTC_CR_OSEL_Pos
è

	)

8395 
	#RTC_CR_OSEL_1
 (0x2UL << 
RTC_CR_OSEL_Pos
è

	)

8396 
	#RTC_CR_POL_Pos
 (20U)

	)

8397 
	#RTC_CR_POL_Msk
 (0x1UL << 
RTC_CR_POL_Pos
è

	)

8398 
	#RTC_CR_POL
 
RTC_CR_POL_Msk


	)

8399 
	#RTC_CR_COSEL_Pos
 (19U)

	)

8400 
	#RTC_CR_COSEL_Msk
 (0x1UL << 
RTC_CR_COSEL_Pos
è

	)

8401 
	#RTC_CR_COSEL
 
RTC_CR_COSEL_Msk


	)

8402 
	#RTC_CR_BKP_Pos
 (18U)

	)

8403 
	#RTC_CR_BKP_Msk
 (0x1UL << 
RTC_CR_BKP_Pos
è

	)

8404 
	#RTC_CR_BKP
 
RTC_CR_BKP_Msk


	)

8405 
	#RTC_CR_SUB1H_Pos
 (17U)

	)

8406 
	#RTC_CR_SUB1H_Msk
 (0x1UL << 
RTC_CR_SUB1H_Pos
è

	)

8407 
	#RTC_CR_SUB1H
 
RTC_CR_SUB1H_Msk


	)

8408 
	#RTC_CR_ADD1H_Pos
 (16U)

	)

8409 
	#RTC_CR_ADD1H_Msk
 (0x1UL << 
RTC_CR_ADD1H_Pos
è

	)

8410 
	#RTC_CR_ADD1H
 
RTC_CR_ADD1H_Msk


	)

8411 
	#RTC_CR_TSIE_Pos
 (15U)

	)

8412 
	#RTC_CR_TSIE_Msk
 (0x1UL << 
RTC_CR_TSIE_Pos
è

	)

8413 
	#RTC_CR_TSIE
 
RTC_CR_TSIE_Msk


	)

8414 
	#RTC_CR_WUTIE_Pos
 (14U)

	)

8415 
	#RTC_CR_WUTIE_Msk
 (0x1UL << 
RTC_CR_WUTIE_Pos
è

	)

8416 
	#RTC_CR_WUTIE
 
RTC_CR_WUTIE_Msk


	)

8417 
	#RTC_CR_ALRBIE_Pos
 (13U)

	)

8418 
	#RTC_CR_ALRBIE_Msk
 (0x1UL << 
RTC_CR_ALRBIE_Pos
è

	)

8419 
	#RTC_CR_ALRBIE
 
RTC_CR_ALRBIE_Msk


	)

8420 
	#RTC_CR_ALRAIE_Pos
 (12U)

	)

8421 
	#RTC_CR_ALRAIE_Msk
 (0x1UL << 
RTC_CR_ALRAIE_Pos
è

	)

8422 
	#RTC_CR_ALRAIE
 
RTC_CR_ALRAIE_Msk


	)

8423 
	#RTC_CR_TSE_Pos
 (11U)

	)

8424 
	#RTC_CR_TSE_Msk
 (0x1UL << 
RTC_CR_TSE_Pos
è

	)

8425 
	#RTC_CR_TSE
 
RTC_CR_TSE_Msk


	)

8426 
	#RTC_CR_WUTE_Pos
 (10U)

	)

8427 
	#RTC_CR_WUTE_Msk
 (0x1UL << 
RTC_CR_WUTE_Pos
è

	)

8428 
	#RTC_CR_WUTE
 
RTC_CR_WUTE_Msk


	)

8429 
	#RTC_CR_ALRBE_Pos
 (9U)

	)

8430 
	#RTC_CR_ALRBE_Msk
 (0x1UL << 
RTC_CR_ALRBE_Pos
è

	)

8431 
	#RTC_CR_ALRBE
 
RTC_CR_ALRBE_Msk


	)

8432 
	#RTC_CR_ALRAE_Pos
 (8U)

	)

8433 
	#RTC_CR_ALRAE_Msk
 (0x1UL << 
RTC_CR_ALRAE_Pos
è

	)

8434 
	#RTC_CR_ALRAE
 
RTC_CR_ALRAE_Msk


	)

8435 
	#RTC_CR_FMT_Pos
 (6U)

	)

8436 
	#RTC_CR_FMT_Msk
 (0x1UL << 
RTC_CR_FMT_Pos
è

	)

8437 
	#RTC_CR_FMT
 
RTC_CR_FMT_Msk


	)

8438 
	#RTC_CR_BYPSHAD_Pos
 (5U)

	)

8439 
	#RTC_CR_BYPSHAD_Msk
 (0x1UL << 
RTC_CR_BYPSHAD_Pos
è

	)

8440 
	#RTC_CR_BYPSHAD
 
RTC_CR_BYPSHAD_Msk


	)

8441 
	#RTC_CR_REFCKON_Pos
 (4U)

	)

8442 
	#RTC_CR_REFCKON_Msk
 (0x1UL << 
RTC_CR_REFCKON_Pos
è

	)

8443 
	#RTC_CR_REFCKON
 
RTC_CR_REFCKON_Msk


	)

8444 
	#RTC_CR_TSEDGE_Pos
 (3U)

	)

8445 
	#RTC_CR_TSEDGE_Msk
 (0x1UL << 
RTC_CR_TSEDGE_Pos
è

	)

8446 
	#RTC_CR_TSEDGE
 
RTC_CR_TSEDGE_Msk


	)

8447 
	#RTC_CR_WUCKSEL_Pos
 (0U)

	)

8448 
	#RTC_CR_WUCKSEL_Msk
 (0x7UL << 
RTC_CR_WUCKSEL_Pos
è

	)

8449 
	#RTC_CR_WUCKSEL
 
RTC_CR_WUCKSEL_Msk


	)

8450 
	#RTC_CR_WUCKSEL_0
 (0x1UL << 
RTC_CR_WUCKSEL_Pos
è

	)

8451 
	#RTC_CR_WUCKSEL_1
 (0x2UL << 
RTC_CR_WUCKSEL_Pos
è

	)

8452 
	#RTC_CR_WUCKSEL_2
 (0x4UL << 
RTC_CR_WUCKSEL_Pos
è

	)

8455 
	#RTC_WPR_KEY_Pos
 (0U)

	)

8456 
	#RTC_WPR_KEY_Msk
 (0xFFUL << 
RTC_WPR_KEY_Pos
è

	)

8457 
	#RTC_WPR_KEY
 
RTC_WPR_KEY_Msk


	)

8460 
	#RTC_CALR_CALP_Pos
 (15U)

	)

8461 
	#RTC_CALR_CALP_Msk
 (0x1UL << 
RTC_CALR_CALP_Pos
è

	)

8462 
	#RTC_CALR_CALP
 
RTC_CALR_CALP_Msk


	)

8463 
	#RTC_CALR_CALW8_Pos
 (14U)

	)

8464 
	#RTC_CALR_CALW8_Msk
 (0x1UL << 
RTC_CALR_CALW8_Pos
è

	)

8465 
	#RTC_CALR_CALW8
 
RTC_CALR_CALW8_Msk


	)

8466 
	#RTC_CALR_CALW16_Pos
 (13U)

	)

8467 
	#RTC_CALR_CALW16_Msk
 (0x1UL << 
RTC_CALR_CALW16_Pos
è

	)

8468 
	#RTC_CALR_CALW16
 
RTC_CALR_CALW16_Msk


	)

8469 
	#RTC_CALR_CALM_Pos
 (0U)

	)

8470 
	#RTC_CALR_CALM_Msk
 (0x1FFUL << 
RTC_CALR_CALM_Pos
è

	)

8471 
	#RTC_CALR_CALM
 
RTC_CALR_CALM_Msk


	)

8472 
	#RTC_CALR_CALM_0
 (0x001UL << 
RTC_CALR_CALM_Pos
è

	)

8473 
	#RTC_CALR_CALM_1
 (0x002UL << 
RTC_CALR_CALM_Pos
è

	)

8474 
	#RTC_CALR_CALM_2
 (0x004UL << 
RTC_CALR_CALM_Pos
è

	)

8475 
	#RTC_CALR_CALM_3
 (0x008UL << 
RTC_CALR_CALM_Pos
è

	)

8476 
	#RTC_CALR_CALM_4
 (0x010UL << 
RTC_CALR_CALM_Pos
è

	)

8477 
	#RTC_CALR_CALM_5
 (0x020UL << 
RTC_CALR_CALM_Pos
è

	)

8478 
	#RTC_CALR_CALM_6
 (0x040UL << 
RTC_CALR_CALM_Pos
è

	)

8479 
	#RTC_CALR_CALM_7
 (0x080UL << 
RTC_CALR_CALM_Pos
è

	)

8480 
	#RTC_CALR_CALM_8
 (0x100UL << 
RTC_CALR_CALM_Pos
è

	)

8483 
	#RTC_SHIFTR_SUBFS_Pos
 (0U)

	)

8484 
	#RTC_SHIFTR_SUBFS_Msk
 (0x7FFFUL << 
RTC_SHIFTR_SUBFS_Pos
è

	)

8485 
	#RTC_SHIFTR_SUBFS
 
RTC_SHIFTR_SUBFS_Msk


	)

8486 
	#RTC_SHIFTR_ADD1S_Pos
 (31U)

	)

8487 
	#RTC_SHIFTR_ADD1S_Msk
 (0x1UL << 
RTC_SHIFTR_ADD1S_Pos
è

	)

8488 
	#RTC_SHIFTR_ADD1S
 
RTC_SHIFTR_ADD1S_Msk


	)

8491 
	#RTC_TSTR_PM_Pos
 (22U)

	)

8492 
	#RTC_TSTR_PM_Msk
 (0x1UL << 
RTC_TSTR_PM_Pos
è

	)

8493 
	#RTC_TSTR_PM
 
RTC_TSTR_PM_Msk


	)

8494 
	#RTC_TSTR_HT_Pos
 (20U)

	)

8495 
	#RTC_TSTR_HT_Msk
 (0x3UL << 
RTC_TSTR_HT_Pos
è

	)

8496 
	#RTC_TSTR_HT
 
RTC_TSTR_HT_Msk


	)

8497 
	#RTC_TSTR_HT_0
 (0x1UL << 
RTC_TSTR_HT_Pos
è

	)

8498 
	#RTC_TSTR_HT_1
 (0x2UL << 
RTC_TSTR_HT_Pos
è

	)

8499 
	#RTC_TSTR_HU_Pos
 (16U)

	)

8500 
	#RTC_TSTR_HU_Msk
 (0xFUL << 
RTC_TSTR_HU_Pos
è

	)

8501 
	#RTC_TSTR_HU
 
RTC_TSTR_HU_Msk


	)

8502 
	#RTC_TSTR_HU_0
 (0x1UL << 
RTC_TSTR_HU_Pos
è

	)

8503 
	#RTC_TSTR_HU_1
 (0x2UL << 
RTC_TSTR_HU_Pos
è

	)

8504 
	#RTC_TSTR_HU_2
 (0x4UL << 
RTC_TSTR_HU_Pos
è

	)

8505 
	#RTC_TSTR_HU_3
 (0x8UL << 
RTC_TSTR_HU_Pos
è

	)

8506 
	#RTC_TSTR_MNT_Pos
 (12U)

	)

8507 
	#RTC_TSTR_MNT_Msk
 (0x7UL << 
RTC_TSTR_MNT_Pos
è

	)

8508 
	#RTC_TSTR_MNT
 
RTC_TSTR_MNT_Msk


	)

8509 
	#RTC_TSTR_MNT_0
 (0x1UL << 
RTC_TSTR_MNT_Pos
è

	)

8510 
	#RTC_TSTR_MNT_1
 (0x2UL << 
RTC_TSTR_MNT_Pos
è

	)

8511 
	#RTC_TSTR_MNT_2
 (0x4UL << 
RTC_TSTR_MNT_Pos
è

	)

8512 
	#RTC_TSTR_MNU_Pos
 (8U)

	)

8513 
	#RTC_TSTR_MNU_Msk
 (0xFUL << 
RTC_TSTR_MNU_Pos
è

	)

8514 
	#RTC_TSTR_MNU
 
RTC_TSTR_MNU_Msk


	)

8515 
	#RTC_TSTR_MNU_0
 (0x1UL << 
RTC_TSTR_MNU_Pos
è

	)

8516 
	#RTC_TSTR_MNU_1
 (0x2UL << 
RTC_TSTR_MNU_Pos
è

	)

8517 
	#RTC_TSTR_MNU_2
 (0x4UL << 
RTC_TSTR_MNU_Pos
è

	)

8518 
	#RTC_TSTR_MNU_3
 (0x8UL << 
RTC_TSTR_MNU_Pos
è

	)

8519 
	#RTC_TSTR_ST_Pos
 (4U)

	)

8520 
	#RTC_TSTR_ST_Msk
 (0x7UL << 
RTC_TSTR_ST_Pos
è

	)

8521 
	#RTC_TSTR_ST
 
RTC_TSTR_ST_Msk


	)

8522 
	#RTC_TSTR_ST_0
 (0x1UL << 
RTC_TSTR_ST_Pos
è

	)

8523 
	#RTC_TSTR_ST_1
 (0x2UL << 
RTC_TSTR_ST_Pos
è

	)

8524 
	#RTC_TSTR_ST_2
 (0x4UL << 
RTC_TSTR_ST_Pos
è

	)

8525 
	#RTC_TSTR_SU_Pos
 (0U)

	)

8526 
	#RTC_TSTR_SU_Msk
 (0xFUL << 
RTC_TSTR_SU_Pos
è

	)

8527 
	#RTC_TSTR_SU
 
RTC_TSTR_SU_Msk


	)

8528 
	#RTC_TSTR_SU_0
 (0x1UL << 
RTC_TSTR_SU_Pos
è

	)

8529 
	#RTC_TSTR_SU_1
 (0x2UL << 
RTC_TSTR_SU_Pos
è

	)

8530 
	#RTC_TSTR_SU_2
 (0x4UL << 
RTC_TSTR_SU_Pos
è

	)

8531 
	#RTC_TSTR_SU_3
 (0x8UL << 
RTC_TSTR_SU_Pos
è

	)

8534 
	#RTC_TSDR_WDU_Pos
 (13U)

	)

8535 
	#RTC_TSDR_WDU_Msk
 (0x7UL << 
RTC_TSDR_WDU_Pos
è

	)

8536 
	#RTC_TSDR_WDU
 
RTC_TSDR_WDU_Msk


	)

8537 
	#RTC_TSDR_WDU_0
 (0x1UL << 
RTC_TSDR_WDU_Pos
è

	)

8538 
	#RTC_TSDR_WDU_1
 (0x2UL << 
RTC_TSDR_WDU_Pos
è

	)

8539 
	#RTC_TSDR_WDU_2
 (0x4UL << 
RTC_TSDR_WDU_Pos
è

	)

8540 
	#RTC_TSDR_MT_Pos
 (12U)

	)

8541 
	#RTC_TSDR_MT_Msk
 (0x1UL << 
RTC_TSDR_MT_Pos
è

	)

8542 
	#RTC_TSDR_MT
 
RTC_TSDR_MT_Msk


	)

8543 
	#RTC_TSDR_MU_Pos
 (8U)

	)

8544 
	#RTC_TSDR_MU_Msk
 (0xFUL << 
RTC_TSDR_MU_Pos
è

	)

8545 
	#RTC_TSDR_MU
 
RTC_TSDR_MU_Msk


	)

8546 
	#RTC_TSDR_MU_0
 (0x1UL << 
RTC_TSDR_MU_Pos
è

	)

8547 
	#RTC_TSDR_MU_1
 (0x2UL << 
RTC_TSDR_MU_Pos
è

	)

8548 
	#RTC_TSDR_MU_2
 (0x4UL << 
RTC_TSDR_MU_Pos
è

	)

8549 
	#RTC_TSDR_MU_3
 (0x8UL << 
RTC_TSDR_MU_Pos
è

	)

8550 
	#RTC_TSDR_DT_Pos
 (4U)

	)

8551 
	#RTC_TSDR_DT_Msk
 (0x3UL << 
RTC_TSDR_DT_Pos
è

	)

8552 
	#RTC_TSDR_DT
 
RTC_TSDR_DT_Msk


	)

8553 
	#RTC_TSDR_DT_0
 (0x1UL << 
RTC_TSDR_DT_Pos
è

	)

8554 
	#RTC_TSDR_DT_1
 (0x2UL << 
RTC_TSDR_DT_Pos
è

	)

8555 
	#RTC_TSDR_DU_Pos
 (0U)

	)

8556 
	#RTC_TSDR_DU_Msk
 (0xFUL << 
RTC_TSDR_DU_Pos
è

	)

8557 
	#RTC_TSDR_DU
 
RTC_TSDR_DU_Msk


	)

8558 
	#RTC_TSDR_DU_0
 (0x1UL << 
RTC_TSDR_DU_Pos
è

	)

8559 
	#RTC_TSDR_DU_1
 (0x2UL << 
RTC_TSDR_DU_Pos
è

	)

8560 
	#RTC_TSDR_DU_2
 (0x4UL << 
RTC_TSDR_DU_Pos
è

	)

8561 
	#RTC_TSDR_DU_3
 (0x8UL << 
RTC_TSDR_DU_Pos
è

	)

8564 
	#RTC_TSSSR_SS_Pos
 (0U)

	)

8565 
	#RTC_TSSSR_SS_Msk
 (0xFFFFUL << 
RTC_TSSSR_SS_Pos
è

	)

8566 
	#RTC_TSSSR_SS
 
RTC_TSSSR_SS_Msk


	)

8569 
	#RTC_ALRMAR_MSK4_Pos
 (31U)

	)

8570 
	#RTC_ALRMAR_MSK4_Msk
 (0x1UL << 
RTC_ALRMAR_MSK4_Pos
è

	)

8571 
	#RTC_ALRMAR_MSK4
 
RTC_ALRMAR_MSK4_Msk


	)

8572 
	#RTC_ALRMAR_WDSEL_Pos
 (30U)

	)

8573 
	#RTC_ALRMAR_WDSEL_Msk
 (0x1UL << 
RTC_ALRMAR_WDSEL_Pos
è

	)

8574 
	#RTC_ALRMAR_WDSEL
 
RTC_ALRMAR_WDSEL_Msk


	)

8575 
	#RTC_ALRMAR_DT_Pos
 (28U)

	)

8576 
	#RTC_ALRMAR_DT_Msk
 (0x3UL << 
RTC_ALRMAR_DT_Pos
è

	)

8577 
	#RTC_ALRMAR_DT
 
RTC_ALRMAR_DT_Msk


	)

8578 
	#RTC_ALRMAR_DT_0
 (0x1UL << 
RTC_ALRMAR_DT_Pos
è

	)

8579 
	#RTC_ALRMAR_DT_1
 (0x2UL << 
RTC_ALRMAR_DT_Pos
è

	)

8580 
	#RTC_ALRMAR_DU_Pos
 (24U)

	)

8581 
	#RTC_ALRMAR_DU_Msk
 (0xFUL << 
RTC_ALRMAR_DU_Pos
è

	)

8582 
	#RTC_ALRMAR_DU
 
RTC_ALRMAR_DU_Msk


	)

8583 
	#RTC_ALRMAR_DU_0
 (0x1UL << 
RTC_ALRMAR_DU_Pos
è

	)

8584 
	#RTC_ALRMAR_DU_1
 (0x2UL << 
RTC_ALRMAR_DU_Pos
è

	)

8585 
	#RTC_ALRMAR_DU_2
 (0x4UL << 
RTC_ALRMAR_DU_Pos
è

	)

8586 
	#RTC_ALRMAR_DU_3
 (0x8UL << 
RTC_ALRMAR_DU_Pos
è

	)

8587 
	#RTC_ALRMAR_MSK3_Pos
 (23U)

	)

8588 
	#RTC_ALRMAR_MSK3_Msk
 (0x1UL << 
RTC_ALRMAR_MSK3_Pos
è

	)

8589 
	#RTC_ALRMAR_MSK3
 
RTC_ALRMAR_MSK3_Msk


	)

8590 
	#RTC_ALRMAR_PM_Pos
 (22U)

	)

8591 
	#RTC_ALRMAR_PM_Msk
 (0x1UL << 
RTC_ALRMAR_PM_Pos
è

	)

8592 
	#RTC_ALRMAR_PM
 
RTC_ALRMAR_PM_Msk


	)

8593 
	#RTC_ALRMAR_HT_Pos
 (20U)

	)

8594 
	#RTC_ALRMAR_HT_Msk
 (0x3UL << 
RTC_ALRMAR_HT_Pos
è

	)

8595 
	#RTC_ALRMAR_HT
 
RTC_ALRMAR_HT_Msk


	)

8596 
	#RTC_ALRMAR_HT_0
 (0x1UL << 
RTC_ALRMAR_HT_Pos
è

	)

8597 
	#RTC_ALRMAR_HT_1
 (0x2UL << 
RTC_ALRMAR_HT_Pos
è

	)

8598 
	#RTC_ALRMAR_HU_Pos
 (16U)

	)

8599 
	#RTC_ALRMAR_HU_Msk
 (0xFUL << 
RTC_ALRMAR_HU_Pos
è

	)

8600 
	#RTC_ALRMAR_HU
 
RTC_ALRMAR_HU_Msk


	)

8601 
	#RTC_ALRMAR_HU_0
 (0x1UL << 
RTC_ALRMAR_HU_Pos
è

	)

8602 
	#RTC_ALRMAR_HU_1
 (0x2UL << 
RTC_ALRMAR_HU_Pos
è

	)

8603 
	#RTC_ALRMAR_HU_2
 (0x4UL << 
RTC_ALRMAR_HU_Pos
è

	)

8604 
	#RTC_ALRMAR_HU_3
 (0x8UL << 
RTC_ALRMAR_HU_Pos
è

	)

8605 
	#RTC_ALRMAR_MSK2_Pos
 (15U)

	)

8606 
	#RTC_ALRMAR_MSK2_Msk
 (0x1UL << 
RTC_ALRMAR_MSK2_Pos
è

	)

8607 
	#RTC_ALRMAR_MSK2
 
RTC_ALRMAR_MSK2_Msk


	)

8608 
	#RTC_ALRMAR_MNT_Pos
 (12U)

	)

8609 
	#RTC_ALRMAR_MNT_Msk
 (0x7UL << 
RTC_ALRMAR_MNT_Pos
è

	)

8610 
	#RTC_ALRMAR_MNT
 
RTC_ALRMAR_MNT_Msk


	)

8611 
	#RTC_ALRMAR_MNT_0
 (0x1UL << 
RTC_ALRMAR_MNT_Pos
è

	)

8612 
	#RTC_ALRMAR_MNT_1
 (0x2UL << 
RTC_ALRMAR_MNT_Pos
è

	)

8613 
	#RTC_ALRMAR_MNT_2
 (0x4UL << 
RTC_ALRMAR_MNT_Pos
è

	)

8614 
	#RTC_ALRMAR_MNU_Pos
 (8U)

	)

8615 
	#RTC_ALRMAR_MNU_Msk
 (0xFUL << 
RTC_ALRMAR_MNU_Pos
è

	)

8616 
	#RTC_ALRMAR_MNU
 
RTC_ALRMAR_MNU_Msk


	)

8617 
	#RTC_ALRMAR_MNU_0
 (0x1UL << 
RTC_ALRMAR_MNU_Pos
è

	)

8618 
	#RTC_ALRMAR_MNU_1
 (0x2UL << 
RTC_ALRMAR_MNU_Pos
è

	)

8619 
	#RTC_ALRMAR_MNU_2
 (0x4UL << 
RTC_ALRMAR_MNU_Pos
è

	)

8620 
	#RTC_ALRMAR_MNU_3
 (0x8UL << 
RTC_ALRMAR_MNU_Pos
è

	)

8621 
	#RTC_ALRMAR_MSK1_Pos
 (7U)

	)

8622 
	#RTC_ALRMAR_MSK1_Msk
 (0x1UL << 
RTC_ALRMAR_MSK1_Pos
è

	)

8623 
	#RTC_ALRMAR_MSK1
 
RTC_ALRMAR_MSK1_Msk


	)

8624 
	#RTC_ALRMAR_ST_Pos
 (4U)

	)

8625 
	#RTC_ALRMAR_ST_Msk
 (0x7UL << 
RTC_ALRMAR_ST_Pos
è

	)

8626 
	#RTC_ALRMAR_ST
 
RTC_ALRMAR_ST_Msk


	)

8627 
	#RTC_ALRMAR_ST_0
 (0x1UL << 
RTC_ALRMAR_ST_Pos
è

	)

8628 
	#RTC_ALRMAR_ST_1
 (0x2UL << 
RTC_ALRMAR_ST_Pos
è

	)

8629 
	#RTC_ALRMAR_ST_2
 (0x4UL << 
RTC_ALRMAR_ST_Pos
è

	)

8630 
	#RTC_ALRMAR_SU_Pos
 (0U)

	)

8631 
	#RTC_ALRMAR_SU_Msk
 (0xFUL << 
RTC_ALRMAR_SU_Pos
è

	)

8632 
	#RTC_ALRMAR_SU
 
RTC_ALRMAR_SU_Msk


	)

8633 
	#RTC_ALRMAR_SU_0
 (0x1UL << 
RTC_ALRMAR_SU_Pos
è

	)

8634 
	#RTC_ALRMAR_SU_1
 (0x2UL << 
RTC_ALRMAR_SU_Pos
è

	)

8635 
	#RTC_ALRMAR_SU_2
 (0x4UL << 
RTC_ALRMAR_SU_Pos
è

	)

8636 
	#RTC_ALRMAR_SU_3
 (0x8UL << 
RTC_ALRMAR_SU_Pos
è

	)

8639 
	#RTC_ALRMASSR_MASKSS_Pos
 (24U)

	)

8640 
	#RTC_ALRMASSR_MASKSS_Msk
 (0xFUL << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

8641 
	#RTC_ALRMASSR_MASKSS
 
RTC_ALRMASSR_MASKSS_Msk


	)

8642 
	#RTC_ALRMASSR_MASKSS_0
 (0x1UL << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

8643 
	#RTC_ALRMASSR_MASKSS_1
 (0x2UL << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

8644 
	#RTC_ALRMASSR_MASKSS_2
 (0x4UL << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

8645 
	#RTC_ALRMASSR_MASKSS_3
 (0x8UL << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

8646 
	#RTC_ALRMASSR_SS_Pos
 (0U)

	)

8647 
	#RTC_ALRMASSR_SS_Msk
 (0x7FFFUL << 
RTC_ALRMASSR_SS_Pos
è

	)

8648 
	#RTC_ALRMASSR_SS
 
RTC_ALRMASSR_SS_Msk


	)

8651 
	#RTC_ALRMBR_MSK4_Pos
 (31U)

	)

8652 
	#RTC_ALRMBR_MSK4_Msk
 (0x1UL << 
RTC_ALRMBR_MSK4_Pos
è

	)

8653 
	#RTC_ALRMBR_MSK4
 
RTC_ALRMBR_MSK4_Msk


	)

8654 
	#RTC_ALRMBR_WDSEL_Pos
 (30U)

	)

8655 
	#RTC_ALRMBR_WDSEL_Msk
 (0x1UL << 
RTC_ALRMBR_WDSEL_Pos
è

	)

8656 
	#RTC_ALRMBR_WDSEL
 
RTC_ALRMBR_WDSEL_Msk


	)

8657 
	#RTC_ALRMBR_DT_Pos
 (28U)

	)

8658 
	#RTC_ALRMBR_DT_Msk
 (0x3UL << 
RTC_ALRMBR_DT_Pos
è

	)

8659 
	#RTC_ALRMBR_DT
 
RTC_ALRMBR_DT_Msk


	)

8660 
	#RTC_ALRMBR_DT_0
 (0x1UL << 
RTC_ALRMBR_DT_Pos
è

	)

8661 
	#RTC_ALRMBR_DT_1
 (0x2UL << 
RTC_ALRMBR_DT_Pos
è

	)

8662 
	#RTC_ALRMBR_DU_Pos
 (24U)

	)

8663 
	#RTC_ALRMBR_DU_Msk
 (0xFUL << 
RTC_ALRMBR_DU_Pos
è

	)

8664 
	#RTC_ALRMBR_DU
 
RTC_ALRMBR_DU_Msk


	)

8665 
	#RTC_ALRMBR_DU_0
 (0x1UL << 
RTC_ALRMBR_DU_Pos
è

	)

8666 
	#RTC_ALRMBR_DU_1
 (0x2UL << 
RTC_ALRMBR_DU_Pos
è

	)

8667 
	#RTC_ALRMBR_DU_2
 (0x4UL << 
RTC_ALRMBR_DU_Pos
è

	)

8668 
	#RTC_ALRMBR_DU_3
 (0x8UL << 
RTC_ALRMBR_DU_Pos
è

	)

8669 
	#RTC_ALRMBR_MSK3_Pos
 (23U)

	)

8670 
	#RTC_ALRMBR_MSK3_Msk
 (0x1UL << 
RTC_ALRMBR_MSK3_Pos
è

	)

8671 
	#RTC_ALRMBR_MSK3
 
RTC_ALRMBR_MSK3_Msk


	)

8672 
	#RTC_ALRMBR_PM_Pos
 (22U)

	)

8673 
	#RTC_ALRMBR_PM_Msk
 (0x1UL << 
RTC_ALRMBR_PM_Pos
è

	)

8674 
	#RTC_ALRMBR_PM
 
RTC_ALRMBR_PM_Msk


	)

8675 
	#RTC_ALRMBR_HT_Pos
 (20U)

	)

8676 
	#RTC_ALRMBR_HT_Msk
 (0x3UL << 
RTC_ALRMBR_HT_Pos
è

	)

8677 
	#RTC_ALRMBR_HT
 
RTC_ALRMBR_HT_Msk


	)

8678 
	#RTC_ALRMBR_HT_0
 (0x1UL << 
RTC_ALRMBR_HT_Pos
è

	)

8679 
	#RTC_ALRMBR_HT_1
 (0x2UL << 
RTC_ALRMBR_HT_Pos
è

	)

8680 
	#RTC_ALRMBR_HU_Pos
 (16U)

	)

8681 
	#RTC_ALRMBR_HU_Msk
 (0xFUL << 
RTC_ALRMBR_HU_Pos
è

	)

8682 
	#RTC_ALRMBR_HU
 
RTC_ALRMBR_HU_Msk


	)

8683 
	#RTC_ALRMBR_HU_0
 (0x1UL << 
RTC_ALRMBR_HU_Pos
è

	)

8684 
	#RTC_ALRMBR_HU_1
 (0x2UL << 
RTC_ALRMBR_HU_Pos
è

	)

8685 
	#RTC_ALRMBR_HU_2
 (0x4UL << 
RTC_ALRMBR_HU_Pos
è

	)

8686 
	#RTC_ALRMBR_HU_3
 (0x8UL << 
RTC_ALRMBR_HU_Pos
è

	)

8687 
	#RTC_ALRMBR_MSK2_Pos
 (15U)

	)

8688 
	#RTC_ALRMBR_MSK2_Msk
 (0x1UL << 
RTC_ALRMBR_MSK2_Pos
è

	)

8689 
	#RTC_ALRMBR_MSK2
 
RTC_ALRMBR_MSK2_Msk


	)

8690 
	#RTC_ALRMBR_MNT_Pos
 (12U)

	)

8691 
	#RTC_ALRMBR_MNT_Msk
 (0x7UL << 
RTC_ALRMBR_MNT_Pos
è

	)

8692 
	#RTC_ALRMBR_MNT
 
RTC_ALRMBR_MNT_Msk


	)

8693 
	#RTC_ALRMBR_MNT_0
 (0x1UL << 
RTC_ALRMBR_MNT_Pos
è

	)

8694 
	#RTC_ALRMBR_MNT_1
 (0x2UL << 
RTC_ALRMBR_MNT_Pos
è

	)

8695 
	#RTC_ALRMBR_MNT_2
 (0x4UL << 
RTC_ALRMBR_MNT_Pos
è

	)

8696 
	#RTC_ALRMBR_MNU_Pos
 (8U)

	)

8697 
	#RTC_ALRMBR_MNU_Msk
 (0xFUL << 
RTC_ALRMBR_MNU_Pos
è

	)

8698 
	#RTC_ALRMBR_MNU
 
RTC_ALRMBR_MNU_Msk


	)

8699 
	#RTC_ALRMBR_MNU_0
 (0x1UL << 
RTC_ALRMBR_MNU_Pos
è

	)

8700 
	#RTC_ALRMBR_MNU_1
 (0x2UL << 
RTC_ALRMBR_MNU_Pos
è

	)

8701 
	#RTC_ALRMBR_MNU_2
 (0x4UL << 
RTC_ALRMBR_MNU_Pos
è

	)

8702 
	#RTC_ALRMBR_MNU_3
 (0x8UL << 
RTC_ALRMBR_MNU_Pos
è

	)

8703 
	#RTC_ALRMBR_MSK1_Pos
 (7U)

	)

8704 
	#RTC_ALRMBR_MSK1_Msk
 (0x1UL << 
RTC_ALRMBR_MSK1_Pos
è

	)

8705 
	#RTC_ALRMBR_MSK1
 
RTC_ALRMBR_MSK1_Msk


	)

8706 
	#RTC_ALRMBR_ST_Pos
 (4U)

	)

8707 
	#RTC_ALRMBR_ST_Msk
 (0x7UL << 
RTC_ALRMBR_ST_Pos
è

	)

8708 
	#RTC_ALRMBR_ST
 
RTC_ALRMBR_ST_Msk


	)

8709 
	#RTC_ALRMBR_ST_0
 (0x1UL << 
RTC_ALRMBR_ST_Pos
è

	)

8710 
	#RTC_ALRMBR_ST_1
 (0x2UL << 
RTC_ALRMBR_ST_Pos
è

	)

8711 
	#RTC_ALRMBR_ST_2
 (0x4UL << 
RTC_ALRMBR_ST_Pos
è

	)

8712 
	#RTC_ALRMBR_SU_Pos
 (0U)

	)

8713 
	#RTC_ALRMBR_SU_Msk
 (0xFUL << 
RTC_ALRMBR_SU_Pos
è

	)

8714 
	#RTC_ALRMBR_SU
 
RTC_ALRMBR_SU_Msk


	)

8715 
	#RTC_ALRMBR_SU_0
 (0x1UL << 
RTC_ALRMBR_SU_Pos
è

	)

8716 
	#RTC_ALRMBR_SU_1
 (0x2UL << 
RTC_ALRMBR_SU_Pos
è

	)

8717 
	#RTC_ALRMBR_SU_2
 (0x4UL << 
RTC_ALRMBR_SU_Pos
è

	)

8718 
	#RTC_ALRMBR_SU_3
 (0x8UL << 
RTC_ALRMBR_SU_Pos
è

	)

8721 
	#RTC_ALRMBSSR_MASKSS_Pos
 (24U)

	)

8722 
	#RTC_ALRMBSSR_MASKSS_Msk
 (0xFUL << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

8723 
	#RTC_ALRMBSSR_MASKSS
 
RTC_ALRMBSSR_MASKSS_Msk


	)

8724 
	#RTC_ALRMBSSR_MASKSS_0
 (0x1UL << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

8725 
	#RTC_ALRMBSSR_MASKSS_1
 (0x2UL << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

8726 
	#RTC_ALRMBSSR_MASKSS_2
 (0x4UL << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

8727 
	#RTC_ALRMBSSR_MASKSS_3
 (0x8UL << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

8728 
	#RTC_ALRMBSSR_SS_Pos
 (0U)

	)

8729 
	#RTC_ALRMBSSR_SS_Msk
 (0x7FFFUL << 
RTC_ALRMBSSR_SS_Pos
è

	)

8730 
	#RTC_ALRMBSSR_SS
 
RTC_ALRMBSSR_SS_Msk


	)

8733 
	#RTC_SR_ITSF_Pos
 (5U)

	)

8734 
	#RTC_SR_ITSF_Msk
 (0x1UL << 
RTC_SR_ITSF_Pos
è

	)

8735 
	#RTC_SR_ITSF
 
RTC_SR_ITSF_Msk


	)

8736 
	#RTC_SR_TSOVF_Pos
 (4U)

	)

8737 
	#RTC_SR_TSOVF_Msk
 (0x1UL << 
RTC_SR_TSOVF_Pos
è

	)

8738 
	#RTC_SR_TSOVF
 
RTC_SR_TSOVF_Msk


	)

8739 
	#RTC_SR_TSF_Pos
 (3U)

	)

8740 
	#RTC_SR_TSF_Msk
 (0x1UL << 
RTC_SR_TSF_Pos
è

	)

8741 
	#RTC_SR_TSF
 
RTC_SR_TSF_Msk


	)

8742 
	#RTC_SR_WUTF_Pos
 (2U)

	)

8743 
	#RTC_SR_WUTF_Msk
 (0x1UL << 
RTC_SR_WUTF_Pos
è

	)

8744 
	#RTC_SR_WUTF
 
RTC_SR_WUTF_Msk


	)

8745 
	#RTC_SR_ALRBF_Pos
 (1U)

	)

8746 
	#RTC_SR_ALRBF_Msk
 (0x1UL << 
RTC_SR_ALRBF_Pos
è

	)

8747 
	#RTC_SR_ALRBF
 
RTC_SR_ALRBF_Msk


	)

8748 
	#RTC_SR_ALRAF_Pos
 (0U)

	)

8749 
	#RTC_SR_ALRAF_Msk
 (0x1UL << 
RTC_SR_ALRAF_Pos
è

	)

8750 
	#RTC_SR_ALRAF
 
RTC_SR_ALRAF_Msk


	)

8753 
	#RTC_MISR_ITSMF_Pos
 (5U)

	)

8754 
	#RTC_MISR_ITSMF_Msk
 (0x1UL << 
RTC_MISR_ITSMF_Pos
è

	)

8755 
	#RTC_MISR_ITSMF
 
RTC_MISR_ITSMF_Msk


	)

8756 
	#RTC_MISR_TSOVMF_Pos
 (4U)

	)

8757 
	#RTC_MISR_TSOVMF_Msk
 (0x1UL << 
RTC_MISR_TSOVMF_Pos
è

	)

8758 
	#RTC_MISR_TSOVMF
 
RTC_MISR_TSOVMF_Msk


	)

8759 
	#RTC_MISR_TSMF_Pos
 (3U)

	)

8760 
	#RTC_MISR_TSMF_Msk
 (0x1UL << 
RTC_MISR_TSMF_Pos
è

	)

8761 
	#RTC_MISR_TSMF
 
RTC_MISR_TSMF_Msk


	)

8762 
	#RTC_MISR_WUTMF_Pos
 (2U)

	)

8763 
	#RTC_MISR_WUTMF_Msk
 (0x1UL << 
RTC_MISR_WUTMF_Pos
è

	)

8764 
	#RTC_MISR_WUTMF
 
RTC_MISR_WUTMF_Msk


	)

8765 
	#RTC_MISR_ALRBMF_Pos
 (1U)

	)

8766 
	#RTC_MISR_ALRBMF_Msk
 (0x1UL << 
RTC_MISR_ALRBMF_Pos
è

	)

8767 
	#RTC_MISR_ALRBMF
 
RTC_MISR_ALRBMF_Msk


	)

8768 
	#RTC_MISR_ALRAMF_Pos
 (0U)

	)

8769 
	#RTC_MISR_ALRAMF_Msk
 (0x1UL << 
RTC_MISR_ALRAMF_Pos
è

	)

8770 
	#RTC_MISR_ALRAMF
 
RTC_MISR_ALRAMF_Msk


	)

8773 
	#RTC_SCR_CITSF_Pos
 (5U)

	)

8774 
	#RTC_SCR_CITSF_Msk
 (0x1UL << 
RTC_SCR_CITSF_Pos
è

	)

8775 
	#RTC_SCR_CITSF
 
RTC_SCR_CITSF_Msk


	)

8776 
	#RTC_SCR_CTSOVF_Pos
 (4U)

	)

8777 
	#RTC_SCR_CTSOVF_Msk
 (0x1UL << 
RTC_SCR_CTSOVF_Pos
è

	)

8778 
	#RTC_SCR_CTSOVF
 
RTC_SCR_CTSOVF_Msk


	)

8779 
	#RTC_SCR_CTSF_Pos
 (3U)

	)

8780 
	#RTC_SCR_CTSF_Msk
 (0x1UL << 
RTC_SCR_CTSF_Pos
è

	)

8781 
	#RTC_SCR_CTSF
 
RTC_SCR_CTSF_Msk


	)

8782 
	#RTC_SCR_CWUTF_Pos
 (2U)

	)

8783 
	#RTC_SCR_CWUTF_Msk
 (0x1UL << 
RTC_SCR_CWUTF_Pos
è

	)

8784 
	#RTC_SCR_CWUTF
 
RTC_SCR_CWUTF_Msk


	)

8785 
	#RTC_SCR_CALRBF_Pos
 (1U)

	)

8786 
	#RTC_SCR_CALRBF_Msk
 (0x1UL << 
RTC_SCR_CALRBF_Pos
è

	)

8787 
	#RTC_SCR_CALRBF
 
RTC_SCR_CALRBF_Msk


	)

8788 
	#RTC_SCR_CALRAF_Pos
 (0U)

	)

8789 
	#RTC_SCR_CALRAF_Msk
 (0x1UL << 
RTC_SCR_CALRAF_Pos
è

	)

8790 
	#RTC_SCR_CALRAF
 
RTC_SCR_CALRAF_Msk


	)

8798 
	#TAMP_CR1_TAMP1E_Pos
 (0U)

	)

8799 
	#TAMP_CR1_TAMP1E_Msk
 (0x1UL << 
TAMP_CR1_TAMP1E_Pos
è

	)

8800 
	#TAMP_CR1_TAMP1E
 
TAMP_CR1_TAMP1E_Msk


	)

8801 
	#TAMP_CR1_TAMP2E_Pos
 (1U)

	)

8802 
	#TAMP_CR1_TAMP2E_Msk
 (0x1UL << 
TAMP_CR1_TAMP2E_Pos
è

	)

8803 
	#TAMP_CR1_TAMP2E
 
TAMP_CR1_TAMP2E_Msk


	)

8804 
	#TAMP_CR1_TAMP3E_Pos
 (2U)

	)

8805 
	#TAMP_CR1_TAMP3E_Msk
 (0x1UL << 
TAMP_CR1_TAMP3E_Pos
è

	)

8806 
	#TAMP_CR1_TAMP3E
 
TAMP_CR1_TAMP3E_Msk


	)

8807 
	#TAMP_CR1_ITAMP3E_Pos
 (18U)

	)

8808 
	#TAMP_CR1_ITAMP3E_Msk
 (0x1UL << 
TAMP_CR1_ITAMP3E_Pos
è

	)

8809 
	#TAMP_CR1_ITAMP3E
 
TAMP_CR1_ITAMP3E_Msk


	)

8810 
	#TAMP_CR1_ITAMP4E_Pos
 (19U)

	)

8811 
	#TAMP_CR1_ITAMP4E_Msk
 (0x1UL << 
TAMP_CR1_ITAMP4E_Pos
è

	)

8812 
	#TAMP_CR1_ITAMP4E
 
TAMP_CR1_ITAMP4E_Msk


	)

8813 
	#TAMP_CR1_ITAMP5E_Pos
 (20U)

	)

8814 
	#TAMP_CR1_ITAMP5E_Msk
 (0x1UL << 
TAMP_CR1_ITAMP5E_Pos
è

	)

8815 
	#TAMP_CR1_ITAMP5E
 
TAMP_CR1_ITAMP5E_Msk


	)

8816 
	#TAMP_CR1_ITAMP6E_Pos
 (21U)

	)

8817 
	#TAMP_CR1_ITAMP6E_Msk
 (0x1UL << 
TAMP_CR1_ITAMP6E_Pos
è

	)

8818 
	#TAMP_CR1_ITAMP6E
 
TAMP_CR1_ITAMP6E_Msk


	)

8821 
	#TAMP_CR2_TAMP1NOERASE_Pos
 (0U)

	)

8822 
	#TAMP_CR2_TAMP1NOERASE_Msk
 (0x1UL << 
TAMP_CR2_TAMP1NOERASE_Pos
è

	)

8823 
	#TAMP_CR2_TAMP1NOERASE
 
TAMP_CR2_TAMP1NOERASE_Msk


	)

8824 
	#TAMP_CR2_TAMP2NOERASE_Pos
 (1U)

	)

8825 
	#TAMP_CR2_TAMP2NOERASE_Msk
 (0x1UL << 
TAMP_CR2_TAMP2NOERASE_Pos
è

	)

8826 
	#TAMP_CR2_TAMP2NOERASE
 
TAMP_CR2_TAMP2NOERASE_Msk


	)

8827 
	#TAMP_CR2_TAMP3NOERASE_Pos
 (2U)

	)

8828 
	#TAMP_CR2_TAMP3NOERASE_Msk
 (0x1UL << 
TAMP_CR2_TAMP3NOERASE_Pos
è

	)

8829 
	#TAMP_CR2_TAMP3NOERASE
 
TAMP_CR2_TAMP3NOERASE_Msk


	)

8830 
	#TAMP_CR2_TAMP1MF_Pos
 (16U)

	)

8831 
	#TAMP_CR2_TAMP1MF_Msk
 (0x1UL << 
TAMP_CR2_TAMP1MF_Pos
è

	)

8832 
	#TAMP_CR2_TAMP1MF
 
TAMP_CR2_TAMP1MF_Msk


	)

8833 
	#TAMP_CR2_TAMP2MF_Pos
 (17U)

	)

8834 
	#TAMP_CR2_TAMP2MF_Msk
 (0x1UL << 
TAMP_CR2_TAMP2MF_Pos
è

	)

8835 
	#TAMP_CR2_TAMP2MF
 
TAMP_CR2_TAMP2MF_Msk


	)

8836 
	#TAMP_CR2_TAMP3MF_Pos
 (18U)

	)

8837 
	#TAMP_CR2_TAMP3MF_Msk
 (0x1UL << 
TAMP_CR2_TAMP3MF_Pos
è

	)

8838 
	#TAMP_CR2_TAMP3MF
 
TAMP_CR2_TAMP3MF_Msk


	)

8839 
	#TAMP_CR2_TAMP1TRG_Pos
 (24U)

	)

8840 
	#TAMP_CR2_TAMP1TRG_Msk
 (0x1UL << 
TAMP_CR2_TAMP1TRG_Pos
è

	)

8841 
	#TAMP_CR2_TAMP1TRG
 
TAMP_CR2_TAMP1TRG_Msk


	)

8842 
	#TAMP_CR2_TAMP2TRG_Pos
 (25U)

	)

8843 
	#TAMP_CR2_TAMP2TRG_Msk
 (0x1UL << 
TAMP_CR2_TAMP2TRG_Pos
è

	)

8844 
	#TAMP_CR2_TAMP2TRG
 
TAMP_CR2_TAMP2TRG_Msk


	)

8845 
	#TAMP_CR2_TAMP3TRG_Pos
 (26U)

	)

8846 
	#TAMP_CR2_TAMP3TRG_Msk
 (0x1UL << 
TAMP_CR2_TAMP3TRG_Pos
è

	)

8847 
	#TAMP_CR2_TAMP3TRG
 
TAMP_CR2_TAMP3TRG_Msk


	)

8850 
	#TAMP_FLTCR_TAMPFREQ_0
 ((
ušt32_t
)0x00000001)

	)

8851 
	#TAMP_FLTCR_TAMPFREQ_1
 ((
ušt32_t
)0x00000002)

	)

8852 
	#TAMP_FLTCR_TAMPFREQ_2
 ((
ušt32_t
)0x00000004)

	)

8853 
	#TAMP_FLTCR_TAMPFREQ_Pos
 (0U)

	)

8854 
	#TAMP_FLTCR_TAMPFREQ_Msk
 (0x7UL << 
TAMP_FLTCR_TAMPFREQ_Pos
è

	)

8855 
	#TAMP_FLTCR_TAMPFREQ
 
TAMP_FLTCR_TAMPFREQ_Msk


	)

8856 
	#TAMP_FLTCR_TAMPFLT_0
 ((
ušt32_t
)0x00000008)

	)

8857 
	#TAMP_FLTCR_TAMPFLT_1
 ((
ušt32_t
)0x00000010)

	)

8858 
	#TAMP_FLTCR_TAMPFLT_Pos
 (3U)

	)

8859 
	#TAMP_FLTCR_TAMPFLT_Msk
 (0x3UL << 
TAMP_FLTCR_TAMPFLT_Pos
è

	)

8860 
	#TAMP_FLTCR_TAMPFLT
 
TAMP_FLTCR_TAMPFLT_Msk


	)

8861 
	#TAMP_FLTCR_TAMPPRCH_0
 ((
ušt32_t
)0x00000020)

	)

8862 
	#TAMP_FLTCR_TAMPPRCH_1
 ((
ušt32_t
)0x00000040)

	)

8863 
	#TAMP_FLTCR_TAMPPRCH_Pos
 (5U)

	)

8864 
	#TAMP_FLTCR_TAMPPRCH_Msk
 (0x3UL << 
TAMP_FLTCR_TAMPPRCH_Pos
è

	)

8865 
	#TAMP_FLTCR_TAMPPRCH
 
TAMP_FLTCR_TAMPPRCH_Msk


	)

8866 
	#TAMP_FLTCR_TAMPPUDIS_Pos
 (7U)

	)

8867 
	#TAMP_FLTCR_TAMPPUDIS_Msk
 (0x1UL << 
TAMP_FLTCR_TAMPPUDIS_Pos
è

	)

8868 
	#TAMP_FLTCR_TAMPPUDIS
 
TAMP_FLTCR_TAMPPUDIS_Msk


	)

8871 
	#TAMP_IER_TAMP1IE_Pos
 (0U)

	)

8872 
	#TAMP_IER_TAMP1IE_Msk
 (0x1UL << 
TAMP_IER_TAMP1IE_Pos
è

	)

8873 
	#TAMP_IER_TAMP1IE
 
TAMP_IER_TAMP1IE_Msk


	)

8874 
	#TAMP_IER_TAMP2IE_Pos
 (1U)

	)

8875 
	#TAMP_IER_TAMP2IE_Msk
 (0x1UL << 
TAMP_IER_TAMP2IE_Pos
è

	)

8876 
	#TAMP_IER_TAMP2IE
 
TAMP_IER_TAMP2IE_Msk


	)

8877 
	#TAMP_IER_TAMP3IE_Pos
 (2U)

	)

8878 
	#TAMP_IER_TAMP3IE_Msk
 (0x1UL << 
TAMP_IER_TAMP3IE_Pos
è

	)

8879 
	#TAMP_IER_TAMP3IE
 
TAMP_IER_TAMP3IE_Msk


	)

8880 
	#TAMP_IER_ITAMP3IE_Pos
 (18U)

	)

8881 
	#TAMP_IER_ITAMP3IE_Msk
 (0x1UL << 
TAMP_IER_ITAMP3IE_Pos
è

	)

8882 
	#TAMP_IER_ITAMP3IE
 
TAMP_IER_ITAMP3IE_Msk


	)

8883 
	#TAMP_IER_ITAMP4IE_Pos
 (19U)

	)

8884 
	#TAMP_IER_ITAMP4IE_Msk
 (0x1UL << 
TAMP_IER_ITAMP4IE_Pos
è

	)

8885 
	#TAMP_IER_ITAMP4IE
 
TAMP_IER_ITAMP4IE_Msk


	)

8886 
	#TAMP_IER_ITAMP5IE_Pos
 (20U)

	)

8887 
	#TAMP_IER_ITAMP5IE_Msk
 (0x1UL << 
TAMP_IER_ITAMP5IE_Pos
è

	)

8888 
	#TAMP_IER_ITAMP5IE
 
TAMP_IER_ITAMP5IE_Msk


	)

8889 
	#TAMP_IER_ITAMP6IE_Pos
 (21U)

	)

8890 
	#TAMP_IER_ITAMP6IE_Msk
 (0x1UL << 
TAMP_IER_ITAMP6IE_Pos
è

	)

8891 
	#TAMP_IER_ITAMP6IE
 
TAMP_IER_ITAMP6IE_Msk


	)

8894 
	#TAMP_SR_TAMP1F_Pos
 (0U)

	)

8895 
	#TAMP_SR_TAMP1F_Msk
 (0x1UL << 
TAMP_SR_TAMP1F_Pos
è

	)

8896 
	#TAMP_SR_TAMP1F
 
TAMP_SR_TAMP1F_Msk


	)

8897 
	#TAMP_SR_TAMP2F_Pos
 (1U)

	)

8898 
	#TAMP_SR_TAMP2F_Msk
 (0x1UL << 
TAMP_SR_TAMP2F_Pos
è

	)

8899 
	#TAMP_SR_TAMP2F
 
TAMP_SR_TAMP2F_Msk


	)

8900 
	#TAMP_SR_TAMP3F_Pos
 (2U)

	)

8901 
	#TAMP_SR_TAMP3F_Msk
 (0x1UL << 
TAMP_SR_TAMP3F_Pos
è

	)

8902 
	#TAMP_SR_TAMP3F
 
TAMP_SR_TAMP3F_Msk


	)

8903 
	#TAMP_SR_ITAMP3F_Pos
 (18U)

	)

8904 
	#TAMP_SR_ITAMP3F_Msk
 (0x1UL << 
TAMP_SR_ITAMP3F_Pos
è

	)

8905 
	#TAMP_SR_ITAMP3F
 
TAMP_SR_ITAMP3F_Msk


	)

8906 
	#TAMP_SR_ITAMP4F_Pos
 (19U)

	)

8907 
	#TAMP_SR_ITAMP4F_Msk
 (0x1UL << 
TAMP_SR_ITAMP4F_Pos
è

	)

8908 
	#TAMP_SR_ITAMP4F
 
TAMP_SR_ITAMP4F_Msk


	)

8909 
	#TAMP_SR_ITAMP5F_Pos
 (20U)

	)

8910 
	#TAMP_SR_ITAMP5F_Msk
 (0x1UL << 
TAMP_SR_ITAMP5F_Pos
è

	)

8911 
	#TAMP_SR_ITAMP5F
 
TAMP_SR_ITAMP5F_Msk


	)

8912 
	#TAMP_SR_ITAMP6F_Pos
 (21U)

	)

8913 
	#TAMP_SR_ITAMP6F_Msk
 (0x1UL << 
TAMP_SR_ITAMP6F_Pos
è

	)

8914 
	#TAMP_SR_ITAMP6F
 
TAMP_SR_ITAMP6F_Msk


	)

8917 
	#TAMP_MISR_TAMP1MF_Pos
 (0U)

	)

8918 
	#TAMP_MISR_TAMP1MF_Msk
 (0x1UL << 
TAMP_MISR_TAMP1MF_Pos
è

	)

8919 
	#TAMP_MISR_TAMP1MF
 
TAMP_MISR_TAMP1MF_Msk


	)

8920 
	#TAMP_MISR_TAMP2MF_Pos
 (1U)

	)

8921 
	#TAMP_MISR_TAMP2MF_Msk
 (0x1UL << 
TAMP_MISR_TAMP2MF_Pos
è

	)

8922 
	#TAMP_MISR_TAMP2MF
 
TAMP_MISR_TAMP2MF_Msk


	)

8923 
	#TAMP_MISR_TAMP3MF_Pos
 (2U)

	)

8924 
	#TAMP_MISR_TAMP3MF_Msk
 (0x1UL << 
TAMP_MISR_TAMP3MF_Pos
è

	)

8925 
	#TAMP_MISR_TAMP3MF
 
TAMP_MISR_TAMP3MF_Msk


	)

8926 
	#TAMP_MISR_ITAMP3MF_Pos
 (18U)

	)

8927 
	#TAMP_MISR_ITAMP3MF_Msk
 (0x1UL << 
TAMP_MISR_ITAMP3MF_Pos
è

	)

8928 
	#TAMP_MISR_ITAMP3MF
 
TAMP_MISR_ITAMP3MF_Msk


	)

8929 
	#TAMP_MISR_ITAMP4MF_Pos
 (19U)

	)

8930 
	#TAMP_MISR_ITAMP4MF_Msk
 (0x1UL << 
TAMP_MISR_ITAMP4MF_Pos
è

	)

8931 
	#TAMP_MISR_ITAMP4MF
 
TAMP_MISR_ITAMP4MF_Msk


	)

8932 
	#TAMP_MISR_ITAMP5MF_Pos
 (20U)

	)

8933 
	#TAMP_MISR_ITAMP5MF_Msk
 (0x1UL << 
TAMP_MISR_ITAMP5MF_Pos
è

	)

8934 
	#TAMP_MISR_ITAMP5MF
 
TAMP_MISR_ITAMP5MF_Msk


	)

8935 
	#TAMP_MISR_ITAMP6MF_Pos
 (21U)

	)

8936 
	#TAMP_MISR_ITAMP6MF_Msk
 (0x1UL << 
TAMP_MISR_ITAMP6MF_Pos
è

	)

8937 
	#TAMP_MISR_ITAMP6MF
 
TAMP_MISR_ITAMP6MF_Msk


	)

8940 
	#TAMP_SCR_CTAMP1F_Pos
 (0U)

	)

8941 
	#TAMP_SCR_CTAMP1F_Msk
 (0x1UL << 
TAMP_SCR_CTAMP1F_Pos
è

	)

8942 
	#TAMP_SCR_CTAMP1F
 
TAMP_SCR_CTAMP1F_Msk


	)

8943 
	#TAMP_SCR_CTAMP2F_Pos
 (1U)

	)

8944 
	#TAMP_SCR_CTAMP2F_Msk
 (0x1UL << 
TAMP_SCR_CTAMP2F_Pos
è

	)

8945 
	#TAMP_SCR_CTAMP2F
 
TAMP_SCR_CTAMP2F_Msk


	)

8946 
	#TAMP_SCR_CTAMP3F_Pos
 (2U)

	)

8947 
	#TAMP_SCR_CTAMP3F_Msk
 (0x1UL << 
TAMP_SCR_CTAMP3F_Pos
è

	)

8948 
	#TAMP_SCR_CTAMP3F
 
TAMP_SCR_CTAMP3F_Msk


	)

8949 
	#TAMP_SCR_CITAMP3F_Pos
 (18U)

	)

8950 
	#TAMP_SCR_CITAMP3F_Msk
 (0x1UL << 
TAMP_SCR_CITAMP3F_Pos
è

	)

8951 
	#TAMP_SCR_CITAMP3F
 
TAMP_SCR_CITAMP3F_Msk


	)

8952 
	#TAMP_SCR_CITAMP4F_Pos
 (19U)

	)

8953 
	#TAMP_SCR_CITAMP4F_Msk
 (0x1UL << 
TAMP_SCR_CITAMP4F_Pos
è

	)

8954 
	#TAMP_SCR_CITAMP4F
 
TAMP_SCR_CITAMP4F_Msk


	)

8955 
	#TAMP_SCR_CITAMP5F_Pos
 (20U)

	)

8956 
	#TAMP_SCR_CITAMP5F_Msk
 (0x1UL << 
TAMP_SCR_CITAMP5F_Pos
è

	)

8957 
	#TAMP_SCR_CITAMP5F
 
TAMP_SCR_CITAMP5F_Msk


	)

8958 
	#TAMP_SCR_CITAMP6F_Pos
 (21U)

	)

8959 
	#TAMP_SCR_CITAMP6F_Msk
 (0x1UL << 
TAMP_SCR_CITAMP6F_Pos
è

	)

8960 
	#TAMP_SCR_CITAMP6F
 
TAMP_SCR_CITAMP6F_Msk


	)

8963 
	#TAMP_BKP0R_Pos
 (0U)

	)

8964 
	#TAMP_BKP0R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP0R_Pos
è

	)

8965 
	#TAMP_BKP0R
 
TAMP_BKP0R_Msk


	)

8968 
	#TAMP_BKP1R_Pos
 (0U)

	)

8969 
	#TAMP_BKP1R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP1R_Pos
è

	)

8970 
	#TAMP_BKP1R
 
TAMP_BKP1R_Msk


	)

8973 
	#TAMP_BKP2R_Pos
 (0U)

	)

8974 
	#TAMP_BKP2R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP2R_Pos
è

	)

8975 
	#TAMP_BKP2R
 
TAMP_BKP2R_Msk


	)

8978 
	#TAMP_BKP3R_Pos
 (0U)

	)

8979 
	#TAMP_BKP3R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP3R_Pos
è

	)

8980 
	#TAMP_BKP3R
 
TAMP_BKP3R_Msk


	)

8983 
	#TAMP_BKP4R_Pos
 (0U)

	)

8984 
	#TAMP_BKP4R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP4R_Pos
è

	)

8985 
	#TAMP_BKP4R
 
TAMP_BKP4R_Msk


	)

8988 
	#TAMP_BKP5R_Pos
 (0U)

	)

8989 
	#TAMP_BKP5R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP5R_Pos
è

	)

8990 
	#TAMP_BKP5R
 
TAMP_BKP5R_Msk


	)

8993 
	#TAMP_BKP6R_Pos
 (0U)

	)

8994 
	#TAMP_BKP6R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP6R_Pos
è

	)

8995 
	#TAMP_BKP6R
 
TAMP_BKP6R_Msk


	)

8998 
	#TAMP_BKP7R_Pos
 (0U)

	)

8999 
	#TAMP_BKP7R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP7R_Pos
è

	)

9000 
	#TAMP_BKP7R
 
TAMP_BKP7R_Msk


	)

9003 
	#TAMP_BKP8R_Pos
 (0U)

	)

9004 
	#TAMP_BKP8R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP8R_Pos
è

	)

9005 
	#TAMP_BKP8R
 
TAMP_BKP8R_Msk


	)

9008 
	#TAMP_BKP9R_Pos
 (0U)

	)

9009 
	#TAMP_BKP9R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP9R_Pos
è

	)

9010 
	#TAMP_BKP9R
 
TAMP_BKP9R_Msk


	)

9013 
	#TAMP_BKP10R_Pos
 (0U)

	)

9014 
	#TAMP_BKP10R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP10R_Pos
è

	)

9015 
	#TAMP_BKP10R
 
TAMP_BKP10R_Msk


	)

9018 
	#TAMP_BKP11R_Pos
 (0U)

	)

9019 
	#TAMP_BKP11R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP11R_Pos
è

	)

9020 
	#TAMP_BKP11R
 
TAMP_BKP11R_Msk


	)

9023 
	#TAMP_BKP12R_Pos
 (0U)

	)

9024 
	#TAMP_BKP12R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP12R_Pos
è

	)

9025 
	#TAMP_BKP12R
 
TAMP_BKP12R_Msk


	)

9028 
	#TAMP_BKP13R_Pos
 (0U)

	)

9029 
	#TAMP_BKP13R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP13R_Pos
è

	)

9030 
	#TAMP_BKP13R
 
TAMP_BKP13R_Msk


	)

9033 
	#TAMP_BKP14R_Pos
 (0U)

	)

9034 
	#TAMP_BKP14R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP14R_Pos
è

	)

9035 
	#TAMP_BKP14R
 
TAMP_BKP14R_Msk


	)

9038 
	#TAMP_BKP15R_Pos
 (0U)

	)

9039 
	#TAMP_BKP15R_Msk
 (0xFFFFFFFFUL << 
TAMP_BKP15R_Pos
è

	)

9040 
	#TAMP_BKP15R
 
TAMP_BKP15R_Msk


	)

9049 
	#SAI_GCR_SYNCIN_Pos
 (0U)

	)

9050 
	#SAI_GCR_SYNCIN_Msk
 (0x3UL << 
SAI_GCR_SYNCIN_Pos
è

	)

9051 
	#SAI_GCR_SYNCIN
 
SAI_GCR_SYNCIN_Msk


	)

9052 
	#SAI_GCR_SYNCIN_0
 (0x1UL << 
SAI_GCR_SYNCIN_Pos
è

	)

9053 
	#SAI_GCR_SYNCIN_1
 (0x2UL << 
SAI_GCR_SYNCIN_Pos
è

	)

9055 
	#SAI_GCR_SYNCOUT_Pos
 (4U)

	)

9056 
	#SAI_GCR_SYNCOUT_Msk
 (0x3UL << 
SAI_GCR_SYNCOUT_Pos
è

	)

9057 
	#SAI_GCR_SYNCOUT
 
SAI_GCR_SYNCOUT_Msk


	)

9058 
	#SAI_GCR_SYNCOUT_0
 (0x1UL << 
SAI_GCR_SYNCOUT_Pos
è

	)

9059 
	#SAI_GCR_SYNCOUT_1
 (0x2UL << 
SAI_GCR_SYNCOUT_Pos
è

	)

9062 
	#SAI_xCR1_MODE_Pos
 (0U)

	)

9063 
	#SAI_xCR1_MODE_Msk
 (0x3UL << 
SAI_xCR1_MODE_Pos
è

	)

9064 
	#SAI_xCR1_MODE
 
SAI_xCR1_MODE_Msk


	)

9065 
	#SAI_xCR1_MODE_0
 (0x1UL << 
SAI_xCR1_MODE_Pos
è

	)

9066 
	#SAI_xCR1_MODE_1
 (0x2UL << 
SAI_xCR1_MODE_Pos
è

	)

9068 
	#SAI_xCR1_PRTCFG_Pos
 (2U)

	)

9069 
	#SAI_xCR1_PRTCFG_Msk
 (0x3UL << 
SAI_xCR1_PRTCFG_Pos
è

	)

9070 
	#SAI_xCR1_PRTCFG
 
SAI_xCR1_PRTCFG_Msk


	)

9071 
	#SAI_xCR1_PRTCFG_0
 (0x1UL << 
SAI_xCR1_PRTCFG_Pos
è

	)

9072 
	#SAI_xCR1_PRTCFG_1
 (0x2UL << 
SAI_xCR1_PRTCFG_Pos
è

	)

9074 
	#SAI_xCR1_DS_Pos
 (5U)

	)

9075 
	#SAI_xCR1_DS_Msk
 (0x7UL << 
SAI_xCR1_DS_Pos
è

	)

9076 
	#SAI_xCR1_DS
 
SAI_xCR1_DS_Msk


	)

9077 
	#SAI_xCR1_DS_0
 (0x1UL << 
SAI_xCR1_DS_Pos
è

	)

9078 
	#SAI_xCR1_DS_1
 (0x2UL << 
SAI_xCR1_DS_Pos
è

	)

9079 
	#SAI_xCR1_DS_2
 (0x4UL << 
SAI_xCR1_DS_Pos
è

	)

9081 
	#SAI_xCR1_LSBFIRST_Pos
 (8U)

	)

9082 
	#SAI_xCR1_LSBFIRST_Msk
 (0x1UL << 
SAI_xCR1_LSBFIRST_Pos
è

	)

9083 
	#SAI_xCR1_LSBFIRST
 
SAI_xCR1_LSBFIRST_Msk


	)

9084 
	#SAI_xCR1_CKSTR_Pos
 (9U)

	)

9085 
	#SAI_xCR1_CKSTR_Msk
 (0x1UL << 
SAI_xCR1_CKSTR_Pos
è

	)

9086 
	#SAI_xCR1_CKSTR
 
SAI_xCR1_CKSTR_Msk


	)

9088 
	#SAI_xCR1_SYNCEN_Pos
 (10U)

	)

9089 
	#SAI_xCR1_SYNCEN_Msk
 (0x3UL << 
SAI_xCR1_SYNCEN_Pos
è

	)

9090 
	#SAI_xCR1_SYNCEN
 
SAI_xCR1_SYNCEN_Msk


	)

9091 
	#SAI_xCR1_SYNCEN_0
 (0x1UL << 
SAI_xCR1_SYNCEN_Pos
è

	)

9092 
	#SAI_xCR1_SYNCEN_1
 (0x2UL << 
SAI_xCR1_SYNCEN_Pos
è

	)

9094 
	#SAI_xCR1_MONO_Pos
 (12U)

	)

9095 
	#SAI_xCR1_MONO_Msk
 (0x1UL << 
SAI_xCR1_MONO_Pos
è

	)

9096 
	#SAI_xCR1_MONO
 
SAI_xCR1_MONO_Msk


	)

9097 
	#SAI_xCR1_OUTDRIV_Pos
 (13U)

	)

9098 
	#SAI_xCR1_OUTDRIV_Msk
 (0x1UL << 
SAI_xCR1_OUTDRIV_Pos
è

	)

9099 
	#SAI_xCR1_OUTDRIV
 
SAI_xCR1_OUTDRIV_Msk


	)

9100 
	#SAI_xCR1_SAIEN_Pos
 (16U)

	)

9101 
	#SAI_xCR1_SAIEN_Msk
 (0x1UL << 
SAI_xCR1_SAIEN_Pos
è

	)

9102 
	#SAI_xCR1_SAIEN
 
SAI_xCR1_SAIEN_Msk


	)

9103 
	#SAI_xCR1_DMAEN_Pos
 (17U)

	)

9104 
	#SAI_xCR1_DMAEN_Msk
 (0x1UL << 
SAI_xCR1_DMAEN_Pos
è

	)

9105 
	#SAI_xCR1_DMAEN
 
SAI_xCR1_DMAEN_Msk


	)

9106 
	#SAI_xCR1_NODIV_Pos
 (19U)

	)

9107 
	#SAI_xCR1_NODIV_Msk
 (0x1UL << 
SAI_xCR1_NODIV_Pos
è

	)

9108 
	#SAI_xCR1_NODIV
 
SAI_xCR1_NODIV_Msk


	)

9110 
	#SAI_xCR1_MCKDIV_Pos
 (20U)

	)

9111 
	#SAI_xCR1_MCKDIV_Msk
 (0x3FUL << 
SAI_xCR1_MCKDIV_Pos
è

	)

9112 
	#SAI_xCR1_MCKDIV
 
SAI_xCR1_MCKDIV_Msk


	)

9113 
	#SAI_xCR1_MCKDIV_0
 (0x00100000Uè

	)

9114 
	#SAI_xCR1_MCKDIV_1
 (0x00200000Uè

	)

9115 
	#SAI_xCR1_MCKDIV_2
 (0x00400000Uè

	)

9116 
	#SAI_xCR1_MCKDIV_3
 (0x00800000Uè

	)

9117 
	#SAI_xCR1_MCKDIV_4
 (0x01000000Uè

	)

9118 
	#SAI_xCR1_MCKDIV_5
 (0x02000000Uè

	)

9120 
	#SAI_xCR1_OSR_Pos
 (26U)

	)

9121 
	#SAI_xCR1_OSR_Msk
 (0x1UL << 
SAI_xCR1_OSR_Pos
è

	)

9122 
	#SAI_xCR1_OSR
 
SAI_xCR1_OSR_Msk


	)

9124 
	#SAI_xCR1_MCKEN_Pos
 (27U)

	)

9125 
	#SAI_xCR1_MCKEN_Msk
 (0x1UL << 
SAI_xCR1_MCKEN_Pos
è

	)

9126 
	#SAI_xCR1_MCKEN
 
SAI_xCR1_MCKEN_Msk


	)

9129 
	#SAI_xCR2_FTH_Pos
 (0U)

	)

9130 
	#SAI_xCR2_FTH_Msk
 (0x7UL << 
SAI_xCR2_FTH_Pos
è

	)

9131 
	#SAI_xCR2_FTH
 
SAI_xCR2_FTH_Msk


	)

9132 
	#SAI_xCR2_FTH_0
 (0x1UL << 
SAI_xCR2_FTH_Pos
è

	)

9133 
	#SAI_xCR2_FTH_1
 (0x2UL << 
SAI_xCR2_FTH_Pos
è

	)

9134 
	#SAI_xCR2_FTH_2
 (0x4UL << 
SAI_xCR2_FTH_Pos
è

	)

9136 
	#SAI_xCR2_FFLUSH_Pos
 (3U)

	)

9137 
	#SAI_xCR2_FFLUSH_Msk
 (0x1UL << 
SAI_xCR2_FFLUSH_Pos
è

	)

9138 
	#SAI_xCR2_FFLUSH
 
SAI_xCR2_FFLUSH_Msk


	)

9139 
	#SAI_xCR2_TRIS_Pos
 (4U)

	)

9140 
	#SAI_xCR2_TRIS_Msk
 (0x1UL << 
SAI_xCR2_TRIS_Pos
è

	)

9141 
	#SAI_xCR2_TRIS
 
SAI_xCR2_TRIS_Msk


	)

9142 
	#SAI_xCR2_MUTE_Pos
 (5U)

	)

9143 
	#SAI_xCR2_MUTE_Msk
 (0x1UL << 
SAI_xCR2_MUTE_Pos
è

	)

9144 
	#SAI_xCR2_MUTE
 
SAI_xCR2_MUTE_Msk


	)

9145 
	#SAI_xCR2_MUTEVAL_Pos
 (6U)

	)

9146 
	#SAI_xCR2_MUTEVAL_Msk
 (0x1UL << 
SAI_xCR2_MUTEVAL_Pos
è

	)

9147 
	#SAI_xCR2_MUTEVAL
 
SAI_xCR2_MUTEVAL_Msk


	)

9150 
	#SAI_xCR2_MUTECNT_Pos
 (7U)

	)

9151 
	#SAI_xCR2_MUTECNT_Msk
 (0x3FUL << 
SAI_xCR2_MUTECNT_Pos
è

	)

9152 
	#SAI_xCR2_MUTECNT
 
SAI_xCR2_MUTECNT_Msk


	)

9153 
	#SAI_xCR2_MUTECNT_0
 (0x01UL << 
SAI_xCR2_MUTECNT_Pos
è

	)

9154 
	#SAI_xCR2_MUTECNT_1
 (0x02UL << 
SAI_xCR2_MUTECNT_Pos
è

	)

9155 
	#SAI_xCR2_MUTECNT_2
 (0x04UL << 
SAI_xCR2_MUTECNT_Pos
è

	)

9156 
	#SAI_xCR2_MUTECNT_3
 (0x08UL << 
SAI_xCR2_MUTECNT_Pos
è

	)

9157 
	#SAI_xCR2_MUTECNT_4
 (0x10UL << 
SAI_xCR2_MUTECNT_Pos
è

	)

9158 
	#SAI_xCR2_MUTECNT_5
 (0x20UL << 
SAI_xCR2_MUTECNT_Pos
è

	)

9160 
	#SAI_xCR2_CPL_Pos
 (13U)

	)

9161 
	#SAI_xCR2_CPL_Msk
 (0x1UL << 
SAI_xCR2_CPL_Pos
è

	)

9162 
	#SAI_xCR2_CPL
 
SAI_xCR2_CPL_Msk


	)

9163 
	#SAI_xCR2_COMP_Pos
 (14U)

	)

9164 
	#SAI_xCR2_COMP_Msk
 (0x3UL << 
SAI_xCR2_COMP_Pos
è

	)

9165 
	#SAI_xCR2_COMP
 
SAI_xCR2_COMP_Msk


	)

9166 
	#SAI_xCR2_COMP_0
 (0x1UL << 
SAI_xCR2_COMP_Pos
è

	)

9167 
	#SAI_xCR2_COMP_1
 (0x2UL << 
SAI_xCR2_COMP_Pos
è

	)

9171 
	#SAI_xFRCR_FRL_Pos
 (0U)

	)

9172 
	#SAI_xFRCR_FRL_Msk
 (0xFFUL << 
SAI_xFRCR_FRL_Pos
è

	)

9173 
	#SAI_xFRCR_FRL
 
SAI_xFRCR_FRL_Msk


	)

9174 
	#SAI_xFRCR_FRL_0
 (0x01UL << 
SAI_xFRCR_FRL_Pos
è

	)

9175 
	#SAI_xFRCR_FRL_1
 (0x02UL << 
SAI_xFRCR_FRL_Pos
è

	)

9176 
	#SAI_xFRCR_FRL_2
 (0x04UL << 
SAI_xFRCR_FRL_Pos
è

	)

9177 
	#SAI_xFRCR_FRL_3
 (0x08UL << 
SAI_xFRCR_FRL_Pos
è

	)

9178 
	#SAI_xFRCR_FRL_4
 (0x10UL << 
SAI_xFRCR_FRL_Pos
è

	)

9179 
	#SAI_xFRCR_FRL_5
 (0x20UL << 
SAI_xFRCR_FRL_Pos
è

	)

9180 
	#SAI_xFRCR_FRL_6
 (0x40UL << 
SAI_xFRCR_FRL_Pos
è

	)

9181 
	#SAI_xFRCR_FRL_7
 (0x80UL << 
SAI_xFRCR_FRL_Pos
è

	)

9183 
	#SAI_xFRCR_FSALL_Pos
 (8U)

	)

9184 
	#SAI_xFRCR_FSALL_Msk
 (0x7FUL << 
SAI_xFRCR_FSALL_Pos
è

	)

9185 
	#SAI_xFRCR_FSALL
 
SAI_xFRCR_FSALL_Msk


	)

9186 
	#SAI_xFRCR_FSALL_0
 (0x01UL << 
SAI_xFRCR_FSALL_Pos
è

	)

9187 
	#SAI_xFRCR_FSALL_1
 (0x02UL << 
SAI_xFRCR_FSALL_Pos
è

	)

9188 
	#SAI_xFRCR_FSALL_2
 (0x04UL << 
SAI_xFRCR_FSALL_Pos
è

	)

9189 
	#SAI_xFRCR_FSALL_3
 (0x08UL << 
SAI_xFRCR_FSALL_Pos
è

	)

9190 
	#SAI_xFRCR_FSALL_4
 (0x10UL << 
SAI_xFRCR_FSALL_Pos
è

	)

9191 
	#SAI_xFRCR_FSALL_5
 (0x20UL << 
SAI_xFRCR_FSALL_Pos
è

	)

9192 
	#SAI_xFRCR_FSALL_6
 (0x40UL << 
SAI_xFRCR_FSALL_Pos
è

	)

9194 
	#SAI_xFRCR_FSDEF_Pos
 (16U)

	)

9195 
	#SAI_xFRCR_FSDEF_Msk
 (0x1UL << 
SAI_xFRCR_FSDEF_Pos
è

	)

9196 
	#SAI_xFRCR_FSDEF
 
SAI_xFRCR_FSDEF_Msk


	)

9197 
	#SAI_xFRCR_FSPOL_Pos
 (17U)

	)

9198 
	#SAI_xFRCR_FSPOL_Msk
 (0x1UL << 
SAI_xFRCR_FSPOL_Pos
è

	)

9199 
	#SAI_xFRCR_FSPOL
 
SAI_xFRCR_FSPOL_Msk


	)

9200 
	#SAI_xFRCR_FSOFF_Pos
 (18U)

	)

9201 
	#SAI_xFRCR_FSOFF_Msk
 (0x1UL << 
SAI_xFRCR_FSOFF_Pos
è

	)

9202 
	#SAI_xFRCR_FSOFF
 
SAI_xFRCR_FSOFF_Msk


	)

9205 
	#SAI_xSLOTR_FBOFF_Pos
 (0U)

	)

9206 
	#SAI_xSLOTR_FBOFF_Msk
 (0x1FUL << 
SAI_xSLOTR_FBOFF_Pos
è

	)

9207 
	#SAI_xSLOTR_FBOFF
 
SAI_xSLOTR_FBOFF_Msk


	)

9208 
	#SAI_xSLOTR_FBOFF_0
 (0x01UL << 
SAI_xSLOTR_FBOFF_Pos
è

	)

9209 
	#SAI_xSLOTR_FBOFF_1
 (0x02UL << 
SAI_xSLOTR_FBOFF_Pos
è

	)

9210 
	#SAI_xSLOTR_FBOFF_2
 (0x04UL << 
SAI_xSLOTR_FBOFF_Pos
è

	)

9211 
	#SAI_xSLOTR_FBOFF_3
 (0x08UL << 
SAI_xSLOTR_FBOFF_Pos
è

	)

9212 
	#SAI_xSLOTR_FBOFF_4
 (0x10UL << 
SAI_xSLOTR_FBOFF_Pos
è

	)

9214 
	#SAI_xSLOTR_SLOTSZ_Pos
 (6U)

	)

9215 
	#SAI_xSLOTR_SLOTSZ_Msk
 (0x3UL << 
SAI_xSLOTR_SLOTSZ_Pos
è

	)

9216 
	#SAI_xSLOTR_SLOTSZ
 
SAI_xSLOTR_SLOTSZ_Msk


	)

9217 
	#SAI_xSLOTR_SLOTSZ_0
 (0x1UL << 
SAI_xSLOTR_SLOTSZ_Pos
è

	)

9218 
	#SAI_xSLOTR_SLOTSZ_1
 (0x2UL << 
SAI_xSLOTR_SLOTSZ_Pos
è

	)

9220 
	#SAI_xSLOTR_NBSLOT_Pos
 (8U)

	)

9221 
	#SAI_xSLOTR_NBSLOT_Msk
 (0xFUL << 
SAI_xSLOTR_NBSLOT_Pos
è

	)

9222 
	#SAI_xSLOTR_NBSLOT
 
SAI_xSLOTR_NBSLOT_Msk


	)

9223 
	#SAI_xSLOTR_NBSLOT_0
 (0x1UL << 
SAI_xSLOTR_NBSLOT_Pos
è

	)

9224 
	#SAI_xSLOTR_NBSLOT_1
 (0x2UL << 
SAI_xSLOTR_NBSLOT_Pos
è

	)

9225 
	#SAI_xSLOTR_NBSLOT_2
 (0x4UL << 
SAI_xSLOTR_NBSLOT_Pos
è

	)

9226 
	#SAI_xSLOTR_NBSLOT_3
 (0x8UL << 
SAI_xSLOTR_NBSLOT_Pos
è

	)

9228 
	#SAI_xSLOTR_SLOTEN_Pos
 (16U)

	)

9229 
	#SAI_xSLOTR_SLOTEN_Msk
 (0xFFFFUL << 
SAI_xSLOTR_SLOTEN_Pos
è

	)

9230 
	#SAI_xSLOTR_SLOTEN
 
SAI_xSLOTR_SLOTEN_Msk


	)

9233 
	#SAI_xIMR_OVRUDRIE_Pos
 (0U)

	)

9234 
	#SAI_xIMR_OVRUDRIE_Msk
 (0x1UL << 
SAI_xIMR_OVRUDRIE_Pos
è

	)

9235 
	#SAI_xIMR_OVRUDRIE
 
SAI_xIMR_OVRUDRIE_Msk


	)

9236 
	#SAI_xIMR_MUTEDETIE_Pos
 (1U)

	)

9237 
	#SAI_xIMR_MUTEDETIE_Msk
 (0x1UL << 
SAI_xIMR_MUTEDETIE_Pos
è

	)

9238 
	#SAI_xIMR_MUTEDETIE
 
SAI_xIMR_MUTEDETIE_Msk


	)

9239 
	#SAI_xIMR_WCKCFGIE_Pos
 (2U)

	)

9240 
	#SAI_xIMR_WCKCFGIE_Msk
 (0x1UL << 
SAI_xIMR_WCKCFGIE_Pos
è

	)

9241 
	#SAI_xIMR_WCKCFGIE
 
SAI_xIMR_WCKCFGIE_Msk


	)

9242 
	#SAI_xIMR_FREQIE_Pos
 (3U)

	)

9243 
	#SAI_xIMR_FREQIE_Msk
 (0x1UL << 
SAI_xIMR_FREQIE_Pos
è

	)

9244 
	#SAI_xIMR_FREQIE
 
SAI_xIMR_FREQIE_Msk


	)

9245 
	#SAI_xIMR_CNRDYIE_Pos
 (4U)

	)

9246 
	#SAI_xIMR_CNRDYIE_Msk
 (0x1UL << 
SAI_xIMR_CNRDYIE_Pos
è

	)

9247 
	#SAI_xIMR_CNRDYIE
 
SAI_xIMR_CNRDYIE_Msk


	)

9248 
	#SAI_xIMR_AFSDETIE_Pos
 (5U)

	)

9249 
	#SAI_xIMR_AFSDETIE_Msk
 (0x1UL << 
SAI_xIMR_AFSDETIE_Pos
è

	)

9250 
	#SAI_xIMR_AFSDETIE
 
SAI_xIMR_AFSDETIE_Msk


	)

9251 
	#SAI_xIMR_LFSDETIE_Pos
 (6U)

	)

9252 
	#SAI_xIMR_LFSDETIE_Msk
 (0x1UL << 
SAI_xIMR_LFSDETIE_Pos
è

	)

9253 
	#SAI_xIMR_LFSDETIE
 
SAI_xIMR_LFSDETIE_Msk


	)

9256 
	#SAI_xSR_OVRUDR_Pos
 (0U)

	)

9257 
	#SAI_xSR_OVRUDR_Msk
 (0x1UL << 
SAI_xSR_OVRUDR_Pos
è

	)

9258 
	#SAI_xSR_OVRUDR
 
SAI_xSR_OVRUDR_Msk


	)

9259 
	#SAI_xSR_MUTEDET_Pos
 (1U)

	)

9260 
	#SAI_xSR_MUTEDET_Msk
 (0x1UL << 
SAI_xSR_MUTEDET_Pos
è

	)

9261 
	#SAI_xSR_MUTEDET
 
SAI_xSR_MUTEDET_Msk


	)

9262 
	#SAI_xSR_WCKCFG_Pos
 (2U)

	)

9263 
	#SAI_xSR_WCKCFG_Msk
 (0x1UL << 
SAI_xSR_WCKCFG_Pos
è

	)

9264 
	#SAI_xSR_WCKCFG
 
SAI_xSR_WCKCFG_Msk


	)

9265 
	#SAI_xSR_FREQ_Pos
 (3U)

	)

9266 
	#SAI_xSR_FREQ_Msk
 (0x1UL << 
SAI_xSR_FREQ_Pos
è

	)

9267 
	#SAI_xSR_FREQ
 
SAI_xSR_FREQ_Msk


	)

9268 
	#SAI_xSR_CNRDY_Pos
 (4U)

	)

9269 
	#SAI_xSR_CNRDY_Msk
 (0x1UL << 
SAI_xSR_CNRDY_Pos
è

	)

9270 
	#SAI_xSR_CNRDY
 
SAI_xSR_CNRDY_Msk


	)

9271 
	#SAI_xSR_AFSDET_Pos
 (5U)

	)

9272 
	#SAI_xSR_AFSDET_Msk
 (0x1UL << 
SAI_xSR_AFSDET_Pos
è

	)

9273 
	#SAI_xSR_AFSDET
 
SAI_xSR_AFSDET_Msk


	)

9274 
	#SAI_xSR_LFSDET_Pos
 (6U)

	)

9275 
	#SAI_xSR_LFSDET_Msk
 (0x1UL << 
SAI_xSR_LFSDET_Pos
è

	)

9276 
	#SAI_xSR_LFSDET
 
SAI_xSR_LFSDET_Msk


	)

9278 
	#SAI_xSR_FLVL_Pos
 (16U)

	)

9279 
	#SAI_xSR_FLVL_Msk
 (0x7UL << 
SAI_xSR_FLVL_Pos
è

	)

9280 
	#SAI_xSR_FLVL
 
SAI_xSR_FLVL_Msk


	)

9281 
	#SAI_xSR_FLVL_0
 (0x1UL << 
SAI_xSR_FLVL_Pos
è

	)

9282 
	#SAI_xSR_FLVL_1
 (0x2UL << 
SAI_xSR_FLVL_Pos
è

	)

9283 
	#SAI_xSR_FLVL_2
 (0x4UL << 
SAI_xSR_FLVL_Pos
è

	)

9286 
	#SAI_xCLRFR_COVRUDR_Pos
 (0U)

	)

9287 
	#SAI_xCLRFR_COVRUDR_Msk
 (0x1UL << 
SAI_xCLRFR_COVRUDR_Pos
è

	)

9288 
	#SAI_xCLRFR_COVRUDR
 
SAI_xCLRFR_COVRUDR_Msk


	)

9289 
	#SAI_xCLRFR_CMUTEDET_Pos
 (1U)

	)

9290 
	#SAI_xCLRFR_CMUTEDET_Msk
 (0x1UL << 
SAI_xCLRFR_CMUTEDET_Pos
è

	)

9291 
	#SAI_xCLRFR_CMUTEDET
 
SAI_xCLRFR_CMUTEDET_Msk


	)

9292 
	#SAI_xCLRFR_CWCKCFG_Pos
 (2U)

	)

9293 
	#SAI_xCLRFR_CWCKCFG_Msk
 (0x1UL << 
SAI_xCLRFR_CWCKCFG_Pos
è

	)

9294 
	#SAI_xCLRFR_CWCKCFG
 
SAI_xCLRFR_CWCKCFG_Msk


	)

9295 
	#SAI_xCLRFR_CFREQ_Pos
 (3U)

	)

9296 
	#SAI_xCLRFR_CFREQ_Msk
 (0x1UL << 
SAI_xCLRFR_CFREQ_Pos
è

	)

9297 
	#SAI_xCLRFR_CFREQ
 
SAI_xCLRFR_CFREQ_Msk


	)

9298 
	#SAI_xCLRFR_CCNRDY_Pos
 (4U)

	)

9299 
	#SAI_xCLRFR_CCNRDY_Msk
 (0x1UL << 
SAI_xCLRFR_CCNRDY_Pos
è

	)

9300 
	#SAI_xCLRFR_CCNRDY
 
SAI_xCLRFR_CCNRDY_Msk


	)

9301 
	#SAI_xCLRFR_CAFSDET_Pos
 (5U)

	)

9302 
	#SAI_xCLRFR_CAFSDET_Msk
 (0x1UL << 
SAI_xCLRFR_CAFSDET_Pos
è

	)

9303 
	#SAI_xCLRFR_CAFSDET
 
SAI_xCLRFR_CAFSDET_Msk


	)

9304 
	#SAI_xCLRFR_CLFSDET_Pos
 (6U)

	)

9305 
	#SAI_xCLRFR_CLFSDET_Msk
 (0x1UL << 
SAI_xCLRFR_CLFSDET_Pos
è

	)

9306 
	#SAI_xCLRFR_CLFSDET
 
SAI_xCLRFR_CLFSDET_Msk


	)

9309 
	#SAI_xDR_DATA_Pos
 (0U)

	)

9310 
	#SAI_xDR_DATA_Msk
 (0xFFFFFFFFUL << 
SAI_xDR_DATA_Pos
è

	)

9311 
	#SAI_xDR_DATA
 
SAI_xDR_DATA_Msk


	)

9314 
	#SAI_PDMCR_PDMEN_Pos
 (0U)

	)

9315 
	#SAI_PDMCR_PDMEN_Msk
 (0x1UL << 
SAI_PDMCR_PDMEN_Pos
è

	)

9316 
	#SAI_PDMCR_PDMEN
 
SAI_PDMCR_PDMEN_Msk


	)

9318 
	#SAI_PDMCR_MICNBR_Pos
 (4U)

	)

9319 
	#SAI_PDMCR_MICNBR_Msk
 (0x3UL << 
SAI_PDMCR_MICNBR_Pos
è

	)

9320 
	#SAI_PDMCR_MICNBR
 
SAI_PDMCR_MICNBR_Msk


	)

9321 
	#SAI_PDMCR_MICNBR_0
 (0x1UL << 
SAI_PDMCR_MICNBR_Pos
è

	)

9322 
	#SAI_PDMCR_MICNBR_1
 (0x2UL << 
SAI_PDMCR_MICNBR_Pos
è

	)

9324 
	#SAI_PDMCR_CKEN1_Pos
 (8U)

	)

9325 
	#SAI_PDMCR_CKEN1_Msk
 (0x1UL << 
SAI_PDMCR_CKEN1_Pos
è

	)

9326 
	#SAI_PDMCR_CKEN1
 
SAI_PDMCR_CKEN1_Msk


	)

9327 
	#SAI_PDMCR_CKEN2_Pos
 (9U)

	)

9328 
	#SAI_PDMCR_CKEN2_Msk
 (0x1UL << 
SAI_PDMCR_CKEN2_Pos
è

	)

9329 
	#SAI_PDMCR_CKEN2
 
SAI_PDMCR_CKEN2_Msk


	)

9330 
	#SAI_PDMCR_CKEN3_Pos
 (10U)

	)

9331 
	#SAI_PDMCR_CKEN3_Msk
 (0x1UL << 
SAI_PDMCR_CKEN3_Pos
è

	)

9332 
	#SAI_PDMCR_CKEN3
 
SAI_PDMCR_CKEN3_Msk


	)

9333 
	#SAI_PDMCR_CKEN4_Pos
 (11U)

	)

9334 
	#SAI_PDMCR_CKEN4_Msk
 (0x1UL << 
SAI_PDMCR_CKEN4_Pos
è

	)

9335 
	#SAI_PDMCR_CKEN4
 
SAI_PDMCR_CKEN4_Msk


	)

9338 
	#SAI_PDMDLY_DLYM1L_Pos
 (0U)

	)

9339 
	#SAI_PDMDLY_DLYM1L_Msk
 (0x7UL << 
SAI_PDMDLY_DLYM1L_Pos
è

	)

9340 
	#SAI_PDMDLY_DLYM1L
 
SAI_PDMDLY_DLYM1L_Msk


	)

9341 
	#SAI_PDMDLY_DLYM1L_0
 (0x1UL << 
SAI_PDMDLY_DLYM1L_Pos
è

	)

9342 
	#SAI_PDMDLY_DLYM1L_1
 (0x2UL << 
SAI_PDMDLY_DLYM1L_Pos
è

	)

9343 
	#SAI_PDMDLY_DLYM1L_2
 (0x4UL << 
SAI_PDMDLY_DLYM1L_Pos
è

	)

9345 
	#SAI_PDMDLY_DLYM1R_Pos
 (4U)

	)

9346 
	#SAI_PDMDLY_DLYM1R_Msk
 (0x7UL << 
SAI_PDMDLY_DLYM1R_Pos
è

	)

9347 
	#SAI_PDMDLY_DLYM1R
 
SAI_PDMDLY_DLYM1R_Msk


	)

9348 
	#SAI_PDMDLY_DLYM1R_0
 (0x1UL << 
SAI_PDMDLY_DLYM1R_Pos
è

	)

9349 
	#SAI_PDMDLY_DLYM1R_1
 (0x2UL << 
SAI_PDMDLY_DLYM1R_Pos
è

	)

9350 
	#SAI_PDMDLY_DLYM1R_2
 (0x4UL << 
SAI_PDMDLY_DLYM1R_Pos
è

	)

9352 
	#SAI_PDMDLY_DLYM2L_Pos
 (8U)

	)

9353 
	#SAI_PDMDLY_DLYM2L_Msk
 (0x7UL << 
SAI_PDMDLY_DLYM2L_Pos
è

	)

9354 
	#SAI_PDMDLY_DLYM2L
 
SAI_PDMDLY_DLYM2L_Msk


	)

9355 
	#SAI_PDMDLY_DLYM2L_0
 (0x1UL << 
SAI_PDMDLY_DLYM2L_Pos
è

	)

9356 
	#SAI_PDMDLY_DLYM2L_1
 (0x2UL << 
SAI_PDMDLY_DLYM2L_Pos
è

	)

9357 
	#SAI_PDMDLY_DLYM2L_2
 (0x4UL << 
SAI_PDMDLY_DLYM2L_Pos
è

	)

9359 
	#SAI_PDMDLY_DLYM2R_Pos
 (12U)

	)

9360 
	#SAI_PDMDLY_DLYM2R_Msk
 (0x7UL << 
SAI_PDMDLY_DLYM2R_Pos
è

	)

9361 
	#SAI_PDMDLY_DLYM2R
 
SAI_PDMDLY_DLYM2R_Msk


	)

9362 
	#SAI_PDMDLY_DLYM2R_0
 (0x1UL << 
SAI_PDMDLY_DLYM2R_Pos
è

	)

9363 
	#SAI_PDMDLY_DLYM2R_1
 (0x2UL << 
SAI_PDMDLY_DLYM2R_Pos
è

	)

9364 
	#SAI_PDMDLY_DLYM2R_2
 (0x4UL << 
SAI_PDMDLY_DLYM2R_Pos
è

	)

9366 
	#SAI_PDMDLY_DLYM3L_Pos
 (16U)

	)

9367 
	#SAI_PDMDLY_DLYM3L_Msk
 (0x7UL << 
SAI_PDMDLY_DLYM3L_Pos
è

	)

9368 
	#SAI_PDMDLY_DLYM3L
 
SAI_PDMDLY_DLYM3L_Msk


	)

9369 
	#SAI_PDMDLY_DLYM3L_0
 (0x1UL << 
SAI_PDMDLY_DLYM3L_Pos
è

	)

9370 
	#SAI_PDMDLY_DLYM3L_1
 (0x2UL << 
SAI_PDMDLY_DLYM3L_Pos
è

	)

9371 
	#SAI_PDMDLY_DLYM3L_2
 (0x4UL << 
SAI_PDMDLY_DLYM3L_Pos
è

	)

9373 
	#SAI_PDMDLY_DLYM3R_Pos
 (20U)

	)

9374 
	#SAI_PDMDLY_DLYM3R_Msk
 (0x7UL << 
SAI_PDMDLY_DLYM3R_Pos
è

	)

9375 
	#SAI_PDMDLY_DLYM3R
 
SAI_PDMDLY_DLYM3R_Msk


	)

9376 
	#SAI_PDMDLY_DLYM3R_0
 (0x1UL << 
SAI_PDMDLY_DLYM3R_Pos
è

	)

9377 
	#SAI_PDMDLY_DLYM3R_1
 (0x2UL << 
SAI_PDMDLY_DLYM3R_Pos
è

	)

9378 
	#SAI_PDMDLY_DLYM3R_2
 (0x4UL << 
SAI_PDMDLY_DLYM3R_Pos
è

	)

9380 
	#SAI_PDMDLY_DLYM4L_Pos
 (24U)

	)

9381 
	#SAI_PDMDLY_DLYM4L_Msk
 (0x7UL << 
SAI_PDMDLY_DLYM4L_Pos
è

	)

9382 
	#SAI_PDMDLY_DLYM4L
 
SAI_PDMDLY_DLYM4L_Msk


	)

9383 
	#SAI_PDMDLY_DLYM4L_0
 (0x1UL << 
SAI_PDMDLY_DLYM4L_Pos
è

	)

9384 
	#SAI_PDMDLY_DLYM4L_1
 (0x2UL << 
SAI_PDMDLY_DLYM4L_Pos
è

	)

9385 
	#SAI_PDMDLY_DLYM4L_2
 (0x4UL << 
SAI_PDMDLY_DLYM4L_Pos
è

	)

9387 
	#SAI_PDMDLY_DLYM4R_Pos
 (28U)

	)

9388 
	#SAI_PDMDLY_DLYM4R_Msk
 (0x7UL << 
SAI_PDMDLY_DLYM4R_Pos
è

	)

9389 
	#SAI_PDMDLY_DLYM4R
 
SAI_PDMDLY_DLYM4R_Msk


	)

9390 
	#SAI_PDMDLY_DLYM4R_0
 (0x1UL << 
SAI_PDMDLY_DLYM4R_Pos
è

	)

9391 
	#SAI_PDMDLY_DLYM4R_1
 (0x2UL << 
SAI_PDMDLY_DLYM4R_Pos
è

	)

9392 
	#SAI_PDMDLY_DLYM4R_2
 (0x4UL << 
SAI_PDMDLY_DLYM4R_Pos
è

	)

9403 
	#SPI_I2S_SUPPORT


	)

9406 
	#SPI_CR1_CPHA_Pos
 (0U)

	)

9407 
	#SPI_CR1_CPHA_Msk
 (0x1UL << 
SPI_CR1_CPHA_Pos
è

	)

9408 
	#SPI_CR1_CPHA
 
SPI_CR1_CPHA_Msk


	)

9409 
	#SPI_CR1_CPOL_Pos
 (1U)

	)

9410 
	#SPI_CR1_CPOL_Msk
 (0x1UL << 
SPI_CR1_CPOL_Pos
è

	)

9411 
	#SPI_CR1_CPOL
 
SPI_CR1_CPOL_Msk


	)

9412 
	#SPI_CR1_MSTR_Pos
 (2U)

	)

9413 
	#SPI_CR1_MSTR_Msk
 (0x1UL << 
SPI_CR1_MSTR_Pos
è

	)

9414 
	#SPI_CR1_MSTR
 
SPI_CR1_MSTR_Msk


	)

9416 
	#SPI_CR1_BR_Pos
 (3U)

	)

9417 
	#SPI_CR1_BR_Msk
 (0x7UL << 
SPI_CR1_BR_Pos
è

	)

9418 
	#SPI_CR1_BR
 
SPI_CR1_BR_Msk


	)

9419 
	#SPI_CR1_BR_0
 (0x1UL << 
SPI_CR1_BR_Pos
è

	)

9420 
	#SPI_CR1_BR_1
 (0x2UL << 
SPI_CR1_BR_Pos
è

	)

9421 
	#SPI_CR1_BR_2
 (0x4UL << 
SPI_CR1_BR_Pos
è

	)

9423 
	#SPI_CR1_SPE_Pos
 (6U)

	)

9424 
	#SPI_CR1_SPE_Msk
 (0x1UL << 
SPI_CR1_SPE_Pos
è

	)

9425 
	#SPI_CR1_SPE
 
SPI_CR1_SPE_Msk


	)

9426 
	#SPI_CR1_LSBFIRST_Pos
 (7U)

	)

9427 
	#SPI_CR1_LSBFIRST_Msk
 (0x1UL << 
SPI_CR1_LSBFIRST_Pos
è

	)

9428 
	#SPI_CR1_LSBFIRST
 
SPI_CR1_LSBFIRST_Msk


	)

9429 
	#SPI_CR1_SSI_Pos
 (8U)

	)

9430 
	#SPI_CR1_SSI_Msk
 (0x1UL << 
SPI_CR1_SSI_Pos
è

	)

9431 
	#SPI_CR1_SSI
 
SPI_CR1_SSI_Msk


	)

9432 
	#SPI_CR1_SSM_Pos
 (9U)

	)

9433 
	#SPI_CR1_SSM_Msk
 (0x1UL << 
SPI_CR1_SSM_Pos
è

	)

9434 
	#SPI_CR1_SSM
 
SPI_CR1_SSM_Msk


	)

9435 
	#SPI_CR1_RXONLY_Pos
 (10U)

	)

9436 
	#SPI_CR1_RXONLY_Msk
 (0x1UL << 
SPI_CR1_RXONLY_Pos
è

	)

9437 
	#SPI_CR1_RXONLY
 
SPI_CR1_RXONLY_Msk


	)

9438 
	#SPI_CR1_CRCL_Pos
 (11U)

	)

9439 
	#SPI_CR1_CRCL_Msk
 (0x1UL << 
SPI_CR1_CRCL_Pos
è

	)

9440 
	#SPI_CR1_CRCL
 
SPI_CR1_CRCL_Msk


	)

9441 
	#SPI_CR1_CRCNEXT_Pos
 (12U)

	)

9442 
	#SPI_CR1_CRCNEXT_Msk
 (0x1UL << 
SPI_CR1_CRCNEXT_Pos
è

	)

9443 
	#SPI_CR1_CRCNEXT
 
SPI_CR1_CRCNEXT_Msk


	)

9444 
	#SPI_CR1_CRCEN_Pos
 (13U)

	)

9445 
	#SPI_CR1_CRCEN_Msk
 (0x1UL << 
SPI_CR1_CRCEN_Pos
è

	)

9446 
	#SPI_CR1_CRCEN
 
SPI_CR1_CRCEN_Msk


	)

9447 
	#SPI_CR1_BIDIOE_Pos
 (14U)

	)

9448 
	#SPI_CR1_BIDIOE_Msk
 (0x1UL << 
SPI_CR1_BIDIOE_Pos
è

	)

9449 
	#SPI_CR1_BIDIOE
 
SPI_CR1_BIDIOE_Msk


	)

9450 
	#SPI_CR1_BIDIMODE_Pos
 (15U)

	)

9451 
	#SPI_CR1_BIDIMODE_Msk
 (0x1UL << 
SPI_CR1_BIDIMODE_Pos
è

	)

9452 
	#SPI_CR1_BIDIMODE
 
SPI_CR1_BIDIMODE_Msk


	)

9455 
	#SPI_CR2_RXDMAEN_Pos
 (0U)

	)

9456 
	#SPI_CR2_RXDMAEN_Msk
 (0x1UL << 
SPI_CR2_RXDMAEN_Pos
è

	)

9457 
	#SPI_CR2_RXDMAEN
 
SPI_CR2_RXDMAEN_Msk


	)

9458 
	#SPI_CR2_TXDMAEN_Pos
 (1U)

	)

9459 
	#SPI_CR2_TXDMAEN_Msk
 (0x1UL << 
SPI_CR2_TXDMAEN_Pos
è

	)

9460 
	#SPI_CR2_TXDMAEN
 
SPI_CR2_TXDMAEN_Msk


	)

9461 
	#SPI_CR2_SSOE_Pos
 (2U)

	)

9462 
	#SPI_CR2_SSOE_Msk
 (0x1UL << 
SPI_CR2_SSOE_Pos
è

	)

9463 
	#SPI_CR2_SSOE
 
SPI_CR2_SSOE_Msk


	)

9464 
	#SPI_CR2_NSSP_Pos
 (3U)

	)

9465 
	#SPI_CR2_NSSP_Msk
 (0x1UL << 
SPI_CR2_NSSP_Pos
è

	)

9466 
	#SPI_CR2_NSSP
 
SPI_CR2_NSSP_Msk


	)

9467 
	#SPI_CR2_FRF_Pos
 (4U)

	)

9468 
	#SPI_CR2_FRF_Msk
 (0x1UL << 
SPI_CR2_FRF_Pos
è

	)

9469 
	#SPI_CR2_FRF
 
SPI_CR2_FRF_Msk


	)

9470 
	#SPI_CR2_ERRIE_Pos
 (5U)

	)

9471 
	#SPI_CR2_ERRIE_Msk
 (0x1UL << 
SPI_CR2_ERRIE_Pos
è

	)

9472 
	#SPI_CR2_ERRIE
 
SPI_CR2_ERRIE_Msk


	)

9473 
	#SPI_CR2_RXNEIE_Pos
 (6U)

	)

9474 
	#SPI_CR2_RXNEIE_Msk
 (0x1UL << 
SPI_CR2_RXNEIE_Pos
è

	)

9475 
	#SPI_CR2_RXNEIE
 
SPI_CR2_RXNEIE_Msk


	)

9476 
	#SPI_CR2_TXEIE_Pos
 (7U)

	)

9477 
	#SPI_CR2_TXEIE_Msk
 (0x1UL << 
SPI_CR2_TXEIE_Pos
è

	)

9478 
	#SPI_CR2_TXEIE
 
SPI_CR2_TXEIE_Msk


	)

9479 
	#SPI_CR2_DS_Pos
 (8U)

	)

9480 
	#SPI_CR2_DS_Msk
 (0xFUL << 
SPI_CR2_DS_Pos
è

	)

9481 
	#SPI_CR2_DS
 
SPI_CR2_DS_Msk


	)

9482 
	#SPI_CR2_DS_0
 (0x1UL << 
SPI_CR2_DS_Pos
è

	)

9483 
	#SPI_CR2_DS_1
 (0x2UL << 
SPI_CR2_DS_Pos
è

	)

9484 
	#SPI_CR2_DS_2
 (0x4UL << 
SPI_CR2_DS_Pos
è

	)

9485 
	#SPI_CR2_DS_3
 (0x8UL << 
SPI_CR2_DS_Pos
è

	)

9486 
	#SPI_CR2_FRXTH_Pos
 (12U)

	)

9487 
	#SPI_CR2_FRXTH_Msk
 (0x1UL << 
SPI_CR2_FRXTH_Pos
è

	)

9488 
	#SPI_CR2_FRXTH
 
SPI_CR2_FRXTH_Msk


	)

9489 
	#SPI_CR2_LDMARX_Pos
 (13U)

	)

9490 
	#SPI_CR2_LDMARX_Msk
 (0x1UL << 
SPI_CR2_LDMARX_Pos
è

	)

9491 
	#SPI_CR2_LDMARX
 
SPI_CR2_LDMARX_Msk


	)

9492 
	#SPI_CR2_LDMATX_Pos
 (14U)

	)

9493 
	#SPI_CR2_LDMATX_Msk
 (0x1UL << 
SPI_CR2_LDMATX_Pos
è

	)

9494 
	#SPI_CR2_LDMATX
 
SPI_CR2_LDMATX_Msk


	)

9497 
	#SPI_SR_RXNE_Pos
 (0U)

	)

9498 
	#SPI_SR_RXNE_Msk
 (0x1UL << 
SPI_SR_RXNE_Pos
è

	)

9499 
	#SPI_SR_RXNE
 
SPI_SR_RXNE_Msk


	)

9500 
	#SPI_SR_TXE_Pos
 (1U)

	)

9501 
	#SPI_SR_TXE_Msk
 (0x1UL << 
SPI_SR_TXE_Pos
è

	)

9502 
	#SPI_SR_TXE
 
SPI_SR_TXE_Msk


	)

9503 
	#SPI_SR_CHSIDE_Pos
 (2U)

	)

9504 
	#SPI_SR_CHSIDE_Msk
 (0x1UL << 
SPI_SR_CHSIDE_Pos
è

	)

9505 
	#SPI_SR_CHSIDE
 
SPI_SR_CHSIDE_Msk


	)

9506 
	#SPI_SR_UDR_Pos
 (3U)

	)

9507 
	#SPI_SR_UDR_Msk
 (0x1UL << 
SPI_SR_UDR_Pos
è

	)

9508 
	#SPI_SR_UDR
 
SPI_SR_UDR_Msk


	)

9509 
	#SPI_SR_CRCERR_Pos
 (4U)

	)

9510 
	#SPI_SR_CRCERR_Msk
 (0x1UL << 
SPI_SR_CRCERR_Pos
è

	)

9511 
	#SPI_SR_CRCERR
 
SPI_SR_CRCERR_Msk


	)

9512 
	#SPI_SR_MODF_Pos
 (5U)

	)

9513 
	#SPI_SR_MODF_Msk
 (0x1UL << 
SPI_SR_MODF_Pos
è

	)

9514 
	#SPI_SR_MODF
 
SPI_SR_MODF_Msk


	)

9515 
	#SPI_SR_OVR_Pos
 (6U)

	)

9516 
	#SPI_SR_OVR_Msk
 (0x1UL << 
SPI_SR_OVR_Pos
è

	)

9517 
	#SPI_SR_OVR
 
SPI_SR_OVR_Msk


	)

9518 
	#SPI_SR_BSY_Pos
 (7U)

	)

9519 
	#SPI_SR_BSY_Msk
 (0x1UL << 
SPI_SR_BSY_Pos
è

	)

9520 
	#SPI_SR_BSY
 
SPI_SR_BSY_Msk


	)

9521 
	#SPI_SR_FRE_Pos
 (8U)

	)

9522 
	#SPI_SR_FRE_Msk
 (0x1UL << 
SPI_SR_FRE_Pos
è

	)

9523 
	#SPI_SR_FRE
 
SPI_SR_FRE_Msk


	)

9524 
	#SPI_SR_FRLVL_Pos
 (9U)

	)

9525 
	#SPI_SR_FRLVL_Msk
 (0x3UL << 
SPI_SR_FRLVL_Pos
è

	)

9526 
	#SPI_SR_FRLVL
 
SPI_SR_FRLVL_Msk


	)

9527 
	#SPI_SR_FRLVL_0
 (0x1UL << 
SPI_SR_FRLVL_Pos
è

	)

9528 
	#SPI_SR_FRLVL_1
 (0x2UL << 
SPI_SR_FRLVL_Pos
è

	)

9529 
	#SPI_SR_FTLVL_Pos
 (11U)

	)

9530 
	#SPI_SR_FTLVL_Msk
 (0x3UL << 
SPI_SR_FTLVL_Pos
è

	)

9531 
	#SPI_SR_FTLVL
 
SPI_SR_FTLVL_Msk


	)

9532 
	#SPI_SR_FTLVL_0
 (0x1UL << 
SPI_SR_FTLVL_Pos
è

	)

9533 
	#SPI_SR_FTLVL_1
 (0x2UL << 
SPI_SR_FTLVL_Pos
è

	)

9536 
	#SPI_DR_DR_Pos
 (0U)

	)

9537 
	#SPI_DR_DR_Msk
 (0xFFFFUL << 
SPI_DR_DR_Pos
è

	)

9538 
	#SPI_DR_DR
 
SPI_DR_DR_Msk


	)

9541 
	#SPI_CRCPR_CRCPOLY_Pos
 (0U)

	)

9542 
	#SPI_CRCPR_CRCPOLY_Msk
 (0xFFFFUL << 
SPI_CRCPR_CRCPOLY_Pos
è

	)

9543 
	#SPI_CRCPR_CRCPOLY
 
SPI_CRCPR_CRCPOLY_Msk


	)

9546 
	#SPI_RXCRCR_RXCRC_Pos
 (0U)

	)

9547 
	#SPI_RXCRCR_RXCRC_Msk
 (0xFFFFUL << 
SPI_RXCRCR_RXCRC_Pos
è

	)

9548 
	#SPI_RXCRCR_RXCRC
 
SPI_RXCRCR_RXCRC_Msk


	)

9551 
	#SPI_TXCRCR_TXCRC_Pos
 (0U)

	)

9552 
	#SPI_TXCRCR_TXCRC_Msk
 (0xFFFFUL << 
SPI_TXCRCR_TXCRC_Pos
è

	)

9553 
	#SPI_TXCRCR_TXCRC
 
SPI_TXCRCR_TXCRC_Msk


	)

9556 
	#SPI_I2SCFGR_CHLEN_Pos
 (0U)

	)

9557 
	#SPI_I2SCFGR_CHLEN_Msk
 (0x1UL << 
SPI_I2SCFGR_CHLEN_Pos
è

	)

9558 
	#SPI_I2SCFGR_CHLEN
 
SPI_I2SCFGR_CHLEN_Msk


	)

9559 
	#SPI_I2SCFGR_DATLEN_Pos
 (1U)

	)

9560 
	#SPI_I2SCFGR_DATLEN_Msk
 (0x3UL << 
SPI_I2SCFGR_DATLEN_Pos
è

	)

9561 
	#SPI_I2SCFGR_DATLEN
 
SPI_I2SCFGR_DATLEN_Msk


	)

9562 
	#SPI_I2SCFGR_DATLEN_0
 (0x1UL << 
SPI_I2SCFGR_DATLEN_Pos
è

	)

9563 
	#SPI_I2SCFGR_DATLEN_1
 (0x2UL << 
SPI_I2SCFGR_DATLEN_Pos
è

	)

9564 
	#SPI_I2SCFGR_CKPOL_Pos
 (3U)

	)

9565 
	#SPI_I2SCFGR_CKPOL_Msk
 (0x1UL << 
SPI_I2SCFGR_CKPOL_Pos
è

	)

9566 
	#SPI_I2SCFGR_CKPOL
 
SPI_I2SCFGR_CKPOL_Msk


	)

9567 
	#SPI_I2SCFGR_I2SSTD_Pos
 (4U)

	)

9568 
	#SPI_I2SCFGR_I2SSTD_Msk
 (0x3UL << 
SPI_I2SCFGR_I2SSTD_Pos
è

	)

9569 
	#SPI_I2SCFGR_I2SSTD
 
SPI_I2SCFGR_I2SSTD_Msk


	)

9570 
	#SPI_I2SCFGR_I2SSTD_0
 (0x1UL << 
SPI_I2SCFGR_I2SSTD_Pos
è

	)

9571 
	#SPI_I2SCFGR_I2SSTD_1
 (0x2UL << 
SPI_I2SCFGR_I2SSTD_Pos
è

	)

9572 
	#SPI_I2SCFGR_PCMSYNC_Pos
 (7U)

	)

9573 
	#SPI_I2SCFGR_PCMSYNC_Msk
 (0x1UL << 
SPI_I2SCFGR_PCMSYNC_Pos
è

	)

9574 
	#SPI_I2SCFGR_PCMSYNC
 
SPI_I2SCFGR_PCMSYNC_Msk


	)

9575 
	#SPI_I2SCFGR_I2SCFG_Pos
 (8U)

	)

9576 
	#SPI_I2SCFGR_I2SCFG_Msk
 (0x3UL << 
SPI_I2SCFGR_I2SCFG_Pos
è

	)

9577 
	#SPI_I2SCFGR_I2SCFG
 
SPI_I2SCFGR_I2SCFG_Msk


	)

9578 
	#SPI_I2SCFGR_I2SCFG_0
 (0x1UL << 
SPI_I2SCFGR_I2SCFG_Pos
è

	)

9579 
	#SPI_I2SCFGR_I2SCFG_1
 (0x2UL << 
SPI_I2SCFGR_I2SCFG_Pos
è

	)

9580 
	#SPI_I2SCFGR_I2SE_Pos
 (10U)

	)

9581 
	#SPI_I2SCFGR_I2SE_Msk
 (0x1UL << 
SPI_I2SCFGR_I2SE_Pos
è

	)

9582 
	#SPI_I2SCFGR_I2SE
 
SPI_I2SCFGR_I2SE_Msk


	)

9583 
	#SPI_I2SCFGR_I2SMOD_Pos
 (11U)

	)

9584 
	#SPI_I2SCFGR_I2SMOD_Msk
 (0x1UL << 
SPI_I2SCFGR_I2SMOD_Pos
è

	)

9585 
	#SPI_I2SCFGR_I2SMOD
 
SPI_I2SCFGR_I2SMOD_Msk


	)

9586 
	#SPI_I2SCFGR_ASTRTEN_Pos
 (12U)

	)

9587 
	#SPI_I2SCFGR_ASTRTEN_Msk
 (0x1UL << 
SPI_I2SCFGR_ASTRTEN_Pos
è

	)

9588 
	#SPI_I2SCFGR_ASTRTEN
 
SPI_I2SCFGR_ASTRTEN_Msk


	)

9591 
	#SPI_I2SPR_I2SDIV_Pos
 (0U)

	)

9592 
	#SPI_I2SPR_I2SDIV_Msk
 (0xFFUL << 
SPI_I2SPR_I2SDIV_Pos
è

	)

9593 
	#SPI_I2SPR_I2SDIV
 
SPI_I2SPR_I2SDIV_Msk


	)

9594 
	#SPI_I2SPR_ODD_Pos
 (8U)

	)

9595 
	#SPI_I2SPR_ODD_Msk
 (0x1UL << 
SPI_I2SPR_ODD_Pos
è

	)

9596 
	#SPI_I2SPR_ODD
 
SPI_I2SPR_ODD_Msk


	)

9597 
	#SPI_I2SPR_MCKOE_Pos
 (9U)

	)

9598 
	#SPI_I2SPR_MCKOE_Msk
 (0x1UL << 
SPI_I2SPR_MCKOE_Pos
è

	)

9599 
	#SPI_I2SPR_MCKOE
 
SPI_I2SPR_MCKOE_Msk


	)

9607 
	#SYSCFG_MEMRMP_MEM_MODE_Pos
 (0U)

	)

9608 
	#SYSCFG_MEMRMP_MEM_MODE_Msk
 (0x7UL << 
SYSCFG_MEMRMP_MEM_MODE_Pos
è

	)

9609 
	#SYSCFG_MEMRMP_MEM_MODE
 
SYSCFG_MEMRMP_MEM_MODE_Msk


	)

9610 
	#SYSCFG_MEMRMP_MEM_MODE_0
 (0x1UL << 
SYSCFG_MEMRMP_MEM_MODE_Pos
è

	)

9611 
	#SYSCFG_MEMRMP_MEM_MODE_1
 (0x2UL << 
SYSCFG_MEMRMP_MEM_MODE_Pos
è

	)

9612 
	#SYSCFG_MEMRMP_MEM_MODE_2
 (0x4UL << 
SYSCFG_MEMRMP_MEM_MODE_Pos
è

	)

9614 
	#SYSCFG_MEMRMP_FB_MODE_Pos
 (8U)

	)

9615 
	#SYSCFG_MEMRMP_FB_MODE_Msk
 (0x1UL << 
SYSCFG_MEMRMP_FB_MODE_Pos
è

	)

9616 
	#SYSCFG_MEMRMP_FB_MODE
 
SYSCFG_MEMRMP_FB_MODE_Msk


	)

9619 
	#SYSCFG_CFGR1_BOOSTEN_Pos
 (8U)

	)

9620 
	#SYSCFG_CFGR1_BOOSTEN_Msk
 (0x1UL << 
SYSCFG_CFGR1_BOOSTEN_Pos
è

	)

9621 
	#SYSCFG_CFGR1_BOOSTEN
 
SYSCFG_CFGR1_BOOSTEN_Msk


	)

9622 
	#SYSCFG_CFGR1_ANASWVDD_Pos
 (9U)

	)

9623 
	#SYSCFG_CFGR1_ANASWVDD_Msk
 (0x1UL << 
SYSCFG_CFGR1_ANASWVDD_Pos
è

	)

9624 
	#SYSCFG_CFGR1_ANASWVDD
 
SYSCFG_CFGR1_ANASWVDD_Msk


	)

9625 
	#SYSCFG_CFGR1_I2C_PB6_FMP_Pos
 (16U)

	)

9626 
	#SYSCFG_CFGR1_I2C_PB6_FMP_Msk
 (0x1UL << 
SYSCFG_CFGR1_I2C_PB6_FMP_Pos
)

	)

9627 
	#SYSCFG_CFGR1_I2C_PB6_FMP
 
SYSCFG_CFGR1_I2C_PB6_FMP_Msk


	)

9628 
	#SYSCFG_CFGR1_I2C_PB7_FMP_Pos
 (17U)

	)

9629 
	#SYSCFG_CFGR1_I2C_PB7_FMP_Msk
 (0x1UL << 
SYSCFG_CFGR1_I2C_PB7_FMP_Pos
)

	)

9630 
	#SYSCFG_CFGR1_I2C_PB7_FMP
 
SYSCFG_CFGR1_I2C_PB7_FMP_Msk


	)

9631 
	#SYSCFG_CFGR1_I2C_PB8_FMP_Pos
 (18U)

	)

9632 
	#SYSCFG_CFGR1_I2C_PB8_FMP_Msk
 (0x1UL << 
SYSCFG_CFGR1_I2C_PB8_FMP_Pos
)

	)

9633 
	#SYSCFG_CFGR1_I2C_PB8_FMP
 
SYSCFG_CFGR1_I2C_PB8_FMP_Msk


	)

9634 
	#SYSCFG_CFGR1_I2C_PB9_FMP_Pos
 (19U)

	)

9635 
	#SYSCFG_CFGR1_I2C_PB9_FMP_Msk
 (0x1UL << 
SYSCFG_CFGR1_I2C_PB9_FMP_Pos
)

	)

9636 
	#SYSCFG_CFGR1_I2C_PB9_FMP
 
SYSCFG_CFGR1_I2C_PB9_FMP_Msk


	)

9637 
	#SYSCFG_CFGR1_I2C1_FMP_Pos
 (20U)

	)

9638 
	#SYSCFG_CFGR1_I2C1_FMP_Msk
 (0x1UL << 
SYSCFG_CFGR1_I2C1_FMP_Pos
è

	)

9639 
	#SYSCFG_CFGR1_I2C1_FMP
 
SYSCFG_CFGR1_I2C1_FMP_Msk


	)

9640 
	#SYSCFG_CFGR1_I2C2_FMP_Pos
 (21U)

	)

9641 
	#SYSCFG_CFGR1_I2C2_FMP_Msk
 (0x1UL << 
SYSCFG_CFGR1_I2C2_FMP_Pos
è

	)

9642 
	#SYSCFG_CFGR1_I2C2_FMP
 
SYSCFG_CFGR1_I2C2_FMP_Msk


	)

9643 
	#SYSCFG_CFGR1_I2C3_FMP_Pos
 (22U)

	)

9644 
	#SYSCFG_CFGR1_I2C3_FMP_Msk
 (0x1UL << 
SYSCFG_CFGR1_I2C3_FMP_Pos
è

	)

9645 
	#SYSCFG_CFGR1_I2C3_FMP
 
SYSCFG_CFGR1_I2C3_FMP_Msk


	)

9646 
	#SYSCFG_CFGR1_FPU_IE_0
 (0x04000000Uè

	)

9647 
	#SYSCFG_CFGR1_FPU_IE_1
 (0x08000000Uè

	)

9648 
	#SYSCFG_CFGR1_FPU_IE_2
 (0x10000000Uè

	)

9649 
	#SYSCFG_CFGR1_FPU_IE_3
 (0x20000000Uè

	)

9650 
	#SYSCFG_CFGR1_FPU_IE_4
 (0x40000000Uè

	)

9651 
	#SYSCFG_CFGR1_FPU_IE_5
 (0x80000000Uè

	)

9654 
	#SYSCFG_EXTICR1_EXTI0_Pos
 (0U)

	)

9655 
	#SYSCFG_EXTICR1_EXTI0_Msk
 (0x7UL << 
SYSCFG_EXTICR1_EXTI0_Pos
è

	)

9656 
	#SYSCFG_EXTICR1_EXTI0
 
SYSCFG_EXTICR1_EXTI0_Msk


	)

9657 
	#SYSCFG_EXTICR1_EXTI1_Pos
 (4U)

	)

9658 
	#SYSCFG_EXTICR1_EXTI1_Msk
 (0x7UL << 
SYSCFG_EXTICR1_EXTI1_Pos
è

	)

9659 
	#SYSCFG_EXTICR1_EXTI1
 
SYSCFG_EXTICR1_EXTI1_Msk


	)

9660 
	#SYSCFG_EXTICR1_EXTI2_Pos
 (8U)

	)

9661 
	#SYSCFG_EXTICR1_EXTI2_Msk
 (0x7UL << 
SYSCFG_EXTICR1_EXTI2_Pos
è

	)

9662 
	#SYSCFG_EXTICR1_EXTI2
 
SYSCFG_EXTICR1_EXTI2_Msk


	)

9663 
	#SYSCFG_EXTICR1_EXTI3_Pos
 (12U)

	)

9664 
	#SYSCFG_EXTICR1_EXTI3_Msk
 (0x7UL << 
SYSCFG_EXTICR1_EXTI3_Pos
è

	)

9665 
	#SYSCFG_EXTICR1_EXTI3
 
SYSCFG_EXTICR1_EXTI3_Msk


	)

9670 
	#SYSCFG_EXTICR1_EXTI0_PA
 (0x00000000Uè

	)

9671 
	#SYSCFG_EXTICR1_EXTI0_PB
 (0x00000001Uè

	)

9672 
	#SYSCFG_EXTICR1_EXTI0_PC
 (0x00000002Uè

	)

9673 
	#SYSCFG_EXTICR1_EXTI0_PD
 (0x00000003Uè

	)

9674 
	#SYSCFG_EXTICR1_EXTI0_PE
 (0x00000004Uè

	)

9675 
	#SYSCFG_EXTICR1_EXTI0_PF
 (0x00000005Uè

	)

9676 
	#SYSCFG_EXTICR1_EXTI0_PG
 (0x00000006Uè

	)

9681 
	#SYSCFG_EXTICR1_EXTI1_PA
 (0x00000000Uè

	)

9682 
	#SYSCFG_EXTICR1_EXTI1_PB
 (0x00000010Uè

	)

9683 
	#SYSCFG_EXTICR1_EXTI1_PC
 (0x00000020Uè

	)

9684 
	#SYSCFG_EXTICR1_EXTI1_PD
 (0x00000030Uè

	)

9685 
	#SYSCFG_EXTICR1_EXTI1_PE
 (0x00000040Uè

	)

9686 
	#SYSCFG_EXTICR1_EXTI1_PF
 (0x00000050Uè

	)

9687 
	#SYSCFG_EXTICR1_EXTI1_PG
 (0x00000060Uè

	)

9692 
	#SYSCFG_EXTICR1_EXTI2_PA
 (0x00000000Uè

	)

9693 
	#SYSCFG_EXTICR1_EXTI2_PB
 (0x00000100Uè

	)

9694 
	#SYSCFG_EXTICR1_EXTI2_PC
 (0x00000200Uè

	)

9695 
	#SYSCFG_EXTICR1_EXTI2_PD
 (0x00000300Uè

	)

9696 
	#SYSCFG_EXTICR1_EXTI2_PE
 (0x00000400Uè

	)

9697 
	#SYSCFG_EXTICR1_EXTI2_PF
 (0x00000500Uè

	)

9698 
	#SYSCFG_EXTICR1_EXTI2_PG
 (0x00000600Uè

	)

9703 
	#SYSCFG_EXTICR1_EXTI3_PA
 (0x00000000Uè

	)

9704 
	#SYSCFG_EXTICR1_EXTI3_PB
 (0x00001000Uè

	)

9705 
	#SYSCFG_EXTICR1_EXTI3_PC
 (0x00002000Uè

	)

9706 
	#SYSCFG_EXTICR1_EXTI3_PD
 (0x00003000Uè

	)

9707 
	#SYSCFG_EXTICR1_EXTI3_PE
 (0x00004000Uè

	)

9708 
	#SYSCFG_EXTICR1_EXTI3_PF
 (0x00005000Uè

	)

9709 
	#SYSCFG_EXTICR1_EXTI3_PG
 (0x00006000Uè

	)

9712 
	#SYSCFG_EXTICR2_EXTI4_Pos
 (0U)

	)

9713 
	#SYSCFG_EXTICR2_EXTI4_Msk
 (0x7UL << 
SYSCFG_EXTICR2_EXTI4_Pos
è

	)

9714 
	#SYSCFG_EXTICR2_EXTI4
 
SYSCFG_EXTICR2_EXTI4_Msk


	)

9715 
	#SYSCFG_EXTICR2_EXTI5_Pos
 (4U)

	)

9716 
	#SYSCFG_EXTICR2_EXTI5_Msk
 (0x7UL << 
SYSCFG_EXTICR2_EXTI5_Pos
è

	)

9717 
	#SYSCFG_EXTICR2_EXTI5
 
SYSCFG_EXTICR2_EXTI5_Msk


	)

9718 
	#SYSCFG_EXTICR2_EXTI6_Pos
 (8U)

	)

9719 
	#SYSCFG_EXTICR2_EXTI6_Msk
 (0x7UL << 
SYSCFG_EXTICR2_EXTI6_Pos
è

	)

9720 
	#SYSCFG_EXTICR2_EXTI6
 
SYSCFG_EXTICR2_EXTI6_Msk


	)

9721 
	#SYSCFG_EXTICR2_EXTI7_Pos
 (12U)

	)

9722 
	#SYSCFG_EXTICR2_EXTI7_Msk
 (0x7UL << 
SYSCFG_EXTICR2_EXTI7_Pos
è

	)

9723 
	#SYSCFG_EXTICR2_EXTI7
 
SYSCFG_EXTICR2_EXTI7_Msk


	)

9728 
	#SYSCFG_EXTICR2_EXTI4_PA
 (0x00000000Uè

	)

9729 
	#SYSCFG_EXTICR2_EXTI4_PB
 (0x00000001Uè

	)

9730 
	#SYSCFG_EXTICR2_EXTI4_PC
 (0x00000002Uè

	)

9731 
	#SYSCFG_EXTICR2_EXTI4_PD
 (0x00000003Uè

	)

9732 
	#SYSCFG_EXTICR2_EXTI4_PE
 (0x00000004Uè

	)

9733 
	#SYSCFG_EXTICR2_EXTI4_PF
 (0x00000005Uè

	)

9734 
	#SYSCFG_EXTICR2_EXTI4_PG
 (0x00000006Uè

	)

9739 
	#SYSCFG_EXTICR2_EXTI5_PA
 (0x00000000Uè

	)

9740 
	#SYSCFG_EXTICR2_EXTI5_PB
 (0x00000010Uè

	)

9741 
	#SYSCFG_EXTICR2_EXTI5_PC
 (0x00000020Uè

	)

9742 
	#SYSCFG_EXTICR2_EXTI5_PD
 (0x00000030Uè

	)

9743 
	#SYSCFG_EXTICR2_EXTI5_PE
 (0x00000040Uè

	)

9744 
	#SYSCFG_EXTICR2_EXTI5_PF
 (0x00000050Uè

	)

9745 
	#SYSCFG_EXTICR2_EXTI5_PG
 (0x00000060Uè

	)

9750 
	#SYSCFG_EXTICR2_EXTI6_PA
 (0x00000000Uè

	)

9751 
	#SYSCFG_EXTICR2_EXTI6_PB
 (0x00000100Uè

	)

9752 
	#SYSCFG_EXTICR2_EXTI6_PC
 (0x00000200Uè

	)

9753 
	#SYSCFG_EXTICR2_EXTI6_PD
 (0x00000300Uè

	)

9754 
	#SYSCFG_EXTICR2_EXTI6_PE
 (0x00000400Uè

	)

9755 
	#SYSCFG_EXTICR2_EXTI6_PF
 (0x00000500Uè

	)

9756 
	#SYSCFG_EXTICR2_EXTI6_PG
 (0x00000600Uè

	)

9761 
	#SYSCFG_EXTICR2_EXTI7_PA
 (0x00000000Uè

	)

9762 
	#SYSCFG_EXTICR2_EXTI7_PB
 (0x00001000Uè

	)

9763 
	#SYSCFG_EXTICR2_EXTI7_PC
 (0x00002000Uè

	)

9764 
	#SYSCFG_EXTICR2_EXTI7_PD
 (0x00003000Uè

	)

9765 
	#SYSCFG_EXTICR2_EXTI7_PE
 (0x00004000Uè

	)

9766 
	#SYSCFG_EXTICR2_EXTI7_PF
 (0x00005000Uè

	)

9767 
	#SYSCFG_EXTICR2_EXTI7_PG
 (0x00006000Uè

	)

9770 
	#SYSCFG_EXTICR3_EXTI8_Pos
 (0U)

	)

9771 
	#SYSCFG_EXTICR3_EXTI8_Msk
 (0x7UL << 
SYSCFG_EXTICR3_EXTI8_Pos
è

	)

9772 
	#SYSCFG_EXTICR3_EXTI8
 
SYSCFG_EXTICR3_EXTI8_Msk


	)

9773 
	#SYSCFG_EXTICR3_EXTI9_Pos
 (4U)

	)

9774 
	#SYSCFG_EXTICR3_EXTI9_Msk
 (0x7UL << 
SYSCFG_EXTICR3_EXTI9_Pos
è

	)

9775 
	#SYSCFG_EXTICR3_EXTI9
 
SYSCFG_EXTICR3_EXTI9_Msk


	)

9776 
	#SYSCFG_EXTICR3_EXTI10_Pos
 (8U)

	)

9777 
	#SYSCFG_EXTICR3_EXTI10_Msk
 (0x7UL << 
SYSCFG_EXTICR3_EXTI10_Pos
è

	)

9778 
	#SYSCFG_EXTICR3_EXTI10
 
SYSCFG_EXTICR3_EXTI10_Msk


	)

9779 
	#SYSCFG_EXTICR3_EXTI11_Pos
 (12U)

	)

9780 
	#SYSCFG_EXTICR3_EXTI11_Msk
 (0x7UL << 
SYSCFG_EXTICR3_EXTI11_Pos
è

	)

9781 
	#SYSCFG_EXTICR3_EXTI11
 
SYSCFG_EXTICR3_EXTI11_Msk


	)

9786 
	#SYSCFG_EXTICR3_EXTI8_PA
 (0x00000000Uè

	)

9787 
	#SYSCFG_EXTICR3_EXTI8_PB
 (0x00000001Uè

	)

9788 
	#SYSCFG_EXTICR3_EXTI8_PC
 (0x00000002Uè

	)

9789 
	#SYSCFG_EXTICR3_EXTI8_PD
 (0x00000003Uè

	)

9790 
	#SYSCFG_EXTICR3_EXTI8_PE
 (0x00000004Uè

	)

9791 
	#SYSCFG_EXTICR3_EXTI8_PF
 (0x00000005Uè

	)

9792 
	#SYSCFG_EXTICR3_EXTI8_PG
 (0x00000006Uè

	)

9797 
	#SYSCFG_EXTICR3_EXTI9_PA
 (0x00000000Uè

	)

9798 
	#SYSCFG_EXTICR3_EXTI9_PB
 (0x00000010Uè

	)

9799 
	#SYSCFG_EXTICR3_EXTI9_PC
 (0x00000020Uè

	)

9800 
	#SYSCFG_EXTICR3_EXTI9_PD
 (0x00000030Uè

	)

9801 
	#SYSCFG_EXTICR3_EXTI9_PE
 (0x00000040Uè

	)

9802 
	#SYSCFG_EXTICR3_EXTI9_PF
 (0x00000050Uè

	)

9803 
	#SYSCFG_EXTICR3_EXTI9_PG
 (0x00000060Uè

	)

9808 
	#SYSCFG_EXTICR3_EXTI10_PA
 (0x00000000Uè

	)

9809 
	#SYSCFG_EXTICR3_EXTI10_PB
 (0x00000100Uè

	)

9810 
	#SYSCFG_EXTICR3_EXTI10_PC
 (0x00000200Uè

	)

9811 
	#SYSCFG_EXTICR3_EXTI10_PD
 (0x00000300Uè

	)

9812 
	#SYSCFG_EXTICR3_EXTI10_PE
 (0x00000400Uè

	)

9813 
	#SYSCFG_EXTICR3_EXTI10_PF
 (0x00000500Uè

	)

9818 
	#SYSCFG_EXTICR3_EXTI11_PA
 (0x00000000Uè

	)

9819 
	#SYSCFG_EXTICR3_EXTI11_PB
 (0x00001000Uè

	)

9820 
	#SYSCFG_EXTICR3_EXTI11_PC
 (0x00002000Uè

	)

9821 
	#SYSCFG_EXTICR3_EXTI11_PD
 (0x00003000Uè

	)

9822 
	#SYSCFG_EXTICR3_EXTI11_PE
 (0x00004000Uè

	)

9823 
	#SYSCFG_EXTICR3_EXTI11_PF
 (0x00005000Uè

	)

9826 
	#SYSCFG_EXTICR4_EXTI12_Pos
 (0U)

	)

9827 
	#SYSCFG_EXTICR4_EXTI12_Msk
 (0x7UL << 
SYSCFG_EXTICR4_EXTI12_Pos
è

	)

9828 
	#SYSCFG_EXTICR4_EXTI12
 
SYSCFG_EXTICR4_EXTI12_Msk


	)

9829 
	#SYSCFG_EXTICR4_EXTI13_Pos
 (4U)

	)

9830 
	#SYSCFG_EXTICR4_EXTI13_Msk
 (0x7UL << 
SYSCFG_EXTICR4_EXTI13_Pos
è

	)

9831 
	#SYSCFG_EXTICR4_EXTI13
 
SYSCFG_EXTICR4_EXTI13_Msk


	)

9832 
	#SYSCFG_EXTICR4_EXTI14_Pos
 (8U)

	)

9833 
	#SYSCFG_EXTICR4_EXTI14_Msk
 (0x7UL << 
SYSCFG_EXTICR4_EXTI14_Pos
è

	)

9834 
	#SYSCFG_EXTICR4_EXTI14
 
SYSCFG_EXTICR4_EXTI14_Msk


	)

9835 
	#SYSCFG_EXTICR4_EXTI15_Pos
 (12U)

	)

9836 
	#SYSCFG_EXTICR4_EXTI15_Msk
 (0x7UL << 
SYSCFG_EXTICR4_EXTI15_Pos
è

	)

9837 
	#SYSCFG_EXTICR4_EXTI15
 
SYSCFG_EXTICR4_EXTI15_Msk


	)

9842 
	#SYSCFG_EXTICR4_EXTI12_PA
 (0x00000000Uè

	)

9843 
	#SYSCFG_EXTICR4_EXTI12_PB
 (0x00000001Uè

	)

9844 
	#SYSCFG_EXTICR4_EXTI12_PC
 (0x00000002Uè

	)

9845 
	#SYSCFG_EXTICR4_EXTI12_PD
 (0x00000003Uè

	)

9846 
	#SYSCFG_EXTICR4_EXTI12_PE
 (0x00000004Uè

	)

9847 
	#SYSCFG_EXTICR4_EXTI12_PF
 (0x00000005Uè

	)

9852 
	#SYSCFG_EXTICR4_EXTI13_PA
 (0x00000000Uè

	)

9853 
	#SYSCFG_EXTICR4_EXTI13_PB
 (0x00000010Uè

	)

9854 
	#SYSCFG_EXTICR4_EXTI13_PC
 (0x00000020Uè

	)

9855 
	#SYSCFG_EXTICR4_EXTI13_PD
 (0x00000030Uè

	)

9856 
	#SYSCFG_EXTICR4_EXTI13_PE
 (0x00000040Uè

	)

9857 
	#SYSCFG_EXTICR4_EXTI13_PF
 (0x00000050Uè

	)

9862 
	#SYSCFG_EXTICR4_EXTI14_PA
 (0x00000000Uè

	)

9863 
	#SYSCFG_EXTICR4_EXTI14_PB
 (0x00000100Uè

	)

9864 
	#SYSCFG_EXTICR4_EXTI14_PC
 (0x00000200Uè

	)

9865 
	#SYSCFG_EXTICR4_EXTI14_PD
 (0x00000300Uè

	)

9866 
	#SYSCFG_EXTICR4_EXTI14_PE
 (0x00000400Uè

	)

9867 
	#SYSCFG_EXTICR4_EXTI14_PF
 (0x00000500Uè

	)

9872 
	#SYSCFG_EXTICR4_EXTI15_PA
 (0x00000000Uè

	)

9873 
	#SYSCFG_EXTICR4_EXTI15_PB
 (0x00001000Uè

	)

9874 
	#SYSCFG_EXTICR4_EXTI15_PC
 (0x00002000Uè

	)

9875 
	#SYSCFG_EXTICR4_EXTI15_PD
 (0x00003000Uè

	)

9876 
	#SYSCFG_EXTICR4_EXTI15_PE
 (0x00004000Uè

	)

9877 
	#SYSCFG_EXTICR4_EXTI15_PF
 (0x00005000Uè

	)

9880 
	#SYSCFG_SCSR_CCMER_Pos
 (0U)

	)

9881 
	#SYSCFG_SCSR_CCMER_Msk
 (0x1UL << 
SYSCFG_SCSR_CCMER_Pos
è

	)

9882 
	#SYSCFG_SCSR_CCMER
 
SYSCFG_SCSR_CCMER_Msk


	)

9883 
	#SYSCFG_SCSR_CCMBSY_Pos
 (1U)

	)

9884 
	#SYSCFG_SCSR_CCMBSY_Msk
 (0x1UL << 
SYSCFG_SCSR_CCMBSY_Pos
è

	)

9885 
	#SYSCFG_SCSR_CCMBSY
 
SYSCFG_SCSR_CCMBSY_Msk


	)

9888 
	#SYSCFG_CFGR2_CLL_Pos
 (0U)

	)

9889 
	#SYSCFG_CFGR2_CLL_Msk
 (0x1UL << 
SYSCFG_CFGR2_CLL_Pos
è

	)

9890 
	#SYSCFG_CFGR2_CLL
 
SYSCFG_CFGR2_CLL_Msk


	)

9891 
	#SYSCFG_CFGR2_SPL_Pos
 (1U)

	)

9892 
	#SYSCFG_CFGR2_SPL_Msk
 (0x1UL << 
SYSCFG_CFGR2_SPL_Pos
è

	)

9893 
	#SYSCFG_CFGR2_SPL
 
SYSCFG_CFGR2_SPL_Msk


	)

9894 
	#SYSCFG_CFGR2_PVDL_Pos
 (2U)

	)

9895 
	#SYSCFG_CFGR2_PVDL_Msk
 (0x1UL << 
SYSCFG_CFGR2_PVDL_Pos
è

	)

9896 
	#SYSCFG_CFGR2_PVDL
 
SYSCFG_CFGR2_PVDL_Msk


	)

9897 
	#SYSCFG_CFGR2_ECCL_Pos
 (3U)

	)

9898 
	#SYSCFG_CFGR2_ECCL_Msk
 (0x1UL << 
SYSCFG_CFGR2_ECCL_Pos
è

	)

9899 
	#SYSCFG_CFGR2_ECCL
 
SYSCFG_CFGR2_ECCL_Msk


	)

9900 
	#SYSCFG_CFGR2_SPF_Pos
 (8U)

	)

9901 
	#SYSCFG_CFGR2_SPF_Msk
 (0x1UL << 
SYSCFG_CFGR2_SPF_Pos
è

	)

9902 
	#SYSCFG_CFGR2_SPF
 
SYSCFG_CFGR2_SPF_Msk


	)

9905 
	#SYSCFG_SWPR_PAGE0_Pos
 (0U)

	)

9906 
	#SYSCFG_SWPR_PAGE0_Msk
 (
ušt32_t
)(0x1UL << 
SYSCFG_SWPR_PAGE0_Pos
è

	)

9907 
	#SYSCFG_SWPR_PAGE0
 (
ušt32_t
)(
SYSCFG_SWPR_PAGE0_Msk
è

	)

9908 
	#SYSCFG_SWPR_PAGE1_Pos
 (1U)

	)

9909 
	#SYSCFG_SWPR_PAGE1_Msk
 (
ušt32_t
)(0x1UL << 
SYSCFG_SWPR_PAGE1_Pos
è

	)

9910 
	#SYSCFG_SWPR_PAGE1
 (
ušt32_t
)(
SYSCFG_SWPR_PAGE1_Msk
è

	)

9911 
	#SYSCFG_SWPR_PAGE2_Pos
 (2U)

	)

9912 
	#SYSCFG_SWPR_PAGE2_Msk
 (
ušt32_t
)(0x1UL << 
SYSCFG_SWPR_PAGE2_Pos
è

	)

9913 
	#SYSCFG_SWPR_PAGE2
 (
ušt32_t
)(
SYSCFG_SWPR_PAGE2_Msk
è

	)

9914 
	#SYSCFG_SWPR_PAGE3_Pos
 (3U)

	)

9915 
	#SYSCFG_SWPR_PAGE3_Msk
 (
ušt32_t
)(0x1UL << 
SYSCFG_SWPR_PAGE3_Pos
è

	)

9916 
	#SYSCFG_SWPR_PAGE3
 (
ušt32_t
)(
SYSCFG_SWPR_PAGE3_Msk
è

	)

9917 
	#SYSCFG_SWPR_PAGE4_Pos
 (4U)

	)

9918 
	#SYSCFG_SWPR_PAGE4_Msk
 (
ušt32_t
)(0x1UL << 
SYSCFG_SWPR_PAGE4_Pos
è

	)

9919 
	#SYSCFG_SWPR_PAGE4
 (
ušt32_t
)(
SYSCFG_SWPR_PAGE4_Msk
è

	)

9920 
	#SYSCFG_SWPR_PAGE5_Pos
 (5U)

	)

9921 
	#SYSCFG_SWPR_PAGE5_Msk
 (
ušt32_t
)(0x1UL << 
SYSCFG_SWPR_PAGE5_Pos
è

	)

9922 
	#SYSCFG_SWPR_PAGE5
 (
ušt32_t
)(
SYSCFG_SWPR_PAGE5_Msk
è

	)

9923 
	#SYSCFG_SWPR_PAGE6_Pos
 (6U)

	)

9924 
	#SYSCFG_SWPR_PAGE6_Msk
 (
ušt32_t
)(0x1UL << 
SYSCFG_SWPR_PAGE6_Pos
è

	)

9925 
	#SYSCFG_SWPR_PAGE6
 (
ušt32_t
)(
SYSCFG_SWPR_PAGE6_Msk
è

	)

9926 
	#SYSCFG_SWPR_PAGE7_Pos
 (7U)

	)

9927 
	#SYSCFG_SWPR_PAGE7_Msk
 (
ušt32_t
)(0x1UL << 
SYSCFG_SWPR_PAGE7_Pos
è

	)

9928 
	#SYSCFG_SWPR_PAGE7
 (
ušt32_t
)(
SYSCFG_SWPR_PAGE7_Msk
è

	)

9929 
	#SYSCFG_SWPR_PAGE8_Pos
 (8U)

	)

9930 
	#SYSCFG_SWPR_PAGE8_Msk
 (
ušt32_t
)(0x1UL << 
SYSCFG_SWPR_PAGE8_Pos
è

	)

9931 
	#SYSCFG_SWPR_PAGE8
 (
ušt32_t
)(
SYSCFG_SWPR_PAGE8_Msk
è

	)

9932 
	#SYSCFG_SWPR_PAGE9_Pos
 (9U)

	)

9933 
	#SYSCFG_SWPR_PAGE9_Msk
 (
ušt32_t
)(0x1UL << 
SYSCFG_SWPR_PAGE9_Pos
è

	)

9934 
	#SYSCFG_SWPR_PAGE9
 (
ušt32_t
)(
SYSCFG_SWPR_PAGE9_Msk
è

	)

9936 
	#SYSCFG_SKR_KEY_Pos
 (0U)

	)

9937 
	#SYSCFG_SKR_KEY_Msk
 (0xFFUL << 
SYSCFG_SKR_KEY_Pos
è

	)

9938 
	#SYSCFG_SKR_KEY
 
SYSCFG_SKR_KEY_Msk


	)

9946 
	#TIM_CR1_CEN_Pos
 (0U)

	)

9947 
	#TIM_CR1_CEN_Msk
 (0x1UL << 
TIM_CR1_CEN_Pos
è

	)

9948 
	#TIM_CR1_CEN
 
TIM_CR1_CEN_Msk


	)

9949 
	#TIM_CR1_UDIS_Pos
 (1U)

	)

9950 
	#TIM_CR1_UDIS_Msk
 (0x1UL << 
TIM_CR1_UDIS_Pos
è

	)

9951 
	#TIM_CR1_UDIS
 
TIM_CR1_UDIS_Msk


	)

9952 
	#TIM_CR1_URS_Pos
 (2U)

	)

9953 
	#TIM_CR1_URS_Msk
 (0x1UL << 
TIM_CR1_URS_Pos
è

	)

9954 
	#TIM_CR1_URS
 
TIM_CR1_URS_Msk


	)

9955 
	#TIM_CR1_OPM_Pos
 (3U)

	)

9956 
	#TIM_CR1_OPM_Msk
 (0x1UL << 
TIM_CR1_OPM_Pos
è

	)

9957 
	#TIM_CR1_OPM
 
TIM_CR1_OPM_Msk


	)

9958 
	#TIM_CR1_DIR_Pos
 (4U)

	)

9959 
	#TIM_CR1_DIR_Msk
 (0x1UL << 
TIM_CR1_DIR_Pos
è

	)

9960 
	#TIM_CR1_DIR
 
TIM_CR1_DIR_Msk


	)

9962 
	#TIM_CR1_CMS_Pos
 (5U)

	)

9963 
	#TIM_CR1_CMS_Msk
 (0x3UL << 
TIM_CR1_CMS_Pos
è

	)

9964 
	#TIM_CR1_CMS
 
TIM_CR1_CMS_Msk


	)

9965 
	#TIM_CR1_CMS_0
 (0x1UL << 
TIM_CR1_CMS_Pos
è

	)

9966 
	#TIM_CR1_CMS_1
 (0x2UL << 
TIM_CR1_CMS_Pos
è

	)

9968 
	#TIM_CR1_ARPE_Pos
 (7U)

	)

9969 
	#TIM_CR1_ARPE_Msk
 (0x1UL << 
TIM_CR1_ARPE_Pos
è

	)

9970 
	#TIM_CR1_ARPE
 
TIM_CR1_ARPE_Msk


	)

9972 
	#TIM_CR1_CKD_Pos
 (8U)

	)

9973 
	#TIM_CR1_CKD_Msk
 (0x3UL << 
TIM_CR1_CKD_Pos
è

	)

9974 
	#TIM_CR1_CKD
 
TIM_CR1_CKD_Msk


	)

9975 
	#TIM_CR1_CKD_0
 (0x1UL << 
TIM_CR1_CKD_Pos
è

	)

9976 
	#TIM_CR1_CKD_1
 (0x2UL << 
TIM_CR1_CKD_Pos
è

	)

9978 
	#TIM_CR1_UIFREMAP_Pos
 (11U)

	)

9979 
	#TIM_CR1_UIFREMAP_Msk
 (0x1UL << 
TIM_CR1_UIFREMAP_Pos
è

	)

9980 
	#TIM_CR1_UIFREMAP
 
TIM_CR1_UIFREMAP_Msk


	)

9982 
	#TIM_CR1_DITHEN_Pos
 (12U)

	)

9983 
	#TIM_CR1_DITHEN_Msk
 (0x1UL << 
TIM_CR1_DITHEN_Pos
è

	)

9984 
	#TIM_CR1_DITHEN
 
TIM_CR1_DITHEN_Msk


	)

9987 
	#TIM_CR2_CCPC_Pos
 (0U)

	)

9988 
	#TIM_CR2_CCPC_Msk
 (0x1UL << 
TIM_CR2_CCPC_Pos
è

	)

9989 
	#TIM_CR2_CCPC
 
TIM_CR2_CCPC_Msk


	)

9990 
	#TIM_CR2_CCUS_Pos
 (2U)

	)

9991 
	#TIM_CR2_CCUS_Msk
 (0x1UL << 
TIM_CR2_CCUS_Pos
è

	)

9992 
	#TIM_CR2_CCUS
 
TIM_CR2_CCUS_Msk


	)

9993 
	#TIM_CR2_CCDS_Pos
 (3U)

	)

9994 
	#TIM_CR2_CCDS_Msk
 (0x1UL << 
TIM_CR2_CCDS_Pos
è

	)

9995 
	#TIM_CR2_CCDS
 
TIM_CR2_CCDS_Msk


	)

9997 
	#TIM_CR2_MMS_Pos
 (4U)

	)

9998 
	#TIM_CR2_MMS_Msk
 (0x200007UL << 
TIM_CR2_MMS_Pos
è

	)

9999 
	#TIM_CR2_MMS
 
TIM_CR2_MMS_Msk


	)

10000 
	#TIM_CR2_MMS_0
 (0x000001UL << 
TIM_CR2_MMS_Pos
è

	)

10001 
	#TIM_CR2_MMS_1
 (0x000002UL << 
TIM_CR2_MMS_Pos
è

	)

10002 
	#TIM_CR2_MMS_2
 (0x000004UL << 
TIM_CR2_MMS_Pos
è

	)

10003 
	#TIM_CR2_MMS_3
 (0x200000UL << 
TIM_CR2_MMS_Pos
è

	)

10005 
	#TIM_CR2_TI1S_Pos
 (7U)

	)

10006 
	#TIM_CR2_TI1S_Msk
 (0x1UL << 
TIM_CR2_TI1S_Pos
è

	)

10007 
	#TIM_CR2_TI1S
 
TIM_CR2_TI1S_Msk


	)

10008 
	#TIM_CR2_OIS1_Pos
 (8U)

	)

10009 
	#TIM_CR2_OIS1_Msk
 (0x1UL << 
TIM_CR2_OIS1_Pos
è

	)

10010 
	#TIM_CR2_OIS1
 
TIM_CR2_OIS1_Msk


	)

10011 
	#TIM_CR2_OIS1N_Pos
 (9U)

	)

10012 
	#TIM_CR2_OIS1N_Msk
 (0x1UL << 
TIM_CR2_OIS1N_Pos
è

	)

10013 
	#TIM_CR2_OIS1N
 
TIM_CR2_OIS1N_Msk


	)

10014 
	#TIM_CR2_OIS2_Pos
 (10U)

	)

10015 
	#TIM_CR2_OIS2_Msk
 (0x1UL << 
TIM_CR2_OIS2_Pos
è

	)

10016 
	#TIM_CR2_OIS2
 
TIM_CR2_OIS2_Msk


	)

10017 
	#TIM_CR2_OIS2N_Pos
 (11U)

	)

10018 
	#TIM_CR2_OIS2N_Msk
 (0x1UL << 
TIM_CR2_OIS2N_Pos
è

	)

10019 
	#TIM_CR2_OIS2N
 
TIM_CR2_OIS2N_Msk


	)

10020 
	#TIM_CR2_OIS3_Pos
 (12U)

	)

10021 
	#TIM_CR2_OIS3_Msk
 (0x1UL << 
TIM_CR2_OIS3_Pos
è

	)

10022 
	#TIM_CR2_OIS3
 
TIM_CR2_OIS3_Msk


	)

10023 
	#TIM_CR2_OIS3N_Pos
 (13U)

	)

10024 
	#TIM_CR2_OIS3N_Msk
 (0x1UL << 
TIM_CR2_OIS3N_Pos
è

	)

10025 
	#TIM_CR2_OIS3N
 
TIM_CR2_OIS3N_Msk


	)

10026 
	#TIM_CR2_OIS4_Pos
 (14U)

	)

10027 
	#TIM_CR2_OIS4_Msk
 (0x1UL << 
TIM_CR2_OIS4_Pos
è

	)

10028 
	#TIM_CR2_OIS4
 
TIM_CR2_OIS4_Msk


	)

10029 
	#TIM_CR2_OIS4N_Pos
 (15U)

	)

10030 
	#TIM_CR2_OIS4N_Msk
 (0x1UL << 
TIM_CR2_OIS4N_Pos
è

	)

10031 
	#TIM_CR2_OIS4N
 
TIM_CR2_OIS4N_Msk


	)

10032 
	#TIM_CR2_OIS5_Pos
 (16U)

	)

10033 
	#TIM_CR2_OIS5_Msk
 (0x1UL << 
TIM_CR2_OIS5_Pos
è

	)

10034 
	#TIM_CR2_OIS5
 
TIM_CR2_OIS5_Msk


	)

10035 
	#TIM_CR2_OIS6_Pos
 (18U)

	)

10036 
	#TIM_CR2_OIS6_Msk
 (0x1UL << 
TIM_CR2_OIS6_Pos
è

	)

10037 
	#TIM_CR2_OIS6
 
TIM_CR2_OIS6_Msk


	)

10039 
	#TIM_CR2_MMS2_Pos
 (20U)

	)

10040 
	#TIM_CR2_MMS2_Msk
 (0xFUL << 
TIM_CR2_MMS2_Pos
è

	)

10041 
	#TIM_CR2_MMS2
 
TIM_CR2_MMS2_Msk


	)

10042 
	#TIM_CR2_MMS2_0
 (0x1UL << 
TIM_CR2_MMS2_Pos
è

	)

10043 
	#TIM_CR2_MMS2_1
 (0x2UL << 
TIM_CR2_MMS2_Pos
è

	)

10044 
	#TIM_CR2_MMS2_2
 (0x4UL << 
TIM_CR2_MMS2_Pos
è

	)

10045 
	#TIM_CR2_MMS2_3
 (0x8UL << 
TIM_CR2_MMS2_Pos
è

	)

10048 
	#TIM_SMCR_SMS_Pos
 (0U)

	)

10049 
	#TIM_SMCR_SMS_Msk
 (0x10007UL << 
TIM_SMCR_SMS_Pos
è

	)

10050 
	#TIM_SMCR_SMS
 
TIM_SMCR_SMS_Msk


	)

10051 
	#TIM_SMCR_SMS_0
 (0x00001UL << 
TIM_SMCR_SMS_Pos
è

	)

10052 
	#TIM_SMCR_SMS_1
 (0x00002UL << 
TIM_SMCR_SMS_Pos
è

	)

10053 
	#TIM_SMCR_SMS_2
 (0x00004UL << 
TIM_SMCR_SMS_Pos
è

	)

10054 
	#TIM_SMCR_SMS_3
 (0x10000UL << 
TIM_SMCR_SMS_Pos
è

	)

10056 
	#TIM_SMCR_OCCS_Pos
 (3U)

	)

10057 
	#TIM_SMCR_OCCS_Msk
 (0x1UL << 
TIM_SMCR_OCCS_Pos
è

	)

10058 
	#TIM_SMCR_OCCS
 
TIM_SMCR_OCCS_Msk


	)

10060 
	#TIM_SMCR_TS_Pos
 (4U)

	)

10061 
	#TIM_SMCR_TS_Msk
 (0x30007UL << 
TIM_SMCR_TS_Pos
è

	)

10062 
	#TIM_SMCR_TS
 
TIM_SMCR_TS_Msk


	)

10063 
	#TIM_SMCR_TS_0
 (0x00001UL << 
TIM_SMCR_TS_Pos
è

	)

10064 
	#TIM_SMCR_TS_1
 (0x00002UL << 
TIM_SMCR_TS_Pos
è

	)

10065 
	#TIM_SMCR_TS_2
 (0x00004UL << 
TIM_SMCR_TS_Pos
è

	)

10066 
	#TIM_SMCR_TS_3
 (0x10000UL << 
TIM_SMCR_TS_Pos
è

	)

10067 
	#TIM_SMCR_TS_4
 (0x20000UL << 
TIM_SMCR_TS_Pos
è

	)

10069 
	#TIM_SMCR_MSM_Pos
 (7U)

	)

10070 
	#TIM_SMCR_MSM_Msk
 (0x1UL << 
TIM_SMCR_MSM_Pos
è

	)

10071 
	#TIM_SMCR_MSM
 
TIM_SMCR_MSM_Msk


	)

10073 
	#TIM_SMCR_ETF_Pos
 (8U)

	)

10074 
	#TIM_SMCR_ETF_Msk
 (0xFUL << 
TIM_SMCR_ETF_Pos
è

	)

10075 
	#TIM_SMCR_ETF
 
TIM_SMCR_ETF_Msk


	)

10076 
	#TIM_SMCR_ETF_0
 (0x1UL << 
TIM_SMCR_ETF_Pos
è

	)

10077 
	#TIM_SMCR_ETF_1
 (0x2UL << 
TIM_SMCR_ETF_Pos
è

	)

10078 
	#TIM_SMCR_ETF_2
 (0x4UL << 
TIM_SMCR_ETF_Pos
è

	)

10079 
	#TIM_SMCR_ETF_3
 (0x8UL << 
TIM_SMCR_ETF_Pos
è

	)

10081 
	#TIM_SMCR_ETPS_Pos
 (12U)

	)

10082 
	#TIM_SMCR_ETPS_Msk
 (0x3UL << 
TIM_SMCR_ETPS_Pos
è

	)

10083 
	#TIM_SMCR_ETPS
 
TIM_SMCR_ETPS_Msk


	)

10084 
	#TIM_SMCR_ETPS_0
 (0x1UL << 
TIM_SMCR_ETPS_Pos
è

	)

10085 
	#TIM_SMCR_ETPS_1
 (0x2UL << 
TIM_SMCR_ETPS_Pos
è

	)

10087 
	#TIM_SMCR_ECE_Pos
 (14U)

	)

10088 
	#TIM_SMCR_ECE_Msk
 (0x1UL << 
TIM_SMCR_ECE_Pos
è

	)

10089 
	#TIM_SMCR_ECE
 
TIM_SMCR_ECE_Msk


	)

10090 
	#TIM_SMCR_ETP_Pos
 (15U)

	)

10091 
	#TIM_SMCR_ETP_Msk
 (0x1UL << 
TIM_SMCR_ETP_Pos
è

	)

10092 
	#TIM_SMCR_ETP
 
TIM_SMCR_ETP_Msk


	)

10094 
	#TIM_SMCR_SMSPE_Pos
 (24U)

	)

10095 
	#TIM_SMCR_SMSPE_Msk
 (0x1UL << 
TIM_SMCR_SMSPE_Pos
è

	)

10096 
	#TIM_SMCR_SMSPE
 
TIM_SMCR_SMSPE_Msk


	)

10098 
	#TIM_SMCR_SMSPS_Pos
 (25U)

	)

10099 
	#TIM_SMCR_SMSPS_Msk
 (0x1UL << 
TIM_SMCR_SMSPS_Pos
è

	)

10100 
	#TIM_SMCR_SMSPS
 
TIM_SMCR_SMSPS_Msk


	)

10103 
	#TIM_DIER_UIE_Pos
 (0U)

	)

10104 
	#TIM_DIER_UIE_Msk
 (0x1UL << 
TIM_DIER_UIE_Pos
è

	)

10105 
	#TIM_DIER_UIE
 
TIM_DIER_UIE_Msk


	)

10106 
	#TIM_DIER_CC1IE_Pos
 (1U)

	)

10107 
	#TIM_DIER_CC1IE_Msk
 (0x1UL << 
TIM_DIER_CC1IE_Pos
è

	)

10108 
	#TIM_DIER_CC1IE
 
TIM_DIER_CC1IE_Msk


	)

10109 
	#TIM_DIER_CC2IE_Pos
 (2U)

	)

10110 
	#TIM_DIER_CC2IE_Msk
 (0x1UL << 
TIM_DIER_CC2IE_Pos
è

	)

10111 
	#TIM_DIER_CC2IE
 
TIM_DIER_CC2IE_Msk


	)

10112 
	#TIM_DIER_CC3IE_Pos
 (3U)

	)

10113 
	#TIM_DIER_CC3IE_Msk
 (0x1UL << 
TIM_DIER_CC3IE_Pos
è

	)

10114 
	#TIM_DIER_CC3IE
 
TIM_DIER_CC3IE_Msk


	)

10115 
	#TIM_DIER_CC4IE_Pos
 (4U)

	)

10116 
	#TIM_DIER_CC4IE_Msk
 (0x1UL << 
TIM_DIER_CC4IE_Pos
è

	)

10117 
	#TIM_DIER_CC4IE
 
TIM_DIER_CC4IE_Msk


	)

10118 
	#TIM_DIER_COMIE_Pos
 (5U)

	)

10119 
	#TIM_DIER_COMIE_Msk
 (0x1UL << 
TIM_DIER_COMIE_Pos
è

	)

10120 
	#TIM_DIER_COMIE
 
TIM_DIER_COMIE_Msk


	)

10121 
	#TIM_DIER_TIE_Pos
 (6U)

	)

10122 
	#TIM_DIER_TIE_Msk
 (0x1UL << 
TIM_DIER_TIE_Pos
è

	)

10123 
	#TIM_DIER_TIE
 
TIM_DIER_TIE_Msk


	)

10124 
	#TIM_DIER_BIE_Pos
 (7U)

	)

10125 
	#TIM_DIER_BIE_Msk
 (0x1UL << 
TIM_DIER_BIE_Pos
è

	)

10126 
	#TIM_DIER_BIE
 
TIM_DIER_BIE_Msk


	)

10127 
	#TIM_DIER_UDE_Pos
 (8U)

	)

10128 
	#TIM_DIER_UDE_Msk
 (0x1UL << 
TIM_DIER_UDE_Pos
è

	)

10129 
	#TIM_DIER_UDE
 
TIM_DIER_UDE_Msk


	)

10130 
	#TIM_DIER_CC1DE_Pos
 (9U)

	)

10131 
	#TIM_DIER_CC1DE_Msk
 (0x1UL << 
TIM_DIER_CC1DE_Pos
è

	)

10132 
	#TIM_DIER_CC1DE
 
TIM_DIER_CC1DE_Msk


	)

10133 
	#TIM_DIER_CC2DE_Pos
 (10U)

	)

10134 
	#TIM_DIER_CC2DE_Msk
 (0x1UL << 
TIM_DIER_CC2DE_Pos
è

	)

10135 
	#TIM_DIER_CC2DE
 
TIM_DIER_CC2DE_Msk


	)

10136 
	#TIM_DIER_CC3DE_Pos
 (11U)

	)

10137 
	#TIM_DIER_CC3DE_Msk
 (0x1UL << 
TIM_DIER_CC3DE_Pos
è

	)

10138 
	#TIM_DIER_CC3DE
 
TIM_DIER_CC3DE_Msk


	)

10139 
	#TIM_DIER_CC4DE_Pos
 (12U)

	)

10140 
	#TIM_DIER_CC4DE_Msk
 (0x1UL << 
TIM_DIER_CC4DE_Pos
è

	)

10141 
	#TIM_DIER_CC4DE
 
TIM_DIER_CC4DE_Msk


	)

10142 
	#TIM_DIER_COMDE_Pos
 (13U)

	)

10143 
	#TIM_DIER_COMDE_Msk
 (0x1UL << 
TIM_DIER_COMDE_Pos
è

	)

10144 
	#TIM_DIER_COMDE
 
TIM_DIER_COMDE_Msk


	)

10145 
	#TIM_DIER_TDE_Pos
 (14U)

	)

10146 
	#TIM_DIER_TDE_Msk
 (0x1UL << 
TIM_DIER_TDE_Pos
è

	)

10147 
	#TIM_DIER_TDE
 
TIM_DIER_TDE_Msk


	)

10148 
	#TIM_DIER_IDXIE_Pos
 (20U)

	)

10149 
	#TIM_DIER_IDXIE_Msk
 (0x1UL << 
TIM_DIER_IDXIE_Pos
è

	)

10150 
	#TIM_DIER_IDXIE
 
TIM_DIER_IDXIE_Msk


	)

10151 
	#TIM_DIER_DIRIE_Pos
 (21U)

	)

10152 
	#TIM_DIER_DIRIE_Msk
 (0x1UL << 
TIM_DIER_DIRIE_Pos
è

	)

10153 
	#TIM_DIER_DIRIE
 
TIM_DIER_DIRIE_Msk


	)

10154 
	#TIM_DIER_IERRIE_Pos
 (22U)

	)

10155 
	#TIM_DIER_IERRIE_Msk
 (0x1UL << 
TIM_DIER_IERRIE_Pos
è

	)

10156 
	#TIM_DIER_IERRIE
 
TIM_DIER_IERRIE_Msk


	)

10157 
	#TIM_DIER_TERRIE_Pos
 (23U)

	)

10158 
	#TIM_DIER_TERRIE_Msk
 (0x1UL << 
TIM_DIER_TERRIE_Pos
è

	)

10159 
	#TIM_DIER_TERRIE
 
TIM_DIER_TERRIE_Msk


	)

10162 
	#TIM_SR_UIF_Pos
 (0U)

	)

10163 
	#TIM_SR_UIF_Msk
 (0x1UL << 
TIM_SR_UIF_Pos
è

	)

10164 
	#TIM_SR_UIF
 
TIM_SR_UIF_Msk


	)

10165 
	#TIM_SR_CC1IF_Pos
 (1U)

	)

10166 
	#TIM_SR_CC1IF_Msk
 (0x1UL << 
TIM_SR_CC1IF_Pos
è

	)

10167 
	#TIM_SR_CC1IF
 
TIM_SR_CC1IF_Msk


	)

10168 
	#TIM_SR_CC2IF_Pos
 (2U)

	)

10169 
	#TIM_SR_CC2IF_Msk
 (0x1UL << 
TIM_SR_CC2IF_Pos
è

	)

10170 
	#TIM_SR_CC2IF
 
TIM_SR_CC2IF_Msk


	)

10171 
	#TIM_SR_CC3IF_Pos
 (3U)

	)

10172 
	#TIM_SR_CC3IF_Msk
 (0x1UL << 
TIM_SR_CC3IF_Pos
è

	)

10173 
	#TIM_SR_CC3IF
 
TIM_SR_CC3IF_Msk


	)

10174 
	#TIM_SR_CC4IF_Pos
 (4U)

	)

10175 
	#TIM_SR_CC4IF_Msk
 (0x1UL << 
TIM_SR_CC4IF_Pos
è

	)

10176 
	#TIM_SR_CC4IF
 
TIM_SR_CC4IF_Msk


	)

10177 
	#TIM_SR_COMIF_Pos
 (5U)

	)

10178 
	#TIM_SR_COMIF_Msk
 (0x1UL << 
TIM_SR_COMIF_Pos
è

	)

10179 
	#TIM_SR_COMIF
 
TIM_SR_COMIF_Msk


	)

10180 
	#TIM_SR_TIF_Pos
 (6U)

	)

10181 
	#TIM_SR_TIF_Msk
 (0x1UL << 
TIM_SR_TIF_Pos
è

	)

10182 
	#TIM_SR_TIF
 
TIM_SR_TIF_Msk


	)

10183 
	#TIM_SR_BIF_Pos
 (7U)

	)

10184 
	#TIM_SR_BIF_Msk
 (0x1UL << 
TIM_SR_BIF_Pos
è

	)

10185 
	#TIM_SR_BIF
 
TIM_SR_BIF_Msk


	)

10186 
	#TIM_SR_B2IF_Pos
 (8U)

	)

10187 
	#TIM_SR_B2IF_Msk
 (0x1UL << 
TIM_SR_B2IF_Pos
è

	)

10188 
	#TIM_SR_B2IF
 
TIM_SR_B2IF_Msk


	)

10189 
	#TIM_SR_CC1OF_Pos
 (9U)

	)

10190 
	#TIM_SR_CC1OF_Msk
 (0x1UL << 
TIM_SR_CC1OF_Pos
è

	)

10191 
	#TIM_SR_CC1OF
 
TIM_SR_CC1OF_Msk


	)

10192 
	#TIM_SR_CC2OF_Pos
 (10U)

	)

10193 
	#TIM_SR_CC2OF_Msk
 (0x1UL << 
TIM_SR_CC2OF_Pos
è

	)

10194 
	#TIM_SR_CC2OF
 
TIM_SR_CC2OF_Msk


	)

10195 
	#TIM_SR_CC3OF_Pos
 (11U)

	)

10196 
	#TIM_SR_CC3OF_Msk
 (0x1UL << 
TIM_SR_CC3OF_Pos
è

	)

10197 
	#TIM_SR_CC3OF
 
TIM_SR_CC3OF_Msk


	)

10198 
	#TIM_SR_CC4OF_Pos
 (12U)

	)

10199 
	#TIM_SR_CC4OF_Msk
 (0x1UL << 
TIM_SR_CC4OF_Pos
è

	)

10200 
	#TIM_SR_CC4OF
 
TIM_SR_CC4OF_Msk


	)

10201 
	#TIM_SR_SBIF_Pos
 (13U)

	)

10202 
	#TIM_SR_SBIF_Msk
 (0x1UL << 
TIM_SR_SBIF_Pos
è

	)

10203 
	#TIM_SR_SBIF
 
TIM_SR_SBIF_Msk


	)

10204 
	#TIM_SR_CC5IF_Pos
 (16U)

	)

10205 
	#TIM_SR_CC5IF_Msk
 (0x1UL << 
TIM_SR_CC5IF_Pos
è

	)

10206 
	#TIM_SR_CC5IF
 
TIM_SR_CC5IF_Msk


	)

10207 
	#TIM_SR_CC6IF_Pos
 (17U)

	)

10208 
	#TIM_SR_CC6IF_Msk
 (0x1UL << 
TIM_SR_CC6IF_Pos
è

	)

10209 
	#TIM_SR_CC6IF
 
TIM_SR_CC6IF_Msk


	)

10210 
	#TIM_SR_IDXF_Pos
 (20U)

	)

10211 
	#TIM_SR_IDXF_Msk
 (0x1UL << 
TIM_SR_IDXF_Pos
è

	)

10212 
	#TIM_SR_IDXF
 
TIM_SR_IDXF_Msk


	)

10213 
	#TIM_SR_DIRF_Pos
 (21U)

	)

10214 
	#TIM_SR_DIRF_Msk
 (0x1UL << 
TIM_SR_DIRF_Pos
è

	)

10215 
	#TIM_SR_DIRF
 
TIM_SR_DIRF_Msk


	)

10216 
	#TIM_SR_IERRF_Pos
 (22U)

	)

10217 
	#TIM_SR_IERRF_Msk
 (0x1UL << 
TIM_SR_IERRF_Pos
è

	)

10218 
	#TIM_SR_IERRF
 
TIM_SR_IERRF_Msk


	)

10219 
	#TIM_SR_TERRF_Pos
 (23U)

	)

10220 
	#TIM_SR_TERRF_Msk
 (0x1UL << 
TIM_SR_TERRF_Pos
è

	)

10221 
	#TIM_SR_TERRF
 
TIM_SR_TERRF_Msk


	)

10224 
	#TIM_EGR_UG_Pos
 (0U)

	)

10225 
	#TIM_EGR_UG_Msk
 (0x1UL << 
TIM_EGR_UG_Pos
è

	)

10226 
	#TIM_EGR_UG
 
TIM_EGR_UG_Msk


	)

10227 
	#TIM_EGR_CC1G_Pos
 (1U)

	)

10228 
	#TIM_EGR_CC1G_Msk
 (0x1UL << 
TIM_EGR_CC1G_Pos
è

	)

10229 
	#TIM_EGR_CC1G
 
TIM_EGR_CC1G_Msk


	)

10230 
	#TIM_EGR_CC2G_Pos
 (2U)

	)

10231 
	#TIM_EGR_CC2G_Msk
 (0x1UL << 
TIM_EGR_CC2G_Pos
è

	)

10232 
	#TIM_EGR_CC2G
 
TIM_EGR_CC2G_Msk


	)

10233 
	#TIM_EGR_CC3G_Pos
 (3U)

	)

10234 
	#TIM_EGR_CC3G_Msk
 (0x1UL << 
TIM_EGR_CC3G_Pos
è

	)

10235 
	#TIM_EGR_CC3G
 
TIM_EGR_CC3G_Msk


	)

10236 
	#TIM_EGR_CC4G_Pos
 (4U)

	)

10237 
	#TIM_EGR_CC4G_Msk
 (0x1UL << 
TIM_EGR_CC4G_Pos
è

	)

10238 
	#TIM_EGR_CC4G
 
TIM_EGR_CC4G_Msk


	)

10239 
	#TIM_EGR_COMG_Pos
 (5U)

	)

10240 
	#TIM_EGR_COMG_Msk
 (0x1UL << 
TIM_EGR_COMG_Pos
è

	)

10241 
	#TIM_EGR_COMG
 
TIM_EGR_COMG_Msk


	)

10242 
	#TIM_EGR_TG_Pos
 (6U)

	)

10243 
	#TIM_EGR_TG_Msk
 (0x1UL << 
TIM_EGR_TG_Pos
è

	)

10244 
	#TIM_EGR_TG
 
TIM_EGR_TG_Msk


	)

10245 
	#TIM_EGR_BG_Pos
 (7U)

	)

10246 
	#TIM_EGR_BG_Msk
 (0x1UL << 
TIM_EGR_BG_Pos
è

	)

10247 
	#TIM_EGR_BG
 
TIM_EGR_BG_Msk


	)

10248 
	#TIM_EGR_B2G_Pos
 (8U)

	)

10249 
	#TIM_EGR_B2G_Msk
 (0x1UL << 
TIM_EGR_B2G_Pos
è

	)

10250 
	#TIM_EGR_B2G
 
TIM_EGR_B2G_Msk


	)

10254 
	#TIM_CCMR1_CC1S_Pos
 (0U)

	)

10255 
	#TIM_CCMR1_CC1S_Msk
 (0x3UL << 
TIM_CCMR1_CC1S_Pos
è

	)

10256 
	#TIM_CCMR1_CC1S
 
TIM_CCMR1_CC1S_Msk


	)

10257 
	#TIM_CCMR1_CC1S_0
 (0x1UL << 
TIM_CCMR1_CC1S_Pos
è

	)

10258 
	#TIM_CCMR1_CC1S_1
 (0x2UL << 
TIM_CCMR1_CC1S_Pos
è

	)

10260 
	#TIM_CCMR1_OC1FE_Pos
 (2U)

	)

10261 
	#TIM_CCMR1_OC1FE_Msk
 (0x1UL << 
TIM_CCMR1_OC1FE_Pos
è

	)

10262 
	#TIM_CCMR1_OC1FE
 
TIM_CCMR1_OC1FE_Msk


	)

10263 
	#TIM_CCMR1_OC1PE_Pos
 (3U)

	)

10264 
	#TIM_CCMR1_OC1PE_Msk
 (0x1UL << 
TIM_CCMR1_OC1PE_Pos
è

	)

10265 
	#TIM_CCMR1_OC1PE
 
TIM_CCMR1_OC1PE_Msk


	)

10267 
	#TIM_CCMR1_OC1M_Pos
 (4U)

	)

10268 
	#TIM_CCMR1_OC1M_Msk
 (0x1007UL << 
TIM_CCMR1_OC1M_Pos
è

	)

10269 
	#TIM_CCMR1_OC1M
 
TIM_CCMR1_OC1M_Msk


	)

10270 
	#TIM_CCMR1_OC1M_0
 (0x0001UL << 
TIM_CCMR1_OC1M_Pos
è

	)

10271 
	#TIM_CCMR1_OC1M_1
 (0x0002UL << 
TIM_CCMR1_OC1M_Pos
è

	)

10272 
	#TIM_CCMR1_OC1M_2
 (0x0004UL << 
TIM_CCMR1_OC1M_Pos
è

	)

10273 
	#TIM_CCMR1_OC1M_3
 (0x1000UL << 
TIM_CCMR1_OC1M_Pos
è

	)

10275 
	#TIM_CCMR1_OC1CE_Pos
 (7U)

	)

10276 
	#TIM_CCMR1_OC1CE_Msk
 (0x1UL << 
TIM_CCMR1_OC1CE_Pos
è

	)

10277 
	#TIM_CCMR1_OC1CE
 
TIM_CCMR1_OC1CE_Msk


	)

10279 
	#TIM_CCMR1_CC2S_Pos
 (8U)

	)

10280 
	#TIM_CCMR1_CC2S_Msk
 (0x3UL << 
TIM_CCMR1_CC2S_Pos
è

	)

10281 
	#TIM_CCMR1_CC2S
 
TIM_CCMR1_CC2S_Msk


	)

10282 
	#TIM_CCMR1_CC2S_0
 (0x1UL << 
TIM_CCMR1_CC2S_Pos
è

	)

10283 
	#TIM_CCMR1_CC2S_1
 (0x2UL << 
TIM_CCMR1_CC2S_Pos
è

	)

10285 
	#TIM_CCMR1_OC2FE_Pos
 (10U)

	)

10286 
	#TIM_CCMR1_OC2FE_Msk
 (0x1UL << 
TIM_CCMR1_OC2FE_Pos
è

	)

10287 
	#TIM_CCMR1_OC2FE
 
TIM_CCMR1_OC2FE_Msk


	)

10288 
	#TIM_CCMR1_OC2PE_Pos
 (11U)

	)

10289 
	#TIM_CCMR1_OC2PE_Msk
 (0x1UL << 
TIM_CCMR1_OC2PE_Pos
è

	)

10290 
	#TIM_CCMR1_OC2PE
 
TIM_CCMR1_OC2PE_Msk


	)

10292 
	#TIM_CCMR1_OC2M_Pos
 (12U)

	)

10293 
	#TIM_CCMR1_OC2M_Msk
 (0x1007UL << 
TIM_CCMR1_OC2M_Pos
è

	)

10294 
	#TIM_CCMR1_OC2M
 
TIM_CCMR1_OC2M_Msk


	)

10295 
	#TIM_CCMR1_OC2M_0
 (0x0001UL << 
TIM_CCMR1_OC2M_Pos
è

	)

10296 
	#TIM_CCMR1_OC2M_1
 (0x0002UL << 
TIM_CCMR1_OC2M_Pos
è

	)

10297 
	#TIM_CCMR1_OC2M_2
 (0x0004UL << 
TIM_CCMR1_OC2M_Pos
è

	)

10298 
	#TIM_CCMR1_OC2M_3
 (0x1000UL << 
TIM_CCMR1_OC2M_Pos
è

	)

10300 
	#TIM_CCMR1_OC2CE_Pos
 (15U)

	)

10301 
	#TIM_CCMR1_OC2CE_Msk
 (0x1UL << 
TIM_CCMR1_OC2CE_Pos
è

	)

10302 
	#TIM_CCMR1_OC2CE
 
TIM_CCMR1_OC2CE_Msk


	)

10305 
	#TIM_CCMR1_IC1PSC_Pos
 (2U)

	)

10306 
	#TIM_CCMR1_IC1PSC_Msk
 (0x3UL << 
TIM_CCMR1_IC1PSC_Pos
è

	)

10307 
	#TIM_CCMR1_IC1PSC
 
TIM_CCMR1_IC1PSC_Msk


	)

10308 
	#TIM_CCMR1_IC1PSC_0
 (0x1UL << 
TIM_CCMR1_IC1PSC_Pos
è

	)

10309 
	#TIM_CCMR1_IC1PSC_1
 (0x2UL << 
TIM_CCMR1_IC1PSC_Pos
è

	)

10311 
	#TIM_CCMR1_IC1F_Pos
 (4U)

	)

10312 
	#TIM_CCMR1_IC1F_Msk
 (0xFUL << 
TIM_CCMR1_IC1F_Pos
è

	)

10313 
	#TIM_CCMR1_IC1F
 
TIM_CCMR1_IC1F_Msk


	)

10314 
	#TIM_CCMR1_IC1F_0
 (0x1UL << 
TIM_CCMR1_IC1F_Pos
è

	)

10315 
	#TIM_CCMR1_IC1F_1
 (0x2UL << 
TIM_CCMR1_IC1F_Pos
è

	)

10316 
	#TIM_CCMR1_IC1F_2
 (0x4UL << 
TIM_CCMR1_IC1F_Pos
è

	)

10317 
	#TIM_CCMR1_IC1F_3
 (0x8UL << 
TIM_CCMR1_IC1F_Pos
è

	)

10319 
	#TIM_CCMR1_IC2PSC_Pos
 (10U)

	)

10320 
	#TIM_CCMR1_IC2PSC_Msk
 (0x3UL << 
TIM_CCMR1_IC2PSC_Pos
è

	)

10321 
	#TIM_CCMR1_IC2PSC
 
TIM_CCMR1_IC2PSC_Msk


	)

10322 
	#TIM_CCMR1_IC2PSC_0
 (0x1UL << 
TIM_CCMR1_IC2PSC_Pos
è

	)

10323 
	#TIM_CCMR1_IC2PSC_1
 (0x2UL << 
TIM_CCMR1_IC2PSC_Pos
è

	)

10325 
	#TIM_CCMR1_IC2F_Pos
 (12U)

	)

10326 
	#TIM_CCMR1_IC2F_Msk
 (0xFUL << 
TIM_CCMR1_IC2F_Pos
è

	)

10327 
	#TIM_CCMR1_IC2F
 
TIM_CCMR1_IC2F_Msk


	)

10328 
	#TIM_CCMR1_IC2F_0
 (0x1UL << 
TIM_CCMR1_IC2F_Pos
è

	)

10329 
	#TIM_CCMR1_IC2F_1
 (0x2UL << 
TIM_CCMR1_IC2F_Pos
è

	)

10330 
	#TIM_CCMR1_IC2F_2
 (0x4UL << 
TIM_CCMR1_IC2F_Pos
è

	)

10331 
	#TIM_CCMR1_IC2F_3
 (0x8UL << 
TIM_CCMR1_IC2F_Pos
è

	)

10334 
	#TIM_CCMR2_CC3S_Pos
 (0U)

	)

10335 
	#TIM_CCMR2_CC3S_Msk
 (0x3UL << 
TIM_CCMR2_CC3S_Pos
è

	)

10336 
	#TIM_CCMR2_CC3S
 
TIM_CCMR2_CC3S_Msk


	)

10337 
	#TIM_CCMR2_CC3S_0
 (0x1UL << 
TIM_CCMR2_CC3S_Pos
è

	)

10338 
	#TIM_CCMR2_CC3S_1
 (0x2UL << 
TIM_CCMR2_CC3S_Pos
è

	)

10340 
	#TIM_CCMR2_OC3FE_Pos
 (2U)

	)

10341 
	#TIM_CCMR2_OC3FE_Msk
 (0x1UL << 
TIM_CCMR2_OC3FE_Pos
è

	)

10342 
	#TIM_CCMR2_OC3FE
 
TIM_CCMR2_OC3FE_Msk


	)

10343 
	#TIM_CCMR2_OC3PE_Pos
 (3U)

	)

10344 
	#TIM_CCMR2_OC3PE_Msk
 (0x1UL << 
TIM_CCMR2_OC3PE_Pos
è

	)

10345 
	#TIM_CCMR2_OC3PE
 
TIM_CCMR2_OC3PE_Msk


	)

10347 
	#TIM_CCMR2_OC3M_Pos
 (4U)

	)

10348 
	#TIM_CCMR2_OC3M_Msk
 (0x1007UL << 
TIM_CCMR2_OC3M_Pos
è

	)

10349 
	#TIM_CCMR2_OC3M
 
TIM_CCMR2_OC3M_Msk


	)

10350 
	#TIM_CCMR2_OC3M_0
 (0x0001UL << 
TIM_CCMR2_OC3M_Pos
è

	)

10351 
	#TIM_CCMR2_OC3M_1
 (0x0002UL << 
TIM_CCMR2_OC3M_Pos
è

	)

10352 
	#TIM_CCMR2_OC3M_2
 (0x0004UL << 
TIM_CCMR2_OC3M_Pos
è

	)

10353 
	#TIM_CCMR2_OC3M_3
 (0x1000UL << 
TIM_CCMR2_OC3M_Pos
è

	)

10355 
	#TIM_CCMR2_OC3CE_Pos
 (7U)

	)

10356 
	#TIM_CCMR2_OC3CE_Msk
 (0x1UL << 
TIM_CCMR2_OC3CE_Pos
è

	)

10357 
	#TIM_CCMR2_OC3CE
 
TIM_CCMR2_OC3CE_Msk


	)

10359 
	#TIM_CCMR2_CC4S_Pos
 (8U)

	)

10360 
	#TIM_CCMR2_CC4S_Msk
 (0x3UL << 
TIM_CCMR2_CC4S_Pos
è

	)

10361 
	#TIM_CCMR2_CC4S
 
TIM_CCMR2_CC4S_Msk


	)

10362 
	#TIM_CCMR2_CC4S_0
 (0x1UL << 
TIM_CCMR2_CC4S_Pos
è

	)

10363 
	#TIM_CCMR2_CC4S_1
 (0x2UL << 
TIM_CCMR2_CC4S_Pos
è

	)

10365 
	#TIM_CCMR2_OC4FE_Pos
 (10U)

	)

10366 
	#TIM_CCMR2_OC4FE_Msk
 (0x1UL << 
TIM_CCMR2_OC4FE_Pos
è

	)

10367 
	#TIM_CCMR2_OC4FE
 
TIM_CCMR2_OC4FE_Msk


	)

10368 
	#TIM_CCMR2_OC4PE_Pos
 (11U)

	)

10369 
	#TIM_CCMR2_OC4PE_Msk
 (0x1UL << 
TIM_CCMR2_OC4PE_Pos
è

	)

10370 
	#TIM_CCMR2_OC4PE
 
TIM_CCMR2_OC4PE_Msk


	)

10372 
	#TIM_CCMR2_OC4M_Pos
 (12U)

	)

10373 
	#TIM_CCMR2_OC4M_Msk
 (0x1007UL << 
TIM_CCMR2_OC4M_Pos
è

	)

10374 
	#TIM_CCMR2_OC4M
 
TIM_CCMR2_OC4M_Msk


	)

10375 
	#TIM_CCMR2_OC4M_0
 (0x0001UL << 
TIM_CCMR2_OC4M_Pos
è

	)

10376 
	#TIM_CCMR2_OC4M_1
 (0x0002UL << 
TIM_CCMR2_OC4M_Pos
è

	)

10377 
	#TIM_CCMR2_OC4M_2
 (0x0004UL << 
TIM_CCMR2_OC4M_Pos
è

	)

10378 
	#TIM_CCMR2_OC4M_3
 (0x1000UL << 
TIM_CCMR2_OC4M_Pos
è

	)

10380 
	#TIM_CCMR2_OC4CE_Pos
 (15U)

	)

10381 
	#TIM_CCMR2_OC4CE_Msk
 (0x1UL << 
TIM_CCMR2_OC4CE_Pos
è

	)

10382 
	#TIM_CCMR2_OC4CE
 
TIM_CCMR2_OC4CE_Msk


	)

10385 
	#TIM_CCMR2_IC3PSC_Pos
 (2U)

	)

10386 
	#TIM_CCMR2_IC3PSC_Msk
 (0x3UL << 
TIM_CCMR2_IC3PSC_Pos
è

	)

10387 
	#TIM_CCMR2_IC3PSC
 
TIM_CCMR2_IC3PSC_Msk


	)

10388 
	#TIM_CCMR2_IC3PSC_0
 (0x1UL << 
TIM_CCMR2_IC3PSC_Pos
è

	)

10389 
	#TIM_CCMR2_IC3PSC_1
 (0x2UL << 
TIM_CCMR2_IC3PSC_Pos
è

	)

10391 
	#TIM_CCMR2_IC3F_Pos
 (4U)

	)

10392 
	#TIM_CCMR2_IC3F_Msk
 (0xFUL << 
TIM_CCMR2_IC3F_Pos
è

	)

10393 
	#TIM_CCMR2_IC3F
 
TIM_CCMR2_IC3F_Msk


	)

10394 
	#TIM_CCMR2_IC3F_0
 (0x1UL << 
TIM_CCMR2_IC3F_Pos
è

	)

10395 
	#TIM_CCMR2_IC3F_1
 (0x2UL << 
TIM_CCMR2_IC3F_Pos
è

	)

10396 
	#TIM_CCMR2_IC3F_2
 (0x4UL << 
TIM_CCMR2_IC3F_Pos
è

	)

10397 
	#TIM_CCMR2_IC3F_3
 (0x8UL << 
TIM_CCMR2_IC3F_Pos
è

	)

10399 
	#TIM_CCMR2_IC4PSC_Pos
 (10U)

	)

10400 
	#TIM_CCMR2_IC4PSC_Msk
 (0x3UL << 
TIM_CCMR2_IC4PSC_Pos
è

	)

10401 
	#TIM_CCMR2_IC4PSC
 
TIM_CCMR2_IC4PSC_Msk


	)

10402 
	#TIM_CCMR2_IC4PSC_0
 (0x1UL << 
TIM_CCMR2_IC4PSC_Pos
è

	)

10403 
	#TIM_CCMR2_IC4PSC_1
 (0x2UL << 
TIM_CCMR2_IC4PSC_Pos
è

	)

10405 
	#TIM_CCMR2_IC4F_Pos
 (12U)

	)

10406 
	#TIM_CCMR2_IC4F_Msk
 (0xFUL << 
TIM_CCMR2_IC4F_Pos
è

	)

10407 
	#TIM_CCMR2_IC4F
 
TIM_CCMR2_IC4F_Msk


	)

10408 
	#TIM_CCMR2_IC4F_0
 (0x1UL << 
TIM_CCMR2_IC4F_Pos
è

	)

10409 
	#TIM_CCMR2_IC4F_1
 (0x2UL << 
TIM_CCMR2_IC4F_Pos
è

	)

10410 
	#TIM_CCMR2_IC4F_2
 (0x4UL << 
TIM_CCMR2_IC4F_Pos
è

	)

10411 
	#TIM_CCMR2_IC4F_3
 (0x8UL << 
TIM_CCMR2_IC4F_Pos
è

	)

10414 
	#TIM_CCMR3_OC5FE_Pos
 (2U)

	)

10415 
	#TIM_CCMR3_OC5FE_Msk
 (0x1UL << 
TIM_CCMR3_OC5FE_Pos
è

	)

10416 
	#TIM_CCMR3_OC5FE
 
TIM_CCMR3_OC5FE_Msk


	)

10417 
	#TIM_CCMR3_OC5PE_Pos
 (3U)

	)

10418 
	#TIM_CCMR3_OC5PE_Msk
 (0x1UL << 
TIM_CCMR3_OC5PE_Pos
è

	)

10419 
	#TIM_CCMR3_OC5PE
 
TIM_CCMR3_OC5PE_Msk


	)

10421 
	#TIM_CCMR3_OC5M_Pos
 (4U)

	)

10422 
	#TIM_CCMR3_OC5M_Msk
 (0x1007UL << 
TIM_CCMR3_OC5M_Pos
è

	)

10423 
	#TIM_CCMR3_OC5M
 
TIM_CCMR3_OC5M_Msk


	)

10424 
	#TIM_CCMR3_OC5M_0
 (0x0001UL << 
TIM_CCMR3_OC5M_Pos
è

	)

10425 
	#TIM_CCMR3_OC5M_1
 (0x0002UL << 
TIM_CCMR3_OC5M_Pos
è

	)

10426 
	#TIM_CCMR3_OC5M_2
 (0x0004UL << 
TIM_CCMR3_OC5M_Pos
è

	)

10427 
	#TIM_CCMR3_OC5M_3
 (0x1000UL << 
TIM_CCMR3_OC5M_Pos
è

	)

10429 
	#TIM_CCMR3_OC5CE_Pos
 (7U)

	)

10430 
	#TIM_CCMR3_OC5CE_Msk
 (0x1UL << 
TIM_CCMR3_OC5CE_Pos
è

	)

10431 
	#TIM_CCMR3_OC5CE
 
TIM_CCMR3_OC5CE_Msk


	)

10433 
	#TIM_CCMR3_OC6FE_Pos
 (10U)

	)

10434 
	#TIM_CCMR3_OC6FE_Msk
 (0x1UL << 
TIM_CCMR3_OC6FE_Pos
è

	)

10435 
	#TIM_CCMR3_OC6FE
 
TIM_CCMR3_OC6FE_Msk


	)

10436 
	#TIM_CCMR3_OC6PE_Pos
 (11U)

	)

10437 
	#TIM_CCMR3_OC6PE_Msk
 (0x1UL << 
TIM_CCMR3_OC6PE_Pos
è

	)

10438 
	#TIM_CCMR3_OC6PE
 
TIM_CCMR3_OC6PE_Msk


	)

10440 
	#TIM_CCMR3_OC6M_Pos
 (12U)

	)

10441 
	#TIM_CCMR3_OC6M_Msk
 (0x1007UL << 
TIM_CCMR3_OC6M_Pos
è

	)

10442 
	#TIM_CCMR3_OC6M
 
TIM_CCMR3_OC6M_Msk


	)

10443 
	#TIM_CCMR3_OC6M_0
 (0x0001UL << 
TIM_CCMR3_OC6M_Pos
è

	)

10444 
	#TIM_CCMR3_OC6M_1
 (0x0002UL << 
TIM_CCMR3_OC6M_Pos
è

	)

10445 
	#TIM_CCMR3_OC6M_2
 (0x0004UL << 
TIM_CCMR3_OC6M_Pos
è

	)

10446 
	#TIM_CCMR3_OC6M_3
 (0x1000UL << 
TIM_CCMR3_OC6M_Pos
è

	)

10448 
	#TIM_CCMR3_OC6CE_Pos
 (15U)

	)

10449 
	#TIM_CCMR3_OC6CE_Msk
 (0x1UL << 
TIM_CCMR3_OC6CE_Pos
è

	)

10450 
	#TIM_CCMR3_OC6CE
 
TIM_CCMR3_OC6CE_Msk


	)

10453 
	#TIM_CCER_CC1E_Pos
 (0U)

	)

10454 
	#TIM_CCER_CC1E_Msk
 (0x1UL << 
TIM_CCER_CC1E_Pos
è

	)

10455 
	#TIM_CCER_CC1E
 
TIM_CCER_CC1E_Msk


	)

10456 
	#TIM_CCER_CC1P_Pos
 (1U)

	)

10457 
	#TIM_CCER_CC1P_Msk
 (0x1UL << 
TIM_CCER_CC1P_Pos
è

	)

10458 
	#TIM_CCER_CC1P
 
TIM_CCER_CC1P_Msk


	)

10459 
	#TIM_CCER_CC1NE_Pos
 (2U)

	)

10460 
	#TIM_CCER_CC1NE_Msk
 (0x1UL << 
TIM_CCER_CC1NE_Pos
è

	)

10461 
	#TIM_CCER_CC1NE
 
TIM_CCER_CC1NE_Msk


	)

10462 
	#TIM_CCER_CC1NP_Pos
 (3U)

	)

10463 
	#TIM_CCER_CC1NP_Msk
 (0x1UL << 
TIM_CCER_CC1NP_Pos
è

	)

10464 
	#TIM_CCER_CC1NP
 
TIM_CCER_CC1NP_Msk


	)

10465 
	#TIM_CCER_CC2E_Pos
 (4U)

	)

10466 
	#TIM_CCER_CC2E_Msk
 (0x1UL << 
TIM_CCER_CC2E_Pos
è

	)

10467 
	#TIM_CCER_CC2E
 
TIM_CCER_CC2E_Msk


	)

10468 
	#TIM_CCER_CC2P_Pos
 (5U)

	)

10469 
	#TIM_CCER_CC2P_Msk
 (0x1UL << 
TIM_CCER_CC2P_Pos
è

	)

10470 
	#TIM_CCER_CC2P
 
TIM_CCER_CC2P_Msk


	)

10471 
	#TIM_CCER_CC2NE_Pos
 (6U)

	)

10472 
	#TIM_CCER_CC2NE_Msk
 (0x1UL << 
TIM_CCER_CC2NE_Pos
è

	)

10473 
	#TIM_CCER_CC2NE
 
TIM_CCER_CC2NE_Msk


	)

10474 
	#TIM_CCER_CC2NP_Pos
 (7U)

	)

10475 
	#TIM_CCER_CC2NP_Msk
 (0x1UL << 
TIM_CCER_CC2NP_Pos
è

	)

10476 
	#TIM_CCER_CC2NP
 
TIM_CCER_CC2NP_Msk


	)

10477 
	#TIM_CCER_CC3E_Pos
 (8U)

	)

10478 
	#TIM_CCER_CC3E_Msk
 (0x1UL << 
TIM_CCER_CC3E_Pos
è

	)

10479 
	#TIM_CCER_CC3E
 
TIM_CCER_CC3E_Msk


	)

10480 
	#TIM_CCER_CC3P_Pos
 (9U)

	)

10481 
	#TIM_CCER_CC3P_Msk
 (0x1UL << 
TIM_CCER_CC3P_Pos
è

	)

10482 
	#TIM_CCER_CC3P
 
TIM_CCER_CC3P_Msk


	)

10483 
	#TIM_CCER_CC3NE_Pos
 (10U)

	)

10484 
	#TIM_CCER_CC3NE_Msk
 (0x1UL << 
TIM_CCER_CC3NE_Pos
è

	)

10485 
	#TIM_CCER_CC3NE
 
TIM_CCER_CC3NE_Msk


	)

10486 
	#TIM_CCER_CC3NP_Pos
 (11U)

	)

10487 
	#TIM_CCER_CC3NP_Msk
 (0x1UL << 
TIM_CCER_CC3NP_Pos
è

	)

10488 
	#TIM_CCER_CC3NP
 
TIM_CCER_CC3NP_Msk


	)

10489 
	#TIM_CCER_CC4E_Pos
 (12U)

	)

10490 
	#TIM_CCER_CC4E_Msk
 (0x1UL << 
TIM_CCER_CC4E_Pos
è

	)

10491 
	#TIM_CCER_CC4E
 
TIM_CCER_CC4E_Msk


	)

10492 
	#TIM_CCER_CC4P_Pos
 (13U)

	)

10493 
	#TIM_CCER_CC4P_Msk
 (0x1UL << 
TIM_CCER_CC4P_Pos
è

	)

10494 
	#TIM_CCER_CC4P
 
TIM_CCER_CC4P_Msk


	)

10495 
	#TIM_CCER_CC4NE_Pos
 (14U)

	)

10496 
	#TIM_CCER_CC4NE_Msk
 (0x1UL << 
TIM_CCER_CC4NE_Pos
è

	)

10497 
	#TIM_CCER_CC4NE
 
TIM_CCER_CC4NE_Msk


	)

10498 
	#TIM_CCER_CC4NP_Pos
 (15U)

	)

10499 
	#TIM_CCER_CC4NP_Msk
 (0x1UL << 
TIM_CCER_CC4NP_Pos
è

	)

10500 
	#TIM_CCER_CC4NP
 
TIM_CCER_CC4NP_Msk


	)

10501 
	#TIM_CCER_CC5E_Pos
 (16U)

	)

10502 
	#TIM_CCER_CC5E_Msk
 (0x1UL << 
TIM_CCER_CC5E_Pos
è

	)

10503 
	#TIM_CCER_CC5E
 
TIM_CCER_CC5E_Msk


	)

10504 
	#TIM_CCER_CC5P_Pos
 (17U)

	)

10505 
	#TIM_CCER_CC5P_Msk
 (0x1UL << 
TIM_CCER_CC5P_Pos
è

	)

10506 
	#TIM_CCER_CC5P
 
TIM_CCER_CC5P_Msk


	)

10507 
	#TIM_CCER_CC6E_Pos
 (20U)

	)

10508 
	#TIM_CCER_CC6E_Msk
 (0x1UL << 
TIM_CCER_CC6E_Pos
è

	)

10509 
	#TIM_CCER_CC6E
 
TIM_CCER_CC6E_Msk


	)

10510 
	#TIM_CCER_CC6P_Pos
 (21U)

	)

10511 
	#TIM_CCER_CC6P_Msk
 (0x1UL << 
TIM_CCER_CC6P_Pos
è

	)

10512 
	#TIM_CCER_CC6P
 
TIM_CCER_CC6P_Msk


	)

10515 
	#TIM_CNT_CNT_Pos
 (0U)

	)

10516 
	#TIM_CNT_CNT_Msk
 (0xFFFFFFFFUL << 
TIM_CNT_CNT_Pos
è

	)

10517 
	#TIM_CNT_CNT
 
TIM_CNT_CNT_Msk


	)

10518 
	#TIM_CNT_UIFCPY_Pos
 (31U)

	)

10519 
	#TIM_CNT_UIFCPY_Msk
 (0x1UL << 
TIM_CNT_UIFCPY_Pos
è

	)

10520 
	#TIM_CNT_UIFCPY
 
TIM_CNT_UIFCPY_Msk


	)

10523 
	#TIM_PSC_PSC_Pos
 (0U)

	)

10524 
	#TIM_PSC_PSC_Msk
 (0xFFFFUL << 
TIM_PSC_PSC_Pos
è

	)

10525 
	#TIM_PSC_PSC
 
TIM_PSC_PSC_Msk


	)

10528 
	#TIM_ARR_ARR_Pos
 (0U)

	)

10529 
	#TIM_ARR_ARR_Msk
 (0xFFFFFFFFUL << 
TIM_ARR_ARR_Pos
è

	)

10530 
	#TIM_ARR_ARR
 
TIM_ARR_ARR_Msk


	)

10533 
	#TIM_RCR_REP_Pos
 (0U)

	)

10534 
	#TIM_RCR_REP_Msk
 (0xFFFFUL << 
TIM_RCR_REP_Pos
è

	)

10535 
	#TIM_RCR_REP
 
TIM_RCR_REP_Msk


	)

10538 
	#TIM_CCR1_CCR1_Pos
 (0U)

	)

10539 
	#TIM_CCR1_CCR1_Msk
 (0xFFFFUL << 
TIM_CCR1_CCR1_Pos
è

	)

10540 
	#TIM_CCR1_CCR1
 
TIM_CCR1_CCR1_Msk


	)

10543 
	#TIM_CCR2_CCR2_Pos
 (0U)

	)

10544 
	#TIM_CCR2_CCR2_Msk
 (0xFFFFUL << 
TIM_CCR2_CCR2_Pos
è

	)

10545 
	#TIM_CCR2_CCR2
 
TIM_CCR2_CCR2_Msk


	)

10548 
	#TIM_CCR3_CCR3_Pos
 (0U)

	)

10549 
	#TIM_CCR3_CCR3_Msk
 (0xFFFFUL << 
TIM_CCR3_CCR3_Pos
è

	)

10550 
	#TIM_CCR3_CCR3
 
TIM_CCR3_CCR3_Msk


	)

10553 
	#TIM_CCR4_CCR4_Pos
 (0U)

	)

10554 
	#TIM_CCR4_CCR4_Msk
 (0xFFFFUL << 
TIM_CCR4_CCR4_Pos
è

	)

10555 
	#TIM_CCR4_CCR4
 
TIM_CCR4_CCR4_Msk


	)

10558 
	#TIM_CCR5_CCR5_Pos
 (0U)

	)

10559 
	#TIM_CCR5_CCR5_Msk
 (0xFFFFFFFFUL << 
TIM_CCR5_CCR5_Pos
è

	)

10560 
	#TIM_CCR5_CCR5
 
TIM_CCR5_CCR5_Msk


	)

10561 
	#TIM_CCR5_GC5C1_Pos
 (29U)

	)

10562 
	#TIM_CCR5_GC5C1_Msk
 (0x1UL << 
TIM_CCR5_GC5C1_Pos
è

	)

10563 
	#TIM_CCR5_GC5C1
 
TIM_CCR5_GC5C1_Msk


	)

10564 
	#TIM_CCR5_GC5C2_Pos
 (30U)

	)

10565 
	#TIM_CCR5_GC5C2_Msk
 (0x1UL << 
TIM_CCR5_GC5C2_Pos
è

	)

10566 
	#TIM_CCR5_GC5C2
 
TIM_CCR5_GC5C2_Msk


	)

10567 
	#TIM_CCR5_GC5C3_Pos
 (31U)

	)

10568 
	#TIM_CCR5_GC5C3_Msk
 (0x1UL << 
TIM_CCR5_GC5C3_Pos
è

	)

10569 
	#TIM_CCR5_GC5C3
 
TIM_CCR5_GC5C3_Msk


	)

10572 
	#TIM_CCR6_CCR6_Pos
 (0U)

	)

10573 
	#TIM_CCR6_CCR6_Msk
 (0xFFFFUL << 
TIM_CCR6_CCR6_Pos
è

	)

10574 
	#TIM_CCR6_CCR6
 
TIM_CCR6_CCR6_Msk


	)

10577 
	#TIM_BDTR_DTG_Pos
 (0U)

	)

10578 
	#TIM_BDTR_DTG_Msk
 (0xFFUL << 
TIM_BDTR_DTG_Pos
è

	)

10579 
	#TIM_BDTR_DTG
 
TIM_BDTR_DTG_Msk


	)

10580 
	#TIM_BDTR_DTG_0
 (0x01UL << 
TIM_BDTR_DTG_Pos
è

	)

10581 
	#TIM_BDTR_DTG_1
 (0x02UL << 
TIM_BDTR_DTG_Pos
è

	)

10582 
	#TIM_BDTR_DTG_2
 (0x04UL << 
TIM_BDTR_DTG_Pos
è

	)

10583 
	#TIM_BDTR_DTG_3
 (0x08UL << 
TIM_BDTR_DTG_Pos
è

	)

10584 
	#TIM_BDTR_DTG_4
 (0x10UL << 
TIM_BDTR_DTG_Pos
è

	)

10585 
	#TIM_BDTR_DTG_5
 (0x20UL << 
TIM_BDTR_DTG_Pos
è

	)

10586 
	#TIM_BDTR_DTG_6
 (0x40UL << 
TIM_BDTR_DTG_Pos
è

	)

10587 
	#TIM_BDTR_DTG_7
 (0x80UL << 
TIM_BDTR_DTG_Pos
è

	)

10589 
	#TIM_BDTR_LOCK_Pos
 (8U)

	)

10590 
	#TIM_BDTR_LOCK_Msk
 (0x3UL << 
TIM_BDTR_LOCK_Pos
è

	)

10591 
	#TIM_BDTR_LOCK
 
TIM_BDTR_LOCK_Msk


	)

10592 
	#TIM_BDTR_LOCK_0
 (0x1UL << 
TIM_BDTR_LOCK_Pos
è

	)

10593 
	#TIM_BDTR_LOCK_1
 (0x2UL << 
TIM_BDTR_LOCK_Pos
è

	)

10595 
	#TIM_BDTR_OSSI_Pos
 (10U)

	)

10596 
	#TIM_BDTR_OSSI_Msk
 (0x1UL << 
TIM_BDTR_OSSI_Pos
è

	)

10597 
	#TIM_BDTR_OSSI
 
TIM_BDTR_OSSI_Msk


	)

10598 
	#TIM_BDTR_OSSR_Pos
 (11U)

	)

10599 
	#TIM_BDTR_OSSR_Msk
 (0x1UL << 
TIM_BDTR_OSSR_Pos
è

	)

10600 
	#TIM_BDTR_OSSR
 
TIM_BDTR_OSSR_Msk


	)

10601 
	#TIM_BDTR_BKE_Pos
 (12U)

	)

10602 
	#TIM_BDTR_BKE_Msk
 (0x1UL << 
TIM_BDTR_BKE_Pos
è

	)

10603 
	#TIM_BDTR_BKE
 
TIM_BDTR_BKE_Msk


	)

10604 
	#TIM_BDTR_BKP_Pos
 (13U)

	)

10605 
	#TIM_BDTR_BKP_Msk
 (0x1UL << 
TIM_BDTR_BKP_Pos
è

	)

10606 
	#TIM_BDTR_BKP
 
TIM_BDTR_BKP_Msk


	)

10607 
	#TIM_BDTR_AOE_Pos
 (14U)

	)

10608 
	#TIM_BDTR_AOE_Msk
 (0x1UL << 
TIM_BDTR_AOE_Pos
è

	)

10609 
	#TIM_BDTR_AOE
 
TIM_BDTR_AOE_Msk


	)

10610 
	#TIM_BDTR_MOE_Pos
 (15U)

	)

10611 
	#TIM_BDTR_MOE_Msk
 (0x1UL << 
TIM_BDTR_MOE_Pos
è

	)

10612 
	#TIM_BDTR_MOE
 
TIM_BDTR_MOE_Msk


	)

10614 
	#TIM_BDTR_BKF_Pos
 (16U)

	)

10615 
	#TIM_BDTR_BKF_Msk
 (0xFUL << 
TIM_BDTR_BKF_Pos
è

	)

10616 
	#TIM_BDTR_BKF
 
TIM_BDTR_BKF_Msk


	)

10617 
	#TIM_BDTR_BK2F_Pos
 (20U)

	)

10618 
	#TIM_BDTR_BK2F_Msk
 (0xFUL << 
TIM_BDTR_BK2F_Pos
è

	)

10619 
	#TIM_BDTR_BK2F
 
TIM_BDTR_BK2F_Msk


	)

10621 
	#TIM_BDTR_BK2E_Pos
 (24U)

	)

10622 
	#TIM_BDTR_BK2E_Msk
 (0x1UL << 
TIM_BDTR_BK2E_Pos
è

	)

10623 
	#TIM_BDTR_BK2E
 
TIM_BDTR_BK2E_Msk


	)

10624 
	#TIM_BDTR_BK2P_Pos
 (25U)

	)

10625 
	#TIM_BDTR_BK2P_Msk
 (0x1UL << 
TIM_BDTR_BK2P_Pos
è

	)

10626 
	#TIM_BDTR_BK2P
 
TIM_BDTR_BK2P_Msk


	)

10628 
	#TIM_BDTR_BKDSRM_Pos
 (26U)

	)

10629 
	#TIM_BDTR_BKDSRM_Msk
 (0x1UL << 
TIM_BDTR_BKDSRM_Pos
è

	)

10630 
	#TIM_BDTR_BKDSRM
 
TIM_BDTR_BKDSRM_Msk


	)

10631 
	#TIM_BDTR_BK2DSRM_Pos
 (27U)

	)

10632 
	#TIM_BDTR_BK2DSRM_Msk
 (0x1UL << 
TIM_BDTR_BK2DSRM_Pos
è

	)

10633 
	#TIM_BDTR_BK2DSRM
 
TIM_BDTR_BK2DSRM_Msk


	)

10635 
	#TIM_BDTR_BKBID_Pos
 (28U)

	)

10636 
	#TIM_BDTR_BKBID_Msk
 (0x1UL << 
TIM_BDTR_BKBID_Pos
è

	)

10637 
	#TIM_BDTR_BKBID
 
TIM_BDTR_BKBID_Msk


	)

10638 
	#TIM_BDTR_BK2BID_Pos
 (29U)

	)

10639 
	#TIM_BDTR_BK2BID_Msk
 (0x1UL << 
TIM_BDTR_BK2BID_Pos
è

	)

10640 
	#TIM_BDTR_BK2BID
 
TIM_BDTR_BK2BID_Msk


	)

10643 
	#TIM_DCR_DBA_Pos
 (0U)

	)

10644 
	#TIM_DCR_DBA_Msk
 (0x1FUL << 
TIM_DCR_DBA_Pos
è

	)

10645 
	#TIM_DCR_DBA
 
TIM_DCR_DBA_Msk


	)

10646 
	#TIM_DCR_DBA_0
 (0x01UL << 
TIM_DCR_DBA_Pos
è

	)

10647 
	#TIM_DCR_DBA_1
 (0x02UL << 
TIM_DCR_DBA_Pos
è

	)

10648 
	#TIM_DCR_DBA_2
 (0x04UL << 
TIM_DCR_DBA_Pos
è

	)

10649 
	#TIM_DCR_DBA_3
 (0x08UL << 
TIM_DCR_DBA_Pos
è

	)

10650 
	#TIM_DCR_DBA_4
 (0x10UL << 
TIM_DCR_DBA_Pos
è

	)

10652 
	#TIM_DCR_DBL_Pos
 (8U)

	)

10653 
	#TIM_DCR_DBL_Msk
 (0x1FUL << 
TIM_DCR_DBL_Pos
è

	)

10654 
	#TIM_DCR_DBL
 
TIM_DCR_DBL_Msk


	)

10655 
	#TIM_DCR_DBL_0
 (0x01UL << 
TIM_DCR_DBL_Pos
è

	)

10656 
	#TIM_DCR_DBL_1
 (0x02UL << 
TIM_DCR_DBL_Pos
è

	)

10657 
	#TIM_DCR_DBL_2
 (0x04UL << 
TIM_DCR_DBL_Pos
è

	)

10658 
	#TIM_DCR_DBL_3
 (0x08UL << 
TIM_DCR_DBL_Pos
è

	)

10659 
	#TIM_DCR_DBL_4
 (0x10UL << 
TIM_DCR_DBL_Pos
è

	)

10662 
	#TIM1_AF1_BKINE_Pos
 (0U)

	)

10663 
	#TIM1_AF1_BKINE_Msk
 (0x1UL << 
TIM1_AF1_BKINE_Pos
è

	)

10664 
	#TIM1_AF1_BKINE
 
TIM1_AF1_BKINE_Msk


	)

10665 
	#TIM1_AF1_BKCMP1E_Pos
 (1U)

	)

10666 
	#TIM1_AF1_BKCMP1E_Msk
 (0x1UL << 
TIM1_AF1_BKCMP1E_Pos
è

	)

10667 
	#TIM1_AF1_BKCMP1E
 
TIM1_AF1_BKCMP1E_Msk


	)

10668 
	#TIM1_AF1_BKCMP2E_Pos
 (2U)

	)

10669 
	#TIM1_AF1_BKCMP2E_Msk
 (0x1UL << 
TIM1_AF1_BKCMP2E_Pos
è

	)

10670 
	#TIM1_AF1_BKCMP2E
 
TIM1_AF1_BKCMP2E_Msk


	)

10671 
	#TIM1_AF1_BKCMP3E_Pos
 (3U)

	)

10672 
	#TIM1_AF1_BKCMP3E_Msk
 (0x1UL << 
TIM1_AF1_BKCMP3E_Pos
è

	)

10673 
	#TIM1_AF1_BKCMP3E
 
TIM1_AF1_BKCMP3E_Msk


	)

10674 
	#TIM1_AF1_BKCMP4E_Pos
 (4U)

	)

10675 
	#TIM1_AF1_BKCMP4E_Msk
 (0x1UL << 
TIM1_AF1_BKCMP4E_Pos
è

	)

10676 
	#TIM1_AF1_BKCMP4E
 
TIM1_AF1_BKCMP4E_Msk


	)

10677 
	#TIM1_AF1_BKINP_Pos
 (9U)

	)

10678 
	#TIM1_AF1_BKINP_Msk
 (0x1UL << 
TIM1_AF1_BKINP_Pos
è

	)

10679 
	#TIM1_AF1_BKINP
 
TIM1_AF1_BKINP_Msk


	)

10680 
	#TIM1_AF1_BKCMP1P_Pos
 (10U)

	)

10681 
	#TIM1_AF1_BKCMP1P_Msk
 (0x1UL << 
TIM1_AF1_BKCMP1P_Pos
è

	)

10682 
	#TIM1_AF1_BKCMP1P
 
TIM1_AF1_BKCMP1P_Msk


	)

10683 
	#TIM1_AF1_BKCMP2P_Pos
 (11U)

	)

10684 
	#TIM1_AF1_BKCMP2P_Msk
 (0x1UL << 
TIM1_AF1_BKCMP2P_Pos
è

	)

10685 
	#TIM1_AF1_BKCMP2P
 
TIM1_AF1_BKCMP2P_Msk


	)

10686 
	#TIM1_AF1_BKCMP3P_Pos
 (12U)

	)

10687 
	#TIM1_AF1_BKCMP3P_Msk
 (0x1UL << 
TIM1_AF1_BKCMP3P_Pos
è

	)

10688 
	#TIM1_AF1_BKCMP3P
 
TIM1_AF1_BKCMP3P_Msk


	)

10689 
	#TIM1_AF1_BKCMP4P_Pos
 (13U)

	)

10690 
	#TIM1_AF1_BKCMP4P_Msk
 (0x1UL << 
TIM1_AF1_BKCMP4P_Pos
è

	)

10691 
	#TIM1_AF1_BKCMP4P
 
TIM1_AF1_BKCMP4P_Msk


	)

10692 
	#TIM1_AF1_ETRSEL_Pos
 (14U)

	)

10693 
	#TIM1_AF1_ETRSEL_Msk
 (0xFUL << 
TIM1_AF1_ETRSEL_Pos
è

	)

10694 
	#TIM1_AF1_ETRSEL
 
TIM1_AF1_ETRSEL_Msk


	)

10695 
	#TIM1_AF1_ETRSEL_0
 (0x1UL << 
TIM1_AF1_ETRSEL_Pos
è

	)

10696 
	#TIM1_AF1_ETRSEL_1
 (0x2UL << 
TIM1_AF1_ETRSEL_Pos
è

	)

10697 
	#TIM1_AF1_ETRSEL_2
 (0x4UL << 
TIM1_AF1_ETRSEL_Pos
è

	)

10698 
	#TIM1_AF1_ETRSEL_3
 (0x8UL << 
TIM1_AF1_ETRSEL_Pos
è

	)

10701 
	#TIM1_AF2_BK2INE_Pos
 (0U)

	)

10702 
	#TIM1_AF2_BK2INE_Msk
 (0x1UL << 
TIM1_AF2_BK2INE_Pos
è

	)

10703 
	#TIM1_AF2_BK2INE
 
TIM1_AF2_BK2INE_Msk


	)

10704 
	#TIM1_AF2_BK2CMP1E_Pos
 (1U)

	)

10705 
	#TIM1_AF2_BK2CMP1E_Msk
 (0x1UL << 
TIM1_AF2_BK2CMP1E_Pos
è

	)

10706 
	#TIM1_AF2_BK2CMP1E
 
TIM1_AF2_BK2CMP1E_Msk


	)

10707 
	#TIM1_AF2_BK2CMP2E_Pos
 (2U)

	)

10708 
	#TIM1_AF2_BK2CMP2E_Msk
 (0x1UL << 
TIM1_AF2_BK2CMP2E_Pos
è

	)

10709 
	#TIM1_AF2_BK2CMP2E
 
TIM1_AF2_BK2CMP2E_Msk


	)

10710 
	#TIM1_AF2_BK2CMP3E_Pos
 (3U)

	)

10711 
	#TIM1_AF2_BK2CMP3E_Msk
 (0x1UL << 
TIM1_AF2_BK2CMP3E_Pos
è

	)

10712 
	#TIM1_AF2_BK2CMP3E
 
TIM1_AF2_BK2CMP3E_Msk


	)

10713 
	#TIM1_AF2_BK2CMP4E_Pos
 (4U)

	)

10714 
	#TIM1_AF2_BK2CMP4E_Msk
 (0x1UL << 
TIM1_AF2_BK2CMP4E_Pos
è

	)

10715 
	#TIM1_AF2_BK2CMP4E
 
TIM1_AF2_BK2CMP4E_Msk


	)

10716 
	#TIM1_AF2_BK2INP_Pos
 (9U)

	)

10717 
	#TIM1_AF2_BK2INP_Msk
 (0x1UL << 
TIM1_AF2_BK2INP_Pos
è

	)

10718 
	#TIM1_AF2_BK2INP
 
TIM1_AF2_BK2INP_Msk


	)

10719 
	#TIM1_AF2_BK2CMP1P_Pos
 (10U)

	)

10720 
	#TIM1_AF2_BK2CMP1P_Msk
 (0x1UL << 
TIM1_AF2_BK2CMP1P_Pos
è

	)

10721 
	#TIM1_AF2_BK2CMP1P
 
TIM1_AF2_BK2CMP1P_Msk


	)

10722 
	#TIM1_AF2_BK2CMP2P_Pos
 (11U)

	)

10723 
	#TIM1_AF2_BK2CMP2P_Msk
 (0x1UL << 
TIM1_AF2_BK2CMP2P_Pos
è

	)

10724 
	#TIM1_AF2_BK2CMP2P
 
TIM1_AF2_BK2CMP2P_Msk


	)

10725 
	#TIM1_AF2_BK2CMP3P_Pos
 (12U)

	)

10726 
	#TIM1_AF2_BK2CMP3P_Msk
 (0x1UL << 
TIM1_AF2_BK2CMP3P_Pos
è

	)

10727 
	#TIM1_AF2_BK2CMP3P
 
TIM1_AF2_BK2CMP3P_Msk


	)

10728 
	#TIM1_AF2_BK2CMP4P_Pos
 (13U)

	)

10729 
	#TIM1_AF2_BK2CMP4P_Msk
 (0x1UL << 
TIM1_AF2_BK2CMP4P_Pos
è

	)

10730 
	#TIM1_AF2_BK2CMP4P
 
TIM1_AF2_BK2CMP4P_Msk


	)

10731 
	#TIM1_AF2_OCRSEL_Pos
 (16U)

	)

10732 
	#TIM1_AF2_OCRSEL_Msk
 (0x7UL << 
TIM1_AF2_OCRSEL_Pos
è

	)

10733 
	#TIM1_AF2_OCRSEL
 
TIM1_AF2_OCRSEL_Msk


	)

10734 
	#TIM1_AF2_OCRSEL_0
 (0x1UL << 
TIM1_AF2_OCRSEL_Pos
è

	)

10735 
	#TIM1_AF2_OCRSEL_1
 (0x2UL << 
TIM1_AF2_OCRSEL_Pos
è

	)

10736 
	#TIM1_AF2_OCRSEL_2
 (0x4UL << 
TIM1_AF2_OCRSEL_Pos
è

	)

10739 
	#TIM_OR_HSE32EN_Pos
 (0U)

	)

10740 
	#TIM_OR_HSE32EN_Msk
 (0x1UL << 
TIM_OR_HSE32EN_Pos
è

	)

10741 
	#TIM_OR_HSE32EN
 
TIM_OR_HSE32EN_Msk


	)

10744 
	#TIM_TISEL_TI1SEL_Pos
 (0U)

	)

10745 
	#TIM_TISEL_TI1SEL_Msk
 (0xFUL << 
TIM_TISEL_TI1SEL_Pos
è

	)

10746 
	#TIM_TISEL_TI1SEL
 
TIM_TISEL_TI1SEL_Msk


	)

10747 
	#TIM_TISEL_TI1SEL_0
 (0x1UL << 
TIM_TISEL_TI1SEL_Pos
è

	)

10748 
	#TIM_TISEL_TI1SEL_1
 (0x2UL << 
TIM_TISEL_TI1SEL_Pos
è

	)

10749 
	#TIM_TISEL_TI1SEL_2
 (0x4UL << 
TIM_TISEL_TI1SEL_Pos
è

	)

10750 
	#TIM_TISEL_TI1SEL_3
 (0x8UL << 
TIM_TISEL_TI1SEL_Pos
è

	)

10752 
	#TIM_TISEL_TI2SEL_Pos
 (8U)

	)

10753 
	#TIM_TISEL_TI2SEL_Msk
 (0xFUL << 
TIM_TISEL_TI2SEL_Pos
è

	)

10754 
	#TIM_TISEL_TI2SEL
 
TIM_TISEL_TI2SEL_Msk


	)

10755 
	#TIM_TISEL_TI2SEL_0
 (0x1UL << 
TIM_TISEL_TI2SEL_Pos
è

	)

10756 
	#TIM_TISEL_TI2SEL_1
 (0x2UL << 
TIM_TISEL_TI2SEL_Pos
è

	)

10757 
	#TIM_TISEL_TI2SEL_2
 (0x4UL << 
TIM_TISEL_TI2SEL_Pos
è

	)

10758 
	#TIM_TISEL_TI2SEL_3
 (0x8UL << 
TIM_TISEL_TI2SEL_Pos
è

	)

10760 
	#TIM_TISEL_TI3SEL_Pos
 (16U)

	)

10761 
	#TIM_TISEL_TI3SEL_Msk
 (0xFUL << 
TIM_TISEL_TI3SEL_Pos
è

	)

10762 
	#TIM_TISEL_TI3SEL
 
TIM_TISEL_TI3SEL_Msk


	)

10763 
	#TIM_TISEL_TI3SEL_0
 (0x1UL << 
TIM_TISEL_TI3SEL_Pos
è

	)

10764 
	#TIM_TISEL_TI3SEL_1
 (0x2UL << 
TIM_TISEL_TI3SEL_Pos
è

	)

10765 
	#TIM_TISEL_TI3SEL_2
 (0x4UL << 
TIM_TISEL_TI3SEL_Pos
è

	)

10766 
	#TIM_TISEL_TI3SEL_3
 (0x8UL << 
TIM_TISEL_TI3SEL_Pos
è

	)

10768 
	#TIM_TISEL_TI4SEL_Pos
 (24U)

	)

10769 
	#TIM_TISEL_TI4SEL_Msk
 (0xFUL << 
TIM_TISEL_TI4SEL_Pos
è

	)

10770 
	#TIM_TISEL_TI4SEL
 
TIM_TISEL_TI4SEL_Msk


	)

10771 
	#TIM_TISEL_TI4SEL_0
 (0x1UL << 
TIM_TISEL_TI4SEL_Pos
è

	)

10772 
	#TIM_TISEL_TI4SEL_1
 (0x2UL << 
TIM_TISEL_TI4SEL_Pos
è

	)

10773 
	#TIM_TISEL_TI4SEL_2
 (0x4UL << 
TIM_TISEL_TI4SEL_Pos
è

	)

10774 
	#TIM_TISEL_TI4SEL_3
 (0x8UL << 
TIM_TISEL_TI4SEL_Pos
è

	)

10777 
	#TIM_DTR2_DTGF_Pos
 (0U)

	)

10778 
	#TIM_DTR2_DTGF_Msk
 (0xFFUL << 
TIM_DTR2_DTGF_Pos
è

	)

10779 
	#TIM_DTR2_DTGF
 
TIM_DTR2_DTGF_Msk


	)

10780 
	#TIM_DTR2_DTGF_0
 (0x01UL << 
TIM_DTR2_DTGF_Pos
è

	)

10781 
	#TIM_DTR2_DTGF_1
 (0x02UL << 
TIM_DTR2_DTGF_Pos
è

	)

10782 
	#TIM_DTR2_DTGF_2
 (0x04UL << 
TIM_DTR2_DTGF_Pos
è

	)

10783 
	#TIM_DTR2_DTGF_3
 (0x08UL << 
TIM_DTR2_DTGF_Pos
è

	)

10784 
	#TIM_DTR2_DTGF_4
 (0x10UL << 
TIM_DTR2_DTGF_Pos
è

	)

10785 
	#TIM_DTR2_DTGF_5
 (0x20UL << 
TIM_DTR2_DTGF_Pos
è

	)

10786 
	#TIM_DTR2_DTGF_6
 (0x40UL << 
TIM_DTR2_DTGF_Pos
è

	)

10787 
	#TIM_DTR2_DTGF_7
 (0x80UL << 
TIM_DTR2_DTGF_Pos
è

	)

10789 
	#TIM_DTR2_DTAE_Pos
 (16U)

	)

10790 
	#TIM_DTR2_DTAE_Msk
 (0x1UL << 
TIM_DTR2_DTAE_Pos
è

	)

10791 
	#TIM_DTR2_DTAE
 
TIM_DTR2_DTAE_Msk


	)

10792 
	#TIM_DTR2_DTPE_Pos
 (17U)

	)

10793 
	#TIM_DTR2_DTPE_Msk
 (0x1UL << 
TIM_DTR2_DTPE_Pos
è

	)

10794 
	#TIM_DTR2_DTPE
 
TIM_DTR2_DTPE_Msk


	)

10797 
	#TIM_ECR_IE_Pos
 (0U)

	)

10798 
	#TIM_ECR_IE_Msk
 (0x1UL << 
TIM_ECR_IE_Pos
è

	)

10799 
	#TIM_ECR_IE
 
TIM_ECR_IE_Msk


	)

10801 
	#TIM_ECR_IDIR_Pos
 (1U)

	)

10802 
	#TIM_ECR_IDIR_Msk
 (0x3UL << 
TIM_ECR_IDIR_Pos
è

	)

10803 
	#TIM_ECR_IDIR
 
TIM_ECR_IDIR_Msk


	)

10804 
	#TIM_ECR_IDIR_0
 (0x01UL << 
TIM_ECR_IDIR_Pos
è

	)

10805 
	#TIM_ECR_IDIR_1
 (0x02UL << 
TIM_ECR_IDIR_Pos
è

	)

10807 
	#TIM_ECR_FIDX_Pos
 (5U)

	)

10808 
	#TIM_ECR_FIDX_Msk
 (0x1UL << 
TIM_ECR_FIDX_Pos
è

	)

10809 
	#TIM_ECR_FIDX
 
TIM_ECR_FIDX_Msk


	)

10811 
	#TIM_ECR_IPOS_Pos
 (6U)

	)

10812 
	#TIM_ECR_IPOS_Msk
 (0x3UL << 
TIM_ECR_IPOS_Pos
è

	)

10813 
	#TIM_ECR_IPOS
 
TIM_ECR_IPOS_Msk


	)

10814 
	#TIM_ECR_IPOS_0
 (0x01UL << 
TIM_ECR_IPOS_Pos
è

	)

10815 
	#TIM_ECR_IPOS_1
 (0x02UL << 
TIM_ECR_IPOS_Pos
è

	)

10817 
	#TIM_ECR_PW_Pos
 (16U)

	)

10818 
	#TIM_ECR_PW_Msk
 (0xFFUL << 
TIM_ECR_PW_Pos
è

	)

10819 
	#TIM_ECR_PW
 
TIM_ECR_PW_Msk


	)

10820 
	#TIM_ECR_PW_0
 (0x01UL << 
TIM_ECR_PW_Pos
è

	)

10821 
	#TIM_ECR_PW_1
 (0x02UL << 
TIM_ECR_PW_Pos
è

	)

10822 
	#TIM_ECR_PW_2
 (0x04UL << 
TIM_ECR_PW_Pos
è

	)

10823 
	#TIM_ECR_PW_3
 (0x08UL << 
TIM_ECR_PW_Pos
è

	)

10824 
	#TIM_ECR_PW_4
 (0x10UL << 
TIM_ECR_PW_Pos
è

	)

10825 
	#TIM_ECR_PW_5
 (0x20UL << 
TIM_ECR_PW_Pos
è

	)

10826 
	#TIM_ECR_PW_6
 (0x40UL << 
TIM_ECR_PW_Pos
è

	)

10827 
	#TIM_ECR_PW_7
 (0x80UL << 
TIM_ECR_PW_Pos
è

	)

10829 
	#TIM_ECR_PWPRSC_Pos
 (24U)

	)

10830 
	#TIM_ECR_PWPRSC_Msk
 (0x7UL << 
TIM_ECR_PWPRSC_Pos
è

	)

10831 
	#TIM_ECR_PWPRSC
 
TIM_ECR_PWPRSC_Msk


	)

10832 
	#TIM_ECR_PWPRSC_0
 (0x01UL << 
TIM_ECR_PWPRSC_Pos
è

	)

10833 
	#TIM_ECR_PWPRSC_1
 (0x02UL << 
TIM_ECR_PWPRSC_Pos
è

	)

10834 
	#TIM_ECR_PWPRSC_2
 (0x04UL << 
TIM_ECR_PWPRSC_Pos
è

	)

10837 
	#TIM_DMAR_DMAB_Pos
 (0U)

	)

10838 
	#TIM_DMAR_DMAB_Msk
 (0xFFFFFFFFUL << 
TIM_DMAR_DMAB_Pos
è

	)

10839 
	#TIM_DMAR_DMAB
 
TIM_DMAR_DMAB_Msk


	)

10847 
	#LPTIM_ISR_CMPM_Pos
 (0U)

	)

10848 
	#LPTIM_ISR_CMPM_Msk
 (0x1UL << 
LPTIM_ISR_CMPM_Pos
è

	)

10849 
	#LPTIM_ISR_CMPM
 
LPTIM_ISR_CMPM_Msk


	)

10850 
	#LPTIM_ISR_ARRM_Pos
 (1U)

	)

10851 
	#LPTIM_ISR_ARRM_Msk
 (0x1UL << 
LPTIM_ISR_ARRM_Pos
è

	)

10852 
	#LPTIM_ISR_ARRM
 
LPTIM_ISR_ARRM_Msk


	)

10853 
	#LPTIM_ISR_EXTTRIG_Pos
 (2U)

	)

10854 
	#LPTIM_ISR_EXTTRIG_Msk
 (0x1UL << 
LPTIM_ISR_EXTTRIG_Pos
è

	)

10855 
	#LPTIM_ISR_EXTTRIG
 
LPTIM_ISR_EXTTRIG_Msk


	)

10856 
	#LPTIM_ISR_CMPOK_Pos
 (3U)

	)

10857 
	#LPTIM_ISR_CMPOK_Msk
 (0x1UL << 
LPTIM_ISR_CMPOK_Pos
è

	)

10858 
	#LPTIM_ISR_CMPOK
 
LPTIM_ISR_CMPOK_Msk


	)

10859 
	#LPTIM_ISR_ARROK_Pos
 (4U)

	)

10860 
	#LPTIM_ISR_ARROK_Msk
 (0x1UL << 
LPTIM_ISR_ARROK_Pos
è

	)

10861 
	#LPTIM_ISR_ARROK
 
LPTIM_ISR_ARROK_Msk


	)

10862 
	#LPTIM_ISR_UP_Pos
 (5U)

	)

10863 
	#LPTIM_ISR_UP_Msk
 (0x1UL << 
LPTIM_ISR_UP_Pos
è

	)

10864 
	#LPTIM_ISR_UP
 
LPTIM_ISR_UP_Msk


	)

10865 
	#LPTIM_ISR_DOWN_Pos
 (6U)

	)

10866 
	#LPTIM_ISR_DOWN_Msk
 (0x1UL << 
LPTIM_ISR_DOWN_Pos
è

	)

10867 
	#LPTIM_ISR_DOWN
 
LPTIM_ISR_DOWN_Msk


	)

10870 
	#LPTIM_ICR_CMPMCF_Pos
 (0U)

	)

10871 
	#LPTIM_ICR_CMPMCF_Msk
 (0x1UL << 
LPTIM_ICR_CMPMCF_Pos
è

	)

10872 
	#LPTIM_ICR_CMPMCF
 
LPTIM_ICR_CMPMCF_Msk


	)

10873 
	#LPTIM_ICR_ARRMCF_Pos
 (1U)

	)

10874 
	#LPTIM_ICR_ARRMCF_Msk
 (0x1UL << 
LPTIM_ICR_ARRMCF_Pos
è

	)

10875 
	#LPTIM_ICR_ARRMCF
 
LPTIM_ICR_ARRMCF_Msk


	)

10876 
	#LPTIM_ICR_EXTTRIGCF_Pos
 (2U)

	)

10877 
	#LPTIM_ICR_EXTTRIGCF_Msk
 (0x1UL << 
LPTIM_ICR_EXTTRIGCF_Pos
è

	)

10878 
	#LPTIM_ICR_EXTTRIGCF
 
LPTIM_ICR_EXTTRIGCF_Msk


	)

10879 
	#LPTIM_ICR_CMPOKCF_Pos
 (3U)

	)

10880 
	#LPTIM_ICR_CMPOKCF_Msk
 (0x1UL << 
LPTIM_ICR_CMPOKCF_Pos
è

	)

10881 
	#LPTIM_ICR_CMPOKCF
 
LPTIM_ICR_CMPOKCF_Msk


	)

10882 
	#LPTIM_ICR_ARROKCF_Pos
 (4U)

	)

10883 
	#LPTIM_ICR_ARROKCF_Msk
 (0x1UL << 
LPTIM_ICR_ARROKCF_Pos
è

	)

10884 
	#LPTIM_ICR_ARROKCF
 
LPTIM_ICR_ARROKCF_Msk


	)

10885 
	#LPTIM_ICR_UPCF_Pos
 (5U)

	)

10886 
	#LPTIM_ICR_UPCF_Msk
 (0x1UL << 
LPTIM_ICR_UPCF_Pos
è

	)

10887 
	#LPTIM_ICR_UPCF
 
LPTIM_ICR_UPCF_Msk


	)

10888 
	#LPTIM_ICR_DOWNCF_Pos
 (6U)

	)

10889 
	#LPTIM_ICR_DOWNCF_Msk
 (0x1UL << 
LPTIM_ICR_DOWNCF_Pos
è

	)

10890 
	#LPTIM_ICR_DOWNCF
 
LPTIM_ICR_DOWNCF_Msk


	)

10893 
	#LPTIM_IER_CMPMIE_Pos
 (0U)

	)

10894 
	#LPTIM_IER_CMPMIE_Msk
 (0x1UL << 
LPTIM_IER_CMPMIE_Pos
è

	)

10895 
	#LPTIM_IER_CMPMIE
 
LPTIM_IER_CMPMIE_Msk


	)

10896 
	#LPTIM_IER_ARRMIE_Pos
 (1U)

	)

10897 
	#LPTIM_IER_ARRMIE_Msk
 (0x1UL << 
LPTIM_IER_ARRMIE_Pos
è

	)

10898 
	#LPTIM_IER_ARRMIE
 
LPTIM_IER_ARRMIE_Msk


	)

10899 
	#LPTIM_IER_EXTTRIGIE_Pos
 (2U)

	)

10900 
	#LPTIM_IER_EXTTRIGIE_Msk
 (0x1UL << 
LPTIM_IER_EXTTRIGIE_Pos
è

	)

10901 
	#LPTIM_IER_EXTTRIGIE
 
LPTIM_IER_EXTTRIGIE_Msk


	)

10902 
	#LPTIM_IER_CMPOKIE_Pos
 (3U)

	)

10903 
	#LPTIM_IER_CMPOKIE_Msk
 (0x1UL << 
LPTIM_IER_CMPOKIE_Pos
è

	)

10904 
	#LPTIM_IER_CMPOKIE
 
LPTIM_IER_CMPOKIE_Msk


	)

10905 
	#LPTIM_IER_ARROKIE_Pos
 (4U)

	)

10906 
	#LPTIM_IER_ARROKIE_Msk
 (0x1UL << 
LPTIM_IER_ARROKIE_Pos
è

	)

10907 
	#LPTIM_IER_ARROKIE
 
LPTIM_IER_ARROKIE_Msk


	)

10908 
	#LPTIM_IER_UPIE_Pos
 (5U)

	)

10909 
	#LPTIM_IER_UPIE_Msk
 (0x1UL << 
LPTIM_IER_UPIE_Pos
è

	)

10910 
	#LPTIM_IER_UPIE
 
LPTIM_IER_UPIE_Msk


	)

10911 
	#LPTIM_IER_DOWNIE_Pos
 (6U)

	)

10912 
	#LPTIM_IER_DOWNIE_Msk
 (0x1UL << 
LPTIM_IER_DOWNIE_Pos
è

	)

10913 
	#LPTIM_IER_DOWNIE
 
LPTIM_IER_DOWNIE_Msk


	)

10916 
	#LPTIM_CFGR_CKSEL_Pos
 (0U)

	)

10917 
	#LPTIM_CFGR_CKSEL_Msk
 (0x1UL << 
LPTIM_CFGR_CKSEL_Pos
è

	)

10918 
	#LPTIM_CFGR_CKSEL
 
LPTIM_CFGR_CKSEL_Msk


	)

10920 
	#LPTIM_CFGR_CKPOL_Pos
 (1U)

	)

10921 
	#LPTIM_CFGR_CKPOL_Msk
 (0x3UL << 
LPTIM_CFGR_CKPOL_Pos
è

	)

10922 
	#LPTIM_CFGR_CKPOL
 
LPTIM_CFGR_CKPOL_Msk


	)

10923 
	#LPTIM_CFGR_CKPOL_0
 (0x1UL << 
LPTIM_CFGR_CKPOL_Pos
è

	)

10924 
	#LPTIM_CFGR_CKPOL_1
 (0x2UL << 
LPTIM_CFGR_CKPOL_Pos
è

	)

10926 
	#LPTIM_CFGR_CKFLT_Pos
 (3U)

	)

10927 
	#LPTIM_CFGR_CKFLT_Msk
 (0x3UL << 
LPTIM_CFGR_CKFLT_Pos
è

	)

10928 
	#LPTIM_CFGR_CKFLT
 
LPTIM_CFGR_CKFLT_Msk


	)

10929 
	#LPTIM_CFGR_CKFLT_0
 (0x1UL << 
LPTIM_CFGR_CKFLT_Pos
è

	)

10930 
	#LPTIM_CFGR_CKFLT_1
 (0x2UL << 
LPTIM_CFGR_CKFLT_Pos
è

	)

10932 
	#LPTIM_CFGR_TRGFLT_Pos
 (6U)

	)

10933 
	#LPTIM_CFGR_TRGFLT_Msk
 (0x3UL << 
LPTIM_CFGR_TRGFLT_Pos
è

	)

10934 
	#LPTIM_CFGR_TRGFLT
 
LPTIM_CFGR_TRGFLT_Msk


	)

10935 
	#LPTIM_CFGR_TRGFLT_0
 (0x1UL << 
LPTIM_CFGR_TRGFLT_Pos
è

	)

10936 
	#LPTIM_CFGR_TRGFLT_1
 (0x2UL << 
LPTIM_CFGR_TRGFLT_Pos
è

	)

10938 
	#LPTIM_CFGR_PRESC_Pos
 (9U)

	)

10939 
	#LPTIM_CFGR_PRESC_Msk
 (0x7UL << 
LPTIM_CFGR_PRESC_Pos
è

	)

10940 
	#LPTIM_CFGR_PRESC
 
LPTIM_CFGR_PRESC_Msk


	)

10941 
	#LPTIM_CFGR_PRESC_0
 (0x1UL << 
LPTIM_CFGR_PRESC_Pos
è

	)

10942 
	#LPTIM_CFGR_PRESC_1
 (0x2UL << 
LPTIM_CFGR_PRESC_Pos
è

	)

10943 
	#LPTIM_CFGR_PRESC_2
 (0x4UL << 
LPTIM_CFGR_PRESC_Pos
è

	)

10945 
	#LPTIM_CFGR_TRIGSEL_Pos
 (13U)

	)

10946 
	#LPTIM_CFGR_TRIGSEL_Msk
 (0x10007UL << 
LPTIM_CFGR_TRIGSEL_Pos
è

	)

10947 
	#LPTIM_CFGR_TRIGSEL
 
LPTIM_CFGR_TRIGSEL_Msk


	)

10948 
	#LPTIM_CFGR_TRIGSEL_0
 (0x00001UL << 
LPTIM_CFGR_TRIGSEL_Pos
è

	)

10949 
	#LPTIM_CFGR_TRIGSEL_1
 (0x00002UL << 
LPTIM_CFGR_TRIGSEL_Pos
è

	)

10950 
	#LPTIM_CFGR_TRIGSEL_2
 (0x00004UL << 
LPTIM_CFGR_TRIGSEL_Pos
è

	)

10951 
	#LPTIM_CFGR_TRIGSEL_3
 (0x10000UL << 
LPTIM_CFGR_TRIGSEL_Pos
è

	)

10953 
	#LPTIM_CFGR_TRIGEN_Pos
 (17U)

	)

10954 
	#LPTIM_CFGR_TRIGEN_Msk
 (0x3UL << 
LPTIM_CFGR_TRIGEN_Pos
è

	)

10955 
	#LPTIM_CFGR_TRIGEN
 
LPTIM_CFGR_TRIGEN_Msk


	)

10956 
	#LPTIM_CFGR_TRIGEN_0
 (0x1UL << 
LPTIM_CFGR_TRIGEN_Pos
è

	)

10957 
	#LPTIM_CFGR_TRIGEN_1
 (0x2UL << 
LPTIM_CFGR_TRIGEN_Pos
è

	)

10959 
	#LPTIM_CFGR_TIMOUT_Pos
 (19U)

	)

10960 
	#LPTIM_CFGR_TIMOUT_Msk
 (0x1UL << 
LPTIM_CFGR_TIMOUT_Pos
è

	)

10961 
	#LPTIM_CFGR_TIMOUT
 
LPTIM_CFGR_TIMOUT_Msk


	)

10962 
	#LPTIM_CFGR_WAVE_Pos
 (20U)

	)

10963 
	#LPTIM_CFGR_WAVE_Msk
 (0x1UL << 
LPTIM_CFGR_WAVE_Pos
è

	)

10964 
	#LPTIM_CFGR_WAVE
 
LPTIM_CFGR_WAVE_Msk


	)

10965 
	#LPTIM_CFGR_WAVPOL_Pos
 (21U)

	)

10966 
	#LPTIM_CFGR_WAVPOL_Msk
 (0x1UL << 
LPTIM_CFGR_WAVPOL_Pos
è

	)

10967 
	#LPTIM_CFGR_WAVPOL
 
LPTIM_CFGR_WAVPOL_Msk


	)

10968 
	#LPTIM_CFGR_PRELOAD_Pos
 (22U)

	)

10969 
	#LPTIM_CFGR_PRELOAD_Msk
 (0x1UL << 
LPTIM_CFGR_PRELOAD_Pos
è

	)

10970 
	#LPTIM_CFGR_PRELOAD
 
LPTIM_CFGR_PRELOAD_Msk


	)

10971 
	#LPTIM_CFGR_COUNTMODE_Pos
 (23U)

	)

10972 
	#LPTIM_CFGR_COUNTMODE_Msk
 (0x1UL << 
LPTIM_CFGR_COUNTMODE_Pos
è

	)

10973 
	#LPTIM_CFGR_COUNTMODE
 
LPTIM_CFGR_COUNTMODE_Msk


	)

10974 
	#LPTIM_CFGR_ENC_Pos
 (24U)

	)

10975 
	#LPTIM_CFGR_ENC_Msk
 (0x1UL << 
LPTIM_CFGR_ENC_Pos
è

	)

10976 
	#LPTIM_CFGR_ENC
 
LPTIM_CFGR_ENC_Msk


	)

10979 
	#LPTIM_CR_ENABLE_Pos
 (0U)

	)

10980 
	#LPTIM_CR_ENABLE_Msk
 (0x1UL << 
LPTIM_CR_ENABLE_Pos
è

	)

10981 
	#LPTIM_CR_ENABLE
 
LPTIM_CR_ENABLE_Msk


	)

10982 
	#LPTIM_CR_SNGSTRT_Pos
 (1U)

	)

10983 
	#LPTIM_CR_SNGSTRT_Msk
 (0x1UL << 
LPTIM_CR_SNGSTRT_Pos
è

	)

10984 
	#LPTIM_CR_SNGSTRT
 
LPTIM_CR_SNGSTRT_Msk


	)

10985 
	#LPTIM_CR_CNTSTRT_Pos
 (2U)

	)

10986 
	#LPTIM_CR_CNTSTRT_Msk
 (0x1UL << 
LPTIM_CR_CNTSTRT_Pos
è

	)

10987 
	#LPTIM_CR_CNTSTRT
 
LPTIM_CR_CNTSTRT_Msk


	)

10988 
	#LPTIM_CR_COUNTRST_Pos
 (3U)

	)

10989 
	#LPTIM_CR_COUNTRST_Msk
 (0x1UL << 
LPTIM_CR_COUNTRST_Pos
è

	)

10990 
	#LPTIM_CR_COUNTRST
 
LPTIM_CR_COUNTRST_Msk


	)

10991 
	#LPTIM_CR_RSTARE_Pos
 (4U)

	)

10992 
	#LPTIM_CR_RSTARE_Msk
 (0x1UL << 
LPTIM_CR_RSTARE_Pos
è

	)

10993 
	#LPTIM_CR_RSTARE
 
LPTIM_CR_RSTARE_Msk


	)

10996 
	#LPTIM_CMP_CMP_Pos
 (0U)

	)

10997 
	#LPTIM_CMP_CMP_Msk
 (0xFFFFUL << 
LPTIM_CMP_CMP_Pos
è

	)

10998 
	#LPTIM_CMP_CMP
 
LPTIM_CMP_CMP_Msk


	)

11001 
	#LPTIM_ARR_ARR_Pos
 (0U)

	)

11002 
	#LPTIM_ARR_ARR_Msk
 (0xFFFFUL << 
LPTIM_ARR_ARR_Pos
è

	)

11003 
	#LPTIM_ARR_ARR
 
LPTIM_ARR_ARR_Msk


	)

11006 
	#LPTIM_CNT_CNT_Pos
 (0U)

	)

11007 
	#LPTIM_CNT_CNT_Msk
 (0xFFFFUL << 
LPTIM_CNT_CNT_Pos
è

	)

11008 
	#LPTIM_CNT_CNT
 
LPTIM_CNT_CNT_Msk


	)

11011 
	#LPTIM_OR_IN1_Pos
 (0U)

	)

11012 
	#LPTIM_OR_IN1_Msk
 (0xDUL << 
LPTIM_OR_IN1_Pos
è

	)

11013 
	#LPTIM_OR_IN1
 
LPTIM_OR_IN1_Msk


	)

11014 
	#LPTIM_OR_IN1_0
 (0x1UL << 
LPTIM_OR_IN1_Pos
è

	)

11015 
	#LPTIM_OR_IN1_1
 (0x4UL << 
LPTIM_OR_IN1_Pos
è

	)

11016 
	#LPTIM_OR_IN1_2
 (0x8UL << 
LPTIM_OR_IN1_Pos
è

	)

11018 
	#LPTIM_OR_IN2_Pos
 (1U)

	)

11019 
	#LPTIM_OR_IN2_Msk
 (0x19UL << 
LPTIM_OR_IN2_Pos
è

	)

11020 
	#LPTIM_OR_IN2
 
LPTIM_OR_IN2_Msk


	)

11021 
	#LPTIM_OR_IN2_0
 (0x1UL << 
LPTIM_OR_IN2_Pos
è

	)

11022 
	#LPTIM_OR_IN2_1
 (0x8UL << 
LPTIM_OR_IN2_Pos
è

	)

11023 
	#LPTIM_OR_IN2_2
 (0x10UL << 
LPTIM_OR_IN2_Pos
è

	)

11030 
	#USART_CR1_UE_Pos
 (0U)

	)

11031 
	#USART_CR1_UE_Msk
 (0x1UL << 
USART_CR1_UE_Pos
è

	)

11032 
	#USART_CR1_UE
 
USART_CR1_UE_Msk


	)

11033 
	#USART_CR1_UESM_Pos
 (1U)

	)

11034 
	#USART_CR1_UESM_Msk
 (0x1UL << 
USART_CR1_UESM_Pos
è

	)

11035 
	#USART_CR1_UESM
 
USART_CR1_UESM_Msk


	)

11036 
	#USART_CR1_RE_Pos
 (2U)

	)

11037 
	#USART_CR1_RE_Msk
 (0x1UL << 
USART_CR1_RE_Pos
è

	)

11038 
	#USART_CR1_RE
 
USART_CR1_RE_Msk


	)

11039 
	#USART_CR1_TE_Pos
 (3U)

	)

11040 
	#USART_CR1_TE_Msk
 (0x1UL << 
USART_CR1_TE_Pos
è

	)

11041 
	#USART_CR1_TE
 
USART_CR1_TE_Msk


	)

11042 
	#USART_CR1_IDLEIE_Pos
 (4U)

	)

11043 
	#USART_CR1_IDLEIE_Msk
 (0x1UL << 
USART_CR1_IDLEIE_Pos
è

	)

11044 
	#USART_CR1_IDLEIE
 
USART_CR1_IDLEIE_Msk


	)

11045 
	#USART_CR1_RXNEIE_Pos
 (5U)

	)

11046 
	#USART_CR1_RXNEIE_Msk
 (0x1UL << 
USART_CR1_RXNEIE_Pos
è

	)

11047 
	#USART_CR1_RXNEIE
 
USART_CR1_RXNEIE_Msk


	)

11048 
	#USART_CR1_RXNEIE_RXFNEIE_Pos
 
USART_CR1_RXNEIE_Pos


	)

11049 
	#USART_CR1_RXNEIE_RXFNEIE_Msk
 
USART_CR1_RXNEIE_Msk


	)

11050 
	#USART_CR1_RXNEIE_RXFNEIE
 
USART_CR1_RXNEIE_Msk


	)

11051 
	#USART_CR1_TCIE_Pos
 (6U)

	)

11052 
	#USART_CR1_TCIE_Msk
 (0x1UL << 
USART_CR1_TCIE_Pos
è

	)

11053 
	#USART_CR1_TCIE
 
USART_CR1_TCIE_Msk


	)

11054 
	#USART_CR1_TXEIE_Pos
 (7U)

	)

11055 
	#USART_CR1_TXEIE_Msk
 (0x1UL << 
USART_CR1_TXEIE_Pos
è

	)

11056 
	#USART_CR1_TXEIE
 
USART_CR1_TXEIE_Msk


	)

11057 
	#USART_CR1_TXEIE_TXFNFIE_Pos
 
USART_CR1_TXEIE_Pos


	)

11058 
	#USART_CR1_TXEIE_TXFNFIE_Msk
 
USART_CR1_TXEIE_Msk


	)

11059 
	#USART_CR1_TXEIE_TXFNFIE
 
USART_CR1_TXEIE_Msk


	)

11060 
	#USART_CR1_PEIE_Pos
 (8U)

	)

11061 
	#USART_CR1_PEIE_Msk
 (0x1UL << 
USART_CR1_PEIE_Pos
è

	)

11062 
	#USART_CR1_PEIE
 
USART_CR1_PEIE_Msk


	)

11063 
	#USART_CR1_PS_Pos
 (9U)

	)

11064 
	#USART_CR1_PS_Msk
 (0x1UL << 
USART_CR1_PS_Pos
è

	)

11065 
	#USART_CR1_PS
 
USART_CR1_PS_Msk


	)

11066 
	#USART_CR1_PCE_Pos
 (10U)

	)

11067 
	#USART_CR1_PCE_Msk
 (0x1UL << 
USART_CR1_PCE_Pos
è

	)

11068 
	#USART_CR1_PCE
 
USART_CR1_PCE_Msk


	)

11069 
	#USART_CR1_WAKE_Pos
 (11U)

	)

11070 
	#USART_CR1_WAKE_Msk
 (0x1UL << 
USART_CR1_WAKE_Pos
è

	)

11071 
	#USART_CR1_WAKE
 
USART_CR1_WAKE_Msk


	)

11072 
	#USART_CR1_M_Pos
 (12U)

	)

11073 
	#USART_CR1_M_Msk
 (0x10001UL << 
USART_CR1_M_Pos
è

	)

11074 
	#USART_CR1_M
 
USART_CR1_M_Msk


	)

11075 
	#USART_CR1_M0_Pos
 (12U)

	)

11076 
	#USART_CR1_M0_Msk
 (0x1UL << 
USART_CR1_M0_Pos
è

	)

11077 
	#USART_CR1_M0
 
USART_CR1_M0_Msk


	)

11078 
	#USART_CR1_MME_Pos
 (13U)

	)

11079 
	#USART_CR1_MME_Msk
 (0x1UL << 
USART_CR1_MME_Pos
è

	)

11080 
	#USART_CR1_MME
 
USART_CR1_MME_Msk


	)

11081 
	#USART_CR1_CMIE_Pos
 (14U)

	)

11082 
	#USART_CR1_CMIE_Msk
 (0x1UL << 
USART_CR1_CMIE_Pos
è

	)

11083 
	#USART_CR1_CMIE
 
USART_CR1_CMIE_Msk


	)

11084 
	#USART_CR1_OVER8_Pos
 (15U)

	)

11085 
	#USART_CR1_OVER8_Msk
 (0x1UL << 
USART_CR1_OVER8_Pos
è

	)

11086 
	#USART_CR1_OVER8
 
USART_CR1_OVER8_Msk


	)

11087 
	#USART_CR1_DEDT_Pos
 (16U)

	)

11088 
	#USART_CR1_DEDT_Msk
 (0x1FUL << 
USART_CR1_DEDT_Pos
è

	)

11089 
	#USART_CR1_DEDT
 
USART_CR1_DEDT_Msk


	)

11090 
	#USART_CR1_DEDT_0
 (0x01UL << 
USART_CR1_DEDT_Pos
è

	)

11091 
	#USART_CR1_DEDT_1
 (0x02UL << 
USART_CR1_DEDT_Pos
è

	)

11092 
	#USART_CR1_DEDT_2
 (0x04UL << 
USART_CR1_DEDT_Pos
è

	)

11093 
	#USART_CR1_DEDT_3
 (0x08UL << 
USART_CR1_DEDT_Pos
è

	)

11094 
	#USART_CR1_DEDT_4
 (0x10UL << 
USART_CR1_DEDT_Pos
è

	)

11095 
	#USART_CR1_DEAT_Pos
 (21U)

	)

11096 
	#USART_CR1_DEAT_Msk
 (0x1FUL << 
USART_CR1_DEAT_Pos
è

	)

11097 
	#USART_CR1_DEAT
 
USART_CR1_DEAT_Msk


	)

11098 
	#USART_CR1_DEAT_0
 (0x01UL << 
USART_CR1_DEAT_Pos
è

	)

11099 
	#USART_CR1_DEAT_1
 (0x02UL << 
USART_CR1_DEAT_Pos
è

	)

11100 
	#USART_CR1_DEAT_2
 (0x04UL << 
USART_CR1_DEAT_Pos
è

	)

11101 
	#USART_CR1_DEAT_3
 (0x08UL << 
USART_CR1_DEAT_Pos
è

	)

11102 
	#USART_CR1_DEAT_4
 (0x10UL << 
USART_CR1_DEAT_Pos
è

	)

11103 
	#USART_CR1_RTOIE_Pos
 (26U)

	)

11104 
	#USART_CR1_RTOIE_Msk
 (0x1UL << 
USART_CR1_RTOIE_Pos
è

	)

11105 
	#USART_CR1_RTOIE
 
USART_CR1_RTOIE_Msk


	)

11106 
	#USART_CR1_EOBIE_Pos
 (27U)

	)

11107 
	#USART_CR1_EOBIE_Msk
 (0x1UL << 
USART_CR1_EOBIE_Pos
è

	)

11108 
	#USART_CR1_EOBIE
 
USART_CR1_EOBIE_Msk


	)

11109 
	#USART_CR1_M1_Pos
 (28U)

	)

11110 
	#USART_CR1_M1_Msk
 (0x1UL << 
USART_CR1_M1_Pos
è

	)

11111 
	#USART_CR1_M1
 
USART_CR1_M1_Msk


	)

11112 
	#USART_CR1_FIFOEN_Pos
 (29U)

	)

11113 
	#USART_CR1_FIFOEN_Msk
 (0x1UL << 
USART_CR1_FIFOEN_Pos
è

	)

11114 
	#USART_CR1_FIFOEN
 
USART_CR1_FIFOEN_Msk


	)

11115 
	#USART_CR1_TXFEIE_Pos
 (30U)

	)

11116 
	#USART_CR1_TXFEIE_Msk
 (0x1UL << 
USART_CR1_TXFEIE_Pos
è

	)

11117 
	#USART_CR1_TXFEIE
 
USART_CR1_TXFEIE_Msk


	)

11118 
	#USART_CR1_RXFFIE_Pos
 (31U)

	)

11119 
	#USART_CR1_RXFFIE_Msk
 (0x1UL << 
USART_CR1_RXFFIE_Pos
è

	)

11120 
	#USART_CR1_RXFFIE
 
USART_CR1_RXFFIE_Msk


	)

11123 
	#USART_CR2_SLVEN_Pos
 (0U)

	)

11124 
	#USART_CR2_SLVEN_Msk
 (0x1UL << 
USART_CR2_SLVEN_Pos
è

	)

11125 
	#USART_CR2_SLVEN
 
USART_CR2_SLVEN_Msk


	)

11126 
	#USART_CR2_DIS_NSS_Pos
 (3U)

	)

11127 
	#USART_CR2_DIS_NSS_Msk
 (0x1UL << 
USART_CR2_DIS_NSS_Pos
è

	)

11128 
	#USART_CR2_DIS_NSS
 
USART_CR2_DIS_NSS_Msk


	)

11129 
	#USART_CR2_ADDM7_Pos
 (4U)

	)

11130 
	#USART_CR2_ADDM7_Msk
 (0x1UL << 
USART_CR2_ADDM7_Pos
è

	)

11131 
	#USART_CR2_ADDM7
 
USART_CR2_ADDM7_Msk


	)

11132 
	#USART_CR2_LBDL_Pos
 (5U)

	)

11133 
	#USART_CR2_LBDL_Msk
 (0x1UL << 
USART_CR2_LBDL_Pos
è

	)

11134 
	#USART_CR2_LBDL
 
USART_CR2_LBDL_Msk


	)

11135 
	#USART_CR2_LBDIE_Pos
 (6U)

	)

11136 
	#USART_CR2_LBDIE_Msk
 (0x1UL << 
USART_CR2_LBDIE_Pos
è

	)

11137 
	#USART_CR2_LBDIE
 
USART_CR2_LBDIE_Msk


	)

11138 
	#USART_CR2_LBCL_Pos
 (8U)

	)

11139 
	#USART_CR2_LBCL_Msk
 (0x1UL << 
USART_CR2_LBCL_Pos
è

	)

11140 
	#USART_CR2_LBCL
 
USART_CR2_LBCL_Msk


	)

11141 
	#USART_CR2_CPHA_Pos
 (9U)

	)

11142 
	#USART_CR2_CPHA_Msk
 (0x1UL << 
USART_CR2_CPHA_Pos
è

	)

11143 
	#USART_CR2_CPHA
 
USART_CR2_CPHA_Msk


	)

11144 
	#USART_CR2_CPOL_Pos
 (10U)

	)

11145 
	#USART_CR2_CPOL_Msk
 (0x1UL << 
USART_CR2_CPOL_Pos
è

	)

11146 
	#USART_CR2_CPOL
 
USART_CR2_CPOL_Msk


	)

11147 
	#USART_CR2_CLKEN_Pos
 (11U)

	)

11148 
	#USART_CR2_CLKEN_Msk
 (0x1UL << 
USART_CR2_CLKEN_Pos
è

	)

11149 
	#USART_CR2_CLKEN
 
USART_CR2_CLKEN_Msk


	)

11150 
	#USART_CR2_STOP_Pos
 (12U)

	)

11151 
	#USART_CR2_STOP_Msk
 (0x3UL << 
USART_CR2_STOP_Pos
è

	)

11152 
	#USART_CR2_STOP
 
USART_CR2_STOP_Msk


	)

11153 
	#USART_CR2_STOP_0
 (0x1UL << 
USART_CR2_STOP_Pos
è

	)

11154 
	#USART_CR2_STOP_1
 (0x2UL << 
USART_CR2_STOP_Pos
è

	)

11155 
	#USART_CR2_LINEN_Pos
 (14U)

	)

11156 
	#USART_CR2_LINEN_Msk
 (0x1UL << 
USART_CR2_LINEN_Pos
è

	)

11157 
	#USART_CR2_LINEN
 
USART_CR2_LINEN_Msk


	)

11158 
	#USART_CR2_SWAP_Pos
 (15U)

	)

11159 
	#USART_CR2_SWAP_Msk
 (0x1UL << 
USART_CR2_SWAP_Pos
è

	)

11160 
	#USART_CR2_SWAP
 
USART_CR2_SWAP_Msk


	)

11161 
	#USART_CR2_RXINV_Pos
 (16U)

	)

11162 
	#USART_CR2_RXINV_Msk
 (0x1UL << 
USART_CR2_RXINV_Pos
è

	)

11163 
	#USART_CR2_RXINV
 
USART_CR2_RXINV_Msk


	)

11164 
	#USART_CR2_TXINV_Pos
 (17U)

	)

11165 
	#USART_CR2_TXINV_Msk
 (0x1UL << 
USART_CR2_TXINV_Pos
è

	)

11166 
	#USART_CR2_TXINV
 
USART_CR2_TXINV_Msk


	)

11167 
	#USART_CR2_DATAINV_Pos
 (18U)

	)

11168 
	#USART_CR2_DATAINV_Msk
 (0x1UL << 
USART_CR2_DATAINV_Pos
è

	)

11169 
	#USART_CR2_DATAINV
 
USART_CR2_DATAINV_Msk


	)

11170 
	#USART_CR2_MSBFIRST_Pos
 (19U)

	)

11171 
	#USART_CR2_MSBFIRST_Msk
 (0x1UL << 
USART_CR2_MSBFIRST_Pos
è

	)

11172 
	#USART_CR2_MSBFIRST
 
USART_CR2_MSBFIRST_Msk


	)

11173 
	#USART_CR2_ABREN_Pos
 (20U)

	)

11174 
	#USART_CR2_ABREN_Msk
 (0x1UL << 
USART_CR2_ABREN_Pos
è

	)

11175 
	#USART_CR2_ABREN
 
USART_CR2_ABREN_Msk


	)

11176 
	#USART_CR2_ABRMODE_Pos
 (21U)

	)

11177 
	#USART_CR2_ABRMODE_Msk
 (0x3UL << 
USART_CR2_ABRMODE_Pos
è

	)

11178 
	#USART_CR2_ABRMODE
 
USART_CR2_ABRMODE_Msk


	)

11179 
	#USART_CR2_ABRMODE_0
 (0x1UL << 
USART_CR2_ABRMODE_Pos
è

	)

11180 
	#USART_CR2_ABRMODE_1
 (0x2UL << 
USART_CR2_ABRMODE_Pos
è

	)

11181 
	#USART_CR2_RTOEN_Pos
 (23U)

	)

11182 
	#USART_CR2_RTOEN_Msk
 (0x1UL << 
USART_CR2_RTOEN_Pos
è

	)

11183 
	#USART_CR2_RTOEN
 
USART_CR2_RTOEN_Msk


	)

11184 
	#USART_CR2_ADD_Pos
 (24U)

	)

11185 
	#USART_CR2_ADD_Msk
 (0xFFUL << 
USART_CR2_ADD_Pos
è

	)

11186 
	#USART_CR2_ADD
 
USART_CR2_ADD_Msk


	)

11189 
	#USART_CR3_EIE_Pos
 (0U)

	)

11190 
	#USART_CR3_EIE_Msk
 (0x1UL << 
USART_CR3_EIE_Pos
è

	)

11191 
	#USART_CR3_EIE
 
USART_CR3_EIE_Msk


	)

11192 
	#USART_CR3_IREN_Pos
 (1U)

	)

11193 
	#USART_CR3_IREN_Msk
 (0x1UL << 
USART_CR3_IREN_Pos
è

	)

11194 
	#USART_CR3_IREN
 
USART_CR3_IREN_Msk


	)

11195 
	#USART_CR3_IRLP_Pos
 (2U)

	)

11196 
	#USART_CR3_IRLP_Msk
 (0x1UL << 
USART_CR3_IRLP_Pos
è

	)

11197 
	#USART_CR3_IRLP
 
USART_CR3_IRLP_Msk


	)

11198 
	#USART_CR3_HDSEL_Pos
 (3U)

	)

11199 
	#USART_CR3_HDSEL_Msk
 (0x1UL << 
USART_CR3_HDSEL_Pos
è

	)

11200 
	#USART_CR3_HDSEL
 
USART_CR3_HDSEL_Msk


	)

11201 
	#USART_CR3_NACK_Pos
 (4U)

	)

11202 
	#USART_CR3_NACK_Msk
 (0x1UL << 
USART_CR3_NACK_Pos
è

	)

11203 
	#USART_CR3_NACK
 
USART_CR3_NACK_Msk


	)

11204 
	#USART_CR3_SCEN_Pos
 (5U)

	)

11205 
	#USART_CR3_SCEN_Msk
 (0x1UL << 
USART_CR3_SCEN_Pos
è

	)

11206 
	#USART_CR3_SCEN
 
USART_CR3_SCEN_Msk


	)

11207 
	#USART_CR3_DMAR_Pos
 (6U)

	)

11208 
	#USART_CR3_DMAR_Msk
 (0x1UL << 
USART_CR3_DMAR_Pos
è

	)

11209 
	#USART_CR3_DMAR
 
USART_CR3_DMAR_Msk


	)

11210 
	#USART_CR3_DMAT_Pos
 (7U)

	)

11211 
	#USART_CR3_DMAT_Msk
 (0x1UL << 
USART_CR3_DMAT_Pos
è

	)

11212 
	#USART_CR3_DMAT
 
USART_CR3_DMAT_Msk


	)

11213 
	#USART_CR3_RTSE_Pos
 (8U)

	)

11214 
	#USART_CR3_RTSE_Msk
 (0x1UL << 
USART_CR3_RTSE_Pos
è

	)

11215 
	#USART_CR3_RTSE
 
USART_CR3_RTSE_Msk


	)

11216 
	#USART_CR3_CTSE_Pos
 (9U)

	)

11217 
	#USART_CR3_CTSE_Msk
 (0x1UL << 
USART_CR3_CTSE_Pos
è

	)

11218 
	#USART_CR3_CTSE
 
USART_CR3_CTSE_Msk


	)

11219 
	#USART_CR3_CTSIE_Pos
 (10U)

	)

11220 
	#USART_CR3_CTSIE_Msk
 (0x1UL << 
USART_CR3_CTSIE_Pos
è

	)

11221 
	#USART_CR3_CTSIE
 
USART_CR3_CTSIE_Msk


	)

11222 
	#USART_CR3_ONEBIT_Pos
 (11U)

	)

11223 
	#USART_CR3_ONEBIT_Msk
 (0x1UL << 
USART_CR3_ONEBIT_Pos
è

	)

11224 
	#USART_CR3_ONEBIT
 
USART_CR3_ONEBIT_Msk


	)

11225 
	#USART_CR3_OVRDIS_Pos
 (12U)

	)

11226 
	#USART_CR3_OVRDIS_Msk
 (0x1UL << 
USART_CR3_OVRDIS_Pos
è

	)

11227 
	#USART_CR3_OVRDIS
 
USART_CR3_OVRDIS_Msk


	)

11228 
	#USART_CR3_DDRE_Pos
 (13U)

	)

11229 
	#USART_CR3_DDRE_Msk
 (0x1UL << 
USART_CR3_DDRE_Pos
è

	)

11230 
	#USART_CR3_DDRE
 
USART_CR3_DDRE_Msk


	)

11231 
	#USART_CR3_DEM_Pos
 (14U)

	)

11232 
	#USART_CR3_DEM_Msk
 (0x1UL << 
USART_CR3_DEM_Pos
è

	)

11233 
	#USART_CR3_DEM
 
USART_CR3_DEM_Msk


	)

11234 
	#USART_CR3_DEP_Pos
 (15U)

	)

11235 
	#USART_CR3_DEP_Msk
 (0x1UL << 
USART_CR3_DEP_Pos
è

	)

11236 
	#USART_CR3_DEP
 
USART_CR3_DEP_Msk


	)

11237 
	#USART_CR3_SCARCNT_Pos
 (17U)

	)

11238 
	#USART_CR3_SCARCNT_Msk
 (0x7UL << 
USART_CR3_SCARCNT_Pos
è

	)

11239 
	#USART_CR3_SCARCNT
 
USART_CR3_SCARCNT_Msk


	)

11240 
	#USART_CR3_SCARCNT_0
 (0x1UL << 
USART_CR3_SCARCNT_Pos
è

	)

11241 
	#USART_CR3_SCARCNT_1
 (0x2UL << 
USART_CR3_SCARCNT_Pos
è

	)

11242 
	#USART_CR3_SCARCNT_2
 (0x4UL << 
USART_CR3_SCARCNT_Pos
è

	)

11243 
	#USART_CR3_WUS_Pos
 (20U)

	)

11244 
	#USART_CR3_WUS_Msk
 (0x3UL << 
USART_CR3_WUS_Pos
è

	)

11245 
	#USART_CR3_WUS
 
USART_CR3_WUS_Msk


	)

11246 
	#USART_CR3_WUS_0
 (0x1UL << 
USART_CR3_WUS_Pos
è

	)

11247 
	#USART_CR3_WUS_1
 (0x2UL << 
USART_CR3_WUS_Pos
è

	)

11248 
	#USART_CR3_WUFIE_Pos
 (22U)

	)

11249 
	#USART_CR3_WUFIE_Msk
 (0x1UL << 
USART_CR3_WUFIE_Pos
è

	)

11250 
	#USART_CR3_WUFIE
 
USART_CR3_WUFIE_Msk


	)

11251 
	#USART_CR3_TXFTIE_Pos
 (23U)

	)

11252 
	#USART_CR3_TXFTIE_Msk
 (0x1UL << 
USART_CR3_TXFTIE_Pos
è

	)

11253 
	#USART_CR3_TXFTIE
 
USART_CR3_TXFTIE_Msk


	)

11254 
	#USART_CR3_TCBGTIE_Pos
 (24U)

	)

11255 
	#USART_CR3_TCBGTIE_Msk
 (0x1UL << 
USART_CR3_TCBGTIE_Pos
è

	)

11256 
	#USART_CR3_TCBGTIE
 
USART_CR3_TCBGTIE_Msk


	)

11257 
	#USART_CR3_RXFTCFG_Pos
 (25U)

	)

11258 
	#USART_CR3_RXFTCFG_Msk
 (0x7UL << 
USART_CR3_RXFTCFG_Pos
è

	)

11259 
	#USART_CR3_RXFTCFG
 
USART_CR3_RXFTCFG_Msk


	)

11260 
	#USART_CR3_RXFTCFG_0
 (0x1UL << 
USART_CR3_RXFTCFG_Pos
è

	)

11261 
	#USART_CR3_RXFTCFG_1
 (0x2UL << 
USART_CR3_RXFTCFG_Pos
è

	)

11262 
	#USART_CR3_RXFTCFG_2
 (0x4UL << 
USART_CR3_RXFTCFG_Pos
è

	)

11263 
	#USART_CR3_RXFTIE_Pos
 (28U)

	)

11264 
	#USART_CR3_RXFTIE_Msk
 (0x1UL << 
USART_CR3_RXFTIE_Pos
è

	)

11265 
	#USART_CR3_RXFTIE
 
USART_CR3_RXFTIE_Msk


	)

11266 
	#USART_CR3_TXFTCFG_Pos
 (29U)

	)

11267 
	#USART_CR3_TXFTCFG_Msk
 (0x7UL << 
USART_CR3_TXFTCFG_Pos
è

	)

11268 
	#USART_CR3_TXFTCFG
 
USART_CR3_TXFTCFG_Msk


	)

11269 
	#USART_CR3_TXFTCFG_0
 (0x1UL << 
USART_CR3_TXFTCFG_Pos
è

	)

11270 
	#USART_CR3_TXFTCFG_1
 (0x2UL << 
USART_CR3_TXFTCFG_Pos
è

	)

11271 
	#USART_CR3_TXFTCFG_2
 (0x4UL << 
USART_CR3_TXFTCFG_Pos
è

	)

11274 
	#USART_BRR_LPUART_Pos
 (0U)

	)

11275 
	#USART_BRR_LPUART_Msk
 (0xFFFFFUL << 
USART_BRR_LPUART_Pos
è

	)

11276 
	#USART_BRR_LPUART
 
USART_BRR_LPUART_Msk


	)

11277 
	#USART_BRR_BRR_Pos
 (0U)

	)

11278 
	#USART_BRR_BRR_Msk
 (0xFFFFUL << 
USART_BRR_BRR_Pos
è

	)

11279 
	#USART_BRR_BRR
 
USART_BRR_BRR_Msk


	)

11282 
	#USART_GTPR_PSC_Pos
 (0U)

	)

11283 
	#USART_GTPR_PSC_Msk
 (0xFFUL << 
USART_GTPR_PSC_Pos
è

	)

11284 
	#USART_GTPR_PSC
 
USART_GTPR_PSC_Msk


	)

11285 
	#USART_GTPR_GT_Pos
 (8U)

	)

11286 
	#USART_GTPR_GT_Msk
 (0xFFUL << 
USART_GTPR_GT_Pos
è

	)

11287 
	#USART_GTPR_GT
 
USART_GTPR_GT_Msk


	)

11290 
	#USART_RTOR_RTO_Pos
 (0U)

	)

11291 
	#USART_RTOR_RTO_Msk
 (0xFFFFFFUL << 
USART_RTOR_RTO_Pos
è

	)

11292 
	#USART_RTOR_RTO
 
USART_RTOR_RTO_Msk


	)

11293 
	#USART_RTOR_BLEN_Pos
 (24U)

	)

11294 
	#USART_RTOR_BLEN_Msk
 (0xFFUL << 
USART_RTOR_BLEN_Pos
è

	)

11295 
	#USART_RTOR_BLEN
 
USART_RTOR_BLEN_Msk


	)

11298 
	#USART_RQR_ABRRQ_Pos
 (0U)

	)

11299 
	#USART_RQR_ABRRQ_Msk
 (0x1UL << 
USART_RQR_ABRRQ_Pos
è

	)

11300 
	#USART_RQR_ABRRQ
 
USART_RQR_ABRRQ_Msk


	)

11301 
	#USART_RQR_SBKRQ_Pos
 (1U)

	)

11302 
	#USART_RQR_SBKRQ_Msk
 (0x1UL << 
USART_RQR_SBKRQ_Pos
è

	)

11303 
	#USART_RQR_SBKRQ
 
USART_RQR_SBKRQ_Msk


	)

11304 
	#USART_RQR_MMRQ_Pos
 (2U)

	)

11305 
	#USART_RQR_MMRQ_Msk
 (0x1UL << 
USART_RQR_MMRQ_Pos
è

	)

11306 
	#USART_RQR_MMRQ
 
USART_RQR_MMRQ_Msk


	)

11307 
	#USART_RQR_RXFRQ_Pos
 (3U)

	)

11308 
	#USART_RQR_RXFRQ_Msk
 (0x1UL << 
USART_RQR_RXFRQ_Pos
è

	)

11309 
	#USART_RQR_RXFRQ
 
USART_RQR_RXFRQ_Msk


	)

11310 
	#USART_RQR_TXFRQ_Pos
 (4U)

	)

11311 
	#USART_RQR_TXFRQ_Msk
 (0x1UL << 
USART_RQR_TXFRQ_Pos
è

	)

11312 
	#USART_RQR_TXFRQ
 
USART_RQR_TXFRQ_Msk


	)

11315 
	#USART_ISR_PE_Pos
 (0U)

	)

11316 
	#USART_ISR_PE_Msk
 (0x1UL << 
USART_ISR_PE_Pos
è

	)

11317 
	#USART_ISR_PE
 
USART_ISR_PE_Msk


	)

11318 
	#USART_ISR_FE_Pos
 (1U)

	)

11319 
	#USART_ISR_FE_Msk
 (0x1UL << 
USART_ISR_FE_Pos
è

	)

11320 
	#USART_ISR_FE
 
USART_ISR_FE_Msk


	)

11321 
	#USART_ISR_NE_Pos
 (2U)

	)

11322 
	#USART_ISR_NE_Msk
 (0x1UL << 
USART_ISR_NE_Pos
è

	)

11323 
	#USART_ISR_NE
 
USART_ISR_NE_Msk


	)

11324 
	#USART_ISR_ORE_Pos
 (3U)

	)

11325 
	#USART_ISR_ORE_Msk
 (0x1UL << 
USART_ISR_ORE_Pos
è

	)

11326 
	#USART_ISR_ORE
 
USART_ISR_ORE_Msk


	)

11327 
	#USART_ISR_IDLE_Pos
 (4U)

	)

11328 
	#USART_ISR_IDLE_Msk
 (0x1UL << 
USART_ISR_IDLE_Pos
è

	)

11329 
	#USART_ISR_IDLE
 
USART_ISR_IDLE_Msk


	)

11330 
	#USART_ISR_RXNE_Pos
 (5U)

	)

11331 
	#USART_ISR_RXNE_Msk
 (0x1UL << 
USART_ISR_RXNE_Pos
è

	)

11332 
	#USART_ISR_RXNE
 
USART_ISR_RXNE_Msk


	)

11333 
	#USART_ISR_RXNE_RXFNE_Pos
 
USART_ISR_RXNE_Pos


	)

11334 
	#USART_ISR_RXNE_RXFNE_Msk
 
USART_ISR_RXNE_Msk


	)

11335 
	#USART_ISR_RXNE_RXFNE
 
USART_ISR_RXNE_Msk


	)

11336 
	#USART_ISR_TC_Pos
 (6U)

	)

11337 
	#USART_ISR_TC_Msk
 (0x1UL << 
USART_ISR_TC_Pos
è

	)

11338 
	#USART_ISR_TC
 
USART_ISR_TC_Msk


	)

11339 
	#USART_ISR_TXE_Pos
 (7U)

	)

11340 
	#USART_ISR_TXE_Msk
 (0x1UL << 
USART_ISR_TXE_Pos
è

	)

11341 
	#USART_ISR_TXE
 
USART_ISR_TXE_Msk


	)

11342 
	#USART_ISR_TXE_TXFNF_Pos
 
USART_ISR_TXE_Pos


	)

11343 
	#USART_ISR_TXE_TXFNF_Msk
 
USART_ISR_TXE_Msk


	)

11344 
	#USART_ISR_TXE_TXFNF
 
USART_ISR_TXE_Msk


	)

11345 
	#USART_ISR_LBDF_Pos
 (8U)

	)

11346 
	#USART_ISR_LBDF_Msk
 (0x1UL << 
USART_ISR_LBDF_Pos
è

	)

11347 
	#USART_ISR_LBDF
 
USART_ISR_LBDF_Msk


	)

11348 
	#USART_ISR_CTSIF_Pos
 (9U)

	)

11349 
	#USART_ISR_CTSIF_Msk
 (0x1UL << 
USART_ISR_CTSIF_Pos
è

	)

11350 
	#USART_ISR_CTSIF
 
USART_ISR_CTSIF_Msk


	)

11351 
	#USART_ISR_CTS_Pos
 (10U)

	)

11352 
	#USART_ISR_CTS_Msk
 (0x1UL << 
USART_ISR_CTS_Pos
è

	)

11353 
	#USART_ISR_CTS
 
USART_ISR_CTS_Msk


	)

11354 
	#USART_ISR_RTOF_Pos
 (11U)

	)

11355 
	#USART_ISR_RTOF_Msk
 (0x1UL << 
USART_ISR_RTOF_Pos
è

	)

11356 
	#USART_ISR_RTOF
 
USART_ISR_RTOF_Msk


	)

11357 
	#USART_ISR_EOBF_Pos
 (12U)

	)

11358 
	#USART_ISR_EOBF_Msk
 (0x1UL << 
USART_ISR_EOBF_Pos
è

	)

11359 
	#USART_ISR_EOBF
 
USART_ISR_EOBF_Msk


	)

11360 
	#USART_ISR_UDR_Pos
 (13U)

	)

11361 
	#USART_ISR_UDR_Msk
 (0x1UL << 
USART_ISR_UDR_Pos
è

	)

11362 
	#USART_ISR_UDR
 
USART_ISR_UDR_Msk


	)

11363 
	#USART_ISR_ABRE_Pos
 (14U)

	)

11364 
	#USART_ISR_ABRE_Msk
 (0x1UL << 
USART_ISR_ABRE_Pos
è

	)

11365 
	#USART_ISR_ABRE
 
USART_ISR_ABRE_Msk


	)

11366 
	#USART_ISR_ABRF_Pos
 (15U)

	)

11367 
	#USART_ISR_ABRF_Msk
 (0x1UL << 
USART_ISR_ABRF_Pos
è

	)

11368 
	#USART_ISR_ABRF
 
USART_ISR_ABRF_Msk


	)

11369 
	#USART_ISR_BUSY_Pos
 (16U)

	)

11370 
	#USART_ISR_BUSY_Msk
 (0x1UL << 
USART_ISR_BUSY_Pos
è

	)

11371 
	#USART_ISR_BUSY
 
USART_ISR_BUSY_Msk


	)

11372 
	#USART_ISR_CMF_Pos
 (17U)

	)

11373 
	#USART_ISR_CMF_Msk
 (0x1UL << 
USART_ISR_CMF_Pos
è

	)

11374 
	#USART_ISR_CMF
 
USART_ISR_CMF_Msk


	)

11375 
	#USART_ISR_SBKF_Pos
 (18U)

	)

11376 
	#USART_ISR_SBKF_Msk
 (0x1UL << 
USART_ISR_SBKF_Pos
è

	)

11377 
	#USART_ISR_SBKF
 
USART_ISR_SBKF_Msk


	)

11378 
	#USART_ISR_RWU_Pos
 (19U)

	)

11379 
	#USART_ISR_RWU_Msk
 (0x1UL << 
USART_ISR_RWU_Pos
è

	)

11380 
	#USART_ISR_RWU
 
USART_ISR_RWU_Msk


	)

11381 
	#USART_ISR_WUF_Pos
 (20U)

	)

11382 
	#USART_ISR_WUF_Msk
 (0x1UL << 
USART_ISR_WUF_Pos
è

	)

11383 
	#USART_ISR_WUF
 
USART_ISR_WUF_Msk


	)

11384 
	#USART_ISR_TEACK_Pos
 (21U)

	)

11385 
	#USART_ISR_TEACK_Msk
 (0x1UL << 
USART_ISR_TEACK_Pos
è

	)

11386 
	#USART_ISR_TEACK
 
USART_ISR_TEACK_Msk


	)

11387 
	#USART_ISR_REACK_Pos
 (22U)

	)

11388 
	#USART_ISR_REACK_Msk
 (0x1UL << 
USART_ISR_REACK_Pos
è

	)

11389 
	#USART_ISR_REACK
 
USART_ISR_REACK_Msk


	)

11390 
	#USART_ISR_TXFE_Pos
 (23U)

	)

11391 
	#USART_ISR_TXFE_Msk
 (0x1UL << 
USART_ISR_TXFE_Pos
è

	)

11392 
	#USART_ISR_TXFE
 
USART_ISR_TXFE_Msk


	)

11393 
	#USART_ISR_RXFF_Pos
 (24U)

	)

11394 
	#USART_ISR_RXFF_Msk
 (0x1UL << 
USART_ISR_RXFF_Pos
è

	)

11395 
	#USART_ISR_RXFF
 
USART_ISR_RXFF_Msk


	)

11396 
	#USART_ISR_TCBGT_Pos
 (25U)

	)

11397 
	#USART_ISR_TCBGT_Msk
 (0x1UL << 
USART_ISR_TCBGT_Pos
è

	)

11398 
	#USART_ISR_TCBGT
 
USART_ISR_TCBGT_Msk


	)

11399 
	#USART_ISR_RXFT_Pos
 (26U)

	)

11400 
	#USART_ISR_RXFT_Msk
 (0x1UL << 
USART_ISR_RXFT_Pos
è

	)

11401 
	#USART_ISR_RXFT
 
USART_ISR_RXFT_Msk


	)

11402 
	#USART_ISR_TXFT_Pos
 (27U)

	)

11403 
	#USART_ISR_TXFT_Msk
 (0x1UL << 
USART_ISR_TXFT_Pos
è

	)

11404 
	#USART_ISR_TXFT
 
USART_ISR_TXFT_Msk


	)

11407 
	#USART_ICR_PECF_Pos
 (0U)

	)

11408 
	#USART_ICR_PECF_Msk
 (0x1UL << 
USART_ICR_PECF_Pos
è

	)

11409 
	#USART_ICR_PECF
 
USART_ICR_PECF_Msk


	)

11410 
	#USART_ICR_FECF_Pos
 (1U)

	)

11411 
	#USART_ICR_FECF_Msk
 (0x1UL << 
USART_ICR_FECF_Pos
è

	)

11412 
	#USART_ICR_FECF
 
USART_ICR_FECF_Msk


	)

11413 
	#USART_ICR_NECF_Pos
 (2U)

	)

11414 
	#USART_ICR_NECF_Msk
 (0x1UL << 
USART_ICR_NECF_Pos
è

	)

11415 
	#USART_ICR_NECF
 
USART_ICR_NECF_Msk


	)

11416 
	#USART_ICR_ORECF_Pos
 (3U)

	)

11417 
	#USART_ICR_ORECF_Msk
 (0x1UL << 
USART_ICR_ORECF_Pos
è

	)

11418 
	#USART_ICR_ORECF
 
USART_ICR_ORECF_Msk


	)

11419 
	#USART_ICR_IDLECF_Pos
 (4U)

	)

11420 
	#USART_ICR_IDLECF_Msk
 (0x1UL << 
USART_ICR_IDLECF_Pos
è

	)

11421 
	#USART_ICR_IDLECF
 
USART_ICR_IDLECF_Msk


	)

11422 
	#USART_ICR_TXFECF_Pos
 (5U)

	)

11423 
	#USART_ICR_TXFECF_Msk
 (0x1UL << 
USART_ICR_TXFECF_Pos
è

	)

11424 
	#USART_ICR_TXFECF
 
USART_ICR_TXFECF_Msk


	)

11425 
	#USART_ICR_TCCF_Pos
 (6U)

	)

11426 
	#USART_ICR_TCCF_Msk
 (0x1UL << 
USART_ICR_TCCF_Pos
è

	)

11427 
	#USART_ICR_TCCF
 
USART_ICR_TCCF_Msk


	)

11428 
	#USART_ICR_TCBGTCF_Pos
 (7U)

	)

11429 
	#USART_ICR_TCBGTCF_Msk
 (0x1UL << 
USART_ICR_TCBGTCF_Pos
è

	)

11430 
	#USART_ICR_TCBGTCF
 
USART_ICR_TCBGTCF_Msk


	)

11431 
	#USART_ICR_LBDCF_Pos
 (8U)

	)

11432 
	#USART_ICR_LBDCF_Msk
 (0x1UL << 
USART_ICR_LBDCF_Pos
è

	)

11433 
	#USART_ICR_LBDCF
 
USART_ICR_LBDCF_Msk


	)

11434 
	#USART_ICR_CTSCF_Pos
 (9U)

	)

11435 
	#USART_ICR_CTSCF_Msk
 (0x1UL << 
USART_ICR_CTSCF_Pos
è

	)

11436 
	#USART_ICR_CTSCF
 
USART_ICR_CTSCF_Msk


	)

11437 
	#USART_ICR_RTOCF_Pos
 (11U)

	)

11438 
	#USART_ICR_RTOCF_Msk
 (0x1UL << 
USART_ICR_RTOCF_Pos
è

	)

11439 
	#USART_ICR_RTOCF
 
USART_ICR_RTOCF_Msk


	)

11440 
	#USART_ICR_EOBCF_Pos
 (12U)

	)

11441 
	#USART_ICR_EOBCF_Msk
 (0x1UL << 
USART_ICR_EOBCF_Pos
è

	)

11442 
	#USART_ICR_EOBCF
 
USART_ICR_EOBCF_Msk


	)

11443 
	#USART_ICR_UDRCF_Pos
 (13U)

	)

11444 
	#USART_ICR_UDRCF_Msk
 (0x1UL << 
USART_ICR_UDRCF_Pos
è

	)

11445 
	#USART_ICR_UDRCF
 
USART_ICR_UDRCF_Msk


	)

11446 
	#USART_ICR_CMCF_Pos
 (17U)

	)

11447 
	#USART_ICR_CMCF_Msk
 (0x1UL << 
USART_ICR_CMCF_Pos
è

	)

11448 
	#USART_ICR_CMCF
 
USART_ICR_CMCF_Msk


	)

11449 
	#USART_ICR_WUCF_Pos
 (20U)

	)

11450 
	#USART_ICR_WUCF_Msk
 (0x1UL << 
USART_ICR_WUCF_Pos
è

	)

11451 
	#USART_ICR_WUCF
 
USART_ICR_WUCF_Msk


	)

11454 
	#USART_RDR_RDR_Pos
 (0U)

	)

11455 
	#USART_RDR_RDR_Msk
 (0x1FFUL << 
USART_RDR_RDR_Pos
è

	)

11456 
	#USART_RDR_RDR
 
USART_RDR_RDR_Msk


	)

11459 
	#USART_TDR_TDR_Pos
 (0U)

	)

11460 
	#USART_TDR_TDR_Msk
 (0x1FFUL << 
USART_TDR_TDR_Pos
è

	)

11461 
	#USART_TDR_TDR
 
USART_TDR_TDR_Msk


	)

11464 
	#USART_PRESC_PRESCALER_Pos
 (0U)

	)

11465 
	#USART_PRESC_PRESCALER_Msk
 (0xFUL << 
USART_PRESC_PRESCALER_Pos
è

	)

11466 
	#USART_PRESC_PRESCALER
 
USART_PRESC_PRESCALER_Msk


	)

11467 
	#USART_PRESC_PRESCALER_0
 (0x1UL << 
USART_PRESC_PRESCALER_Pos
è

	)

11468 
	#USART_PRESC_PRESCALER_1
 (0x2UL << 
USART_PRESC_PRESCALER_Pos
è

	)

11469 
	#USART_PRESC_PRESCALER_2
 (0x4UL << 
USART_PRESC_PRESCALER_Pos
è

	)

11470 
	#USART_PRESC_PRESCALER_3
 (0x8UL << 
USART_PRESC_PRESCALER_Pos
è

	)

11478 
	#VREFBUF_CSR_ENVR_Pos
 (0U)

	)

11479 
	#VREFBUF_CSR_ENVR_Msk
 (0x1UL << 
VREFBUF_CSR_ENVR_Pos
è

	)

11480 
	#VREFBUF_CSR_ENVR
 
VREFBUF_CSR_ENVR_Msk


	)

11481 
	#VREFBUF_CSR_HIZ_Pos
 (1U)

	)

11482 
	#VREFBUF_CSR_HIZ_Msk
 (0x1UL << 
VREFBUF_CSR_HIZ_Pos
è

	)

11483 
	#VREFBUF_CSR_HIZ
 
VREFBUF_CSR_HIZ_Msk


	)

11484 
	#VREFBUF_CSR_VRR_Pos
 (3U)

	)

11485 
	#VREFBUF_CSR_VRR_Msk
 (0x1UL << 
VREFBUF_CSR_VRR_Pos
è

	)

11486 
	#VREFBUF_CSR_VRR
 
VREFBUF_CSR_VRR_Msk


	)

11487 
	#VREFBUF_CSR_VRS_Pos
 (4U)

	)

11488 
	#VREFBUF_CSR_VRS_Msk
 (0x3UL << 
VREFBUF_CSR_VRS_Pos
è

	)

11489 
	#VREFBUF_CSR_VRS
 
VREFBUF_CSR_VRS_Msk


	)

11490 
	#VREFBUF_CSR_VRS_0
 (0x1UL << 
VREFBUF_CSR_VRS_Pos
è

	)

11491 
	#VREFBUF_CSR_VRS_1
 (0x2UL << 
VREFBUF_CSR_VRS_Pos
è

	)

11494 
	#VREFBUF_CCR_TRIM_Pos
 (0U)

	)

11495 
	#VREFBUF_CCR_TRIM_Msk
 (0x3FUL << 
VREFBUF_CCR_TRIM_Pos
è

	)

11496 
	#VREFBUF_CCR_TRIM
 
VREFBUF_CCR_TRIM_Msk


	)

11503 
	#USB_EP0R
 
USB_BASE


	)

11504 
	#USB_EP1R
 (
USB_BASE
 + 0x0x00000004è

	)

11505 
	#USB_EP2R
 (
USB_BASE
 + 0x0x00000008è

	)

11506 
	#USB_EP3R
 (
USB_BASE
 + 0x0x0000000Cè

	)

11507 
	#USB_EP4R
 (
USB_BASE
 + 0x0x00000010è

	)

11508 
	#USB_EP5R
 (
USB_BASE
 + 0x0x00000014è

	)

11509 
	#USB_EP6R
 (
USB_BASE
 + 0x0x00000018è

	)

11510 
	#USB_EP7R
 (
USB_BASE
 + 0x0x0000001Cè

	)

11513 
	#USB_EP_CTR_RX
 ((
ušt16_t
)0x8000Uè

	)

11514 
	#USB_EP_DTOG_RX
 ((
ušt16_t
)0x4000Uè

	)

11515 
	#USB_EPRX_STAT
 ((
ušt16_t
)0x3000Uè

	)

11516 
	#USB_EP_SETUP
 ((
ušt16_t
)0x0800Uè

	)

11517 
	#USB_EP_T_FIELD
 ((
ušt16_t
)0x0600Uè

	)

11518 
	#USB_EP_KIND
 ((
ušt16_t
)0x0100Uè

	)

11519 
	#USB_EP_CTR_TX
 ((
ušt16_t
)0x0080Uè

	)

11520 
	#USB_EP_DTOG_TX
 ((
ušt16_t
)0x0040Uè

	)

11521 
	#USB_EPTX_STAT
 ((
ušt16_t
)0x0030Uè

	)

11522 
	#USB_EPADDR_FIELD
 ((
ušt16_t
)0x000FUè

	)

11525 
	#USB_EPREG_MASK
 (
USB_EP_CTR_RX
|
USB_EP_SETUP
|
USB_EP_T_FIELD
|
USB_EP_KIND
|
USB_EP_CTR_TX
|
USB_EPADDR_FIELD
)

	)

11527 
	#USB_EP_TYPE_MASK
 ((
ušt16_t
)0x0600Uè

	)

11528 
	#USB_EP_BULK
 ((
ušt16_t
)0x0000Uè

	)

11529 
	#USB_EP_CONTROL
 ((
ušt16_t
)0x0200Uè

	)

11530 
	#USB_EP_ISOCHRONOUS
 ((
ušt16_t
)0x0400Uè

	)

11531 
	#USB_EP_INTERRUPT
 ((
ušt16_t
)0x0600Uè

	)

11532 
	#USB_EP_T_MASK
 ((
ušt16_t
è~
USB_EP_T_FIELD
 & 
USB_EPREG_MASK
)

	)

11534 
	#USB_EPKIND_MASK
 ((
ušt16_t
)~
USB_EP_KIND
 & 
USB_EPREG_MASK
è

	)

11536 
	#USB_EP_TX_DIS
 ((
ušt16_t
)0x0000Uè

	)

11537 
	#USB_EP_TX_STALL
 ((
ušt16_t
)0x0010Uè

	)

11538 
	#USB_EP_TX_NAK
 ((
ušt16_t
)0x0020Uè

	)

11539 
	#USB_EP_TX_VALID
 ((
ušt16_t
)0x0030Uè

	)

11540 
	#USB_EPTX_DTOG1
 ((
ušt16_t
)0x0010Uè

	)

11541 
	#USB_EPTX_DTOG2
 ((
ušt16_t
)0x0020Uè

	)

11542 
	#USB_EPTX_DTOGMASK
 (
USB_EPTX_STAT
|
USB_EPREG_MASK
)

	)

11544 
	#USB_EP_RX_DIS
 ((
ušt16_t
)0x0000Uè

	)

11545 
	#USB_EP_RX_STALL
 ((
ušt16_t
)0x1000Uè

	)

11546 
	#USB_EP_RX_NAK
 ((
ušt16_t
)0x2000Uè

	)

11547 
	#USB_EP_RX_VALID
 ((
ušt16_t
)0x3000Uè

	)

11548 
	#USB_EPRX_DTOG1
 ((
ušt16_t
)0x1000Uè

	)

11549 
	#USB_EPRX_DTOG2
 ((
ušt16_t
)0x2000Uè

	)

11550 
	#USB_EPRX_DTOGMASK
 (
USB_EPRX_STAT
|
USB_EPREG_MASK
)

	)

11557 
	#USB_CNTR
 (
USB_BASE
 + 0x00000040Uè

	)

11558 
	#USB_ISTR
 (
USB_BASE
 + 0x00000044Uè

	)

11559 
	#USB_FNR
 (
USB_BASE
 + 0x00000048Uè

	)

11560 
	#USB_DADDR
 (
USB_BASE
 + 0x0000004CUè

	)

11561 
	#USB_BTABLE
 (
USB_BASE
 + 0x00000050Uè

	)

11562 
	#USB_LPMCSR
 (
USB_BASE
 + 0x00000054Uè

	)

11563 
	#USB_BCDR
 (
USB_BASE
 + 0x00000058Uè

	)

11566 
	#USB_CNTR_CTRM
 ((
ušt16_t
)0x8000Uè

	)

11567 
	#USB_CNTR_PMAOVRM
 ((
ušt16_t
)0x4000Uè

	)

11568 
	#USB_CNTR_ERRM
 ((
ušt16_t
)0x2000Uè

	)

11569 
	#USB_CNTR_WKUPM
 ((
ušt16_t
)0x1000Uè

	)

11570 
	#USB_CNTR_SUSPM
 ((
ušt16_t
)0x0800Uè

	)

11571 
	#USB_CNTR_RESETM
 ((
ušt16_t
)0x0400Uè

	)

11572 
	#USB_CNTR_SOFM
 ((
ušt16_t
)0x0200Uè

	)

11573 
	#USB_CNTR_ESOFM
 ((
ušt16_t
)0x0100Uè

	)

11574 
	#USB_CNTR_L1REQM
 ((
ušt16_t
)0x0080Uè

	)

11575 
	#USB_CNTR_L1RESUME
 ((
ušt16_t
)0x0020Uè

	)

11576 
	#USB_CNTR_RESUME
 ((
ušt16_t
)0x0010Uè

	)

11577 
	#USB_CNTR_FSUSP
 ((
ušt16_t
)0x0008Uè

	)

11578 
	#USB_CNTR_LPMODE
 ((
ušt16_t
)0x0004Uè

	)

11579 
	#USB_CNTR_PDWN
 ((
ušt16_t
)0x0002Uè

	)

11580 
	#USB_CNTR_FRES
 ((
ušt16_t
)0x0001Uè

	)

11583 
	#USB_ISTR_EP_ID
 ((
ušt16_t
)0x000FUè

	)

11584 
	#USB_ISTR_DIR
 ((
ušt16_t
)0x0010Uè

	)

11585 
	#USB_ISTR_L1REQ
 ((
ušt16_t
)0x0080Uè

	)

11586 
	#USB_ISTR_ESOF
 ((
ušt16_t
)0x0100Uè

	)

11587 
	#USB_ISTR_SOF
 ((
ušt16_t
)0x0200Uè

	)

11588 
	#USB_ISTR_RESET
 ((
ušt16_t
)0x0400Uè

	)

11589 
	#USB_ISTR_SUSP
 ((
ušt16_t
)0x0800Uè

	)

11590 
	#USB_ISTR_WKUP
 ((
ušt16_t
)0x1000Uè

	)

11591 
	#USB_ISTR_ERR
 ((
ušt16_t
)0x2000Uè

	)

11592 
	#USB_ISTR_PMAOVR
 ((
ušt16_t
)0x4000Uè

	)

11593 
	#USB_ISTR_CTR
 ((
ušt16_t
)0x8000Uè

	)

11595 
	#USB_CLR_L1REQ
 (~
USB_ISTR_L1REQ
è

	)

11596 
	#USB_CLR_ESOF
 (~
USB_ISTR_ESOF
è

	)

11597 
	#USB_CLR_SOF
 (~
USB_ISTR_SOF
è

	)

11598 
	#USB_CLR_RESET
 (~
USB_ISTR_RESET
è

	)

11599 
	#USB_CLR_SUSP
 (~
USB_ISTR_SUSP
è

	)

11600 
	#USB_CLR_WKUP
 (~
USB_ISTR_WKUP
è

	)

11601 
	#USB_CLR_ERR
 (~
USB_ISTR_ERR
è

	)

11602 
	#USB_CLR_PMAOVR
 (~
USB_ISTR_PMAOVR
è

	)

11603 
	#USB_CLR_CTR
 (~
USB_ISTR_CTR
è

	)

11606 
	#USB_FNR_FN
 ((
ušt16_t
)0x07FFUè

	)

11607 
	#USB_FNR_LSOF
 ((
ušt16_t
)0x1800Uè

	)

11608 
	#USB_FNR_LCK
 ((
ušt16_t
)0x2000Uè

	)

11609 
	#USB_FNR_RXDM
 ((
ušt16_t
)0x4000Uè

	)

11610 
	#USB_FNR_RXDP
 ((
ušt16_t
)0x8000Uè

	)

11613 
	#USB_DADDR_ADD
 ((
ušt8_t
)0x7FUè

	)

11614 
	#USB_DADDR_ADD0
 ((
ušt8_t
)0x01Uè

	)

11615 
	#USB_DADDR_ADD1
 ((
ušt8_t
)0x02Uè

	)

11616 
	#USB_DADDR_ADD2
 ((
ušt8_t
)0x04Uè

	)

11617 
	#USB_DADDR_ADD3
 ((
ušt8_t
)0x08Uè

	)

11618 
	#USB_DADDR_ADD4
 ((
ušt8_t
)0x10Uè

	)

11619 
	#USB_DADDR_ADD5
 ((
ušt8_t
)0x20Uè

	)

11620 
	#USB_DADDR_ADD6
 ((
ušt8_t
)0x40Uè

	)

11622 
	#USB_DADDR_EF
 ((
ušt8_t
)0x80Uè

	)

11625 
	#USB_BTABLE_BTABLE
 ((
ušt16_t
)0xFFF8Uè

	)

11628 
	#USB_BCDR_BCDEN
 ((
ušt16_t
)0x0001Uè

	)

11629 
	#USB_BCDR_DCDEN
 ((
ušt16_t
)0x0002Uè

	)

11630 
	#USB_BCDR_PDEN
 ((
ušt16_t
)0x0004Uè

	)

11631 
	#USB_BCDR_SDEN
 ((
ušt16_t
)0x0008Uè

	)

11632 
	#USB_BCDR_DCDET
 ((
ušt16_t
)0x0010Uè

	)

11633 
	#USB_BCDR_PDET
 ((
ušt16_t
)0x0020Uè

	)

11634 
	#USB_BCDR_SDET
 ((
ušt16_t
)0x0040Uè

	)

11635 
	#USB_BCDR_PS2DET
 ((
ušt16_t
)0x0080Uè

	)

11636 
	#USB_BCDR_DPPU
 ((
ušt16_t
)0x8000Uè

	)

11639 
	#USB_LPMCSR_LMPEN
 ((
ušt16_t
)0x0001Uè

	)

11640 
	#USB_LPMCSR_LPMACK
 ((
ušt16_t
)0x0002Uè

	)

11641 
	#USB_LPMCSR_REMWAKE
 ((
ušt16_t
)0x0008Uè

	)

11642 
	#USB_LPMCSR_BESL
 ((
ušt16_t
)0x00F0Uè

	)

11646 
	#USB_ADDR0_TX_ADDR0_TX_Pos
 (1U)

	)

11647 
	#USB_ADDR0_TX_ADDR0_TX_Msk
 (0x7FFFUL << 
USB_ADDR0_TX_ADDR0_TX_Pos
)

	)

11648 
	#USB_ADDR0_TX_ADDR0_TX
 
USB_ADDR0_TX_ADDR0_TX_Msk


	)

11651 
	#USB_ADDR1_TX_ADDR1_TX_Pos
 (1U)

	)

11652 
	#USB_ADDR1_TX_ADDR1_TX_Msk
 (0x7FFFUL << 
USB_ADDR1_TX_ADDR1_TX_Pos
)

	)

11653 
	#USB_ADDR1_TX_ADDR1_TX
 
USB_ADDR1_TX_ADDR1_TX_Msk


	)

11656 
	#USB_ADDR2_TX_ADDR2_TX_Pos
 (1U)

	)

11657 
	#USB_ADDR2_TX_ADDR2_TX_Msk
 (0x7FFFUL << 
USB_ADDR2_TX_ADDR2_TX_Pos
)

	)

11658 
	#USB_ADDR2_TX_ADDR2_TX
 
USB_ADDR2_TX_ADDR2_TX_Msk


	)

11661 
	#USB_ADDR3_TX_ADDR3_TX_Pos
 (1U)

	)

11662 
	#USB_ADDR3_TX_ADDR3_TX_Msk
 (0x7FFFUL << 
USB_ADDR3_TX_ADDR3_TX_Pos
)

	)

11663 
	#USB_ADDR3_TX_ADDR3_TX
 
USB_ADDR3_TX_ADDR3_TX_Msk


	)

11666 
	#USB_ADDR4_TX_ADDR4_TX_Pos
 (1U)

	)

11667 
	#USB_ADDR4_TX_ADDR4_TX_Msk
 (0x7FFFUL << 
USB_ADDR4_TX_ADDR4_TX_Pos
)

	)

11668 
	#USB_ADDR4_TX_ADDR4_TX
 
USB_ADDR4_TX_ADDR4_TX_Msk


	)

11671 
	#USB_ADDR5_TX_ADDR5_TX_Pos
 (1U)

	)

11672 
	#USB_ADDR5_TX_ADDR5_TX_Msk
 (0x7FFFUL << 
USB_ADDR5_TX_ADDR5_TX_Pos
)

	)

11673 
	#USB_ADDR5_TX_ADDR5_TX
 
USB_ADDR5_TX_ADDR5_TX_Msk


	)

11676 
	#USB_ADDR6_TX_ADDR6_TX_Pos
 (1U)

	)

11677 
	#USB_ADDR6_TX_ADDR6_TX_Msk
 (0x7FFFUL << 
USB_ADDR6_TX_ADDR6_TX_Pos
)

	)

11678 
	#USB_ADDR6_TX_ADDR6_TX
 
USB_ADDR6_TX_ADDR6_TX_Msk


	)

11681 
	#USB_ADDR7_TX_ADDR7_TX_Pos
 (1U)

	)

11682 
	#USB_ADDR7_TX_ADDR7_TX_Msk
 (0x7FFFUL << 
USB_ADDR7_TX_ADDR7_TX_Pos
)

	)

11683 
	#USB_ADDR7_TX_ADDR7_TX
 
USB_ADDR7_TX_ADDR7_TX_Msk


	)

11688 
	#USB_COUNT0_TX_COUNT0_TX_Pos
 (0U)

	)

11689 
	#USB_COUNT0_TX_COUNT0_TX_Msk
 (0x3FFUL << 
USB_COUNT0_TX_COUNT0_TX_Pos
)

	)

11690 
	#USB_COUNT0_TX_COUNT0_TX
 
USB_COUNT0_TX_COUNT0_TX_Msk


	)

11693 
	#USB_COUNT1_TX_COUNT1_TX_Pos
 (0U)

	)

11694 
	#USB_COUNT1_TX_COUNT1_TX_Msk
 (0x3FFUL << 
USB_COUNT1_TX_COUNT1_TX_Pos
)

	)

11695 
	#USB_COUNT1_TX_COUNT1_TX
 
USB_COUNT1_TX_COUNT1_TX_Msk


	)

11698 
	#USB_COUNT2_TX_COUNT2_TX_Pos
 (0U)

	)

11699 
	#USB_COUNT2_TX_COUNT2_TX_Msk
 (0x3FFUL << 
USB_COUNT2_TX_COUNT2_TX_Pos
)

	)

11700 
	#USB_COUNT2_TX_COUNT2_TX
 
USB_COUNT2_TX_COUNT2_TX_Msk


	)

11703 
	#USB_COUNT3_TX_COUNT3_TX_Pos
 (0U)

	)

11704 
	#USB_COUNT3_TX_COUNT3_TX_Msk
 (0x3FFUL << 
USB_COUNT3_TX_COUNT3_TX_Pos
)

	)

11705 
	#USB_COUNT3_TX_COUNT3_TX
 
USB_COUNT3_TX_COUNT3_TX_Msk


	)

11708 
	#USB_COUNT4_TX_COUNT4_TX_Pos
 (0U)

	)

11709 
	#USB_COUNT4_TX_COUNT4_TX_Msk
 (0x3FFUL << 
USB_COUNT4_TX_COUNT4_TX_Pos
)

	)

11710 
	#USB_COUNT4_TX_COUNT4_TX
 
USB_COUNT4_TX_COUNT4_TX_Msk


	)

11713 
	#USB_COUNT5_TX_COUNT5_TX_Pos
 (0U)

	)

11714 
	#USB_COUNT5_TX_COUNT5_TX_Msk
 (0x3FFUL << 
USB_COUNT5_TX_COUNT5_TX_Pos
)

	)

11715 
	#USB_COUNT5_TX_COUNT5_TX
 
USB_COUNT5_TX_COUNT5_TX_Msk


	)

11718 
	#USB_COUNT6_TX_COUNT6_TX_Pos
 (0U)

	)

11719 
	#USB_COUNT6_TX_COUNT6_TX_Msk
 (0x3FFUL << 
USB_COUNT6_TX_COUNT6_TX_Pos
)

	)

11720 
	#USB_COUNT6_TX_COUNT6_TX
 
USB_COUNT6_TX_COUNT6_TX_Msk


	)

11723 
	#USB_COUNT7_TX_COUNT7_TX_Pos
 (0U)

	)

11724 
	#USB_COUNT7_TX_COUNT7_TX_Msk
 (0x3FFUL << 
USB_COUNT7_TX_COUNT7_TX_Pos
)

	)

11725 
	#USB_COUNT7_TX_COUNT7_TX
 
USB_COUNT7_TX_COUNT7_TX_Msk


	)

11730 
	#USB_COUNT0_TX_0_COUNT0_TX_0
 (0x000003FFUè

	)

11733 
	#USB_COUNT0_TX_1_COUNT0_TX_1
 (0x03FF0000Uè

	)

11736 
	#USB_COUNT1_TX_0_COUNT1_TX_0
 (0x000003FFUè

	)

11739 
	#USB_COUNT1_TX_1_COUNT1_TX_1
 (0x03FF0000Uè

	)

11742 
	#USB_COUNT2_TX_0_COUNT2_TX_0
 (0x000003FFUè

	)

11745 
	#USB_COUNT2_TX_1_COUNT2_TX_1
 (0x03FF0000Uè

	)

11748 
	#USB_COUNT3_TX_0_COUNT3_TX_0
 (0x000003FFUè

	)

11751 
	#USB_COUNT3_TX_1_COUNT3_TX_1
 (0x03FF0000Uè

	)

11754 
	#USB_COUNT4_TX_0_COUNT4_TX_0
 (0x000003FFUè

	)

11757 
	#USB_COUNT4_TX_1_COUNT4_TX_1
 (0x03FF0000Uè

	)

11760 
	#USB_COUNT5_TX_0_COUNT5_TX_0
 (0x000003FFUè

	)

11763 
	#USB_COUNT5_TX_1_COUNT5_TX_1
 (0x03FF0000Uè

	)

11766 
	#USB_COUNT6_TX_0_COUNT6_TX_0
 (0x000003FFUè

	)

11769 
	#USB_COUNT6_TX_1_COUNT6_TX_1
 (0x03FF0000Uè

	)

11772 
	#USB_COUNT7_TX_0_COUNT7_TX_0
 (0x000003FFUè

	)

11775 
	#USB_COUNT7_TX_1_COUNT7_TX_1
 (0x03FF0000Uè

	)

11780 
	#USB_ADDR0_RX_ADDR0_RX_Pos
 (1U)

	)

11781 
	#USB_ADDR0_RX_ADDR0_RX_Msk
 (0x7FFFUL << 
USB_ADDR0_RX_ADDR0_RX_Pos
)

	)

11782 
	#USB_ADDR0_RX_ADDR0_RX
 
USB_ADDR0_RX_ADDR0_RX_Msk


	)

11785 
	#USB_ADDR1_RX_ADDR1_RX_Pos
 (1U)

	)

11786 
	#USB_ADDR1_RX_ADDR1_RX_Msk
 (0x7FFFUL << 
USB_ADDR1_RX_ADDR1_RX_Pos
)

	)

11787 
	#USB_ADDR1_RX_ADDR1_RX
 
USB_ADDR1_RX_ADDR1_RX_Msk


	)

11790 
	#USB_ADDR2_RX_ADDR2_RX_Pos
 (1U)

	)

11791 
	#USB_ADDR2_RX_ADDR2_RX_Msk
 (0x7FFFUL << 
USB_ADDR2_RX_ADDR2_RX_Pos
)

	)

11792 
	#USB_ADDR2_RX_ADDR2_RX
 
USB_ADDR2_RX_ADDR2_RX_Msk


	)

11795 
	#USB_ADDR3_RX_ADDR3_RX_Pos
 (1U)

	)

11796 
	#USB_ADDR3_RX_ADDR3_RX_Msk
 (0x7FFFUL << 
USB_ADDR3_RX_ADDR3_RX_Pos
)

	)

11797 
	#USB_ADDR3_RX_ADDR3_RX
 
USB_ADDR3_RX_ADDR3_RX_Msk


	)

11800 
	#USB_ADDR4_RX_ADDR4_RX_Pos
 (1U)

	)

11801 
	#USB_ADDR4_RX_ADDR4_RX_Msk
 (0x7FFFUL << 
USB_ADDR4_RX_ADDR4_RX_Pos
)

	)

11802 
	#USB_ADDR4_RX_ADDR4_RX
 
USB_ADDR4_RX_ADDR4_RX_Msk


	)

11805 
	#USB_ADDR5_RX_ADDR5_RX_Pos
 (1U)

	)

11806 
	#USB_ADDR5_RX_ADDR5_RX_Msk
 (0x7FFFUL << 
USB_ADDR5_RX_ADDR5_RX_Pos
)

	)

11807 
	#USB_ADDR5_RX_ADDR5_RX
 
USB_ADDR5_RX_ADDR5_RX_Msk


	)

11810 
	#USB_ADDR6_RX_ADDR6_RX_Pos
 (1U)

	)

11811 
	#USB_ADDR6_RX_ADDR6_RX_Msk
 (0x7FFFUL << 
USB_ADDR6_RX_ADDR6_RX_Pos
)

	)

11812 
	#USB_ADDR6_RX_ADDR6_RX
 
USB_ADDR6_RX_ADDR6_RX_Msk


	)

11815 
	#USB_ADDR7_RX_ADDR7_RX_Pos
 (1U)

	)

11816 
	#USB_ADDR7_RX_ADDR7_RX_Msk
 (0x7FFFUL << 
USB_ADDR7_RX_ADDR7_RX_Pos
)

	)

11817 
	#USB_ADDR7_RX_ADDR7_RX
 
USB_ADDR7_RX_ADDR7_RX_Msk


	)

11822 
	#USB_COUNT0_RX_COUNT0_RX_Pos
 (0U)

	)

11823 
	#USB_COUNT0_RX_COUNT0_RX_Msk
 (0x3FFUL << 
USB_COUNT0_RX_COUNT0_RX_Pos
)

	)

11824 
	#USB_COUNT0_RX_COUNT0_RX
 
USB_COUNT0_RX_COUNT0_RX_Msk


	)

11826 
	#USB_COUNT0_RX_NUM_BLOCK_Pos
 (10U)

	)

11827 
	#USB_COUNT0_RX_NUM_BLOCK_Msk
 (0x1FUL << 
USB_COUNT0_RX_NUM_BLOCK_Pos
)

	)

11828 
	#USB_COUNT0_RX_NUM_BLOCK
 
USB_COUNT0_RX_NUM_BLOCK_Msk


	)

11829 
	#USB_COUNT0_RX_NUM_BLOCK_0
 (0x01UL << 
USB_COUNT0_RX_NUM_BLOCK_Pos
)

	)

11830 
	#USB_COUNT0_RX_NUM_BLOCK_1
 (0x02UL << 
USB_COUNT0_RX_NUM_BLOCK_Pos
)

	)

11831 
	#USB_COUNT0_RX_NUM_BLOCK_2
 (0x04UL << 
USB_COUNT0_RX_NUM_BLOCK_Pos
)

	)

11832 
	#USB_COUNT0_RX_NUM_BLOCK_3
 (0x08UL << 
USB_COUNT0_RX_NUM_BLOCK_Pos
)

	)

11833 
	#USB_COUNT0_RX_NUM_BLOCK_4
 (0x10UL << 
USB_COUNT0_RX_NUM_BLOCK_Pos
)

	)

11835 
	#USB_COUNT0_RX_BLSIZE_Pos
 (15U)

	)

11836 
	#USB_COUNT0_RX_BLSIZE_Msk
 (0x1UL << 
USB_COUNT0_RX_BLSIZE_Pos
)

	)

11837 
	#USB_COUNT0_RX_BLSIZE
 
USB_COUNT0_RX_BLSIZE_Msk


	)

11840 
	#USB_COUNT1_RX_COUNT1_RX_Pos
 (0U)

	)

11841 
	#USB_COUNT1_RX_COUNT1_RX_Msk
 (0x3FFUL << 
USB_COUNT1_RX_COUNT1_RX_Pos
)

	)

11842 
	#USB_COUNT1_RX_COUNT1_RX
 
USB_COUNT1_RX_COUNT1_RX_Msk


	)

11844 
	#USB_COUNT1_RX_NUM_BLOCK_Pos
 (10U)

	)

11845 
	#USB_COUNT1_RX_NUM_BLOCK_Msk
 (0x1FUL << 
USB_COUNT1_RX_NUM_BLOCK_Pos
)

	)

11846 
	#USB_COUNT1_RX_NUM_BLOCK
 
USB_COUNT1_RX_NUM_BLOCK_Msk


	)

11847 
	#USB_COUNT1_RX_NUM_BLOCK_0
 (0x01UL << 
USB_COUNT1_RX_NUM_BLOCK_Pos
)

	)

11848 
	#USB_COUNT1_RX_NUM_BLOCK_1
 (0x02UL << 
USB_COUNT1_RX_NUM_BLOCK_Pos
)

	)

11849 
	#USB_COUNT1_RX_NUM_BLOCK_2
 (0x04UL << 
USB_COUNT1_RX_NUM_BLOCK_Pos
)

	)

11850 
	#USB_COUNT1_RX_NUM_BLOCK_3
 (0x08UL << 
USB_COUNT1_RX_NUM_BLOCK_Pos
)

	)

11851 
	#USB_COUNT1_RX_NUM_BLOCK_4
 (0x10UL << 
USB_COUNT1_RX_NUM_BLOCK_Pos
)

	)

11853 
	#USB_COUNT1_RX_BLSIZE_Pos
 (15U)

	)

11854 
	#USB_COUNT1_RX_BLSIZE_Msk
 (0x1UL << 
USB_COUNT1_RX_BLSIZE_Pos
)

	)

11855 
	#USB_COUNT1_RX_BLSIZE
 
USB_COUNT1_RX_BLSIZE_Msk


	)

11858 
	#USB_COUNT2_RX_COUNT2_RX_Pos
 (0U)

	)

11859 
	#USB_COUNT2_RX_COUNT2_RX_Msk
 (0x3FFUL << 
USB_COUNT2_RX_COUNT2_RX_Pos
)

	)

11860 
	#USB_COUNT2_RX_COUNT2_RX
 
USB_COUNT2_RX_COUNT2_RX_Msk


	)

11862 
	#USB_COUNT2_RX_NUM_BLOCK_Pos
 (10U)

	)

11863 
	#USB_COUNT2_RX_NUM_BLOCK_Msk
 (0x1FUL << 
USB_COUNT2_RX_NUM_BLOCK_Pos
)

	)

11864 
	#USB_COUNT2_RX_NUM_BLOCK
 
USB_COUNT2_RX_NUM_BLOCK_Msk


	)

11865 
	#USB_COUNT2_RX_NUM_BLOCK_0
 (0x01UL << 
USB_COUNT2_RX_NUM_BLOCK_Pos
)

	)

11866 
	#USB_COUNT2_RX_NUM_BLOCK_1
 (0x02UL << 
USB_COUNT2_RX_NUM_BLOCK_Pos
)

	)

11867 
	#USB_COUNT2_RX_NUM_BLOCK_2
 (0x04UL << 
USB_COUNT2_RX_NUM_BLOCK_Pos
)

	)

11868 
	#USB_COUNT2_RX_NUM_BLOCK_3
 (0x08UL << 
USB_COUNT2_RX_NUM_BLOCK_Pos
)

	)

11869 
	#USB_COUNT2_RX_NUM_BLOCK_4
 (0x10UL << 
USB_COUNT2_RX_NUM_BLOCK_Pos
)

	)

11871 
	#USB_COUNT2_RX_BLSIZE_Pos
 (15U)

	)

11872 
	#USB_COUNT2_RX_BLSIZE_Msk
 (0x1UL << 
USB_COUNT2_RX_BLSIZE_Pos
)

	)

11873 
	#USB_COUNT2_RX_BLSIZE
 
USB_COUNT2_RX_BLSIZE_Msk


	)

11876 
	#USB_COUNT3_RX_COUNT3_RX_Pos
 (0U)

	)

11877 
	#USB_COUNT3_RX_COUNT3_RX_Msk
 (0x3FFUL << 
USB_COUNT3_RX_COUNT3_RX_Pos
)

	)

11878 
	#USB_COUNT3_RX_COUNT3_RX
 
USB_COUNT3_RX_COUNT3_RX_Msk


	)

11880 
	#USB_COUNT3_RX_NUM_BLOCK_Pos
 (10U)

	)

11881 
	#USB_COUNT3_RX_NUM_BLOCK_Msk
 (0x1FUL << 
USB_COUNT3_RX_NUM_BLOCK_Pos
)

	)

11882 
	#USB_COUNT3_RX_NUM_BLOCK
 
USB_COUNT3_RX_NUM_BLOCK_Msk


	)

11883 
	#USB_COUNT3_RX_NUM_BLOCK_0
 (0x01UL << 
USB_COUNT3_RX_NUM_BLOCK_Pos
)

	)

11884 
	#USB_COUNT3_RX_NUM_BLOCK_1
 (0x02UL << 
USB_COUNT3_RX_NUM_BLOCK_Pos
)

	)

11885 
	#USB_COUNT3_RX_NUM_BLOCK_2
 (0x04UL << 
USB_COUNT3_RX_NUM_BLOCK_Pos
)

	)

11886 
	#USB_COUNT3_RX_NUM_BLOCK_3
 (0x08UL << 
USB_COUNT3_RX_NUM_BLOCK_Pos
)

	)

11887 
	#USB_COUNT3_RX_NUM_BLOCK_4
 (0x10UL << 
USB_COUNT3_RX_NUM_BLOCK_Pos
)

	)

11889 
	#USB_COUNT3_RX_BLSIZE_Pos
 (15U)

	)

11890 
	#USB_COUNT3_RX_BLSIZE_Msk
 (0x1UL << 
USB_COUNT3_RX_BLSIZE_Pos
)

	)

11891 
	#USB_COUNT3_RX_BLSIZE
 
USB_COUNT3_RX_BLSIZE_Msk


	)

11894 
	#USB_COUNT4_RX_COUNT4_RX_Pos
 (0U)

	)

11895 
	#USB_COUNT4_RX_COUNT4_RX_Msk
 (0x3FFUL << 
USB_COUNT4_RX_COUNT4_RX_Pos
)

	)

11896 
	#USB_COUNT4_RX_COUNT4_RX
 
USB_COUNT4_RX_COUNT4_RX_Msk


	)

11898 
	#USB_COUNT4_RX_NUM_BLOCK_Pos
 (10U)

	)

11899 
	#USB_COUNT4_RX_NUM_BLOCK_Msk
 (0x1FUL << 
USB_COUNT4_RX_NUM_BLOCK_Pos
)

	)

11900 
	#USB_COUNT4_RX_NUM_BLOCK
 
USB_COUNT4_RX_NUM_BLOCK_Msk


	)

11901 
	#USB_COUNT4_RX_NUM_BLOCK_0
 (0x01UL << 
USB_COUNT4_RX_NUM_BLOCK_Pos
)

	)

11902 
	#USB_COUNT4_RX_NUM_BLOCK_1
 (0x02UL << 
USB_COUNT4_RX_NUM_BLOCK_Pos
)

	)

11903 
	#USB_COUNT4_RX_NUM_BLOCK_2
 (0x04UL << 
USB_COUNT4_RX_NUM_BLOCK_Pos
)

	)

11904 
	#USB_COUNT4_RX_NUM_BLOCK_3
 (0x08UL << 
USB_COUNT4_RX_NUM_BLOCK_Pos
)

	)

11905 
	#USB_COUNT4_RX_NUM_BLOCK_4
 (0x10UL << 
USB_COUNT4_RX_NUM_BLOCK_Pos
)

	)

11907 
	#USB_COUNT4_RX_BLSIZE_Pos
 (15U)

	)

11908 
	#USB_COUNT4_RX_BLSIZE_Msk
 (0x1UL << 
USB_COUNT4_RX_BLSIZE_Pos
)

	)

11909 
	#USB_COUNT4_RX_BLSIZE
 
USB_COUNT4_RX_BLSIZE_Msk


	)

11912 
	#USB_COUNT5_RX_COUNT5_RX_Pos
 (0U)

	)

11913 
	#USB_COUNT5_RX_COUNT5_RX_Msk
 (0x3FFUL << 
USB_COUNT5_RX_COUNT5_RX_Pos
)

	)

11914 
	#USB_COUNT5_RX_COUNT5_RX
 
USB_COUNT5_RX_COUNT5_RX_Msk


	)

11916 
	#USB_COUNT5_RX_NUM_BLOCK_Pos
 (10U)

	)

11917 
	#USB_COUNT5_RX_NUM_BLOCK_Msk
 (0x1FUL << 
USB_COUNT5_RX_NUM_BLOCK_Pos
)

	)

11918 
	#USB_COUNT5_RX_NUM_BLOCK
 
USB_COUNT5_RX_NUM_BLOCK_Msk


	)

11919 
	#USB_COUNT5_RX_NUM_BLOCK_0
 (0x01UL << 
USB_COUNT5_RX_NUM_BLOCK_Pos
)

	)

11920 
	#USB_COUNT5_RX_NUM_BLOCK_1
 (0x02UL << 
USB_COUNT5_RX_NUM_BLOCK_Pos
)

	)

11921 
	#USB_COUNT5_RX_NUM_BLOCK_2
 (0x04UL << 
USB_COUNT5_RX_NUM_BLOCK_Pos
)

	)

11922 
	#USB_COUNT5_RX_NUM_BLOCK_3
 (0x08UL << 
USB_COUNT5_RX_NUM_BLOCK_Pos
)

	)

11923 
	#USB_COUNT5_RX_NUM_BLOCK_4
 (0x10UL << 
USB_COUNT5_RX_NUM_BLOCK_Pos
)

	)

11925 
	#USB_COUNT5_RX_BLSIZE_Pos
 (15U)

	)

11926 
	#USB_COUNT5_RX_BLSIZE_Msk
 (0x1UL << 
USB_COUNT5_RX_BLSIZE_Pos
)

	)

11927 
	#USB_COUNT5_RX_BLSIZE
 
USB_COUNT5_RX_BLSIZE_Msk


	)

11930 
	#USB_COUNT6_RX_COUNT6_RX_Pos
 (0U)

	)

11931 
	#USB_COUNT6_RX_COUNT6_RX_Msk
 (0x3FFUL << 
USB_COUNT6_RX_COUNT6_RX_Pos
)

	)

11932 
	#USB_COUNT6_RX_COUNT6_RX
 
USB_COUNT6_RX_COUNT6_RX_Msk


	)

11934 
	#USB_COUNT6_RX_NUM_BLOCK_Pos
 (10U)

	)

11935 
	#USB_COUNT6_RX_NUM_BLOCK_Msk
 (0x1FUL << 
USB_COUNT6_RX_NUM_BLOCK_Pos
)

	)

11936 
	#USB_COUNT6_RX_NUM_BLOCK
 
USB_COUNT6_RX_NUM_BLOCK_Msk


	)

11937 
	#USB_COUNT6_RX_NUM_BLOCK_0
 (0x01UL << 
USB_COUNT6_RX_NUM_BLOCK_Pos
)

	)

11938 
	#USB_COUNT6_RX_NUM_BLOCK_1
 (0x02UL << 
USB_COUNT6_RX_NUM_BLOCK_Pos
)

	)

11939 
	#USB_COUNT6_RX_NUM_BLOCK_2
 (0x04UL << 
USB_COUNT6_RX_NUM_BLOCK_Pos
)

	)

11940 
	#USB_COUNT6_RX_NUM_BLOCK_3
 (0x08UL << 
USB_COUNT6_RX_NUM_BLOCK_Pos
)

	)

11941 
	#USB_COUNT6_RX_NUM_BLOCK_4
 (0x10UL << 
USB_COUNT6_RX_NUM_BLOCK_Pos
)

	)

11943 
	#USB_COUNT6_RX_BLSIZE_Pos
 (15U)

	)

11944 
	#USB_COUNT6_RX_BLSIZE_Msk
 (0x1UL << 
USB_COUNT6_RX_BLSIZE_Pos
)

	)

11945 
	#USB_COUNT6_RX_BLSIZE
 
USB_COUNT6_RX_BLSIZE_Msk


	)

11948 
	#USB_COUNT7_RX_COUNT7_RX_Pos
 (0U)

	)

11949 
	#USB_COUNT7_RX_COUNT7_RX_Msk
 (0x3FFUL << 
USB_COUNT7_RX_COUNT7_RX_Pos
)

	)

11950 
	#USB_COUNT7_RX_COUNT7_RX
 
USB_COUNT7_RX_COUNT7_RX_Msk


	)

11952 
	#USB_COUNT7_RX_NUM_BLOCK_Pos
 (10U)

	)

11953 
	#USB_COUNT7_RX_NUM_BLOCK_Msk
 (0x1FUL << 
USB_COUNT7_RX_NUM_BLOCK_Pos
)

	)

11954 
	#USB_COUNT7_RX_NUM_BLOCK
 
USB_COUNT7_RX_NUM_BLOCK_Msk


	)

11955 
	#USB_COUNT7_RX_NUM_BLOCK_0
 (0x01UL << 
USB_COUNT7_RX_NUM_BLOCK_Pos
)

	)

11956 
	#USB_COUNT7_RX_NUM_BLOCK_1
 (0x02UL << 
USB_COUNT7_RX_NUM_BLOCK_Pos
)

	)

11957 
	#USB_COUNT7_RX_NUM_BLOCK_2
 (0x04UL << 
USB_COUNT7_RX_NUM_BLOCK_Pos
)

	)

11958 
	#USB_COUNT7_RX_NUM_BLOCK_3
 (0x08UL << 
USB_COUNT7_RX_NUM_BLOCK_Pos
)

	)

11959 
	#USB_COUNT7_RX_NUM_BLOCK_4
 (0x10UL << 
USB_COUNT7_RX_NUM_BLOCK_Pos
)

	)

11961 
	#USB_COUNT7_RX_BLSIZE_Pos
 (15U)

	)

11962 
	#USB_COUNT7_RX_BLSIZE_Msk
 (0x1UL << 
USB_COUNT7_RX_BLSIZE_Pos
)

	)

11963 
	#USB_COUNT7_RX_BLSIZE
 
USB_COUNT7_RX_BLSIZE_Msk


	)

11968 
	#USB_COUNT0_RX_0_COUNT0_RX_0
 (0x000003FFUè

	)

11970 
	#USB_COUNT0_RX_0_NUM_BLOCK_0
 (0x00007C00Uè

	)

11971 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_0
 (0x00000400Uè

	)

11972 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_1
 (0x00000800Uè

	)

11973 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_2
 (0x00001000Uè

	)

11974 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_3
 (0x00002000Uè

	)

11975 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_4
 (0x00004000Uè

	)

11977 
	#USB_COUNT0_RX_0_BLSIZE_0
 (0x00008000Uè

	)

11980 
	#USB_COUNT0_RX_1_COUNT0_RX_1
 (0x03FF0000Uè

	)

11982 
	#USB_COUNT0_RX_1_NUM_BLOCK_1
 (0x7C000000Uè

	)

11983 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_0
 (0x04000000Uè

	)

11984 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_1
 (0x08000000Uè

	)

11985 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_2
 (0x10000000Uè

	)

11986 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_3
 (0x20000000Uè

	)

11987 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_4
 (0x40000000Uè

	)

11989 
	#USB_COUNT0_RX_1_BLSIZE_1
 (0x80000000Uè

	)

11992 
	#USB_COUNT1_RX_0_COUNT1_RX_0
 (0x000003FFUè

	)

11994 
	#USB_COUNT1_RX_0_NUM_BLOCK_0
 (0x00007C00Uè

	)

11995 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_0
 (0x00000400Uè

	)

11996 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_1
 (0x00000800Uè

	)

11997 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_2
 (0x00001000Uè

	)

11998 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_3
 (0x00002000Uè

	)

11999 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_4
 (0x00004000Uè

	)

12001 
	#USB_COUNT1_RX_0_BLSIZE_0
 (0x00008000Uè

	)

12004 
	#USB_COUNT1_RX_1_COUNT1_RX_1
 (0x03FF0000Uè

	)

12006 
	#USB_COUNT1_RX_1_NUM_BLOCK_1
 (0x7C000000Uè

	)

12007 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_0
 (0x04000000Uè

	)

12008 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_1
 (0x08000000Uè

	)

12009 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_2
 (0x10000000Uè

	)

12010 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_3
 (0x20000000Uè

	)

12011 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_4
 (0x40000000Uè

	)

12013 
	#USB_COUNT1_RX_1_BLSIZE_1
 (0x80000000Uè

	)

12016 
	#USB_COUNT2_RX_0_COUNT2_RX_0
 (0x000003FFUè

	)

12018 
	#USB_COUNT2_RX_0_NUM_BLOCK_0
 (0x00007C00Uè

	)

12019 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_0
 (0x00000400Uè

	)

12020 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_1
 (0x00000800Uè

	)

12021 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_2
 (0x00001000Uè

	)

12022 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_3
 (0x00002000Uè

	)

12023 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_4
 (0x00004000Uè

	)

12025 
	#USB_COUNT2_RX_0_BLSIZE_0
 (0x00008000Uè

	)

12028 
	#USB_COUNT2_RX_1_COUNT2_RX_1
 (0x03FF0000Uè

	)

12030 
	#USB_COUNT2_RX_1_NUM_BLOCK_1
 (0x7C000000Uè

	)

12031 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_0
 (0x04000000Uè

	)

12032 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_1
 (0x08000000Uè

	)

12033 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_2
 (0x10000000Uè

	)

12034 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_3
 (0x20000000Uè

	)

12035 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_4
 (0x40000000Uè

	)

12037 
	#USB_COUNT2_RX_1_BLSIZE_1
 (0x80000000Uè

	)

12040 
	#USB_COUNT3_RX_0_COUNT3_RX_0
 (0x000003FFUè

	)

12042 
	#USB_COUNT3_RX_0_NUM_BLOCK_0
 (0x00007C00Uè

	)

12043 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_0
 (0x00000400Uè

	)

12044 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_1
 (0x00000800Uè

	)

12045 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_2
 (0x00001000Uè

	)

12046 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_3
 (0x00002000Uè

	)

12047 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_4
 (0x00004000Uè

	)

12049 
	#USB_COUNT3_RX_0_BLSIZE_0
 (0x00008000Uè

	)

12052 
	#USB_COUNT3_RX_1_COUNT3_RX_1
 (0x03FF0000Uè

	)

12054 
	#USB_COUNT3_RX_1_NUM_BLOCK_1
 (0x7C000000Uè

	)

12055 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_0
 (0x04000000Uè

	)

12056 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_1
 (0x08000000Uè

	)

12057 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_2
 (0x10000000Uè

	)

12058 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_3
 (0x20000000Uè

	)

12059 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_4
 (0x40000000Uè

	)

12061 
	#USB_COUNT3_RX_1_BLSIZE_1
 (0x80000000Uè

	)

12064 
	#USB_COUNT4_RX_0_COUNT4_RX_0
 (0x000003FFUè

	)

12066 
	#USB_COUNT4_RX_0_NUM_BLOCK_0
 (0x00007C00Uè

	)

12067 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_0
 (0x00000400Uè

	)

12068 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_1
 (0x00000800Uè

	)

12069 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_2
 (0x00001000Uè

	)

12070 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_3
 (0x00002000Uè

	)

12071 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_4
 (0x00004000Uè

	)

12073 
	#USB_COUNT4_RX_0_BLSIZE_0
 (0x00008000Uè

	)

12076 
	#USB_COUNT4_RX_1_COUNT4_RX_1
 (0x03FF0000Uè

	)

12078 
	#USB_COUNT4_RX_1_NUM_BLOCK_1
 (0x7C000000Uè

	)

12079 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_0
 (0x04000000Uè

	)

12080 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_1
 (0x08000000Uè

	)

12081 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_2
 (0x10000000Uè

	)

12082 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_3
 (0x20000000Uè

	)

12083 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_4
 (0x40000000Uè

	)

12085 
	#USB_COUNT4_RX_1_BLSIZE_1
 (0x80000000Uè

	)

12088 
	#USB_COUNT5_RX_0_COUNT5_RX_0
 (0x000003FFUè

	)

12090 
	#USB_COUNT5_RX_0_NUM_BLOCK_0
 (0x00007C00Uè

	)

12091 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_0
 (0x00000400Uè

	)

12092 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_1
 (0x00000800Uè

	)

12093 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_2
 (0x00001000Uè

	)

12094 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_3
 (0x00002000Uè

	)

12095 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_4
 (0x00004000Uè

	)

12097 
	#USB_COUNT5_RX_0_BLSIZE_0
 (0x00008000Uè

	)

12100 
	#USB_COUNT5_RX_1_COUNT5_RX_1
 (0x03FF0000Uè

	)

12102 
	#USB_COUNT5_RX_1_NUM_BLOCK_1
 (0x7C000000Uè

	)

12103 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_0
 (0x04000000Uè

	)

12104 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_1
 (0x08000000Uè

	)

12105 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_2
 (0x10000000Uè

	)

12106 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_3
 (0x20000000Uè

	)

12107 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_4
 (0x40000000Uè

	)

12109 
	#USB_COUNT5_RX_1_BLSIZE_1
 (0x80000000Uè

	)

12112 
	#USB_COUNT6_RX_0_COUNT6_RX_0
 (0x000003FFUè

	)

12114 
	#USB_COUNT6_RX_0_NUM_BLOCK_0
 (0x00007C00Uè

	)

12115 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_0
 (0x00000400Uè

	)

12116 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_1
 (0x00000800Uè

	)

12117 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_2
 (0x00001000Uè

	)

12118 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_3
 (0x00002000Uè

	)

12119 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_4
 (0x00004000Uè

	)

12121 
	#USB_COUNT6_RX_0_BLSIZE_0
 (0x00008000Uè

	)

12124 
	#USB_COUNT6_RX_1_COUNT6_RX_1
 (0x03FF0000Uè

	)

12126 
	#USB_COUNT6_RX_1_NUM_BLOCK_1
 (0x7C000000Uè

	)

12127 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_0
 (0x04000000Uè

	)

12128 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_1
 (0x08000000Uè

	)

12129 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_2
 (0x10000000Uè

	)

12130 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_3
 (0x20000000Uè

	)

12131 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_4
 (0x40000000Uè

	)

12133 
	#USB_COUNT6_RX_1_BLSIZE_1
 (0x80000000Uè

	)

12136 
	#USB_COUNT7_RX_0_COUNT7_RX_0
 (0x000003FFUè

	)

12138 
	#USB_COUNT7_RX_0_NUM_BLOCK_0
 (0x00007C00Uè

	)

12139 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_0
 (0x00000400Uè

	)

12140 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_1
 (0x00000800Uè

	)

12141 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_2
 (0x00001000Uè

	)

12142 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_3
 (0x00002000Uè

	)

12143 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_4
 (0x00004000Uè

	)

12145 
	#USB_COUNT7_RX_0_BLSIZE_0
 (0x00008000Uè

	)

12148 
	#USB_COUNT7_RX_1_COUNT7_RX_1
 (0x03FF0000Uè

	)

12150 
	#USB_COUNT7_RX_1_NUM_BLOCK_1
 (0x7C000000Uè

	)

12151 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_0
 (0x04000000Uè

	)

12152 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_1
 (0x08000000Uè

	)

12153 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_2
 (0x10000000Uè

	)

12154 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_3
 (0x20000000Uè

	)

12155 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_4
 (0x40000000Uè

	)

12157 
	#USB_COUNT7_RX_1_BLSIZE_1
 (0x80000000Uè

	)

12165 
	#UCPD_CFG1_HBITCLKDIV_Pos
 (0U)

	)

12166 
	#UCPD_CFG1_HBITCLKDIV_Msk
 (0x3FUL << 
UCPD_CFG1_HBITCLKDIV_Pos
è

	)

12167 
	#UCPD_CFG1_HBITCLKDIV
 
UCPD_CFG1_HBITCLKDIV_Msk


	)

12168 
	#UCPD_CFG1_HBITCLKDIV_0
 (0x01UL << 
UCPD_CFG1_HBITCLKDIV_Pos
è

	)

12169 
	#UCPD_CFG1_HBITCLKDIV_1
 (0x02UL << 
UCPD_CFG1_HBITCLKDIV_Pos
è

	)

12170 
	#UCPD_CFG1_HBITCLKDIV_2
 (0x04UL << 
UCPD_CFG1_HBITCLKDIV_Pos
è

	)

12171 
	#UCPD_CFG1_HBITCLKDIV_3
 (0x08UL << 
UCPD_CFG1_HBITCLKDIV_Pos
è

	)

12172 
	#UCPD_CFG1_HBITCLKDIV_4
 (0x10UL << 
UCPD_CFG1_HBITCLKDIV_Pos
è

	)

12173 
	#UCPD_CFG1_HBITCLKDIV_5
 (0x20UL << 
UCPD_CFG1_HBITCLKDIV_Pos
è

	)

12174 
	#UCPD_CFG1_IFRGAP_Pos
 (6U)

	)

12175 
	#UCPD_CFG1_IFRGAP_Msk
 (0x1FUL << 
UCPD_CFG1_IFRGAP_Pos
è

	)

12176 
	#UCPD_CFG1_IFRGAP
 
UCPD_CFG1_IFRGAP_Msk


	)

12177 
	#UCPD_CFG1_IFRGAP_0
 (0x01UL << 
UCPD_CFG1_IFRGAP_Pos
è

	)

12178 
	#UCPD_CFG1_IFRGAP_1
 (0x02UL << 
UCPD_CFG1_IFRGAP_Pos
è

	)

12179 
	#UCPD_CFG1_IFRGAP_2
 (0x04UL << 
UCPD_CFG1_IFRGAP_Pos
è

	)

12180 
	#UCPD_CFG1_IFRGAP_3
 (0x08UL << 
UCPD_CFG1_IFRGAP_Pos
è

	)

12181 
	#UCPD_CFG1_IFRGAP_4
 (0x10UL << 
UCPD_CFG1_IFRGAP_Pos
è

	)

12182 
	#UCPD_CFG1_TRANSWIN_Pos
 (11U)

	)

12183 
	#UCPD_CFG1_TRANSWIN_Msk
 (0x1FUL << 
UCPD_CFG1_TRANSWIN_Pos
è

	)

12184 
	#UCPD_CFG1_TRANSWIN
 
UCPD_CFG1_TRANSWIN_Msk


	)

12185 
	#UCPD_CFG1_TRANSWIN_0
 (0x01UL << 
UCPD_CFG1_TRANSWIN_Pos
è

	)

12186 
	#UCPD_CFG1_TRANSWIN_1
 (0x02UL << 
UCPD_CFG1_TRANSWIN_Pos
è

	)

12187 
	#UCPD_CFG1_TRANSWIN_2
 (0x04UL << 
UCPD_CFG1_TRANSWIN_Pos
è

	)

12188 
	#UCPD_CFG1_TRANSWIN_3
 (0x08UL << 
UCPD_CFG1_TRANSWIN_Pos
è

	)

12189 
	#UCPD_CFG1_TRANSWIN_4
 (0x10UL << 
UCPD_CFG1_TRANSWIN_Pos
è

	)

12190 
	#UCPD_CFG1_PSC_UCPDCLK_Pos
 (17U)

	)

12191 
	#UCPD_CFG1_PSC_UCPDCLK_Msk
 (0x7UL << 
UCPD_CFG1_PSC_UCPDCLK_Pos
è

	)

12192 
	#UCPD_CFG1_PSC_UCPDCLK
 
UCPD_CFG1_PSC_UCPDCLK_Msk


	)

12193 
	#UCPD_CFG1_PSC_UCPDCLK_0
 (0x1UL << 
UCPD_CFG1_PSC_UCPDCLK_Pos
è

	)

12194 
	#UCPD_CFG1_PSC_UCPDCLK_1
 (0x2UL << 
UCPD_CFG1_PSC_UCPDCLK_Pos
è

	)

12195 
	#UCPD_CFG1_PSC_UCPDCLK_2
 (0x4UL << 
UCPD_CFG1_PSC_UCPDCLK_Pos
è

	)

12196 
	#UCPD_CFG1_RXORDSETEN_Pos
 (20U)

	)

12197 
	#UCPD_CFG1_RXORDSETEN_Msk
 (0x1FFUL << 
UCPD_CFG1_RXORDSETEN_Pos
)

	)

12198 
	#UCPD_CFG1_RXORDSETEN
 
UCPD_CFG1_RXORDSETEN_Msk


	)

12199 
	#UCPD_CFG1_RXORDSETEN_0
 (0x001UL << 
UCPD_CFG1_RXORDSETEN_Pos
)

	)

12200 
	#UCPD_CFG1_RXORDSETEN_1
 (0x002UL << 
UCPD_CFG1_RXORDSETEN_Pos
)

	)

12201 
	#UCPD_CFG1_RXORDSETEN_2
 (0x004UL << 
UCPD_CFG1_RXORDSETEN_Pos
)

	)

12202 
	#UCPD_CFG1_RXORDSETEN_3
 (0x008UL << 
UCPD_CFG1_RXORDSETEN_Pos
)

	)

12203 
	#UCPD_CFG1_RXORDSETEN_4
 (0x010UL << 
UCPD_CFG1_RXORDSETEN_Pos
)

	)

12204 
	#UCPD_CFG1_RXORDSETEN_5
 (0x020UL << 
UCPD_CFG1_RXORDSETEN_Pos
)

	)

12205 
	#UCPD_CFG1_RXORDSETEN_6
 (0x040UL << 
UCPD_CFG1_RXORDSETEN_Pos
)

	)

12206 
	#UCPD_CFG1_RXORDSETEN_7
 (0x080UL << 
UCPD_CFG1_RXORDSETEN_Pos
)

	)

12207 
	#UCPD_CFG1_RXORDSETEN_8
 (0x100UL << 
UCPD_CFG1_RXORDSETEN_Pos
)

	)

12208 
	#UCPD_CFG1_TXDMAEN_Pos
 (29U)

	)

12209 
	#UCPD_CFG1_TXDMAEN_Msk
 (0x1UL << 
UCPD_CFG1_TXDMAEN_Pos
è

	)

12210 
	#UCPD_CFG1_TXDMAEN
 
UCPD_CFG1_TXDMAEN_Msk


	)

12211 
	#UCPD_CFG1_RXDMAEN_Pos
 (30U)

	)

12212 
	#UCPD_CFG1_RXDMAEN_Msk
 (0x1UL << 
UCPD_CFG1_RXDMAEN_Pos
è

	)

12213 
	#UCPD_CFG1_RXDMAEN
 
UCPD_CFG1_RXDMAEN_Msk


	)

12214 
	#UCPD_CFG1_UCPDEN_Pos
 (31U)

	)

12215 
	#UCPD_CFG1_UCPDEN_Msk
 (0x1UL << 
UCPD_CFG1_UCPDEN_Pos
è

	)

12216 
	#UCPD_CFG1_UCPDEN
 
UCPD_CFG1_UCPDEN_Msk


	)

12219 
	#UCPD_CFG2_RXFILTDIS_Pos
 (0U)

	)

12220 
	#UCPD_CFG2_RXFILTDIS_Msk
 (0x1UL << 
UCPD_CFG2_RXFILTDIS_Pos
è

	)

12221 
	#UCPD_CFG2_RXFILTDIS
 
UCPD_CFG2_RXFILTDIS_Msk


	)

12222 
	#UCPD_CFG2_RXFILT2N3_Pos
 (1U)

	)

12223 
	#UCPD_CFG2_RXFILT2N3_Msk
 (0x1UL << 
UCPD_CFG2_RXFILT2N3_Pos
è

	)

12224 
	#UCPD_CFG2_RXFILT2N3
 
UCPD_CFG2_RXFILT2N3_Msk


	)

12225 
	#UCPD_CFG2_FORCECLK_Pos
 (2U)

	)

12226 
	#UCPD_CFG2_FORCECLK_Msk
 (0x1UL << 
UCPD_CFG2_FORCECLK_Pos
è

	)

12227 
	#UCPD_CFG2_FORCECLK
 
UCPD_CFG2_FORCECLK_Msk


	)

12228 
	#UCPD_CFG2_WUPEN_Pos
 (3U)

	)

12229 
	#UCPD_CFG2_WUPEN_Msk
 (0x1UL << 
UCPD_CFG2_WUPEN_Pos
è

	)

12230 
	#UCPD_CFG2_WUPEN
 
UCPD_CFG2_WUPEN_Msk


	)

12233 
	#UCPD_CR_TXMODE_Pos
 (0U)

	)

12234 
	#UCPD_CR_TXMODE_Msk
 (0x3UL << 
UCPD_CR_TXMODE_Pos
è

	)

12235 
	#UCPD_CR_TXMODE
 
UCPD_CR_TXMODE_Msk


	)

12236 
	#UCPD_CR_TXMODE_0
 (0x1UL << 
UCPD_CR_TXMODE_Pos
è

	)

12237 
	#UCPD_CR_TXMODE_1
 (0x2UL << 
UCPD_CR_TXMODE_Pos
è

	)

12238 
	#UCPD_CR_TXSEND_Pos
 (2U)

	)

12239 
	#UCPD_CR_TXSEND_Msk
 (0x1UL << 
UCPD_CR_TXSEND_Pos
è

	)

12240 
	#UCPD_CR_TXSEND
 
UCPD_CR_TXSEND_Msk


	)

12241 
	#UCPD_CR_TXHRST_Pos
 (3U)

	)

12242 
	#UCPD_CR_TXHRST_Msk
 (0x1UL << 
UCPD_CR_TXHRST_Pos
è

	)

12243 
	#UCPD_CR_TXHRST
 
UCPD_CR_TXHRST_Msk


	)

12244 
	#UCPD_CR_RXMODE_Pos
 (4U)

	)

12245 
	#UCPD_CR_RXMODE_Msk
 (0x1UL << 
UCPD_CR_RXMODE_Pos
è

	)

12246 
	#UCPD_CR_RXMODE
 
UCPD_CR_RXMODE_Msk


	)

12247 
	#UCPD_CR_PHYRXEN_Pos
 (5U)

	)

12248 
	#UCPD_CR_PHYRXEN_Msk
 (0x1UL << 
UCPD_CR_PHYRXEN_Pos
è

	)

12249 
	#UCPD_CR_PHYRXEN
 
UCPD_CR_PHYRXEN_Msk


	)

12250 
	#UCPD_CR_PHYCCSEL_Pos
 (6U)

	)

12251 
	#UCPD_CR_PHYCCSEL_Msk
 (0x1UL << 
UCPD_CR_PHYCCSEL_Pos
è

	)

12252 
	#UCPD_CR_PHYCCSEL
 
UCPD_CR_PHYCCSEL_Msk


	)

12253 
	#UCPD_CR_ANASUBMODE_Pos
 (7U)

	)

12254 
	#UCPD_CR_ANASUBMODE_Msk
 (0x3UL << 
UCPD_CR_ANASUBMODE_Pos
è

	)

12255 
	#UCPD_CR_ANASUBMODE
 
UCPD_CR_ANASUBMODE_Msk


	)

12256 
	#UCPD_CR_ANASUBMODE_0
 (0x1UL << 
UCPD_CR_ANASUBMODE_Pos
è

	)

12257 
	#UCPD_CR_ANASUBMODE_1
 (0x2UL << 
UCPD_CR_ANASUBMODE_Pos
è

	)

12258 
	#UCPD_CR_ANAMODE_Pos
 (9U)

	)

12259 
	#UCPD_CR_ANAMODE_Msk
 (0x1UL << 
UCPD_CR_ANAMODE_Pos
è

	)

12260 
	#UCPD_CR_ANAMODE
 
UCPD_CR_ANAMODE_Msk


	)

12261 
	#UCPD_CR_CCENABLE_Pos
 (10U)

	)

12262 
	#UCPD_CR_CCENABLE_Msk
 (0x3UL << 
UCPD_CR_CCENABLE_Pos
è

	)

12263 
	#UCPD_CR_CCENABLE
 
UCPD_CR_CCENABLE_Msk


	)

12264 
	#UCPD_CR_CCENABLE_0
 (0x1UL << 
UCPD_CR_CCENABLE_Pos
è

	)

12265 
	#UCPD_CR_CCENABLE_1
 (0x2UL << 
UCPD_CR_CCENABLE_Pos
è

	)

12266 
	#UCPD_CR_FRSRXEN_Pos
 (16U)

	)

12267 
	#UCPD_CR_FRSRXEN_Msk
 (0x1UL << 
UCPD_CR_FRSRXEN_Pos
è

	)

12268 
	#UCPD_CR_FRSRXEN
 
UCPD_CR_FRSRXEN_Msk


	)

12269 
	#UCPD_CR_FRSTX_Pos
 (17U)

	)

12270 
	#UCPD_CR_FRSTX_Msk
 (0x1UL << 
UCPD_CR_FRSTX_Pos
è

	)

12271 
	#UCPD_CR_FRSTX
 
UCPD_CR_FRSTX_Msk


	)

12272 
	#UCPD_CR_RDCH_Pos
 (18U)

	)

12273 
	#UCPD_CR_RDCH_Msk
 (0x1UL << 
UCPD_CR_RDCH_Pos
è

	)

12274 
	#UCPD_CR_RDCH
 
UCPD_CR_RDCH_Msk


	)

12275 
	#UCPD_CR_CC1TCDIS_Pos
 (20U)

	)

12276 
	#UCPD_CR_CC1TCDIS_Msk
 (0x1UL << 
UCPD_CR_CC1TCDIS_Pos
è

	)

12277 
	#UCPD_CR_CC1TCDIS
 
UCPD_CR_CC1TCDIS_Msk


	)

12278 
	#UCPD_CR_CC2TCDIS_Pos
 (21U)

	)

12279 
	#UCPD_CR_CC2TCDIS_Msk
 (0x1UL << 
UCPD_CR_CC2TCDIS_Pos
è

	)

12280 
	#UCPD_CR_CC2TCDIS
 
UCPD_CR_CC2TCDIS_Msk


	)

12283 
	#UCPD_IMR_TXISIE_Pos
 (0U)

	)

12284 
	#UCPD_IMR_TXISIE_Msk
 (0x1UL << 
UCPD_IMR_TXISIE_Pos
è

	)

12285 
	#UCPD_IMR_TXISIE
 
UCPD_IMR_TXISIE_Msk


	)

12286 
	#UCPD_IMR_TXMSGDISCIE_Pos
 (1U)

	)

12287 
	#UCPD_IMR_TXMSGDISCIE_Msk
 (0x1UL << 
UCPD_IMR_TXMSGDISCIE_Pos
è

	)

12288 
	#UCPD_IMR_TXMSGDISCIE
 
UCPD_IMR_TXMSGDISCIE_Msk


	)

12289 
	#UCPD_IMR_TXMSGSENTIE_Pos
 (2U)

	)

12290 
	#UCPD_IMR_TXMSGSENTIE_Msk
 (0x1UL << 
UCPD_IMR_TXMSGSENTIE_Pos
è

	)

12291 
	#UCPD_IMR_TXMSGSENTIE
 
UCPD_IMR_TXMSGSENTIE_Msk


	)

12292 
	#UCPD_IMR_TXMSGABTIE_Pos
 (3U)

	)

12293 
	#UCPD_IMR_TXMSGABTIE_Msk
 (0x1UL << 
UCPD_IMR_TXMSGABTIE_Pos
è

	)

12294 
	#UCPD_IMR_TXMSGABTIE
 
UCPD_IMR_TXMSGABTIE_Msk


	)

12295 
	#UCPD_IMR_HRSTDISCIE_Pos
 (4U)

	)

12296 
	#UCPD_IMR_HRSTDISCIE_Msk
 (0x1UL << 
UCPD_IMR_HRSTDISCIE_Pos
è

	)

12297 
	#UCPD_IMR_HRSTDISCIE
 
UCPD_IMR_HRSTDISCIE_Msk


	)

12298 
	#UCPD_IMR_HRSTSENTIE_Pos
 (5U)

	)

12299 
	#UCPD_IMR_HRSTSENTIE_Msk
 (0x1UL << 
UCPD_IMR_HRSTSENTIE_Pos
è

	)

12300 
	#UCPD_IMR_HRSTSENTIE
 
UCPD_IMR_HRSTSENTIE_Msk


	)

12301 
	#UCPD_IMR_TXUNDIE_Pos
 (6U)

	)

12302 
	#UCPD_IMR_TXUNDIE_Msk
 (0x1UL << 
UCPD_IMR_TXUNDIE_Pos
è

	)

12303 
	#UCPD_IMR_TXUNDIE
 
UCPD_IMR_TXUNDIE_Msk


	)

12304 
	#UCPD_IMR_RXNEIE_Pos
 (8U)

	)

12305 
	#UCPD_IMR_RXNEIE_Msk
 (0x1UL << 
UCPD_IMR_RXNEIE_Pos
è

	)

12306 
	#UCPD_IMR_RXNEIE
 
UCPD_IMR_RXNEIE_Msk


	)

12307 
	#UCPD_IMR_RXORDDETIE_Pos
 (9U)

	)

12308 
	#UCPD_IMR_RXORDDETIE_Msk
 (0x1UL << 
UCPD_IMR_RXORDDETIE_Pos
è

	)

12309 
	#UCPD_IMR_RXORDDETIE
 
UCPD_IMR_RXORDDETIE_Msk


	)

12310 
	#UCPD_IMR_RXHRSTDETIE_Pos
 (10U)

	)

12311 
	#UCPD_IMR_RXHRSTDETIE_Msk
 (0x1UL << 
UCPD_IMR_RXHRSTDETIE_Pos
è

	)

12312 
	#UCPD_IMR_RXHRSTDETIE
 
UCPD_IMR_RXHRSTDETIE_Msk


	)

12313 
	#UCPD_IMR_RXOVRIE_Pos
 (11U)

	)

12314 
	#UCPD_IMR_RXOVRIE_Msk
 (0x1UL << 
UCPD_IMR_RXOVRIE_Pos
è

	)

12315 
	#UCPD_IMR_RXOVRIE
 
UCPD_IMR_RXOVRIE_Msk


	)

12316 
	#UCPD_IMR_RXMSGENDIE_Pos
 (12U)

	)

12317 
	#UCPD_IMR_RXMSGENDIE_Msk
 (0x1UL << 
UCPD_IMR_RXMSGENDIE_Pos
è

	)

12318 
	#UCPD_IMR_RXMSGENDIE
 
UCPD_IMR_RXMSGENDIE_Msk


	)

12319 
	#UCPD_IMR_TYPECEVT1IE_Pos
 (14U)

	)

12320 
	#UCPD_IMR_TYPECEVT1IE_Msk
 (0x1UL << 
UCPD_IMR_TYPECEVT1IE_Pos
è

	)

12321 
	#UCPD_IMR_TYPECEVT1IE
 
UCPD_IMR_TYPECEVT1IE_Msk


	)

12322 
	#UCPD_IMR_TYPECEVT2IE_Pos
 (15U)

	)

12323 
	#UCPD_IMR_TYPECEVT2IE_Msk
 (0x1UL << 
UCPD_IMR_TYPECEVT2IE_Pos
è

	)

12324 
	#UCPD_IMR_TYPECEVT2IE
 
UCPD_IMR_TYPECEVT2IE_Msk


	)

12325 
	#UCPD_IMR_FRSEVTIE_Pos
 (20U)

	)

12326 
	#UCPD_IMR_FRSEVTIE_Msk
 (0x1UL << 
UCPD_IMR_FRSEVTIE_Pos
è

	)

12327 
	#UCPD_IMR_FRSEVTIE
 
UCPD_IMR_FRSEVTIE_Msk


	)

12330 
	#UCPD_SR_TXIS_Pos
 (0U)

	)

12331 
	#UCPD_SR_TXIS_Msk
 (0x1UL << 
UCPD_SR_TXIS_Pos
è

	)

12332 
	#UCPD_SR_TXIS
 
UCPD_SR_TXIS_Msk


	)

12333 
	#UCPD_SR_TXMSGDISC_Pos
 (1U)

	)

12334 
	#UCPD_SR_TXMSGDISC_Msk
 (0x1UL << 
UCPD_SR_TXMSGDISC_Pos
è

	)

12335 
	#UCPD_SR_TXMSGDISC
 
UCPD_SR_TXMSGDISC_Msk


	)

12336 
	#UCPD_SR_TXMSGSENT_Pos
 (2U)

	)

12337 
	#UCPD_SR_TXMSGSENT_Msk
 (0x1UL << 
UCPD_SR_TXMSGSENT_Pos
è

	)

12338 
	#UCPD_SR_TXMSGSENT
 
UCPD_SR_TXMSGSENT_Msk


	)

12339 
	#UCPD_SR_TXMSGABT_Pos
 (3U)

	)

12340 
	#UCPD_SR_TXMSGABT_Msk
 (0x1UL << 
UCPD_SR_TXMSGABT_Pos
è

	)

12341 
	#UCPD_SR_TXMSGABT
 
UCPD_SR_TXMSGABT_Msk


	)

12342 
	#UCPD_SR_HRSTDISC_Pos
 (4U)

	)

12343 
	#UCPD_SR_HRSTDISC_Msk
 (0x1UL << 
UCPD_SR_HRSTDISC_Pos
è

	)

12344 
	#UCPD_SR_HRSTDISC
 
UCPD_SR_HRSTDISC_Msk


	)

12345 
	#UCPD_SR_HRSTSENT_Pos
 (5U)

	)

12346 
	#UCPD_SR_HRSTSENT_Msk
 (0x1UL << 
UCPD_SR_HRSTSENT_Pos
è

	)

12347 
	#UCPD_SR_HRSTSENT
 
UCPD_SR_HRSTSENT_Msk


	)

12348 
	#UCPD_SR_TXUND_Pos
 (6U)

	)

12349 
	#UCPD_SR_TXUND_Msk
 (0x1UL << 
UCPD_SR_TXUND_Pos
è

	)

12350 
	#UCPD_SR_TXUND
 
UCPD_SR_TXUND_Msk


	)

12351 
	#UCPD_SR_RXNE_Pos
 (8U)

	)

12352 
	#UCPD_SR_RXNE_Msk
 (0x1UL << 
UCPD_SR_RXNE_Pos
è

	)

12353 
	#UCPD_SR_RXNE
 
UCPD_SR_RXNE_Msk


	)

12354 
	#UCPD_SR_RXORDDET_Pos
 (9U)

	)

12355 
	#UCPD_SR_RXORDDET_Msk
 (0x1UL << 
UCPD_SR_RXORDDET_Pos
è

	)

12356 
	#UCPD_SR_RXORDDET
 
UCPD_SR_RXORDDET_Msk


	)

12357 
	#UCPD_SR_RXHRSTDET_Pos
 (10U)

	)

12358 
	#UCPD_SR_RXHRSTDET_Msk
 (0x1UL << 
UCPD_SR_RXHRSTDET_Pos
è

	)

12359 
	#UCPD_SR_RXHRSTDET
 
UCPD_SR_RXHRSTDET_Msk


	)

12360 
	#UCPD_SR_RXOVR_Pos
 (11U)

	)

12361 
	#UCPD_SR_RXOVR_Msk
 (0x1UL << 
UCPD_SR_RXOVR_Pos
è

	)

12362 
	#UCPD_SR_RXOVR
 
UCPD_SR_RXOVR_Msk


	)

12363 
	#UCPD_SR_RXMSGEND_Pos
 (12U)

	)

12364 
	#UCPD_SR_RXMSGEND_Msk
 (0x1UL << 
UCPD_SR_RXMSGEND_Pos
è

	)

12365 
	#UCPD_SR_RXMSGEND
 
UCPD_SR_RXMSGEND_Msk


	)

12366 
	#UCPD_SR_RXERR_Pos
 (13U)

	)

12367 
	#UCPD_SR_RXERR_Msk
 (0x1UL << 
UCPD_SR_RXERR_Pos
è

	)

12368 
	#UCPD_SR_RXERR
 
UCPD_SR_RXERR_Msk


	)

12369 
	#UCPD_SR_TYPECEVT1_Pos
 (14U)

	)

12370 
	#UCPD_SR_TYPECEVT1_Msk
 (0x1UL << 
UCPD_SR_TYPECEVT1_Pos
è

	)

12371 
	#UCPD_SR_TYPECEVT1
 
UCPD_SR_TYPECEVT1_Msk


	)

12372 
	#UCPD_SR_TYPECEVT2_Pos
 (15U)

	)

12373 
	#UCPD_SR_TYPECEVT2_Msk
 (0x1UL << 
UCPD_SR_TYPECEVT2_Pos
è

	)

12374 
	#UCPD_SR_TYPECEVT2
 
UCPD_SR_TYPECEVT2_Msk


	)

12375 
	#UCPD_SR_TYPEC_VSTATE_CC1_Pos
 (16U)

	)

12376 
	#UCPD_SR_TYPEC_VSTATE_CC1_Msk
 (0x3UL << 
UCPD_SR_TYPEC_VSTATE_CC1_Pos
)

	)

12377 
	#UCPD_SR_TYPEC_VSTATE_CC1
 
UCPD_SR_TYPEC_VSTATE_CC1_Msk


	)

12378 
	#UCPD_SR_TYPEC_VSTATE_CC1_0
 (0x1UL << 
UCPD_SR_TYPEC_VSTATE_CC1_Pos
)

	)

12379 
	#UCPD_SR_TYPEC_VSTATE_CC1_1
 (0x2UL << 
UCPD_SR_TYPEC_VSTATE_CC1_Pos
)

	)

12380 
	#UCPD_SR_TYPEC_VSTATE_CC2_Pos
 (18U)

	)

12381 
	#UCPD_SR_TYPEC_VSTATE_CC2_Msk
 (0x3UL << 
UCPD_SR_TYPEC_VSTATE_CC2_Pos
)

	)

12382 
	#UCPD_SR_TYPEC_VSTATE_CC2
 
UCPD_SR_TYPEC_VSTATE_CC2_Msk


	)

12383 
	#UCPD_SR_TYPEC_VSTATE_CC2_0
 (0x1UL << 
UCPD_SR_TYPEC_VSTATE_CC2_Pos
)

	)

12384 
	#UCPD_SR_TYPEC_VSTATE_CC2_1
 (0x2UL << 
UCPD_SR_TYPEC_VSTATE_CC2_Pos
)

	)

12385 
	#UCPD_SR_FRSEVT_Pos
 (20U)

	)

12386 
	#UCPD_SR_FRSEVT_Msk
 (0x1UL << 
UCPD_SR_FRSEVT_Pos
è

	)

12387 
	#UCPD_SR_FRSEVT
 
UCPD_SR_FRSEVT_Msk


	)

12390 
	#UCPD_ICR_TXMSGDISCCF_Pos
 (1U)

	)

12391 
	#UCPD_ICR_TXMSGDISCCF_Msk
 (0x1UL << 
UCPD_ICR_TXMSGDISCCF_Pos
è

	)

12392 
	#UCPD_ICR_TXMSGDISCCF
 
UCPD_ICR_TXMSGDISCCF_Msk


	)

12393 
	#UCPD_ICR_TXMSGSENTCF_Pos
 (2U)

	)

12394 
	#UCPD_ICR_TXMSGSENTCF_Msk
 (0x1UL << 
UCPD_ICR_TXMSGSENTCF_Pos
è

	)

12395 
	#UCPD_ICR_TXMSGSENTCF
 
UCPD_ICR_TXMSGSENTCF_Msk


	)

12396 
	#UCPD_ICR_TXMSGABTCF_Pos
 (3U)

	)

12397 
	#UCPD_ICR_TXMSGABTCF_Msk
 (0x1UL << 
UCPD_ICR_TXMSGABTCF_Pos
è

	)

12398 
	#UCPD_ICR_TXMSGABTCF
 
UCPD_ICR_TXMSGABTCF_Msk


	)

12399 
	#UCPD_ICR_HRSTDISCCF_Pos
 (4U)

	)

12400 
	#UCPD_ICR_HRSTDISCCF_Msk
 (0x1UL << 
UCPD_ICR_HRSTDISCCF_Pos
è

	)

12401 
	#UCPD_ICR_HRSTDISCCF
 
UCPD_ICR_HRSTDISCCF_Msk


	)

12402 
	#UCPD_ICR_HRSTSENTCF_Pos
 (5U)

	)

12403 
	#UCPD_ICR_HRSTSENTCF_Msk
 (0x1UL << 
UCPD_ICR_HRSTSENTCF_Pos
è

	)

12404 
	#UCPD_ICR_HRSTSENTCF
 
UCPD_ICR_HRSTSENTCF_Msk


	)

12405 
	#UCPD_ICR_TXUNDCF_Pos
 (6U)

	)

12406 
	#UCPD_ICR_TXUNDCF_Msk
 (0x1UL << 
UCPD_ICR_TXUNDCF_Pos
è

	)

12407 
	#UCPD_ICR_TXUNDCF
 
UCPD_ICR_TXUNDCF_Msk


	)

12408 
	#UCPD_ICR_RXORDDETCF_Pos
 (9U)

	)

12409 
	#UCPD_ICR_RXORDDETCF_Msk
 (0x1UL << 
UCPD_ICR_RXORDDETCF_Pos
è

	)

12410 
	#UCPD_ICR_RXORDDETCF
 
UCPD_ICR_RXORDDETCF_Msk


	)

12411 
	#UCPD_ICR_RXHRSTDETCF_Pos
 (10U)

	)

12412 
	#UCPD_ICR_RXHRSTDETCF_Msk
 (0x1UL << 
UCPD_ICR_RXHRSTDETCF_Pos
è

	)

12413 
	#UCPD_ICR_RXHRSTDETCF
 
UCPD_ICR_RXHRSTDETCF_Msk


	)

12414 
	#UCPD_ICR_RXOVRCF_Pos
 (11U)

	)

12415 
	#UCPD_ICR_RXOVRCF_Msk
 (0x1UL << 
UCPD_ICR_RXOVRCF_Pos
è

	)

12416 
	#UCPD_ICR_RXOVRCF
 
UCPD_ICR_RXOVRCF_Msk


	)

12417 
	#UCPD_ICR_RXMSGENDCF_Pos
 (12U)

	)

12418 
	#UCPD_ICR_RXMSGENDCF_Msk
 (0x1UL << 
UCPD_ICR_RXMSGENDCF_Pos
è

	)

12419 
	#UCPD_ICR_RXMSGENDCF
 
UCPD_ICR_RXMSGENDCF_Msk


	)

12420 
	#UCPD_ICR_TYPECEVT1CF_Pos
 (14U)

	)

12421 
	#UCPD_ICR_TYPECEVT1CF_Msk
 (0x1UL << 
UCPD_ICR_TYPECEVT1CF_Pos
è

	)

12422 
	#UCPD_ICR_TYPECEVT1CF
 
UCPD_ICR_TYPECEVT1CF_Msk


	)

12423 
	#UCPD_ICR_TYPECEVT2CF_Pos
 (15U)

	)

12424 
	#UCPD_ICR_TYPECEVT2CF_Msk
 (0x1UL << 
UCPD_ICR_TYPECEVT2CF_Pos
è

	)

12425 
	#UCPD_ICR_TYPECEVT2CF
 
UCPD_ICR_TYPECEVT2CF_Msk


	)

12426 
	#UCPD_ICR_FRSEVTCF_Pos
 (20U)

	)

12427 
	#UCPD_ICR_FRSEVTCF_Msk
 (0x1UL << 
UCPD_ICR_FRSEVTCF_Pos
è

	)

12428 
	#UCPD_ICR_FRSEVTCF
 
UCPD_ICR_FRSEVTCF_Msk


	)

12431 
	#UCPD_TX_ORDSET_TXORDSET_Pos
 (0U)

	)

12432 
	#UCPD_TX_ORDSET_TXORDSET_Msk
 (0xFFFFFUL << 
UCPD_TX_ORDSET_TXORDSET_Pos
)

	)

12433 
	#UCPD_TX_ORDSET_TXORDSET
 
UCPD_TX_ORDSET_TXORDSET_Msk


	)

12436 
	#UCPD_TX_PAYSZ_TXPAYSZ_Pos
 (0U)

	)

12437 
	#UCPD_TX_PAYSZ_TXPAYSZ_Msk
 (0x3FFUL << 
UCPD_TX_PAYSZ_TXPAYSZ_Pos
)

	)

12438 
	#UCPD_TX_PAYSZ_TXPAYSZ
 
UCPD_TX_PAYSZ_TXPAYSZ_Msk


	)

12441 
	#UCPD_TXDR_TXDATA_Pos
 (0U)

	)

12442 
	#UCPD_TXDR_TXDATA_Msk
 (0xFFUL << 
UCPD_TXDR_TXDATA_Pos
è

	)

12443 
	#UCPD_TXDR_TXDATA
 
UCPD_TXDR_TXDATA_Msk


	)

12446 
	#UCPD_RX_ORDSET_RXORDSET_Pos
 (0U)

	)

12447 
	#UCPD_RX_ORDSET_RXORDSET_Msk
 (0x7UL << 
UCPD_RX_ORDSET_RXORDSET_Pos
è

	)

12448 
	#UCPD_RX_ORDSET_RXORDSET
 
UCPD_RX_ORDSET_RXORDSET_Msk


	)

12449 
	#UCPD_RX_ORDSET_RXORDSET_0
 (0x1UL << 
UCPD_RX_ORDSET_RXORDSET_Pos
è

	)

12450 
	#UCPD_RX_ORDSET_RXORDSET_1
 (0x2UL << 
UCPD_RX_ORDSET_RXORDSET_Pos
è

	)

12451 
	#UCPD_RX_ORDSET_RXORDSET_2
 (0x4UL << 
UCPD_RX_ORDSET_RXORDSET_Pos
è

	)

12452 
	#UCPD_RX_ORDSET_RXSOP3OF4_Pos
 (3U)

	)

12453 
	#UCPD_RX_ORDSET_RXSOP3OF4_Msk
 (0x1UL << 
UCPD_RX_ORDSET_RXSOP3OF4_Pos
)

	)

12454 
	#UCPD_RX_ORDSET_RXSOP3OF4
 
UCPD_RX_ORDSET_RXSOP3OF4_Msk


	)

12455 
	#UCPD_RX_ORDSET_RXSOPKINVALID_Pos
 (4U)

	)

12456 
	#UCPD_RX_ORDSET_RXSOPKINVALID_Msk
 (0x7UL << 
UCPD_RX_ORDSET_RXSOPKINVALID_Pos
)

	)

12457 
	#UCPD_RX_ORDSET_RXSOPKINVALID
 
UCPD_RX_ORDSET_RXSOPKINVALID_Msk


	)

12460 
	#UCPD_RX_PAYSZ_RXPAYSZ_Pos
 (0U)

	)

12461 
	#UCPD_RX_PAYSZ_RXPAYSZ_Msk
 (0x3FFUL << 
UCPD_RX_PAYSZ_RXPAYSZ_Pos
)

	)

12462 
	#UCPD_RX_PAYSZ_RXPAYSZ
 
UCPD_RX_PAYSZ_RXPAYSZ_Msk


	)

12465 
	#UCPD_RXDR_RXDATA_Pos
 (0U)

	)

12466 
	#UCPD_RXDR_RXDATA_Msk
 (0xFFUL << 
UCPD_RXDR_RXDATA_Pos
è

	)

12467 
	#UCPD_RXDR_RXDATA
 
UCPD_RXDR_RXDATA_Msk


	)

12470 
	#UCPD_RX_ORDEXT1_RXSOPX1_Pos
 (0U)

	)

12471 
	#UCPD_RX_ORDEXT1_RXSOPX1_Msk
 (0xFFFFFUL << 
UCPD_RX_ORDEXT1_RXSOPX1_Pos
)

	)

12472 
	#UCPD_RX_ORDEXT1_RXSOPX1
 
UCPD_RX_ORDEXT1_RXSOPX1_Msk


	)

12475 
	#UCPD_RX_ORDEXT2_RXSOPX2_Pos
 (0U)

	)

12476 
	#UCPD_RX_ORDEXT2_RXSOPX2_Msk
 (0xFFFFFUL << 
UCPD_RX_ORDEXT2_RXSOPX2_Pos
)

	)

12477 
	#UCPD_RX_ORDEXT2_RXSOPX2
 
UCPD_RX_ORDEXT2_RXSOPX2_Msk


	)

12485 
	#WWDG_CR_T_Pos
 (0U)

	)

12486 
	#WWDG_CR_T_Msk
 (0x7FUL << 
WWDG_CR_T_Pos
è

	)

12487 
	#WWDG_CR_T
 
WWDG_CR_T_Msk


	)

12488 
	#WWDG_CR_T_0
 (0x01UL << 
WWDG_CR_T_Pos
è

	)

12489 
	#WWDG_CR_T_1
 (0x02UL << 
WWDG_CR_T_Pos
è

	)

12490 
	#WWDG_CR_T_2
 (0x04UL << 
WWDG_CR_T_Pos
è

	)

12491 
	#WWDG_CR_T_3
 (0x08UL << 
WWDG_CR_T_Pos
è

	)

12492 
	#WWDG_CR_T_4
 (0x10UL << 
WWDG_CR_T_Pos
è

	)

12493 
	#WWDG_CR_T_5
 (0x20UL << 
WWDG_CR_T_Pos
è

	)

12494 
	#WWDG_CR_T_6
 (0x40UL << 
WWDG_CR_T_Pos
è

	)

12496 
	#WWDG_CR_WDGA_Pos
 (7U)

	)

12497 
	#WWDG_CR_WDGA_Msk
 (0x1UL << 
WWDG_CR_WDGA_Pos
è

	)

12498 
	#WWDG_CR_WDGA
 
WWDG_CR_WDGA_Msk


	)

12501 
	#WWDG_CFR_W_Pos
 (0U)

	)

12502 
	#WWDG_CFR_W_Msk
 (0x7FUL << 
WWDG_CFR_W_Pos
è

	)

12503 
	#WWDG_CFR_W
 
WWDG_CFR_W_Msk


	)

12504 
	#WWDG_CFR_W_0
 (0x01UL << 
WWDG_CFR_W_Pos
è

	)

12505 
	#WWDG_CFR_W_1
 (0x02UL << 
WWDG_CFR_W_Pos
è

	)

12506 
	#WWDG_CFR_W_2
 (0x04UL << 
WWDG_CFR_W_Pos
è

	)

12507 
	#WWDG_CFR_W_3
 (0x08UL << 
WWDG_CFR_W_Pos
è

	)

12508 
	#WWDG_CFR_W_4
 (0x10UL << 
WWDG_CFR_W_Pos
è

	)

12509 
	#WWDG_CFR_W_5
 (0x20UL << 
WWDG_CFR_W_Pos
è

	)

12510 
	#WWDG_CFR_W_6
 (0x40UL << 
WWDG_CFR_W_Pos
è

	)

12512 
	#WWDG_CFR_WDGTB_Pos
 (11U)

	)

12513 
	#WWDG_CFR_WDGTB_Msk
 (0x7UL << 
WWDG_CFR_WDGTB_Pos
è

	)

12514 
	#WWDG_CFR_WDGTB
 
WWDG_CFR_WDGTB_Msk


	)

12515 
	#WWDG_CFR_WDGTB_0
 (0x1UL << 
WWDG_CFR_WDGTB_Pos
è

	)

12516 
	#WWDG_CFR_WDGTB_1
 (0x2UL << 
WWDG_CFR_WDGTB_Pos
è

	)

12517 
	#WWDG_CFR_WDGTB_2
 (0x4UL << 
WWDG_CFR_WDGTB_Pos
è

	)

12519 
	#WWDG_CFR_EWI_Pos
 (9U)

	)

12520 
	#WWDG_CFR_EWI_Msk
 (0x1UL << 
WWDG_CFR_EWI_Pos
è

	)

12521 
	#WWDG_CFR_EWI
 
WWDG_CFR_EWI_Msk


	)

12524 
	#WWDG_SR_EWIF_Pos
 (0U)

	)

12525 
	#WWDG_SR_EWIF_Msk
 (0x1UL << 
WWDG_SR_EWIF_Pos
è

	)

12526 
	#WWDG_SR_EWIF
 
WWDG_SR_EWIF_Msk


	)

12542 
	#IS_ADC_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
ADC1
) || \

12543 ((
INSTANCE
è=ð
ADC2
))

	)

12545 
	#IS_ADC_MULTIMODE_MASTER_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC1
)

	)

12547 
	#IS_ADC_COMMON_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC12_COMMON
)

	)

12551 
	#IS_FDCAN_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
FDCAN1
)

	)

12553 
	#IS_FDCAN_CONFIG_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
FDCAN_CONFIG
)

	)

12555 
	#IS_COMP_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
COMP1
) || \

12556 ((
INSTANCE
è=ð
COMP2
) || \

12557 ((
INSTANCE
è=ð
COMP3
) || \

12558 ((
INSTANCE
è=ð
COMP4
))

	)

12561 
	#IS_CORDIC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
CORDIC
)

	)

12564 
	#IS_CRC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
CRC
)

	)

12567 
	#IS_DAC_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
DAC1
) || \

12568 ((
INSTANCE
è=ð
DAC3
))

	)

12572 
	#IS_DMA_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
DMA1_ChªÃl1
) || \

12573 ((
INSTANCE
è=ð
DMA1_ChªÃl2
) || \

12574 ((
INSTANCE
è=ð
DMA1_ChªÃl3
) || \

12575 ((
INSTANCE
è=ð
DMA1_ChªÃl4
) || \

12576 ((
INSTANCE
è=ð
DMA1_ChªÃl5
) || \

12577 ((
INSTANCE
è=ð
DMA1_ChªÃl6
) || \

12578 ((
INSTANCE
è=ð
DMA2_ChªÃl1
) || \

12579 ((
INSTANCE
è=ð
DMA2_ChªÃl2
) || \

12580 ((
INSTANCE
è=ð
DMA2_ChªÃl3
) || \

12581 ((
INSTANCE
è=ð
DMA2_ChªÃl4
) || \

12582 ((
INSTANCE
è=ð
DMA2_ChªÃl5
) || \

12583 ((
INSTANCE
è=ð
DMA2_ChªÃl6
))

	)

12585 
	#IS_DMA_REQUEST_GEN_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
DMAMUX1_Reque¡G’”©Ü0
) || \

12586 ((
INSTANCE
è=ð
DMAMUX1_Reque¡G’”©Ü1
) || \

12587 ((
INSTANCE
è=ð
DMAMUX1_Reque¡G’”©Ü2
) || \

12588 ((
INSTANCE
è=ð
DMAMUX1_Reque¡G’”©Ü3
))

	)

12591 
	#IS_FMAC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
FMAC
)

	)

12594 
	#IS_GPIO_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
GPIOA
) || \

12595 ((
INSTANCE
è=ð
GPIOB
) || \

12596 ((
INSTANCE
è=ð
GPIOC
) || \

12597 ((
INSTANCE
è=ð
GPIOD
) || \

12598 ((
INSTANCE
è=ð
GPIOE
) || \

12599 ((
INSTANCE
è=ð
GPIOF
) || \

12600 ((
INSTANCE
è=ð
GPIOG
))

	)

12603 
	#IS_GPIO_AF_INSTANCE
(
INSTANCE
è
	`IS_GPIO_ALL_INSTANCE
(INSTANCE)

	)

12606 
	#IS_GPIO_LOCK_INSTANCE
(
INSTANCE
è
	`IS_GPIO_ALL_INSTANCE
(INSTANCE)

	)

12609 
	#IS_I2C_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
I2C1
) || \

12610 ((
INSTANCE
è=ð
I2C2
) || \

12611 ((
INSTANCE
è=ð
I2C3
))

	)

12614 
	#IS_I2C_WAKEUP_FROMSTOP_INSTANCE
(
INSTANCE
è
	`IS_I2C_ALL_INSTANCE
(INSTANCE)

	)

12617 
	#IS_OPAMP_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
OPAMP1
) || \

12618 ((
INSTANCE
è=ð
OPAMP2
) || \

12619 ((
INSTANCE
è=ð
OPAMP3
))

	)

12623 
	#IS_PCD_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
USB
)

	)

12627 
	#IS_RNG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
RNG
)

	)

12630 
	#IS_RTC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
RTC
)

	)

12632 
	#IS_TAMP_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
TAMP
)

	)

12635 
	#IS_SMBUS_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
I2C1
) || \

12636 ((
INSTANCE
è=ð
I2C2
) || \

12637 ((
INSTANCE
è=ð
I2C3
))

	)

12640 
	#IS_SAI_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
SAI1_Block_A
è|| ((INSTANCEè=ð
SAI1_Block_B
))

	)

12643 
	#IS_SPI_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
SPI1
) || \

12644 ((
INSTANCE
è=ð
SPI2
) || \

12645 ((
INSTANCE
è=ð
SPI3
))

	)

12648 
	#IS_I2S_ALL_INSTANCE
(
__INSTANCE__
è(((__INSTANCE__è=ð
SPI2
) || \

12649 ((
__INSTANCE__
è=ð
SPI3
))

	)

12652 
	#IS_LPTIM_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
LPTIM1
)

	)

12655 
	#IS_LPTIM_ENCODER_INTERFACE_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
LPTIM1
)

	)

12658 
	#IS_LPTIM_ENCODER_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
LPTIM1
)

	)

12661 
	#IS_TIM_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12662 ((
INSTANCE
è=ð
TIM2
) || \

12663 ((
INSTANCE
è=ð
TIM3
) || \

12664 ((
INSTANCE
è=ð
TIM4
) || \

12665 ((
INSTANCE
è=ð
TIM6
) || \

12666 ((
INSTANCE
è=ð
TIM7
) || \

12667 ((
INSTANCE
è=ð
TIM8
) || \

12668 ((
INSTANCE
è=ð
TIM15
) || \

12669 ((
INSTANCE
è=ð
TIM16
) || \

12670 ((
INSTANCE
è=ð
TIM17
))

	)

12674 
	#IS_TIM_32B_COUNTER_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
TIM2
)

	)

12677 
	#IS_TIM_BREAK_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12678 ((
INSTANCE
è=ð
TIM8
) || \

12679 ((
INSTANCE
è=ð
TIM15
) || \

12680 ((
INSTANCE
è=ð
TIM16
) || \

12681 ((
INSTANCE
è=ð
TIM17
))

	)

12684 
	#IS_TIM_BREAKSOURCE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12685 ((
INSTANCE
è=ð
TIM8
) || \

12686 ((
INSTANCE
è=ð
TIM15
) || \

12687 ((
INSTANCE
è=ð
TIM16
) || \

12688 ((
INSTANCE
è=ð
TIM17
))

	)

12691 
	#IS_TIM_BKIN2_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12692 ((
INSTANCE
è=ð
TIM8
))

	)

12695 
	#IS_TIM_CC1_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12696 ((
INSTANCE
è=ð
TIM2
) || \

12697 ((
INSTANCE
è=ð
TIM3
) || \

12698 ((
INSTANCE
è=ð
TIM4
) || \

12699 ((
INSTANCE
è=ð
TIM8
) || \

12700 ((
INSTANCE
è=ð
TIM15
) || \

12701 ((
INSTANCE
è=ð
TIM16
) || \

12702 ((
INSTANCE
è=ð
TIM17
))

	)

12705 
	#IS_TIM_CC2_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12706 ((
INSTANCE
è=ð
TIM2
) || \

12707 ((
INSTANCE
è=ð
TIM3
) || \

12708 ((
INSTANCE
è=ð
TIM4
) || \

12709 ((
INSTANCE
è=ð
TIM8
) || \

12710 ((
INSTANCE
è=ð
TIM15
))

	)

12713 
	#IS_TIM_CC3_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12714 ((
INSTANCE
è=ð
TIM2
) || \

12715 ((
INSTANCE
è=ð
TIM3
) || \

12716 ((
INSTANCE
è=ð
TIM4
) || \

12717 ((
INSTANCE
è=ð
TIM8
))

	)

12720 
	#IS_TIM_CC4_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12721 ((
INSTANCE
è=ð
TIM2
) || \

12722 ((
INSTANCE
è=ð
TIM3
) || \

12723 ((
INSTANCE
è=ð
TIM4
) || \

12724 ((
INSTANCE
è=ð
TIM8
))

	)

12727 
	#IS_TIM_CC5_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12728 ((
INSTANCE
è=ð
TIM8
))

	)

12731 
	#IS_TIM_CC6_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12732 ((
INSTANCE
è=ð
TIM8
))

	)

12735 
	#IS_TIM_CCDMA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12736 ((
INSTANCE
è=ð
TIM8
) || \

12737 ((
INSTANCE
è=ð
TIM15
) || \

12738 ((
INSTANCE
è=ð
TIM16
) || \

12739 ((
INSTANCE
è=ð
TIM17
))

	)

12742 
	#IS_TIM_DMA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12743 ((
INSTANCE
è=ð
TIM2
) || \

12744 ((
INSTANCE
è=ð
TIM3
) || \

12745 ((
INSTANCE
è=ð
TIM4
) || \

12746 ((
INSTANCE
è=ð
TIM6
) || \

12747 ((
INSTANCE
è=ð
TIM7
) || \

12748 ((
INSTANCE
è=ð
TIM8
) || \

12749 ((
INSTANCE
è=ð
TIM15
) || \

12750 ((
INSTANCE
è=ð
TIM16
) || \

12751 ((
INSTANCE
è=ð
TIM17
))

	)

12754 
	#IS_TIM_DMA_CC_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12755 ((
INSTANCE
è=ð
TIM2
) || \

12756 ((
INSTANCE
è=ð
TIM3
) || \

12757 ((
INSTANCE
è=ð
TIM4
) || \

12758 ((
INSTANCE
è=ð
TIM8
) || \

12759 ((
INSTANCE
è=ð
TIM15
) || \

12760 ((
INSTANCE
è=ð
TIM16
) || \

12761 ((
INSTANCE
è=ð
TIM17
))

	)

12764 
	#IS_TIM_DMABURST_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12765 ((
INSTANCE
è=ð
TIM2
) || \

12766 ((
INSTANCE
è=ð
TIM3
) || \

12767 ((
INSTANCE
è=ð
TIM4
) || \

12768 ((
INSTANCE
è=ð
TIM8
) || \

12769 ((
INSTANCE
è=ð
TIM15
) || \

12770 ((
INSTANCE
è=ð
TIM16
) || \

12771 ((
INSTANCE
è=ð
TIM17
))

	)

12774 
	#IS_TIM_CCX_INSTANCE
(
INSTANCE
, 
CHANNEL
) \

12775 ((((
INSTANCE
è=ð
TIM1
) && \

12776 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

12777 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

12778 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

12779 ((
CHANNEL
è=ð
TIM_CHANNEL_4
) || \

12780 ((
CHANNEL
è=ð
TIM_CHANNEL_5
) || \

12781 ((
CHANNEL
è=ð
TIM_CHANNEL_6
))) \

12783 (((
INSTANCE
è=ð
TIM2
) && \

12784 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

12785 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

12786 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

12787 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

12789 (((
INSTANCE
è=ð
TIM3
) && \

12790 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

12791 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

12792 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

12793 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

12795 (((
INSTANCE
è=ð
TIM4
) && \

12796 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

12797 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

12798 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

12799 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

12801 (((
INSTANCE
è=ð
TIM8
) && \

12802 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

12803 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

12804 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

12805 ((
CHANNEL
è=ð
TIM_CHANNEL_4
) || \

12806 ((
CHANNEL
è=ð
TIM_CHANNEL_5
) || \

12807 ((
CHANNEL
è=ð
TIM_CHANNEL_6
))) \

12809 (((
INSTANCE
è=ð
TIM15
) && \

12810 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

12811 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))) \

12813 (((
INSTANCE
è=ð
TIM16
) && \

12814 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))) \

12816 (((
INSTANCE
è=ð
TIM17
) && \

12817 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))))

	)

12820 
	#IS_TIM_CCXN_INSTANCE
(
INSTANCE
, 
CHANNEL
) \

12821 ((((
INSTANCE
è=ð
TIM1
) && \

12822 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

12823 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

12824 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

12825 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

12827 (((
INSTANCE
è=ð
TIM8
) && \

12828 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

12829 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

12830 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

12831 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

12833 (((
INSTANCE
è=ð
TIM15
) && \

12834 ((
CHANNEL
è=ð
TIM_CHANNEL_1
)) \

12836 (((
INSTANCE
è=ð
TIM16
) && \

12837 ((
CHANNEL
è=ð
TIM_CHANNEL_1
)) \

12839 (((
INSTANCE
è=ð
TIM17
) && \

12840 ((
CHANNEL
è=ð
TIM_CHANNEL_1
)))

	)

12843 
	#IS_TIM_CLOCK_DIVISION_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12844 ((
INSTANCE
è=ð
TIM2
) || \

12845 ((
INSTANCE
è=ð
TIM3
) || \

12846 ((
INSTANCE
è=ð
TIM4
) || \

12847 ((
INSTANCE
è=ð
TIM8
) || \

12848 ((
INSTANCE
è=ð
TIM15
) || \

12849 ((
INSTANCE
è=ð
TIM16
) || \

12850 ((
INSTANCE
è=ð
TIM17
))

	)

12853 
	#IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12854 ((
INSTANCE
è=ð
TIM2
) || \

12855 ((
INSTANCE
è=ð
TIM3
) || \

12856 ((
INSTANCE
è=ð
TIM4
) || \

12857 ((
INSTANCE
è=ð
TIM8
))

	)

12860 
	#IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12861 ((
INSTANCE
è=ð
TIM2
) || \

12862 ((
INSTANCE
è=ð
TIM3
) || \

12863 ((
INSTANCE
è=ð
TIM4
) || \

12864 ((
INSTANCE
è=ð
TIM8
))

	)

12867 
	#IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12868 ((
INSTANCE
è=ð
TIM2
) || \

12869 ((
INSTANCE
è=ð
TIM3
) || \

12870 ((
INSTANCE
è=ð
TIM4
) || \

12871 ((
INSTANCE
è=ð
TIM8
) || \

12872 ((
INSTANCE
è=ð
TIM15
))

	)

12875 
	#IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12876 ((
INSTANCE
è=ð
TIM2
) || \

12877 ((
INSTANCE
è=ð
TIM3
) || \

12878 ((
INSTANCE
è=ð
TIM4
) || \

12879 ((
INSTANCE
è=ð
TIM8
) || \

12880 ((
INSTANCE
è=ð
TIM15
))

	)

12883 
	#IS_TIM_COMBINED3PHASEPWM_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12884 ((
INSTANCE
è=ð
TIM8
))

	)

12887 
	#IS_TIM_COMMUTATION_EVENT_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12888 ((
INSTANCE
è=ð
TIM8
) || \

12889 ((
INSTANCE
è=ð
TIM15
) || \

12890 ((
INSTANCE
è=ð
TIM16
) || \

12891 ((
INSTANCE
è=ð
TIM17
))

	)

12894 
	#IS_TIM_COUNTER_MODE_SELECT_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12895 ((
INSTANCE
è=ð
TIM2
) || \

12896 ((
INSTANCE
è=ð
TIM3
) || \

12897 ((
INSTANCE
è=ð
TIM4
) || \

12898 ((
INSTANCE
è=ð
TIM8
))

	)

12901 
	#IS_TIM_ENCODER_INTERFACE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12902 ((
INSTANCE
è=ð
TIM2
) || \

12903 ((
INSTANCE
è=ð
TIM3
) || \

12904 ((
INSTANCE
è=ð
TIM4
) || \

12905 ((
INSTANCE
è=ð
TIM8
))

	)

12908 
	#IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12909 ((
INSTANCE
è=ð
TIM2
) || \

12910 ((
INSTANCE
è=ð
TIM3
) || \

12911 ((
INSTANCE
è=ð
TIM4
) || \

12912 ((
INSTANCE
è=ð
TIM8
) || \

12913 ((
INSTANCE
è=ð
TIM15
))

	)

12916 
	#IS_TIM_ETR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12917 ((
INSTANCE
è=ð
TIM2
) || \

12918 ((
INSTANCE
è=ð
TIM3
) || \

12919 ((
INSTANCE
è=ð
TIM4
) || \

12920 ((
INSTANCE
è=ð
TIM8
))

	)

12923 
	#IS_TIM_ETRSEL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12924 ((
INSTANCE
è=ð
TIM2
) || \

12925 ((
INSTANCE
è=ð
TIM3
) || \

12926 ((
INSTANCE
è=ð
TIM4
) || \

12927 ((
INSTANCE
è=ð
TIM8
))

	)

12930 
	#IS_TIM_MASTER_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12931 ((
INSTANCE
è=ð
TIM2
) || \

12932 ((
INSTANCE
è=ð
TIM3
) || \

12933 ((
INSTANCE
è=ð
TIM4
) || \

12934 ((
INSTANCE
è=ð
TIM6
) || \

12935 ((
INSTANCE
è=ð
TIM7
) || \

12936 ((
INSTANCE
è=ð
TIM8
) || \

12937 ((
INSTANCE
è=ð
TIM15
))

	)

12940 
	#IS_TIM_SLAVE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12941 ((
INSTANCE
è=ð
TIM2
) || \

12942 ((
INSTANCE
è=ð
TIM3
) || \

12943 ((
INSTANCE
è=ð
TIM4
) || \

12944 ((
INSTANCE
è=ð
TIM8
) || \

12945 ((
INSTANCE
è=ð
TIM15
))

	)

12949 
	#IS_TIM_OCXREF_CLEAR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12950 ((
INSTANCE
è=ð
TIM2
) || \

12951 ((
INSTANCE
è=ð
TIM3
) || \

12952 ((
INSTANCE
è=ð
TIM4
) || \

12953 ((
INSTANCE
è=ð
TIM8
) || \

12954 ((
INSTANCE
è=ð
TIM15
) || \

12955 ((
INSTANCE
è=ð
TIM16
) || \

12956 ((
INSTANCE
è=ð
TIM17
))

	)

12959 
	#IS_TIM_OCCS_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12960 ((
INSTANCE
è=ð
TIM2
) || \

12961 ((
INSTANCE
è=ð
TIM3
) || \

12962 ((
INSTANCE
è=ð
TIM8
) || \

12963 ((
INSTANCE
è=ð
TIM15
) || \

12964 ((
INSTANCE
è=ð
TIM16
) || \

12965 ((
INSTANCE
è=ð
TIM17
))

	)

12968 
	#IS_TIM_REMAP_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12969 ((
INSTANCE
è=ð
TIM2
) || \

12970 ((
INSTANCE
è=ð
TIM3
) || \

12971 ((
INSTANCE
è=ð
TIM4
) || \

12972 ((
INSTANCE
è=ð
TIM8
))

	)

12975 
	#IS_TIM_REPETITION_COUNTER_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12976 ((
INSTANCE
è=ð
TIM8
) || \

12977 ((
INSTANCE
è=ð
TIM15
) || \

12978 ((
INSTANCE
è=ð
TIM16
) || \

12979 ((
INSTANCE
è=ð
TIM17
))

	)

12982 
	#IS_TIM_SYNCHRO_INSTANCE
(
INSTANCE
è
	`IS_TIM_MASTER_INSTANCE
(INSTANCE)

	)

12985 
	#IS_TIM_TRGO2_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12986 ((
INSTANCE
è=ð
TIM8
))

	)

12989 
	#IS_TIM_XOR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12990 ((
INSTANCE
è=ð
TIM2
) || \

12991 ((
INSTANCE
è=ð
TIM3
) || \

12992 ((
INSTANCE
è=ð
TIM4
) || \

12993 ((
INSTANCE
è=ð
TIM8
) || \

12994 ((
INSTANCE
è=ð
TIM15
))

	)

12997 
	#IS_TIM_TISEL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

12998 ((
INSTANCE
è=ð
TIM2
) || \

12999 ((
INSTANCE
è=ð
TIM3
) || \

13000 ((
INSTANCE
è=ð
TIM4
) || \

13001 ((
INSTANCE
è=ð
TIM8
) || \

13002 ((
INSTANCE
è=ð
TIM15
) || \

13003 ((
INSTANCE
è=ð
TIM16
) || \

13004 ((
INSTANCE
è=ð
TIM17
))

	)

13008 
	#IS_TIM_ADVANCED_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

13009 ((
INSTANCE
è=ð
TIM8
))

	)

13013 
	#IS_TIM_HSE32_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM16
) || \

13014 ((
INSTANCE
è=ð
TIM17
))

	)

13018 
	#IS_USART_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

13019 ((
INSTANCE
è=ð
USART2
) || \

13020 ((
INSTANCE
è=ð
USART3
))

	)

13023 
	#IS_UART_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

13024 ((
INSTANCE
è=ð
USART2
) || \

13025 ((
INSTANCE
è=ð
USART3
) || \

13026 ((
INSTANCE
è=ð
UART4
))

	)

13029 
	#IS_UART_FIFO_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

13030 ((
INSTANCE
è=ð
USART2
) || \

13031 ((
INSTANCE
è=ð
USART3
) || \

13032 ((
INSTANCE
è=ð
UART4
) || \

13033 ((
INSTANCE
è=ð
LPUART1
))

	)

13036 
	#IS_UART_SPI_SLAVE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

13037 ((
INSTANCE
è=ð
USART2
) || \

13038 ((
INSTANCE
è=ð
USART3
))

	)

13041 
	#IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

13042 ((
INSTANCE
è=ð
USART2
) || \

13043 ((
INSTANCE
è=ð
USART3
) || \

13044 ((
INSTANCE
è=ð
UART4
))

	)

13047 
	#IS_UART_DRIVER_ENABLE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

13048 ((
INSTANCE
è=ð
USART2
) || \

13049 ((
INSTANCE
è=ð
USART3
) || \

13050 ((
INSTANCE
è=ð
UART4
) || \

13051 ((
INSTANCE
è=ð
LPUART1
))

	)

13054 
	#IS_UART_HALFDUPLEX_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

13055 ((
INSTANCE
è=ð
USART2
) || \

13056 ((
INSTANCE
è=ð
USART3
) || \

13057 ((
INSTANCE
è=ð
UART4
) || \

13058 ((
INSTANCE
è=ð
LPUART1
))

	)

13061 
	#IS_UART_HWFLOW_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

13062 ((
INSTANCE
è=ð
USART2
) || \

13063 ((
INSTANCE
è=ð
USART3
) || \

13064 ((
INSTANCE
è=ð
UART4
) || \

13065 ((
INSTANCE
è=ð
LPUART1
))

	)

13068 
	#IS_UART_LIN_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

13069 ((
INSTANCE
è=ð
USART2
) || \

13070 ((
INSTANCE
è=ð
USART3
) || \

13071 ((
INSTANCE
è=ð
UART4
))

	)

13074 
	#IS_UART_WAKEUP_FROMSTOP_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

13075 ((
INSTANCE
è=ð
USART2
) || \

13076 ((
INSTANCE
è=ð
USART3
) || \

13077 ((
INSTANCE
è=ð
UART4
) || \

13078 ((
INSTANCE
è=ð
LPUART1
))

	)

13081 
	#IS_IRDA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

13082 ((
INSTANCE
è=ð
USART2
) || \

13083 ((
INSTANCE
è=ð
USART3
) || \

13084 ((
INSTANCE
è=ð
UART4
))

	)

13087 
	#IS_SMARTCARD_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

13088 ((
INSTANCE
è=ð
USART2
) || \

13089 ((
INSTANCE
è=ð
USART3
))

	)

13092 
	#IS_LPUART_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
LPUART1
)

	)

13095 
	#IS_IWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
IWDG
)

	)

13098 
	#IS_WWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
WWDG
)

	)

13101 
	#IS_UCPD_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
UCPD1
)

	)

13104 
	#IS_USB_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
USB
)

	)

13120 
	#TIM7_DAC_IRQn
 
TIM7_IRQn


	)

13121 
	#COMP4_5_6_IRQn
 
COMP4_IRQn


	)

13124 
	#TIM7_DAC_IRQHªdËr
 
TIM7_IRQHªdËr


	)

13125 
	#COMP4_5_6_IRQHªdËr
 
COMP4_IRQHªdËr


	)

13127 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\inc\stm32g4xx.h

38 #iâdeà
__STM32G4xx_H


39 
	#__STM32G4xx_H


	)

41 #ifdeà
__ýlu¥lus


52 #ià!
defšed
 (
STM32G4
)

53 
	#STM32G4


	)

60 #ià!
defšed
 (
STM32G431xx
è&& !defšed (
STM32G441xx
) && \

61 !
defšed
 (
STM32G471xx
è&& !defšed (
STM32G473xx
è&& !defšed (
STM32G474xx
è&& !defšed (
STM32G483xx
è&& !defšed (
STM32G484xx
è&& !defšed (
STM32GBK1CB
è&& !defšed (
STM32G491xx
è&& !
	$defšed
 (
STM32G4A1xx
)

77 #ià!
	`defšed
 (
USE_HAL_DRIVER
)

89 
	#__STM32G4_CMSIS_VERSION_MAIN
 (0x01Uè

	)

90 
	#__STM32G4_CMSIS_VERSION_SUB1
 (0x01Uè

	)

91 
	#__STM32G4_CMSIS_VERSION_SUB2
 (0x00Uè

	)

92 
	#__STM32G4_CMSIS_VERSION_RC
 (0x00Uè

	)

93 
	#__STM32G4_CMSIS_VERSION
 ((
__STM32G4_CMSIS_VERSION_MAIN
 << 24)\

94 |(
__STM32G4_CMSIS_VERSION_SUB1
 << 16)\

95 |(
__STM32G4_CMSIS_VERSION_SUB2
 << 8 )\

96 |(
__STM32G4_CMSIS_VERSION_RC
))

	)

105 #ià
	`defšed
(
STM32G431xx
)

106 
	~"¡m32g431xx.h
"

107 #–ià
	`defšed
(
STM32G441xx
)

108 
	~"¡m32g441xx.h
"

109 #–ià
	`defšed
(
STM32G471xx
)

110 
	~"¡m32g471xx.h
"

111 #–ià
	`defšed
(
STM32G473xx
)

112 
	~"¡m32g473xx.h
"

113 #–ià
	`defšed
(
STM32G483xx
)

114 
	~"¡m32g483xx.h
"

115 #–ià
	`defšed
(
STM32G474xx
)

116 
	~"¡m32g474xx.h
"

117 #–ià
	`defšed
(
STM32G484xx
)

118 
	~"¡m32g484xx.h
"

119 #–ià
	`defšed
(
STM32GBK1CB
)

120 
	~"¡m32gbk1cb.h
"

121 #–ià
	`defšed
(
STM32G491xx
)

122 
	~"¡m32g491xx.h
"

123 #–ià
	`defšed
(
STM32G4A1xx
)

124 
	~"¡m32g4a1xx.h
"

138 
RESET
 = 0,

139 
SET
 = !
RESET


140 } 
	tFÏgStus
, 
	tITStus
;

144 
DISABLE
 = 0,

145 
ENABLE
 = !
DISABLE


146 } 
	tFunùiÚ®S‹
;

147 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

151 
SUCCESS
 = 0,

152 
ERROR
 = !
SUCCESS


153 } 
	tE¼ÜStus
;

163 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ð(BIT))

	)

165 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ð~(BIT))

	)

167 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

169 
	#CLEAR_REG
(
REG
è((REGèð(0x0))

	)

171 
	#WRITE_REG
(
REG
, 
VAL
è((REGèð(VAL))

	)

173 
	#READ_REG
(
REG
è((REG))

	)

175 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

177 
	#POSITION_VAL
(
VAL
è(
	`__CLZ
(
	`__RBIT
(VAL)))

	)

184 #ià
	`defšed
 (
USE_HAL_DRIVER
)

185 
	~"¡m32g4xx_h®.h
"

188 #ifdeà
__ýlu¥lus


189 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\inc\system_stm32g4xx.h

31 #iâdeà
__SYSTEM_STM32G4XX_H


32 
	#__SYSTEM_STM32G4XX_H


	)

34 #ifdeà
__ýlu¥lus


58 
ušt32_t
 
Sy¡emCÜeClock
;

60 cÚ¡ 
ušt8_t
 
AHBP»scTabË
[16];

61 cÚ¡ 
ušt8_t
 
APBP»scTabË
[8];

87 
Sy¡emIn™
();

88 
Sy¡emCÜeClockUpd©e
();

93 #ifdeà
__ýlu¥lus


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\src\clock_g431.c

2 
	~"þock_g431.h
"

3 
	~"¡m32g4xx_Î_rcc.h
"

4 
	~"¡m32g4xx_Î_sy¡em.h
"

5 
	~"¡m32g4xx_Î_bus.h
"

6 
	~"¡m32g4xx_Î_pwr.h
"

7 
	~"¡m32g4xx.h
"

8 
	~"maš.h
"

10 
	$ClockIn™
()

13 #ifdeà
INSTRUCTION_CACHE_DISABLE


14 
	`LL_FLASH_Di§bËIn¡Cache
();

17 #ifdeà
DATA_CACHE_DISABLE


18 
	`LL_FLASH_Di§bËD©aCache
();

21 #ifdeà
PREFETCH_ENABLE


22 
	`LL_FLASH_EÇbËP»ãtch
();

26 
	`LL_APB2_GRP1_EÇbËClock
(
LL_APB2_GRP1_PERIPH_SYSCFG
);

27 
	`LL_APB1_GRP1_EÇbËClock
(
LL_APB1_GRP1_PERIPH_PWR
);

30 
	`LL_PWR_S‘RegulVÞgeSÿlšg
(
POWER_VOLTAGE
);

32 #ià
defšed
 
USE_HSE


33 
	`LL_RCC_HSE_EÇbË
();

34 !
	`LL_RCC_HSE_IsR—dy
 ())

39 #”rÜ 
þock
 
nÙ
 
defšed
!

42 #ifdeà
USE_PLL


43 #ià
	`defšed
 (
USE_HSE
)

44 
	`LL_RCC_PLL_CÚfigDomaš_SYS
(
LL_RCC_PLLSOURCE_HSE
, 
PLLM_DIV
, 
PLLN_MUL
, 
PLLR_DIV
);

46 #ià
	`defšed
 (
PLLP_DIV
)

47 
	`LL_RCC_PLL_CÚfigDomaš_ADC
(
LL_RCC_PLLSOURCE_HSE
, 
PLLM_DIV
, 
PLLN_MUL
, 
PLLP_DIV
);

50 #ià
	`defšed
 (
PLLQ_DIV
)

51 
	`LL_RCC_PLL_CÚfigDomaš_48M
(
LL_RCC_PLLSOURCE_HSE
, 
PLLM_DIV
, 
PLLN_MUL
, 
PLLQ_DIV
);

55 #”rÜ 
þock
 
nÙ
 
defšed
!

57 
	`LL_RCC_PLL_EÇbË
();

58 
	`LL_RCC_PLL_EÇbËDomaš_SYS
();

59 !
	`LL_RCC_PLL_IsR—dy
())

63 ià(
FLASH_LATENCY
 > 
	`LL_FLASH_G‘L©’cy
())

65 
	`LL_FLASH_S‘L©’cy
(
FLASH_LATENCY
);

66 
	`LL_FLASH_G‘L©’cy
(è!ð
FLASH_LATENCY
)

73 if(
SYSCLK_FREQ
 > 80000000U)

75 
	`LL_RCC_S‘AHBP»sÿËr
(
LL_RCC_SYSCLK_DIV_2
);

77 
	`LL_RCC_S‘SysClkSourû
(
LL_RCC_SYS_CLKSOURCE_PLL
)

78 
	`LL_RCC_G‘SysClkSourû
(è!ð
LL_RCC_SYS_CLKSOURCE_STATUS_PLL
)

85 
	`LL_RCC_S‘AHBP»sÿËr
(
AHBCLKDIV
);

86 ià(
FLASH_LATENCY
 < 
	`LL_FLASH_G‘L©’cy
())

88 
	`LL_FLASH_S‘L©’cy
(
FLASH_LATENCY
);

89 
	`LL_FLASH_G‘L©’cy
(è!ð
FLASH_LATENCY
)

95 
	`LL_RCC_S‘APB1P»sÿËr
(
APB1CLKDIV
);

98 
	`LL_RCC_S‘APB2P»sÿËr
(
APB2CLKDIV
);

99 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\src\clock_g431.h

1 #iâdeà
CLOCK_G431_H_INCLUDED


2 
	#CLOCK_G431_H_INCLUDED


	)

5 
	#USE_HSE


	)

11 
	#SYSCLK_FREQ
 140000000U

	)

21 
	#PLLM_DIV
 
LL_RCC_PLLM_DIV_1


	)

22 
	#PLLN_MUL
 70

	)

23 
	#PLLR_DIV
 
LL_RCC_PLLR_DIV_2


	)

24 
	#PLLP_DIV
 
LL_RCC_PLLP_DIV_7


	)

27 
	#FLASH_LATENCY
 
LL_FLASH_LATENCY_4


	)

28 
	#AHBCLKDIV
 
LL_RCC_SYSCLK_DIV_1


	)

29 
	#APB1CLKDIV
 
LL_RCC_APB1_DIV_1


	)

30 
	#APB2CLKDIV
 
LL_RCC_APB2_DIV_1


	)

33 
	#POWER_VOLTAGE
 
LL_PWR_REGU_VOLTAGE_SCALE1


	)

35 
ClockIn™
();

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\src\ebmon.c

20 
	~"ebmÚ.h
"

26 #iâdeà
STDOUT_BUFFERSIZE


27 
	#STDOUT_BUFFERSIZE
 256

	)

30 #iâdeà
STDIN_BUFFERSIZE


31 
	#STDIN_BUFFERSIZE
 64

	)

35 
	g_¡dout_bufãr
[
STDOUT_BUFFERSIZE
] 
__©Œibu‹__
((
®igÃd
 (4)));

36 
	g_¡dš_bufãr
[
STDIN_BUFFERSIZE
] 
__©Œibu‹__
((
®igÃd
 (4)));

39 
	s_¡d_pe


41 
ušt16_t
 
Ëngth
 
__©Œibu‹__
((
®igÃd
 (4)));

42 vÞ©ž
ušt16_t
 
ž
 
__©Œibu‹__
((
®igÃd
 (4)));

43 vÞ©ž
ušt16_t
 
h—d
 
__©Œibu‹__
((
®igÃd
 (4)));

44 *
±r
 
__©Œibu‹__
((
®igÃd
 (4)));

45 } 
	t_¡d_pe
 
	t__©Œibu‹__
((
	t®igÃd
 (4)));

49 
_¡d_pe
 
	g_eb_mÚ™Ü_¡dout
 = {
STDOUT_BUFFERSIZE
,0,0, 
_¡dout_bufãr
};

50 
_¡d_pe
 
	g_eb_mÚ™Ü_¡dš
 = {
STDIN_BUFFERSIZE
, 0,0, 
_¡dš_bufãr
 };

53 #iâdeà
NO_EBMON_INIT


59 
ušt8_t
 
	g_eb_š™Ÿlized
 = 0;

60 
	$ebmÚ™Ü_š™
 ()

63 
_¡dout_bufãr
[1] = '\f';

64 
_eb_mÚ™Ü_¡dout
.
h—d
 = 1;

65 
	}
}

76 
	$EBmÚ™Ü_æush
(
FILE
* 
fže
)

78 if(
fže
 =ð
¡dš
)

80 
_eb_mÚ™Ü_¡dš
.
ž
 = _eb_mÚ™Ü_¡dš.
h—d
;

84 if(
fže
 =ð
¡dout
)

86 
_eb_mÚ™Ü_¡dout
.
h—d
 = _eb_mÚ™Ü_¡dout.
ž
 ;

88 
	}
}

96 
	$EBmÚ™Ü_kbh™
()

98  (
_eb_mÚ™Ü_¡dš
.
ž
 !ð_eb_mÚ™Ü_¡dš.
h—d
);

99 
	}
}

110 
	$_wr™e
(
fže
, *
±r
, 
Ën
)

112 
ch¬Wr™‹n
 = 0;

114 #iâdeà
NO_EBMON_INIT


115 if(!
_eb_š™Ÿlized
)

117 
_eb_š™Ÿlized
 = -1;

118 
	`ebmÚ™Ü_š™
();

122 
h—d
 = 
_eb_mÚ™Ü_¡dout
.head;

123 ; 
Ën
 > 0; --len)

125 if(++
h—d
 >ð
_eb_mÚ™Ü_¡dout
.
Ëngth
)

126 
h—d
 = 0;

128 ifÐ
h—d
 =ð
_eb_mÚ™Ü_¡dout
.
ž
)

129  
ch¬Wr™‹n
;

131 Ð(*)
_eb_mÚ™Ü_¡dout
.
±r
)[
h—d
] = *ptr;

132 
_eb_mÚ™Ü_¡dout
.
h—d
 = head;

134 
±r
++;

135 
ch¬Wr™‹n
++;

138  
ch¬Wr™‹n
;

139 
	}
}

150 
	$_»ad
(
fže
, *
±r
, 
Ën
)

152 
ch¬R—d
 = 0;

154 #iâdeà
NO_EBMON_INIT


155 if(!
_eb_š™Ÿlized
)

157 
_eb_š™Ÿlized
 = -1;

158 
	`ebmÚ™Ü_š™
();

162 ifÐ
_eb_mÚ™Ü_¡dš
.
ž
 =ð_eb_mÚ™Ü_¡dš.
h—d
)

165 ; 
Ën
 > 0; --len)

167 if(++
_eb_mÚ™Ü_¡dš
.
ž
 >ð_eb_mÚ™Ü_¡dš.
Ëngth
)

168 
_eb_mÚ™Ü_¡dš
.
ž
 = 0;

170 *
±r
 = ((*)
_eb_mÚ™Ü_¡dš
.±r)[_eb_mÚ™Ü_¡dš.
ž
];

171 
±r
++;

172 
ch¬R—d
++;

174 ifÐ
_eb_mÚ™Ü_¡dš
.
ž
 =ð_eb_mÚ™Ü_¡dš.
h—d
)

175  
ch¬R—d
;

178  
ch¬R—d
;

179 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\src\ebmon.h

14 #iâdeà
__EBMON_H__


15 
	#__EBMON_H__


	)

17 
	~<¡dšt.h
>

18 
	~<¡dio.h
>

22 
EBmÚ™Ü_æush
(
FILE
* );

25 
EBmÚ™Ü_kbh™
();

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\src\main.c

1 
	~"maš.h
"

2 
	~<¡dio.h
>

3 
	~<¡ršg.h
>

4 
	~<¡dio.h
>

5 
	~"þock_g431.h
"

8 vÞ©ž
ušt32_t
 
	gTick
 = 0;

9 
ušt32_t
 
	g´št_d–ay
 = 0;

11 
	$SysTick_HªdËr
()

13 
Tick
++;

14 
	}
}

16 
ušt32_t
 
	$MašTim”G‘Tick
()

18  
Tick
;

19 
	}
}

22 
boÞ
 
	$Tim”_Is_Expœed
 (cÚ¡ 
ušt32_t
 
Tim”
)

24 
ušt32_t
 
TimeTick
;

25 
TimeTick
 = 
Tick
;

26  ((
TimeTick
 - 
Tim”
) < (1UL << 31));

27 
	}
}

29 
ušt32_t
 
	$Maš_Tim”_S‘
(cÚ¡ 
ušt32_t
 
AddTime
)

31 
ušt32_t
 
TimeTick
;

32 
TimeTick
 = 
Tick
;

33  
TimeTick
 + 
AddTime
;

34 
	}
}

37 
	$maš
()

39 
	`ClockIn™
();

40 
	`SysTick_CÚfig
(
SYSCLK_FREQ
/
SYSTIMER_TICK
);

41 
´št_d–ay
 = 
	`Maš_Tim”_S‘
(
	`SYSTIMER_MS_TO_TICK
(400));

42 
	`´štf
 ( "[ INFO ] Program start‚ow\n" );

46 ià(
	`Tim”_Is_Expœed
(
´št_d–ay
))

48 
´št_d–ay
 = 
	`Maš_Tim”_S‘
(
	`SYSTIMER_MS_TO_TICK
(1000));

49 
	`´štf
 ( "[ INFO ] 1 SEC\n" );

53 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\src\startup_stm32g431xx.S

29 .
syÁax
 
	gunif›d


30 .
ýu
 
	gcÜ‹x
-
	gm4


31 .
åu
 
	gsoávå


32 .
	gthumb


34 .
glob®
 
	gg_pâVeùÜs


35 .
glob®
 
	gDeçuÉ_HªdËr


39 .
wÜd
 
	g_sid©a


41 .
wÜd
 
	g_sd©a


43 .
wÜd
 
	g_ed©a


45 .
wÜd
 
	g_sbss


47 .
wÜd
 
	g_ebss


49 .
equ
 
	gBoÙRAM
, 0xF1E0F85F

59 .
	g£ùiÚ
 .
	g‹xt
.
	gRe£t_HªdËr


60 .
w—k
 
	gRe£t_HªdËr


61 .
ty³
 
	gRe£t_HªdËr
, %
funùiÚ


62 
	gRe£t_HªdËr
:

63 
ldr
 
r0
, =
_e¡ack


64 
mov
 
¥
, 
r0


67 
ldr
 
	gr0
, =
_sd©a


68 
ldr
 
r1
, =
_ed©a


69 
ldr
 
r2
, =
_sid©a


70 
movs
 
r3
, #0

71 
b
 
LoÝCÝyD©aIn™


73 
	gCÝyD©aIn™
:

74 
ldr
 
r4
, [
r2
, 
r3
]

75 
¡r
 
	gr4
, [
r0
, 
r3
]

76 
adds
 
	gr3
,„3, #4

78 
	gLoÝCÝyD©aIn™
:

79 
adds
 
r4
, 
	gr0
, 
r3


80 
cmp
 
	gr4
, 
r1


81 
bcc
 
CÝyD©aIn™


84 
ldr
 
	gr2
, =
_sbss


85 
ldr
 
r4
, =
_ebss


86 
movs
 
r3
, #0

87 
b
 
LoÝFžlZ”obss


89 
	gFžlZ”obss
:

90 
¡r
 
r3
, [
r2
]

91 
adds
 
	gr2
,„2, #4

93 
	gLoÝFžlZ”obss
:

94 
cmp
 
r2
, 
r4


95 
bcc
 
FžlZ”obss


98 
bl
 
	gSy¡emIn™


100 #ifdeà
PROJECT_CPP


101 
bl
 
	g__libc_š™_¬¿y


104 
bl
 
maš


106 
	gLoÝFÜev”
:

107 
b
 
LoÝFÜev”


109 .
size
 
Re£t_HªdËr
, .-
	gRe£t_HªdËr


119 .
	g£ùiÚ
 .
	g‹xt
.
	gDeçuÉ_HªdËr
,"ax",%
´ogb™s


120 
	gDeçuÉ_HªdËr
:

121 
Infš™e_LoÝ
:

122 
b
 
Infš™e_LoÝ


123 .
size
 
DeçuÉ_HªdËr
, .-
	gDeçuÉ_HªdËr


131 .
	g£ùiÚ
 .
	gi¤_veùÜ
,"a",%
	g´ogb™s


132 .
ty³
 
	gg_pâVeùÜs
, %
	gobjeù


133 .
size
 
	gg_pâVeùÜs
, .-
g_pâVeùÜs


136 
	gg_pâVeùÜs
:

137 .
wÜd
 
_e¡ack


138 .
wÜd
 
Re£t_HªdËr


139 .
wÜd
 
NMI_HªdËr


140 .
wÜd
 
H¬dFauÉ_HªdËr


141 .
wÜd
 
MemMªage_HªdËr


142 .
wÜd
 
BusFauÉ_HªdËr


143 .
wÜd
 
U§geFauÉ_HªdËr


144 .
wÜd
 0

145 .
wÜd
 0

146 .
wÜd
 0

147 .
wÜd
 0

148 .
wÜd
 
SVC_HªdËr


149 .
wÜd
 
DebugMÚ_HªdËr


150 .
wÜd
 0

151 .
wÜd
 
P’dSV_HªdËr


152 .
wÜd
 
SysTick_HªdËr


153 .
wÜd
 
WWDG_IRQHªdËr


154 .
wÜd
 
PVD_PVM_IRQHªdËr


155 .
wÜd
 
RTC_TAMP_LSECSS_IRQHªdËr


156 .
wÜd
 
RTC_WKUP_IRQHªdËr


157 .
wÜd
 
FLASH_IRQHªdËr


158 .
wÜd
 
RCC_IRQHªdËr


159 .
wÜd
 
EXTI0_IRQHªdËr


160 .
wÜd
 
EXTI1_IRQHªdËr


161 .
wÜd
 
EXTI2_IRQHªdËr


162 .
wÜd
 
EXTI3_IRQHªdËr


163 .
wÜd
 
EXTI4_IRQHªdËr


164 .
wÜd
 
DMA1_ChªÃl1_IRQHªdËr


165 .
wÜd
 
DMA1_ChªÃl2_IRQHªdËr


166 .
wÜd
 
DMA1_ChªÃl3_IRQHªdËr


167 .
wÜd
 
DMA1_ChªÃl4_IRQHªdËr


168 .
wÜd
 
DMA1_ChªÃl5_IRQHªdËr


169 .
wÜd
 
DMA1_ChªÃl6_IRQHªdËr


170 .
wÜd
 0

171 .
wÜd
 
ADC1_2_IRQHªdËr


172 .
wÜd
 
USB_HP_IRQHªdËr


173 .
wÜd
 
USB_LP_IRQHªdËr


174 .
wÜd
 
FDCAN1_IT0_IRQHªdËr


175 .
wÜd
 
FDCAN1_IT1_IRQHªdËr


176 .
wÜd
 
EXTI9_5_IRQHªdËr


177 .
wÜd
 
TIM1_BRK_TIM15_IRQHªdËr


178 .
wÜd
 
TIM1_UP_TIM16_IRQHªdËr


179 .
wÜd
 
TIM1_TRG_COM_TIM17_IRQHªdËr


180 .
wÜd
 
TIM1_CC_IRQHªdËr


181 .
wÜd
 
TIM2_IRQHªdËr


182 .
wÜd
 
TIM3_IRQHªdËr


183 .
wÜd
 
TIM4_IRQHªdËr


184 .
wÜd
 
I2C1_EV_IRQHªdËr


185 .
wÜd
 
I2C1_ER_IRQHªdËr


186 .
wÜd
 
I2C2_EV_IRQHªdËr


187 .
wÜd
 
I2C2_ER_IRQHªdËr


188 .
wÜd
 
SPI1_IRQHªdËr


189 .
wÜd
 
SPI2_IRQHªdËr


190 .
wÜd
 
USART1_IRQHªdËr


191 .
wÜd
 
USART2_IRQHªdËr


192 .
wÜd
 
USART3_IRQHªdËr


193 .
wÜd
 
EXTI15_10_IRQHªdËr


194 .
wÜd
 
RTC_AÏrm_IRQHªdËr


195 .
wÜd
 
USBWakeUp_IRQHªdËr


196 .
wÜd
 
TIM8_BRK_IRQHªdËr


197 .
wÜd
 
TIM8_UP_IRQHªdËr


198 .
wÜd
 
TIM8_TRG_COM_IRQHªdËr


199 .
wÜd
 
TIM8_CC_IRQHªdËr


200 .
wÜd
 0

201 .
wÜd
 0

202 .
wÜd
 
LPTIM1_IRQHªdËr


203 .
wÜd
 0

204 .
wÜd
 
SPI3_IRQHªdËr


205 .
wÜd
 
UART4_IRQHªdËr


206 .
wÜd
 0

207 .
wÜd
 
TIM6_DAC_IRQHªdËr


208 .
wÜd
 
TIM7_IRQHªdËr


209 .
wÜd
 
DMA2_ChªÃl1_IRQHªdËr


210 .
wÜd
 
DMA2_ChªÃl2_IRQHªdËr


211 .
wÜd
 
DMA2_ChªÃl3_IRQHªdËr


212 .
wÜd
 
DMA2_ChªÃl4_IRQHªdËr


213 .
wÜd
 
DMA2_ChªÃl5_IRQHªdËr


214 .
wÜd
 0

215 .
wÜd
 0

216 .
wÜd
 
UCPD1_IRQHªdËr


217 .
wÜd
 
COMP1_2_3_IRQHªdËr


218 .
wÜd
 
COMP4_IRQHªdËr


219 .
wÜd
 0

220 .
wÜd
 0

221 .
wÜd
 0

222 .
wÜd
 0

223 .
wÜd
 0

224 .
wÜd
 0

225 .
wÜd
 0

226 .
wÜd
 0

227 .
wÜd
 0

228 .
wÜd
 
CRS_IRQHªdËr


229 .
wÜd
 
SAI1_IRQHªdËr


230 .
wÜd
 0

231 .
wÜd
 0

232 .
wÜd
 0

233 .
wÜd
 0

234 .
wÜd
 
FPU_IRQHªdËr


235 .
wÜd
 0

236 .
wÜd
 0

237 .
wÜd
 0

238 .
wÜd
 0

239 .
wÜd
 0

240 .
wÜd
 0

241 .
wÜd
 0

242 .
wÜd
 0

243 .
wÜd
 
RNG_IRQHªdËr


244 .
wÜd
 
LPUART1_IRQHªdËr


245 .
wÜd
 
I2C3_EV_IRQHªdËr


246 .
wÜd
 
I2C3_ER_IRQHªdËr


247 .
wÜd
 
DMAMUX_OVR_IRQHªdËr


248 .
wÜd
 0

249 .
wÜd
 0

250 .
wÜd
 
DMA2_ChªÃl6_IRQHªdËr


251 .
wÜd
 0

252 .
wÜd
 0

253 .
wÜd
 
CORDIC_IRQHªdËr


254 .
wÜd
 
FMAC_IRQHªdËr


264 .
w—k
 
NMI_HªdËr


265 .
thumb_£t
 
NMI_HªdËr
,
	gDeçuÉ_HªdËr


267 .
w—k
 
	gH¬dFauÉ_HªdËr


268 .
thumb_£t
 
	gH¬dFauÉ_HªdËr
,
	gDeçuÉ_HªdËr


270 .
w—k
 
	gMemMªage_HªdËr


271 .
thumb_£t
 
	gMemMªage_HªdËr
,
	gDeçuÉ_HªdËr


273 .
w—k
 
	gBusFauÉ_HªdËr


274 .
thumb_£t
 
	gBusFauÉ_HªdËr
,
	gDeçuÉ_HªdËr


276 .
w—k
 
	gU§geFauÉ_HªdËr


277 .
thumb_£t
 
	gU§geFauÉ_HªdËr
,
	gDeçuÉ_HªdËr


279 .
w—k
 
	gSVC_HªdËr


280 .
thumb_£t
 
	gSVC_HªdËr
,
	gDeçuÉ_HªdËr


282 .
w—k
 
	gDebugMÚ_HªdËr


283 .
thumb_£t
 
	gDebugMÚ_HªdËr
,
	gDeçuÉ_HªdËr


285 .
w—k
 
	gP’dSV_HªdËr


286 .
thumb_£t
 
	gP’dSV_HªdËr
,
	gDeçuÉ_HªdËr


288 .
w—k
 
	gSysTick_HªdËr


289 .
thumb_£t
 
	gSysTick_HªdËr
,
	gDeçuÉ_HªdËr


291 .
w—k
 
	gWWDG_IRQHªdËr


292 .
thumb_£t
 
	gWWDG_IRQHªdËr
,
	gDeçuÉ_HªdËr


294 .
w—k
 
	gPVD_PVM_IRQHªdËr


295 .
thumb_£t
 
	gPVD_PVM_IRQHªdËr
,
	gDeçuÉ_HªdËr


297 .
w—k
 
	gRTC_TAMP_LSECSS_IRQHªdËr


298 .
thumb_£t
 
	gRTC_TAMP_LSECSS_IRQHªdËr
,
	gDeçuÉ_HªdËr


300 .
w—k
 
	gRTC_WKUP_IRQHªdËr


301 .
thumb_£t
 
	gRTC_WKUP_IRQHªdËr
,
	gDeçuÉ_HªdËr


303 .
w—k
 
	gFLASH_IRQHªdËr


304 .
thumb_£t
 
	gFLASH_IRQHªdËr
,
	gDeçuÉ_HªdËr


306 .
w—k
 
	gRCC_IRQHªdËr


307 .
thumb_£t
 
	gRCC_IRQHªdËr
,
	gDeçuÉ_HªdËr


309 .
w—k
 
	gEXTI0_IRQHªdËr


310 .
thumb_£t
 
	gEXTI0_IRQHªdËr
,
	gDeçuÉ_HªdËr


312 .
w—k
 
	gEXTI1_IRQHªdËr


313 .
thumb_£t
 
	gEXTI1_IRQHªdËr
,
	gDeçuÉ_HªdËr


315 .
w—k
 
	gEXTI2_IRQHªdËr


316 .
thumb_£t
 
	gEXTI2_IRQHªdËr
,
	gDeçuÉ_HªdËr


318 .
w—k
 
	gEXTI3_IRQHªdËr


319 .
thumb_£t
 
	gEXTI3_IRQHªdËr
,
	gDeçuÉ_HªdËr


321 .
w—k
 
	gEXTI4_IRQHªdËr


322 .
thumb_£t
 
	gEXTI4_IRQHªdËr
,
	gDeçuÉ_HªdËr


324 .
w—k
 
	gDMA1_ChªÃl1_IRQHªdËr


325 .
thumb_£t
 
	gDMA1_ChªÃl1_IRQHªdËr
,
	gDeçuÉ_HªdËr


327 .
w—k
 
	gDMA1_ChªÃl2_IRQHªdËr


328 .
thumb_£t
 
	gDMA1_ChªÃl2_IRQHªdËr
,
	gDeçuÉ_HªdËr


330 .
w—k
 
	gDMA1_ChªÃl3_IRQHªdËr


331 .
thumb_£t
 
	gDMA1_ChªÃl3_IRQHªdËr
,
	gDeçuÉ_HªdËr


333 .
w—k
 
	gDMA1_ChªÃl4_IRQHªdËr


334 .
thumb_£t
 
	gDMA1_ChªÃl4_IRQHªdËr
,
	gDeçuÉ_HªdËr


336 .
w—k
 
	gDMA1_ChªÃl5_IRQHªdËr


337 .
thumb_£t
 
	gDMA1_ChªÃl5_IRQHªdËr
,
	gDeçuÉ_HªdËr


339 .
w—k
 
	gDMA1_ChªÃl6_IRQHªdËr


340 .
thumb_£t
 
	gDMA1_ChªÃl6_IRQHªdËr
,
	gDeçuÉ_HªdËr


342 .
w—k
 
	gADC1_2_IRQHªdËr


343 .
thumb_£t
 
	gADC1_2_IRQHªdËr
,
	gDeçuÉ_HªdËr


345 .
w—k
 
	gUSB_HP_IRQHªdËr


346 .
thumb_£t
 
	gUSB_HP_IRQHªdËr
,
	gDeçuÉ_HªdËr


348 .
w—k
 
	gUSB_LP_IRQHªdËr


349 .
thumb_£t
 
	gUSB_LP_IRQHªdËr
,
	gDeçuÉ_HªdËr


351 .
w—k
 
	gFDCAN1_IT0_IRQHªdËr


352 .
thumb_£t
 
	gFDCAN1_IT0_IRQHªdËr
,
	gDeçuÉ_HªdËr


354 .
w—k
 
	gFDCAN1_IT1_IRQHªdËr


355 .
thumb_£t
 
	gFDCAN1_IT1_IRQHªdËr
,
	gDeçuÉ_HªdËr


357 .
w—k
 
	gEXTI9_5_IRQHªdËr


358 .
thumb_£t
 
	gEXTI9_5_IRQHªdËr
,
	gDeçuÉ_HªdËr


360 .
w—k
 
	gTIM1_BRK_TIM15_IRQHªdËr


361 .
thumb_£t
 
	gTIM1_BRK_TIM15_IRQHªdËr
,
	gDeçuÉ_HªdËr


363 .
w—k
 
	gTIM1_UP_TIM16_IRQHªdËr


364 .
thumb_£t
 
	gTIM1_UP_TIM16_IRQHªdËr
,
	gDeçuÉ_HªdËr


366 .
w—k
 
	gTIM1_TRG_COM_TIM17_IRQHªdËr


367 .
thumb_£t
 
	gTIM1_TRG_COM_TIM17_IRQHªdËr
,
	gDeçuÉ_HªdËr


369 .
w—k
 
	gTIM1_CC_IRQHªdËr


370 .
thumb_£t
 
	gTIM1_CC_IRQHªdËr
,
	gDeçuÉ_HªdËr


372 .
w—k
 
	gTIM2_IRQHªdËr


373 .
thumb_£t
 
	gTIM2_IRQHªdËr
,
	gDeçuÉ_HªdËr


375 .
w—k
 
	gTIM3_IRQHªdËr


376 .
thumb_£t
 
	gTIM3_IRQHªdËr
,
	gDeçuÉ_HªdËr


378 .
w—k
 
	gTIM4_IRQHªdËr


379 .
thumb_£t
 
	gTIM4_IRQHªdËr
,
	gDeçuÉ_HªdËr


381 .
w—k
 
	gI2C1_EV_IRQHªdËr


382 .
thumb_£t
 
	gI2C1_EV_IRQHªdËr
,
	gDeçuÉ_HªdËr


384 .
w—k
 
	gI2C1_ER_IRQHªdËr


385 .
thumb_£t
 
	gI2C1_ER_IRQHªdËr
,
	gDeçuÉ_HªdËr


387 .
w—k
 
	gI2C2_EV_IRQHªdËr


388 .
thumb_£t
 
	gI2C2_EV_IRQHªdËr
,
	gDeçuÉ_HªdËr


390 .
w—k
 
	gI2C2_ER_IRQHªdËr


391 .
thumb_£t
 
	gI2C2_ER_IRQHªdËr
,
	gDeçuÉ_HªdËr


393 .
w—k
 
	gSPI1_IRQHªdËr


394 .
thumb_£t
 
	gSPI1_IRQHªdËr
,
	gDeçuÉ_HªdËr


396 .
w—k
 
	gSPI2_IRQHªdËr


397 .
thumb_£t
 
	gSPI2_IRQHªdËr
,
	gDeçuÉ_HªdËr


399 .
w—k
 
	gUSART1_IRQHªdËr


400 .
thumb_£t
 
	gUSART1_IRQHªdËr
,
	gDeçuÉ_HªdËr


402 .
w—k
 
	gUSART2_IRQHªdËr


403 .
thumb_£t
 
	gUSART2_IRQHªdËr
,
	gDeçuÉ_HªdËr


405 .
w—k
 
	gUSART3_IRQHªdËr


406 .
thumb_£t
 
	gUSART3_IRQHªdËr
,
	gDeçuÉ_HªdËr


408 .
w—k
 
	gEXTI15_10_IRQHªdËr


409 .
thumb_£t
 
	gEXTI15_10_IRQHªdËr
,
	gDeçuÉ_HªdËr


411 .
w—k
 
	gRTC_AÏrm_IRQHªdËr


412 .
thumb_£t
 
	gRTC_AÏrm_IRQHªdËr
,
	gDeçuÉ_HªdËr


414 .
w—k
 
	gUSBWakeUp_IRQHªdËr


415 .
thumb_£t
 
	gUSBWakeUp_IRQHªdËr
,
	gDeçuÉ_HªdËr


417 .
w—k
 
	gTIM8_BRK_IRQHªdËr


418 .
thumb_£t
 
	gTIM8_BRK_IRQHªdËr
,
	gDeçuÉ_HªdËr


420 .
w—k
 
	gTIM8_UP_IRQHªdËr


421 .
thumb_£t
 
	gTIM8_UP_IRQHªdËr
,
	gDeçuÉ_HªdËr


423 .
w—k
 
	gTIM8_TRG_COM_IRQHªdËr


424 .
thumb_£t
 
	gTIM8_TRG_COM_IRQHªdËr
,
	gDeçuÉ_HªdËr


426 .
w—k
 
	gTIM8_CC_IRQHªdËr


427 .
thumb_£t
 
	gTIM8_CC_IRQHªdËr
,
	gDeçuÉ_HªdËr


429 .
w—k
 
	gLPTIM1_IRQHªdËr


430 .
thumb_£t
 
	gLPTIM1_IRQHªdËr
,
	gDeçuÉ_HªdËr


432 .
w—k
 
	gSPI3_IRQHªdËr


433 .
thumb_£t
 
	gSPI3_IRQHªdËr
,
	gDeçuÉ_HªdËr


435 .
w—k
 
	gUART4_IRQHªdËr


436 .
thumb_£t
 
	gUART4_IRQHªdËr
,
	gDeçuÉ_HªdËr


438 .
w—k
 
	gTIM6_DAC_IRQHªdËr


439 .
thumb_£t
 
	gTIM6_DAC_IRQHªdËr
,
	gDeçuÉ_HªdËr


441 .
w—k
 
	gTIM7_IRQHªdËr


442 .
thumb_£t
 
	gTIM7_IRQHªdËr
,
	gDeçuÉ_HªdËr


444 .
w—k
 
	gDMA2_ChªÃl1_IRQHªdËr


445 .
thumb_£t
 
	gDMA2_ChªÃl1_IRQHªdËr
,
	gDeçuÉ_HªdËr


447 .
w—k
 
	gDMA2_ChªÃl2_IRQHªdËr


448 .
thumb_£t
 
	gDMA2_ChªÃl2_IRQHªdËr
,
	gDeçuÉ_HªdËr


450 .
w—k
 
	gDMA2_ChªÃl3_IRQHªdËr


451 .
thumb_£t
 
	gDMA2_ChªÃl3_IRQHªdËr
,
	gDeçuÉ_HªdËr


453 .
w—k
 
	gDMA2_ChªÃl4_IRQHªdËr


454 .
thumb_£t
 
	gDMA2_ChªÃl4_IRQHªdËr
,
	gDeçuÉ_HªdËr


456 .
w—k
 
	gDMA2_ChªÃl5_IRQHªdËr


457 .
thumb_£t
 
	gDMA2_ChªÃl5_IRQHªdËr
,
	gDeçuÉ_HªdËr


459 .
w—k
 
	gUCPD1_IRQHªdËr


460 .
thumb_£t
 
	gUCPD1_IRQHªdËr
,
	gDeçuÉ_HªdËr


462 .
w—k
 
	gCOMP1_2_3_IRQHªdËr


463 .
thumb_£t
 
	gCOMP1_2_3_IRQHªdËr
,
	gDeçuÉ_HªdËr


465 .
w—k
 
	gCOMP4_IRQHªdËr


466 .
thumb_£t
 
	gCOMP4_IRQHªdËr
,
	gDeçuÉ_HªdËr


468 .
w—k
 
	gCRS_IRQHªdËr


469 .
thumb_£t
 
	gCRS_IRQHªdËr
,
	gDeçuÉ_HªdËr


471 .
w—k
 
	gSAI1_IRQHªdËr


472 .
thumb_£t
 
	gSAI1_IRQHªdËr
,
	gDeçuÉ_HªdËr


474 .
w—k
 
	gFPU_IRQHªdËr


475 .
thumb_£t
 
	gFPU_IRQHªdËr
,
	gDeçuÉ_HªdËr


477 .
w—k
 
	gRNG_IRQHªdËr


478 .
thumb_£t
 
	gRNG_IRQHªdËr
,
	gDeçuÉ_HªdËr


480 .
w—k
 
	gLPUART1_IRQHªdËr


481 .
thumb_£t
 
	gLPUART1_IRQHªdËr
,
	gDeçuÉ_HªdËr


483 .
w—k
 
	gI2C3_EV_IRQHªdËr


484 .
thumb_£t
 
	gI2C3_EV_IRQHªdËr
,
	gDeçuÉ_HªdËr


486 .
w—k
 
	gI2C3_ER_IRQHªdËr


487 .
thumb_£t
 
	gI2C3_ER_IRQHªdËr
,
	gDeçuÉ_HªdËr


489 .
w—k
 
	gDMAMUX_OVR_IRQHªdËr


490 .
thumb_£t
 
	gDMAMUX_OVR_IRQHªdËr
,
	gDeçuÉ_HªdËr


492 .
w—k
 
	gDMA2_ChªÃl6_IRQHªdËr


493 .
thumb_£t
 
	gDMA2_ChªÃl6_IRQHªdËr
,
	gDeçuÉ_HªdËr


495 .
w—k
 
	gCORDIC_IRQHªdËr


496 .
thumb_£t
 
	gCORDIC_IRQHªdËr
,
	gDeçuÉ_HªdËr


498 .
w—k
 
	gFMAC_IRQHªdËr


499 .
thumb_£t
 
	gFMAC_IRQHªdËr
,
	gDeçuÉ_HªdËr


	@D:\Dropbox\gg\smtn\code\dc_measuring_module\src\system_stm32g4xx.c

79 
	~"¡m32g4xx.h
"

81 #ià!
defšed
 (
HSE_VALUE
)

82 
	#HSE_VALUE
 8000000U

	)

85 #ià!
defšed
 (
HSI_VALUE
)

86 
	#HSI_VALUE
 16000000U

	)

109 
	#VECT_TAB_OFFSET
 0x00UL

	)

135 
ušt32_t
 
	gSy¡emCÜeClock
 = 
HSI_VALUE
;

137 cÚ¡ 
ušt8_t
 
	gAHBP»scTabË
[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};

138 cÚ¡ 
ušt8_t
 
	gAPBP»scTabË
[8] = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};

162 
	$Sy¡emIn™
()

165 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

166 
SCB
->
CPACR
 |= ((3UL << (10*2))|(3UL << (11*2)));

170 #ifdeà
VECT_TAB_SRAM


171 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

173 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

175 
	}
}

213 
	$Sy¡emCÜeClockUpd©e
()

215 
ušt32_t
 
tmp
, 
¶lvco
, 
¶Ì
, 
¶lsourû
, 
¶lm
;

218 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
)

221 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

225 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

232 
¶lsourû
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
);

233 
¶lm
 = ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
) >> 4) + 1U ;

234 ià(
¶lsourû
 == 0x02UL)

236 
¶lvco
 = (
HSI_VALUE
 / 
¶lm
);

240 
¶lvco
 = (
HSE_VALUE
 / 
¶lm
);

242 
¶lvco
 =…ÎvcØ* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 8);

243 
¶Ì
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 25) + 1U) * 2U;

244 
Sy¡emCÜeClock
 = 
¶lvco
/
¶Ì
;

252 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

254 
Sy¡emCÜeClock
 >>ð
tmp
;

255 
	}
}

	@D:\Dropbox\gg\smtn\code\dc_measuring_module\stm32g431k6_flash.ld

48 
	$ENTRY
(
Re£t_HªdËr
)

52 
_Mš_H—p_Size
 = 
__HEAP_SIZE
;

53 
_Mš_Sck_Size
 = 
__STACK_SIZE
;

56 
MEMORY


58 
	`FLASH
 (
rx
è: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 32
K


59 
	`RAM
 (
rwx
è: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 32
K


60 
	}
}

62 
	g_e¡ack
 = 
ORIGIN
(
RAM
è+ 
LENGTH
(RAM);

65 
	gSECTIONS


68 .
	gi¤_veùÜ
 :

70 . = 
ALIGN
(4);

71 
KEEP
(*(.
i¤_veùÜ
))

72 . = 
ALIGN
(4);

73 } >
	gFLASH


76 .
	g‹xt
 :

78 . = 
ALIGN
(4);

79 *(.
	g‹xt
)

80 *(.
	g‹xt
*)

81 *(.
	gglue_7
)

82 *(.
	gglue_7t
)

83 *(.
	geh_äame
)

85 
KEEP
 (*(.
š™
))

86 
KEEP
 (*(.
fši
))

88 . = 
ALIGN
(4);

89 
	g_‘ext
 = .;

90 } >
	gFLASH


93 .
	grod©a
 :

95 . = 
ALIGN
(4);

96 *(.
	grod©a
)

97 *(.
	grod©a
*)

98 . = 
ALIGN
(4);

99 } >
	gFLASH


101 .
	gARM
.
	gexb
 : { *(.
ARM
.
exb
* .
gnu
.
lškÚû
.
¬mexb
.*è} >
FLASH


102 .
ARM
 : {

103 
__exidx_¡¬t
 = .;

104 *(.
	gARM
.
	gexidx
*)

105 
	g__exidx_’d
 = .;

106 } >
	gFLASH


108 .
	g´eš™_¬¿y
 :

110 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_¡¬t
 = .);

111 
KEEP
 (*(.
´eš™_¬¿y
*))

112 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_’d
 = .);

113 } >
	gFLASH


114 .
	gš™_¬¿y
 :

116 
PROVIDE_HIDDEN
 (
__š™_¬¿y_¡¬t
 = .);

117 
KEEP
 (*(
SORT
(.
š™_¬¿y
.*)))

118 
KEEP
 (*(.
š™_¬¿y
*))

119 
PROVIDE_HIDDEN
 (
__š™_¬¿y_’d
 = .);

120 } >
	gFLASH


121 .
	gfši_¬¿y
 :

123 
PROVIDE_HIDDEN
 (
__fši_¬¿y_¡¬t
 = .);

124 
KEEP
 (*(
SORT
(.
fši_¬¿y
.*)))

125 
KEEP
 (*(.
fši_¬¿y
*))

126 
PROVIDE_HIDDEN
 (
__fši_¬¿y_’d
 = .);

127 } >
FLASH


130 
	g_sid©a
 = 
LOADADDR
(.
d©a
);

133 .
	gd©a
 :

135 . = 
ALIGN
(4);

136 
	g_sd©a
 = .;

137 *(.
	gd©a
)

138 *(.
	gd©a
*)

140 . = 
ALIGN
(4);

141 
	g_ed©a
 = .;

142 } >
RAM
 
	gAT
> 
	gFLASH


146 . = 
ALIGN
(4);

147 .
bss
 (
NOLOAD
) :

150 
_sbss
 = .;

151 
	g__bss_¡¬t__
 = 
_sbss
;

152 *(.
	gbss
)

153 *(.
	gbss
*)

154 *(
	gCOMMON
)

156 . = 
ALIGN
(4);

157 
	g_ebss
 = .;

158 
	g__bss_’d__
 = 
_ebss
;

159 } >
	gRAM


162 .
h—p
 (
NOLOAD
) :

164 . = 
ALIGN
(4);

165 
PROVIDE
 ( 
’d
 = . );

166 
PROVIDE
 ( 
_’d
 = . );

167 *(.
	gh—p
*)

168 . = . + 
_Mš_H—p_Size
;

169 
	g__H—pLim™
 = .;

170 . = 
ALIGN
(4);

171 } >
	gRAM


173 .
	gARM
.
	g©Œibu‹s
 0 : { *(.
ARM
.
©Œibu‹s
) }

175 
__SckLim™
 = 
_e¡ack
 - 
_Mš_Sck_Size
;

177 
ASSERT
(
__SckLim™
 >ð
__H—pLim™
, "Region RAM overflowed with stack")

	@
1
.
0
79
5422
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_adc.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_bus.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_comp.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_conf.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_cordic.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_cortex.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_crc.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_crs.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_dac.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_dma.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_dmamux.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_exti.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_fmac.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_fmc.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_gpio.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_hrtim.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_i2c.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_iwdg.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_lptim.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_lpuart.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_opamp.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_pwr.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_rcc.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_rng.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_rtc.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_spi.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_system.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_tim.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_ucpd.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_usart.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_usb.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_utils.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Inc\stm32g4xx_ll_wwdg.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_adc.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_comp.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_cordic.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_crc.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_crs.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_dac.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_dma.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_exti.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_fmac.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_fmc.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_gpio.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_hrtim.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_i2c.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_lptim.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_lpuart.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_opamp.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_pwr.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_rcc.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_rng.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_rtc.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_spi.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_tim.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_ucpd.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_usart.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_usb.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\LL\Src\stm32g4xx_ll_utils.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\STM32G431xx.svd
D:\Dropbox\gg\smtn\code\dc_measuring_module\cmsis\cmsis_compiler.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\cmsis\cmsis_gcc.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\cmsis\cmsis_version.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\cmsis\core_cm4.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\cmsis\mpu_armv7.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\cmsis\mpu_armv8.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\cmsis\tz_context.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\inc\main.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\inc\stm32g431xx.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\inc\stm32g4xx.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\inc\system_stm32g4xx.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\src\clock_g431.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\src\clock_g431.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\src\ebmon.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\src\ebmon.h
D:\Dropbox\gg\smtn\code\dc_measuring_module\src\main.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\src\startup_stm32g431xx.S
D:\Dropbox\gg\smtn\code\dc_measuring_module\src\system_stm32g4xx.c
D:\Dropbox\gg\smtn\code\dc_measuring_module\stm32g431k6_flash.ld
