$date
	Sat Oct 31 02:14:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " clk $end
$var reg 1 # eneable $end
$var reg 1 $ reset $end
$scope module f3 $end
$var wire 1 % D $end
$var wire 1 " clk1 $end
$var wire 1 # eneable1 $end
$var wire 1 $ reset1 $end
$var reg 1 ! Q1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
1#
0"
0!
$end
#1
0%
1!
1"
0$
#2
0"
#3
1%
0!
1"
#4
0"
#5
0%
1!
1"
#6
0"
#7
1%
0!
1"
#8
0"
#9
0%
1!
1"
#10
0"
#11
1%
0!
1"
1$
0#
#12
0"
#13
1"
#14
0"
0$
1#
#15
0%
1!
1"
#16
0"
#17
1%
0!
1"
#18
0"
#19
0%
1!
1"
#20
0"
#21
1%
0!
1"
#22
0"
#23
0%
1!
1"
#24
0"
