{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1769989269642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1769989269645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 01 18:41:09 2026 " "Processing started: Sun Feb 01 18:41:09 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1769989269645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1769989269645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpMultiplier -c fpMultiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpMultiplier -c fpMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1769989269645 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1769989270916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericAdder-structural " "Found design unit 1: genericAdder-structural" {  } { { "genericAdder.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271418 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericAdder " "Found entity 1: genericAdder" {  } { { "genericAdder.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericRegister-structural " "Found design unit 1: genericRegister-structural" {  } { { "genericRegister.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericRegister.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271433 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericRegister " "Found entity 1: genericRegister" {  } { { "genericRegister.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericComparator-structural " "Found design unit 1: genericComparator-structural" {  } { { "genericComparator.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericComparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271451 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericComparator " "Found entity 1: genericComparator" {  } { { "genericComparator.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericmux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericmux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericMux2to1-structural " "Found design unit 1: genericMux2to1-structural" {  } { { "genericMux2to1.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericMux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271463 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericMux2to1 " "Found entity 1: genericMux2to1" {  } { { "genericMux2to1.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericMux2to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complementReg-structural " "Found design unit 1: complementReg-structural" {  } { { "complementReg.vhd" "" { Text "H:/CEG3156 Labs/Multfina/complementReg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271478 ""} { "Info" "ISGN_ENTITY_NAME" "1 complementReg " "Found entity 1: complementReg" {  } { { "complementReg.vhd" "" { Text "H:/CEG3156 Labs/Multfina/complementReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "H:/CEG3156 Labs/Multfina/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271499 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "H:/CEG3156 Labs/Multfina/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file expadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExpAdder-structural " "Found design unit 1: ExpAdder-structural" {  } { { "ExpAdder.vhd" "" { Text "H:/CEG3156 Labs/Multfina/ExpAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271508 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExpAdder " "Found entity 1: ExpAdder" {  } { { "ExpAdder.vhd" "" { Text "H:/CEG3156 Labs/Multfina/ExpAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "oneBitAdder.vhd" "" { Text "H:/CEG3156 Labs/Multfina/oneBitAdder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271520 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "oneBitAdder.vhd" "" { Text "H:/CEG3156 Labs/Multfina/oneBitAdder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_multiplier_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_multiplier_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_multiplier_array-structural " "Found design unit 1: fp_multiplier_array-structural" {  } { { "fp_multiplier_array.vhd" "" { Text "H:/CEG3156 Labs/Multfina/fp_multiplier_array.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271538 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_multiplier_array " "Found entity 1: fp_multiplier_array" {  } { { "fp_multiplier_array.vhd" "" { Text "H:/CEG3156 Labs/Multfina/fp_multiplier_array.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_counter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp_counter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_counter7-structural " "Found design unit 1: exp_counter7-structural" {  } { { "exp_counter7.vhd" "" { Text "H:/CEG3156 Labs/Multfina/exp_counter7.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271556 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp_counter7 " "Found entity 1: exp_counter7" {  } { { "exp_counter7.vhd" "" { Text "H:/CEG3156 Labs/Multfina/exp_counter7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_shiftright_norm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_shiftright_norm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_shiftright_norm-structural " "Found design unit 1: fp_shiftright_norm-structural" {  } { { "fp_shiftright_norm.vhd" "" { Text "H:/CEG3156 Labs/Multfina/fp_shiftright_norm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271568 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_shiftright_norm " "Found entity 1: fp_shiftright_norm" {  } { { "fp_shiftright_norm.vhd" "" { Text "H:/CEG3156 Labs/Multfina/fp_shiftright_norm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitmux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitmux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitMux2to1-structural " "Found design unit 1: oneBitMux2to1-structural" {  } { { "oneBitMux2to1.vhd" "" { Text "H:/CEG3156 Labs/Multfina/oneBitMux2to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271583 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitMux2to1 " "Found entity 1: oneBitMux2to1" {  } { { "oneBitMux2to1.vhd" "" { Text "H:/CEG3156 Labs/Multfina/oneBitMux2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitrightshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitrightshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRightShift-rtl " "Found design unit 1: eightBitRightShift-rtl" {  } { { "eightBitRightShift.vhd" "" { Text "H:/CEG3156 Labs/Multfina/eightBitRightShift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271598 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRightShift " "Found entity 1: eightBitRightShift" {  } { { "eightBitRightShift.vhd" "" { Text "H:/CEG3156 Labs/Multfina/eightBitRightShift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpmultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpMultiplier " "Found entity 1: fpMultiplier" {  } { { "fpMultiplier.bdf" "" { Schematic "H:/CEG3156 Labs/Multfina/fpMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "H:/CEG3156 Labs/Multfina/oneBitComparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271640 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "H:/CEG3156 Labs/Multfina/oneBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlPath-structural " "Found design unit 1: ControlPath-structural" {  } { { "ControlPath.vhd" "" { Text "H:/CEG3156 Labs/Multfina/ControlPath.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271652 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlPath " "Found entity 1: ControlPath" {  } { { "ControlPath.vhd" "" { Text "H:/CEG3156 Labs/Multfina/ControlPath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enasdff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enasdff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enASdFF_2-rtl " "Found design unit 1: enASdFF_2-rtl" {  } { { "enASdFF_2.vhd" "" { Text "H:/CEG3156 Labs/Multfina/enASdFF_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271679 ""} { "Info" "ISGN_ENTITY_NAME" "1 enASdFF_2 " "Found entity 1: enASdFF_2" {  } { { "enASdFF_2.vhd" "" { Text "H:/CEG3156 Labs/Multfina/enASdFF_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelmmult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevelmmult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevelmMULT " "Found entity 1: toplevelmMULT" {  } { { "toplevelmMULT.bdf" "" { Schematic "H:/CEG3156 Labs/Multfina/toplevelmMULT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_sign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_sign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_sign-rtl " "Found design unit 1: xor_sign-rtl" {  } { { "xor_sign.vhd" "" { Text "H:/CEG3156 Labs/Multfina/xor_sign.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271715 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_sign " "Found entity 1: xor_sign" {  } { { "xor_sign.vhd" "" { Text "H:/CEG3156 Labs/Multfina/xor_sign.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expoverunderunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file expoverunderunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 expOverUnderUnit-structural " "Found design unit 1: expOverUnderUnit-structural" {  } { { "expOverUnderUnit.vhd" "" { Text "H:/CEG3156 Labs/Multfina/expOverUnderUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271736 ""} { "Info" "ISGN_ENTITY_NAME" "1 expOverUnderUnit " "Found entity 1: expOverUnderUnit" {  } { { "expOverUnderUnit.vhd" "" { Text "H:/CEG3156 Labs/Multfina/expOverUnderUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow_underflow_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file overflow_underflow_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overflow_underflow_unit-structural " "Found design unit 1: overflow_underflow_unit-structural" {  } { { "overflow_underflow_unit.vhd" "" { Text "H:/CEG3156 Labs/Multfina/overflow_underflow_unit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271757 ""} { "Info" "ISGN_ENTITY_NAME" "1 overflow_underflow_unit " "Found entity 1: overflow_underflow_unit" {  } { { "overflow_underflow_unit.vhd" "" { Text "H:/CEG3156 Labs/Multfina/overflow_underflow_unit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769989271757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769989271757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevelmMULT " "Elaborating entity \"toplevelmMULT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1769989271883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpMultiplier fpMultiplier:inst2 " "Elaborating entity \"fpMultiplier\" for hierarchy \"fpMultiplier:inst2\"" {  } { { "toplevelmMULT.bdf" "inst2" { Schematic "H:/CEG3156 Labs/Multfina/toplevelmMULT.bdf" { { 80 832 1136 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989271963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_multiplier_array fpMultiplier:inst2\|fp_multiplier_array:inst12 " "Elaborating entity \"fp_multiplier_array\" for hierarchy \"fpMultiplier:inst2\|fp_multiplier_array:inst12\"" {  } { { "fpMultiplier.bdf" "inst12" { Schematic "H:/CEG3156 Labs/Multfina/fpMultiplier.bdf" { { 232 1168 1248 424 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989272032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericAdder fpMultiplier:inst2\|fp_multiplier_array:inst12\|genericAdder:row0 " "Elaborating entity \"genericAdder\" for hierarchy \"fpMultiplier:inst2\|fp_multiplier_array:inst12\|genericAdder:row0\"" {  } { { "fp_multiplier_array.vhd" "row0" { Text "H:/CEG3156 Labs/Multfina/fp_multiplier_array.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989272056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder fpMultiplier:inst2\|fp_multiplier_array:inst12\|genericAdder:row0\|oneBitAdder:add0 " "Elaborating entity \"oneBitAdder\" for hierarchy \"fpMultiplier:inst2\|fp_multiplier_array:inst12\|genericAdder:row0\|oneBitAdder:add0\"" {  } { { "genericAdder.vhd" "add0" { Text "H:/CEG3156 Labs/Multfina/genericAdder.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989272077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericRegister fpMultiplier:inst2\|genericRegister:inst11 " "Elaborating entity \"genericRegister\" for hierarchy \"fpMultiplier:inst2\|genericRegister:inst11\"" {  } { { "fpMultiplier.bdf" "inst11" { Schematic "H:/CEG3156 Labs/Multfina/fpMultiplier.bdf" { { 48 1216 1408 160 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989272239 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_unusedQbar genericRegister.vhd(31) " "Verilog HDL or VHDL warning at genericRegister.vhd(31): object \"w_unusedQbar\" assigned a value but never read" {  } { { "genericRegister.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericRegister.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1769989272260 "|fpMultiplier|genericRegister:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 fpMultiplier:inst2\|genericRegister:inst11\|enARdFF_2:\\gen_reg:7:bit_inst " "Elaborating entity \"enARdFF_2\" for hierarchy \"fpMultiplier:inst2\|genericRegister:inst11\|enARdFF_2:\\gen_reg:7:bit_inst\"" {  } { { "genericRegister.vhd" "\\gen_reg:7:bit_inst" { Text "H:/CEG3156 Labs/Multfina/genericRegister.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989272263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_sign fpMultiplier:inst2\|xor_sign:inst2 " "Elaborating entity \"xor_sign\" for hierarchy \"fpMultiplier:inst2\|xor_sign:inst2\"" {  } { { "fpMultiplier.bdf" "inst2" { Schematic "H:/CEG3156 Labs/Multfina/fpMultiplier.bdf" { { 1120 1128 1304 1232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989272311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflow_underflow_unit fpMultiplier:inst2\|overflow_underflow_unit:inst14 " "Elaborating entity \"overflow_underflow_unit\" for hierarchy \"fpMultiplier:inst2\|overflow_underflow_unit:inst14\"" {  } { { "fpMultiplier.bdf" "inst14" { Schematic "H:/CEG3156 Labs/Multfina/fpMultiplier.bdf" { { 1336 872 1112 1448 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989272341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_counter7 fpMultiplier:inst2\|exp_counter7:inst9 " "Elaborating entity \"exp_counter7\" for hierarchy \"fpMultiplier:inst2\|exp_counter7:inst9\"" {  } { { "fpMultiplier.bdf" "inst9" { Schematic "H:/CEG3156 Labs/Multfina/fpMultiplier.bdf" { { 1208 608 800 1352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989272347 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inc_cout exp_counter7.vhd(35) " "Verilog HDL or VHDL warning at exp_counter7.vhd(35): object \"inc_cout\" assigned a value but never read" {  } { { "exp_counter7.vhd" "" { Text "H:/CEG3156 Labs/Multfina/exp_counter7.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1769989272368 "|exp_counter7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "doneOp exp_counter7.vhd(36) " "VHDL Signal Declaration warning at exp_counter7.vhd(36): used implicit default value for signal \"doneOp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "exp_counter7.vhd" "" { Text "H:/CEG3156 Labs/Multfina/exp_counter7.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1769989272368 "|exp_counter7"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "o_done exp_counter7.vhd(14) " "Using initial value X (don't care) for net \"o_done\" at exp_counter7.vhd(14)" {  } { { "exp_counter7.vhd" "" { Text "H:/CEG3156 Labs/Multfina/exp_counter7.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1769989272368 "|exp_counter7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericAdder fpMultiplier:inst2\|exp_counter7:inst9\|genericAdder:u_inc " "Elaborating entity \"genericAdder\" for hierarchy \"fpMultiplier:inst2\|exp_counter7:inst9\|genericAdder:u_inc\"" {  } { { "exp_counter7.vhd" "u_inc" { Text "H:/CEG3156 Labs/Multfina/exp_counter7.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989272371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericAdder fpMultiplier:inst2\|genericAdder:inst7 " "Elaborating entity \"genericAdder\" for hierarchy \"fpMultiplier:inst2\|genericAdder:inst7\"" {  } { { "fpMultiplier.bdf" "inst7" { Schematic "H:/CEG3156 Labs/Multfina/fpMultiplier.bdf" { { 976 512 624 1176 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989272393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementReg fpMultiplier:inst2\|complementReg:inst6 " "Elaborating entity \"complementReg\" for hierarchy \"fpMultiplier:inst2\|complementReg:inst6\"" {  } { { "fpMultiplier.bdf" "inst6" { Schematic "H:/CEG3156 Labs/Multfina/fpMultiplier.bdf" { { 760 624 736 960 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989272429 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qbar_int complementReg.vhd(33) " "Verilog HDL or VHDL warning at complementReg.vhd(33): object \"qbar_int\" assigned a value but never read" {  } { { "complementReg.vhd" "" { Text "H:/CEG3156 Labs/Multfina/complementReg.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1769989272440 "|fpMultiplier|complementReg:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericRegister fpMultiplier:inst2\|genericRegister:inst5 " "Elaborating entity \"genericRegister\" for hierarchy \"fpMultiplier:inst2\|genericRegister:inst5\"" {  } { { "fpMultiplier.bdf" "inst5" { Schematic "H:/CEG3156 Labs/Multfina/fpMultiplier.bdf" { { 536 560 672 728 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989272455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_unusedQbar genericRegister.vhd(31) " "Verilog HDL or VHDL warning at genericRegister.vhd(31): object \"w_unusedQbar\" assigned a value but never read" {  } { { "genericRegister.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericRegister.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1769989272477 "|fpMultiplier|genericRegister:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRightShift fpMultiplier:inst2\|eightBitRightShift:inst13 " "Elaborating entity \"eightBitRightShift\" for hierarchy \"fpMultiplier:inst2\|eightBitRightShift:inst13\"" {  } { { "fpMultiplier.bdf" "inst13" { Schematic "H:/CEG3156 Labs/Multfina/fpMultiplier.bdf" { { 560 1168 1312 768 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989272546 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue eightBitRightShift.vhd(13) " "Verilog HDL or VHDL warning at eightBitRightShift.vhd(13): object \"int_notValue\" assigned a value but never read" {  } { { "eightBitRightShift.vhd" "" { Text "H:/CEG3156 Labs/Multfina/eightBitRightShift.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1769989272569 "|toplevelmMULT|fpMultiplier:inst5|eightBitRightShift:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlPath ControlPath:inst " "Elaborating entity \"ControlPath\" for hierarchy \"ControlPath:inst\"" {  } { { "toplevelmMULT.bdf" "inst" { Schematic "H:/CEG3156 Labs/Multfina/toplevelmMULT.bdf" { { 168 368 584 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989272601 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vcc ControlPath.vhd(45) " "VHDL Signal Declaration warning at ControlPath.vhd(45): used explicit default value for signal \"vcc\" because signal was never assigned a value" {  } { { "ControlPath.vhd" "" { Text "H:/CEG3156 Labs/Multfina/ControlPath.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1769989272604 "|toplevelmMULT|ControlPath:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gnd ControlPath.vhd(46) " "VHDL Signal Declaration warning at ControlPath.vhd(46): used explicit default value for signal \"gnd\" because signal was never assigned a value" {  } { { "ControlPath.vhd" "" { Text "H:/CEG3156 Labs/Multfina/ControlPath.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1769989272604 "|toplevelmMULT|ControlPath:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enASdFF_2 ControlPath:inst\|enASdFF_2:FF0 " "Elaborating entity \"enASdFF_2\" for hierarchy \"ControlPath:inst\|enASdFF_2:FF0\"" {  } { { "ControlPath.vhd" "FF0" { Text "H:/CEG3156 Labs/Multfina/ControlPath.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769989272661 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "enASdFF_2.vhd" "" { Text "H:/CEG3156 Labs/Multfina/enASdFF_2.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1769989273810 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1769989273810 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s4 GND " "Pin \"s4\" is stuck at GND" {  } { { "toplevelmMULT.bdf" "" { Schematic "H:/CEG3156 Labs/Multfina/toplevelmMULT.bdf" { { 544 632 808 560 "s4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1769989274008 "|toplevelmMULT|s4"} { "Warning" "WMLS_MLS_STUCK_PIN" "overflow GND " "Pin \"overflow\" is stuck at GND" {  } { { "toplevelmMULT.bdf" "" { Schematic "H:/CEG3156 Labs/Multfina/toplevelmMULT.bdf" { { 144 1256 1432 160 "overflow" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1769989274008 "|toplevelmMULT|overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1769989274008 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1769989274125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1769989275412 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1769989275412 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "322 " "Implemented 322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1769989275663 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1769989275663 ""} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Implemented 265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1769989275663 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1769989275663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1769989275822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 01 18:41:15 2026 " "Processing ended: Sun Feb 01 18:41:15 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1769989275822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1769989275822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1769989275822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1769989275822 ""}
