

================================================================
== Vivado HLS Report for 'Conv10'
================================================================
* Date:           Tue Dec  4 09:54:36 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.677|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  241|  241|  241|  241|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  240|  240|        20|          -|          -|    12|    no    |
        | + Loop 1.1  |   17|   17|         7|          1|          1|    12|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	10  / (exitcond3)
	5  / (!exitcond3)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true
10 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%BlockBuffer_val_0_V = alloca i32"   --->   Operation 11 'alloca' 'BlockBuffer_val_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%BlockBuffer_val_0_V_13 = alloca i32"   --->   Operation 12 'alloca' 'BlockBuffer_val_0_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%BlockBuffer_val_0_V_14 = alloca i32"   --->   Operation 13 'alloca' 'BlockBuffer_val_0_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%BlockBuffer_val_0_V_15 = alloca i32"   --->   Operation 14 'alloca' 'BlockBuffer_val_0_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%BlockBuffer_val_1_V = alloca i32"   --->   Operation 15 'alloca' 'BlockBuffer_val_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%BlockBuffer_val_1_V_13 = alloca i32"   --->   Operation 16 'alloca' 'BlockBuffer_val_1_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%BlockBuffer_val_1_V_14 = alloca i32"   --->   Operation 17 'alloca' 'BlockBuffer_val_1_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%BlockBuffer_val_1_V_15 = alloca i32"   --->   Operation 18 'alloca' 'BlockBuffer_val_1_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%BlockBuffer_val_2_V = alloca i32"   --->   Operation 19 'alloca' 'BlockBuffer_val_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%BlockBuffer_val_2_V_9 = alloca i32"   --->   Operation 20 'alloca' 'BlockBuffer_val_2_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%BlockBuffer_val_2_V_10 = alloca i32"   --->   Operation 21 'alloca' 'BlockBuffer_val_2_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%BlockBuffer_val_2_V_11 = alloca i32"   --->   Operation 22 'alloca' 'BlockBuffer_val_2_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%BlockBuffer_val_3_V = alloca i32"   --->   Operation 23 'alloca' 'BlockBuffer_val_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%BlockBuffer_val_3_V_9 = alloca i32"   --->   Operation 24 'alloca' 'BlockBuffer_val_3_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%BlockBuffer_val_3_V_10 = alloca i32"   --->   Operation 25 'alloca' 'BlockBuffer_val_3_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%BlockBuffer_val_3_V_11 = alloca i32"   --->   Operation 26 'alloca' 'BlockBuffer_val_3_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%BlockBuffer_val_4_V = alloca i32"   --->   Operation 27 'alloca' 'BlockBuffer_val_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%BlockBuffer_val_4_V_9 = alloca i32"   --->   Operation 28 'alloca' 'BlockBuffer_val_4_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%BlockBuffer_val_4_V_10 = alloca i32"   --->   Operation 29 'alloca' 'BlockBuffer_val_4_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%BlockBuffer_val_4_V_11 = alloca i32"   --->   Operation 30 'alloca' 'BlockBuffer_val_4_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_val_4_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_4_read)"   --->   Operation 31 'read' 'kernel_val_4_V_4_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_val_4_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_3_read)"   --->   Operation 32 'read' 'kernel_val_4_V_3_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_val_4_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_2_read)"   --->   Operation 33 'read' 'kernel_val_4_V_2_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_val_4_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_1_read)"   --->   Operation 34 'read' 'kernel_val_4_V_1_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_val_4_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_0_read)"   --->   Operation 35 'read' 'kernel_val_4_V_0_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_val_3_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_4_read)"   --->   Operation 36 'read' 'kernel_val_3_V_4_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_val_3_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_3_read)"   --->   Operation 37 'read' 'kernel_val_3_V_3_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_val_3_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_2_read)"   --->   Operation 38 'read' 'kernel_val_3_V_2_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_val_3_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_1_read)"   --->   Operation 39 'read' 'kernel_val_3_V_1_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_val_3_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_0_read)"   --->   Operation 40 'read' 'kernel_val_3_V_0_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_val_2_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_4_read)"   --->   Operation 41 'read' 'kernel_val_2_V_4_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_val_2_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_3_read)"   --->   Operation 42 'read' 'kernel_val_2_V_3_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_val_2_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_2_read)"   --->   Operation 43 'read' 'kernel_val_2_V_2_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_val_2_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_1_read)"   --->   Operation 44 'read' 'kernel_val_2_V_1_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_val_2_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_0_read)"   --->   Operation 45 'read' 'kernel_val_2_V_0_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_val_1_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_4_read)"   --->   Operation 46 'read' 'kernel_val_1_V_4_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_val_1_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_3_read)"   --->   Operation 47 'read' 'kernel_val_1_V_3_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_val_1_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_2_read)"   --->   Operation 48 'read' 'kernel_val_1_V_2_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_val_1_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_1_read)"   --->   Operation 49 'read' 'kernel_val_1_V_1_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_val_1_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_0_read)"   --->   Operation 50 'read' 'kernel_val_1_V_0_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_val_0_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_4_read)"   --->   Operation 51 'read' 'kernel_val_0_V_4_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_val_0_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_3_read)"   --->   Operation 52 'read' 'kernel_val_0_V_3_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_val_0_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_2_read)"   --->   Operation 53 'read' 'kernel_val_0_V_2_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_val_0_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_1_read)"   --->   Operation 54 'read' 'kernel_val_0_V_1_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_val_0_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_0_read)"   --->   Operation 55 'read' 'kernel_val_0_V_0_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%src_val_V_offset_rea = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %src_val_V_offset)"   --->   Operation 56 'read' 'src_val_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %src_val_V_offset_rea, i4 0)"   --->   Operation 57 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %tmp_s to i8"   --->   Operation 58 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_200 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %src_val_V_offset_rea, i2 0)"   --->   Operation 59 'bitconcatenate' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %tmp_200 to i8" [./cnn.h:70]   --->   Operation 60 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%tmp_201 = sub i8 %p_shl_cast, %p_shl1_cast" [./cnn.h:70]   --->   Operation 61 'sub' 'tmp_201' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_221_cast = sext i8 %tmp_201 to i9" [./cnn.h:70]   --->   Operation 62 'sext' 'tmp_221_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%LineBuffer_val_1_V = alloca [12 x i32], align 4" [./cnn.h:51]   --->   Operation 63 'alloca' 'LineBuffer_val_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%LineBuffer_val_2_V = alloca [12 x i32], align 4" [./cnn.h:51]   --->   Operation 64 'alloca' 'LineBuffer_val_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%LineBuffer_val_3_V = alloca [12 x i32], align 4" [./cnn.h:51]   --->   Operation 65 'alloca' 'LineBuffer_val_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%LineBuffer_val_4_V = alloca [12 x i32], align 4" [./cnn.h:51]   --->   Operation 66 'alloca' 'LineBuffer_val_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%OP2_V_0_cast = sext i32 %kernel_val_4_V_4_r to i48" [./cnn.h:92]   --->   Operation 67 'sext' 'OP2_V_0_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%OP2_V_0_1 = sext i32 %kernel_val_4_V_3_r to i48" [./cnn.h:92]   --->   Operation 68 'sext' 'OP2_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%OP2_V_0_2 = sext i32 %kernel_val_4_V_2_r to i48" [./cnn.h:92]   --->   Operation 69 'sext' 'OP2_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%OP2_V_0_3 = sext i32 %kernel_val_4_V_1_r to i48" [./cnn.h:92]   --->   Operation 70 'sext' 'OP2_V_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%OP2_V_0_4 = sext i32 %kernel_val_4_V_0_r to i48" [./cnn.h:92]   --->   Operation 71 'sext' 'OP2_V_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i32 %kernel_val_3_V_4_r to i48" [./cnn.h:92]   --->   Operation 72 'sext' 'OP2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%OP2_V_1_1 = sext i32 %kernel_val_3_V_3_r to i48" [./cnn.h:92]   --->   Operation 73 'sext' 'OP2_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%OP2_V_1_2 = sext i32 %kernel_val_3_V_2_r to i48" [./cnn.h:92]   --->   Operation 74 'sext' 'OP2_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%OP2_V_1_3 = sext i32 %kernel_val_3_V_1_r to i48" [./cnn.h:92]   --->   Operation 75 'sext' 'OP2_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%OP2_V_1_4 = sext i32 %kernel_val_3_V_0_r to i48" [./cnn.h:92]   --->   Operation 76 'sext' 'OP2_V_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i32 %kernel_val_2_V_4_r to i48" [./cnn.h:92]   --->   Operation 77 'sext' 'OP2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%OP2_V_2_1 = sext i32 %kernel_val_2_V_3_r to i48" [./cnn.h:92]   --->   Operation 78 'sext' 'OP2_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%OP2_V_2_2 = sext i32 %kernel_val_2_V_2_r to i48" [./cnn.h:92]   --->   Operation 79 'sext' 'OP2_V_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%OP2_V_2_3 = sext i32 %kernel_val_2_V_1_r to i48" [./cnn.h:92]   --->   Operation 80 'sext' 'OP2_V_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%OP2_V_2_4 = sext i32 %kernel_val_2_V_0_r to i48" [./cnn.h:92]   --->   Operation 81 'sext' 'OP2_V_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i32 %kernel_val_1_V_4_r to i48" [./cnn.h:92]   --->   Operation 82 'sext' 'OP2_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%OP2_V_3_1 = sext i32 %kernel_val_1_V_3_r to i48" [./cnn.h:92]   --->   Operation 83 'sext' 'OP2_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%OP2_V_3_2 = sext i32 %kernel_val_1_V_2_r to i48" [./cnn.h:92]   --->   Operation 84 'sext' 'OP2_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%OP2_V_3_3 = sext i32 %kernel_val_1_V_1_r to i48" [./cnn.h:92]   --->   Operation 85 'sext' 'OP2_V_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%OP2_V_3_4 = sext i32 %kernel_val_1_V_0_r to i48" [./cnn.h:92]   --->   Operation 86 'sext' 'OP2_V_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i32 %kernel_val_0_V_4_r to i48" [./cnn.h:92]   --->   Operation 87 'sext' 'OP2_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%OP2_V_4_1 = sext i32 %kernel_val_0_V_3_r to i48" [./cnn.h:92]   --->   Operation 88 'sext' 'OP2_V_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%OP2_V_4_2 = sext i32 %kernel_val_0_V_2_r to i48" [./cnn.h:92]   --->   Operation 89 'sext' 'OP2_V_4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%OP2_V_4_3 = sext i32 %kernel_val_0_V_1_r to i48" [./cnn.h:92]   --->   Operation 90 'sext' 'OP2_V_4_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%OP2_V_4_4 = sext i32 %kernel_val_0_V_0_r to i48" [./cnn.h:92]   --->   Operation 91 'sext' 'OP2_V_4_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.97ns)   --->   "br label %.loopexit" [./cnn.h:59]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_15, %.loopexit.loopexit ]"   --->   Operation 93 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.82ns)   --->   "%exitcond = icmp eq i4 %i, -4" [./cnn.h:59]   --->   Operation 94 'icmp' 'exitcond' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 95 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.09ns)   --->   "%i_15 = add i4 %i, 1" [./cnn.h:59]   --->   Operation 96 'add' 'i_15' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %1, label %.preheader57.preheader" [./cnn.h:59]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %i to i9" [./cnn.h:70]   --->   Operation 98 'zext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.28ns)   --->   "%tmp_202 = add i9 %tmp_221_cast, %tmp_cast" [./cnn.h:70]   --->   Operation 99 'add' 'tmp_202' <Predicate = (!exitcond)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp = trunc i9 %tmp_202 to i7" [./cnn.h:70]   --->   Operation 100 'trunc' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp, i4 0)" [./cnn.h:70]   --->   Operation 101 'bitconcatenate' 'p_shl2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_202, i2 0)" [./cnn.h:70]   --->   Operation 102 'bitconcatenate' 'p_shl3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.26ns)   --->   "%tmp_203 = sub i11 %p_shl2_cast, %p_shl3_cast" [./cnn.h:70]   --->   Operation 103 'sub' 'tmp_203' <Predicate = (!exitcond)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_209 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %i, i32 2, i32 3)" [./cnn.h:88]   --->   Operation 104 'partselect' 'tmp_209' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.45ns)   --->   "%icmp = icmp ne i2 %tmp_209, 0" [./cnn.h:88]   --->   Operation 105 'icmp' 'icmp' <Predicate = (!exitcond)> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.09ns)   --->   "%tmp_155 = add i4 -4, %i" [./cnn.h:95]   --->   Operation 106 'add' 'tmp_155' <Predicate = (!exitcond)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_204 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_155, i3 0)" [./cnn.h:95]   --->   Operation 107 'bitconcatenate' 'tmp_204' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_227_cast = sext i7 %tmp_204 to i8" [./cnn.h:60]   --->   Operation 108 'sext' 'tmp_227_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.97ns)   --->   "br label %.preheader57" [./cnn.h:60]   --->   Operation 109 'br' <Predicate = (!exitcond)> <Delay = 0.97>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "ret void" [./cnn.h:99]   --->   Operation 110 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.26>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %.preheader57.preheader ], [ %j_13, %._crit_edge ]"   --->   Operation 111 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.82ns)   --->   "%exitcond3 = icmp eq i4 %j, -4" [./cnn.h:60]   --->   Operation 112 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.09ns)   --->   "%j_13 = add i4 %j, 1" [./cnn.h:60]   --->   Operation 113 'add' 'j_13' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_157 = zext i4 %j to i64" [./cnn.h:67]   --->   Operation 114 'zext' 'tmp_157' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_157_cast = zext i4 %j to i11" [./cnn.h:70]   --->   Operation 115 'zext' 'tmp_157_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.26ns)   --->   "%tmp_205 = add i11 %tmp_203, %tmp_157_cast" [./cnn.h:70]   --->   Operation 116 'add' 'tmp_205' <Predicate = (!exitcond3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_228_cast = zext i11 %tmp_205 to i64" [./cnn.h:70]   --->   Operation 117 'zext' 'tmp_228_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%src_val_V_addr = getelementptr [864 x i32]* %src_val_V, i64 0, i64 %tmp_228_cast" [./cnn.h:70]   --->   Operation 118 'getelementptr' 'src_val_V_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%LineBuffer_val_1_V_s = getelementptr [12 x i32]* %LineBuffer_val_1_V, i64 0, i64 %tmp_157" [./cnn.h:67]   --->   Operation 119 'getelementptr' 'LineBuffer_val_1_V_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 120 [2/2] (1.09ns)   --->   "%BlockBuffer_val_0_V_19 = load i32* %LineBuffer_val_1_V_s, align 4" [./cnn.h:67]   --->   Operation 120 'load' 'BlockBuffer_val_0_V_19' <Predicate = (!exitcond3)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%LineBuffer_val_2_V_s = getelementptr [12 x i32]* %LineBuffer_val_2_V, i64 0, i64 %tmp_157" [./cnn.h:67]   --->   Operation 121 'getelementptr' 'LineBuffer_val_2_V_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 122 [2/2] (1.09ns)   --->   "%BlockBuffer_val_1_V_19 = load i32* %LineBuffer_val_2_V_s, align 4" [./cnn.h:67]   --->   Operation 122 'load' 'BlockBuffer_val_1_V_19' <Predicate = (!exitcond3)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%LineBuffer_val_3_V_s = getelementptr [12 x i32]* %LineBuffer_val_3_V, i64 0, i64 %tmp_157" [./cnn.h:67]   --->   Operation 123 'getelementptr' 'LineBuffer_val_3_V_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (1.09ns)   --->   "%BlockBuffer_val_2_V_15 = load i32* %LineBuffer_val_3_V_s, align 4" [./cnn.h:67]   --->   Operation 124 'load' 'BlockBuffer_val_2_V_15' <Predicate = (!exitcond3)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%LineBuffer_val_4_V_s = getelementptr [12 x i32]* %LineBuffer_val_4_V, i64 0, i64 %tmp_157" [./cnn.h:67]   --->   Operation 125 'getelementptr' 'LineBuffer_val_4_V_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 126 [2/2] (1.09ns)   --->   "%BlockBuffer_val_3_V_15 = load i32* %LineBuffer_val_4_V_s, align 4" [./cnn.h:67]   --->   Operation 126 'load' 'BlockBuffer_val_3_V_15' <Predicate = (!exitcond3)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 127 [2/2] (1.99ns)   --->   "%BlockBuffer_val_4_V_15 = load i32* %src_val_V_addr, align 4" [./cnn.h:70]   --->   Operation 127 'load' 'BlockBuffer_val_4_V_15' <Predicate = (!exitcond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_210 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %j, i32 2, i32 3)" [./cnn.h:88]   --->   Operation 128 'partselect' 'tmp_210' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.45ns)   --->   "%icmp3 = icmp ne i2 %tmp_210, 0" [./cnn.h:88]   --->   Operation 129 'icmp' 'icmp3' <Predicate = (!exitcond3)> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.46ns)   --->   "%or_cond = and i1 %icmp, %icmp3" [./cnn.h:88]   --->   Operation 130 'and' 'or_cond' <Predicate = (!exitcond3)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader.preheader.0, label %._crit_edge" [./cnn.h:88]   --->   Operation 131 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.09ns)   --->   "%tmp_159 = add i4 %j, -4" [./cnn.h:95]   --->   Operation 132 'add' 'tmp_159' <Predicate = (!exitcond3 & or_cond)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.33>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%BlockBuffer_val_0_V_16 = load i32* %BlockBuffer_val_0_V_13"   --->   Operation 133 'load' 'BlockBuffer_val_0_V_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%BlockBuffer_val_0_V_17 = load i32* %BlockBuffer_val_0_V_14"   --->   Operation 134 'load' 'BlockBuffer_val_0_V_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%BlockBuffer_val_0_V_18 = load i32* %BlockBuffer_val_0_V_15"   --->   Operation 135 'load' 'BlockBuffer_val_0_V_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%BlockBuffer_val_1_V_16 = load i32* %BlockBuffer_val_1_V_13"   --->   Operation 136 'load' 'BlockBuffer_val_1_V_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%BlockBuffer_val_1_V_17 = load i32* %BlockBuffer_val_1_V_14"   --->   Operation 137 'load' 'BlockBuffer_val_1_V_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%BlockBuffer_val_1_V_18 = load i32* %BlockBuffer_val_1_V_15"   --->   Operation 138 'load' 'BlockBuffer_val_1_V_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%BlockBuffer_val_2_V_12 = load i32* %BlockBuffer_val_2_V_9"   --->   Operation 139 'load' 'BlockBuffer_val_2_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%BlockBuffer_val_2_V_13 = load i32* %BlockBuffer_val_2_V_10"   --->   Operation 140 'load' 'BlockBuffer_val_2_V_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%BlockBuffer_val_2_V_14 = load i32* %BlockBuffer_val_2_V_11"   --->   Operation 141 'load' 'BlockBuffer_val_2_V_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%BlockBuffer_val_3_V_12 = load i32* %BlockBuffer_val_3_V_9"   --->   Operation 142 'load' 'BlockBuffer_val_3_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%BlockBuffer_val_3_V_13 = load i32* %BlockBuffer_val_3_V_10"   --->   Operation 143 'load' 'BlockBuffer_val_3_V_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%BlockBuffer_val_3_V_14 = load i32* %BlockBuffer_val_3_V_11"   --->   Operation 144 'load' 'BlockBuffer_val_3_V_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%BlockBuffer_val_4_V_12 = load i32* %BlockBuffer_val_4_V_9"   --->   Operation 145 'load' 'BlockBuffer_val_4_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%BlockBuffer_val_4_V_13 = load i32* %BlockBuffer_val_4_V_10"   --->   Operation 146 'load' 'BlockBuffer_val_4_V_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%BlockBuffer_val_4_V_14 = load i32* %BlockBuffer_val_4_V_11"   --->   Operation 147 'load' 'BlockBuffer_val_4_V_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 148 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader56.preheader" [./cnn.h:60]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_156 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str58)" [./cnn.h:60]   --->   Operation 150 'specregionbegin' 'tmp_156' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./cnn.h:63]   --->   Operation 151 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 152 [1/2] (1.09ns)   --->   "%BlockBuffer_val_0_V_19 = load i32* %LineBuffer_val_1_V_s, align 4" [./cnn.h:67]   --->   Operation 152 'load' 'BlockBuffer_val_0_V_19' <Predicate = (!exitcond3)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 153 [1/2] (1.09ns)   --->   "%BlockBuffer_val_1_V_19 = load i32* %LineBuffer_val_2_V_s, align 4" [./cnn.h:67]   --->   Operation 153 'load' 'BlockBuffer_val_1_V_19' <Predicate = (!exitcond3)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 154 [1/2] (1.09ns)   --->   "%BlockBuffer_val_2_V_15 = load i32* %LineBuffer_val_3_V_s, align 4" [./cnn.h:67]   --->   Operation 154 'load' 'BlockBuffer_val_2_V_15' <Predicate = (!exitcond3)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 155 [1/2] (1.09ns)   --->   "%BlockBuffer_val_3_V_15 = load i32* %LineBuffer_val_4_V_s, align 4" [./cnn.h:67]   --->   Operation 155 'load' 'BlockBuffer_val_3_V_15' <Predicate = (!exitcond3)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 156 [1/2] (1.99ns)   --->   "%BlockBuffer_val_4_V_15 = load i32* %src_val_V_addr, align 4" [./cnn.h:70]   --->   Operation 156 'load' 'BlockBuffer_val_4_V_15' <Predicate = (!exitcond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 157 [1/1] (1.09ns)   --->   "store i32 %BlockBuffer_val_1_V_19, i32* %LineBuffer_val_1_V_s, align 4" [./cnn.h:73]   --->   Operation 157 'store' <Predicate = (!exitcond3)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 158 [1/1] (1.09ns)   --->   "store i32 %BlockBuffer_val_2_V_15, i32* %LineBuffer_val_2_V_s, align 4" [./cnn.h:73]   --->   Operation 158 'store' <Predicate = (!exitcond3)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 159 [1/1] (1.09ns)   --->   "store i32 %BlockBuffer_val_3_V_15, i32* %LineBuffer_val_3_V_s, align 4" [./cnn.h:73]   --->   Operation 159 'store' <Predicate = (!exitcond3)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 160 [1/1] (1.09ns)   --->   "store i32 %BlockBuffer_val_4_V_15, i32* %LineBuffer_val_4_V_s, align 4" [./cnn.h:73]   --->   Operation 160 'store' <Predicate = (!exitcond3)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%BlockBuffer_val_0_V_20 = load i32* %BlockBuffer_val_0_V" [./cnn.h:92]   --->   Operation 161 'load' 'BlockBuffer_val_0_V_20' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%BlockBuffer_val_1_V_20 = load i32* %BlockBuffer_val_1_V" [./cnn.h:92]   --->   Operation 162 'load' 'BlockBuffer_val_1_V_20' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%OP1_V_0_cast = sext i32 %BlockBuffer_val_0_V_20 to i48" [./cnn.h:92]   --->   Operation 163 'sext' 'OP1_V_0_cast' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (5.02ns)   --->   "%p_Val2_s = mul i48 %OP2_V_0_cast, %OP1_V_0_cast" [./cnn.h:92]   --->   Operation 164 'mul' 'p_Val2_s' <Predicate = (!exitcond3 & or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%OP1_V_0_1 = sext i32 %BlockBuffer_val_0_V_16 to i48" [./cnn.h:92]   --->   Operation 165 'sext' 'OP1_V_0_1' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (5.02ns)   --->   "%p_Val2_77_0_1 = mul i48 %OP2_V_0_1, %OP1_V_0_1" [./cnn.h:92]   --->   Operation 166 'mul' 'p_Val2_77_0_1' <Predicate = (!exitcond3 & or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_206 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_s, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 167 'partselect' 'tmp_206' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_460_0_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_206, i16 0)" [./cnn.h:92]   --->   Operation 168 'bitconcatenate' 'tmp_460_0_1' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (1.65ns)   --->   "%p_Val2_78_0_1 = add i48 %tmp_460_0_1, %p_Val2_77_0_1" [./cnn.h:92]   --->   Operation 169 'add' 'p_Val2_78_0_1' <Predicate = (!exitcond3 & or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%OP1_V_0_2 = sext i32 %BlockBuffer_val_0_V_17 to i48" [./cnn.h:92]   --->   Operation 170 'sext' 'OP1_V_0_2' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (5.02ns)   --->   "%p_Val2_77_0_2 = mul i48 %OP2_V_0_2, %OP1_V_0_2" [./cnn.h:92]   --->   Operation 171 'mul' 'p_Val2_77_0_2' <Predicate = (!exitcond3 & or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_207 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_0_1, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 172 'partselect' 'tmp_207' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_460_0_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_207, i16 0)" [./cnn.h:92]   --->   Operation 173 'bitconcatenate' 'tmp_460_0_2' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (1.65ns)   --->   "%p_Val2_78_0_2 = add i48 %tmp_460_0_2, %p_Val2_77_0_2" [./cnn.h:92]   --->   Operation 174 'add' 'p_Val2_78_0_2' <Predicate = (!exitcond3 & or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%OP1_V_0_3 = sext i32 %BlockBuffer_val_0_V_18 to i48" [./cnn.h:92]   --->   Operation 175 'sext' 'OP1_V_0_3' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (5.02ns)   --->   "%p_Val2_77_0_3 = mul i48 %OP2_V_0_3, %OP1_V_0_3" [./cnn.h:92]   --->   Operation 176 'mul' 'p_Val2_77_0_3' <Predicate = (!exitcond3 & or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_208 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_0_2, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 177 'partselect' 'tmp_208' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%OP1_V_0_4 = sext i32 %BlockBuffer_val_0_V_19 to i48" [./cnn.h:92]   --->   Operation 178 'sext' 'OP1_V_0_4' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (5.02ns)   --->   "%p_Val2_77_0_4 = mul i48 %OP2_V_0_4, %OP1_V_0_4" [./cnn.h:92]   --->   Operation 179 'mul' 'p_Val2_77_0_4' <Predicate = (!exitcond3 & or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i32 %BlockBuffer_val_1_V_20 to i48" [./cnn.h:92]   --->   Operation 180 'sext' 'OP1_V_1' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (5.02ns)   --->   "%p_Val2_77_1 = mul i48 %OP2_V_1, %OP1_V_1" [./cnn.h:92]   --->   Operation 181 'mul' 'p_Val2_77_1' <Predicate = (!exitcond3 & or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_4_V_15, i32* %BlockBuffer_val_4_V_11" [./cnn.h:83]   --->   Operation 182 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_4_V_14, i32* %BlockBuffer_val_4_V_10" [./cnn.h:78]   --->   Operation 183 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_4_V_13, i32* %BlockBuffer_val_4_V_9" [./cnn.h:78]   --->   Operation 184 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_3_V_15, i32* %BlockBuffer_val_3_V_11" [./cnn.h:83]   --->   Operation 185 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_3_V_14, i32* %BlockBuffer_val_3_V_10" [./cnn.h:78]   --->   Operation 186 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_3_V_13, i32* %BlockBuffer_val_3_V_9" [./cnn.h:78]   --->   Operation 187 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_2_V_15, i32* %BlockBuffer_val_2_V_11" [./cnn.h:83]   --->   Operation 188 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_2_V_14, i32* %BlockBuffer_val_2_V_10" [./cnn.h:78]   --->   Operation 189 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_2_V_13, i32* %BlockBuffer_val_2_V_9" [./cnn.h:78]   --->   Operation 190 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_1_V_19, i32* %BlockBuffer_val_1_V_15" [./cnn.h:83]   --->   Operation 191 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_1_V_18, i32* %BlockBuffer_val_1_V_14" [./cnn.h:78]   --->   Operation 192 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_1_V_17, i32* %BlockBuffer_val_1_V_13" [./cnn.h:78]   --->   Operation 193 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_1_V_16, i32* %BlockBuffer_val_1_V" [./cnn.h:78]   --->   Operation 194 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_0_V_19, i32* %BlockBuffer_val_0_V_15" [./cnn.h:83]   --->   Operation 195 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_0_V_18, i32* %BlockBuffer_val_0_V_14" [./cnn.h:78]   --->   Operation 196 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_0_V_17, i32* %BlockBuffer_val_0_V_13" [./cnn.h:78]   --->   Operation 197 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_0_V_16, i32* %BlockBuffer_val_0_V" [./cnn.h:78]   --->   Operation 198 'store' <Predicate = (!exitcond3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.33>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%BlockBuffer_val_2_V_16 = load i32* %BlockBuffer_val_2_V" [./cnn.h:92]   --->   Operation 199 'load' 'BlockBuffer_val_2_V_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_460_0_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_208, i16 0)" [./cnn.h:92]   --->   Operation 200 'bitconcatenate' 'tmp_460_0_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (1.65ns)   --->   "%p_Val2_78_0_3 = add i48 %tmp_460_0_3, %p_Val2_77_0_3" [./cnn.h:92]   --->   Operation 201 'add' 'p_Val2_78_0_3' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_211 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_0_3, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 202 'partselect' 'tmp_211' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_460_0_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_211, i16 0)" [./cnn.h:92]   --->   Operation 203 'bitconcatenate' 'tmp_460_0_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (1.65ns)   --->   "%p_Val2_78_0_4 = add i48 %tmp_460_0_4, %p_Val2_77_0_4" [./cnn.h:92]   --->   Operation 204 'add' 'p_Val2_78_0_4' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_212 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_0_4, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 205 'partselect' 'tmp_212' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_460_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_212, i16 0)" [./cnn.h:92]   --->   Operation 206 'bitconcatenate' 'tmp_460_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (1.65ns)   --->   "%p_Val2_78_1 = add i48 %tmp_460_1, %p_Val2_77_1" [./cnn.h:92]   --->   Operation 207 'add' 'p_Val2_78_1' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%OP1_V_1_1 = sext i32 %BlockBuffer_val_1_V_16 to i48" [./cnn.h:92]   --->   Operation 208 'sext' 'OP1_V_1_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (5.02ns)   --->   "%p_Val2_77_1_1 = mul i48 %OP2_V_1_1, %OP1_V_1_1" [./cnn.h:92]   --->   Operation 209 'mul' 'p_Val2_77_1_1' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_213 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_1, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 210 'partselect' 'tmp_213' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_460_1_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_213, i16 0)" [./cnn.h:92]   --->   Operation 211 'bitconcatenate' 'tmp_460_1_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (1.65ns)   --->   "%p_Val2_78_1_1 = add i48 %tmp_460_1_1, %p_Val2_77_1_1" [./cnn.h:92]   --->   Operation 212 'add' 'p_Val2_78_1_1' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%OP1_V_1_2 = sext i32 %BlockBuffer_val_1_V_17 to i48" [./cnn.h:92]   --->   Operation 213 'sext' 'OP1_V_1_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (5.02ns)   --->   "%p_Val2_77_1_2 = mul i48 %OP2_V_1_2, %OP1_V_1_2" [./cnn.h:92]   --->   Operation 214 'mul' 'p_Val2_77_1_2' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_214 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_1_1, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 215 'partselect' 'tmp_214' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_460_1_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_214, i16 0)" [./cnn.h:92]   --->   Operation 216 'bitconcatenate' 'tmp_460_1_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (1.65ns)   --->   "%p_Val2_78_1_2 = add i48 %tmp_460_1_2, %p_Val2_77_1_2" [./cnn.h:92]   --->   Operation 217 'add' 'p_Val2_78_1_2' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%OP1_V_1_3 = sext i32 %BlockBuffer_val_1_V_18 to i48" [./cnn.h:92]   --->   Operation 218 'sext' 'OP1_V_1_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (5.02ns)   --->   "%p_Val2_77_1_3 = mul i48 %OP2_V_1_3, %OP1_V_1_3" [./cnn.h:92]   --->   Operation 219 'mul' 'p_Val2_77_1_3' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_215 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_1_2, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 220 'partselect' 'tmp_215' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%OP1_V_1_4 = sext i32 %BlockBuffer_val_1_V_19 to i48" [./cnn.h:92]   --->   Operation 221 'sext' 'OP1_V_1_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (5.02ns)   --->   "%p_Val2_77_1_4 = mul i48 %OP2_V_1_4, %OP1_V_1_4" [./cnn.h:92]   --->   Operation 222 'mul' 'p_Val2_77_1_4' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i32 %BlockBuffer_val_2_V_16 to i48" [./cnn.h:92]   --->   Operation 223 'sext' 'OP1_V_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (5.02ns)   --->   "%p_Val2_77_2 = mul i48 %OP2_V_2, %OP1_V_2" [./cnn.h:92]   --->   Operation 224 'mul' 'p_Val2_77_2' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_2_V_12, i32* %BlockBuffer_val_2_V" [./cnn.h:78]   --->   Operation 225 'store' <Predicate = (!exitcond3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.33>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%BlockBuffer_val_3_V_16 = load i32* %BlockBuffer_val_3_V" [./cnn.h:92]   --->   Operation 226 'load' 'BlockBuffer_val_3_V_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_460_1_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_215, i16 0)" [./cnn.h:92]   --->   Operation 227 'bitconcatenate' 'tmp_460_1_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (1.65ns)   --->   "%p_Val2_78_1_3 = add i48 %tmp_460_1_3, %p_Val2_77_1_3" [./cnn.h:92]   --->   Operation 228 'add' 'p_Val2_78_1_3' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_216 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_1_3, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 229 'partselect' 'tmp_216' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_460_1_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_216, i16 0)" [./cnn.h:92]   --->   Operation 230 'bitconcatenate' 'tmp_460_1_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (1.65ns)   --->   "%p_Val2_78_1_4 = add i48 %tmp_460_1_4, %p_Val2_77_1_4" [./cnn.h:92]   --->   Operation 231 'add' 'p_Val2_78_1_4' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_217 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_1_4, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 232 'partselect' 'tmp_217' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_460_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_217, i16 0)" [./cnn.h:92]   --->   Operation 233 'bitconcatenate' 'tmp_460_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (1.65ns)   --->   "%p_Val2_78_2 = add i48 %tmp_460_2, %p_Val2_77_2" [./cnn.h:92]   --->   Operation 234 'add' 'p_Val2_78_2' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%OP1_V_2_1 = sext i32 %BlockBuffer_val_2_V_12 to i48" [./cnn.h:92]   --->   Operation 235 'sext' 'OP1_V_2_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (5.02ns)   --->   "%p_Val2_77_2_1 = mul i48 %OP2_V_2_1, %OP1_V_2_1" [./cnn.h:92]   --->   Operation 236 'mul' 'p_Val2_77_2_1' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_218 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_2, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 237 'partselect' 'tmp_218' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_460_2_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_218, i16 0)" [./cnn.h:92]   --->   Operation 238 'bitconcatenate' 'tmp_460_2_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (1.65ns)   --->   "%p_Val2_78_2_1 = add i48 %tmp_460_2_1, %p_Val2_77_2_1" [./cnn.h:92]   --->   Operation 239 'add' 'p_Val2_78_2_1' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%OP1_V_2_2 = sext i32 %BlockBuffer_val_2_V_13 to i48" [./cnn.h:92]   --->   Operation 240 'sext' 'OP1_V_2_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (5.02ns)   --->   "%p_Val2_77_2_2 = mul i48 %OP2_V_2_2, %OP1_V_2_2" [./cnn.h:92]   --->   Operation 241 'mul' 'p_Val2_77_2_2' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_219 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_2_1, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 242 'partselect' 'tmp_219' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_460_2_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_219, i16 0)" [./cnn.h:92]   --->   Operation 243 'bitconcatenate' 'tmp_460_2_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (1.65ns)   --->   "%p_Val2_78_2_2 = add i48 %tmp_460_2_2, %p_Val2_77_2_2" [./cnn.h:92]   --->   Operation 244 'add' 'p_Val2_78_2_2' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%OP1_V_2_3 = sext i32 %BlockBuffer_val_2_V_14 to i48" [./cnn.h:92]   --->   Operation 245 'sext' 'OP1_V_2_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (5.02ns)   --->   "%p_Val2_77_2_3 = mul i48 %OP2_V_2_3, %OP1_V_2_3" [./cnn.h:92]   --->   Operation 246 'mul' 'p_Val2_77_2_3' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_220 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_2_2, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 247 'partselect' 'tmp_220' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%OP1_V_2_4 = sext i32 %BlockBuffer_val_2_V_15 to i48" [./cnn.h:92]   --->   Operation 248 'sext' 'OP1_V_2_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (5.02ns)   --->   "%p_Val2_77_2_4 = mul i48 %OP2_V_2_4, %OP1_V_2_4" [./cnn.h:92]   --->   Operation 249 'mul' 'p_Val2_77_2_4' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i32 %BlockBuffer_val_3_V_16 to i48" [./cnn.h:92]   --->   Operation 250 'sext' 'OP1_V_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (5.02ns)   --->   "%p_Val2_77_3 = mul i48 %OP2_V_3, %OP1_V_3" [./cnn.h:92]   --->   Operation 251 'mul' 'p_Val2_77_3' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_3_V_12, i32* %BlockBuffer_val_3_V" [./cnn.h:78]   --->   Operation 252 'store' <Predicate = (!exitcond3)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.33>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%BlockBuffer_val_4_V_16 = load i32* %BlockBuffer_val_4_V" [./cnn.h:92]   --->   Operation 253 'load' 'BlockBuffer_val_4_V_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_460_2_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_220, i16 0)" [./cnn.h:92]   --->   Operation 254 'bitconcatenate' 'tmp_460_2_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (1.65ns)   --->   "%p_Val2_78_2_3 = add i48 %tmp_460_2_3, %p_Val2_77_2_3" [./cnn.h:92]   --->   Operation 255 'add' 'p_Val2_78_2_3' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_221 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_2_3, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 256 'partselect' 'tmp_221' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_460_2_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_221, i16 0)" [./cnn.h:92]   --->   Operation 257 'bitconcatenate' 'tmp_460_2_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (1.65ns)   --->   "%p_Val2_78_2_4 = add i48 %tmp_460_2_4, %p_Val2_77_2_4" [./cnn.h:92]   --->   Operation 258 'add' 'p_Val2_78_2_4' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_222 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_2_4, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 259 'partselect' 'tmp_222' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_460_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_222, i16 0)" [./cnn.h:92]   --->   Operation 260 'bitconcatenate' 'tmp_460_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (1.65ns)   --->   "%p_Val2_78_3 = add i48 %tmp_460_3, %p_Val2_77_3" [./cnn.h:92]   --->   Operation 261 'add' 'p_Val2_78_3' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%OP1_V_3_1 = sext i32 %BlockBuffer_val_3_V_12 to i48" [./cnn.h:92]   --->   Operation 262 'sext' 'OP1_V_3_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (5.02ns)   --->   "%p_Val2_77_3_1 = mul i48 %OP2_V_3_1, %OP1_V_3_1" [./cnn.h:92]   --->   Operation 263 'mul' 'p_Val2_77_3_1' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_223 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_3, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 264 'partselect' 'tmp_223' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_460_3_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_223, i16 0)" [./cnn.h:92]   --->   Operation 265 'bitconcatenate' 'tmp_460_3_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (1.65ns)   --->   "%p_Val2_78_3_1 = add i48 %tmp_460_3_1, %p_Val2_77_3_1" [./cnn.h:92]   --->   Operation 266 'add' 'p_Val2_78_3_1' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%OP1_V_3_2 = sext i32 %BlockBuffer_val_3_V_13 to i48" [./cnn.h:92]   --->   Operation 267 'sext' 'OP1_V_3_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (5.02ns)   --->   "%p_Val2_77_3_2 = mul i48 %OP2_V_3_2, %OP1_V_3_2" [./cnn.h:92]   --->   Operation 268 'mul' 'p_Val2_77_3_2' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_224 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_3_1, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 269 'partselect' 'tmp_224' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_460_3_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_224, i16 0)" [./cnn.h:92]   --->   Operation 270 'bitconcatenate' 'tmp_460_3_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (1.65ns)   --->   "%p_Val2_78_3_2 = add i48 %tmp_460_3_2, %p_Val2_77_3_2" [./cnn.h:92]   --->   Operation 271 'add' 'p_Val2_78_3_2' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%OP1_V_3_3 = sext i32 %BlockBuffer_val_3_V_14 to i48" [./cnn.h:92]   --->   Operation 272 'sext' 'OP1_V_3_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (5.02ns)   --->   "%p_Val2_77_3_3 = mul i48 %OP2_V_3_3, %OP1_V_3_3" [./cnn.h:92]   --->   Operation 273 'mul' 'p_Val2_77_3_3' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_225 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_3_2, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 274 'partselect' 'tmp_225' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%OP1_V_3_4 = sext i32 %BlockBuffer_val_3_V_15 to i48" [./cnn.h:92]   --->   Operation 275 'sext' 'OP1_V_3_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (5.02ns)   --->   "%p_Val2_77_3_4 = mul i48 %OP2_V_3_4, %OP1_V_3_4" [./cnn.h:92]   --->   Operation 276 'mul' 'p_Val2_77_3_4' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i32 %BlockBuffer_val_4_V_16 to i48" [./cnn.h:92]   --->   Operation 277 'sext' 'OP1_V_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (5.02ns)   --->   "%p_Val2_77_4 = mul i48 %OP2_V_4, %OP1_V_4" [./cnn.h:92]   --->   Operation 278 'mul' 'p_Val2_77_4' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str58, i32 %tmp_156)" [./cnn.h:97]   --->   Operation 279 'specregionend' 'empty' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "store i32 %BlockBuffer_val_4_V_12, i32* %BlockBuffer_val_4_V" [./cnn.h:78]   --->   Operation 280 'store' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "br label %.preheader57" [./cnn.h:60]   --->   Operation 281 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.33>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_460_3_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_225, i16 0)" [./cnn.h:92]   --->   Operation 282 'bitconcatenate' 'tmp_460_3_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (1.65ns)   --->   "%p_Val2_78_3_3 = add i48 %tmp_460_3_3, %p_Val2_77_3_3" [./cnn.h:92]   --->   Operation 283 'add' 'p_Val2_78_3_3' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_226 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_3_3, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 284 'partselect' 'tmp_226' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_460_3_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_226, i16 0)" [./cnn.h:92]   --->   Operation 285 'bitconcatenate' 'tmp_460_3_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (1.65ns)   --->   "%p_Val2_78_3_4 = add i48 %tmp_460_3_4, %p_Val2_77_3_4" [./cnn.h:92]   --->   Operation 286 'add' 'p_Val2_78_3_4' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_227 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_3_4, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 287 'partselect' 'tmp_227' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_460_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_227, i16 0)" [./cnn.h:92]   --->   Operation 288 'bitconcatenate' 'tmp_460_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (1.65ns)   --->   "%p_Val2_78_4 = add i48 %tmp_460_4, %p_Val2_77_4" [./cnn.h:92]   --->   Operation 289 'add' 'p_Val2_78_4' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%OP1_V_4_1 = sext i32 %BlockBuffer_val_4_V_12 to i48" [./cnn.h:92]   --->   Operation 290 'sext' 'OP1_V_4_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (5.02ns)   --->   "%p_Val2_77_4_1 = mul i48 %OP2_V_4_1, %OP1_V_4_1" [./cnn.h:92]   --->   Operation 291 'mul' 'p_Val2_77_4_1' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_228 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_4, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 292 'partselect' 'tmp_228' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_460_4_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_228, i16 0)" [./cnn.h:92]   --->   Operation 293 'bitconcatenate' 'tmp_460_4_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (1.65ns)   --->   "%p_Val2_78_4_1 = add i48 %tmp_460_4_1, %p_Val2_77_4_1" [./cnn.h:92]   --->   Operation 294 'add' 'p_Val2_78_4_1' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%OP1_V_4_2 = sext i32 %BlockBuffer_val_4_V_13 to i48" [./cnn.h:92]   --->   Operation 295 'sext' 'OP1_V_4_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 296 [1/1] (5.02ns)   --->   "%p_Val2_77_4_2 = mul i48 %OP2_V_4_2, %OP1_V_4_2" [./cnn.h:92]   --->   Operation 296 'mul' 'p_Val2_77_4_2' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_229 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_4_1, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 297 'partselect' 'tmp_229' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_460_4_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_229, i16 0)" [./cnn.h:92]   --->   Operation 298 'bitconcatenate' 'tmp_460_4_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 299 [1/1] (1.65ns)   --->   "%p_Val2_78_4_2 = add i48 %tmp_460_4_2, %p_Val2_77_4_2" [./cnn.h:92]   --->   Operation 299 'add' 'p_Val2_78_4_2' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%OP1_V_4_3 = sext i32 %BlockBuffer_val_4_V_14 to i48" [./cnn.h:92]   --->   Operation 300 'sext' 'OP1_V_4_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (5.02ns)   --->   "%p_Val2_77_4_3 = mul i48 %OP2_V_4_3, %OP1_V_4_3" [./cnn.h:92]   --->   Operation 301 'mul' 'p_Val2_77_4_3' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_230 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_4_2, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 302 'partselect' 'tmp_230' <Predicate = (or_cond)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.67>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_460_4_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_230, i16 0)" [./cnn.h:92]   --->   Operation 303 'bitconcatenate' 'tmp_460_4_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (1.65ns)   --->   "%p_Val2_78_4_3 = add i48 %tmp_460_4_3, %p_Val2_77_4_3" [./cnn.h:92]   --->   Operation 304 'add' 'p_Val2_78_4_3' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%OP1_V_4_4 = sext i32 %BlockBuffer_val_4_V_15 to i48" [./cnn.h:92]   --->   Operation 305 'sext' 'OP1_V_4_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (5.02ns)   --->   "%p_Val2_77_4_4 = mul i48 %OP2_V_4_4, %OP1_V_4_4" [./cnn.h:92]   --->   Operation 306 'mul' 'p_Val2_77_4_4' <Predicate = (or_cond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_231 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_4_3, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 307 'partselect' 'tmp_231' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_460_4_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_231, i16 0)" [./cnn.h:92]   --->   Operation 308 'bitconcatenate' 'tmp_460_4_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (1.65ns)   --->   "%p_Val2_78_4_4 = add i48 %tmp_460_4_4, %p_Val2_77_4_4" [./cnn.h:92]   --->   Operation 309 'add' 'p_Val2_78_4_4' <Predicate = (or_cond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%sum_V_4_4 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78_4_4, i32 16, i32 47)" [./cnn.h:92]   --->   Operation 310 'partselect' 'sum_V_4_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_160_cast = zext i4 %tmp_159 to i8" [./cnn.h:95]   --->   Operation 311 'zext' 'tmp_160_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (1.23ns)   --->   "%tmp_232 = add i8 %tmp_227_cast, %tmp_160_cast" [./cnn.h:95]   --->   Operation 312 'add' 'tmp_232' <Predicate = (or_cond)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_253_cast = sext i8 %tmp_232 to i64" [./cnn.h:95]   --->   Operation 313 'sext' 'tmp_253_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%dst_val_V_addr = getelementptr [64 x i32]* %dst_val_V, i64 0, i64 %tmp_253_cast" [./cnn.h:95]   --->   Operation 314 'getelementptr' 'dst_val_V_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (1.99ns)   --->   "store i32 %sum_V_4_4, i32* %dst_val_V_addr, align 4" [./cnn.h:95]   --->   Operation 315 'store' <Predicate = (or_cond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "br label %._crit_edge" [./cnn.h:96]   --->   Operation 316 'br' <Predicate = (or_cond)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 317 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.23ns
The critical path consists of the following:
	wire read on port 'src_val_V_offset' [74]  (0 ns)
	'sub' operation ('tmp_201', ./cnn.h:70) [79]  (1.23 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./cnn.h:59) [112]  (0 ns)
	'add' operation ('tmp_202', ./cnn.h:70) [119]  (1.28 ns)
	'sub' operation ('tmp_203', ./cnn.h:70) [123]  (1.27 ns)

 <State 3>: 3.27ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./cnn.h:60) [131]  (0 ns)
	'add' operation ('tmp_205', ./cnn.h:70) [156]  (1.27 ns)
	'getelementptr' operation ('src_val_V_addr', ./cnn.h:70) [158]  (0 ns)
	'load' operation ('BlockBuffer.val[4].V[4]', ./cnn.h:70) on array 'src_val_V' [167]  (2 ns)

 <State 4>: 8.34ns
The critical path consists of the following:
	'load' operation ('BlockBuffer.val[0].V[1]') on local variable 'BlockBuffer.val[0].V[1]' [132]  (0 ns)
	'mul' operation ('p_Val2_77_0_1', ./cnn.h:92) [185]  (5.02 ns)
	'add' operation ('p_Val2_78_0_1', ./cnn.h:92) [188]  (1.66 ns)
	'add' operation ('p_Val2_78_0_2', ./cnn.h:92) [193]  (1.66 ns)

 <State 5>: 8.34ns
The critical path consists of the following:
	'mul' operation ('p_Val2_77_1_1', ./cnn.h:92) [210]  (5.02 ns)
	'add' operation ('p_Val2_78_1_1', ./cnn.h:92) [213]  (1.66 ns)
	'add' operation ('p_Val2_78_1_2', ./cnn.h:92) [218]  (1.66 ns)

 <State 6>: 8.34ns
The critical path consists of the following:
	'mul' operation ('p_Val2_77_2_1', ./cnn.h:92) [235]  (5.02 ns)
	'add' operation ('p_Val2_78_2_1', ./cnn.h:92) [238]  (1.66 ns)
	'add' operation ('p_Val2_78_2_2', ./cnn.h:92) [243]  (1.66 ns)

 <State 7>: 8.34ns
The critical path consists of the following:
	'mul' operation ('p_Val2_77_3_1', ./cnn.h:92) [260]  (5.02 ns)
	'add' operation ('p_Val2_78_3_1', ./cnn.h:92) [263]  (1.66 ns)
	'add' operation ('p_Val2_78_3_2', ./cnn.h:92) [268]  (1.66 ns)

 <State 8>: 8.34ns
The critical path consists of the following:
	'mul' operation ('p_Val2_77_4_1', ./cnn.h:92) [285]  (5.02 ns)
	'add' operation ('p_Val2_78_4_1', ./cnn.h:92) [288]  (1.66 ns)
	'add' operation ('p_Val2_78_4_2', ./cnn.h:92) [293]  (1.66 ns)

 <State 9>: 8.68ns
The critical path consists of the following:
	'mul' operation ('p_Val2_77_4_4', ./cnn.h:92) [300]  (5.02 ns)
	'add' operation ('p_Val2_78_4_4', ./cnn.h:92) [303]  (1.66 ns)
	'store' operation (./cnn.h:95) of variable 'sum_V_4_4', ./cnn.h:92 on array 'dst_val_V' [310]  (2 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
