<profile>

<section name = "Vitis HLS Report for 'C_drain_IO_L2_out_x2'" level="0">
<item name = "Date">Sat Sep 17 09:35:21 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 1.835 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">27513, 27513, 91.701 us, 91.701 us, 27513, 27513, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- C_drain_IO_L2_out_x2_loop_1">27512, 27512, 13756, -, -, 2, no</column>
<column name=" + C_drain_IO_L2_out_x2_loop_2">13754, 13754, 1058, -, -, 13, no</column>
<column name="  ++ C_drain_IO_L2_out_x2_loop_3">1056, 1056, 66, -, -, 16, no</column>
<column name="   +++ C_drain_IO_L2_out_x2_loop_4">64, 64, 2, -, -, 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 101, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 118, -</column>
<column name="Register">-, -, 106, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_315_fu_153_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_316_fu_165_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_317_fu_177_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_fu_135_p2">+, 0, 0, 9, 2, 1</column>
<column name="ap_condition_193">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op43_read_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op45_read_state5">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i_fu_147_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln890_261_fu_159_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln890_262_fu_171_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_263_fu_183_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="icmp_ln890_fu_141_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="c3_V_reg_81">9, 2, 2, 4</column>
<column name="c4_V_reg_92">9, 2, 4, 8</column>
<column name="c5_V_reg_103">9, 2, 5, 10</column>
<column name="c6_V_reg_114">9, 2, 6, 12</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_0_x2135_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_1_x2136_blk_n">9, 2, 1, 2</column>
<column name="fifo_data_2_reg_125">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_315_reg_201">4, 0, 4, 0</column>
<column name="add_ln691_316_reg_209">5, 0, 5, 0</column>
<column name="add_ln691_317_reg_217">6, 0, 6, 0</column>
<column name="add_ln691_reg_189">2, 0, 2, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="c3_V_reg_81">2, 0, 2, 0</column>
<column name="c4_V_reg_92">4, 0, 4, 0</column>
<column name="c5_V_reg_103">5, 0, 5, 0</column>
<column name="c6_V_reg_114">6, 0, 6, 0</column>
<column name="cmp_i_i_reg_197">1, 0, 1, 0</column>
<column name="fifo_data_2_reg_125">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L2_out_x2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L2_out_x2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L2_out_x2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L2_out_x2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L2_out_x2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L2_out_x2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L2_out_x2, return value</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_1_x2136_dout">in, 64, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_1_x2136, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_1_x2136_empty_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_1_x2136, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_1_x2136_read">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_1_x2136, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_0_x2135_din">out, 64, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_0_x2135, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_0_x2135_full_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_0_x2135, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_0_x2135_write">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_0_x2135, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_dout">in, 64, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_0_0_x2109, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_empty_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_0_0_x2109, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_read">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_0_0_x2109, pointer</column>
</table>
</item>
</section>
</profile>
