$date
	Sun Jun 01 16:41:45 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module TopLevelCPU_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # mode_run $end
$var reg 1 $ step $end
$var reg 3 % reg_select [2:0] $end
$var wire 1 & pc_out [15] $end
$var wire 1 ' pc_out [14] $end
$var wire 1 ( pc_out [13] $end
$var wire 1 ) pc_out [12] $end
$var wire 1 * pc_out [11] $end
$var wire 1 + pc_out [10] $end
$var wire 1 , pc_out [9] $end
$var wire 1 - pc_out [8] $end
$var wire 1 . pc_out [7] $end
$var wire 1 / pc_out [6] $end
$var wire 1 0 pc_out [5] $end
$var wire 1 1 pc_out [4] $end
$var wire 1 2 pc_out [3] $end
$var wire 1 3 pc_out [2] $end
$var wire 1 4 pc_out [1] $end
$var wire 1 5 pc_out [0] $end
$var wire 1 6 instr_out [15] $end
$var wire 1 7 instr_out [14] $end
$var wire 1 8 instr_out [13] $end
$var wire 1 9 instr_out [12] $end
$var wire 1 : instr_out [11] $end
$var wire 1 ; instr_out [10] $end
$var wire 1 < instr_out [9] $end
$var wire 1 = instr_out [8] $end
$var wire 1 > instr_out [7] $end
$var wire 1 ? instr_out [6] $end
$var wire 1 @ instr_out [5] $end
$var wire 1 A instr_out [4] $end
$var wire 1 B instr_out [3] $end
$var wire 1 C instr_out [2] $end
$var wire 1 D instr_out [1] $end
$var wire 1 E instr_out [0] $end
$var wire 1 F reg_debug [15] $end
$var wire 1 G reg_debug [14] $end
$var wire 1 H reg_debug [13] $end
$var wire 1 I reg_debug [12] $end
$var wire 1 J reg_debug [11] $end
$var wire 1 K reg_debug [10] $end
$var wire 1 L reg_debug [9] $end
$var wire 1 M reg_debug [8] $end
$var wire 1 N reg_debug [7] $end
$var wire 1 O reg_debug [6] $end
$var wire 1 P reg_debug [5] $end
$var wire 1 Q reg_debug [4] $end
$var wire 1 R reg_debug [3] $end
$var wire 1 S reg_debug [2] $end
$var wire 1 T reg_debug [1] $end
$var wire 1 U reg_debug [0] $end
$var wire 1 V zero_flag $end
$var integer 32 W i $end
$scope module dut $end
$var wire 1 X clk $end
$var wire 1 Y rst $end
$var wire 1 Z mode_run $end
$var wire 1 [ step $end
$var wire 1 \ reg_select [2] $end
$var wire 1 ] reg_select [1] $end
$var wire 1 ^ reg_select [0] $end
$var wire 1 & pc_out [15] $end
$var wire 1 ' pc_out [14] $end
$var wire 1 ( pc_out [13] $end
$var wire 1 ) pc_out [12] $end
$var wire 1 * pc_out [11] $end
$var wire 1 + pc_out [10] $end
$var wire 1 , pc_out [9] $end
$var wire 1 - pc_out [8] $end
$var wire 1 . pc_out [7] $end
$var wire 1 / pc_out [6] $end
$var wire 1 0 pc_out [5] $end
$var wire 1 1 pc_out [4] $end
$var wire 1 2 pc_out [3] $end
$var wire 1 3 pc_out [2] $end
$var wire 1 4 pc_out [1] $end
$var wire 1 5 pc_out [0] $end
$var wire 1 6 instr_out [15] $end
$var wire 1 7 instr_out [14] $end
$var wire 1 8 instr_out [13] $end
$var wire 1 9 instr_out [12] $end
$var wire 1 : instr_out [11] $end
$var wire 1 ; instr_out [10] $end
$var wire 1 < instr_out [9] $end
$var wire 1 = instr_out [8] $end
$var wire 1 > instr_out [7] $end
$var wire 1 ? instr_out [6] $end
$var wire 1 @ instr_out [5] $end
$var wire 1 A instr_out [4] $end
$var wire 1 B instr_out [3] $end
$var wire 1 C instr_out [2] $end
$var wire 1 D instr_out [1] $end
$var wire 1 E instr_out [0] $end
$var wire 1 F reg_debug [15] $end
$var wire 1 G reg_debug [14] $end
$var wire 1 H reg_debug [13] $end
$var wire 1 I reg_debug [12] $end
$var wire 1 J reg_debug [11] $end
$var wire 1 K reg_debug [10] $end
$var wire 1 L reg_debug [9] $end
$var wire 1 M reg_debug [8] $end
$var wire 1 N reg_debug [7] $end
$var wire 1 O reg_debug [6] $end
$var wire 1 P reg_debug [5] $end
$var wire 1 Q reg_debug [4] $end
$var wire 1 R reg_debug [3] $end
$var wire 1 S reg_debug [2] $end
$var wire 1 T reg_debug [1] $end
$var wire 1 U reg_debug [0] $end
$var wire 1 _ clk_slow $end
$var wire 1 ` cpu_clk $end
$var wire 1 a instr [15] $end
$var wire 1 b instr [14] $end
$var wire 1 c instr [13] $end
$var wire 1 d instr [12] $end
$var wire 1 e instr [11] $end
$var wire 1 f instr [10] $end
$var wire 1 g instr [9] $end
$var wire 1 h instr [8] $end
$var wire 1 i instr [7] $end
$var wire 1 j instr [6] $end
$var wire 1 k instr [5] $end
$var wire 1 l instr [4] $end
$var wire 1 m instr [3] $end
$var wire 1 n instr [2] $end
$var wire 1 o instr [1] $end
$var wire 1 p instr [0] $end
$var wire 1 q mem_out [15] $end
$var wire 1 r mem_out [14] $end
$var wire 1 s mem_out [13] $end
$var wire 1 t mem_out [12] $end
$var wire 1 u mem_out [11] $end
$var wire 1 v mem_out [10] $end
$var wire 1 w mem_out [9] $end
$var wire 1 x mem_out [8] $end
$var wire 1 y mem_out [7] $end
$var wire 1 z mem_out [6] $end
$var wire 1 { mem_out [5] $end
$var wire 1 | mem_out [4] $end
$var wire 1 } mem_out [3] $end
$var wire 1 ~ mem_out [2] $end
$var wire 1 !! mem_out [1] $end
$var wire 1 "! mem_out [0] $end
$var wire 1 #! alu_result [15] $end
$var wire 1 $! alu_result [14] $end
$var wire 1 %! alu_result [13] $end
$var wire 1 &! alu_result [12] $end
$var wire 1 '! alu_result [11] $end
$var wire 1 (! alu_result [10] $end
$var wire 1 )! alu_result [9] $end
$var wire 1 *! alu_result [8] $end
$var wire 1 +! alu_result [7] $end
$var wire 1 ,! alu_result [6] $end
$var wire 1 -! alu_result [5] $end
$var wire 1 .! alu_result [4] $end
$var wire 1 /! alu_result [3] $end
$var wire 1 0! alu_result [2] $end
$var wire 1 1! alu_result [1] $end
$var wire 1 2! alu_result [0] $end
$var wire 1 3! write_data [15] $end
$var wire 1 4! write_data [14] $end
$var wire 1 5! write_data [13] $end
$var wire 1 6! write_data [12] $end
$var wire 1 7! write_data [11] $end
$var wire 1 8! write_data [10] $end
$var wire 1 9! write_data [9] $end
$var wire 1 :! write_data [8] $end
$var wire 1 ;! write_data [7] $end
$var wire 1 <! write_data [6] $end
$var wire 1 =! write_data [5] $end
$var wire 1 >! write_data [4] $end
$var wire 1 ?! write_data [3] $end
$var wire 1 @! write_data [2] $end
$var wire 1 A! write_data [1] $end
$var wire 1 B! write_data [0] $end
$var wire 1 C! alu_src_b [15] $end
$var wire 1 D! alu_src_b [14] $end
$var wire 1 E! alu_src_b [13] $end
$var wire 1 F! alu_src_b [12] $end
$var wire 1 G! alu_src_b [11] $end
$var wire 1 H! alu_src_b [10] $end
$var wire 1 I! alu_src_b [9] $end
$var wire 1 J! alu_src_b [8] $end
$var wire 1 K! alu_src_b [7] $end
$var wire 1 L! alu_src_b [6] $end
$var wire 1 M! alu_src_b [5] $end
$var wire 1 N! alu_src_b [4] $end
$var wire 1 O! alu_src_b [3] $end
$var wire 1 P! alu_src_b [2] $end
$var wire 1 Q! alu_src_b [1] $end
$var wire 1 R! alu_src_b [0] $end
$var wire 1 S! rs [2] $end
$var wire 1 T! rs [1] $end
$var wire 1 U! rs [0] $end
$var wire 1 V! rt [2] $end
$var wire 1 W! rt [1] $end
$var wire 1 X! rt [0] $end
$var wire 1 Y! rd [2] $end
$var wire 1 Z! rd [1] $end
$var wire 1 [! rd [0] $end
$var wire 1 \! opcode [3] $end
$var wire 1 ]! opcode [2] $end
$var wire 1 ^! opcode [1] $end
$var wire 1 _! opcode [0] $end
$var wire 1 `! immediate [15] $end
$var wire 1 a! immediate [14] $end
$var wire 1 b! immediate [13] $end
$var wire 1 c! immediate [12] $end
$var wire 1 d! immediate [11] $end
$var wire 1 e! immediate [10] $end
$var wire 1 f! immediate [9] $end
$var wire 1 g! immediate [8] $end
$var wire 1 h! immediate [7] $end
$var wire 1 i! immediate [6] $end
$var wire 1 j! immediate [5] $end
$var wire 1 k! immediate [4] $end
$var wire 1 l! immediate [3] $end
$var wire 1 m! immediate [2] $end
$var wire 1 n! immediate [1] $end
$var wire 1 o! immediate [0] $end
$var wire 1 p! pc_jump_addr [15] $end
$var wire 1 q! pc_jump_addr [14] $end
$var wire 1 r! pc_jump_addr [13] $end
$var wire 1 s! pc_jump_addr [12] $end
$var wire 1 t! pc_jump_addr [11] $end
$var wire 1 u! pc_jump_addr [10] $end
$var wire 1 v! pc_jump_addr [9] $end
$var wire 1 w! pc_jump_addr [8] $end
$var wire 1 x! pc_jump_addr [7] $end
$var wire 1 y! pc_jump_addr [6] $end
$var wire 1 z! pc_jump_addr [5] $end
$var wire 1 {! pc_jump_addr [4] $end
$var wire 1 |! pc_jump_addr [3] $end
$var wire 1 }! pc_jump_addr [2] $end
$var wire 1 ~! pc_jump_addr [1] $end
$var wire 1 !" pc_jump_addr [0] $end
$var wire 1 "" pc_enable $end
$var wire 1 #" pc_load $end
$var wire 1 $" ir_load $end
$var wire 1 %" rf_we $end
$var wire 1 &" mem_read $end
$var wire 1 '" mem_write $end
$var wire 1 (" sel_alu_src $end
$var wire 1 )" alu_op [3] $end
$var wire 1 *" alu_op [2] $end
$var wire 1 +" alu_op [1] $end
$var wire 1 ," alu_op [0] $end
$var wire 1 -" zero $end
$var wire 1 ." fsm_state [2] $end
$var wire 1 /" fsm_state [1] $end
$var wire 1 0" fsm_state [0] $end
$var wire 1 1" op1 [15] $end
$var wire 1 2" op1 [14] $end
$var wire 1 3" op1 [13] $end
$var wire 1 4" op1 [12] $end
$var wire 1 5" op1 [11] $end
$var wire 1 6" op1 [10] $end
$var wire 1 7" op1 [9] $end
$var wire 1 8" op1 [8] $end
$var wire 1 9" op1 [7] $end
$var wire 1 :" op1 [6] $end
$var wire 1 ;" op1 [5] $end
$var wire 1 <" op1 [4] $end
$var wire 1 =" op1 [3] $end
$var wire 1 >" op1 [2] $end
$var wire 1 ?" op1 [1] $end
$var wire 1 @" op1 [0] $end
$var wire 1 A" op2 [15] $end
$var wire 1 B" op2 [14] $end
$var wire 1 C" op2 [13] $end
$var wire 1 D" op2 [12] $end
$var wire 1 E" op2 [11] $end
$var wire 1 F" op2 [10] $end
$var wire 1 G" op2 [9] $end
$var wire 1 H" op2 [8] $end
$var wire 1 I" op2 [7] $end
$var wire 1 J" op2 [6] $end
$var wire 1 K" op2 [5] $end
$var wire 1 L" op2 [4] $end
$var wire 1 M" op2 [3] $end
$var wire 1 N" op2 [2] $end
$var wire 1 O" op2 [1] $end
$var wire 1 P" op2 [0] $end
$scope module clkdiv $end
$var parameter 32 Q" DIV $end
$var wire 1 X clk_in $end
$var wire 1 Y rst $end
$var reg 1 R" clk_out $end
$var reg 32 S" counter [31:0] $end
$upscope $end
$scope module clk_mux $end
$var parameter 32 T" WIDTH $end
$var wire 1 Z sel $end
$var wire 1 [ in0 [0] $end
$var wire 1 _ in1 [0] $end
$var wire 1 ` out [0] $end
$upscope $end
$scope module PC $end
$var wire 1 ` clk $end
$var wire 1 Y rst $end
$var wire 1 #" load $end
$var wire 1 "" inc $end
$var wire 1 p! pc_in [15] $end
$var wire 1 q! pc_in [14] $end
$var wire 1 r! pc_in [13] $end
$var wire 1 s! pc_in [12] $end
$var wire 1 t! pc_in [11] $end
$var wire 1 u! pc_in [10] $end
$var wire 1 v! pc_in [9] $end
$var wire 1 w! pc_in [8] $end
$var wire 1 x! pc_in [7] $end
$var wire 1 y! pc_in [6] $end
$var wire 1 z! pc_in [5] $end
$var wire 1 {! pc_in [4] $end
$var wire 1 |! pc_in [3] $end
$var wire 1 }! pc_in [2] $end
$var wire 1 ~! pc_in [1] $end
$var wire 1 !" pc_in [0] $end
$var reg 16 U" pc_out [15:0] $end
$upscope $end
$scope module RAM $end
$var wire 1 ` clk $end
$var wire 1 '" we $end
$var wire 1 0 addr [5] $end
$var wire 1 1 addr [4] $end
$var wire 1 2 addr [3] $end
$var wire 1 3 addr [2] $end
$var wire 1 4 addr [1] $end
$var wire 1 5 addr [0] $end
$var wire 1 A" din [15] $end
$var wire 1 B" din [14] $end
$var wire 1 C" din [13] $end
$var wire 1 D" din [12] $end
$var wire 1 E" din [11] $end
$var wire 1 F" din [10] $end
$var wire 1 G" din [9] $end
$var wire 1 H" din [8] $end
$var wire 1 I" din [7] $end
$var wire 1 J" din [6] $end
$var wire 1 K" din [5] $end
$var wire 1 L" din [4] $end
$var wire 1 M" din [3] $end
$var wire 1 N" din [2] $end
$var wire 1 O" din [1] $end
$var wire 1 P" din [0] $end
$var reg 16 V" dout [15:0] $end
$upscope $end
$scope module IR $end
$var wire 1 ` clk $end
$var wire 1 Y rst $end
$var wire 1 $" load $end
$var wire 1 q instr_in [15] $end
$var wire 1 r instr_in [14] $end
$var wire 1 s instr_in [13] $end
$var wire 1 t instr_in [12] $end
$var wire 1 u instr_in [11] $end
$var wire 1 v instr_in [10] $end
$var wire 1 w instr_in [9] $end
$var wire 1 x instr_in [8] $end
$var wire 1 y instr_in [7] $end
$var wire 1 z instr_in [6] $end
$var wire 1 { instr_in [5] $end
$var wire 1 | instr_in [4] $end
$var wire 1 } instr_in [3] $end
$var wire 1 ~ instr_in [2] $end
$var wire 1 !! instr_in [1] $end
$var wire 1 "! instr_in [0] $end
$var reg 16 W" instr_out [15:0] $end
$upscope $end
$scope module RF $end
$var wire 1 ` clk $end
$var wire 1 %" we $end
$var wire 1 S! raddr1 [2] $end
$var wire 1 T! raddr1 [1] $end
$var wire 1 U! raddr1 [0] $end
$var wire 1 V! raddr2 [2] $end
$var wire 1 W! raddr2 [1] $end
$var wire 1 X! raddr2 [0] $end
$var wire 1 Y! waddr [2] $end
$var wire 1 Z! waddr [1] $end
$var wire 1 [! waddr [0] $end
$var wire 1 3! wdata [15] $end
$var wire 1 4! wdata [14] $end
$var wire 1 5! wdata [13] $end
$var wire 1 6! wdata [12] $end
$var wire 1 7! wdata [11] $end
$var wire 1 8! wdata [10] $end
$var wire 1 9! wdata [9] $end
$var wire 1 :! wdata [8] $end
$var wire 1 ;! wdata [7] $end
$var wire 1 <! wdata [6] $end
$var wire 1 =! wdata [5] $end
$var wire 1 >! wdata [4] $end
$var wire 1 ?! wdata [3] $end
$var wire 1 @! wdata [2] $end
$var wire 1 A! wdata [1] $end
$var wire 1 B! wdata [0] $end
$var wire 1 \ reg_select [2] $end
$var wire 1 ] reg_select [1] $end
$var wire 1 ^ reg_select [0] $end
$var wire 1 1" rdata1 [15] $end
$var wire 1 2" rdata1 [14] $end
$var wire 1 3" rdata1 [13] $end
$var wire 1 4" rdata1 [12] $end
$var wire 1 5" rdata1 [11] $end
$var wire 1 6" rdata1 [10] $end
$var wire 1 7" rdata1 [9] $end
$var wire 1 8" rdata1 [8] $end
$var wire 1 9" rdata1 [7] $end
$var wire 1 :" rdata1 [6] $end
$var wire 1 ;" rdata1 [5] $end
$var wire 1 <" rdata1 [4] $end
$var wire 1 =" rdata1 [3] $end
$var wire 1 >" rdata1 [2] $end
$var wire 1 ?" rdata1 [1] $end
$var wire 1 @" rdata1 [0] $end
$var wire 1 A" rdata2 [15] $end
$var wire 1 B" rdata2 [14] $end
$var wire 1 C" rdata2 [13] $end
$var wire 1 D" rdata2 [12] $end
$var wire 1 E" rdata2 [11] $end
$var wire 1 F" rdata2 [10] $end
$var wire 1 G" rdata2 [9] $end
$var wire 1 H" rdata2 [8] $end
$var wire 1 I" rdata2 [7] $end
$var wire 1 J" rdata2 [6] $end
$var wire 1 K" rdata2 [5] $end
$var wire 1 L" rdata2 [4] $end
$var wire 1 M" rdata2 [3] $end
$var wire 1 N" rdata2 [2] $end
$var wire 1 O" rdata2 [1] $end
$var wire 1 P" rdata2 [0] $end
$var wire 1 F reg_data_selected [15] $end
$var wire 1 G reg_data_selected [14] $end
$var wire 1 H reg_data_selected [13] $end
$var wire 1 I reg_data_selected [12] $end
$var wire 1 J reg_data_selected [11] $end
$var wire 1 K reg_data_selected [10] $end
$var wire 1 L reg_data_selected [9] $end
$var wire 1 M reg_data_selected [8] $end
$var wire 1 N reg_data_selected [7] $end
$var wire 1 O reg_data_selected [6] $end
$var wire 1 P reg_data_selected [5] $end
$var wire 1 Q reg_data_selected [4] $end
$var wire 1 R reg_data_selected [3] $end
$var wire 1 S reg_data_selected [2] $end
$var wire 1 T reg_data_selected [1] $end
$var wire 1 U reg_data_selected [0] $end
$upscope $end
$scope module alu_src_mux $end
$var parameter 32 X" WIDTH $end
$var wire 1 (" sel $end
$var wire 1 A" in0 [15] $end
$var wire 1 B" in0 [14] $end
$var wire 1 C" in0 [13] $end
$var wire 1 D" in0 [12] $end
$var wire 1 E" in0 [11] $end
$var wire 1 F" in0 [10] $end
$var wire 1 G" in0 [9] $end
$var wire 1 H" in0 [8] $end
$var wire 1 I" in0 [7] $end
$var wire 1 J" in0 [6] $end
$var wire 1 K" in0 [5] $end
$var wire 1 L" in0 [4] $end
$var wire 1 M" in0 [3] $end
$var wire 1 N" in0 [2] $end
$var wire 1 O" in0 [1] $end
$var wire 1 P" in0 [0] $end
$var wire 1 `! in1 [15] $end
$var wire 1 a! in1 [14] $end
$var wire 1 b! in1 [13] $end
$var wire 1 c! in1 [12] $end
$var wire 1 d! in1 [11] $end
$var wire 1 e! in1 [10] $end
$var wire 1 f! in1 [9] $end
$var wire 1 g! in1 [8] $end
$var wire 1 h! in1 [7] $end
$var wire 1 i! in1 [6] $end
$var wire 1 j! in1 [5] $end
$var wire 1 k! in1 [4] $end
$var wire 1 l! in1 [3] $end
$var wire 1 m! in1 [2] $end
$var wire 1 n! in1 [1] $end
$var wire 1 o! in1 [0] $end
$var wire 1 C! out [15] $end
$var wire 1 D! out [14] $end
$var wire 1 E! out [13] $end
$var wire 1 F! out [12] $end
$var wire 1 G! out [11] $end
$var wire 1 H! out [10] $end
$var wire 1 I! out [9] $end
$var wire 1 J! out [8] $end
$var wire 1 K! out [7] $end
$var wire 1 L! out [6] $end
$var wire 1 M! out [5] $end
$var wire 1 N! out [4] $end
$var wire 1 O! out [3] $end
$var wire 1 P! out [2] $end
$var wire 1 Q! out [1] $end
$var wire 1 R! out [0] $end
$upscope $end
$scope module ALU $end
$var parameter 4 Y" ADD $end
$var parameter 4 Z" SUB $end
$var parameter 4 [" AND_ $end
$var parameter 4 \" OR_ $end
$var parameter 4 ]" XOR_ $end
$var parameter 4 ^" MUL $end
$var parameter 4 _" SLL $end
$var parameter 4 `" SRL $end
$var parameter 4 a" SRA $end
$var wire 1 1" op1 [15] $end
$var wire 1 2" op1 [14] $end
$var wire 1 3" op1 [13] $end
$var wire 1 4" op1 [12] $end
$var wire 1 5" op1 [11] $end
$var wire 1 6" op1 [10] $end
$var wire 1 7" op1 [9] $end
$var wire 1 8" op1 [8] $end
$var wire 1 9" op1 [7] $end
$var wire 1 :" op1 [6] $end
$var wire 1 ;" op1 [5] $end
$var wire 1 <" op1 [4] $end
$var wire 1 =" op1 [3] $end
$var wire 1 >" op1 [2] $end
$var wire 1 ?" op1 [1] $end
$var wire 1 @" op1 [0] $end
$var wire 1 C! op2 [15] $end
$var wire 1 D! op2 [14] $end
$var wire 1 E! op2 [13] $end
$var wire 1 F! op2 [12] $end
$var wire 1 G! op2 [11] $end
$var wire 1 H! op2 [10] $end
$var wire 1 I! op2 [9] $end
$var wire 1 J! op2 [8] $end
$var wire 1 K! op2 [7] $end
$var wire 1 L! op2 [6] $end
$var wire 1 M! op2 [5] $end
$var wire 1 N! op2 [4] $end
$var wire 1 O! op2 [3] $end
$var wire 1 P! op2 [2] $end
$var wire 1 Q! op2 [1] $end
$var wire 1 R! op2 [0] $end
$var wire 1 )" alu_op [3] $end
$var wire 1 *" alu_op [2] $end
$var wire 1 +" alu_op [1] $end
$var wire 1 ," alu_op [0] $end
$var reg 16 b" result [15:0] $end
$var wire 1 -" zero $end
$upscope $end
$scope module wb_mux $end
$var parameter 32 c" WIDTH $end
$var wire 1 d" sel $end
$var wire 1 #! in0 [15] $end
$var wire 1 $! in0 [14] $end
$var wire 1 %! in0 [13] $end
$var wire 1 &! in0 [12] $end
$var wire 1 '! in0 [11] $end
$var wire 1 (! in0 [10] $end
$var wire 1 )! in0 [9] $end
$var wire 1 *! in0 [8] $end
$var wire 1 +! in0 [7] $end
$var wire 1 ,! in0 [6] $end
$var wire 1 -! in0 [5] $end
$var wire 1 .! in0 [4] $end
$var wire 1 /! in0 [3] $end
$var wire 1 0! in0 [2] $end
$var wire 1 1! in0 [1] $end
$var wire 1 2! in0 [0] $end
$var wire 1 q in1 [15] $end
$var wire 1 r in1 [14] $end
$var wire 1 s in1 [13] $end
$var wire 1 t in1 [12] $end
$var wire 1 u in1 [11] $end
$var wire 1 v in1 [10] $end
$var wire 1 w in1 [9] $end
$var wire 1 x in1 [8] $end
$var wire 1 y in1 [7] $end
$var wire 1 z in1 [6] $end
$var wire 1 { in1 [5] $end
$var wire 1 | in1 [4] $end
$var wire 1 } in1 [3] $end
$var wire 1 ~ in1 [2] $end
$var wire 1 !! in1 [1] $end
$var wire 1 "! in1 [0] $end
$var wire 1 3! out [15] $end
$var wire 1 4! out [14] $end
$var wire 1 5! out [13] $end
$var wire 1 6! out [12] $end
$var wire 1 7! out [11] $end
$var wire 1 8! out [10] $end
$var wire 1 9! out [9] $end
$var wire 1 :! out [8] $end
$var wire 1 ;! out [7] $end
$var wire 1 <! out [6] $end
$var wire 1 =! out [5] $end
$var wire 1 >! out [4] $end
$var wire 1 ?! out [3] $end
$var wire 1 @! out [2] $end
$var wire 1 A! out [1] $end
$var wire 1 B! out [0] $end
$upscope $end
$scope module CU $end
$var parameter 3 e" FETCH $end
$var parameter 3 f" DECODE $end
$var parameter 3 g" EXECUTE $end
$var parameter 3 h" MEM $end
$var parameter 3 i" WB $end
$var parameter 4 j" OP_ADD $end
$var parameter 4 k" OP_LOAD $end
$var parameter 4 l" OP_STORE $end
$var wire 1 ` clk $end
$var wire 1 Y rst $end
$var wire 1 \! opcode [3] $end
$var wire 1 ]! opcode [2] $end
$var wire 1 ^! opcode [1] $end
$var wire 1 _! opcode [0] $end
$var reg 3 m" state [2:0] $end
$var reg 1 n" pc_enable $end
$var reg 1 o" pc_load $end
$var reg 1 p" ir_load $end
$var reg 1 q" rf_we $end
$var reg 1 r" mem_read $end
$var reg 1 s" mem_write $end
$var reg 4 t" alu_op [3:0] $end
$var reg 1 u" sel_alu_src $end
$var reg 3 v" current_state [2:0] $end
$var reg 3 w" next_state [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
b0 %
0R"
b0 S"
b0 U"
bx V"
b0 W"
b0 b"
b0 m"
1n"
0o"
1p"
0q"
1r"
0s"
b0 t"
0u"
b0 v"
b1 w"
b1011111010111100001000000 Q"
b1 T"
b10000 X"
b0 Y"
b1 Z"
b10 ["
b11 \"
b100 ]"
b101 ^"
b110 _"
b111 `"
b1000 a"
b10000 c"
b0 e"
b1 f"
b10 g"
b11 h"
b100 i"
b0 j"
b1100 k"
b1101 l"
bx W
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
zV
0_
0`
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0U!
0T!
0S!
0X!
0W!
0V!
0[!
0Z!
0Y!
0_!
0^!
0]!
0\!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
1""
0#"
1$"
0%"
1&"
0'"
0("
0,"
0+"
0*"
0)"
1-"
00"
0/"
0."
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0^
0]
0\
0[
0Z
1Y
0X
0d"
$end
#5000
1!
1X
#10000
0!
0X
#15000
1!
1X
#20000
0!
0X
#25000
1!
1X
#30000
0!
0X
#35000
1!
1X
#40000
0!
0X
#45000
1!
1X
#50000
0"
b0 W
1$
0!
1[
0Y
0X
1`
b1 U"
b1001000000101 V"
bx W"
b1 v"
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
1"!
0!!
1~
0}
0|
0{
0z
0y
0x
1w
0v
0u
1t
0s
0r
0q
15
x[!
xZ!
xY!
xU!
xT!
xS!
xX!
xW!
xV!
xo!
xn!
xm!
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x_!
x^!
x]!
x\!
xd"
xB!
x@!
x9!
x6!
bx b"
0n"
0p"
0r"
b1 m"
b10 w"
x-"
0""
0$"
0&"
10"
x2!
x1!
x0!
x/!
x.!
x-!
x,!
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
xA!
x?!
x>!
x=!
x<!
x;!
x:!
x8!
x7!
x5!
x4!
x3!
#55000
1!
1X
b1 S"
#60000
0$
0!
0[
0X
0`
#65000
1!
1X
b10 S"
#70000
0!
0X
#75000
1!
1X
b11 S"
#80000
0!
0X
#85000
1!
1X
b100 S"
#90000
0!
0X
#95000
1!
1X
b101 S"
#100000
b1 W
b1 %
1$
0!
1^
1[
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
0X
1`
b1010000000111 V"
b10 v"
1!!
0w
1v
b10 m"
bx w"
00"
1/"
#105000
1!
1X
b110 S"
#110000
0$
0!
0[
0X
0`
#115000
1!
1X
b111 S"
#120000
0!
0X
#125000
1!
1X
b1000 S"
#130000
0!
0X
#135000
1!
1X
b1001 S"
#140000
0!
0X
#145000
1!
1X
b1010 S"
#150000
b10 W
b10 %
1$
0!
0^
1]
1[
0X
1`
bx v"
bx m"
b0 w"
x0"
x/"
x."
#155000
1!
1X
b1011 S"
#160000
0$
0!
0[
0X
0`
#165000
1!
1X
b1100 S"
#170000
0!
0X
#175000
1!
1X
b1101 S"
#180000
0!
0X
#185000
1!
1X
b1110 S"
#190000
0!
0X
#195000
1!
1X
b1111 S"
#200000
b11 W
b11 %
1$
0!
1^
1[
0X
1`
b0 v"
b0 m"
1r"
1p"
1n"
b1 w"
00"
0/"
0."
1&"
1$"
1""
#205000
1!
1X
b10000 S"
#210000
0$
0!
0[
0X
0`
#215000
1!
1X
b10001 S"
#220000
0!
0X
#225000
1!
1X
b10010 S"
#230000
0!
0X
#235000
1!
1X
b10011 S"
#240000
0!
0X
#245000
1!
1X
b10100 S"
#250000
b100 W
b100 %
1$
0!
0^
0]
1\
1[
0X
1`
b10 U"
b1010000000111 W"
b1 v"
1p
1o
1n
0m
0l
0k
0j
0i
0h
0g
1f
0e
1d
0c
0b
0a
05
14
0[!
1Z!
0Y!
0U!
0T!
0S!
0X!
0W!
0V!
1o!
1n!
1m!
1!"
1~!
1}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
1u!
0t!
1E
1D
1C
0B
0A
0@
0?
0>
0=
0<
1;
0:
19
08
07
06
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
1_!
0^!
0]!
0\!
0d"
b0 b"
0n"
0p"
0r"
b1 m"
b10 w"
1-"
0""
0$"
0&"
10"
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
#255000
1!
1X
b10101 S"
#260000
0$
0!
0[
0X
0`
#265000
1!
1X
b10110 S"
#270000
0!
0X
#275000
1!
1X
b10111 S"
#280000
0!
0X
#285000
1!
1X
b11000 S"
#290000
0!
0X
#295000
1!
1X
b11001 S"
#300000
b101 W
b101 %
1$
0!
1^
1[
0X
1`
b11001000000 V"
b10 v"
0"!
0!!
0~
1z
1w
0t
b10 m"
b100 w"
00"
1/"
#305000
1!
1X
b11010 S"
#310000
0$
0!
0[
0X
0`
#315000
1!
1X
b11011 S"
#320000
0!
0X
#325000
1!
1X
b11100 S"
#330000
0!
0X
#335000
1!
1X
b11101 S"
#340000
0!
0X
#345000
1!
1X
b11110 S"
#350000
b110 W
b110 %
1$
0!
0^
1]
1[
0X
1`
b100 v"
b100 m"
b0 w"
0/"
1."
#355000
1!
1X
b11111 S"
#360000
0$
0!
0[
0X
0`
#365000
1!
1X
b100000 S"
#370000
0!
0X
#375000
1!
1X
b100001 S"
#380000
0!
0X
#385000
1!
1X
b100010 S"
#390000
0!
0X
#395000
1!
1X
b100011 S"
#400000
b111 W
b111 %
1$
0!
1^
1[
0X
1`
b0 v"
b0 m"
1r"
1p"
1n"
b1 w"
0."
1&"
1$"
1""
#405000
1!
1X
b100100 S"
#410000
0$
0!
0[
0X
0`
#415000
1!
1X
b100101 S"
#420000
0!
0X
#425000
1!
1X
b100110 S"
#430000
0!
0X
#435000
1!
1X
b100111 S"
#440000
0!
0X
#445000
1!
1X
b101000 S"
#450000
b1000 W
b0 %
1$
0!
0^
0]
0\
1[
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0X
1`
b11 U"
b11001000000 W"
b1 v"
0p
0o
0n
1j
1g
0d
15
1[!
1U!
0o!
0n!
0m!
0!"
0~!
0}!
1y!
1v!
0E
0D
0C
1?
1<
09
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
0_!
bx b"
0n"
0p"
0r"
b1 m"
b10 w"
x-"
0""
0$"
0&"
10"
x2!
x1!
x0!
x/!
x.!
x-!
x,!
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
#455000
1!
1X
b101001 S"
#460000
0$
0!
0[
0X
0`
#465000
1!
1X
b101010 S"
#470000
0!
0X
#475000
1!
1X
b101011 S"
#480000
0!
0X
#485000
1!
1X
b101100 S"
#490000
0!
0X
#495000
1!
1X
b101101 S"
#500000
b1001 W
b1 %
1$
0!
1^
1[
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
0X
1`
b1101011000010100 V"
b10 v"
1~
1|
0z
1t
1r
1q
b10 m"
b100 w"
00"
1/"
#505000
1!
1X
b101110 S"
#510000
0$
0!
0[
0X
0`
#515000
1!
1X
b101111 S"
#520000
0!
0X
#525000
1!
1X
b110000 S"
#530000
0!
0X
#535000
1!
1X
b110001 S"
#540000
0!
0X
#545000
1!
1X
b110010 S"
#550000
b1010 W
b10 %
1$
0!
0^
1]
1[
0X
1`
b100 v"
b100 m"
1q"
b0 w"
0/"
1."
1%"
#555000
1!
1X
b110011 S"
#560000
0$
0!
0[
0X
0`
#565000
1!
1X
b110100 S"
#570000
0!
0X
#575000
1!
1X
b110101 S"
#580000
0!
0X
#585000
1!
1X
b110110 S"
#590000
0!
0X
#595000
1!
1X
b110111 S"
#600000
b1011 W
b11 %
1$
0!
1^
1[
0X
1`
b0 v"
0q"
b0 m"
1r"
1p"
1n"
b1 w"
0%"
0."
1&"
1$"
1""
#605000
1!
1X
b111000 S"
#610000
0$
0!
0[
0X
0`
#615000
1!
1X
b111001 S"
#620000
0!
0X
#625000
1!
1X
b111010 S"
#630000
0!
0X
#635000
1!
1X
b111011 S"
#640000
0!
0X
#645000
1!
1X
b111100 S"
#650000
b1100 W
b100 %
1$
0!
0^
0]
1\
1[
0X
1`
b100 U"
b1101011000010100 W"
b1 v"
1n
1l
0j
1d
1b
1a
05
04
13
0U!
1W!
1m!
1}!
1{!
0y!
1C
1A
0?
19
17
16
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
1_!
1]!
1\!
0n"
0p"
0r"
b1 m"
b10 w"
0""
0$"
0&"
10"
#655000
1!
1X
b111101 S"
#660000
0$
0!
0[
0X
0`
#665000
1!
1X
b111110 S"
#670000
0!
0X
#675000
1!
1X
b111111 S"
#680000
0!
0X
#685000
1!
1X
b1000000 S"
#690000
0!
0X
#695000
1!
1X
b1000001 S"
#700000
b1101 W
b101 %
1$
0!
1^
1[
0X
1`
b0 V"
b10 v"
0~
0|
0w
0v
0t
0r
0q
b10 m"
b11 w"
00"
1/"
#705000
1!
1X
b1000010 S"
#710000
0$
0!
0[
0X
0`
#715000
1!
1X
b1000011 S"
#720000
0!
0X
#725000
1!
1X
b1000100 S"
#730000
0!
0X
#735000
1!
1X
b1000101 S"
#740000
0!
0X
#745000
1!
1X
b1000110 S"
#750000
b1110 W
b110 %
1$
0!
0^
1]
1[
0X
1`
b11 v"
b11 m"
1s"
b100 w"
10"
1'"
#755000
1!
1X
b1000111 S"
#760000
0$
0!
0[
0X
0`
#765000
1!
1X
b1001000 S"
#770000
0!
0X
#775000
1!
1X
b1001001 S"
#780000
0!
0X
#785000
1!
1X
b1001010 S"
#790000
0!
0X
#795000
1!
1X
b1001011 S"
#800000
b1111 W
b111 %
1$
0!
1^
1[
0X
1`
b100 v"
0s"
b100 m"
b0 w"
0'"
00"
0/"
1."
#805000
1!
1X
b1001100 S"
#810000
0$
0!
0[
0X
0`
#815000
1!
1X
b1001101 S"
#820000
0!
0X
#825000
1!
1X
b1001110 S"
#830000
0!
0X
#835000
1!
1X
b1001111 S"
#840000
0!
0X
#845000
1!
1X
b1010000 S"
#850000
b10000 W
b0 %
1$
0!
0^
0]
0\
1[
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0X
1`
bx V"
b0 v"
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
b0 m"
1r"
1p"
1n"
b1 w"
0."
1&"
1$"
1""
#855000
1!
1X
b1010001 S"
#860000
0$
0!
0[
0X
0`
#865000
1!
1X
b1010010 S"
#870000
0!
0X
#875000
1!
1X
b1010011 S"
#880000
0!
0X
#885000
1!
1X
b1010100 S"
#890000
0!
0X
#895000
1!
1X
b1010101 S"
#900000
b10001 W
b1 %
1$
0!
1^
1[
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
0X
1`
b101 U"
bx W"
b1 v"
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
15
x[!
xZ!
xY!
xU!
xT!
xS!
xX!
xW!
xV!
xo!
xn!
xm!
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x_!
x^!
x]!
x\!
xd"
0n"
0p"
0r"
b1 m"
b10 w"
0""
0$"
0&"
10"
#905000
1!
1X
b1010110 S"
#910000
0$
0!
0[
0X
0`
#915000
1!
1X
b1010111 S"
#920000
0!
0X
#925000
1!
1X
b1011000 S"
#930000
0!
0X
#935000
1!
1X
b1011001 S"
#940000
0!
0X
#945000
1!
1X
b1011010 S"
#950000
b10010 W
b10 %
1$
0!
0^
1]
1[
0X
1`
b10 v"
b10 m"
bx w"
00"
1/"
#955000
1!
1X
b1011011 S"
#960000
0$
0!
0[
0X
0`
#965000
1!
1X
b1011100 S"
#970000
0!
0X
#975000
1!
1X
b1011101 S"
#980000
0!
0X
#985000
1!
1X
b1011110 S"
#990000
0!
0X
#995000
1!
1X
b1011111 S"
#1000000
b10011 W
b11 %
1$
0!
1^
1[
0X
1`
bx v"
bx m"
b0 w"
x0"
x/"
x."
#1005000
1!
1X
b1100000 S"
#1010000
0$
0!
0[
0X
0`
#1015000
1!
1X
b1100001 S"
#1020000
0!
0X
#1025000
1!
1X
b1100010 S"
#1030000
0!
0X
#1035000
1!
1X
b1100011 S"
#1040000
0!
0X
#1045000
1!
1X
b1100100 S"
#1050000
b10100 W
b100 %
1$
0!
0^
0]
1\
1[
0X
1`
b0 v"
b0 m"
1r"
1p"
1n"
b1 w"
00"
0/"
0."
1&"
1$"
1""
#1055000
1!
1X
b1100101 S"
#1060000
0$
0!
0[
0X
0`
#1065000
1!
1X
b1100110 S"
#1070000
0!
0X
#1075000
1!
1X
b1100111 S"
#1080000
0!
0X
#1085000
1!
1X
b1101000 S"
#1090000
0!
0X
#1095000
1!
1X
b1101001 S"
#1100000
b10101 W
b101 %
1$
0!
1^
1[
0X
1`
b110 U"
b1 v"
05
14
0n"
0p"
0r"
b1 m"
b10 w"
0""
0$"
0&"
10"
#1105000
1!
1X
b1101010 S"
#1110000
0$
0!
0[
0X
0`
#1115000
1!
1X
b1101011 S"
#1120000
0!
0X
#1125000
1!
1X
b1101100 S"
#1130000
0!
0X
#1135000
1!
1X
b1101101 S"
#1140000
0!
0X
#1145000
1!
1X
b1101110 S"
#1150000
b10110 W
b110 %
1$
0!
0^
1]
1[
0X
1`
b10 v"
b10 m"
bx w"
00"
1/"
#1155000
1!
1X
b1101111 S"
#1160000
0$
0!
0[
0X
0`
#1165000
1!
1X
b1110000 S"
#1170000
0!
0X
#1175000
1!
1X
b1110001 S"
#1180000
0!
0X
#1185000
1!
1X
b1110010 S"
#1190000
0!
0X
#1195000
1!
1X
b1110011 S"
#1200000
b10111 W
b111 %
1$
0!
1^
1[
0X
1`
bx v"
bx m"
b0 w"
x0"
x/"
x."
#1205000
1!
1X
b1110100 S"
#1210000
0$
0!
0[
0X
0`
#1215000
1!
1X
b1110101 S"
#1220000
0!
0X
#1225000
1!
1X
b1110110 S"
#1230000
0!
0X
#1235000
1!
1X
b1110111 S"
#1240000
0!
0X
#1245000
1!
1X
b1111000 S"
#1250000
b11000 W
1#
0!
1Z
0X
#1255000
1!
1X
b1111001 S"
#1260000
0!
0X
#1265000
1!
1X
b1111010 S"
#1270000
0!
0X
#1275000
1!
1X
b1111011 S"
#1280000
0!
0X
#1285000
1!
1X
b1111100 S"
#1290000
0!
0X
#1295000
1!
1X
b1111101 S"
#1300000
0!
0X
#1305000
1!
1X
b1111110 S"
#1310000
0!
0X
#1315000
1!
1X
b1111111 S"
#1320000
0!
0X
#1325000
1!
1X
b10000000 S"
#1330000
0!
0X
#1335000
1!
1X
b10000001 S"
#1340000
0!
0X
#1345000
1!
1X
b10000010 S"
#1350000
0!
0X
#1355000
1!
1X
b10000011 S"
#1360000
0!
0X
#1365000
1!
1X
b10000100 S"
#1370000
0!
0X
#1375000
1!
1X
b10000101 S"
#1380000
0!
0X
#1385000
1!
1X
b10000110 S"
#1390000
0!
0X
#1395000
1!
1X
b10000111 S"
#1400000
0!
0X
#1405000
1!
1X
b10001000 S"
#1410000
0!
0X
#1415000
1!
1X
b10001001 S"
#1420000
0!
0X
#1425000
1!
1X
b10001010 S"
#1430000
0!
0X
#1435000
1!
1X
b10001011 S"
#1440000
0!
0X
#1445000
1!
1X
b10001100 S"
#1450000
0!
0X
#1455000
1!
1X
b10001101 S"
#1460000
0!
0X
#1465000
1!
1X
b10001110 S"
#1470000
0!
0X
#1475000
1!
1X
b10001111 S"
#1480000
0!
0X
#1485000
1!
1X
b10010000 S"
#1490000
0!
0X
#1495000
1!
1X
b10010001 S"
#1500000
0!
0X
#1505000
1!
1X
b10010010 S"
#1510000
0!
0X
#1515000
1!
1X
b10010011 S"
#1520000
0!
0X
#1525000
1!
1X
b10010100 S"
#1530000
0!
0X
#1535000
1!
1X
b10010101 S"
#1540000
0!
0X
#1545000
1!
1X
b10010110 S"
#1550000
0!
0X
#1555000
1!
1X
b10010111 S"
#1560000
0!
0X
#1565000
1!
1X
b10011000 S"
#1570000
0!
0X
#1575000
1!
1X
b10011001 S"
#1580000
0!
0X
#1585000
1!
1X
b10011010 S"
#1590000
0!
0X
#1595000
1!
1X
b10011011 S"
#1600000
0!
0X
#1605000
1!
1X
b10011100 S"
#1610000
0!
0X
#1615000
1!
1X
b10011101 S"
#1620000
0!
0X
#1625000
1!
1X
b10011110 S"
#1630000
0!
0X
#1635000
1!
1X
b10011111 S"
#1640000
0!
0X
#1645000
1!
1X
b10100000 S"
#1650000
0!
0X
#1655000
1!
1X
b10100001 S"
#1660000
0!
0X
#1665000
1!
1X
b10100010 S"
#1670000
0!
0X
#1675000
1!
1X
b10100011 S"
#1680000
0!
0X
#1685000
1!
1X
b10100100 S"
#1690000
0!
0X
#1695000
1!
1X
b10100101 S"
#1700000
0!
0X
#1705000
1!
1X
b10100110 S"
#1710000
0!
0X
#1715000
1!
1X
b10100111 S"
#1720000
0!
0X
#1725000
1!
1X
b10101000 S"
#1730000
0!
0X
#1735000
1!
1X
b10101001 S"
#1740000
0!
0X
#1745000
1!
1X
b10101010 S"
#1750000
0!
0X
#1755000
1!
1X
b10101011 S"
#1760000
0!
0X
#1765000
1!
1X
b10101100 S"
#1770000
0!
0X
#1775000
1!
1X
b10101101 S"
#1780000
0!
0X
#1785000
1!
1X
b10101110 S"
#1790000
0!
0X
#1795000
1!
1X
b10101111 S"
#1800000
0!
0X
#1805000
1!
1X
b10110000 S"
#1810000
0!
0X
#1815000
1!
1X
b10110001 S"
#1820000
0!
0X
#1825000
1!
1X
b10110010 S"
#1830000
0!
0X
#1835000
1!
1X
b10110011 S"
#1840000
0!
0X
#1845000
1!
1X
b10110100 S"
#1850000
0!
0X
#1855000
1!
1X
b10110101 S"
#1860000
0!
0X
#1865000
1!
1X
b10110110 S"
#1870000
0!
0X
#1875000
1!
1X
b10110111 S"
#1880000
0!
0X
#1885000
1!
1X
b10111000 S"
#1890000
0!
0X
#1895000
1!
1X
b10111001 S"
#1900000
0!
0X
#1905000
1!
1X
b10111010 S"
#1910000
0!
0X
#1915000
1!
1X
b10111011 S"
#1920000
0!
0X
#1925000
1!
1X
b10111100 S"
#1930000
0!
0X
#1935000
1!
1X
b10111101 S"
#1940000
0!
0X
#1945000
1!
1X
b10111110 S"
#1950000