+====================+===================+================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                            |
+====================+===================+================================================================================================================================================+
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[18].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[26].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[25].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[30].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[36].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[38].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[33].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[41].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[23].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[21].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[37].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[31].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[34].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[27].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[3].KID_TRUE.x_pa_clic_kid/int_pending_reg/D   |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[7].KID_TRUE.x_pa_clic_kid/int_pending_reg/D   |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[32].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[19].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[28].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[20].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[39].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[4]/D               |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[24].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[29].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[16].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[5]/D               |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[40].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[6]/D               |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[62].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[55].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[110].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[7]/D               |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[47].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[53].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[42].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[46].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[61].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[76].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[134].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[71].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[49].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[45].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[63].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[131].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[87].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[73].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[67].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[74].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[43].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[82].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[77].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[143].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[50].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[109].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[70].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[51].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[59].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[57].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[52].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[81].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[66].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[121].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[120].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[72].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[89].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[60].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[106].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[75].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[54].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[104].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[68].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[78].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[88].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[69].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[141].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[139].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[135].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[91].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[126].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[125].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[48].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[64].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[58].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[133].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[124].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[44].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[90].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[137].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[142].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[94].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_priv_reg[1]/D                 |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[100].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[103].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[111].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[138].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[107].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[123].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[108].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[122].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[85].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[98].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[12].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[84].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[2]/D                   |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[113].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[114].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[56].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[128].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[117].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[132].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[79].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[105].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[65].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[140].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[86].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[22].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[136].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[127].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[116].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[97].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[119].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[118].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[102].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[95].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[115].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[112].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[83].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[129].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[93].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[101].KID_TRUE.x_pa_clic_kid/int_pending_reg/D |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[11].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[96].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[35].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[80].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[99].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[92].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[7]/D                   |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[17].KID_TRUE.x_pa_clic_kid/int_pending_reg/D  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[3]/D                   |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[6]/D                   |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[4]/D                   |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[5]/D                   |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[1]/D                   |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_hv_reg/D                      |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[0]/D                   |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_hv_reg/CE                     |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[3]/CE                  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[6]/CE              |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[6]/CE                  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[5]/CE                  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[4]/CE                  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[1]/CE                  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[0]/CE                  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[7]/CE              |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_priv_reg[1]/CE                |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[2]/CE                  |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[5]/CE              |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[4]/CE              |
| clk_pl_0           | clk_pl_0          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[7]/CE                  |
+--------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
