<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\TangMega-138K-example\Pro_board\sfp+\impl\gwsynthesis\fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\TangMega-138K-example\Pro_board\sfp+\src\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\TangMega-138K-example\Pro_board\sfp+\src\fpga_project.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Sep 13 20:24:30 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2212</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2469</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>tck_pad_i </td>
</tr>
<tr>
<td>q1_ln1_rx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln1_rx_pcs_clkout_o </td>
</tr>
<tr>
<td>q1_ln1_tx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln1_tx_pcs_clkout_o </td>
</tr>
<tr>
<td>Customized_PHY_Top_q1_ln0_tx_pcs_clkout_o</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_TX_O_FABRIC_CLK </td>
</tr>
<tr>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>75.651(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>q1_ln1_rx_clk</td>
<td>100.000(MHz)</td>
<td>371.858(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>q1_ln1_tx_clk</td>
<td>100.000(MHz)</td>
<td>376.393(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>Customized_PHY_Top_q1_ln0_tx_pcs_clkout_o</td>
<td>100.000(MHz)</td>
<td>394.198(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
<td>100.000(MHz)</td>
<td>130.560(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>q1_ln1_rx_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>q1_ln1_rx_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>q1_ln1_tx_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>q1_ln1_tx_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Customized_PHY_Top_q1_ln0_tx_pcs_clkout_o</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Customized_PHY_Top_q1_ln0_tx_pcs_clkout_o</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.247</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.955</td>
<td>4.464</td>
</tr>
<tr>
<td>2</td>
<td>1.520</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.944</td>
<td>4.440</td>
</tr>
<tr>
<td>3</td>
<td>1.529</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.944</td>
<td>4.430</td>
</tr>
<tr>
<td>4</td>
<td>1.692</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.937</td>
<td>4.274</td>
</tr>
<tr>
<td>5</td>
<td>1.748</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.937</td>
<td>4.219</td>
</tr>
<tr>
<td>6</td>
<td>1.756</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.955</td>
<td>4.193</td>
</tr>
<tr>
<td>7</td>
<td>1.817</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.937</td>
<td>4.150</td>
</tr>
<tr>
<td>8</td>
<td>1.876</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.955</td>
<td>4.073</td>
</tr>
<tr>
<td>9</td>
<td>1.876</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.955</td>
<td>4.073</td>
</tr>
<tr>
<td>10</td>
<td>1.938</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.937</td>
<td>4.028</td>
</tr>
<tr>
<td>11</td>
<td>2.013</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.935</td>
<td>3.955</td>
</tr>
<tr>
<td>12</td>
<td>2.013</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.935</td>
<td>3.955</td>
</tr>
<tr>
<td>13</td>
<td>2.034</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/D</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.946</td>
<td>3.924</td>
</tr>
<tr>
<td>14</td>
<td>2.043</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.946</td>
<td>3.914</td>
</tr>
<tr>
<td>15</td>
<td>2.137</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.946</td>
<td>3.827</td>
</tr>
<tr>
<td>16</td>
<td>2.219</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.975</td>
<td>3.472</td>
</tr>
<tr>
<td>17</td>
<td>2.288</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>3.962</td>
<td>3.416</td>
</tr>
<tr>
<td>18</td>
<td>2.341</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CE</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>0.007</td>
<td>7.353</td>
</tr>
<tr>
<td>19</td>
<td>2.341</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CE</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>0.007</td>
<td>7.353</td>
</tr>
<tr>
<td>20</td>
<td>2.345</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CE</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.357</td>
</tr>
<tr>
<td>21</td>
<td>2.345</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CE</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>7.355</td>
</tr>
<tr>
<td>22</td>
<td>2.359</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CE</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>7.344</td>
</tr>
<tr>
<td>23</td>
<td>2.452</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CE</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>7.236</td>
</tr>
<tr>
<td>24</td>
<td>2.452</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CE</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>7.236</td>
</tr>
<tr>
<td>25</td>
<td>2.452</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CE</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>7.236</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.362</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-2.875</td>
<td>0.550</td>
</tr>
<tr>
<td>2</td>
<td>0.266</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_21_s/DI[0]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.512</td>
</tr>
<tr>
<td>3</td>
<td>0.359</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>4</td>
<td>0.359</td>
<td>gw_gao_inst_0/u_la0_top/word_count_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_14_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>5</td>
<td>0.359</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>6</td>
<td>0.362</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>7</td>
<td>0.362</td>
<td>gw_gao_inst_0/u_la0_top/word_count_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_5_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>8</td>
<td>0.362</td>
<td>gw_gao_inst_0/u_la0_top/word_count_13_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_13_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>9</td>
<td>0.362</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_1_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>10</td>
<td>0.362</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>11</td>
<td>0.362</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/D</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>12</td>
<td>0.362</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/D</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>13</td>
<td>0.362</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/D</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>14</td>
<td>0.362</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/D</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>15</td>
<td>0.362</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/D</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>16</td>
<td>0.366</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_12_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.367</td>
</tr>
<tr>
<td>17</td>
<td>0.366</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/D</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.367</td>
</tr>
<tr>
<td>18</td>
<td>0.368</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_18_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s/DI[0]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.623</td>
</tr>
<tr>
<td>19</td>
<td>0.378</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_20_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_20_s/DI[0]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.628</td>
</tr>
<tr>
<td>20</td>
<td>0.383</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_22_s/DI[0]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.630</td>
</tr>
<tr>
<td>21</td>
<td>0.397</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_syn_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/D</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>22</td>
<td>0.401</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_26_s/ADB[9]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.529</td>
</tr>
<tr>
<td>23</td>
<td>0.401</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s/ADB[9]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.524</td>
</tr>
<tr>
<td>24</td>
<td>0.404</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_1_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0/D</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.457</td>
</tr>
<tr>
<td>25</td>
<td>0.411</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_20_s/ADA[10]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.530</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.181</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.365</td>
<td>4.850</td>
</tr>
<tr>
<td>2</td>
<td>0.181</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_1_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.365</td>
<td>4.850</td>
</tr>
<tr>
<td>3</td>
<td>0.181</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.365</td>
<td>4.850</td>
</tr>
<tr>
<td>4</td>
<td>0.181</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.374</td>
<td>4.859</td>
</tr>
<tr>
<td>5</td>
<td>0.181</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.365</td>
<td>4.850</td>
</tr>
<tr>
<td>6</td>
<td>0.181</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.365</td>
<td>4.850</td>
</tr>
<tr>
<td>7</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.370</td>
<td>4.852</td>
</tr>
<tr>
<td>8</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.379</td>
<td>4.861</td>
</tr>
<tr>
<td>9</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.370</td>
<td>4.852</td>
</tr>
<tr>
<td>10</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.370</td>
<td>4.852</td>
</tr>
<tr>
<td>11</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.370</td>
<td>4.852</td>
</tr>
<tr>
<td>12</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.379</td>
<td>4.861</td>
</tr>
<tr>
<td>13</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.370</td>
<td>4.852</td>
</tr>
<tr>
<td>14</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.381</td>
<td>4.862</td>
</tr>
<tr>
<td>15</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.379</td>
<td>4.861</td>
</tr>
<tr>
<td>16</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.381</td>
<td>4.862</td>
</tr>
<tr>
<td>17</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.379</td>
<td>4.861</td>
</tr>
<tr>
<td>18</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.379</td>
<td>4.861</td>
</tr>
<tr>
<td>19</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.370</td>
<td>4.852</td>
</tr>
<tr>
<td>20</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.381</td>
<td>4.862</td>
</tr>
<tr>
<td>21</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.370</td>
<td>4.852</td>
</tr>
<tr>
<td>22</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.381</td>
<td>4.862</td>
</tr>
<tr>
<td>23</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.372</td>
<td>4.853</td>
</tr>
<tr>
<td>24</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.381</td>
<td>4.862</td>
</tr>
<tr>
<td>25</td>
<td>0.185</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>5.000</td>
<td>-0.370</td>
<td>4.852</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.264</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-2.609</td>
<td>2.726</td>
</tr>
<tr>
<td>2</td>
<td>5.264</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-2.604</td>
<td>2.722</td>
</tr>
<tr>
<td>3</td>
<td>5.264</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-2.604</td>
<td>2.722</td>
</tr>
<tr>
<td>4</td>
<td>8.151</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.271</td>
<td>2.699</td>
</tr>
<tr>
<td>5</td>
<td>8.151</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.266</td>
<td>2.704</td>
</tr>
<tr>
<td>6</td>
<td>8.151</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.266</td>
<td>2.704</td>
</tr>
<tr>
<td>7</td>
<td>8.151</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.271</td>
<td>2.699</td>
</tr>
<tr>
<td>8</td>
<td>8.151</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.266</td>
<td>2.704</td>
</tr>
<tr>
<td>9</td>
<td>8.151</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.266</td>
<td>2.704</td>
</tr>
<tr>
<td>10</td>
<td>8.151</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.266</td>
<td>2.704</td>
</tr>
<tr>
<td>11</td>
<td>8.151</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.266</td>
<td>2.704</td>
</tr>
<tr>
<td>12</td>
<td>8.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.276</td>
<td>2.704</td>
</tr>
<tr>
<td>13</td>
<td>8.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.276</td>
<td>2.704</td>
</tr>
<tr>
<td>14</td>
<td>8.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.276</td>
<td>2.704</td>
</tr>
<tr>
<td>15</td>
<td>8.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.271</td>
<td>2.708</td>
</tr>
<tr>
<td>16</td>
<td>8.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.271</td>
<td>2.708</td>
</tr>
<tr>
<td>17</td>
<td>8.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.271</td>
<td>2.708</td>
</tr>
<tr>
<td>18</td>
<td>8.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.271</td>
<td>2.708</td>
</tr>
<tr>
<td>19</td>
<td>8.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.271</td>
<td>2.708</td>
</tr>
<tr>
<td>20</td>
<td>8.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.271</td>
<td>2.708</td>
</tr>
<tr>
<td>21</td>
<td>8.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.276</td>
<td>2.704</td>
</tr>
<tr>
<td>22</td>
<td>8.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.257</td>
<td>2.723</td>
</tr>
<tr>
<td>23</td>
<td>8.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.257</td>
<td>2.723</td>
</tr>
<tr>
<td>24</td>
<td>8.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.257</td>
<td>2.723</td>
</tr>
<tr>
<td>25</td>
<td>8.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
<td>-5.000</td>
<td>0.257</td>
<td>2.723</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td>2</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
<tr>
<td>3</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s</td>
</tr>
<tr>
<td>4</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_17_s</td>
</tr>
<tr>
<td>5</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_25_s</td>
</tr>
<tr>
<td>6</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_26_s</td>
</tr>
<tr>
<td>7</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s</td>
</tr>
<tr>
<td>8</td>
<td>2.730</td>
<td>3.730</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_27_s</td>
</tr>
<tr>
<td>9</td>
<td>2.730</td>
<td>3.730</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_28_s</td>
</tr>
<tr>
<td>10</td>
<td>2.730</td>
<td>3.730</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_23_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.711</td>
<td>5.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C139[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/CLK</td>
</tr>
<tr>
<td>7.079</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R86C139[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/I1</td>
</tr>
<tr>
<td>8.126</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/I2</td>
</tr>
<tr>
<td>8.571</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/I3</td>
</tr>
<tr>
<td>8.975</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/I1</td>
</tr>
<tr>
<td>9.473</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R88C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/F</td>
</tr>
<tr>
<td>10.538</td>
<td>1.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C126[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I0</td>
</tr>
<tr>
<td>11.043</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C126[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>11.175</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C126[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.756</td>
<td>2.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C126[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>12.721</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C126[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.955</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.339%; route: 5.346, 79.661%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.201, 49.301%; route: 1.896, 42.473%; tC2Q: 0.367, 8.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.756, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.711</td>
<td>5.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C139[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/CLK</td>
</tr>
<tr>
<td>7.079</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R86C139[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/I1</td>
</tr>
<tr>
<td>8.126</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/I2</td>
</tr>
<tr>
<td>8.571</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/I3</td>
</tr>
<tr>
<td>8.975</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/I1</td>
</tr>
<tr>
<td>9.473</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R88C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/F</td>
</tr>
<tr>
<td>10.646</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s2/I3</td>
</tr>
<tr>
<td>11.151</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C129[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s2/F</td>
</tr>
<tr>
<td>11.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C129[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/CLK</td>
</tr>
<tr>
<td>12.732</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
<tr>
<td>12.671</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.339%; route: 5.346, 79.661%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.201, 49.568%; route: 1.872, 42.162%; tC2Q: 0.367, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.711</td>
<td>5.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C139[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/CLK</td>
</tr>
<tr>
<td>7.079</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R86C139[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/I1</td>
</tr>
<tr>
<td>8.126</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/I2</td>
</tr>
<tr>
<td>8.571</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/I3</td>
</tr>
<tr>
<td>8.975</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/I1</td>
</tr>
<tr>
<td>9.473</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R88C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/F</td>
</tr>
<tr>
<td>10.646</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n387_s1/I1</td>
</tr>
<tr>
<td>11.142</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C129[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n387_s1/F</td>
</tr>
<tr>
<td>11.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C129[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>12.732</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td>12.671</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.944</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.339%; route: 5.346, 79.661%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.191, 49.458%; route: 1.872, 42.254%; tC2Q: 0.367, 8.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.711</td>
<td>5.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C139[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/CLK</td>
</tr>
<tr>
<td>7.079</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R86C139[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/I1</td>
</tr>
<tr>
<td>8.126</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/I2</td>
</tr>
<tr>
<td>8.571</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/I3</td>
</tr>
<tr>
<td>8.975</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/I1</td>
</tr>
<tr>
<td>9.473</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R88C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/F</td>
</tr>
<tr>
<td>10.485</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n386_s1/I3</td>
</tr>
<tr>
<td>10.986</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C128[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n386_s1/F</td>
</tr>
<tr>
<td>10.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.774</td>
<td>2.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>12.739</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td>12.678</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.339%; route: 5.346, 79.661%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.196, 51.376%; route: 1.711, 40.034%; tC2Q: 0.367, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.774, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.711</td>
<td>5.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C139[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/CLK</td>
</tr>
<tr>
<td>7.079</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R86C139[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/I1</td>
</tr>
<tr>
<td>8.126</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/I2</td>
</tr>
<tr>
<td>8.571</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/I3</td>
</tr>
<tr>
<td>8.975</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/I1</td>
</tr>
<tr>
<td>9.473</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R88C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/F</td>
</tr>
<tr>
<td>10.488</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n389_s1/I3</td>
</tr>
<tr>
<td>10.931</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C128[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n389_s1/F</td>
</tr>
<tr>
<td>10.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.774</td>
<td>2.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>12.739</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td>12.678</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.339%; route: 5.346, 79.661%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.138, 50.683%; route: 1.714, 40.614%; tC2Q: 0.367, 8.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.774, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.711</td>
<td>5.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C139[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/CLK</td>
</tr>
<tr>
<td>7.079</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R86C139[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/I1</td>
</tr>
<tr>
<td>8.126</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/I2</td>
</tr>
<tr>
<td>8.571</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/I3</td>
</tr>
<tr>
<td>8.975</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/I1</td>
</tr>
<tr>
<td>9.473</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R88C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/F</td>
</tr>
<tr>
<td>10.409</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n390_s1/I2</td>
</tr>
<tr>
<td>10.904</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C130[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n390_s1/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C130[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.756</td>
<td>2.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>12.721</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td>12.660</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.955</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.339%; route: 5.346, 79.661%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.191, 52.261%; route: 1.634, 38.981%; tC2Q: 0.367, 8.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.756, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.711</td>
<td>5.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C139[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/CLK</td>
</tr>
<tr>
<td>7.079</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R86C139[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/I1</td>
</tr>
<tr>
<td>8.126</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/I2</td>
</tr>
<tr>
<td>8.571</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/I3</td>
</tr>
<tr>
<td>8.975</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/I1</td>
</tr>
<tr>
<td>9.473</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R88C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/F</td>
</tr>
<tr>
<td>10.356</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n392_s1/I3</td>
</tr>
<tr>
<td>10.861</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C128[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n392_s1/F</td>
</tr>
<tr>
<td>10.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.774</td>
<td>2.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>12.739</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td>12.678</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.339%; route: 5.346, 79.661%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.201, 53.036%; route: 1.582, 38.115%; tC2Q: 0.367, 8.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.774, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.711</td>
<td>5.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C139[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/CLK</td>
</tr>
<tr>
<td>7.079</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R86C139[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/I1</td>
</tr>
<tr>
<td>8.126</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/I2</td>
</tr>
<tr>
<td>8.571</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/I3</td>
</tr>
<tr>
<td>8.975</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/I1</td>
</tr>
<tr>
<td>9.473</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R88C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/F</td>
</tr>
<tr>
<td>10.279</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n396_s1/I2</td>
</tr>
<tr>
<td>10.784</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C130[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n396_s1/F</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C130[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.756</td>
<td>2.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>12.721</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td>12.660</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.955</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.339%; route: 5.346, 79.661%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.201, 54.037%; route: 1.505, 36.948%; tC2Q: 0.367, 9.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.756, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.711</td>
<td>5.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C139[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/CLK</td>
</tr>
<tr>
<td>7.079</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R86C139[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/I1</td>
</tr>
<tr>
<td>8.126</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/I2</td>
</tr>
<tr>
<td>8.571</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/I3</td>
</tr>
<tr>
<td>8.975</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/I1</td>
</tr>
<tr>
<td>9.473</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R88C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/F</td>
</tr>
<tr>
<td>10.279</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n395_s3/I3</td>
</tr>
<tr>
<td>10.784</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C130[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n395_s3/F</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C130[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.756</td>
<td>2.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>12.721</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td>12.660</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.955</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.339%; route: 5.346, 79.661%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.201, 54.037%; route: 1.505, 36.948%; tC2Q: 0.367, 9.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.756, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.711</td>
<td>5.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C139[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/CLK</td>
</tr>
<tr>
<td>7.079</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R86C139[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/I1</td>
</tr>
<tr>
<td>8.126</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/I2</td>
</tr>
<tr>
<td>8.571</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/I3</td>
</tr>
<tr>
<td>8.975</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/I1</td>
</tr>
<tr>
<td>9.473</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R88C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/F</td>
</tr>
<tr>
<td>10.488</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n394_s1/I3</td>
</tr>
<tr>
<td>10.740</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C128[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n394_s1/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.774</td>
<td>2.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>12.739</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td>12.678</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C128[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.339%; route: 5.346, 79.661%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.948, 48.347%; route: 1.714, 42.538%; tC2Q: 0.367, 9.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.774, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.711</td>
<td>5.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C139[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/CLK</td>
</tr>
<tr>
<td>7.079</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R86C139[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/I1</td>
</tr>
<tr>
<td>8.126</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/I2</td>
</tr>
<tr>
<td>8.571</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/I3</td>
</tr>
<tr>
<td>8.975</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/I1</td>
</tr>
<tr>
<td>9.473</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R88C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/F</td>
</tr>
<tr>
<td>10.161</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C128[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n391_s1/I3</td>
</tr>
<tr>
<td>10.667</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C128[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n391_s1/F</td>
</tr>
<tr>
<td>10.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C128[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.776</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C128[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>12.741</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td>12.680</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C128[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.935</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.339%; route: 5.346, 79.661%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.201, 55.643%; route: 1.387, 35.073%; tC2Q: 0.367, 9.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.776, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.711</td>
<td>5.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C139[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/CLK</td>
</tr>
<tr>
<td>7.079</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R86C139[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/I1</td>
</tr>
<tr>
<td>8.126</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/I2</td>
</tr>
<tr>
<td>8.571</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/I3</td>
</tr>
<tr>
<td>8.975</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/I1</td>
</tr>
<tr>
<td>9.473</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R88C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/F</td>
</tr>
<tr>
<td>10.161</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C128[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n388_s1/I3</td>
</tr>
<tr>
<td>10.667</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C128[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n388_s1/F</td>
</tr>
<tr>
<td>10.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C128[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.776</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C128[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>12.741</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td>12.680</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C128[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.935</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.339%; route: 5.346, 79.661%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.201, 55.643%; route: 1.387, 35.073%; tC2Q: 0.367, 9.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.776, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.711</td>
<td>5.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C139[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/CLK</td>
</tr>
<tr>
<td>7.079</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R86C139[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/I1</td>
</tr>
<tr>
<td>8.126</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/I2</td>
</tr>
<tr>
<td>8.571</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/I3</td>
</tr>
<tr>
<td>8.975</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/I1</td>
</tr>
<tr>
<td>9.473</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R88C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/F</td>
</tr>
<tr>
<td>10.130</td>
<td>0.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n397_s3/I2</td>
</tr>
<tr>
<td>10.635</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C129[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n397_s3/F</td>
</tr>
<tr>
<td>10.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C129[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>2.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>12.730</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td>12.669</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.946</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.339%; route: 5.346, 79.661%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.201, 56.086%; route: 1.356, 34.557%; tC2Q: 0.367, 9.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.765, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.711</td>
<td>5.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C139[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/CLK</td>
</tr>
<tr>
<td>7.079</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R86C139[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/I1</td>
</tr>
<tr>
<td>8.126</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/I2</td>
</tr>
<tr>
<td>8.571</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/I3</td>
</tr>
<tr>
<td>8.975</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/I1</td>
</tr>
<tr>
<td>9.473</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R88C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/F</td>
</tr>
<tr>
<td>10.130</td>
<td>0.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n393_s1/I2</td>
</tr>
<tr>
<td>10.626</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C129[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n393_s1/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C129[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>2.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>12.730</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td>12.669</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.946</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.339%; route: 5.346, 79.661%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.191, 55.978%; route: 1.356, 34.641%; tC2Q: 0.367, 9.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.765, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.711</td>
<td>5.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C139[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/CLK</td>
</tr>
<tr>
<td>7.079</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R86C139[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_9_s0/Q</td>
</tr>
<tr>
<td>7.621</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/I1</td>
</tr>
<tr>
<td>8.126</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s15/F</td>
</tr>
<tr>
<td>8.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/I2</td>
</tr>
<tr>
<td>8.571</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C136[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s14/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/I3</td>
</tr>
<tr>
<td>8.975</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s9/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/I1</td>
</tr>
<tr>
<td>9.473</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R88C136[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s5/F</td>
</tr>
<tr>
<td>10.260</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n385_s1/I2</td>
</tr>
<tr>
<td>10.538</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R87C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n385_s1/F</td>
</tr>
<tr>
<td>10.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C129[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>2.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLK</td>
</tr>
<tr>
<td>12.730</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td>12.675</td>
<td>-0.055</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.946</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.339%; route: 5.346, 79.661%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.974, 51.584%; route: 1.486, 38.821%; tC2Q: 0.367, 9.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.765, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.729</td>
<td>5.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0/CLK</td>
</tr>
<tr>
<td>7.097</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R86C129[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C136[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s6/I1</td>
</tr>
<tr>
<td>8.456</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C136[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s6/F</td>
</tr>
<tr>
<td>8.459</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C136[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/I0</td>
</tr>
<tr>
<td>8.936</td>
<td>0.478</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C136[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/F</td>
</tr>
<tr>
<td>9.573</td>
<td>0.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C127[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s5/I1</td>
</tr>
<tr>
<td>10.069</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C127[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s5/F</td>
</tr>
<tr>
<td>10.201</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C127[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.754</td>
<td>2.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C127[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>12.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td>12.420</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C127[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.975</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.284%; route: 5.364, 79.716%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.474, 42.447%; route: 1.631, 46.975%; tC2Q: 0.367, 10.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.754, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.729</td>
<td>5.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0/CLK</td>
</tr>
<tr>
<td>7.097</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R86C129[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C136[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s6/I1</td>
</tr>
<tr>
<td>8.456</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C136[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s6/F</td>
</tr>
<tr>
<td>8.459</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C136[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/I0</td>
</tr>
<tr>
<td>8.936</td>
<td>0.478</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C136[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/F</td>
</tr>
<tr>
<td>9.571</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s3/I0</td>
</tr>
<tr>
<td>10.014</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R88C127[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s3/F</td>
</tr>
<tr>
<td>10.146</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C127[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C127[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>12.732</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td>12.433</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C127[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.962</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 20.284%; route: 5.364, 79.716%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.421, 41.588%; route: 1.628, 47.664%; tC2Q: 0.367, 10.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C125[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.120</td>
<td>0.353</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R88C125[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>4.074</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C127[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/I1</td>
</tr>
<tr>
<td>4.579</td>
<td>0.505</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R88C127[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/F</td>
</tr>
<tr>
<td>10.120</td>
<td>5.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C125[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.760</td>
<td>2.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C125[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>12.461</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C125[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.505, 6.871%; route: 6.495, 88.331%; tC2Q: 0.353, 4.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.760, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C125[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.120</td>
<td>0.353</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R88C125[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>4.074</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C127[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/I1</td>
</tr>
<tr>
<td>4.579</td>
<td>0.505</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R88C127[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/F</td>
</tr>
<tr>
<td>10.120</td>
<td>5.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.760</td>
<td>2.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>12.461</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C127[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.505, 6.871%; route: 6.495, 88.331%; tC2Q: 0.353, 4.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.760, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C125[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.120</td>
<td>0.353</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R88C125[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>4.074</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C127[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/I1</td>
</tr>
<tr>
<td>4.579</td>
<td>0.505</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R88C127[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/F</td>
</tr>
<tr>
<td>10.124</td>
<td>5.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C127[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>12.468</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.505, 6.867%; route: 6.499, 88.337%; tC2Q: 0.353, 4.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C125[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.120</td>
<td>0.353</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R88C125[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>4.074</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C127[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/I1</td>
</tr>
<tr>
<td>4.579</td>
<td>0.505</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R88C127[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/F</td>
</tr>
<tr>
<td>10.122</td>
<td>5.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>2.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>12.467</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.505, 6.869%; route: 6.497, 88.334%; tC2Q: 0.353, 4.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.765, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C125[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.120</td>
<td>0.353</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R88C125[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>4.074</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C127[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/I1</td>
</tr>
<tr>
<td>4.579</td>
<td>0.505</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R88C127[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/F</td>
</tr>
<tr>
<td>10.111</td>
<td>5.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C128[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.769</td>
<td>2.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLK</td>
</tr>
<tr>
<td>12.470</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.505, 6.879%; route: 6.486, 88.317%; tC2Q: 0.353, 4.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.769, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C125[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.120</td>
<td>0.353</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R88C125[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>4.074</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C127[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/I1</td>
</tr>
<tr>
<td>4.579</td>
<td>0.505</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R88C127[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/F</td>
</tr>
<tr>
<td>10.003</td>
<td>5.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C125[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.754</td>
<td>2.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C125[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>12.455</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C125[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.505, 6.982%; route: 6.378, 88.142%; tC2Q: 0.353, 4.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.754, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C125[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.120</td>
<td>0.353</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R88C125[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>4.074</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C127[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/I1</td>
</tr>
<tr>
<td>4.579</td>
<td>0.505</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R88C127[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/F</td>
</tr>
<tr>
<td>10.003</td>
<td>5.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C125[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.754</td>
<td>2.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C125[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>12.455</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C125[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.505, 6.982%; route: 6.378, 88.142%; tC2Q: 0.353, 4.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.754, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C125[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.120</td>
<td>0.353</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R88C125[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>4.074</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C127[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/I1</td>
</tr>
<tr>
<td>4.579</td>
<td>0.505</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R88C127[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s4/F</td>
</tr>
<tr>
<td>10.003</td>
<td>5.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C125[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.754</td>
<td>2.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C125[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>12.455</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C125[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.505, 6.982%; route: 6.378, 88.142%; tC2Q: 0.353, 4.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.754, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>51.216</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C126[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>51.385</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C126[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
</tr>
<tr>
<td>51.468</td>
<td>0.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C126[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2046_s1/I0</td>
</tr>
<tr>
<td>51.765</td>
<td>0.298</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C126[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2046_s1/F</td>
</tr>
<tr>
<td>51.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C126[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.091</td>
<td>2.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C126[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>54.126</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>54.127</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C126[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.875</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.298, 54.148%; route: 0.083, 15.066%; tC2Q: 0.169, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 33.027%; route: 2.740, 66.973%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.472</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_21_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0/CLK</td>
</tr>
<tr>
<td>1.398</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0/Q</td>
</tr>
<tr>
<td>1.738</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[26]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_21_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[26]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_21_s/CLKA</td>
</tr>
<tr>
<td>1.472</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[26]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_21_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.340, 66.276%; tC2Q: 0.173, 33.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.090</td>
<td>2.739</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/CLK</td>
</tr>
<tr>
<td>4.259</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R88C153[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_11_s0/Q</td>
</tr>
<tr>
<td>4.266</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C153[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_11_s0/I1</td>
</tr>
<tr>
<td>4.450</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R88C153[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_11_s0/F</td>
</tr>
<tr>
<td>4.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C153[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.090</td>
<td>2.739</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0/CLK</td>
</tr>
<tr>
<td>4.091</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C153[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 33.034%; route: 2.739, 66.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 51.000%; route: 0.007, 2.000%; tC2Q: 0.169, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 33.034%; route: 2.739, 66.966%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.083</td>
<td>2.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C154[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_14_s0/CLK</td>
</tr>
<tr>
<td>4.253</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R87C154[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_14_s0/Q</td>
</tr>
<tr>
<td>4.260</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C154[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_14_s0/I1</td>
</tr>
<tr>
<td>4.443</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R87C154[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_14_s0/F</td>
</tr>
<tr>
<td>4.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C154[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.083</td>
<td>2.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C154[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_14_s0/CLK</td>
</tr>
<tr>
<td>4.085</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C154[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 33.085%; route: 2.732, 66.915%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 51.000%; route: 0.007, 2.000%; tC2Q: 0.169, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 33.085%; route: 2.732, 66.915%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R88C127[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/Q</td>
</tr>
<tr>
<td>1.403</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n281_s2/I1</td>
</tr>
<tr>
<td>1.587</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R88C127[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n281_s2/F</td>
</tr>
<tr>
<td>1.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C127[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>1.228</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 51.000%; route: 0.007, 2.000%; tC2Q: 0.169, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.085</td>
<td>2.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C154[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/CLK</td>
</tr>
<tr>
<td>4.254</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R88C154[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_1_s0/Q</td>
</tr>
<tr>
<td>4.265</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C154[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_1_s0/I2</td>
</tr>
<tr>
<td>4.448</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R88C154[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_1_s0/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C154[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.085</td>
<td>2.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C154[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/CLK</td>
</tr>
<tr>
<td>4.086</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C154[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 33.073%; route: 2.734, 66.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.011, 2.970%; tC2Q: 0.169, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 33.073%; route: 2.734, 66.927%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.085</td>
<td>2.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.254</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R88C152[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_5_s0/Q</td>
</tr>
<tr>
<td>4.265</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C152[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_5_s0/I1</td>
</tr>
<tr>
<td>4.448</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R88C152[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_5_s0/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C152[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.085</td>
<td>2.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.086</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C152[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 33.073%; route: 2.734, 66.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.011, 2.970%; tC2Q: 0.169, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 33.073%; route: 2.734, 66.927%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.083</td>
<td>2.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C154[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_13_s0/CLK</td>
</tr>
<tr>
<td>4.253</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R87C154[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_13_s0/Q</td>
</tr>
<tr>
<td>4.263</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C154[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_13_s0/I1</td>
</tr>
<tr>
<td>4.447</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R87C154[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_13_s0/F</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C154[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.083</td>
<td>2.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C154[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_13_s0/CLK</td>
</tr>
<tr>
<td>4.085</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C154[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 33.085%; route: 2.732, 66.915%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.011, 2.970%; tC2Q: 0.169, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 33.085%; route: 2.732, 66.915%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.102</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C141[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_1_s0/CLK</td>
</tr>
<tr>
<td>4.271</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R88C141[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_1_s0/Q</td>
</tr>
<tr>
<td>4.282</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C141[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_addr_counter_1_s0/I2</td>
</tr>
<tr>
<td>4.465</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R88C141[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_addr_counter_1_s0/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C141[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.102</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C141[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_1_s0/CLK</td>
</tr>
<tr>
<td>4.103</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C141[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 32.938%; route: 2.751, 67.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.011, 2.970%; tC2Q: 0.169, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 32.938%; route: 2.751, 67.062%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R87C130[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/Q</td>
</tr>
<tr>
<td>1.400</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n390_s1/I0</td>
</tr>
<tr>
<td>1.584</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R87C130[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n390_s1/F</td>
</tr>
<tr>
<td>1.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C130[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.011, 2.970%; tC2Q: 0.169, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R88C129[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s2/I1</td>
</tr>
<tr>
<td>1.590</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R88C129[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n384_s2/F</td>
</tr>
<tr>
<td>1.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C129[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/CLK</td>
</tr>
<tr>
<td>1.228</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.011, 2.970%; tC2Q: 0.169, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R87C122[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.400</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C122[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2033_s1/I2</td>
</tr>
<tr>
<td>1.584</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R87C122[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2033_s1/F</td>
</tr>
<tr>
<td>1.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C122[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C122[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.011, 2.970%; tC2Q: 0.169, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>1.394</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R87C129[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/Q</td>
</tr>
<tr>
<td>1.405</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n397_s3/I1</td>
</tr>
<tr>
<td>1.589</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R87C129[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n397_s3/F</td>
</tr>
<tr>
<td>1.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C129[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>1.226</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.011, 2.970%; tC2Q: 0.169, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C127[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>1.385</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R85C127[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/Q</td>
</tr>
<tr>
<td>1.396</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C127[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s0/I1</td>
</tr>
<tr>
<td>1.579</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R85C127[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s0/F</td>
</tr>
<tr>
<td>1.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C127[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C127[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C127[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.011, 2.970%; tC2Q: 0.169, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>1.394</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R86C128[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/Q</td>
</tr>
<tr>
<td>1.405</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2068_s1/I2</td>
</tr>
<tr>
<td>1.589</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C128[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2068_s1/F</td>
</tr>
<tr>
<td>1.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C128[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>1.226</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.011, 2.970%; tC2Q: 0.169, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.091</td>
<td>2.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.260</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R86C138[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_12_s0/Q</td>
</tr>
<tr>
<td>4.274</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C138[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_addr_counter_12_s0/I1</td>
</tr>
<tr>
<td>4.458</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C138[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_addr_counter_12_s0/F</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C138[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.091</td>
<td>2.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.092</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C138[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 33.027%; route: 2.740, 66.973%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.000%; route: 0.014, 3.922%; tC2Q: 0.169, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 33.027%; route: 2.740, 66.973%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R86C127[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/Q</td>
</tr>
<tr>
<td>1.404</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2069_s1/I0</td>
</tr>
<tr>
<td>1.588</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C127[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2069_s1/F</td>
</tr>
<tr>
<td>1.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C127[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.000%; route: 0.014, 3.922%; tC2Q: 0.169, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C131[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_18_s0/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R88C131[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_18_s0/Q</td>
</tr>
<tr>
<td>1.850</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[28][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.232</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[28][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s/CLKA</td>
</tr>
<tr>
<td>1.481</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[28][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.450, 72.254%; tC2Q: 0.173, 27.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_20_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C131[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_20_s0/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R88C131[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_20_s0/Q</td>
</tr>
<tr>
<td>1.854</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[28][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_20_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.228</td>
<td>1.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[28][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_20_s/CLKA</td>
</tr>
<tr>
<td>1.477</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[28][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_20_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.455, 72.467%; tC2Q: 0.173, 27.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.228, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.472</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_22_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0/CLK</td>
</tr>
<tr>
<td>1.398</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R86C132[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0/Q</td>
</tr>
<tr>
<td>1.855</td>
<td>0.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[29]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_22_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[29]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_22_s/CLKA</td>
</tr>
<tr>
<td>1.472</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[29]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_22_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.457, 72.571%; tC2Q: 0.173, 27.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.540</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_syn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_syn_s0/CLK</td>
</tr>
<tr>
<td>6.674</td>
<td>0.187</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R86C122[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_syn_s0/Q</td>
</tr>
<tr>
<td>6.937</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.540</td>
<td>0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 58.400%; tC2Q: 0.187, 41.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_26_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.092</td>
<td>2.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C139[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_9_s0/CLK</td>
</tr>
<tr>
<td>4.265</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R88C139[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_9_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[30][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_26_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.103</td>
<td>2.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[30][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_26_s/CLKB</td>
</tr>
<tr>
<td>4.221</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[30][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_26_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 33.015%; route: 2.741, 66.985%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 67.347%; tC2Q: 0.173, 32.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 32.930%; route: 2.752, 67.070%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.092</td>
<td>2.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C139[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_9_s0/CLK</td>
</tr>
<tr>
<td>4.265</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R88C139[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_9_s0/Q</td>
</tr>
<tr>
<td>4.617</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[30][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.098</td>
<td>2.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[30][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s/CLKB</td>
</tr>
<tr>
<td>4.216</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[30][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 33.015%; route: 2.741, 66.985%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 67.048%; tC2Q: 0.173, 32.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 32.969%; route: 2.747, 67.031%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.355</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>29.699</td>
<td>3.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C142[2][B]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_1_s0/CLK</td>
</tr>
<tr>
<td>29.887</td>
<td>0.187</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R84C142[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_1_s0/Q</td>
</tr>
<tr>
<td>30.157</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C142[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.355</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>29.699</td>
<td>3.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C142[2][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0/CLK</td>
</tr>
<tr>
<td>29.752</td>
<td>0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R84C142[2][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.355, 28.833%; route: 3.344, 71.167%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 59.055%; tC2Q: 0.187, 40.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.355, 28.833%; route: 3.344, 71.167%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_20_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R88C129[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[28][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_20_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.228</td>
<td>1.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[28][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_20_s/CLKA</td>
</tr>
<tr>
<td>1.346</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[28][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_20_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 67.421%; tC2Q: 0.173, 32.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.228, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.236</td>
<td>4.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.751</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLK</td>
</tr>
<tr>
<td>12.417</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C122[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.425, 91.241%; tC2Q: 0.425, 8.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.751, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.236</td>
<td>4.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.751</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_1_s0/CLK</td>
</tr>
<tr>
<td>12.417</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C122[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.425, 91.241%; tC2Q: 0.425, 8.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.751, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.236</td>
<td>4.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.751</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLK</td>
</tr>
<tr>
<td>12.417</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C122[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.425, 91.241%; tC2Q: 0.425, 8.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.751, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.245</td>
<td>4.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C125[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.760</td>
<td>2.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C125[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>12.426</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C125[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.434, 91.257%; tC2Q: 0.425, 8.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.760, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.236</td>
<td>4.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C126[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.751</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C126[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>12.417</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C126[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.425, 91.241%; tC2Q: 0.425, 8.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.751, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.236</td>
<td>4.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.751</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>12.417</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C122[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.425, 91.241%; tC2Q: 0.425, 8.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.751, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.238</td>
<td>4.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.756</td>
<td>2.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.427, 91.244%; tC2Q: 0.425, 8.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.756, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.247</td>
<td>4.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C129[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>2.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>12.432</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.436, 91.260%; tC2Q: 0.425, 8.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.765, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.238</td>
<td>4.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C126[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.756</td>
<td>2.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C126[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C126[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.427, 91.244%; tC2Q: 0.425, 8.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.756, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.238</td>
<td>4.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C130[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.756</td>
<td>2.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.427, 91.244%; tC2Q: 0.425, 8.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.756, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.238</td>
<td>4.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C130[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.756</td>
<td>2.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.427, 91.244%; tC2Q: 0.425, 8.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.756, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.247</td>
<td>4.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C129[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>2.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>12.432</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.436, 91.260%; tC2Q: 0.425, 8.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.765, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.238</td>
<td>4.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C130[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.756</td>
<td>2.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.427, 91.244%; tC2Q: 0.425, 8.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.756, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.248</td>
<td>4.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C129[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>12.434</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.438, 91.264%; tC2Q: 0.425, 8.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.247</td>
<td>4.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C129[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>2.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLK</td>
</tr>
<tr>
<td>12.432</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.436, 91.260%; tC2Q: 0.425, 8.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.765, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.248</td>
<td>4.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C129[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/CLK</td>
</tr>
<tr>
<td>12.434</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.438, 91.264%; tC2Q: 0.425, 8.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.247</td>
<td>4.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C125[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>2.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C125[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLK</td>
</tr>
<tr>
<td>12.432</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C125[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.436, 91.260%; tC2Q: 0.425, 8.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.765, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.247</td>
<td>4.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C125[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.765</td>
<td>2.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C125[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLK</td>
</tr>
<tr>
<td>12.432</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C125[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.436, 91.260%; tC2Q: 0.425, 8.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.765, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.238</td>
<td>4.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C122[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.756</td>
<td>2.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C122[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.427, 91.244%; tC2Q: 0.425, 8.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.756, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.248</td>
<td>4.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C125[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C125[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>12.434</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C125[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.438, 91.264%; tC2Q: 0.425, 8.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.238</td>
<td>4.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C122[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.756</td>
<td>2.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C122[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.427, 91.244%; tC2Q: 0.425, 8.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.756, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.248</td>
<td>4.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C125[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C125[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>12.434</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C125[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.438, 91.264%; tC2Q: 0.425, 8.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.425</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.239</td>
<td>4.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C126[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.758</td>
<td>2.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C126[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>12.425</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C126[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.429, 91.247%; tC2Q: 0.425, 8.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.758, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.248</td>
<td>4.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C125[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C125[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>12.434</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C125[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.438, 91.264%; tC2Q: 0.425, 8.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.811</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.238</td>
<td>4.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>12.756</td>
<td>2.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.427, 91.244%; tC2Q: 0.425, 8.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.756, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>56.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>56.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>59.213</td>
<td>2.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C125[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.095</td>
<td>2.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C125[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>54.130</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>53.949</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C125[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.537, 93.046%; tC2Q: 0.190, 6.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 32.988%; route: 2.744, 67.012%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>56.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>56.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>59.208</td>
<td>2.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C126[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.091</td>
<td>2.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C126[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>54.126</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>53.944</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C126[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.532, 93.034%; tC2Q: 0.190, 6.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 33.027%; route: 2.740, 66.973%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>56.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>56.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>59.208</td>
<td>2.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C126[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>298</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.091</td>
<td>2.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C126[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>54.126</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>53.944</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C126[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.532, 93.034%; tC2Q: 0.190, 6.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 33.027%; route: 2.740, 66.973%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.186</td>
<td>2.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C127[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C127[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>1.034</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C127[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.271</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.509, 92.975%; tC2Q: 0.190, 7.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.190</td>
<td>2.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C128[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C128[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C128[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.514, 92.987%; tC2Q: 0.190, 7.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.190</td>
<td>2.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C128[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s1/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.514, 92.987%; tC2Q: 0.190, 7.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.186</td>
<td>2.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C127[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C127[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>1.034</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C127[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.271</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.509, 92.975%; tC2Q: 0.190, 7.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.190</td>
<td>2.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.514, 92.987%; tC2Q: 0.190, 7.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.190</td>
<td>2.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C128[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C128[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C128[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.514, 92.987%; tC2Q: 0.190, 7.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.190</td>
<td>2.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C124[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C124[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C124[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.514, 92.987%; tC2Q: 0.190, 7.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.190</td>
<td>2.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C124[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C124[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C124[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.514, 92.987%; tC2Q: 0.190, 7.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.190</td>
<td>2.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C122[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C122[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C122[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.514, 92.987%; tC2Q: 0.190, 7.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.211, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.190</td>
<td>2.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C122[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C122[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C122[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.514, 92.987%; tC2Q: 0.190, 7.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.211, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.190</td>
<td>2.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C122[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C122[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C122[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.514, 92.987%; tC2Q: 0.190, 7.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.211, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.195</td>
<td>2.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C125[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C125[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>1.034</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C125[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.271</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.519, 93.000%; tC2Q: 0.190, 7.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.195</td>
<td>2.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C125[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C125[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>1.034</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C125[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.271</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.519, 93.000%; tC2Q: 0.190, 7.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.195</td>
<td>2.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C125[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C125[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>1.034</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C125[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.271</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.519, 93.000%; tC2Q: 0.190, 7.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.195</td>
<td>2.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C125[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C125[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>1.034</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C125[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.271</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.519, 93.000%; tC2Q: 0.190, 7.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.195</td>
<td>2.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>1.034</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.271</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.519, 93.000%; tC2Q: 0.190, 7.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.195</td>
<td>2.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C129[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C129[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLK</td>
</tr>
<tr>
<td>1.034</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C129[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.271</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.519, 93.000%; tC2Q: 0.190, 7.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.190</td>
<td>2.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C126[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C126[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C126[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.514, 92.987%; tC2Q: 0.190, 7.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.211, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.210</td>
<td>2.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>1.049</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C128[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.257</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.533, 93.037%; tC2Q: 0.190, 6.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.210</td>
<td>2.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>1.049</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.257</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.533, 93.037%; tC2Q: 0.190, 6.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.210</td>
<td>2.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>1.049</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.257</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.533, 93.037%; tC2Q: 0.190, 6.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.487</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.676</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.210</td>
<td>2.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>-</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>1.049</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.257</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.533, 93.037%; tC2Q: 0.190, 6.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.780</td>
<td>2.780</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.506</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.780</td>
<td>2.780</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.506</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.780</td>
<td>2.780</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.506</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_17_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.780</td>
<td>2.780</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_17_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.506</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_17_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_25_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.780</td>
<td>2.780</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_25_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.506</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_25_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_26_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.780</td>
<td>2.780</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_26_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.506</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_26_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.780</td>
<td>2.780</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.506</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.730</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.730</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_27_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.771</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_27_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.501</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_27_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.730</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.730</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_28_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.771</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_28_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.501</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_28_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.730</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.730</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_23_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>2.771</td>
<td>2.771</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_23_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Serdes_Top/gtr12_quad_inst1/LANE0_PCS_RX_O_FABRIC_CLK</td>
</tr>
<tr>
<td>6.501</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_23_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>298</td>
<td>control0[0]</td>
<td>1.247</td>
<td>5.376</td>
</tr>
<tr>
<td>213</td>
<td>Customized_PHY_Top_q1_ln0_rx_pcs_clkout_o</td>
<td>2.341</td>
<td>2.825</td>
</tr>
<tr>
<td>62</td>
<td>n20_3</td>
<td>40.988</td>
<td>6.636</td>
</tr>
<tr>
<td>61</td>
<td>rst_ao</td>
<td>0.181</td>
<td>4.900</td>
</tr>
<tr>
<td>49</td>
<td>capture_mem_wr</td>
<td>3.617</td>
<td>5.868</td>
</tr>
<tr>
<td>47</td>
<td>capture_mem_addr[0]</td>
<td>3.777</td>
<td>5.762</td>
</tr>
<tr>
<td>46</td>
<td>capture_mem_addr[1]</td>
<td>4.674</td>
<td>4.939</td>
</tr>
<tr>
<td>46</td>
<td>capture_mem_addr[4]</td>
<td>5.935</td>
<td>3.658</td>
</tr>
<tr>
<td>46</td>
<td>capture_mem_addr[7]</td>
<td>5.874</td>
<td>3.671</td>
</tr>
<tr>
<td>46</td>
<td>address_counter[0]</td>
<td>45.533</td>
<td>4.082</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R87C129</td>
<td>65.28%</td>
</tr>
<tr>
<td>R86C137</td>
<td>63.89%</td>
</tr>
<tr>
<td>R86C138</td>
<td>63.89%</td>
</tr>
<tr>
<td>R86C136</td>
<td>61.11%</td>
</tr>
<tr>
<td>R87C138</td>
<td>58.33%</td>
</tr>
<tr>
<td>R87C137</td>
<td>54.17%</td>
</tr>
<tr>
<td>R87C136</td>
<td>52.78%</td>
</tr>
<tr>
<td>R86C128</td>
<td>52.78%</td>
</tr>
<tr>
<td>R88C129</td>
<td>51.39%</td>
</tr>
<tr>
<td>R84C117</td>
<td>51.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name tck_pad_i -period 50 -waveform {0 25} [get_ports {tck_pad_i}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name q1_ln1_rx_clk -period 10 -waveform {0 5} [get_nets {Customized_PHY_Top_q1_ln1_rx_pcs_clkout_o}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name q1_ln1_tx_clk -period 10 -waveform {0 5} [get_nets {Customized_PHY_Top_q1_ln1_tx_pcs_clkout_o}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {tck_pad_i}] -group [get_clocks {q1_ln1_rx_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {q1_ln1_rx_clk}] -group [get_clocks {q1_ln1_tx_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
