# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../mips-bpb.srcs/sources_1/new" \
"../../../../mips-bpb.srcs/sources_1/new/cache_controller.sv" \
"../../../../mips-bpb.srcs/sources_1/new/line.sv" \
"../../../../mips-bpb.srcs/sources_1/new/set.sv" \
"../../../../mips-bpb.srcs/sources_1/new/cache.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
