## ****************************************************************************
## ****************************************************************************
## Copyright SoC Design Research Group, All rights reserved.
## Electronics and Telecommunications Research Institute (ETRI)
##
## THESE DOCUMENTS CONTAIN CONFIDENTIAL INFORMATION AND KNOWLEDGE
## WHICH IS THE PROPERTY OF ETRI. NO PART OF THIS PUBLICATION IS
## TO BE USED FOR ANY OTHER PURPOSE, AND THESE ARE NOT TO BE
## REPRODUCED, COPIED, DISCLOSED, TRANSMITTED, STORED IN A RETRIEVAL
## SYSTEM OR TRANSLATED INTO ANY OTHER HUMAN OR COMPUTER LANGUAGE,
## IN ANY FORM, BY ANY MEANS, IN WHOLE OR IN PART, WITHOUT THE
## COMPLETE PRIOR WRITTEN PERMISSION OF ETRI.
## ****************************************************************************
## 2024-01-24 : Sukho Lee (shlee99@etri.re.kr)
## ****************************************************************************
## ****************************************************************************

##########
## JTAG ##
##########
#
set_property -dict { PACKAGE_PIN AU24   IOSTANDARD LVCMOS18 } [get_ports { pjtag_rtdo }]; 
set_property -dict { PACKAGE_PIN AU25   IOSTANDARD LVCMOS18 } [get_ports { pjtag_rtck }]; 
set_property -dict { PACKAGE_PIN AU23   IOSTANDARD LVCMOS18 } [get_ports { pjtag_rtdi }]; 
set_property -dict { PACKAGE_PIN AV24   IOSTANDARD LVCMOS18 } [get_ports { pjtag_rtms }]; 

set_property -dict { PACKAGE_PIN C17    IOSTANDARD LVCMOS33 } [get_ports { pjtag_rtrstnn }];  # not used

set_property PULLUP true [get_ports pjtag_rtck]
set_property PULLUP true [get_ports pjtag_rtdi]
set_property PULLUP true [get_ports pjtag_rtms]
set_property PULLUP true [get_ports pjtag_rtrstnn]

create_clock -period 100 -waveform {0 50} -name pjtag_rclk [get_ports pjtag_rtck]

set_input_delay -clock pjtag_rclk 25.000 [get_ports pjtag_rtdi]
set_input_delay -clock pjtag_rclk 25.000 [get_ports pjtag_rtms]
set_output_delay -clock pjtag_rclk 25.000 [get_ports pjtag_rtdo]
#

#PMOD_4 (Olimex JTAG) for Test
#set_property -dict { PACKAGE_PIN C21   IOSTANDARD LVCMOS33 } [get_ports { pjtag_rtdo }];
#set_property -dict { PACKAGE_PIN D19   IOSTANDARD LVCMOS33 } [get_ports { pjtag_rtck }];
#set_property -dict { PACKAGE_PIN B20   IOSTANDARD LVCMOS33 } [get_ports { pjtag_rtdi }];
#set_property -dict { PACKAGE_PIN B19   IOSTANDARD LVCMOS33 } [get_ports { pjtag_rtms }];
#set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets pjtag_rtck]

