INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Vivado/CPRE488_git/cpre488/Capture_PPM_simp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Capture_PPM_simp'
