

================================================================
== Vitis HLS Report for 'ByteCpy_118'
================================================================
* Date:           Wed Dec  7 16:29:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       57|  90.000 ns|  0.570 us|    9|   57|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- ByteCpy_label1  |        8|       56|         2|          -|          -|  4 ~ 28|        no|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     48|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     29|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|     77|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln117_5_fu_104_p2  |         +|   0|  0|  13|           5|           5|
    |add_ln117_6_fu_114_p2  |         +|   0|  0|  13|           5|           5|
    |add_ln117_fu_98_p2     |         +|   0|  0|  13|           5|           1|
    |icmp_ln116_fu_93_p2    |      icmp|   0|  0|   9|           5|           5|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  48|          20|          16|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    |idx_fu_32  |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  29|          6|    6|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |add_ln117_6_reg_158          |  5|   0|    5|          0|
    |ap_CS_fsm                    |  3|   0|    3|          0|
    |bytelen_offset_cast_reg_145  |  5|   0|    5|          0|
    |idx_fu_32                    |  5|   0|    5|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 18|   0|   18|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|     ByteCpy.118|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|     ByteCpy.118|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|     ByteCpy.118|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|     ByteCpy.118|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|     ByteCpy.118|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|     ByteCpy.118|  return value|
|dst_address0    |  out|    5|   ap_memory|             dst|         array|
|dst_ce0         |  out|    1|   ap_memory|             dst|         array|
|dst_we0         |  out|    1|   ap_memory|             dst|         array|
|dst_d0          |  out|    8|   ap_memory|             dst|         array|
|dst_offset      |   in|    5|     ap_none|      dst_offset|        scalar|
|src_address0    |  out|    5|   ap_memory|             src|         array|
|src_ce0         |  out|    1|   ap_memory|             src|         array|
|src_q0          |   in|    8|   ap_memory|             src|         array|
|src_offset      |   in|    5|     ap_none|      src_offset|        scalar|
|bytelen_offset  |   in|    4|     ap_none|  bytelen_offset|        scalar|
+----------------+-----+-----+------------+----------------+--------------+

