begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* Disassembly routines for TMS320C30 architecture    Copyright 1998, 1999, 2000 Free Software Foundation, Inc.    Contributed by Steven Haworth (steve@pm.cse.rmit.edu.au)     This program is free software; you can redistribute it and/or modify    it under the terms of the GNU General Public License as published by    the Free Software Foundation; either version 2 of the License, or    (at your option) any later version.     This program is distributed in the hope that it will be useful,    but WITHOUT ANY WARRANTY; without even the implied warranty of    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the    GNU General Public License for more details.     You should have received a copy of the GNU General Public License    along with this program; if not, write to the Free Software    Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA    02111-1307, USA.  */
end_comment

begin_include
include|#
directive|include
file|<errno.h>
end_include

begin_include
include|#
directive|include
file|<math.h>
end_include

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|"dis-asm.h"
end_include

begin_include
include|#
directive|include
file|"opcode/tic30.h"
end_include

begin_define
define|#
directive|define
name|NORMAL_INSN
value|1
end_define

begin_define
define|#
directive|define
name|PARALLEL_INSN
value|2
end_define

begin_comment
comment|/* Gets the type of instruction based on the top 2 or 3 bits of the    instruction word.  */
end_comment

begin_define
define|#
directive|define
name|GET_TYPE
parameter_list|(
name|insn
parameter_list|)
value|(insn& 0x80000000 ? insn& 0xC0000000 : insn& 0xE0000000)
end_define

begin_comment
comment|/* Instruction types.  */
end_comment

begin_define
define|#
directive|define
name|TWO_OPERAND_1
value|0x00000000
end_define

begin_define
define|#
directive|define
name|TWO_OPERAND_2
value|0x40000000
end_define

begin_define
define|#
directive|define
name|THREE_OPERAND
value|0x20000000
end_define

begin_define
define|#
directive|define
name|PAR_STORE
value|0xC0000000
end_define

begin_define
define|#
directive|define
name|MUL_ADDS
value|0x80000000
end_define

begin_define
define|#
directive|define
name|BRANCHES
value|0x60000000
end_define

begin_comment
comment|/* Specific instruction id bits.  */
end_comment

begin_define
define|#
directive|define
name|NORMAL_IDEN
value|0x1F800000
end_define

begin_define
define|#
directive|define
name|PAR_STORE_IDEN
value|0x3E000000
end_define

begin_define
define|#
directive|define
name|MUL_ADD_IDEN
value|0x2C000000
end_define

begin_define
define|#
directive|define
name|BR_IMM_IDEN
value|0x1F000000
end_define

begin_define
define|#
directive|define
name|BR_COND_IDEN
value|0x1C3F0000
end_define

begin_comment
comment|/* Addressing modes.  */
end_comment

begin_define
define|#
directive|define
name|AM_REGISTER
value|0x00000000
end_define

begin_define
define|#
directive|define
name|AM_DIRECT
value|0x00200000
end_define

begin_define
define|#
directive|define
name|AM_INDIRECT
value|0x00400000
end_define

begin_define
define|#
directive|define
name|AM_IMM
value|0x00600000
end_define

begin_define
define|#
directive|define
name|P_FIELD
value|0x03000000
end_define

begin_define
define|#
directive|define
name|REG_AR0
value|0x08
end_define

begin_define
define|#
directive|define
name|LDP_INSN
value|0x08700000
end_define

begin_comment
comment|/* TMS320C30 program counter for current instruction.  */
end_comment

begin_decl_stmt
specifier|static
name|unsigned
name|int
name|_pc
decl_stmt|;
end_decl_stmt

begin_struct
struct|struct
name|instruction
block|{
name|int
name|type
decl_stmt|;
name|template
modifier|*
name|tm
decl_stmt|;
name|partemplate
modifier|*
name|ptm
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
name|int
name|get_tic30_instruction
name|PARAMS
argument_list|(
operator|(
name|unsigned
name|long
operator|,
expr|struct
name|instruction
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|print_two_operand
name|PARAMS
argument_list|(
operator|(
name|disassemble_info
operator|*
operator|,
name|unsigned
name|long
operator|,
expr|struct
name|instruction
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|print_three_operand
name|PARAMS
argument_list|(
operator|(
name|disassemble_info
operator|*
operator|,
name|unsigned
name|long
operator|,
expr|struct
name|instruction
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|print_par_insn
name|PARAMS
argument_list|(
operator|(
name|disassemble_info
operator|*
operator|,
name|unsigned
name|long
operator|,
expr|struct
name|instruction
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|print_branch
name|PARAMS
argument_list|(
operator|(
name|disassemble_info
operator|*
operator|,
name|unsigned
name|long
operator|,
expr|struct
name|instruction
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|get_indirect_operand
name|PARAMS
argument_list|(
operator|(
name|unsigned
name|short
operator|,
name|int
operator|,
name|char
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|get_register_operand
name|PARAMS
argument_list|(
operator|(
name|unsigned
name|char
operator|,
name|char
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|cnvt_tmsfloat_ieee
name|PARAMS
argument_list|(
operator|(
name|unsigned
name|long
operator|,
name|int
operator|,
name|float
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_function
name|int
name|print_insn_tic30
parameter_list|(
name|pc
parameter_list|,
name|info
parameter_list|)
name|bfd_vma
name|pc
decl_stmt|;
name|disassemble_info
modifier|*
name|info
decl_stmt|;
block|{
name|unsigned
name|long
name|insn_word
decl_stmt|;
name|struct
name|instruction
name|insn
init|=
block|{
literal|0
block|,
name|NULL
block|,
name|NULL
block|}
decl_stmt|;
name|bfd_vma
name|bufaddr
init|=
name|pc
operator|-
name|info
operator|->
name|buffer_vma
decl_stmt|;
comment|/* Obtain the current instruction word from the buffer.  */
name|insn_word
operator|=
operator|(
operator|*
operator|(
name|info
operator|->
name|buffer
operator|+
name|bufaddr
operator|)
operator|<<
literal|24
operator|)
operator||
operator|(
operator|*
operator|(
name|info
operator|->
name|buffer
operator|+
name|bufaddr
operator|+
literal|1
operator|)
operator|<<
literal|16
operator|)
operator||
operator|(
operator|*
operator|(
name|info
operator|->
name|buffer
operator|+
name|bufaddr
operator|+
literal|2
operator|)
operator|<<
literal|8
operator|)
operator||
operator|*
operator|(
name|info
operator|->
name|buffer
operator|+
name|bufaddr
operator|+
literal|3
operator|)
expr_stmt|;
name|_pc
operator|=
name|pc
operator|/
literal|4
expr_stmt|;
comment|/* Get the instruction refered to by the current instruction word      and print it out based on its type.  */
if|if
condition|(
operator|!
name|get_tic30_instruction
argument_list|(
name|insn_word
argument_list|,
operator|&
name|insn
argument_list|)
condition|)
return|return
operator|-
literal|1
return|;
switch|switch
condition|(
name|GET_TYPE
argument_list|(
name|insn_word
argument_list|)
condition|)
block|{
case|case
name|TWO_OPERAND_1
case|:
case|case
name|TWO_OPERAND_2
case|:
if|if
condition|(
operator|!
name|print_two_operand
argument_list|(
name|info
argument_list|,
name|insn_word
argument_list|,
operator|&
name|insn
argument_list|)
condition|)
return|return
operator|-
literal|1
return|;
break|break;
case|case
name|THREE_OPERAND
case|:
if|if
condition|(
operator|!
name|print_three_operand
argument_list|(
name|info
argument_list|,
name|insn_word
argument_list|,
operator|&
name|insn
argument_list|)
condition|)
return|return
operator|-
literal|1
return|;
break|break;
case|case
name|PAR_STORE
case|:
case|case
name|MUL_ADDS
case|:
if|if
condition|(
operator|!
name|print_par_insn
argument_list|(
name|info
argument_list|,
name|insn_word
argument_list|,
operator|&
name|insn
argument_list|)
condition|)
return|return
operator|-
literal|1
return|;
break|break;
case|case
name|BRANCHES
case|:
if|if
condition|(
operator|!
name|print_branch
argument_list|(
name|info
argument_list|,
name|insn_word
argument_list|,
operator|&
name|insn
argument_list|)
condition|)
return|return
operator|-
literal|1
return|;
break|break;
block|}
return|return
literal|4
return|;
block|}
end_function

begin_function
name|int
name|get_tic30_instruction
parameter_list|(
name|insn_word
parameter_list|,
name|insn
parameter_list|)
name|unsigned
name|long
name|insn_word
decl_stmt|;
name|struct
name|instruction
modifier|*
name|insn
decl_stmt|;
block|{
switch|switch
condition|(
name|GET_TYPE
argument_list|(
name|insn_word
argument_list|)
condition|)
block|{
case|case
name|TWO_OPERAND_1
case|:
case|case
name|TWO_OPERAND_2
case|:
case|case
name|THREE_OPERAND
case|:
name|insn
operator|->
name|type
operator|=
name|NORMAL_INSN
expr_stmt|;
block|{
name|template
modifier|*
name|current_optab
init|=
operator|(
name|template
operator|*
operator|)
name|tic30_optab
decl_stmt|;
for|for
control|(
init|;
name|current_optab
operator|<
name|tic30_optab_end
condition|;
name|current_optab
operator|++
control|)
block|{
if|if
condition|(
name|GET_TYPE
argument_list|(
name|current_optab
operator|->
name|base_opcode
argument_list|)
operator|==
name|GET_TYPE
argument_list|(
name|insn_word
argument_list|)
condition|)
block|{
if|if
condition|(
name|current_optab
operator|->
name|operands
operator|==
literal|0
condition|)
block|{
if|if
condition|(
name|current_optab
operator|->
name|base_opcode
operator|==
name|insn_word
condition|)
block|{
name|insn
operator|->
name|tm
operator|=
name|current_optab
expr_stmt|;
break|break;
block|}
block|}
elseif|else
if|if
condition|(
operator|(
name|current_optab
operator|->
name|base_opcode
operator|&
name|NORMAL_IDEN
operator|)
operator|==
operator|(
name|insn_word
operator|&
name|NORMAL_IDEN
operator|)
condition|)
block|{
name|insn
operator|->
name|tm
operator|=
name|current_optab
expr_stmt|;
break|break;
block|}
block|}
block|}
block|}
break|break;
case|case
name|PAR_STORE
case|:
name|insn
operator|->
name|type
operator|=
name|PARALLEL_INSN
expr_stmt|;
block|{
name|partemplate
modifier|*
name|current_optab
init|=
operator|(
name|partemplate
operator|*
operator|)
name|tic30_paroptab
decl_stmt|;
for|for
control|(
init|;
name|current_optab
operator|<
name|tic30_paroptab_end
condition|;
name|current_optab
operator|++
control|)
block|{
if|if
condition|(
name|GET_TYPE
argument_list|(
name|current_optab
operator|->
name|base_opcode
argument_list|)
operator|==
name|GET_TYPE
argument_list|(
name|insn_word
argument_list|)
condition|)
block|{
if|if
condition|(
operator|(
name|current_optab
operator|->
name|base_opcode
operator|&
name|PAR_STORE_IDEN
operator|)
operator|==
operator|(
name|insn_word
operator|&
name|PAR_STORE_IDEN
operator|)
condition|)
block|{
name|insn
operator|->
name|ptm
operator|=
name|current_optab
expr_stmt|;
break|break;
block|}
block|}
block|}
block|}
break|break;
case|case
name|MUL_ADDS
case|:
name|insn
operator|->
name|type
operator|=
name|PARALLEL_INSN
expr_stmt|;
block|{
name|partemplate
modifier|*
name|current_optab
init|=
operator|(
name|partemplate
operator|*
operator|)
name|tic30_paroptab
decl_stmt|;
for|for
control|(
init|;
name|current_optab
operator|<
name|tic30_paroptab_end
condition|;
name|current_optab
operator|++
control|)
block|{
if|if
condition|(
name|GET_TYPE
argument_list|(
name|current_optab
operator|->
name|base_opcode
argument_list|)
operator|==
name|GET_TYPE
argument_list|(
name|insn_word
argument_list|)
condition|)
block|{
if|if
condition|(
operator|(
name|current_optab
operator|->
name|base_opcode
operator|&
name|MUL_ADD_IDEN
operator|)
operator|==
operator|(
name|insn_word
operator|&
name|MUL_ADD_IDEN
operator|)
condition|)
block|{
name|insn
operator|->
name|ptm
operator|=
name|current_optab
expr_stmt|;
break|break;
block|}
block|}
block|}
block|}
break|break;
case|case
name|BRANCHES
case|:
name|insn
operator|->
name|type
operator|=
name|NORMAL_INSN
expr_stmt|;
block|{
name|template
modifier|*
name|current_optab
init|=
operator|(
name|template
operator|*
operator|)
name|tic30_optab
decl_stmt|;
for|for
control|(
init|;
name|current_optab
operator|<
name|tic30_optab_end
condition|;
name|current_optab
operator|++
control|)
block|{
if|if
condition|(
name|GET_TYPE
argument_list|(
name|current_optab
operator|->
name|base_opcode
argument_list|)
operator|==
name|GET_TYPE
argument_list|(
name|insn_word
argument_list|)
condition|)
block|{
if|if
condition|(
name|current_optab
operator|->
name|operand_types
index|[
literal|0
index|]
operator|&
name|Imm24
condition|)
block|{
if|if
condition|(
operator|(
name|current_optab
operator|->
name|base_opcode
operator|&
name|BR_IMM_IDEN
operator|)
operator|==
operator|(
name|insn_word
operator|&
name|BR_IMM_IDEN
operator|)
condition|)
block|{
name|insn
operator|->
name|tm
operator|=
name|current_optab
expr_stmt|;
break|break;
block|}
block|}
elseif|else
if|if
condition|(
name|current_optab
operator|->
name|operands
operator|>
literal|0
condition|)
block|{
if|if
condition|(
operator|(
name|current_optab
operator|->
name|base_opcode
operator|&
name|BR_COND_IDEN
operator|)
operator|==
operator|(
name|insn_word
operator|&
name|BR_COND_IDEN
operator|)
condition|)
block|{
name|insn
operator|->
name|tm
operator|=
name|current_optab
expr_stmt|;
break|break;
block|}
block|}
else|else
block|{
if|if
condition|(
operator|(
name|current_optab
operator|->
name|base_opcode
operator|&
operator|(
name|BR_COND_IDEN
operator||
literal|0x00800000
operator|)
operator|)
operator|==
operator|(
name|insn_word
operator|&
operator|(
name|BR_COND_IDEN
operator||
literal|0x00800000
operator|)
operator|)
condition|)
block|{
name|insn
operator|->
name|tm
operator|=
name|current_optab
expr_stmt|;
break|break;
block|}
block|}
block|}
block|}
block|}
break|break;
default|default:
return|return
literal|0
return|;
block|}
return|return
literal|1
return|;
block|}
end_function

begin_function
name|int
name|print_two_operand
parameter_list|(
name|info
parameter_list|,
name|insn_word
parameter_list|,
name|insn
parameter_list|)
name|disassemble_info
modifier|*
name|info
decl_stmt|;
name|unsigned
name|long
name|insn_word
decl_stmt|;
name|struct
name|instruction
modifier|*
name|insn
decl_stmt|;
block|{
name|char
name|name
index|[
literal|12
index|]
decl_stmt|;
name|char
name|operand
index|[
literal|2
index|]
index|[
literal|13
index|]
init|=
block|{
block|{
literal|0
block|}
block|,
block|{
literal|0
block|}
block|}
decl_stmt|;
name|float
name|f_number
decl_stmt|;
if|if
condition|(
name|insn
operator|->
name|tm
operator|==
name|NULL
condition|)
return|return
literal|0
return|;
name|strcpy
argument_list|(
name|name
argument_list|,
name|insn
operator|->
name|tm
operator|->
name|name
argument_list|)
expr_stmt|;
if|if
condition|(
name|insn
operator|->
name|tm
operator|->
name|opcode_modifier
operator|==
name|AddressMode
condition|)
block|{
name|int
name|src_op
decl_stmt|,
name|dest_op
decl_stmt|;
comment|/* Determine whether instruction is a store or a normal instruction.  */
if|if
condition|(
operator|(
name|insn
operator|->
name|tm
operator|->
name|operand_types
index|[
literal|1
index|]
operator|&
operator|(
name|Direct
operator||
name|Indirect
operator|)
operator|)
operator|==
operator|(
name|Direct
operator||
name|Indirect
operator|)
condition|)
block|{
name|src_op
operator|=
literal|1
expr_stmt|;
name|dest_op
operator|=
literal|0
expr_stmt|;
block|}
else|else
block|{
name|src_op
operator|=
literal|0
expr_stmt|;
name|dest_op
operator|=
literal|1
expr_stmt|;
block|}
comment|/* Get the destination register.  */
if|if
condition|(
name|insn
operator|->
name|tm
operator|->
name|operands
operator|==
literal|2
condition|)
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x001F0000
operator|)
operator|>>
literal|16
argument_list|,
name|operand
index|[
name|dest_op
index|]
argument_list|)
expr_stmt|;
comment|/* Get the source operand based on addressing mode.  */
switch|switch
condition|(
name|insn_word
operator|&
name|AddressMode
condition|)
block|{
case|case
name|AM_REGISTER
case|:
comment|/* Check for the NOP instruction before getting the operand.  */
if|if
condition|(
operator|(
name|insn
operator|->
name|tm
operator|->
name|operand_types
index|[
literal|0
index|]
operator|&
name|NotReq
operator|)
operator|==
literal|0
condition|)
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000001F
operator|)
argument_list|,
name|operand
index|[
name|src_op
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
name|AM_DIRECT
case|:
name|sprintf
argument_list|(
name|operand
index|[
name|src_op
index|]
argument_list|,
literal|"@0x%lX"
argument_list|,
operator|(
name|insn_word
operator|&
literal|0x0000FFFF
operator|)
argument_list|)
expr_stmt|;
break|break;
case|case
name|AM_INDIRECT
case|:
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000FFFF
operator|)
argument_list|,
literal|2
argument_list|,
name|operand
index|[
name|src_op
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
name|AM_IMM
case|:
comment|/* Get the value of the immediate operand based on variable type.  */
switch|switch
condition|(
name|insn
operator|->
name|tm
operator|->
name|imm_arg_type
condition|)
block|{
case|case
name|Imm_Float
case|:
name|cnvt_tmsfloat_ieee
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000FFFF
operator|)
argument_list|,
literal|2
argument_list|,
operator|&
name|f_number
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|operand
index|[
name|src_op
index|]
argument_list|,
literal|"%2.2f"
argument_list|,
name|f_number
argument_list|)
expr_stmt|;
break|break;
case|case
name|Imm_SInt
case|:
name|sprintf
argument_list|(
name|operand
index|[
name|src_op
index|]
argument_list|,
literal|"%d"
argument_list|,
call|(
name|short
call|)
argument_list|(
name|insn_word
operator|&
literal|0x0000FFFF
argument_list|)
argument_list|)
expr_stmt|;
break|break;
case|case
name|Imm_UInt
case|:
name|sprintf
argument_list|(
name|operand
index|[
name|src_op
index|]
argument_list|,
literal|"%lu"
argument_list|,
operator|(
name|insn_word
operator|&
literal|0x0000FFFF
operator|)
argument_list|)
expr_stmt|;
break|break;
default|default:
return|return
literal|0
return|;
block|}
comment|/* Handle special case for LDP instruction.  */
if|if
condition|(
operator|(
name|insn_word
operator|&
literal|0xFFFFFF00
operator|)
operator|==
name|LDP_INSN
condition|)
block|{
name|strcpy
argument_list|(
name|name
argument_list|,
literal|"ldp"
argument_list|)
expr_stmt|;
name|sprintf
argument_list|(
name|operand
index|[
literal|0
index|]
argument_list|,
literal|"0x%06lX"
argument_list|,
operator|(
name|insn_word
operator|&
literal|0x000000FF
operator|)
operator|<<
literal|16
argument_list|)
expr_stmt|;
name|operand
index|[
literal|1
index|]
index|[
literal|0
index|]
operator|=
literal|'\0'
expr_stmt|;
block|}
block|}
block|}
comment|/* Handle case for stack and rotate instructions.  */
elseif|else
if|if
condition|(
name|insn
operator|->
name|tm
operator|->
name|operands
operator|==
literal|1
condition|)
block|{
if|if
condition|(
name|insn
operator|->
name|tm
operator|->
name|opcode_modifier
operator|==
name|StackOp
condition|)
block|{
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x001F0000
operator|)
operator|>>
literal|16
argument_list|,
name|operand
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
block|}
block|}
comment|/* Output instruction to stream.  */
name|info
operator|->
name|fprintf_func
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"   %s %s%c%s"
argument_list|,
name|name
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|0
index|]
condition|?
name|operand
index|[
literal|0
index|]
else|:
literal|""
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|0
index|]
condition|?
literal|','
else|:
literal|' '
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|0
index|]
condition|?
name|operand
index|[
literal|1
index|]
else|:
literal|""
argument_list|)
expr_stmt|;
return|return
literal|1
return|;
block|}
end_function

begin_function
name|int
name|print_three_operand
parameter_list|(
name|info
parameter_list|,
name|insn_word
parameter_list|,
name|insn
parameter_list|)
name|disassemble_info
modifier|*
name|info
decl_stmt|;
name|unsigned
name|long
name|insn_word
decl_stmt|;
name|struct
name|instruction
modifier|*
name|insn
decl_stmt|;
block|{
name|char
name|operand
index|[
literal|3
index|]
index|[
literal|13
index|]
init|=
block|{
block|{
literal|0
block|}
block|,
block|{
literal|0
block|}
block|,
block|{
literal|0
block|}
block|}
decl_stmt|;
if|if
condition|(
name|insn
operator|->
name|tm
operator|==
name|NULL
condition|)
return|return
literal|0
return|;
switch|switch
condition|(
name|insn_word
operator|&
name|AddressMode
condition|)
block|{
case|case
name|AM_REGISTER
case|:
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x000000FF
operator|)
argument_list|,
name|operand
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000FF00
operator|)
operator|>>
literal|8
argument_list|,
name|operand
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
name|AM_DIRECT
case|:
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x000000FF
operator|)
argument_list|,
name|operand
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000FF00
operator|)
operator|>>
literal|8
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
name|AM_INDIRECT
case|:
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x000000FF
operator|)
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000FF00
operator|)
operator|>>
literal|8
argument_list|,
name|operand
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
name|AM_IMM
case|:
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x000000FF
operator|)
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000FF00
operator|)
operator|>>
literal|8
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
break|break;
default|default:
return|return
literal|0
return|;
block|}
if|if
condition|(
name|insn
operator|->
name|tm
operator|->
name|operands
operator|==
literal|3
condition|)
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x001F0000
operator|)
operator|>>
literal|16
argument_list|,
name|operand
index|[
literal|2
index|]
argument_list|)
expr_stmt|;
name|info
operator|->
name|fprintf_func
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"   %s %s,%s%c%s"
argument_list|,
name|insn
operator|->
name|tm
operator|->
name|name
argument_list|,
name|operand
index|[
literal|0
index|]
argument_list|,
name|operand
index|[
literal|1
index|]
argument_list|,
name|operand
index|[
literal|2
index|]
index|[
literal|0
index|]
condition|?
literal|','
else|:
literal|' '
argument_list|,
name|operand
index|[
literal|2
index|]
index|[
literal|0
index|]
condition|?
name|operand
index|[
literal|2
index|]
else|:
literal|""
argument_list|)
expr_stmt|;
return|return
literal|1
return|;
block|}
end_function

begin_function
name|int
name|print_par_insn
parameter_list|(
name|info
parameter_list|,
name|insn_word
parameter_list|,
name|insn
parameter_list|)
name|disassemble_info
modifier|*
name|info
decl_stmt|;
name|unsigned
name|long
name|insn_word
decl_stmt|;
name|struct
name|instruction
modifier|*
name|insn
decl_stmt|;
block|{
name|size_t
name|i
decl_stmt|,
name|len
decl_stmt|;
name|char
modifier|*
name|name1
decl_stmt|,
modifier|*
name|name2
decl_stmt|;
name|char
name|operand
index|[
literal|2
index|]
index|[
literal|3
index|]
index|[
literal|13
index|]
init|=
block|{
block|{
block|{
literal|0
block|}
block|,
block|{
literal|0
block|}
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
block|{
literal|0
block|}
block|,
block|{
literal|0
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
if|if
condition|(
name|insn
operator|->
name|ptm
operator|==
name|NULL
condition|)
return|return
literal|0
return|;
comment|/* Parse out the names of each of the parallel instructions from the      q_insn1_insn2 format.  */
name|name1
operator|=
operator|(
name|char
operator|*
operator|)
name|strdup
argument_list|(
name|insn
operator|->
name|ptm
operator|->
name|name
operator|+
literal|2
argument_list|)
expr_stmt|;
name|name2
operator|=
literal|""
expr_stmt|;
name|len
operator|=
name|strlen
argument_list|(
name|name1
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|len
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
name|name1
index|[
name|i
index|]
operator|==
literal|'_'
condition|)
block|{
name|name2
operator|=
operator|&
name|name1
index|[
name|i
operator|+
literal|1
index|]
expr_stmt|;
name|name1
index|[
name|i
index|]
operator|=
literal|'\0'
expr_stmt|;
break|break;
block|}
block|}
comment|/* Get the operands of the instruction based on the operand order.  */
switch|switch
condition|(
name|insn
operator|->
name|ptm
operator|->
name|oporder
condition|)
block|{
case|case
name|OO_4op1
case|:
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x000000FF
operator|)
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000FF00
operator|)
operator|>>
literal|8
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|16
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|22
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
name|OO_4op2
case|:
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x000000FF
operator|)
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000FF00
operator|)
operator|>>
literal|8
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|19
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|22
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
name|OO_4op3
case|:
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x000000FF
operator|)
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000FF00
operator|)
operator|>>
literal|8
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|16
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|22
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
name|OO_5op1
case|:
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x000000FF
operator|)
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000FF00
operator|)
operator|>>
literal|8
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|16
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|19
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|22
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|2
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
name|OO_5op2
case|:
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x000000FF
operator|)
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000FF00
operator|)
operator|>>
literal|8
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|16
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|19
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|22
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|2
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
name|OO_PField
case|:
if|if
condition|(
name|insn_word
operator|&
literal|0x00800000
condition|)
name|get_register_operand
argument_list|(
literal|0x01
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|2
index|]
argument_list|)
expr_stmt|;
else|else
name|get_register_operand
argument_list|(
literal|0x00
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|2
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
name|insn_word
operator|&
literal|0x00400000
condition|)
name|get_register_operand
argument_list|(
literal|0x03
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|2
index|]
argument_list|)
expr_stmt|;
else|else
name|get_register_operand
argument_list|(
literal|0x02
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|2
index|]
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|insn_word
operator|&
name|P_FIELD
condition|)
block|{
case|case
literal|0x00000000
case|:
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x000000FF
operator|)
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000FF00
operator|)
operator|>>
literal|8
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|16
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|19
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x01000000
case|:
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x000000FF
operator|)
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000FF00
operator|)
operator|>>
literal|8
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|16
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|19
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x02000000
case|:
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x000000FF
operator|)
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000FF00
operator|)
operator|>>
literal|8
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|16
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|19
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x03000000
case|:
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x000000FF
operator|)
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|get_indirect_operand
argument_list|(
operator|(
name|insn_word
operator|&
literal|0x0000FF00
operator|)
operator|>>
literal|8
argument_list|,
literal|1
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|16
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|get_register_operand
argument_list|(
operator|(
name|insn_word
operator|>>
literal|19
operator|)
operator|&
literal|0x07
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
break|break;
block|}
break|break;
default|default:
return|return
literal|0
return|;
block|}
name|info
operator|->
name|fprintf_func
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"   %s %s,%s%c%s"
argument_list|,
name|name1
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|0
index|]
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|1
index|]
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|2
index|]
index|[
literal|0
index|]
condition|?
literal|','
else|:
literal|' '
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|2
index|]
index|[
literal|0
index|]
condition|?
name|operand
index|[
literal|0
index|]
index|[
literal|2
index|]
else|:
literal|""
argument_list|)
expr_stmt|;
name|info
operator|->
name|fprintf_func
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"\n\t\t\t|| %s %s,%s%c%s"
argument_list|,
name|name2
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|0
index|]
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|1
index|]
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|2
index|]
index|[
literal|0
index|]
condition|?
literal|','
else|:
literal|' '
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|2
index|]
index|[
literal|0
index|]
condition|?
name|operand
index|[
literal|1
index|]
index|[
literal|2
index|]
else|:
literal|""
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|name1
argument_list|)
expr_stmt|;
return|return
literal|1
return|;
block|}
end_function

begin_function
name|int
name|print_branch
parameter_list|(
name|info
parameter_list|,
name|insn_word
parameter_list|,
name|insn
parameter_list|)
name|disassemble_info
modifier|*
name|info
decl_stmt|;
name|unsigned
name|long
name|insn_word
decl_stmt|;
name|struct
name|instruction
modifier|*
name|insn
decl_stmt|;
block|{
name|char
name|operand
index|[
literal|2
index|]
index|[
literal|13
index|]
init|=
block|{
block|{
literal|0
block|}
block|,
block|{
literal|0
block|}
block|}
decl_stmt|;
name|unsigned
name|long
name|address
decl_stmt|;
name|int
name|print_label
init|=
literal|0
decl_stmt|;
if|if
condition|(
name|insn
operator|->
name|tm
operator|==
name|NULL
condition|)
return|return
literal|0
return|;
comment|/* Get the operands for 24-bit immediate jumps.  */
if|if
condition|(
name|insn
operator|->
name|tm
operator|->
name|operand_types
index|[
literal|0
index|]
operator|&
name|Imm24
condition|)
block|{
name|address
operator|=
name|insn_word
operator|&
literal|0x00FFFFFF
expr_stmt|;
name|sprintf
argument_list|(
name|operand
index|[
literal|0
index|]
argument_list|,
literal|"0x%lX"
argument_list|,
name|address
argument_list|)
expr_stmt|;
name|print_label
operator|=
literal|1
expr_stmt|;
block|}
comment|/* Get the operand for the trap instruction.  */
elseif|else
if|if
condition|(
name|insn
operator|->
name|tm
operator|->
name|operand_types
index|[
literal|0
index|]
operator|&
name|IVector
condition|)
block|{
name|address
operator|=
name|insn_word
operator|&
literal|0x0000001F
expr_stmt|;
name|sprintf
argument_list|(
name|operand
index|[
literal|0
index|]
argument_list|,
literal|"0x%lX"
argument_list|,
name|address
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|address
operator|=
name|insn_word
operator|&
literal|0x0000FFFF
expr_stmt|;
comment|/* Get the operands for the DB instructions.  */
if|if
condition|(
name|insn
operator|->
name|tm
operator|->
name|operands
operator|==
literal|2
condition|)
block|{
name|get_register_operand
argument_list|(
operator|(
operator|(
name|insn_word
operator|&
literal|0x01C00000
operator|)
operator|>>
literal|22
operator|)
operator|+
name|REG_AR0
argument_list|,
name|operand
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
name|insn_word
operator|&
name|PCRel
condition|)
block|{
name|sprintf
argument_list|(
name|operand
index|[
literal|1
index|]
argument_list|,
literal|"%d"
argument_list|,
operator|(
name|short
operator|)
name|address
argument_list|)
expr_stmt|;
name|print_label
operator|=
literal|1
expr_stmt|;
block|}
else|else
name|get_register_operand
argument_list|(
name|insn_word
operator|&
literal|0x0000001F
argument_list|,
name|operand
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
block|}
comment|/* Get the operands for the standard branches.  */
elseif|else
if|if
condition|(
name|insn
operator|->
name|tm
operator|->
name|operands
operator|==
literal|1
condition|)
block|{
if|if
condition|(
name|insn_word
operator|&
name|PCRel
condition|)
block|{
name|address
operator|=
operator|(
name|short
operator|)
name|address
expr_stmt|;
name|sprintf
argument_list|(
name|operand
index|[
literal|0
index|]
argument_list|,
literal|"%ld"
argument_list|,
name|address
argument_list|)
expr_stmt|;
name|print_label
operator|=
literal|1
expr_stmt|;
block|}
else|else
name|get_register_operand
argument_list|(
name|insn_word
operator|&
literal|0x0000001F
argument_list|,
name|operand
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
block|}
block|}
name|info
operator|->
name|fprintf_func
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"   %s %s%c%s"
argument_list|,
name|insn
operator|->
name|tm
operator|->
name|name
argument_list|,
name|operand
index|[
literal|0
index|]
index|[
literal|0
index|]
condition|?
name|operand
index|[
literal|0
index|]
else|:
literal|""
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|0
index|]
condition|?
literal|','
else|:
literal|' '
argument_list|,
name|operand
index|[
literal|1
index|]
index|[
literal|0
index|]
condition|?
name|operand
index|[
literal|1
index|]
else|:
literal|""
argument_list|)
expr_stmt|;
comment|/* Print destination of branch in relation to current symbol.  */
if|if
condition|(
name|print_label
operator|&&
name|info
operator|->
name|symbols
condition|)
block|{
name|asymbol
modifier|*
name|sym
init|=
operator|*
name|info
operator|->
name|symbols
decl_stmt|;
if|if
condition|(
operator|(
name|insn
operator|->
name|tm
operator|->
name|opcode_modifier
operator|==
name|PCRel
operator|)
operator|&&
operator|(
name|insn_word
operator|&
name|PCRel
operator|)
condition|)
block|{
name|address
operator|=
operator|(
name|_pc
operator|+
literal|1
operator|+
operator|(
name|short
operator|)
name|address
operator|)
operator|-
operator|(
operator|(
name|sym
operator|->
name|section
operator|->
name|vma
operator|+
name|sym
operator|->
name|value
operator|)
operator|/
literal|4
operator|)
expr_stmt|;
comment|/* Check for delayed instruction, if so adjust destination.  */
if|if
condition|(
name|insn_word
operator|&
literal|0x00200000
condition|)
name|address
operator|+=
literal|2
expr_stmt|;
block|}
else|else
block|{
name|address
operator|-=
operator|(
operator|(
name|sym
operator|->
name|section
operator|->
name|vma
operator|+
name|sym
operator|->
name|value
operator|)
operator|/
literal|4
operator|)
expr_stmt|;
block|}
if|if
condition|(
name|address
operator|==
literal|0
condition|)
name|info
operator|->
name|fprintf_func
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"<%s>"
argument_list|,
name|sym
operator|->
name|name
argument_list|)
expr_stmt|;
else|else
name|info
operator|->
name|fprintf_func
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"<%s %c %d>"
argument_list|,
name|sym
operator|->
name|name
argument_list|,
operator|(
operator|(
name|short
operator|)
name|address
operator|<
literal|0
operator|)
condition|?
literal|'-'
else|:
literal|'+'
argument_list|,
name|abs
argument_list|(
name|address
argument_list|)
argument_list|)
expr_stmt|;
block|}
return|return
literal|1
return|;
block|}
end_function

begin_function
name|int
name|get_indirect_operand
parameter_list|(
name|fragment
parameter_list|,
name|size
parameter_list|,
name|buffer
parameter_list|)
name|unsigned
name|short
name|fragment
decl_stmt|;
name|int
name|size
decl_stmt|;
name|char
modifier|*
name|buffer
decl_stmt|;
block|{
name|unsigned
name|char
name|mod
decl_stmt|;
name|unsigned
name|arnum
decl_stmt|;
name|unsigned
name|char
name|disp
decl_stmt|;
if|if
condition|(
name|buffer
operator|==
name|NULL
condition|)
return|return
literal|0
return|;
comment|/* Determine which bits identify the sections of the indirect      operand based on the size in bytes.  */
switch|switch
condition|(
name|size
condition|)
block|{
case|case
literal|1
case|:
name|mod
operator|=
operator|(
name|fragment
operator|&
literal|0x00F8
operator|)
operator|>>
literal|3
expr_stmt|;
name|arnum
operator|=
operator|(
name|fragment
operator|&
literal|0x0007
operator|)
expr_stmt|;
name|disp
operator|=
literal|0
expr_stmt|;
break|break;
case|case
literal|2
case|:
name|mod
operator|=
operator|(
name|fragment
operator|&
literal|0xF800
operator|)
operator|>>
literal|11
expr_stmt|;
name|arnum
operator|=
operator|(
name|fragment
operator|&
literal|0x0700
operator|)
operator|>>
literal|8
expr_stmt|;
name|disp
operator|=
operator|(
name|fragment
operator|&
literal|0x00FF
operator|)
expr_stmt|;
break|break;
default|default:
return|return
literal|0
return|;
block|}
block|{
specifier|const
name|ind_addr_type
modifier|*
name|current_ind
init|=
name|tic30_indaddr_tab
decl_stmt|;
for|for
control|(
init|;
name|current_ind
operator|<
name|tic30_indaddrtab_end
condition|;
name|current_ind
operator|++
control|)
block|{
if|if
condition|(
name|current_ind
operator|->
name|modfield
operator|==
name|mod
condition|)
block|{
if|if
condition|(
name|current_ind
operator|->
name|displacement
operator|==
name|IMPLIED_DISP
operator|&&
name|size
operator|==
literal|2
condition|)
block|{
continue|continue;
block|}
else|else
block|{
name|size_t
name|i
decl_stmt|,
name|len
decl_stmt|;
name|int
name|bufcnt
decl_stmt|;
name|len
operator|=
name|strlen
argument_list|(
name|current_ind
operator|->
name|syntax
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
operator|,
name|bufcnt
operator|=
literal|0
init|;
name|i
operator|<
name|len
condition|;
name|i
operator|++
operator|,
name|bufcnt
operator|++
control|)
block|{
name|buffer
index|[
name|bufcnt
index|]
operator|=
name|current_ind
operator|->
name|syntax
index|[
name|i
index|]
expr_stmt|;
if|if
condition|(
name|buffer
index|[
name|bufcnt
operator|-
literal|1
index|]
operator|==
literal|'a'
operator|&&
name|buffer
index|[
name|bufcnt
index|]
operator|==
literal|'r'
condition|)
name|buffer
index|[
operator|++
name|bufcnt
index|]
operator|=
name|arnum
operator|+
literal|'0'
expr_stmt|;
if|if
condition|(
name|buffer
index|[
name|bufcnt
index|]
operator|==
literal|'('
operator|&&
name|current_ind
operator|->
name|displacement
operator|==
name|DISP_REQUIRED
condition|)
block|{
name|sprintf
argument_list|(
operator|&
name|buffer
index|[
name|bufcnt
operator|+
literal|1
index|]
argument_list|,
literal|"%u"
argument_list|,
name|disp
argument_list|)
expr_stmt|;
name|bufcnt
operator|+=
name|strlen
argument_list|(
operator|&
name|buffer
index|[
name|bufcnt
operator|+
literal|1
index|]
argument_list|)
expr_stmt|;
block|}
block|}
name|buffer
index|[
name|bufcnt
operator|+
literal|1
index|]
operator|=
literal|'\0'
expr_stmt|;
break|break;
block|}
block|}
block|}
block|}
return|return
literal|1
return|;
block|}
end_function

begin_function
name|int
name|get_register_operand
parameter_list|(
name|fragment
parameter_list|,
name|buffer
parameter_list|)
name|unsigned
name|char
name|fragment
decl_stmt|;
name|char
modifier|*
name|buffer
decl_stmt|;
block|{
specifier|const
name|reg
modifier|*
name|current_reg
init|=
name|tic30_regtab
decl_stmt|;
if|if
condition|(
name|buffer
operator|==
name|NULL
condition|)
return|return
literal|0
return|;
for|for
control|(
init|;
name|current_reg
operator|<
name|tic30_regtab_end
condition|;
name|current_reg
operator|++
control|)
block|{
if|if
condition|(
operator|(
name|fragment
operator|&
literal|0x1F
operator|)
operator|==
name|current_reg
operator|->
name|opcode
condition|)
block|{
name|strcpy
argument_list|(
name|buffer
argument_list|,
name|current_reg
operator|->
name|name
argument_list|)
expr_stmt|;
return|return
literal|1
return|;
block|}
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
name|int
name|cnvt_tmsfloat_ieee
parameter_list|(
name|tmsfloat
parameter_list|,
name|size
parameter_list|,
name|ieeefloat
parameter_list|)
name|unsigned
name|long
name|tmsfloat
decl_stmt|;
name|int
name|size
decl_stmt|;
name|float
modifier|*
name|ieeefloat
decl_stmt|;
block|{
name|unsigned
name|long
name|exp
decl_stmt|,
name|sign
decl_stmt|,
name|mant
decl_stmt|;
if|if
condition|(
name|size
operator|==
literal|2
condition|)
block|{
if|if
condition|(
operator|(
name|tmsfloat
operator|&
literal|0x0000F000
operator|)
operator|==
literal|0x00008000
condition|)
name|tmsfloat
operator|=
literal|0x80000000
expr_stmt|;
else|else
block|{
name|tmsfloat
operator|<<=
literal|16
expr_stmt|;
name|tmsfloat
operator|=
operator|(
name|long
operator|)
name|tmsfloat
operator|>>
literal|4
expr_stmt|;
block|}
block|}
name|exp
operator|=
name|tmsfloat
operator|&
literal|0xFF000000
expr_stmt|;
if|if
condition|(
name|exp
operator|==
literal|0x80000000
condition|)
block|{
operator|*
name|ieeefloat
operator|=
literal|0.0
expr_stmt|;
return|return
literal|1
return|;
block|}
name|exp
operator|+=
literal|0x7F000000
expr_stmt|;
name|sign
operator|=
operator|(
name|tmsfloat
operator|&
literal|0x00800000
operator|)
operator|<<
literal|8
expr_stmt|;
name|mant
operator|=
name|tmsfloat
operator|&
literal|0x007FFFFF
expr_stmt|;
if|if
condition|(
name|exp
operator|==
literal|0xFF000000
condition|)
block|{
if|if
condition|(
name|mant
operator|==
literal|0
condition|)
operator|*
name|ieeefloat
operator|=
name|ERANGE
expr_stmt|;
if|if
condition|(
name|sign
operator|==
literal|0
condition|)
operator|*
name|ieeefloat
operator|=
literal|1.0
operator|/
literal|0.0
expr_stmt|;
else|else
operator|*
name|ieeefloat
operator|=
operator|-
literal|1.0
operator|/
literal|0.0
expr_stmt|;
return|return
literal|1
return|;
block|}
name|exp
operator|>>=
literal|1
expr_stmt|;
if|if
condition|(
name|sign
condition|)
block|{
name|mant
operator|=
operator|(
operator|~
name|mant
operator|)
operator|&
literal|0x007FFFFF
expr_stmt|;
name|mant
operator|+=
literal|1
expr_stmt|;
name|exp
operator|+=
name|mant
operator|&
literal|0x00800000
expr_stmt|;
name|exp
operator|&=
literal|0x7F800000
expr_stmt|;
name|mant
operator|&=
literal|0x007FFFFF
expr_stmt|;
block|}
if|if
condition|(
name|tmsfloat
operator|==
literal|0x80000000
condition|)
name|sign
operator|=
name|mant
operator|=
name|exp
operator|=
literal|0
expr_stmt|;
name|tmsfloat
operator|=
name|sign
operator||
name|exp
operator||
name|mant
expr_stmt|;
operator|*
name|ieeefloat
operator|=
operator|*
operator|(
operator|(
name|float
operator|*
operator|)
operator|&
name|tmsfloat
operator|)
expr_stmt|;
return|return
literal|1
return|;
block|}
end_function

end_unit

