{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655746551119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655746551121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 18:35:50 2022 " "Processing started: Mon Jun 20 18:35:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655746551121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1655746551121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_sta DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1655746551122 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1655746551161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1655746551434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1655746551434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746551472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746551472 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1655746552068 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6kh1 " "Entity dcfifo_6kh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_isj1 " "Entity dcfifo_isj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655746552335 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1655746552335 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_D8M_VIP.SDC " "Reading SDC File: 'DE10_LITE_D8M_VIP.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1655746552664 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1655746552668 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1655746552668 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1655746552668 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1655746552668 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655746552668 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1655746552669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_D8M_VIP.SDC 80 clk_vga_ext clock " "Ignored filter at DE10_LITE_D8M_VIP.SDC(80): clk_vga_ext could not be matched with a clock" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_LITE_D8M_VIP.SDC 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_LITE_D8M_VIP.SDC(80): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\] " "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552670 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_LITE_D8M_VIP.SDC 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_LITE_D8M_VIP.SDC(81): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\] " "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552670 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552670 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.sdc " "Reading SDC File: '/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1655746552671 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: '/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1655746552692 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Timing Analyzer" 0 0 1655746552705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552734 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552734 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552739 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552744 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552749 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552751 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552754 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552754 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552757 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552757 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552760 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552763 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552763 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552766 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552766 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552768 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552771 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552774 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552777 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552779 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552782 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552785 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552787 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552790 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552790 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552793 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552793 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552795 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552795 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552798 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552798 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552798 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552801 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552803 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552806 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552809 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552812 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552814 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552814 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552817 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552822 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552825 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552830 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552832 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552835 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552835 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552838 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552838 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552840 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552843 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552846 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552846 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1655746552848 ""}  } { { "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1655746552848 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1655746552849 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1655746552857 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.sdc " "Synopsys Design Constraints File file not found: '/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1655746552891 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc " "Synopsys Design Constraints File file not found: '/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1655746552891 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Synopsys Design Constraints File file not found: '/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1655746552891 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: '/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1655746552891 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket " "Node: Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END is being clocked by Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655746552929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655746552929 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP181_AVALON_ST_OUTPUT:dout|startofpacket"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21 Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21 is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655746552930 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655746552930 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARDUINO_IO\[6\] " "Node: ARDUINO_IO\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|SPI_Slave:spi_slave_1\|TX_bit_count\[2\] ARDUINO_IO\[6\] " "Register Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|SPI_Slave:spi_slave_1\|TX_bit_count\[2\] is being clocked by ARDUINO_IO\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655746552930 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655746552930 "|DE10_LITE_D8M_VIP|ARDUINO_IO[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655746552930 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655746552930 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1655746552950 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1655746552950 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655746553084 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1655746553087 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655746553102 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1655746553272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.390 " "Worst-case setup slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.390               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.931               0.000 clk_dram_ext  " "    3.931               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.258               0.000 MAX10_CLK1_50  " "    6.258               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.103               0.000 MAX10_CLK2_50  " "    9.103               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.577               0.000 MIPI_PIXEL_CLK  " "   10.577               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.757               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   29.757               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.935               0.000 altera_reserved_tck  " "   43.935               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746553419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.237 " "Worst-case hold slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 MAX10_CLK1_50  " "    0.237               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.258               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 altera_reserved_tck  " "    0.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.341               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 MAX10_CLK2_50  " "    0.348               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 MIPI_PIXEL_CLK  " "    0.378               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.188               0.000 clk_dram_ext  " "    2.188               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746553586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.072 " "Worst-case recovery slack is 4.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.072               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    4.072               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.172               0.000 MAX10_CLK1_50  " "    4.172               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.235               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    5.235               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.724               0.000 MIPI_PIXEL_CLK  " "   36.724               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.181               0.000 altera_reserved_tck  " "   48.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746553649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.931 " "Worst-case removal slack is 0.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.931               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.931               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.968               0.000 MAX10_CLK1_50  " "    0.968               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.104               0.000 altera_reserved_tck  " "    1.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.906               0.000 MIPI_PIXEL_CLK  " "    1.906               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.224               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    2.224               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746553686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.678 " "Worst-case minimum pulse width slack is 4.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.678               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    4.678               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.853               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.853               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 clk_dram_ext  " "    5.790               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.442               0.000 MAX10_CLK1_50  " "    9.442               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.662               0.000 MAX10_CLK2_50  " "    9.662               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.540               0.000 MIPI_PIXEL_CLK  " "   19.540               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.703               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   19.703               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.628               0.000 altera_reserved_tck  " "   49.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746553694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746553694 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 81 synchronizer chains. " "Report Metastability: Found 81 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746553767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746553767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 81 " "Number of Synchronizer Chains Found: 81" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746553767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746553767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746553767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.503 ns " "Worst Case Available Settling Time: 11.503 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746553767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746553767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746553767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746553767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746553767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746553767 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655746553767 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655746553771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655746553810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655746556670 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket " "Node: Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END is being clocked by Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655746557351 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655746557351 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP181_AVALON_ST_OUTPUT:dout|startofpacket"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21 Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21 is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655746557351 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655746557351 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARDUINO_IO\[6\] " "Node: ARDUINO_IO\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|SPI_Slave:spi_slave_1\|TX_bit_count\[2\] ARDUINO_IO\[6\] " "Register Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|SPI_Slave:spi_slave_1\|TX_bit_count\[2\] is being clocked by ARDUINO_IO\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655746557351 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655746557351 "|DE10_LITE_D8M_VIP|ARDUINO_IO[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655746557351 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655746557351 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1655746557371 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1655746557371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655746557372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.189 " "Worst-case setup slack is 1.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.189               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    1.189               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.045               0.000 clk_dram_ext  " "    4.045               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.428               0.000 MAX10_CLK1_50  " "    7.428               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.571               0.000 MAX10_CLK2_50  " "    9.571               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.273               0.000 MIPI_PIXEL_CLK  " "   11.273               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.547               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   30.547               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.472               0.000 altera_reserved_tck  " "   44.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746557614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 MAX10_CLK1_50  " "    0.243               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.258               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.306               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 MAX10_CLK2_50  " "    0.312               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 MIPI_PIXEL_CLK  " "    0.338               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.135               0.000 clk_dram_ext  " "    2.135               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746557695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.327 " "Worst-case recovery slack is 4.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.327               0.000 MAX10_CLK1_50  " "    4.327               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.640               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    4.640               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.634               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    5.634               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.919               0.000 MIPI_PIXEL_CLK  " "   36.919               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.342               0.000 altera_reserved_tck  " "   48.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746557730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.856 " "Worst-case removal slack is 0.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.856               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 MAX10_CLK1_50  " "    0.892               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 altera_reserved_tck  " "    1.025               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.711               0.000 MIPI_PIXEL_CLK  " "    1.711               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.030               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    2.030               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746557763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.687 " "Worst-case minimum pulse width slack is 4.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.687               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    4.687               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.876               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.876               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 clk_dram_ext  " "    5.790               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.456               0.000 MAX10_CLK1_50  " "    9.456               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.668               0.000 MAX10_CLK2_50  " "    9.668               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.607               0.000 MIPI_PIXEL_CLK  " "   19.607               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.698               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   19.698               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.649               0.000 altera_reserved_tck  " "   49.649               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746557772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746557772 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 81 synchronizer chains. " "Report Metastability: Found 81 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746557842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746557842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 81 " "Number of Synchronizer Chains Found: 81" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746557842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746557842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746557842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.228 ns " "Worst Case Available Settling Time: 12.228 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746557842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746557842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746557842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746557842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746557842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746557842 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655746557842 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655746557846 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket " "Node: Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END is being clocked by Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP181_AVALON_ST_OUTPUT:dout\|startofpacket" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655746558262 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655746558262 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP181_AVALON_ST_OUTPUT:dout|startofpacket"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21 Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21 is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655746558262 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655746558262 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARDUINO_IO\[6\] " "Node: ARDUINO_IO\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|SPI_Slave:spi_slave_1\|TX_bit_count\[2\] ARDUINO_IO\[6\] " "Register Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|SPI_Slave:spi_slave_1\|TX_bit_count\[2\] is being clocked by ARDUINO_IO\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655746558263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655746558263 "|DE10_LITE_D8M_VIP|ARDUINO_IO[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655746558263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655746558263 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1655746558285 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1655746558285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655746558286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.002 " "Worst-case setup slack is 4.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.002               0.000 clk_dram_ext  " "    4.002               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.072               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    4.072               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.418               0.000 MAX10_CLK2_50  " "   11.418               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.790               0.000 MIPI_PIXEL_CLK  " "   12.790               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.816               0.000 MAX10_CLK1_50  " "   13.816               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.594               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   35.594               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.628               0.000 altera_reserved_tck  " "   47.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746558384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.090 " "Worst-case hold slack is 0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 MAX10_CLK1_50  " "    0.090               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.101               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.120               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 MIPI_PIXEL_CLK  " "    0.142               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 MAX10_CLK2_50  " "    0.152               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.844               0.000 clk_dram_ext  " "    1.844               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746558469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.899 " "Worst-case recovery slack is 6.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.899               0.000 MAX10_CLK1_50  " "    6.899               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.152               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    7.152               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.577               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    7.577               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.504               0.000 MIPI_PIXEL_CLK  " "   38.504               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.435               0.000 altera_reserved_tck  " "   49.435               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746558504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.405 " "Worst-case removal slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.405               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 MAX10_CLK1_50  " "    0.422               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 altera_reserved_tck  " "    0.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844               0.000 MIPI_PIXEL_CLK  " "    0.844               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.952               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.952               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746558537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 clk_dram_ext  " "    2.000               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.000               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.713               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    4.713               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.263               0.000 MAX10_CLK1_50  " "    9.263               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.332               0.000 MAX10_CLK2_50  " "    9.332               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.188               0.000 MIPI_PIXEL_CLK  " "   19.188               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.729               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   19.729               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.416               0.000 altera_reserved_tck  " "   49.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655746558546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655746558546 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 81 synchronizer chains. " "Report Metastability: Found 81 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746558610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746558610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 81 " "Number of Synchronizer Chains Found: 81" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746558610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746558610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746558610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.313 ns " "Worst Case Available Settling Time: 16.313 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746558610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746558610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746558610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746558610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746558610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655746558610 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655746558610 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655746559617 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655746559619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 100 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1183 " "Peak virtual memory: 1183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655746559740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 18:35:59 2022 " "Processing ended: Mon Jun 20 18:35:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655746559740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655746559740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655746559740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655746559740 ""}
