{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654792609954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654792609954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 11:36:49 2022 " "Processing started: Thu Jun 09 11:36:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654792609954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654792609954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654792609956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654792610728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654792610728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654792621672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654792621672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654792621750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 regfile.sv(12) " "Verilog HDL assignment warning at regfile.sv(12): truncated value with size 8 to match size of target (3)" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654792621763 "|regfile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 regfile.sv(13) " "Verilog HDL assignment warning at regfile.sv(13): truncated value with size 8 to match size of target (3)" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654792621764 "|regfile"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "regfile.sv(15) " "Verilog HDL or VHDL warning at the regfile.sv(15): index expression is not wide enough to address all of the elements in the array" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 15 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1654792621765 "|regfile"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "regfile.sv(16) " "Verilog HDL or VHDL warning at the regfile.sv(16): index expression is not wide enough to address all of the elements in the array" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 16 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1654792621768 "|regfile"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q1\[3\] GND " "Pin \"q1\[3\]\" is stuck at GND" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654792622762 "|regfile|q1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1\[4\] GND " "Pin \"q1\[4\]\" is stuck at GND" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654792622762 "|regfile|q1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1\[5\] GND " "Pin \"q1\[5\]\" is stuck at GND" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654792622762 "|regfile|q1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1\[6\] GND " "Pin \"q1\[6\]\" is stuck at GND" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654792622762 "|regfile|q1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1\[7\] GND " "Pin \"q1\[7\]\" is stuck at GND" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654792622762 "|regfile|q1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q2\[3\] GND " "Pin \"q2\[3\]\" is stuck at GND" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654792622762 "|regfile|q2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q2\[4\] GND " "Pin \"q2\[4\]\" is stuck at GND" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654792622762 "|regfile|q2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q2\[5\] GND " "Pin \"q2\[5\]\" is stuck at GND" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654792622762 "|regfile|q2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q2\[6\] GND " "Pin \"q2\[6\]\" is stuck at GND" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654792622762 "|regfile|q2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q2\[7\] GND " "Pin \"q2\[7\]\" is stuck at GND" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654792622762 "|regfile|q2[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654792622762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654792622894 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654792623607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654792623607 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654792623961 "|regfile|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[3\] " "No output dependent on input pin \"d1\[3\]\"" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654792623961 "|regfile|d1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[4\] " "No output dependent on input pin \"d1\[4\]\"" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654792623961 "|regfile|d1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[5\] " "No output dependent on input pin \"d1\[5\]\"" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654792623961 "|regfile|d1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[6\] " "No output dependent on input pin \"d1\[6\]\"" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654792623961 "|regfile|d1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[7\] " "No output dependent on input pin \"d1\[7\]\"" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654792623961 "|regfile|d1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[3\] " "No output dependent on input pin \"d2\[3\]\"" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654792623961 "|regfile|d2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[4\] " "No output dependent on input pin \"d2\[4\]\"" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654792623961 "|regfile|d2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[5\] " "No output dependent on input pin \"d2\[5\]\"" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654792623961 "|regfile|d2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[6\] " "No output dependent on input pin \"d2\[6\]\"" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654792623961 "|regfile|d2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[7\] " "No output dependent on input pin \"d2\[7\]\"" {  } { { "regfile.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/regfile/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654792623961 "|regfile|d2[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654792623961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654792623966 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654792623966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654792623966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654792623966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654792624047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 11:37:04 2022 " "Processing ended: Thu Jun 09 11:37:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654792624047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654792624047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654792624047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654792624047 ""}
