#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000143b2f07720 .scope module, "regfile_tb" "regfile_tb" 2 4;
 .timescale -12 -12;
v00000143b2f08390_0 .var "clk", 0 0;
v00000143b2f08430_0 .var "read_address1", 4 0;
v00000143b2f6a820_0 .var "read_address2", 4 0;
v00000143b2f6a8c0_0 .net "read_data1", 31 0, v00000143b2ecea50_0;  1 drivers
v00000143b2f6a960_0 .net "read_data2", 31 0, v00000143b2eceaf0_0;  1 drivers
v00000143b2f6b590_0 .var "write_address", 4 0;
v00000143b2f6b1d0_0 .var "write_data", 31 0;
v00000143b2f6b8b0_0 .var "write_enable", 0 0;
S_00000143b2ece780 .scope module, "uut" "regfile" 2 17, 3 2 0, S_00000143b2f07720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 5 "write_address";
    .port_info 4 /INPUT 5 "read_address1";
    .port_info 5 /INPUT 5 "read_address2";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v00000143b2f078b0_0 .net "clk", 0 0, v00000143b2f08390_0;  1 drivers
v00000143b2ee3120_0 .var/i "i", 31 0;
v00000143b2ece910_0 .net "read_address1", 4 0, v00000143b2f08430_0;  1 drivers
v00000143b2ece9b0_0 .net "read_address2", 4 0, v00000143b2f6a820_0;  1 drivers
v00000143b2ecea50_0 .var "read_data1", 31 0;
v00000143b2eceaf0_0 .var "read_data2", 31 0;
v00000143b2f08000 .array "registers", 31 0, 31 0;
v00000143b2f081b0_0 .net "write_address", 4 0, v00000143b2f6b590_0;  1 drivers
v00000143b2f08250_0 .net "write_data", 31 0, v00000143b2f6b1d0_0;  1 drivers
v00000143b2f082f0_0 .net "write_enable", 0 0, v00000143b2f6b8b0_0;  1 drivers
E_00000143b2eca050 .event posedge, v00000143b2f078b0_0;
v00000143b2f08000_0 .array/port v00000143b2f08000, 0;
v00000143b2f08000_1 .array/port v00000143b2f08000, 1;
v00000143b2f08000_2 .array/port v00000143b2f08000, 2;
E_00000143b2ec9c10/0 .event anyedge, v00000143b2ece910_0, v00000143b2f08000_0, v00000143b2f08000_1, v00000143b2f08000_2;
v00000143b2f08000_3 .array/port v00000143b2f08000, 3;
v00000143b2f08000_4 .array/port v00000143b2f08000, 4;
v00000143b2f08000_5 .array/port v00000143b2f08000, 5;
v00000143b2f08000_6 .array/port v00000143b2f08000, 6;
E_00000143b2ec9c10/1 .event anyedge, v00000143b2f08000_3, v00000143b2f08000_4, v00000143b2f08000_5, v00000143b2f08000_6;
v00000143b2f08000_7 .array/port v00000143b2f08000, 7;
v00000143b2f08000_8 .array/port v00000143b2f08000, 8;
v00000143b2f08000_9 .array/port v00000143b2f08000, 9;
v00000143b2f08000_10 .array/port v00000143b2f08000, 10;
E_00000143b2ec9c10/2 .event anyedge, v00000143b2f08000_7, v00000143b2f08000_8, v00000143b2f08000_9, v00000143b2f08000_10;
v00000143b2f08000_11 .array/port v00000143b2f08000, 11;
v00000143b2f08000_12 .array/port v00000143b2f08000, 12;
v00000143b2f08000_13 .array/port v00000143b2f08000, 13;
v00000143b2f08000_14 .array/port v00000143b2f08000, 14;
E_00000143b2ec9c10/3 .event anyedge, v00000143b2f08000_11, v00000143b2f08000_12, v00000143b2f08000_13, v00000143b2f08000_14;
v00000143b2f08000_15 .array/port v00000143b2f08000, 15;
v00000143b2f08000_16 .array/port v00000143b2f08000, 16;
v00000143b2f08000_17 .array/port v00000143b2f08000, 17;
v00000143b2f08000_18 .array/port v00000143b2f08000, 18;
E_00000143b2ec9c10/4 .event anyedge, v00000143b2f08000_15, v00000143b2f08000_16, v00000143b2f08000_17, v00000143b2f08000_18;
v00000143b2f08000_19 .array/port v00000143b2f08000, 19;
v00000143b2f08000_20 .array/port v00000143b2f08000, 20;
v00000143b2f08000_21 .array/port v00000143b2f08000, 21;
v00000143b2f08000_22 .array/port v00000143b2f08000, 22;
E_00000143b2ec9c10/5 .event anyedge, v00000143b2f08000_19, v00000143b2f08000_20, v00000143b2f08000_21, v00000143b2f08000_22;
v00000143b2f08000_23 .array/port v00000143b2f08000, 23;
v00000143b2f08000_24 .array/port v00000143b2f08000, 24;
v00000143b2f08000_25 .array/port v00000143b2f08000, 25;
v00000143b2f08000_26 .array/port v00000143b2f08000, 26;
E_00000143b2ec9c10/6 .event anyedge, v00000143b2f08000_23, v00000143b2f08000_24, v00000143b2f08000_25, v00000143b2f08000_26;
v00000143b2f08000_27 .array/port v00000143b2f08000, 27;
v00000143b2f08000_28 .array/port v00000143b2f08000, 28;
v00000143b2f08000_29 .array/port v00000143b2f08000, 29;
v00000143b2f08000_30 .array/port v00000143b2f08000, 30;
E_00000143b2ec9c10/7 .event anyedge, v00000143b2f08000_27, v00000143b2f08000_28, v00000143b2f08000_29, v00000143b2f08000_30;
v00000143b2f08000_31 .array/port v00000143b2f08000, 31;
E_00000143b2ec9c10/8 .event anyedge, v00000143b2f08000_31, v00000143b2ece9b0_0;
E_00000143b2ec9c10 .event/or E_00000143b2ec9c10/0, E_00000143b2ec9c10/1, E_00000143b2ec9c10/2, E_00000143b2ec9c10/3, E_00000143b2ec9c10/4, E_00000143b2ec9c10/5, E_00000143b2ec9c10/6, E_00000143b2ec9c10/7, E_00000143b2ec9c10/8;
    .scope S_00000143b2ece780;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143b2ee3120_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000143b2ee3120_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000143b2ee3120_0;
    %store/vec4a v00000143b2f08000, 4, 0;
    %load/vec4 v00000143b2ee3120_0;
    %addi 1, 0, 32;
    %store/vec4 v00000143b2ee3120_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_00000143b2ece780;
T_1 ;
    %wait E_00000143b2ec9c10;
    %load/vec4 v00000143b2ece910_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000143b2f08000, 4;
    %store/vec4 v00000143b2ecea50_0, 0, 32;
    %load/vec4 v00000143b2ece9b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000143b2f08000, 4;
    %store/vec4 v00000143b2eceaf0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000143b2ece780;
T_2 ;
    %wait E_00000143b2eca050;
    %load/vec4 v00000143b2f082f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v00000143b2f081b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000143b2f08250_0;
    %load/vec4 v00000143b2f081b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b2f08000, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000143b2f07720;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b2f08390_0, 0, 1;
T_3.0 ;
    %delay 2, 0;
    %load/vec4 v00000143b2f08390_0;
    %inv;
    %store/vec4 v00000143b2f08390_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000143b2f07720;
T_4 ;
    %vpi_call 2 36 "$dumpfile", "regfile_test.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000143b2f07720 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b2f6b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143b2f6b1d0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000143b2f6b590_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000143b2f08430_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000143b2f6a820_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143b2f6b8b0_0, 0, 1;
    %pushi/vec4 2882400071, 0, 32;
    %store/vec4 v00000143b2f6b1d0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000143b2f6b590_0, 0, 5;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b2f6b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143b2f6b1d0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000143b2f08430_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000143b2f6a820_0, 0, 5;
    %delay 4, 0;
    %vpi_call 2 66 "$display", "Read from reg[5]: %h (expected: ABCDEF47)", v00000143b2f6a8c0_0 {0 0 0};
    %vpi_call 2 67 "$display", "Read from reg[0]: %h (expected: 00000000)", v00000143b2f6a960_0 {0 0 0};
    %delay 4, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test/regfile_tb.v";
    "src/regfile.v";
