Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: Control_block.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Control_block.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Control_block"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Control_block
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/trianglewave.v" into library work
Parsing module <trianglewave>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/scompare.v" into library work
Parsing module <scompare>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/cordic.v" into library work
Parsing module <cordic>.
WARNING:HDLCompiler:370 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/cordic.v" Line 5: Empty port in module declaration
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/spwmmodule.vf" into library work
Parsing module <FTP_HXILINX_spwmmodule>.
Parsing module <spwmmodule>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/Encoder.v" into library work
Parsing module <Encoder>.
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" into library work
Parsing module <angle_check>.
WARNING:HDLCompiler:370 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 5: Empty port in module declaration
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/Control_block.vf" into library work
Parsing module <FTP_HXILINX_Control_block>.
Parsing module <spwmmodule_MUSER_Control_block>.
Parsing module <Control_block>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Control_block>.

Elaborating module <spwmmodule_MUSER_Control_block>.

Elaborating module <scompare>.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/scompare.v" Line 42: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <trianglewave>.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/trianglewave.v" Line 31: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/trianglewave.v" Line 33: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <FTP_HXILINX_Control_block>.

Elaborating module <VCC>.

Elaborating module <cordic>.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/cordic.v" Line 147: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:552 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/Control_block.vf" Line 65: Input port PRE is not connected on this instance

Elaborating module <NOR2>.

Elaborating module <angle_check>.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 28: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 29: Signal <angle_in> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 34: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 35: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 36: Signal <angle_in> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 41: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 43: Signal <angle_in> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 47: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 48: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 50: Signal <angle_in> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 54: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 57: Signal <angle_in> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 61: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 63: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 64: Signal <angle_in> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 68: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 69: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 70: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 71: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <Encoder>.
WARNING:HDLCompiler:413 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/Encoder.v" Line 26: Result of 11-bit expression is truncated to fit in 10-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Control_block>.
    Related source file is "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/Control_block.vf".
WARNING:Xst:2898 - Port 'p1', unconnected in block instance 'XLXI_7', is tied to GND.
    Summary:
	no macro.
Unit <Control_block> synthesized.

Synthesizing Unit <spwmmodule_MUSER_Control_block>.
    Related source file is "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/Control_block.vf".
    Set property "HU_SET = XLXI_6_0" for instance <XLXI_6>.
WARNING:Xst:2898 - Port 'PRE', unconnected in block instance 'XLXI_6', is tied to GND.
WARNING:Xst:2898 - Port 'p1', unconnected in block instance 'XLXI_8', is tied to GND.
    Summary:
	no macro.
Unit <spwmmodule_MUSER_Control_block> synthesized.

Synthesizing Unit <scompare>.
    Related source file is "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/scompare.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator greater for signal <swave[9]_twave[9]_LessThan_1_o> created at line 42
    Summary:
	inferred   1 Comparator(s).
Unit <scompare> synthesized.

Synthesizing Unit <trianglewave>.
    Related source file is "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/trianglewave.v".
    Found 10-bit register for signal <temp>.
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <_n0021> created at line 31.
    Found 11-bit adder for signal <n0012> created at line 33.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <trianglewave> synthesized.

Synthesizing Unit <FTP_HXILINX_Control_block>.
    Related source file is "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/Control_block.vf".
        INIT = 1'b1
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTP_HXILINX_Control_block> synthesized.

Synthesizing Unit <cordic>.
    Related source file is "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/cordic.v".
        width = 10
    Found 1-bit register for signal <x<0><9>>.
    Found 1-bit register for signal <x<0><8>>.
    Found 1-bit register for signal <x<0><7>>.
    Found 1-bit register for signal <x<0><6>>.
    Found 1-bit register for signal <x<0><5>>.
    Found 1-bit register for signal <x<0><4>>.
    Found 1-bit register for signal <x<0><3>>.
    Found 1-bit register for signal <x<0><2>>.
    Found 1-bit register for signal <x<0><1>>.
    Found 1-bit register for signal <x<0><0>>.
    Found 1-bit register for signal <y<0><10>>.
    Found 1-bit register for signal <y<0><9>>.
    Found 1-bit register for signal <y<0><8>>.
    Found 1-bit register for signal <y<0><7>>.
    Found 1-bit register for signal <y<0><6>>.
    Found 1-bit register for signal <y<0><5>>.
    Found 1-bit register for signal <y<0><4>>.
    Found 1-bit register for signal <y<0><3>>.
    Found 1-bit register for signal <y<0><2>>.
    Found 1-bit register for signal <y<0><1>>.
    Found 1-bit register for signal <y<0><0>>.
    Found 1-bit register for signal <z<0><19>>.
    Found 1-bit register for signal <z<0><18>>.
    Found 1-bit register for signal <z<0><17>>.
    Found 1-bit register for signal <z<0><16>>.
    Found 1-bit register for signal <z<0><15>>.
    Found 1-bit register for signal <z<0><14>>.
    Found 1-bit register for signal <z<0><13>>.
    Found 1-bit register for signal <z<0><12>>.
    Found 1-bit register for signal <z<0><11>>.
    Found 1-bit register for signal <z<0><10>>.
    Found 1-bit register for signal <z<0><9>>.
    Found 1-bit register for signal <z<0><8>>.
    Found 1-bit register for signal <z<0><7>>.
    Found 1-bit register for signal <z<0><6>>.
    Found 1-bit register for signal <z<0><5>>.
    Found 1-bit register for signal <z<0><4>>.
    Found 1-bit register for signal <z<0><3>>.
    Found 1-bit register for signal <z<0><2>>.
    Found 1-bit register for signal <z<0><1>>.
    Found 1-bit register for signal <z<0><0>>.
    Found 1-bit register for signal <x<1><10>>.
    Found 1-bit register for signal <x<1><9>>.
    Found 1-bit register for signal <x<1><8>>.
    Found 1-bit register for signal <x<1><7>>.
    Found 1-bit register for signal <x<1><6>>.
    Found 1-bit register for signal <x<1><5>>.
    Found 1-bit register for signal <x<1><4>>.
    Found 1-bit register for signal <x<1><3>>.
    Found 1-bit register for signal <x<1><2>>.
    Found 1-bit register for signal <x<1><1>>.
    Found 1-bit register for signal <x<1><0>>.
    Found 1-bit register for signal <y<1><10>>.
    Found 1-bit register for signal <y<1><9>>.
    Found 1-bit register for signal <y<1><8>>.
    Found 1-bit register for signal <y<1><7>>.
    Found 1-bit register for signal <y<1><6>>.
    Found 1-bit register for signal <y<1><5>>.
    Found 1-bit register for signal <y<1><4>>.
    Found 1-bit register for signal <y<1><3>>.
    Found 1-bit register for signal <y<1><2>>.
    Found 1-bit register for signal <y<1><1>>.
    Found 1-bit register for signal <y<1><0>>.
    Found 1-bit register for signal <z<1><19>>.
    Found 1-bit register for signal <z<1><18>>.
    Found 1-bit register for signal <z<1><17>>.
    Found 1-bit register for signal <z<1><16>>.
    Found 1-bit register for signal <z<1><15>>.
    Found 1-bit register for signal <z<1><14>>.
    Found 1-bit register for signal <z<1><13>>.
    Found 1-bit register for signal <z<1><12>>.
    Found 1-bit register for signal <z<1><11>>.
    Found 1-bit register for signal <z<1><10>>.
    Found 1-bit register for signal <z<1><9>>.
    Found 1-bit register for signal <z<1><8>>.
    Found 1-bit register for signal <z<1><7>>.
    Found 1-bit register for signal <z<1><6>>.
    Found 1-bit register for signal <z<1><5>>.
    Found 1-bit register for signal <z<1><4>>.
    Found 1-bit register for signal <z<1><3>>.
    Found 1-bit register for signal <z<1><2>>.
    Found 1-bit register for signal <z<1><1>>.
    Found 1-bit register for signal <z<1><0>>.
    Found 1-bit register for signal <x<2><10>>.
    Found 1-bit register for signal <x<2><9>>.
    Found 1-bit register for signal <x<2><8>>.
    Found 1-bit register for signal <x<2><7>>.
    Found 1-bit register for signal <x<2><6>>.
    Found 1-bit register for signal <x<2><5>>.
    Found 1-bit register for signal <x<2><4>>.
    Found 1-bit register for signal <x<2><3>>.
    Found 1-bit register for signal <x<2><2>>.
    Found 1-bit register for signal <x<2><1>>.
    Found 1-bit register for signal <x<2><0>>.
    Found 1-bit register for signal <y<2><10>>.
    Found 1-bit register for signal <y<2><9>>.
    Found 1-bit register for signal <y<2><8>>.
    Found 1-bit register for signal <y<2><7>>.
    Found 1-bit register for signal <y<2><6>>.
    Found 1-bit register for signal <y<2><5>>.
    Found 1-bit register for signal <y<2><4>>.
    Found 1-bit register for signal <y<2><3>>.
    Found 1-bit register for signal <y<2><2>>.
    Found 1-bit register for signal <y<2><1>>.
    Found 1-bit register for signal <y<2><0>>.
    Found 1-bit register for signal <z<2><19>>.
    Found 1-bit register for signal <z<2><18>>.
    Found 1-bit register for signal <z<2><17>>.
    Found 1-bit register for signal <z<2><16>>.
    Found 1-bit register for signal <z<2><15>>.
    Found 1-bit register for signal <z<2><14>>.
    Found 1-bit register for signal <z<2><13>>.
    Found 1-bit register for signal <z<2><12>>.
    Found 1-bit register for signal <z<2><11>>.
    Found 1-bit register for signal <z<2><10>>.
    Found 1-bit register for signal <z<2><9>>.
    Found 1-bit register for signal <z<2><8>>.
    Found 1-bit register for signal <z<2><7>>.
    Found 1-bit register for signal <z<2><6>>.
    Found 1-bit register for signal <z<2><5>>.
    Found 1-bit register for signal <z<2><4>>.
    Found 1-bit register for signal <z<2><3>>.
    Found 1-bit register for signal <z<2><2>>.
    Found 1-bit register for signal <z<2><1>>.
    Found 1-bit register for signal <z<2><0>>.
    Found 1-bit register for signal <x<3><10>>.
    Found 1-bit register for signal <x<3><9>>.
    Found 1-bit register for signal <x<3><8>>.
    Found 1-bit register for signal <x<3><7>>.
    Found 1-bit register for signal <x<3><6>>.
    Found 1-bit register for signal <x<3><5>>.
    Found 1-bit register for signal <x<3><4>>.
    Found 1-bit register for signal <x<3><3>>.
    Found 1-bit register for signal <x<3><2>>.
    Found 1-bit register for signal <x<3><1>>.
    Found 1-bit register for signal <x<3><0>>.
    Found 1-bit register for signal <y<3><10>>.
    Found 1-bit register for signal <y<3><9>>.
    Found 1-bit register for signal <y<3><8>>.
    Found 1-bit register for signal <y<3><7>>.
    Found 1-bit register for signal <y<3><6>>.
    Found 1-bit register for signal <y<3><5>>.
    Found 1-bit register for signal <y<3><4>>.
    Found 1-bit register for signal <y<3><3>>.
    Found 1-bit register for signal <y<3><2>>.
    Found 1-bit register for signal <y<3><1>>.
    Found 1-bit register for signal <y<3><0>>.
    Found 1-bit register for signal <z<3><19>>.
    Found 1-bit register for signal <z<3><18>>.
    Found 1-bit register for signal <z<3><17>>.
    Found 1-bit register for signal <z<3><16>>.
    Found 1-bit register for signal <z<3><15>>.
    Found 1-bit register for signal <z<3><14>>.
    Found 1-bit register for signal <z<3><13>>.
    Found 1-bit register for signal <z<3><12>>.
    Found 1-bit register for signal <z<3><11>>.
    Found 1-bit register for signal <z<3><10>>.
    Found 1-bit register for signal <z<3><9>>.
    Found 1-bit register for signal <z<3><8>>.
    Found 1-bit register for signal <z<3><7>>.
    Found 1-bit register for signal <z<3><6>>.
    Found 1-bit register for signal <z<3><5>>.
    Found 1-bit register for signal <z<3><4>>.
    Found 1-bit register for signal <z<3><3>>.
    Found 1-bit register for signal <z<3><2>>.
    Found 1-bit register for signal <z<3><1>>.
    Found 1-bit register for signal <z<3><0>>.
    Found 1-bit register for signal <x<4><10>>.
    Found 1-bit register for signal <x<4><9>>.
    Found 1-bit register for signal <x<4><8>>.
    Found 1-bit register for signal <x<4><7>>.
    Found 1-bit register for signal <x<4><6>>.
    Found 1-bit register for signal <x<4><5>>.
    Found 1-bit register for signal <x<4><4>>.
    Found 1-bit register for signal <x<4><3>>.
    Found 1-bit register for signal <x<4><2>>.
    Found 1-bit register for signal <x<4><1>>.
    Found 1-bit register for signal <x<4><0>>.
    Found 1-bit register for signal <y<4><10>>.
    Found 1-bit register for signal <y<4><9>>.
    Found 1-bit register for signal <y<4><8>>.
    Found 1-bit register for signal <y<4><7>>.
    Found 1-bit register for signal <y<4><6>>.
    Found 1-bit register for signal <y<4><5>>.
    Found 1-bit register for signal <y<4><4>>.
    Found 1-bit register for signal <y<4><3>>.
    Found 1-bit register for signal <y<4><2>>.
    Found 1-bit register for signal <y<4><1>>.
    Found 1-bit register for signal <y<4><0>>.
    Found 1-bit register for signal <z<4><19>>.
    Found 1-bit register for signal <z<4><18>>.
    Found 1-bit register for signal <z<4><17>>.
    Found 1-bit register for signal <z<4><16>>.
    Found 1-bit register for signal <z<4><15>>.
    Found 1-bit register for signal <z<4><14>>.
    Found 1-bit register for signal <z<4><13>>.
    Found 1-bit register for signal <z<4><12>>.
    Found 1-bit register for signal <z<4><11>>.
    Found 1-bit register for signal <z<4><10>>.
    Found 1-bit register for signal <z<4><9>>.
    Found 1-bit register for signal <z<4><8>>.
    Found 1-bit register for signal <z<4><7>>.
    Found 1-bit register for signal <z<4><6>>.
    Found 1-bit register for signal <z<4><5>>.
    Found 1-bit register for signal <z<4><4>>.
    Found 1-bit register for signal <z<4><3>>.
    Found 1-bit register for signal <z<4><2>>.
    Found 1-bit register for signal <z<4><1>>.
    Found 1-bit register for signal <z<4><0>>.
    Found 1-bit register for signal <x<5><10>>.
    Found 1-bit register for signal <x<5><9>>.
    Found 1-bit register for signal <x<5><8>>.
    Found 1-bit register for signal <x<5><7>>.
    Found 1-bit register for signal <x<5><6>>.
    Found 1-bit register for signal <x<5><5>>.
    Found 1-bit register for signal <x<5><4>>.
    Found 1-bit register for signal <x<5><3>>.
    Found 1-bit register for signal <x<5><2>>.
    Found 1-bit register for signal <x<5><1>>.
    Found 1-bit register for signal <x<5><0>>.
    Found 1-bit register for signal <y<5><10>>.
    Found 1-bit register for signal <y<5><9>>.
    Found 1-bit register for signal <y<5><8>>.
    Found 1-bit register for signal <y<5><7>>.
    Found 1-bit register for signal <y<5><6>>.
    Found 1-bit register for signal <y<5><5>>.
    Found 1-bit register for signal <y<5><4>>.
    Found 1-bit register for signal <y<5><3>>.
    Found 1-bit register for signal <y<5><2>>.
    Found 1-bit register for signal <y<5><1>>.
    Found 1-bit register for signal <y<5><0>>.
    Found 1-bit register for signal <z<5><19>>.
    Found 1-bit register for signal <z<5><18>>.
    Found 1-bit register for signal <z<5><17>>.
    Found 1-bit register for signal <z<5><16>>.
    Found 1-bit register for signal <z<5><15>>.
    Found 1-bit register for signal <z<5><14>>.
    Found 1-bit register for signal <z<5><13>>.
    Found 1-bit register for signal <z<5><12>>.
    Found 1-bit register for signal <z<5><11>>.
    Found 1-bit register for signal <z<5><10>>.
    Found 1-bit register for signal <z<5><9>>.
    Found 1-bit register for signal <z<5><8>>.
    Found 1-bit register for signal <z<5><7>>.
    Found 1-bit register for signal <z<5><6>>.
    Found 1-bit register for signal <z<5><5>>.
    Found 1-bit register for signal <z<5><4>>.
    Found 1-bit register for signal <z<5><3>>.
    Found 1-bit register for signal <z<5><2>>.
    Found 1-bit register for signal <z<5><1>>.
    Found 1-bit register for signal <z<5><0>>.
    Found 1-bit register for signal <x<6><10>>.
    Found 1-bit register for signal <x<6><9>>.
    Found 1-bit register for signal <x<6><8>>.
    Found 1-bit register for signal <x<6><7>>.
    Found 1-bit register for signal <x<6><6>>.
    Found 1-bit register for signal <x<6><5>>.
    Found 1-bit register for signal <x<6><4>>.
    Found 1-bit register for signal <x<6><3>>.
    Found 1-bit register for signal <x<6><2>>.
    Found 1-bit register for signal <x<6><1>>.
    Found 1-bit register for signal <x<6><0>>.
    Found 1-bit register for signal <y<6><10>>.
    Found 1-bit register for signal <y<6><9>>.
    Found 1-bit register for signal <y<6><8>>.
    Found 1-bit register for signal <y<6><7>>.
    Found 1-bit register for signal <y<6><6>>.
    Found 1-bit register for signal <y<6><5>>.
    Found 1-bit register for signal <y<6><4>>.
    Found 1-bit register for signal <y<6><3>>.
    Found 1-bit register for signal <y<6><2>>.
    Found 1-bit register for signal <y<6><1>>.
    Found 1-bit register for signal <y<6><0>>.
    Found 1-bit register for signal <z<6><19>>.
    Found 1-bit register for signal <z<6><18>>.
    Found 1-bit register for signal <z<6><17>>.
    Found 1-bit register for signal <z<6><16>>.
    Found 1-bit register for signal <z<6><15>>.
    Found 1-bit register for signal <z<6><14>>.
    Found 1-bit register for signal <z<6><13>>.
    Found 1-bit register for signal <z<6><12>>.
    Found 1-bit register for signal <z<6><11>>.
    Found 1-bit register for signal <z<6><10>>.
    Found 1-bit register for signal <z<6><9>>.
    Found 1-bit register for signal <z<6><8>>.
    Found 1-bit register for signal <z<6><7>>.
    Found 1-bit register for signal <z<6><6>>.
    Found 1-bit register for signal <z<6><5>>.
    Found 1-bit register for signal <z<6><4>>.
    Found 1-bit register for signal <z<6><3>>.
    Found 1-bit register for signal <z<6><2>>.
    Found 1-bit register for signal <z<6><1>>.
    Found 1-bit register for signal <z<6><0>>.
    Found 1-bit register for signal <x<7><10>>.
    Found 1-bit register for signal <x<7><9>>.
    Found 1-bit register for signal <x<7><8>>.
    Found 1-bit register for signal <x<7><7>>.
    Found 1-bit register for signal <x<7><6>>.
    Found 1-bit register for signal <x<7><5>>.
    Found 1-bit register for signal <x<7><4>>.
    Found 1-bit register for signal <x<7><3>>.
    Found 1-bit register for signal <x<7><2>>.
    Found 1-bit register for signal <x<7><1>>.
    Found 1-bit register for signal <x<7><0>>.
    Found 1-bit register for signal <y<7><10>>.
    Found 1-bit register for signal <y<7><9>>.
    Found 1-bit register for signal <y<7><8>>.
    Found 1-bit register for signal <y<7><7>>.
    Found 1-bit register for signal <y<7><6>>.
    Found 1-bit register for signal <y<7><5>>.
    Found 1-bit register for signal <y<7><4>>.
    Found 1-bit register for signal <y<7><3>>.
    Found 1-bit register for signal <y<7><2>>.
    Found 1-bit register for signal <y<7><1>>.
    Found 1-bit register for signal <y<7><0>>.
    Found 1-bit register for signal <z<7><19>>.
    Found 1-bit register for signal <z<7><18>>.
    Found 1-bit register for signal <z<7><17>>.
    Found 1-bit register for signal <z<7><16>>.
    Found 1-bit register for signal <z<7><15>>.
    Found 1-bit register for signal <z<7><14>>.
    Found 1-bit register for signal <z<7><13>>.
    Found 1-bit register for signal <z<7><12>>.
    Found 1-bit register for signal <z<7><11>>.
    Found 1-bit register for signal <z<7><10>>.
    Found 1-bit register for signal <z<7><9>>.
    Found 1-bit register for signal <z<7><8>>.
    Found 1-bit register for signal <z<7><7>>.
    Found 1-bit register for signal <z<7><6>>.
    Found 1-bit register for signal <z<7><5>>.
    Found 1-bit register for signal <z<7><4>>.
    Found 1-bit register for signal <z<7><3>>.
    Found 1-bit register for signal <z<7><2>>.
    Found 1-bit register for signal <z<7><1>>.
    Found 1-bit register for signal <z<7><0>>.
    Found 1-bit register for signal <x<8><10>>.
    Found 1-bit register for signal <x<8><9>>.
    Found 1-bit register for signal <x<8><8>>.
    Found 1-bit register for signal <y<8><10>>.
    Found 1-bit register for signal <y<8><9>>.
    Found 1-bit register for signal <y<8><8>>.
    Found 1-bit register for signal <y<8><7>>.
    Found 1-bit register for signal <y<8><6>>.
    Found 1-bit register for signal <y<8><5>>.
    Found 1-bit register for signal <y<8><4>>.
    Found 1-bit register for signal <y<8><3>>.
    Found 1-bit register for signal <y<8><2>>.
    Found 1-bit register for signal <y<8><1>>.
    Found 1-bit register for signal <y<8><0>>.
    Found 1-bit register for signal <z<8><19>>.
    Found 1-bit register for signal <y<9><9>>.
    Found 1-bit register for signal <y<9><8>>.
    Found 1-bit register for signal <y<9><7>>.
    Found 1-bit register for signal <y<9><6>>.
    Found 1-bit register for signal <y<9><5>>.
    Found 1-bit register for signal <y<9><4>>.
    Found 1-bit register for signal <y<9><3>>.
    Found 1-bit register for signal <y<9><2>>.
    Found 1-bit register for signal <y<9><1>>.
    Found 1-bit register for signal <y<9><0>>.
    Found 1-bit register for signal <x<0><10>>.
    Found 11-bit subtractor for signal <y_start[9]_unary_minus_24_OUT> created at line 105.
    Found 11-bit subtractor for signal <x_start[9]_unary_minus_25_OUT> created at line 113.
    Found 11-bit subtractor for signal <x[0][10]_xyz[0].y_shr[10]_sub_54_OUT> created at line 138.
    Found 11-bit subtractor for signal <y[0][10]_xyz[0].x_shr[10]_sub_56_OUT> created at line 139.
    Found 20-bit subtractor for signal <z[0][19]_atan_table[0][19]_sub_60_OUT> created at line 140.
    Found 11-bit subtractor for signal <x[1][10]_xyz[1].y_shr[10]_sub_66_OUT> created at line 138.
    Found 11-bit subtractor for signal <y[1][10]_xyz[1].x_shr[10]_sub_68_OUT> created at line 139.
    Found 20-bit subtractor for signal <z[1][19]_atan_table[1][19]_sub_72_OUT> created at line 140.
    Found 11-bit subtractor for signal <x[2][10]_xyz[2].y_shr[10]_sub_78_OUT> created at line 138.
    Found 11-bit subtractor for signal <y[2][10]_xyz[2].x_shr[10]_sub_80_OUT> created at line 139.
    Found 20-bit subtractor for signal <z[2][19]_atan_table[2][19]_sub_84_OUT> created at line 140.
    Found 11-bit subtractor for signal <x[3][10]_xyz[3].y_shr[10]_sub_90_OUT> created at line 138.
    Found 11-bit subtractor for signal <y[3][10]_xyz[3].x_shr[10]_sub_92_OUT> created at line 139.
    Found 20-bit subtractor for signal <z[3][19]_atan_table[3][19]_sub_96_OUT> created at line 140.
    Found 11-bit subtractor for signal <x[4][10]_xyz[4].y_shr[10]_sub_102_OUT> created at line 138.
    Found 11-bit subtractor for signal <y[4][10]_xyz[4].x_shr[10]_sub_104_OUT> created at line 139.
    Found 20-bit subtractor for signal <z[4][19]_atan_table[4][19]_sub_108_OUT> created at line 140.
    Found 11-bit subtractor for signal <x[5][10]_xyz[5].y_shr[10]_sub_114_OUT> created at line 138.
    Found 11-bit subtractor for signal <y[5][10]_xyz[5].x_shr[10]_sub_116_OUT> created at line 139.
    Found 20-bit subtractor for signal <z[5][19]_atan_table[5][19]_sub_120_OUT> created at line 140.
    Found 11-bit subtractor for signal <x[6][10]_xyz[6].y_shr[10]_sub_126_OUT> created at line 138.
    Found 11-bit subtractor for signal <y[6][10]_xyz[6].x_shr[10]_sub_128_OUT> created at line 139.
    Found 20-bit subtractor for signal <z[6][19]_atan_table[6][19]_sub_132_OUT> created at line 140.
    Found 11-bit subtractor for signal <x[7][10]_xyz[7].y_shr[10]_sub_138_OUT> created at line 138.
    Found 11-bit subtractor for signal <y[7][10]_xyz[7].x_shr[10]_sub_140_OUT> created at line 139.
    Found 20-bit subtractor for signal <z[7][19]_atan_table[7][19]_sub_144_OUT> created at line 140.
    Found 11-bit subtractor for signal <y[8][10]_xyz[8].x_shr[10]_sub_152_OUT> created at line 139.
    Found 11-bit adder for signal <x[0][10]_xyz[0].y_shr[10]_add_52_OUT> created at line 138.
    Found 20-bit adder for signal <z[0][19]_atan_table[0][19]_add_58_OUT> created at line 140.
    Found 11-bit adder for signal <x[1][10]_xyz[1].y_shr[10]_add_64_OUT> created at line 138.
    Found 11-bit adder for signal <y[1][10]_xyz[1].x_shr[10]_add_68_OUT> created at line 139.
    Found 20-bit adder for signal <z[1][19]_atan_table[1][19]_add_70_OUT> created at line 140.
    Found 11-bit adder for signal <x[2][10]_xyz[2].y_shr[10]_add_76_OUT> created at line 138.
    Found 11-bit adder for signal <y[2][10]_xyz[2].x_shr[10]_add_80_OUT> created at line 139.
    Found 20-bit adder for signal <z[2][19]_atan_table[2][19]_add_82_OUT> created at line 140.
    Found 11-bit adder for signal <x[3][10]_xyz[3].y_shr[10]_add_88_OUT> created at line 138.
    Found 11-bit adder for signal <y[3][10]_xyz[3].x_shr[10]_add_92_OUT> created at line 139.
    Found 20-bit adder for signal <z[3][19]_atan_table[3][19]_add_94_OUT> created at line 140.
    Found 11-bit adder for signal <x[4][10]_xyz[4].y_shr[10]_add_100_OUT> created at line 138.
    Found 11-bit adder for signal <y[4][10]_xyz[4].x_shr[10]_add_104_OUT> created at line 139.
    Found 20-bit adder for signal <z[4][19]_atan_table[4][19]_add_106_OUT> created at line 140.
    Found 11-bit adder for signal <x[5][10]_xyz[5].y_shr[10]_add_112_OUT> created at line 138.
    Found 11-bit adder for signal <y[5][10]_xyz[5].x_shr[10]_add_116_OUT> created at line 139.
    Found 20-bit adder for signal <z[5][19]_atan_table[5][19]_add_118_OUT> created at line 140.
    Found 11-bit adder for signal <x[6][10]_xyz[6].y_shr[10]_add_124_OUT> created at line 138.
    Found 11-bit adder for signal <y[6][10]_xyz[6].x_shr[10]_add_128_OUT> created at line 139.
    Found 20-bit adder for signal <z[6][19]_atan_table[6][19]_add_130_OUT> created at line 140.
    Found 11-bit adder for signal <x[7][10]_xyz[7].y_shr[10]_add_136_OUT> created at line 138.
    Found 11-bit adder for signal <y[7][10]_xyz[7].x_shr[10]_add_140_OUT> created at line 139.
    Found 20-bit adder for signal <z[7][19]_atan_table[7][19]_add_142_OUT> created at line 140.
    Found 11-bit adder for signal <y[8][10]_xyz[8].x_shr[10]_add_152_OUT> created at line 139.
    Summary:
	inferred  27 Adder/Subtractor(s).
	inferred 361 D-type flip-flop(s).
Unit <cordic> synthesized.

Synthesizing Unit <angle_check>.
    Related source file is "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v".
    Found 10-bit adder for signal <sineangle_A<19:10>> created at line 69.
    Found 10-bit adder for signal <sineangle_B<19:10>> created at line 70.
    Found 10-bit adder for signal <sineangle_C<19:10>> created at line 71.
    Found 7-bit subtractor for signal <correction<9:3>> created at line 21.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_correct<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_correct<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_correct<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_correct<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_correct<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_correct<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_correct<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_A<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_A<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_A<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_A<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_A<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_A<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_A<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_A<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_A<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_B<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_B<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_B<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_B<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_B<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_B<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_B<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_B<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_B<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_C<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_C<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_C<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_C<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_C<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <angle_adjust_C<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  31 Latch(s).
	inferred  68 Multiplexer(s).
Unit <angle_check> synthesized.

Synthesizing Unit <Encoder>.
    Related source file is "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/Encoder.v".
    Found 10-bit register for signal <ticks>.
    Found 10-bit adder for signal <ticks[9]_GND_53_o_add_1_OUT> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <Encoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 92
 10-bit adder                                          : 4
 11-bit adder                                          : 3
 11-bit addsub                                         : 51
 11-bit subtractor                                     : 6
 20-bit addsub                                         : 24
 4-bit adder                                           : 3
 7-bit subtractor                                      : 1
# Registers                                            : 160
 1-bit register                                        : 81
 10-bit register                                       : 7
 11-bit register                                       : 45
 20-bit register                                       : 24
 4-bit register                                        : 3
# Latches                                              : 31
 1-bit latch                                           : 31
# Comparators                                          : 3
 10-bit comparator greater                             : 3
# Multiplexers                                         : 68
 1-bit 2-to-1 multiplexer                              : 68

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <z_9> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_8> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_7> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_6> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_5> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_4> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_3> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_2> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_1> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_0> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_9> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_8> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_7> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_6> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_5> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_4> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_3> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_2> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_1> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_0> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_9> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_8> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_7> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_6> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_5> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_4> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_3> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_2> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_1> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_0> (without init value) has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <angle_adjust_B_0> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Encoder>.
The following registers are absorbed into accumulator <ticks>: 1 register on signal <ticks>.
Unit <Encoder> synthesized (advanced).

Synthesizing (advanced) Unit <trianglewave>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <trianglewave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 88
 10-bit adder                                          : 3
 11-bit addsub                                         : 51
 11-bit subtractor                                     : 6
 20-bit addsub                                         : 24
 4-bit adder                                           : 3
 7-bit subtractor                                      : 1
# Counters                                             : 6
 10-bit up counter                                     : 3
 4-bit up counter                                      : 3
# Accumulators                                         : 1
 10-bit up accumulator                                 : 1
# Registers                                            : 1086
 Flip-Flops                                            : 1086
# Comparators                                          : 3
 10-bit comparator greater                             : 3
# Multiplexers                                         : 68
 1-bit 2-to-1 multiplexer                              : 68

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <angle_adjust_B_0> has a constant value of 0 in block <angle_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x<0>_7> (without init value) has a constant value of 0 in block <cordic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x<0>_6> (without init value) has a constant value of 0 in block <cordic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x<0>_4> (without init value) has a constant value of 0 in block <cordic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x<0>_1> (without init value) has a constant value of 0 in block <cordic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x<0>_3> (without init value) has a constant value of 0 in block <cordic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x<0>_2> (without init value) has a constant value of 0 in block <cordic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x<0>_0> (without init value) has a constant value of 0 in block <cordic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y<0>_3> (without init value) has a constant value of 0 in block <cordic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y<0>_4> (without init value) has a constant value of 0 in block <cordic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y<0>_2> (without init value) has a constant value of 0 in block <cordic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y<0>_1> (without init value) has a constant value of 0 in block <cordic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y<0>_0> (without init value) has a constant value of 0 in block <cordic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <y_107> of sequential type is unconnected in block <cordic>.
WARNING:Xst:1293 - FF/Latch <XLXI_9/ticks_0> has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <y<0>_10> in Unit <cordic> is equivalent to the following 2 FFs/Latches, which will be removed : <y<0>_9> <y<0>_8> 
INFO:Xst:2261 - The FF/Latch <y<0>_7> in Unit <cordic> is equivalent to the following FF/Latch, which will be removed : <y<0>_6> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    angle_adjust_C_2 in unit <angle_check>
    angle_adjust_C_6 in unit <angle_check>
    angle_adjust_C_1 in unit <angle_check>
    angle_adjust_B_4 in unit <angle_check>
    angle_adjust_B_7 in unit <angle_check>
    angle_adjust_B_1 in unit <angle_check>
    angle_adjust_A_6 in unit <angle_check>
    angle_adjust_A_1 in unit <angle_check>
    angle_adjust_C_0 in unit <angle_check>
    angle_adjust_C_3 in unit <angle_check>
    angle_adjust_C_7 in unit <angle_check>
    angle_adjust_B_5 in unit <angle_check>
    angle_adjust_B_2 in unit <angle_check>
    angle_adjust_B_3 in unit <angle_check>
    angle_adjust_B_6 in unit <angle_check>
    angle_adjust_A_2 in unit <angle_check>
    angle_adjust_A_3 in unit <angle_check>
    angle_adjust_B_9 in unit <angle_check>
    angle_adjust_A_4 in unit <angle_check>
    angle_adjust_A_7 in unit <angle_check>
    angle_adjust_A_8 in unit <angle_check>
    angle_adjust_A_9 in unit <angle_check>


  List of register instances with asynchronous set or reset and opposite initialization value:
    angle_adjust_A_0 in unit <angle_check>


Optimizing unit <Control_block> ...

Optimizing unit <angle_check> ...

Optimizing unit <cordic> ...
INFO:Xst:2261 - The FF/Latch <x<0>_5> in Unit <cordic> is equivalent to the following 3 FFs/Latches, which will be removed : <x<0>_9> <x<0>_8> <x<0>_10> 
INFO:Xst:2261 - The FF/Latch <z_18> in Unit <cordic> is equivalent to the following FF/Latch, which will be removed : <z_19> 

Optimizing unit <FTP_HXILINX_Control_block> ...
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_0> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_1> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_2> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_3> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_4> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_5> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_6> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_7> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_8> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_9> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_0> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_1> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_2> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_3> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_4> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_5> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_6> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_7> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_8> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_9> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_0> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_1> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_2> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_3> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_4> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_5> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_6> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_7> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_8> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_9> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_10> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_7/angle_correct_0> has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/x_31> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/y_01> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/y_11> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/y_21> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/y_31> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/x_02> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/x_12> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/y_02> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/y_12> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_01> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_110> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_21> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_31> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_41> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_51> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_61> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_71> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_81> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_91> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/x_0> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/x_1> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/x_2> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/x_3> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/x_4> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/y_0> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/y_1> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/y_2> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/y_3> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_01> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_110> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_21> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_31> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_41> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_51> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_61> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_71> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_81> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_91> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/x_0> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/x_1> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/x_2> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/x_3> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/x_4> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/y_0> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/y_1> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/y_2> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/y_3> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/y_4> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_02> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_112> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_22> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_32> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_42> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/z_52> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/x_01> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/x_11> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/XLXI_8/x_21> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_101> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/x_0> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/x_1> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/x_2> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/x_3> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/x_4> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/y_0> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/y_1> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/y_2> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/y_3> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/y_4> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_02> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_112> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_22> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_32> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_42> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_52> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/x_01> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/x_11> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/x_21> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/x_31> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/y_01> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/y_11> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/y_21> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/y_31> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/x_02> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/x_12> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/y_02> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/y_12> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/y_4> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_02> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_112> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_22> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_32> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_42> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/z_52> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/x_01> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/x_11> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/x_21> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/x_31> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/y_01> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/y_11> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/y_21> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/y_31> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/x_02> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/x_12> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/y_02> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/XLXI_8/y_12> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_01> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_110> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_21> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_31> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_41> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_51> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_61> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_71> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_81> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/XLXI_8/z_91> (without init value) has a constant value of 0 in block <Control_block>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/z_193> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_2/XLXI_8/z_183> <XLXI_2/XLXI_8/z_173> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/z_194> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_2/XLXI_8/z_184> <XLXI_2/XLXI_8/z_174> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/z_195> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_2/XLXI_8/z_185> <XLXI_2/XLXI_8/z_175> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/z_196> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_2/XLXI_8/z_186> <XLXI_2/XLXI_8/z_176> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/z_197> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_2/XLXI_8/z_187> <XLXI_2/XLXI_8/z_177> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/z_03> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_2/XLXI_8/z_62> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/y_10> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_1/XLXI_8/y_9> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/x_10> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_3/XLXI_8/x_9> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/y_22> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_1/XLXI_8/x_22> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/z_33> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_2/XLXI_8/z_23> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/y_41> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_1/XLXI_8/x_41> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/y_5> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_2/XLXI_8/x_5> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/y_101> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_3/XLXI_8/y_91> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/x_101> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_1/XLXI_8/x_91> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/z_82> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_2/XLXI_8/z_72> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/z_83> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_2/XLXI_8/z_53> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/x_101> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_2/XLXI_8/x_91> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/z_03> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_3/XLXI_8/z_62> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/y_10> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_2/XLXI_8/y_9> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/x_10> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_1/XLXI_8/x_9> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/y_101> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_1/XLXI_8/y_91> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/y_22> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_2/XLXI_8/x_22> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/z_33> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_3/XLXI_8/z_23> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/y_41> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_2/XLXI_8/x_41> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/y_101> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_2/XLXI_8/y_91> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/z_82> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_3/XLXI_8/z_72> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/z_83> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_3/XLXI_8/z_53> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/y_5> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_3/XLXI_8/x_5> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/z_191> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_3/XLXI_8/z_181> <XLXI_3/XLXI_8/z_171> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/z_192> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_3/XLXI_8/z_182> <XLXI_3/XLXI_8/z_172> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/z_193> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_3/XLXI_8/z_183> <XLXI_3/XLXI_8/z_173> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/z_102> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_1/XLXI_8/z_92> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/z_194> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_3/XLXI_8/z_184> <XLXI_3/XLXI_8/z_174> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/z_195> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_3/XLXI_8/z_185> <XLXI_3/XLXI_8/z_175> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/z_196> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_3/XLXI_8/z_186> <XLXI_3/XLXI_8/z_176> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/z_197> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_3/XLXI_8/z_187> <XLXI_3/XLXI_8/z_177> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/z_03> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_1/XLXI_8/z_62> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/y_5> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_1/XLXI_8/x_5> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/y_10> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_3/XLXI_8/y_9> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/x_10> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_2/XLXI_8/x_9> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/y_22> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_3/XLXI_8/x_22> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/z_33> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_1/XLXI_8/z_23> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/y_41> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_3/XLXI_8/x_41> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/z_191> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_1/XLXI_8/z_181> <XLXI_1/XLXI_8/z_171> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/z_192> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_1/XLXI_8/z_182> <XLXI_1/XLXI_8/z_172> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/z_82> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_1/XLXI_8/z_72> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/z_193> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_1/XLXI_8/z_183> <XLXI_1/XLXI_8/z_173> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/z_83> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_1/XLXI_8/z_53> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/z_194> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_1/XLXI_8/z_184> <XLXI_1/XLXI_8/z_174> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/z_195> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_1/XLXI_8/z_185> <XLXI_1/XLXI_8/z_175> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/z_196> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_1/XLXI_8/z_186> <XLXI_1/XLXI_8/z_176> 
INFO:Xst:2261 - The FF/Latch <XLXI_1/XLXI_8/z_197> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_1/XLXI_8/z_187> <XLXI_1/XLXI_8/z_177> 
INFO:Xst:2261 - The FF/Latch <XLXI_3/XLXI_8/x_101> in Unit <Control_block> is equivalent to the following FF/Latch, which will be removed : <XLXI_3/XLXI_8/x_91> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/z_191> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_2/XLXI_8/z_181> <XLXI_2/XLXI_8/z_171> 
INFO:Xst:2261 - The FF/Latch <XLXI_2/XLXI_8/z_192> in Unit <Control_block> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_2/XLXI_8/z_182> <XLXI_2/XLXI_8/z_172> 

Mapping all equations...
Building and optimizing final netlist ...
PACKER Warning: Lut XLXI_1/XLXI_8/z<2><19>_inv2 is driving XOR and other loads hence can not be packed with the XOR/Carry. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut XLXI_2/XLXI_8/z<2><19>_inv2 is driving XOR and other loads hence can not be packed with the XOR/Carry. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut XLXI_3/XLXI_8/z<2><19>_inv2 is driving XOR and other loads hence can not be packed with the XOR/Carry. This would result in an extra LUT for a feedthrough.
Found area constraint ratio of 100 (+ 5) on block Control_block, actual ratio is 23.
FlipFlop XLXI_1/XLXI_8/z_18 has been replicated 1 time(s)
FlipFlop XLXI_1/XLXI_8/z_191 has been replicated 1 time(s)
FlipFlop XLXI_1/XLXI_8/z_192 has been replicated 1 time(s)
FlipFlop XLXI_1/XLXI_8/z_193 has been replicated 1 time(s)
FlipFlop XLXI_2/XLXI_8/z_18 has been replicated 1 time(s)
FlipFlop XLXI_2/XLXI_8/z_191 has been replicated 1 time(s)
FlipFlop XLXI_2/XLXI_8/z_192 has been replicated 1 time(s)
FlipFlop XLXI_2/XLXI_8/z_193 has been replicated 1 time(s)
FlipFlop XLXI_3/XLXI_8/z_18 has been replicated 1 time(s)
FlipFlop XLXI_3/XLXI_8/z_191 has been replicated 1 time(s)
FlipFlop XLXI_3/XLXI_8/z_192 has been replicated 1 time(s)
FlipFlop XLXI_3/XLXI_8/z_193 has been replicated 1 time(s)
Latch XLXI_7/angle_adjust_A_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_7/angle_adjust_A_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_7/angle_adjust_A_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 867
 Flip-Flops                                            : 867

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Control_block.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2966
#      GND                         : 1
#      INV                         : 119
#      LUT1                        : 79
#      LUT2                        : 398
#      LUT3                        : 491
#      LUT4                        : 32
#      LUT5                        : 4
#      LUT6                        : 2
#      MUXCY                       : 1019
#      VCC                         : 1
#      XORCY                       : 820
# FlipFlops/Latches                : 899
#      FD                          : 822
#      FDE                         : 33
#      FDR                         : 12
#      LD                          : 32
# Clock Buffers                    : 6
#      BUFG                        : 4
#      BUFGP                       : 2
# IO Buffers                       : 39
#      IBUF                        : 3
#      OBUF                        : 36
# Logical                          : 6
#      NOR2                        : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             896  out of  11440     7%  
 Number of Slice LUTs:                 1125  out of   5720    19%  
    Number used as Logic:              1125  out of   5720    19%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1184
   Number with an unused Flip Flop:     288  out of   1184    24%  
   Number with an unused LUT:            59  out of   1184     4%  
   Number of fully used LUT-FF pairs:   837  out of   1184    70%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of    102    40%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)          | Load  |
-------------------------------------------------------------+--------------------------------+-------+
Q0                                                           | BUFGP                          | 9     |
XLXI_1/XLXI_6/Q                                              | BUFG                           | 283   |
XLXI_2/XLXI_6/Q                                              | BUFG                           | 286   |
XLXI_3/XLXI_6/Q                                              | BUFG                           | 286   |
XLXI_7/angle_adjust_A_0_G(XLXI_7/hall[2]_hall[2]_OR_188_o1:O)| BUFG(*)(XLXI_7/angle_correct_1)| 32    |
clk                                                          | BUFGP                          | 3     |
-------------------------------------------------------------+--------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.331ns (Maximum Frequency: 300.179MHz)
   Minimum input arrival time before clock: 2.826ns
   Maximum output required time after clock: 7.368ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Q0'
  Clock period: 2.697ns (frequency: 370.782MHz)
  Total number of paths / destination ports: 45 / 9
-------------------------------------------------------------------------
Delay:               2.697ns (Levels of Logic = 2)
  Source:            XLXI_9/ticks_5 (FF)
  Destination:       XLXI_9/ticks_7 (FF)
  Source Clock:      Q0 rising
  Destination Clock: Q0 rising

  Data Path: XLXI_9/ticks_5 to XLXI_9/ticks_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.089  XLXI_9/ticks_5 (XLXI_9/ticks_5)
     LUT6:I1->O            3   0.203   0.651  XLXI_9/Maccum_ticks_xor<7>111 (XLXI_9/Maccum_ticks_xor<7>11)
     LUT2:I1->O            1   0.205   0.000  XLXI_9/Maccum_ticks_xor<7>12 (Result<7>)
     FD:D                      0.102          XLXI_9/ticks_7
    ----------------------------------------
    Total                      2.697ns (0.957ns logic, 1.740ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_6/Q'
  Clock period: 3.331ns (frequency: 300.179MHz)
  Total number of paths / destination ports: 6267 / 284
-------------------------------------------------------------------------
Delay:               3.331ns (Levels of Logic = 21)
  Source:            XLXI_1/XLXI_8/z_196 (FF)
  Destination:       XLXI_1/XLXI_8/z_197 (FF)
  Source Clock:      XLXI_1/XLXI_6/Q rising
  Destination Clock: XLXI_1/XLXI_6/Q rising

  Data Path: XLXI_1/XLXI_8/z_196 to XLXI_1/XLXI_8/z_197
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              41   0.447   1.419  XLXI_1/XLXI_8/z_196 (XLXI_1/XLXI_8/z_196)
     INV:I->O              2   0.206   0.616  XLXI_1/XLXI_8/z<6><19>_inv2_INV_0 (XLXI_1/XLXI_8/z<6><19>_inv)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<0> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<1> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<2> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<3> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<4> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<5> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<6> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<7> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<8> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<9> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<10> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<11> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<12> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<13> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<14> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<15> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<16> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<17> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<17>)
     MUXCY:CI->O           0   0.019   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<18> (XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<18>)
     XORCY:CI->O           1   0.180   0.000  XLXI_1/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_xor<19> (XLXI_1/XLXI_8/z[6][19]_z[6][19]_mux_132_OUT<19>)
     FD:D                      0.102          XLXI_1/XLXI_8/z_197
    ----------------------------------------
    Total                      3.331ns (1.296ns logic, 2.035ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_6/Q'
  Clock period: 3.331ns (frequency: 300.179MHz)
  Total number of paths / destination ports: 6324 / 286
-------------------------------------------------------------------------
Delay:               3.331ns (Levels of Logic = 21)
  Source:            XLXI_2/XLXI_8/z_196 (FF)
  Destination:       XLXI_2/XLXI_8/z_197 (FF)
  Source Clock:      XLXI_2/XLXI_6/Q rising
  Destination Clock: XLXI_2/XLXI_6/Q rising

  Data Path: XLXI_2/XLXI_8/z_196 to XLXI_2/XLXI_8/z_197
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              41   0.447   1.419  XLXI_2/XLXI_8/z_196 (XLXI_2/XLXI_8/z_196)
     INV:I->O              2   0.206   0.616  XLXI_2/XLXI_8/z<6><19>_inv2_INV_0 (XLXI_2/XLXI_8/z<6><19>_inv)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<0> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<1> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<2> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<3> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<4> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<5> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<6> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<7> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<8> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<9> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<10> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<11> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<12> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<13> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<14> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<15> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<16> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<17> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<17>)
     MUXCY:CI->O           0   0.019   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<18> (XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<18>)
     XORCY:CI->O           1   0.180   0.000  XLXI_2/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_xor<19> (XLXI_2/XLXI_8/z[6][19]_z[6][19]_mux_132_OUT<19>)
     FD:D                      0.102          XLXI_2/XLXI_8/z_197
    ----------------------------------------
    Total                      3.331ns (1.296ns logic, 2.035ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_6/Q'
  Clock period: 3.331ns (frequency: 300.179MHz)
  Total number of paths / destination ports: 6324 / 286
-------------------------------------------------------------------------
Delay:               3.331ns (Levels of Logic = 21)
  Source:            XLXI_3/XLXI_8/z_196 (FF)
  Destination:       XLXI_3/XLXI_8/z_197 (FF)
  Source Clock:      XLXI_3/XLXI_6/Q rising
  Destination Clock: XLXI_3/XLXI_6/Q rising

  Data Path: XLXI_3/XLXI_8/z_196 to XLXI_3/XLXI_8/z_197
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              41   0.447   1.419  XLXI_3/XLXI_8/z_196 (XLXI_3/XLXI_8/z_196)
     INV:I->O              2   0.206   0.616  XLXI_3/XLXI_8/z<6><19>_inv2_INV_0 (XLXI_3/XLXI_8/z<6><19>_inv)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<0> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<1> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<2> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<3> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<4> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<5> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<6> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<7> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<8> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<9> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<10> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<11> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<12> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<13> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<14> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<15> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<16> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<17> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<17>)
     MUXCY:CI->O           0   0.019   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<18> (XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_cy<18>)
     XORCY:CI->O           1   0.180   0.000  XLXI_3/XLXI_8/Maddsub_z[6][19]_z[6][19]_mux_132_OUT_xor<19> (XLXI_3/XLXI_8/z[6][19]_z[6][19]_mux_132_OUT<19>)
     FD:D                      0.102          XLXI_3/XLXI_8/z_197
    ----------------------------------------
    Total                      3.331ns (1.296ns logic, 2.035ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.913ns (frequency: 522.821MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.913ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_6/Q (FF)
  Destination:       XLXI_1/XLXI_6/Q (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_1/XLXI_6/Q to XLXI_1/XLXI_6/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_2_o1_INV_0 (Q_INV_2_o)
     FDE:D                     0.102          Q
    ----------------------------------------
    Total                      1.913ns (0.755ns logic, 1.158ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/angle_adjust_A_0_G'
  Total number of paths / destination ports: 72 / 26
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 2)
  Source:            HALL<2> (PAD)
  Destination:       XLXI_7/angle_adjust_C_6 (LATCH)
  Destination Clock: XLXI_7/angle_adjust_A_0_G falling

  Data Path: HALL<2> to XLXI_7/angle_adjust_C_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  HALL_2_IBUF (HALL_2_IBUF)
     LUT3:I0->O            1   0.205   0.000  XLXI_7/angle_adjust_C_1_D (XLXI_7/angle_adjust_C_1_D)
     LD:D                      0.037          XLXI_7/angle_adjust_C_1
    ----------------------------------------
    Total                      2.826ns (1.464ns logic, 1.362ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Q0'
  Total number of paths / destination ports: 155 / 15
-------------------------------------------------------------------------
Offset:              6.674ns (Levels of Logic = 10)
  Source:            XLXI_9/ticks_1 (FF)
  Destination:       angle_A<19> (PAD)
  Source Clock:      Q0 rising

  Data Path: XLXI_9/ticks_1 to angle_A<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   0.961  XLXI_9/ticks_1 (XLXI_9/ticks_1)
     LUT2:I0->O            1   0.203   0.000  XLXI_7/Msub_correction<9:3>_lut<1> (XLXI_7/Msub_correction<9:3>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_7/Msub_correction<9:3>_cy<1> (XLXI_7/Msub_correction<9:3>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_7/Msub_correction<9:3>_cy<2> (XLXI_7/Msub_correction<9:3>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_7/Msub_correction<9:3>_cy<3> (XLXI_7/Msub_correction<9:3>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_7/Msub_correction<9:3>_cy<4> (XLXI_7/Msub_correction<9:3>_cy<4>)
     XORCY:CI->O           3   0.180   0.755  XLXI_7/Msub_correction<9:3>_xor<5> (XLXI_7/correction<8>)
     LUT2:I0->O            1   0.203   0.000  XLXI_7/Madd_sineangle_A<19:10>_lut<8> (XLXI_7/Madd_sineangle_A<19:10>_lut<8>)
     MUXCY:S->O            0   0.172   0.000  XLXI_7/Madd_sineangle_A<19:10>_cy<8> (XLXI_7/Madd_sineangle_A<19:10>_cy<8>)
     XORCY:CI->O           7   0.180   0.773  XLXI_7/Madd_sineangle_A<19:10>_xor<9> (angle_A_19_OBUF)
     OBUF:I->O                 2.571          angle_A_19_OBUF (angle_A<19>)
    ----------------------------------------
    Total                      6.674ns (4.185ns logic, 2.489ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/angle_adjust_A_0_G'
  Total number of paths / destination ports: 116 / 10
-------------------------------------------------------------------------
Offset:              6.346ns (Levels of Logic = 10)
  Source:            XLXI_7/angle_correct_1 (LATCH)
  Destination:       angle_A<19> (PAD)
  Source Clock:      XLXI_7/angle_adjust_A_0_G falling

  Data Path: XLXI_7/angle_correct_1 to angle_A<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.580  XLXI_7/angle_correct_1 (XLXI_7/angle_correct_1)
     LUT2:I1->O            1   0.205   0.000  XLXI_7/Msub_correction<9:3>_lut<1> (XLXI_7/Msub_correction<9:3>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_7/Msub_correction<9:3>_cy<1> (XLXI_7/Msub_correction<9:3>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_7/Msub_correction<9:3>_cy<2> (XLXI_7/Msub_correction<9:3>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_7/Msub_correction<9:3>_cy<3> (XLXI_7/Msub_correction<9:3>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_7/Msub_correction<9:3>_cy<4> (XLXI_7/Msub_correction<9:3>_cy<4>)
     XORCY:CI->O           3   0.180   0.755  XLXI_7/Msub_correction<9:3>_xor<5> (XLXI_7/correction<8>)
     LUT2:I0->O            1   0.203   0.000  XLXI_7/Madd_sineangle_A<19:10>_lut<8> (XLXI_7/Madd_sineangle_A<19:10>_lut<8>)
     MUXCY:S->O            0   0.172   0.000  XLXI_7/Madd_sineangle_A<19:10>_cy<8> (XLXI_7/Madd_sineangle_A<19:10>_cy<8>)
     XORCY:CI->O           7   0.180   0.773  XLXI_7/Madd_sineangle_A<19:10>_xor<9> (angle_A_19_OBUF)
     OBUF:I->O                 2.571          angle_A_19_OBUF (angle_A<19>)
    ----------------------------------------
    Total                      6.346ns (4.238ns logic, 2.108ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/XLXI_6/Q'
  Total number of paths / destination ports: 144 / 2
-------------------------------------------------------------------------
Offset:              7.368ns (Levels of Logic = 8)
  Source:            XLXI_3/XLXI_5/temp_0 (FF)
  Destination:       PHASE_A (PAD)
  Source Clock:      XLXI_3/XLXI_6/Q rising

  Data Path: XLXI_3/XLXI_5/temp_0 to PHASE_A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.879  XLXI_3/XLXI_5/temp_0 (XLXI_3/XLXI_5/temp_0)
     LUT4:I1->O            1   0.205   0.000  XLXI_3/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_lut<0> (XLXI_3/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  XLXI_3/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<0> (XLXI_3/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<1> (XLXI_3/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<2> (XLXI_3/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.808  XLXI_3/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<3> (XLXI_3/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<3>)
     LUT5:I2->O            4   0.205   1.048  XLXI_3/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<4>_inv1 (XLXN_14)
     NOR2:I0->O            1   0.203   0.579  XLXI_4 (PHASE_A_OBUF)
     OBUF:I->O                 2.571          PHASE_A_OBUF (PHASE_A)
    ----------------------------------------
    Total                      7.368ns (4.054ns logic, 3.313ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXI_6/Q'
  Total number of paths / destination ports: 144 / 2
-------------------------------------------------------------------------
Offset:              7.368ns (Levels of Logic = 8)
  Source:            XLXI_1/XLXI_5/temp_0 (FF)
  Destination:       PHASE_B (PAD)
  Source Clock:      XLXI_1/XLXI_6/Q rising

  Data Path: XLXI_1/XLXI_5/temp_0 to PHASE_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.879  XLXI_1/XLXI_5/temp_0 (XLXI_1/XLXI_5/temp_0)
     LUT4:I1->O            1   0.205   0.000  XLXI_1/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_lut<0> (XLXI_1/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  XLXI_1/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<0> (XLXI_1/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<1> (XLXI_1/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<2> (XLXI_1/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.808  XLXI_1/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<3> (XLXI_1/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<3>)
     LUT5:I2->O            4   0.205   1.048  XLXI_1/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<4>_inv1 (XLXN_16)
     NOR2:I0->O            1   0.203   0.579  XLXI_5 (PHASE_B_OBUF)
     OBUF:I->O                 2.571          PHASE_B_OBUF (PHASE_B)
    ----------------------------------------
    Total                      7.368ns (4.054ns logic, 3.313ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_6/Q'
  Total number of paths / destination ports: 144 / 2
-------------------------------------------------------------------------
Offset:              7.368ns (Levels of Logic = 8)
  Source:            XLXI_2/XLXI_5/temp_0 (FF)
  Destination:       PHASE_C (PAD)
  Source Clock:      XLXI_2/XLXI_6/Q rising

  Data Path: XLXI_2/XLXI_5/temp_0 to PHASE_C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.879  XLXI_2/XLXI_5/temp_0 (XLXI_2/XLXI_5/temp_0)
     LUT4:I1->O            1   0.205   0.000  XLXI_2/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_lut<0> (XLXI_2/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  XLXI_2/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<0> (XLXI_2/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<1> (XLXI_2/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<2> (XLXI_2/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.808  XLXI_2/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<3> (XLXI_2/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<3>)
     LUT5:I2->O            4   0.205   1.048  XLXI_2/XLXI_3/Mcompar_swave[9]_twave[9]_LessThan_1_o_cy<4>_inv1 (XLXN_18)
     NOR2:I0->O            1   0.203   0.579  XLXI_6 (PHASE_C_OBUF)
     OBUF:I->O                 2.571          PHASE_C_OBUF (PHASE_C)
    ----------------------------------------
    Total                      7.368ns (4.054ns logic, 3.313ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Q0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Q0             |    2.697|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_6/Q
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Q0                       |    4.484|         |         |         |
XLXI_1/XLXI_6/Q          |    3.331|         |         |         |
XLXI_7/angle_adjust_A_0_G|         |    4.156|         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_6/Q
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Q0                       |    4.484|         |         |         |
XLXI_2/XLXI_6/Q          |    3.331|         |         |         |
XLXI_7/angle_adjust_A_0_G|         |    4.156|         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_6/Q
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Q0                       |    4.513|         |         |         |
XLXI_3/XLXI_6/Q          |    3.331|         |         |         |
XLXI_7/angle_adjust_A_0_G|         |    4.185|         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/angle_adjust_A_0_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Q0             |         |         |    1.340|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.913|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 17.06 secs
 
--> 


Total memory usage is 489096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  256 (   0 filtered)
Number of infos    :   59 (   0 filtered)

