Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Fri Oct 15 22:20:46 2021


Cell Usage:
GTP_DFF_R                    10 uses
GTP_DFF_RE                   64 uses
GTP_DFF_S                     1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                      2 uses
GTP_LUT3                     10 uses
GTP_LUT4                      7 uses
GTP_LUT5                      8 uses
GTP_LUT5CARRY                10 uses
GTP_LUT5M                    32 uses

I/O ports: 103
GTP_INBUF                  70 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 69 of 17536 (0.39%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 69
Total Registers: 75 of 26304 (0.29%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 103 of 240 (42.92%)


Number of unique control sets : 4
  CLK(nt_clk), S(N96)                              : 1
  CLK(nt_clk), R(~nt_rst)                          : 10
  CLK(nt_clk), R(~nt_rst), CE(N87)                 : 32
  CLK(nt_clk), R(~nt_rst), CE(N91)                 : 32


Number of DFF:CE Signals : 2
  N87(from GTP_LUT5:Z)                             : 32
  N91(from GTP_LUT5:Z)                             : 32

Number of DFF:CLK Signals : 1
  nt_clk(from GTP_INBUF:O)                         : 75

Number of DFF:RS Signals : 2
  N96(from GTP_LUT4:Z)                             : 1
  ~nt_rst(from GTP_INV:Z)                          : 74

Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pwm                  | 69      | 75     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 103     | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 1         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_Inferred             1000.000     {0 500}        Declared                75           0  {clk} 
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_Inferred                            
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_Inferred                 1.000 MHz     319.898 MHz       1000.000          3.126        996.874
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred               996.874       0.000              0             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred                 1.611       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred                                      499.279       0.000              0             75
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : period_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : pwm_r/S (GTP_DFF_S)
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=75)       2.555       3.766         nt_clk           
                                                                           r       period_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.325       4.091 r       period_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.482       4.573         period_cnt[0]    
                                                                                   N20_mux4/I2 (GTP_LUT5)
                                   td                    0.277       4.850 r       N20_mux4/Z (GTP_LUT5)
                                   net (fanout=12)       0.623       5.473         _N55             
                                                                                   N20_mux7/I3 (GTP_LUT4)
                                   td                    0.174       5.647 f       N20_mux7/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       6.017         _N67             
                                                                                   N96/I3 (GTP_LUT4)
                                   td                    0.164       6.181 r       N96/Z (GTP_LUT4) 
                                   net (fanout=1)        0.370       6.551         N96              
                                                                           r       pwm_r/S (GTP_DFF_S)

 Data arrival time                                                   6.551         Logic Levels: 3  
                                                                                   Logic: 0.940ns(33.752%), Route: 1.845ns(66.248%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=75)       2.555    1003.766         nt_clk           
                                                                           r       pwm_r/CLK (GTP_DFF_S)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.291    1003.425                          

 Data required time                                               1003.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.425                          
 Data arrival time                                                  -6.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.874                          
====================================================================================================

====================================================================================================

Startpoint  : period_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : period_cnt[9]/D (GTP_DFF_R)
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=75)       2.555       3.766         nt_clk           
                                                                           r       period_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.325       4.091 r       period_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.482       4.573         period_cnt[0]    
                                                                                   N23_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.759 f       N23_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.759         _N21             
                                                                                   N23_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.791 r       N23_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.791         _N22             
                                                                                   N23_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.823 r       N23_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.823         _N23             
                                                                                   N23_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.855 r       N23_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.855         _N24             
                                                                                   N23_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.887 r       N23_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.887         _N25             
                                                                                   N23_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.919 r       N23_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.919         _N26             
                                                                                   N23_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.951 r       N23_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.951         _N27             
                                                                                   N23_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.983 r       N23_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         _N28             
                                                                                   N23_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.015 r       N23_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.015         _N29             
                                                                                   N23_10/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.231 f       N23_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       5.601         N103[9]          
                                                                                   N93[9]/I2 (GTP_LUT3)
                                   td                    0.199       5.800 r       N93[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       5.800         _N207            
                                                                           r       period_cnt[9]/D (GTP_DFF_R)

 Data arrival time                                                   5.800         Logic Levels: 11 
                                                                                   Logic: 1.182ns(58.112%), Route: 0.852ns(41.888%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=75)       2.555    1003.766         nt_clk           
                                                                           r       period_cnt[9]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -5.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.884                          
====================================================================================================

====================================================================================================

Startpoint  : period_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : period_cnt[8]/D (GTP_DFF_R)
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=75)       2.555       3.766         nt_clk           
                                                                           r       period_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.325       4.091 r       period_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.482       4.573         period_cnt[0]    
                                                                                   N23_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.759 f       N23_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.759         _N21             
                                                                                   N23_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.791 r       N23_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.791         _N22             
                                                                                   N23_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.823 r       N23_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.823         _N23             
                                                                                   N23_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.855 r       N23_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.855         _N24             
                                                                                   N23_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.887 r       N23_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.887         _N25             
                                                                                   N23_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.919 r       N23_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.919         _N26             
                                                                                   N23_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.951 r       N23_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.951         _N27             
                                                                                   N23_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.983 r       N23_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         _N28             
                                                                                   N23_9/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.199 f       N23_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       5.569         N103[8]          
                                                                                   N93[8]/I2 (GTP_LUT3)
                                   td                    0.204       5.773 r       N93[8]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       5.773         _N206            
                                                                           r       period_cnt[8]/D (GTP_DFF_R)

 Data arrival time                                                   5.773         Logic Levels: 10 
                                                                                   Logic: 1.155ns(57.549%), Route: 0.852ns(42.451%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=75)       2.555    1003.766         nt_clk           
                                                                           r       period_cnt[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -5.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.911                          
====================================================================================================

====================================================================================================

Startpoint  : period_cnt[4]/CLK (GTP_DFF_R)
Endpoint    : period_cnt[4]/D (GTP_DFF_R)
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=75)       2.555       3.766         nt_clk           
                                                                           r       period_cnt[4]/CLK (GTP_DFF_R)

                                   tco                   0.317       4.083 f       period_cnt[4]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.441       4.524         period_cnt[4]    
                                                                                   N23_5/I1 (GTP_LUT5CARRY)
                                   td                    0.281       4.805 f       N23_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       5.175         N103[4]          
                                                                                   N93[4]/I1 (GTP_LUT3)
                                   td                    0.225       5.400 r       N93[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       5.400         _N202            
                                                                           r       period_cnt[4]/D (GTP_DFF_R)

 Data arrival time                                                   5.400         Logic Levels: 2  
                                                                                   Logic: 0.823ns(50.367%), Route: 0.811ns(49.633%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=75)       2.555       3.766         nt_clk           
                                                                           r       period_cnt[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -5.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.611                          
====================================================================================================

====================================================================================================

Startpoint  : period_cnt[3]/CLK (GTP_DFF_R)
Endpoint    : period_cnt[3]/D (GTP_DFF_R)
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=75)       2.555       3.766         nt_clk           
                                                                           r       period_cnt[3]/CLK (GTP_DFF_R)

                                   tco                   0.317       4.083 f       period_cnt[3]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.441       4.524         period_cnt[3]    
                                                                                   N23_4/I1 (GTP_LUT5CARRY)
                                   td                    0.281       4.805 f       N23_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       5.175         N103[3]          
                                                                                   N93[3]/I1 (GTP_LUT3)
                                   td                    0.230       5.405 r       N93[3]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       5.405         _N201            
                                                                           r       period_cnt[3]/D (GTP_DFF_R)

 Data arrival time                                                   5.405         Logic Levels: 2  
                                                                                   Logic: 0.828ns(50.519%), Route: 0.811ns(49.481%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=75)       2.555       3.766         nt_clk           
                                                                           r       period_cnt[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -5.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.616                          
====================================================================================================

====================================================================================================

Startpoint  : period_cnt[2]/CLK (GTP_DFF_R)
Endpoint    : period_cnt[2]/D (GTP_DFF_R)
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=75)       2.555       3.766         nt_clk           
                                                                           r       period_cnt[2]/CLK (GTP_DFF_R)

                                   tco                   0.317       4.083 f       period_cnt[2]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.441       4.524         period_cnt[2]    
                                                                                   N23_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       4.805 f       N23_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       5.175         N103[2]          
                                                                                   N93[2]/I1 (GTP_LUT3)
                                   td                    0.236       5.411 r       N93[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       5.411         _N200            
                                                                           r       period_cnt[2]/D (GTP_DFF_R)

 Data arrival time                                                   5.411         Logic Levels: 2  
                                                                                   Logic: 0.834ns(50.699%), Route: 0.811ns(49.301%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=75)       2.555       3.766         nt_clk           
                                                                           r       period_cnt[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -5.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.622                          
====================================================================================================

====================================================================================================

Startpoint  : duty_r[0]/CLK (GTP_DFF_RE)
Endpoint    : data_o[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=75)       2.555       3.766         nt_clk           
                                                                           r       duty_r[0]/CLK (GTP_DFF_RE)

                                   tco                   0.325       4.091 r       duty_r[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.370       4.461         duty_r[0]        
                                                                                   N46[0]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       N46[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.870       5.570         _N166            
                                                                                   data_o_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       7.979 f       data_o_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.979         data_o[0]        
 data_o[0]                                                                 f       data_o[0] (port) 

 Data arrival time                                                   7.979         Logic Levels: 2  
                                                                                   Logic: 2.973ns(70.567%), Route: 1.240ns(29.433%)
====================================================================================================

====================================================================================================

Startpoint  : duty_r[1]/CLK (GTP_DFF_RE)
Endpoint    : data_o[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=75)       2.555       3.766         nt_clk           
                                                                           r       duty_r[1]/CLK (GTP_DFF_RE)

                                   tco                   0.325       4.091 r       duty_r[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.370       4.461         duty_r[1]        
                                                                                   N46[1]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       N46[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.870       5.570         _N167            
                                                                                   data_o_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       7.979 f       data_o_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.979         data_o[1]        
 data_o[1]                                                                 f       data_o[1] (port) 

 Data arrival time                                                   7.979         Logic Levels: 2  
                                                                                   Logic: 2.973ns(70.567%), Route: 1.240ns(29.433%)
====================================================================================================

====================================================================================================

Startpoint  : duty_r[2]/CLK (GTP_DFF_RE)
Endpoint    : data_o[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=75)       2.555       3.766         nt_clk           
                                                                           r       duty_r[2]/CLK (GTP_DFF_RE)

                                   tco                   0.325       4.091 r       duty_r[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.370       4.461         duty_r[2]        
                                                                                   N46[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       N46[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.870       5.570         _N168            
                                                                                   data_o_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.409       7.979 f       data_o_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.979         data_o[2]        
 data_o[2]                                                                 f       data_o[2] (port) 

 Data arrival time                                                   7.979         Logic Levels: 2  
                                                                                   Logic: 2.973ns(70.567%), Route: 1.240ns(29.433%)
====================================================================================================

====================================================================================================

Startpoint  : data_period_duty_i[28] (port)
Endpoint    : duty_r[28]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 data_period_duty_i[28]                                  0.000       0.000 r       data_period_duty_i[28] (port)
                                   net (fanout=1)        0.000       0.000         data_period_duty_i[28]
                                                                                   data_period_duty_i_ibuf[28]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       data_period_duty_i_ibuf[28]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_data_period_duty_i[28]
                                                                           r       duty_r[28]/D (GTP_DFF_RE)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : data_period_duty_i[30] (port)
Endpoint    : duty_r[30]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 data_period_duty_i[30]                                  0.000       0.000 r       data_period_duty_i[30] (port)
                                   net (fanout=1)        0.000       0.000         data_period_duty_i[30]
                                                                                   data_period_duty_i_ibuf[30]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       data_period_duty_i_ibuf[30]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_data_period_duty_i[30]
                                                                           r       duty_r[30]/D (GTP_DFF_RE)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : data_period_duty_i[31] (port)
Endpoint    : period_r[31]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 data_period_duty_i[31]                                  0.000       0.000 r       data_period_duty_i[31] (port)
                                   net (fanout=1)        0.000       0.000         data_period_duty_i[31]
                                                                                   data_period_duty_i_ibuf[31]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       data_period_duty_i_ibuf[31]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_data_period_duty_i[31]
                                                                           r       period_r[31]/D (GTP_DFF_RE)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

{clk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.279     499.899         0.620           Low Pulse Width                           period_cnt[5]/CLK
 499.279     499.899         0.620           Low Pulse Width                           duty_r[0]/CLK
 499.279     499.899         0.620           Low Pulse Width                           period_r[31]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                               
+---------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.14/compile/pwm_comp.adf       
|            | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.14/git_riscv.fdc              
| Output     | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.14/synthesize/pwm_syn.adf     
|            | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.14/synthesize/pwm_syn.vm      
|            | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.14/synthesize/pwm.snr         
+---------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -ads -selected_syn_tool_opt 2 
Peak memory: 180,285,440 bytes
Total CPU  time to synthesize completion : 2.828 sec
Total real time to synthesize completion : 4.000 sec
