{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649788907553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649788907553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 13:41:47 2022 " "Processing started: Tue Apr 12 13:41:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649788907553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1649788907553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab10step2 -c lab10step2 --convert_bdf_to_verilog=U:/CPRE281/lab10/lab10step2/lab10step2b.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab10step2 -c lab10step2 --convert_bdf_to_verilog=U:/CPRE281/lab10/lab10step2/lab10step2b.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1649788907553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab10step2b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab10step2b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab10step2b " "Found entity 1: lab10step2b" {  } { { "lab10step2b.bdf" "" { Schematic "U:/CPRE281/lab10/lab10step2/lab10step2b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649788907802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649788907802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1649788907812 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "lab10step2b.bdf" "" { Schematic "U:/CPRE281/lab10/lab10step2/lab10step2b.bdf" { { 240 200 304 240 "" "" } { 240 368 384 240 "" "" } { 240 384 384 256 "" "" } { 256 384 400 256 "" "" } { 248 552 584 248 "" "" } { 248 768 776 248 "" "" } { 240 944 960 240 "" "" } { 240 960 960 256 "" "" } { 256 960 976 256 "" "" } { 80 200 200 240 "" "" } { 80 968 968 240 "" "" } { 240 968 976 240 "" "" } { 80 392 392 240 "" "" } { 80 200 392 80 "" "" } { 240 392 400 240 "" "" } { 80 576 576 232 "" "" } { 80 392 576 80 "" "" } { 232 576 584 232 "" "" } { 80 576 768 80 "" "" } { 80 768 968 80 "" "" } { 232 768 776 232 "" "" } { 80 768 768 232 "" "" } { 232 768 768 240 "" "" } { 240 768 768 248 "" "" } { -24 368 552 -24 "" "" } { 240 744 752 240 "" "" } { 240 752 768 240 "" "" } { -24 552 744 -24 "" "" } { -24 744 944 -24 "" "" } { 248 1136 1144 248 "" "" } { 16 1072 1144 16 "" "" } { -24 1072 1072 16 "" "" } { -24 1072 1120 -24 "" "" } { -24 944 1072 -24 "" "" } { -24 352 369 240 "Q0" "" } { -24 536 553 248 "Q1" "" } { -24 728 745 240 "Q2" "" } { -24 928 945 240 "Q3" "" } { 16 1128 1145 248 "Q4" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Design Software" 0 -1 1649788907842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 1  Quartus Prime " "Quartus Prime Create Verilog File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649788907972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 13:41:47 2022 " "Processing ended: Tue Apr 12 13:41:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649788907972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649788907972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649788907972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1649788907972 ""}
