// Seed: 1033778376
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output wire id_4
);
  assign id_4 = 1;
  tri id_6;
  id_7(
      .id_0(1 != 1),
      .id_1(1'b0),
      .id_2(id_3 == id_3 - id_3),
      .id_3(1),
      .id_4(id_2),
      .id_5(id_1 != 1),
      .id_6(id_2 ^ id_3),
      .id_7(id_0),
      .id_8(1),
      .id_9(id_4),
      .id_10(1 == 1'h0),
      .id_11(id_6),
      .id_12(id_3),
      .id_13(1'b0),
      .id_14(1),
      .id_15(1),
      .id_16(1),
      .id_17(1 & 1),
      .id_18(id_1),
      .id_19($display(1))
  );
  tri1 id_8;
  assign id_2 = id_6 ? 1'h0 - id_6 : 1 == id_0;
  assign id_2 = id_8 * "" / 1'd0;
  assign id_2 = id_0;
  wire id_9, id_10, id_11;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output wor id_2,
    input supply0 id_3,
    inout tri1 id_4,
    output wor id_5,
    input supply0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wor id_9,
    output wire id_10
);
  assign id_9 = id_4;
  xnor (id_9, id_8, id_4, id_3, id_6, id_1);
  module_0(
      id_3, id_2, id_0, id_9, id_9
  );
endmodule
