Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fc546e0afaa04a679ed6c09e9eb54d03 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/cache_fifo/cache_fifo.srcs/sources_1/cache.sv" Line 1. Module cache(TAG_ADDR_LEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/cache_fifo/cache_fifo.srcs/sources_1/main_mem.sv" Line 2. Module main_mem(ADDR_LEN=15) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/cache_fifo/cache_fifo.srcs/sources_1/mem.sv" Line 2. Module mem(ADDR_LEN=18) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem(ADDR_LEN=18)
Compiling module xil_defaultlib.main_mem(ADDR_LEN=15)
Compiling module xil_defaultlib.cache(TAG_ADDR_LEN=12)
Compiling module xil_defaultlib.cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_tb_behav
