digit ldo time interleav compar fast respons low rippl sohail saurav kaushik mrigank electron ece iit kharagpur west bengal india electr engin purdu univers west lafayett usa abstract chip voltag regul distribut digit low drop ldo voltag regul identifi promis techniqu effici power manag emerg multi core processor digit ldos dldo offer low voltag oper faster transient respons higher current effici respons time well output voltag rippl reduc increas speed dynam compar compar offset steepli increas high clock frequenc lead enhanc variat output voltag work explor design digit ldos multipl dynam compar overcom bottleneck propos topolog appli time interleav compar voltag threshold uniform current step order accomplish aforement featur simul base analysi dldo time interleav compar achiev better perform variabl step algorithm base dldo term current effici rippl settl time load step dldo time interleav compar achiev output rippl achiev settl time load current depend dynam adjust clock frequenc propos maintain high current effici keyword low power voltag regul vlsi digit circuit design introduct meet demand energi effici comput scale cmos technolog distribut regul low chip suppli voltag crucial emerg demand low power threshold comput pose challeng regul voltag high integr comput system chip multi processor cmp effici voltag regul pronounc threshold comput regim gate delay high suscept suppli variat increas number power domain power state domain well decreas decoupl capacit local grid wide rang digit load current necessit design high effici compact die voltag regul chip ldo regul suitabl threshold threshold logic circuit suppli stabl precis voltag lower voltag rippl faster transient respons despit lower power effici compar switch regul convent analog ldos applic low voltag increas pvt variat poor nois characterist small bias current threshold regim digit ldo topolog explor year suitabl low oper voltag rational design convert control ldo compact scalabl digit implement circuit suppli devic act linear region switch oper lower drop voltag lead higher effici dynam compar employ dldos oper faster rate burn small static power provid appreci current effici compact robust design digit control unit allow design replic distribut regul larger number die provid ultra fine grain spatio tempor power manag observ faster oper compar achiev improv rippl quicker respons load transient higher clock frequenc power consumpt offset dynam compar increas steepli degrad ldo effici increas output rippl address bottleneck paper propos time interleav ldo model dynam frequenc adjust base load current level will describ basic architectur variabl step algorithm base ldo perform analysi propos design iii will describ basic architectur time interleav ldo perform analysi propos design iii system level simul present conclud paper variabl shift algorithm base ldo dldo circuit variabl shift control scheme propos model compris set driver pmos transistor simul direct attach point voltag desir regul model compris fix number digit latch compar fig refer voltag equal space encompass rang center fix voltag desir achiev desir voltag set compar refer voltag compar rang space equal fig dynam latch compar propos model oper circuit control lie fact variabl number compar turn depend deviat desir voltag expect faster settl time accomplish digit logic circuit simul synopsi compris logic identifi junction thermomet code set pmos driver repres repres state pmos driver compris set set identifi junction basi voltag sampl clock cycl circuit chang state transistor turn shift thermomet code chang state variabl convent ldo depend deviat desir voltag maximum number pmos transistor turn call max step size fix digit logic wide rang maximum step size select minimum step size depend max step size number compar set obtain high accuraci adjust paramet oper model describ clock cycl voltag desir point sampl fed compar depend refer voltag compar will vdd gnd output voltag sampl compar vref will gnd output compar will vdd output voltag vdesir number compar will gnd output convers voltag vdesir number compar will gnd output number pmos will turn depend deviat state compar ideal configur depend state compar deviat desir configur digit logic circuit connect output pmos driver thermomet code junction point vout vdesir pmos transistor turn suppli current rais voltag convers vout vdesir pmos transistor turn reduc suppli current lower voltag propos model digit logic design vout greater vdesir number pmos turn max step size extra number compar gnd output compar side vdesir vout vdesir number pmos turn max step size extra number compar vdd output compar side vdesir proport chang deviat ensur proper control exampl voltag risen level highest vref max step size call block size number pmos transistor will turn clock cycl depend voltag reach transit appropri action will clock cycl time period case digit logic connect output compar appropri number pmos transistor propos scheme min step size minimum transistor turn max_step size number compar side central compar refin digit logic min step size set max step size number compar will proport chang respons discuss refer num number compar side central compar vref gap differ refer voltag gap success compar block size maximum step size total number compar num variat design paramet perform circuit measur voltag rippl steadi state settl time time attain steadi state voltag number design paramet proper design optim perform circuit number compar number compar pave fine grain voltag refer level fine grain step current pmos switch constant load rippl voltag decreas settl time increas increas number compar variat capacit constant suppli current charg discharg time increas proportion increas capacit attribut increas settl time voltag rippl decreas higher capacit filter high frequenc compon steadi state voltag variat vrefer gap constant current fix number compar settl time well rippl increas gap success increas vref gap effect rang ldo control increas account larger fig schemat diagram proposedvari shift ldo model fig variat settl time rippl voltag capacit fig variat settl time rippl voltag compar vout larger vref gap chang state driver pmos will occur larger settl time increas variat minimum step size fix number compar block size determin minimum step size minimum step size block size num minimum step size block size larg pmos turn respons chang increas minimum step size will decreas settl time increas voltag rippl variat width devic current suppli load determin maximum number transistor turn clock size individu transistor regul number transistor turn predict observ optimum point side rippl voltag increas chang width devic constant current load capacit optimum suppli current provid voltag rippl remain minimum iii time interleav compens base ldo dldo circuit time interleav compar propos model fig compris bank dynam compar clock time interleav manner dynam compar connect pmos switch clock time period divid equal phase number compar compar clock divis puls generat circuit compar compar voltag output requir refer voltag time divis turn correspond pmos switch fig schemat diagram time interleav compar base ldo work principl resembl general negat feedback oper output voltag fed compar compar sens output voltag refer voltag posit clock edg turn correspond pmos switch act current sourc suppli current load output voltag increas stabil refer compar singl vref compar oper singl clock period updat suppli current instant phase fig variat power effici clock frequenc number compar time clock period settl time observ small compar singl compar case cmp local load current vari larg rang main problem configur effici reduc drastic lower valu current larger amount power burnt control circuitri constitut multipl compar load current power effici ldo improv lower clock frequenc fig provid accept level output rippl maintain explain optim circuit minim power low load current effect way achiev dynam dynam modifi clock frequenc depend load current variat design paramet variat output voltag properti design paramet discuss variat clock frequenc constant load fix number compar steadi state voltag rippl settl time decreas increas clock frequenc increas clock frequenc durat fig variat settl time rippl voltag vref gap fig variat settl time rippl voltag min step size fig variat settl time rippl voltag vref gap time interleav decreas number comparison fix amount time larg current step number comparison finish amount decreas settl time charg discharg time decreas increas clock frequenc decreas voltag rippl fig variat rippl voltag settl time clock frequenc variat number compar constant load current fix total current suppli pmos switch fix clock frequenc steadi state voltag rippl decreas number compar pmos width increas comparison level durat time interleav decreas reduc charg discharg time capacit turn steadi state voltag rippl settl time requir constant balanc number pmos switch current suppli fig variat rippl voltag settl time compar variat load current constant load current settl time increas capacit number compartor pmos width clock frequenc explain fact constant suppli current charg discharg time circuit direct proport capacit take number time step charg level steadi state voltag level take larger time larger capacit charg discharg rippl higher capacit lower fig variat rippl voltag settl time load current variat output capacit constant load current settl time increas capacit number compartor pmos width clock frequenc explain fact constant suppli current charg discharg time circuit direct proport capacit take number time step charg level steadi state voltag level take larger time larger capacit charg discharg rippl higher capacit lower fig fig variat rippl voltag settl time load capacit variat width pmos load current rang ldo depend maximum current pump pmos switch maximum number individu transistor regul width transistor turn fig variat rippl voltag settl time width pmos switch settl time decreas width devic increas abil pmos switch array pump current clock cycl current charg capacit number clock cycl decreas settl time increas width pmos switch pump current load capacit time interleav lead increas steadi state rippl simul follow tabl simul singl dldo current load current effici load current clock period rippl current eff fig schemat diagram ldo scheme distribut associ logic compon trend load current load capacit array compar frequeci scale load current variat dynam frequenc scale achiev programm clock divid divis factor vari local current level dldo number driver pmos transistor instant indic local current level logic compris adder block sum gate voltag pmos transistor indic vdd indic fig produc digit control signal programm divid propos circuit model matlab behavior equat govern oper dldo rigor numer analysi design optim corrobor spice simul desir oper condit fig plot lower current clock speed proportion reduc compromis rippl reduc power compar tabl summar output voltag rippl load current valu correspond clock frequenc constant peak peak rippl current effici observ load current valu propos scheme fig clock period clock period clock period clock period left hand side figur correspond matlab simul hand side figur correspond cadenc simul grid model drop model flip chip wire bond packag propos model drp typic flip chip packag adopt flip chip packag grid model fig common distribut power gsi chip distribut chip grid orthogon segment horizont vertic segment grid rout metal level connect via cross point main challeng design power distribut network achiev minimum accept voltag fluctuat minimum rout area interconnect metal layer fig power ground pad flip chip packag left grid neighbour pad tabl paramet grid model paramet valu paramet valu cell size resist distribut max current densiti segment length lsegx capacit lump ldo node segment width lsegi pad model third total pad power distribut power ground pad uniform spread surfac chip reduc voltag drop pad model voltag sourc associ resist capacit induct valu tabl iii fig tabl iii paramet pad model paramet valu paramet valu pad resist pad capacit pad induct suppli voltag fig ldo pad integr chip power grid black point correspond pad ldo locat color point correspond output point posit ldos fig ldo connect pad ldo cover effect area maximum current densiti simul maximum current suppli ldo vdd ldo connect power suppli pad node connect point grid accur refer voltag intern generat ldo load model ideal pulsat current sourc effect shunt capacit oper ldo evalu provid asynchron puls current level time period distribut random pad point pulsat condit voltag variat grid provid strong measur regul abil propos circuit scheme parallel oper mutlipl ldos alloc clock frequenc rang load current design paramet fig dpeict variat output rippl choic frequenc alloc load current ldo grid size fig output case discuss configur load current case work frequenc number pmos element hand side bracket impli choos clock frequenc pmos plot depend frequenc band alloc load current level distribut optim base simul base analysi rippl fund improv smoother uniform frequenc gradient respect load current fig skew load current puls top wise current locat figur spice simul grid perform simul effect area ldos posit power suppli pad fig distribut current waveform section present figur node grid behav close random distribut local current grid level simul advantag propos scheme term fast respons stabl low peak peak rippl wide rang load current fig cadenc simul vref individu level top color correspond mark point fig rippl offset propos design compar favor report earlier propos design achiev order magnitud faster transient respons larger load current achiev current effici output rippl maximum load current effect clock frequenc increas compar work main factor conduc achiev low rippl faster respons time compar effici tabl perform comparison conlus propos design digit ldos multipl time interleav dynam compar provid low rippl fast respons time employ load depend clock frequenc reduc power overhead larger number compar avoid degrad current effici singl compar design simul base analysi dldo time interleav compar achiev better perform term current effici rippl settl time refer borkar design challeng technolog scale ieee micro juli gonzalez gordon horowitz suppli threshold voltag scale low power cmos ieee journal solid state circuit aug kaul ander mathew hsu agarw krishnamurthi borkar watt ultra low voltag motion estim acceler cmos ieee intern solid state circuit confer feb sharad ultra low energi analog imag process spin base neuron nanoarch toprak deniz distribut system digit control microregul enabl core dvfs microprocessor isscc dig tech paper feb hazucha high voltag toler linear regul fast digit control bias integr convert ieee solid state circuit jan ultra low voltag digit control low dropout regul digit background calibr yongta kim peng depart electr comput engin texa univers colleg station l√ºder fulli integr system power awar ldo energi harvest applic proc ieee symp vlsi circuit hsieh hwang digit linear voltag regul super threshold oper ieee tran larg scale integr hazucha karnik bloechel parson finan borkar area effici linear regul ultra fast load regul ieee solid state circuit apr otsuga chip cmos digit ldo dynam sampl clock frequenc scale offset free tdc base voltag sensor proc ieee int soc conf socc sep arledg lynch scale perform implicationsfor power suppli signal rout constraint impos pad limit proc ieee symp packag design integr feb joyner meindl compact model projectionsof futur power suppli distribut network requir soc conf sep tummala fundament microsystem packag mcgraw hill york chaudhri blaauw panda edward current signatur compress drop analysi proc design autom confer kaveh shakeri meindl compact physic drop model chip packag codesign gigascal integr gsi ieee transact electron devic dharchoudhuri panda blaauw vaidyanathan design analysi power distribut network powerpc microprocessor proc design autom conf jun gowan biro jackson power consider design alpha microprocessor proc design autom conf jun dalal lev mitra design effici power distribut network ultrasparc itm microprocessor proc conf comput design vlsi comput processor dalal lev mitra design effici power distribut network ultrasparc itm microprocessor proc conf comput design vlsi comput processor tan shi lungeanu lee yuan reliabl constrain area optim vlsi power ground network sequenc linear program proc design autom confer mitsuhashi kuh power ground network topolog optim cell base vlsi proc dac okuma yasuyuki input digit ldo current effici quiescent current cmos custom integr circuit confer cicc ieee ieee 