// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/10/2025 01:15:42"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ModuloVgaController (
	outRequest,
	CLOCK_50,
	KEY,
	DRAM_DQ,
	locked,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_CLK,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CS_N,
	DRAM_RAS_N,
	DRAM_WE_N,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_DQM,
	outX,
	outY,
	VGA_B,
	VGA_G,
	VGA_R);
output 	outRequest;
input 	CLOCK_50;
input 	[0:0] KEY;
inout 	[31:0] DRAM_DQ;
output 	locked;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	VGA_CLK;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CS_N;
output 	DRAM_RAS_N;
output 	DRAM_WE_N;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	[3:0] DRAM_DQM;
output 	[9:0] outX;
output 	[9:0] outY;
output 	[7:0] VGA_B;
output 	[7:0] VGA_G;
output 	[7:0] VGA_R;

// Design Ports Information
// outRequest	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// locked	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// outX[9]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[8]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[6]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[5]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[4]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[2]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[9]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[8]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[7]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[5]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[4]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[3]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[1]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vgaController_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \DRAM_DQ[31]~input_o ;
wire \DRAM_DQ[30]~input_o ;
wire \DRAM_DQ[29]~input_o ;
wire \DRAM_DQ[28]~input_o ;
wire \DRAM_DQ[27]~input_o ;
wire \DRAM_DQ[26]~input_o ;
wire \DRAM_DQ[25]~input_o ;
wire \DRAM_DQ[24]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \inst1|vCount[0]~10_combout ;
wire \KEY[0]~input_o ;
wire \inst1|vCount[1]~12_combout ;
wire \inst1|hCount[0]~10_combout ;
wire \inst1|hCount[5]~21 ;
wire \inst1|hCount[6]~23_combout ;
wire \inst1|hCount[6]~24 ;
wire \inst1|hCount[7]~25_combout ;
wire \inst1|LessThan2~0_combout ;
wire \inst1|hCount[7]~26 ;
wire \inst1|hCount[8]~27_combout ;
wire \inst1|hCount[8]~28 ;
wire \inst1|hCount[9]~29_combout ;
wire \inst1|hCount[6]~22_combout ;
wire \inst1|hCount[0]~11 ;
wire \inst1|hCount[1]~12_combout ;
wire \inst1|hCount[1]~13 ;
wire \inst1|hCount[2]~14_combout ;
wire \inst1|hCount[2]~15 ;
wire \inst1|hCount[3]~16_combout ;
wire \inst1|hCount[3]~17 ;
wire \inst1|hCount[4]~18_combout ;
wire \inst1|hCount[4]~19 ;
wire \inst1|hCount[5]~20_combout ;
wire \inst1|LessThan3~1_combout ;
wire \inst1|LessThan3~0_combout ;
wire \inst1|Equal0~1_combout ;
wire \inst1|vCount[1]~13_combout ;
wire \inst1|vCount[0]~11 ;
wire \inst1|vCount[1]~14_combout ;
wire \inst1|vCount[1]~15 ;
wire \inst1|vCount[2]~16_combout ;
wire \inst1|vCount[2]~17 ;
wire \inst1|vCount[3]~18_combout ;
wire \inst1|LessThan5~0_combout ;
wire \inst1|vCount[3]~19 ;
wire \inst1|vCount[4]~20_combout ;
wire \inst1|vCount[4]~21 ;
wire \inst1|vCount[5]~22_combout ;
wire \inst1|vCount[5]~23 ;
wire \inst1|vCount[6]~24_combout ;
wire \inst1|vCount[6]~25 ;
wire \inst1|vCount[7]~26_combout ;
wire \inst1|vCount[7]~27 ;
wire \inst1|vCount[8]~28_combout ;
wire \inst1|LessThan6~0_combout ;
wire \inst1|vCount[8]~29 ;
wire \inst1|vCount[9]~30_combout ;
wire \inst1|LessThan6~1_combout ;
wire \inst1|LessThan5~1_combout ;
wire \inst1|LessThan5~2_combout ;
wire \inst1|Equal0~0_combout ;
wire \inst1|outRequest~0_combout ;
wire \inst1|outRequest~combout ;
wire \inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \inst1|hs~_Duplicate_1_q ;
wire \inst1|hs~0_combout ;
wire \inst1|hs~q ;
wire \inst1|vs~0_combout ;
wire \inst1|vs~1_combout ;
wire \inst1|vs~2_combout ;
wire \inst1|vs~_Duplicate_1_q ;
wire \inst1|vs~3_combout ;
wire \inst1|vs~q ;
wire \inst1|vgaBlankN~0_combout ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|always2~0_combout ;
wire \inst2|sdram_controller|Add0~0_combout ;
wire \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ;
wire \inst2|sdram_controller|Add0~1 ;
wire \inst2|sdram_controller|Add0~2_combout ;
wire \inst2|sdram_controller|refresh_counter~7_combout ;
wire \inst2|sdram_controller|Add0~3 ;
wire \inst2|sdram_controller|Add0~4_combout ;
wire \inst2|sdram_controller|Add0~5 ;
wire \inst2|sdram_controller|Add0~6_combout ;
wire \inst2|sdram_controller|refresh_counter[3]~12_combout ;
wire \inst2|sdram_controller|Add0~7 ;
wire \inst2|sdram_controller|Add0~8_combout ;
wire \inst2|sdram_controller|refresh_counter~6_combout ;
wire \inst2|sdram_controller|Add0~9 ;
wire \inst2|sdram_controller|Add0~10_combout ;
wire \inst2|sdram_controller|refresh_counter~5_combout ;
wire \inst2|sdram_controller|Add0~11 ;
wire \inst2|sdram_controller|Add0~12_combout ;
wire \inst2|sdram_controller|refresh_counter~4_combout ;
wire \inst2|sdram_controller|Add0~13 ;
wire \inst2|sdram_controller|Add0~14_combout ;
wire \inst2|sdram_controller|refresh_counter~3_combout ;
wire \inst2|sdram_controller|Add0~15 ;
wire \inst2|sdram_controller|Add0~16_combout ;
wire \inst2|sdram_controller|refresh_counter[8]~10_combout ;
wire \inst2|sdram_controller|Equal0~1_combout ;
wire \inst2|sdram_controller|Add0~17 ;
wire \inst2|sdram_controller|Add0~18_combout ;
wire \inst2|sdram_controller|refresh_counter[9]~9_combout ;
wire \inst2|sdram_controller|Add0~19 ;
wire \inst2|sdram_controller|Add0~20_combout ;
wire \inst2|sdram_controller|refresh_counter~2_combout ;
wire \inst2|sdram_controller|Add0~21 ;
wire \inst2|sdram_controller|Add0~22_combout ;
wire \inst2|sdram_controller|refresh_counter~1_combout ;
wire \inst2|sdram_controller|Add0~23 ;
wire \inst2|sdram_controller|Add0~24_combout ;
wire \inst2|sdram_controller|refresh_counter~0_combout ;
wire \inst2|sdram_controller|Equal0~0_combout ;
wire \inst2|sdram_controller|Equal0~2_combout ;
wire \inst2|sdram_controller|Equal0~3_combout ;
wire \inst2|sdram_controller|Selector8~0_combout ;
wire \inst2|sdram_controller|i_state.001~q ;
wire \inst2|sdram_controller|Selector10~0_combout ;
wire \inst2|sdram_controller|Selector10~1_combout ;
wire \inst2|sdram_controller|i_state.011~q ;
wire \inst2|sdram_controller|i_next.000~0_combout ;
wire \inst2|sdram_controller|i_next.000~q ;
wire \inst2|sdram_controller|i_count[1]~0_combout ;
wire \inst2|sdram_controller|Selector7~0_combout ;
wire \inst2|sdram_controller|i_state.000~q ;
wire \inst2|sdram_controller|i_count[1]~1_combout ;
wire \inst2|sdram_controller|i_count[1]~2_combout ;
wire \inst2|sdram_controller|i_count[1]~3_combout ;
wire \inst2|sdram_controller|Selector16~0_combout ;
wire \inst2|sdram_controller|Selector6~0_combout ;
wire \inst2|sdram_controller|Selector5~0_combout ;
wire \inst2|sdram_controller|Selector4~0_combout ;
wire \inst2|sdram_controller|Selector4~1_combout ;
wire \inst2|sdram_controller|Selector18~0_combout ;
wire \inst2|sdram_controller|Selector16~1_combout ;
wire \inst2|sdram_controller|i_next.010~q ;
wire \inst2|sdram_controller|Selector9~0_combout ;
wire \inst2|sdram_controller|i_state.010~q ;
wire \inst2|sdram_controller|i_count[0]~4_combout ;
wire \inst2|sdram_controller|i_count[0]~5_combout ;
wire \inst2|sdram_controller|Selector13~0_combout ;
wire \inst2|sdram_controller|Selector13~1_combout ;
wire \inst2|sdram_controller|Selector18~1_combout ;
wire \inst2|sdram_controller|Selector18~2_combout ;
wire \inst2|sdram_controller|i_next.111~q ;
wire \inst2|sdram_controller|Selector12~0_combout ;
wire \inst2|sdram_controller|i_state.111~q ;
wire \inst2|sdram_controller|WideOr6~0_combout ;
wire \inst2|sdram_controller|Selector17~0_combout ;
wire \inst2|sdram_controller|i_next.101~q ;
wire \inst2|sdram_controller|i_state.101~0_combout ;
wire \inst2|sdram_controller|i_state.101~q ;
wire \inst2|sdram_controller|init_done~0_combout ;
wire \inst2|sdram_controller|init_done~q ;
wire \inst2|sdram_controller|Selector41~4_combout ;
wire \inst2|sdram_controller|Selector41~5_combout ;
wire \inst2|sdram_controller|f_pop~q ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ;
wire \inst2|master_interface|Add0~45 ;
wire \inst2|master_interface|Add0~46_combout ;
wire \inst2|master_interface|Add0~47 ;
wire \inst2|master_interface|Add0~48_combout ;
wire \inst2|master_interface|Add0~49 ;
wire \inst2|master_interface|Add0~50_combout ;
wire \inst2|master_interface|Add0~51 ;
wire \inst2|master_interface|Add0~52_combout ;
wire \inst2|master_interface|Add0~53 ;
wire \inst2|master_interface|Add0~54_combout ;
wire \inst2|master_interface|Add0~55 ;
wire \inst2|master_interface|Add0~56_combout ;
wire \inst2|master_interface|Add0~57 ;
wire \inst2|master_interface|Add0~58_combout ;
wire \inst2|master_interface|Equal0~0_combout ;
wire \inst2|master_interface|Equal0~1_combout ;
wire \inst2|master_interface|Add0~0_combout ;
wire \inst2|master_interface|Add0~1 ;
wire \inst2|master_interface|Add0~2_combout ;
wire \inst2|master_interface|Add0~3 ;
wire \inst2|master_interface|Add0~4_combout ;
wire \inst2|master_interface|Add0~5 ;
wire \inst2|master_interface|Add0~6_combout ;
wire \inst2|master_interface|Add0~7 ;
wire \inst2|master_interface|Add0~8_combout ;
wire \inst2|master_interface|Add0~9 ;
wire \inst2|master_interface|Add0~10_combout ;
wire \inst2|master_interface|Add0~11 ;
wire \inst2|master_interface|Add0~12_combout ;
wire \inst2|master_interface|Add0~13 ;
wire \inst2|master_interface|Add0~14_combout ;
wire \inst2|master_interface|Add0~15 ;
wire \inst2|master_interface|Add0~16_combout ;
wire \inst2|master_interface|Add0~17 ;
wire \inst2|master_interface|Add0~18_combout ;
wire \inst2|master_interface|Add0~19 ;
wire \inst2|master_interface|Add0~20_combout ;
wire \inst2|master_interface|Add0~21 ;
wire \inst2|master_interface|Add0~22_combout ;
wire \inst2|master_interface|Add0~23 ;
wire \inst2|master_interface|Add0~24_combout ;
wire \inst2|master_interface|addr_counter~0_combout ;
wire \inst2|master_interface|Add0~25 ;
wire \inst2|master_interface|Add0~26_combout ;
wire \inst2|master_interface|addr_counter~1_combout ;
wire \inst2|master_interface|Add0~27 ;
wire \inst2|master_interface|Add0~28_combout ;
wire \inst2|master_interface|Add0~29 ;
wire \inst2|master_interface|Add0~30_combout ;
wire \inst2|master_interface|addr_counter~2_combout ;
wire \inst2|master_interface|Add0~31 ;
wire \inst2|master_interface|Add0~32_combout ;
wire \inst2|master_interface|Add0~33 ;
wire \inst2|master_interface|Add0~34_combout ;
wire \inst2|master_interface|Equal0~3_combout ;
wire \inst2|master_interface|Equal0~2_combout ;
wire \inst2|master_interface|Equal0~4_combout ;
wire \inst2|master_interface|Equal0~7_combout ;
wire \inst2|master_interface|Equal0~8_combout ;
wire \inst2|master_interface|Equal0~5_combout ;
wire \inst2|master_interface|Equal0~6_combout ;
wire \inst2|master_interface|Equal0~9_combout ;
wire \inst2|master_interface|Add0~35 ;
wire \inst2|master_interface|Add0~36_combout ;
wire \inst2|master_interface|addr_counter~3_combout ;
wire \inst2|master_interface|Add0~37 ;
wire \inst2|master_interface|Add0~38_combout ;
wire \inst2|master_interface|Add0~39 ;
wire \inst2|master_interface|Add0~40_combout ;
wire \inst2|master_interface|Add0~41 ;
wire \inst2|master_interface|Add0~42_combout ;
wire \inst2|master_interface|Add0~43 ;
wire \inst2|master_interface|Add0~44_combout ;
wire \inst2|master_interface|address[22]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[56]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[56]~10_combout ;
wire \inst2|sdram_controller|active_addr[23]~0_combout ;
wire \inst2|sdram_controller|Selector32~0_combout ;
wire \inst2|sdram_controller|Selector32~1_combout ;
wire \inst2|sdram_controller|m_state.100000000~q ;
wire \inst2|sdram_controller|active_addr[23]~1_combout ;
wire \inst2|sdram_controller|active_addr[23]~2_combout ;
wire \inst2|sdram_controller|active_addr[23]~3_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[55]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[55]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[55]~9_combout ;
wire \inst2|sdram_controller|pending~7_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[58]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[58]~13_combout ;
wire \inst2|master_interface|address[23]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[57]~12_combout ;
wire \inst2|sdram_controller|pending~9_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[59]~14_combout ;
wire \inst2|sdram_controller|active_cs_n~0_combout ;
wire \inst2|sdram_controller|active_cs_n~1_combout ;
wire \inst2|sdram_controller|active_cs_n~q ;
wire \inst2|sdram_controller|pending~10_combout ;
wire \inst2|master_interface|address[20]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[54]~8_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[53]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[53]~11_combout ;
wire \inst2|sdram_controller|active_addr[18]~feeder_combout ;
wire \inst2|sdram_controller|pending~11_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[51]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[51]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[51]~6_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[52]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[52]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[52]~7_combout ;
wire \inst2|sdram_controller|pending~5_combout ;
wire \inst2|master_interface|address[15]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[49]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[49]~4_combout ;
wire \inst2|master_interface|address[16]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[50]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[50]~5_combout ;
wire \inst2|sdram_controller|pending~4_combout ;
wire \inst2|master_interface|address[26]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[60]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[60]~1_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[46]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[46]~0_combout ;
wire \inst2|sdram_controller|pending~2_combout ;
wire \inst2|master_interface|address[14]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[48]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[48]~3_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[47]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[47]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[47]~2_combout ;
wire \inst2|sdram_controller|pending~3_combout ;
wire \inst2|sdram_controller|pending~6_combout ;
wire \inst2|sdram_controller|pending~12_combout ;
wire \inst2|sdram_controller|Selector29~0_combout ;
wire \inst2|sdram_controller|Selector27~3_combout ;
wire \inst2|sdram_controller|Selector41~6_combout ;
wire \inst2|sdram_controller|m_state.000000010~q ;
wire \inst2|sdram_controller|m_next~20_combout ;
wire \inst2|sdram_controller|Selector34~0_combout ;
wire \inst2|sdram_controller|Selector34~1_combout ;
wire \inst2|sdram_controller|Selector34~2_combout ;
wire \inst2|sdram_controller|m_next.000001000~q ;
wire \inst2|sdram_controller|Selector29~1_combout ;
wire \inst2|sdram_controller|m_state.000100000~q ;
wire \inst2|sdram_controller|Selector30~0_combout ;
wire \inst2|sdram_controller|Selector30~1_combout ;
wire \inst2|sdram_controller|m_state.001000000~q ;
wire \inst2|sdram_controller|Selector31~0_combout ;
wire \inst2|sdram_controller|Selector38~4_combout ;
wire \inst2|sdram_controller|Selector39~0_combout ;
wire \inst2|sdram_controller|m_next~19_combout ;
wire \inst2|sdram_controller|Selector39~1_combout ;
wire \inst2|sdram_controller|Selector39~2_combout ;
wire \inst2|sdram_controller|Selector39~3_combout ;
wire \inst2|sdram_controller|Selector38~1_combout ;
wire \inst2|sdram_controller|Selector38~2_combout ;
wire \inst2|sdram_controller|Selector38~0_combout ;
wire \inst2|sdram_controller|Selector38~3_combout ;
wire \inst2|sdram_controller|Selector38~5_combout ;
wire \inst2|sdram_controller|Selector27~4_combout ;
wire \inst2|sdram_controller|m_state.000001000~q ;
wire \inst2|sdram_controller|Selector27~2_combout ;
wire \inst2|sdram_controller|Selector26~0_combout ;
wire \inst2|sdram_controller|Selector26~1_combout ;
wire \inst2|sdram_controller|Selector26~2_combout ;
wire \inst2|sdram_controller|m_state.000000100~q ;
wire \inst2|sdram_controller|Selector36~0_combout ;
wire \inst2|sdram_controller|Selector36~1_combout ;
wire \inst2|sdram_controller|Selector36~2_combout ;
wire \inst2|sdram_controller|Selector36~3_combout ;
wire \inst2|sdram_controller|m_next.010000000~q ;
wire \inst2|sdram_controller|Selector31~1_combout ;
wire \inst2|sdram_controller|m_state.010000000~q ;
wire \inst2|sdram_controller|Selector23~0_combout ;
wire \inst2|sdram_controller|ack_refresh_request~q ;
wire \inst2|sdram_controller|refresh_request~0_combout ;
wire \inst2|sdram_controller|refresh_request~q ;
wire \inst2|sdram_controller|Selector24~0_combout ;
wire \inst2|sdram_controller|Selector33~0_combout ;
wire \inst2|sdram_controller|Selector33~1_combout ;
wire \inst2|sdram_controller|Selector33~2_combout ;
wire \inst2|sdram_controller|Selector33~3_combout ;
wire \inst2|sdram_controller|m_next.000000001~q ;
wire \inst2|sdram_controller|Selector24~1_combout ;
wire \inst2|sdram_controller|Selector24~2_combout ;
wire \inst2|sdram_controller|m_state.000000001~q ;
wire \inst2|sdram_controller|Selector3~0_combout ;
wire \inst2|sdram_controller|Selector22~0_combout ;
wire \inst2|sdram_controller|m_cmd[0]~_Duplicate_1_q ;
wire \inst2|sdram_controller|m_cmd[1]~_Duplicate_1_q ;
wire \inst2|sdram_controller|WideOr8~0_combout ;
wire \inst2|sdram_controller|Selector1~0_combout ;
wire \inst2|sdram_controller|Selector20~0_combout ;
wire \inst2|sdram_controller|m_cmd[2]~_Duplicate_1_q ;
wire \inst2|sdram_controller|Equal4~0_combout ;
wire \inst2|sdram_controller|rd_valid[1]~feeder_combout ;
wire \inst2|sdram_controller|za_valid~q ;
wire \inst2|master_interface|Selector1~1_combout ;
wire \inst2|master_interface|state.WAIT_READ~q ;
wire \inst2|master_interface|fifo_wr_en~0_combout ;
wire \inst2|master_interface|fifo_wr_en~feeder_combout ;
wire \inst2|master_interface|fifo_wr_en~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \inst1|LessThan2~1_combout ;
wire \inst1|LessThan4~0_combout ;
wire \inst1|LessThan3~2_combout ;
wire \inst1|always1~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \inst1|always1~1_combout ;
wire \inst1|fifo_rd_en~q ;
wire \inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[5]~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \inst2|master_interface|Selector0~0_combout ;
wire \inst2|master_interface|state.IDLE~q ;
wire \inst2|master_interface|Selector1~0_combout ;
wire \inst2|master_interface|read~q ;
wire \inst2|sdram_controller|f_select~combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ;
wire \inst2|sdram_controller|pending~13_combout ;
wire \inst2|sdram_controller|pending~8_combout ;
wire \inst2|sdram_controller|pending~combout ;
wire \inst2|sdram_controller|Selector2~0_combout ;
wire \inst2|sdram_controller|WideOr9~0_combout ;
wire \inst2|sdram_controller|Selector21~0_combout ;
wire \inst2|sdram_controller|Selector21~1_combout ;
wire \inst2|sdram_controller|Selector19~1_combout ;
wire \inst2|sdram_controller|Selector19~2_combout ;
wire \inst2|sdram_controller|Selector0~0_combout ;
wire \inst2|sdram_controller|Selector19~0_combout ;
wire \inst2|sdram_controller|Selector19~3_combout ;
wire \inst2|sdram_controller|i_addr[12]~feeder_combout ;
wire \inst2|sdram_controller|Selector104~0_combout ;
wire \inst2|sdram_controller|Selector104~1_combout ;
wire \inst2|sdram_controller|m_addr[12]~2_combout ;
wire \inst2|sdram_controller|m_addr[12]~4_combout ;
wire \inst2|sdram_controller|Selector105~0_combout ;
wire \inst2|sdram_controller|Selector105~1_combout ;
wire \inst2|sdram_controller|Selector106~0_combout ;
wire \inst2|sdram_controller|Selector106~1_combout ;
wire \inst2|sdram_controller|m_addr[9]~3_combout ;
wire \inst2|master_interface|address[11]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[45]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[45]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[45]~15_combout ;
wire \inst2|sdram_controller|Selector107~0_combout ;
wire \inst2|sdram_controller|Selector107~1_combout ;
wire \inst2|master_interface|address[10]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[44]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[44]~16_combout ;
wire \inst2|sdram_controller|Selector108~0_combout ;
wire \inst2|sdram_controller|Selector108~1_combout ;
wire \inst2|master_interface|address[9]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[43]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[43]~17_combout ;
wire \inst2|sdram_controller|Selector109~0_combout ;
wire \inst2|sdram_controller|Selector109~1_combout ;
wire \inst2|master_interface|address[8]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~18_combout ;
wire \inst2|sdram_controller|Selector110~0_combout ;
wire \inst2|sdram_controller|Selector110~1_combout ;
wire \inst2|master_interface|address[7]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~19_combout ;
wire \inst2|sdram_controller|Selector111~0_combout ;
wire \inst2|sdram_controller|Selector111~1_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~20_combout ;
wire \inst2|sdram_controller|Selector112~0_combout ;
wire \inst2|sdram_controller|Selector112~1_combout ;
wire \inst2|master_interface|address[5]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~21_combout ;
wire \inst2|sdram_controller|Selector113~0_combout ;
wire \inst2|sdram_controller|Selector113~1_combout ;
wire \inst2|master_interface|address[4]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~22_combout ;
wire \inst2|sdram_controller|Selector114~0_combout ;
wire \inst2|sdram_controller|Selector114~1_combout ;
wire \inst2|master_interface|address[3]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~23_combout ;
wire \inst2|sdram_controller|Selector115~0_combout ;
wire \inst2|sdram_controller|Selector115~1_combout ;
wire \inst2|master_interface|address[2]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~24_combout ;
wire \inst2|sdram_controller|Selector116~0_combout ;
wire \inst2|sdram_controller|Selector116~1_combout ;
wire \inst2|sdram_controller|Selector117~0_combout ;
wire \inst2|sdram_controller|WideOr16~0_combout ;
wire \inst2|sdram_controller|Selector118~0_combout ;
wire \inst1|Add0~1 ;
wire \inst1|Add0~3 ;
wire \inst1|Add0~5 ;
wire \inst1|Add0~7 ;
wire \inst1|Add0~8_combout ;
wire \inst1|Add0~10_combout ;
wire \inst1|Add0~6_combout ;
wire \inst1|Add0~11_combout ;
wire \inst1|Add0~4_combout ;
wire \inst1|Add0~12_combout ;
wire \inst1|Add0~2_combout ;
wire \inst1|Add0~13_combout ;
wire \inst1|Add0~0_combout ;
wire \inst1|Add0~14_combout ;
wire \inst1|outX[4]~0_combout ;
wire \inst1|outX[3]~1_combout ;
wire \inst1|outX[2]~2_combout ;
wire \inst1|outX[1]~3_combout ;
wire \inst1|outX[0]~4_combout ;
wire \inst1|Add1~1 ;
wire \inst1|Add1~3 ;
wire \inst1|Add1~5 ;
wire \inst1|Add1~7 ;
wire \inst1|Add1~9 ;
wire \inst1|Add1~11 ;
wire \inst1|Add1~13 ;
wire \inst1|Add1~15 ;
wire \inst1|Add1~17 ;
wire \inst1|Add1~18_combout ;
wire \inst1|Add1~20_combout ;
wire \inst1|Add1~16_combout ;
wire \inst1|Add1~21_combout ;
wire \inst1|Add1~14_combout ;
wire \inst1|Add1~22_combout ;
wire \inst1|Add1~12_combout ;
wire \inst1|Add1~23_combout ;
wire \inst1|Add1~10_combout ;
wire \inst1|Add1~24_combout ;
wire \inst1|Add1~8_combout ;
wire \inst1|Add1~25_combout ;
wire \inst1|Add1~6_combout ;
wire \inst1|Add1~26_combout ;
wire \inst1|Add1~4_combout ;
wire \inst1|Add1~27_combout ;
wire \inst1|Add1~2_combout ;
wire \inst1|Add1~28_combout ;
wire \inst1|Add1~0_combout ;
wire \inst1|Add1~29_combout ;
wire \DRAM_DQ[0]~input_o ;
wire \inst2|master_interface|exportdata[0]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \inst2|master_interface|exportdata[2]~feeder_combout ;
wire \DRAM_DQ[3]~input_o ;
wire \inst2|master_interface|exportdata[3]~feeder_combout ;
wire \DRAM_DQ[4]~input_o ;
wire \inst2|master_interface|exportdata[4]~feeder_combout ;
wire \DRAM_DQ[5]~input_o ;
wire \inst2|master_interface|exportdata[5]~feeder_combout ;
wire \DRAM_DQ[6]~input_o ;
wire \inst2|master_interface|exportdata[6]~feeder_combout ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \inst2|master_interface|exportdata[8]~feeder_combout ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \inst2|master_interface|exportdata[11]~feeder_combout ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \inst2|master_interface|exportdata[13]~feeder_combout ;
wire \DRAM_DQ[14]~input_o ;
wire \inst2|master_interface|exportdata[14]~feeder_combout ;
wire \DRAM_DQ[15]~input_o ;
wire \DRAM_DQ[22]~input_o ;
wire \inst2|master_interface|exportdata[22]~feeder_combout ;
wire \DRAM_DQ[23]~input_o ;
wire \DRAM_DQ[16]~input_o ;
wire \DRAM_DQ[17]~input_o ;
wire \inst2|master_interface|exportdata[17]~feeder_combout ;
wire \DRAM_DQ[18]~input_o ;
wire \inst2|master_interface|exportdata[18]~feeder_combout ;
wire \DRAM_DQ[19]~input_o ;
wire \inst2|master_interface|exportdata[19]~feeder_combout ;
wire \DRAM_DQ[20]~input_o ;
wire \DRAM_DQ[21]~input_o ;
wire [29:0] \inst2|master_interface|address ;
wire [3:0] \inst2|sdram_controller|m_cmd ;
wire [31:0] \inst3|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [0:0] \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [1:0] \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [9:0] \inst1|vCount ;
wire [12:0] \inst2|sdram_controller|m_addr ;
wire [9:0] \inst1|hCount ;
wire [3:0] \inst2|sdram_controller|i_cmd ;
wire [4:0] \inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [29:0] \inst2|master_interface|addr_counter ;
wire [1:0] \inst2|sdram_controller|m_bank ;
wire [9:0] \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [31:0] \inst1|current_pixel ;
wire [1:0] \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries ;
wire [9:0] \inst3|dcfifo_component|auto_generated|rdptr_g ;
wire [24:0] \inst2|sdram_controller|active_addr ;
wire [61:0] \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 ;
wire [2:0] \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [61:0] \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 ;
wire [9:0] \inst3|dcfifo_component|auto_generated|wrptr_g ;
wire [12:0] \inst2|sdram_controller|i_addr ;
wire [31:0] \inst2|master_interface|exportdata ;
wire [2:0] \inst2|sdram_controller|m_count ;
wire [12:0] \inst2|sdram_controller|refresh_counter ;
wire [9:0] \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [8:0] \inst3|dcfifo_component|auto_generated|ram_address_a ;
wire [8:0] \inst3|dcfifo_component|auto_generated|ram_address_b ;
wire [2:0] \inst2|sdram_controller|i_count ;
wire [9:0] \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [0:0] \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [9:0] \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [31:0] \inst2|sdram_controller|za_data ;
wire [2:0] \inst2|sdram_controller|i_refs ;
wire [2:0] \inst2|sdram_controller|rd_valid ;
wire [9:0] \inst3|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [2:0] \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;

wire [4:0] \inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [17:0] \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [17:0] \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus ;

assign \inst|altpll_component|auto_generated|wire_pll1_clk [0] = \inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [1] = \inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [2] = \inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [3] = \inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [4] = \inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [16];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [17];

assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus [0];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus [1];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus [2];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus [3];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus [4];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus [5];

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \outRequest~output (
	.i(\inst1|outRequest~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outRequest),
	.obar());
// synopsys translate_off
defparam \outRequest~output .bus_hold = "false";
defparam \outRequest~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \locked~output (
	.i(\inst|altpll_component|auto_generated|wire_pll1_locked ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(locked),
	.obar());
// synopsys translate_off
defparam \locked~output .bus_hold = "false";
defparam \locked~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\inst1|hs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\inst1|vs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(!\inst1|vgaBlankN~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(!\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(\inst2|sdram_controller|m_cmd [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \DRAM_CKE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(\inst2|sdram_controller|m_cmd [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(\inst2|sdram_controller|m_cmd [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(\inst2|sdram_controller|m_cmd [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(\inst2|sdram_controller|m_addr [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(\inst2|sdram_controller|m_addr [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(\inst2|sdram_controller|m_addr [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(\inst2|sdram_controller|m_addr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(\inst2|sdram_controller|m_addr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(\inst2|sdram_controller|m_addr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(\inst2|sdram_controller|m_addr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(\inst2|sdram_controller|m_addr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(\inst2|sdram_controller|m_addr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(\inst2|sdram_controller|m_addr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(\inst2|sdram_controller|m_addr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(\inst2|sdram_controller|m_addr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(\inst2|sdram_controller|m_addr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(\inst2|sdram_controller|m_bank [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(\inst2|sdram_controller|m_bank [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \DRAM_DQM[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[3]~output .bus_hold = "false";
defparam \DRAM_DQM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \DRAM_DQM[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[2]~output .bus_hold = "false";
defparam \DRAM_DQM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \outX[9]~output (
	.i(\inst1|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[9]),
	.obar());
// synopsys translate_off
defparam \outX[9]~output .bus_hold = "false";
defparam \outX[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \outX[8]~output (
	.i(\inst1|Add0~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[8]),
	.obar());
// synopsys translate_off
defparam \outX[8]~output .bus_hold = "false";
defparam \outX[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \outX[7]~output (
	.i(\inst1|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[7]),
	.obar());
// synopsys translate_off
defparam \outX[7]~output .bus_hold = "false";
defparam \outX[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \outX[6]~output (
	.i(\inst1|Add0~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[6]),
	.obar());
// synopsys translate_off
defparam \outX[6]~output .bus_hold = "false";
defparam \outX[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \outX[5]~output (
	.i(\inst1|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[5]),
	.obar());
// synopsys translate_off
defparam \outX[5]~output .bus_hold = "false";
defparam \outX[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \outX[4]~output (
	.i(\inst1|outX[4]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[4]),
	.obar());
// synopsys translate_off
defparam \outX[4]~output .bus_hold = "false";
defparam \outX[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \outX[3]~output (
	.i(\inst1|outX[3]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[3]),
	.obar());
// synopsys translate_off
defparam \outX[3]~output .bus_hold = "false";
defparam \outX[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \outX[2]~output (
	.i(\inst1|outX[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[2]),
	.obar());
// synopsys translate_off
defparam \outX[2]~output .bus_hold = "false";
defparam \outX[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \outX[1]~output (
	.i(\inst1|outX[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[1]),
	.obar());
// synopsys translate_off
defparam \outX[1]~output .bus_hold = "false";
defparam \outX[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \outX[0]~output (
	.i(\inst1|outX[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[0]),
	.obar());
// synopsys translate_off
defparam \outX[0]~output .bus_hold = "false";
defparam \outX[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \outY[9]~output (
	.i(\inst1|Add1~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[9]),
	.obar());
// synopsys translate_off
defparam \outY[9]~output .bus_hold = "false";
defparam \outY[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \outY[8]~output (
	.i(\inst1|Add1~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[8]),
	.obar());
// synopsys translate_off
defparam \outY[8]~output .bus_hold = "false";
defparam \outY[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \outY[7]~output (
	.i(\inst1|Add1~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[7]),
	.obar());
// synopsys translate_off
defparam \outY[7]~output .bus_hold = "false";
defparam \outY[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \outY[6]~output (
	.i(\inst1|Add1~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[6]),
	.obar());
// synopsys translate_off
defparam \outY[6]~output .bus_hold = "false";
defparam \outY[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \outY[5]~output (
	.i(\inst1|Add1~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[5]),
	.obar());
// synopsys translate_off
defparam \outY[5]~output .bus_hold = "false";
defparam \outY[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \outY[4]~output (
	.i(\inst1|Add1~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[4]),
	.obar());
// synopsys translate_off
defparam \outY[4]~output .bus_hold = "false";
defparam \outY[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \outY[3]~output (
	.i(\inst1|Add1~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[3]),
	.obar());
// synopsys translate_off
defparam \outY[3]~output .bus_hold = "false";
defparam \outY[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \outY[2]~output (
	.i(\inst1|Add1~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[2]),
	.obar());
// synopsys translate_off
defparam \outY[2]~output .bus_hold = "false";
defparam \outY[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \outY[1]~output (
	.i(\inst1|Add1~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[1]),
	.obar());
// synopsys translate_off
defparam \outY[1]~output .bus_hold = "false";
defparam \outY[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \outY[0]~output (
	.i(\inst1|Add1~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[0]),
	.obar());
// synopsys translate_off
defparam \outY[0]~output .bus_hold = "false";
defparam \outY[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\inst1|current_pixel [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\inst1|current_pixel [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\inst1|current_pixel [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\inst1|current_pixel [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\inst1|current_pixel [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\inst1|current_pixel [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\inst1|current_pixel [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\inst1|current_pixel [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\inst1|current_pixel [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\inst1|current_pixel [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\inst1|current_pixel [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\inst1|current_pixel [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\inst1|current_pixel [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\inst1|current_pixel [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\inst1|current_pixel [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\inst1|current_pixel [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\inst1|current_pixel [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\inst1|current_pixel [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\inst1|current_pixel [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\inst1|current_pixel [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\inst1|current_pixel [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\inst1|current_pixel [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\inst1|current_pixel [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\inst1|current_pixel [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \DRAM_DQ[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[31]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[31]~output .bus_hold = "false";
defparam \DRAM_DQ[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \DRAM_DQ[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[30]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[30]~output .bus_hold = "false";
defparam \DRAM_DQ[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \DRAM_DQ[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[29]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[29]~output .bus_hold = "false";
defparam \DRAM_DQ[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \DRAM_DQ[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[28]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[28]~output .bus_hold = "false";
defparam \DRAM_DQ[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \DRAM_DQ[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[27]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[27]~output .bus_hold = "false";
defparam \DRAM_DQ[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \DRAM_DQ[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[26]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[26]~output .bus_hold = "false";
defparam \DRAM_DQ[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \DRAM_DQ[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[25]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[25]~output .bus_hold = "false";
defparam \DRAM_DQ[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \DRAM_DQ[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[24]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[24]~output .bus_hold = "false";
defparam \DRAM_DQ[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \DRAM_DQ[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[23]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[23]~output .bus_hold = "false";
defparam \DRAM_DQ[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \DRAM_DQ[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[22]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[22]~output .bus_hold = "false";
defparam \DRAM_DQ[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \DRAM_DQ[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[21]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[21]~output .bus_hold = "false";
defparam \DRAM_DQ[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \DRAM_DQ[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[20]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[20]~output .bus_hold = "false";
defparam \DRAM_DQ[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \DRAM_DQ[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[19]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[19]~output .bus_hold = "false";
defparam \DRAM_DQ[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \DRAM_DQ[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[18]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[18]~output .bus_hold = "false";
defparam \DRAM_DQ[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \DRAM_DQ[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[17]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[17]~output .bus_hold = "false";
defparam \DRAM_DQ[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \DRAM_DQ[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[16]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[16]~output .bus_hold = "false";
defparam \DRAM_DQ[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst|altpll_component|auto_generated|pll1 .c0_high = 7;
defparam \inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_high = 13;
defparam \inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c1_low = 13;
defparam \inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst|altpll_component|auto_generated|pll1 .c1_ph = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "-192";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst|altpll_component|auto_generated|pll1 .m = 13;
defparam \inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .m_ph = 1;
defparam \inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 192;
defparam \inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N6
cycloneive_lcell_comb \inst1|vCount[0]~10 (
// Equation(s):
// \inst1|vCount[0]~10_combout  = \inst1|vCount [0] $ (VCC)
// \inst1|vCount[0]~11  = CARRY(\inst1|vCount [0])

	.dataa(\inst1|vCount [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|vCount[0]~10_combout ),
	.cout(\inst1|vCount[0]~11 ));
// synopsys translate_off
defparam \inst1|vCount[0]~10 .lut_mask = 16'h55AA;
defparam \inst1|vCount[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N24
cycloneive_lcell_comb \inst1|vCount[1]~12 (
// Equation(s):
// \inst1|vCount[1]~12_combout  = (!\KEY[0]~input_o ) # (!\inst1|LessThan6~1_combout )

	.dataa(gnd),
	.datab(\inst1|LessThan6~1_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|vCount[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|vCount[1]~12 .lut_mask = 16'h3F3F;
defparam \inst1|vCount[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N8
cycloneive_lcell_comb \inst1|hCount[0]~10 (
// Equation(s):
// \inst1|hCount[0]~10_combout  = \inst1|hCount [0] $ (VCC)
// \inst1|hCount[0]~11  = CARRY(\inst1|hCount [0])

	.dataa(gnd),
	.datab(\inst1|hCount [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|hCount[0]~10_combout ),
	.cout(\inst1|hCount[0]~11 ));
// synopsys translate_off
defparam \inst1|hCount[0]~10 .lut_mask = 16'h33CC;
defparam \inst1|hCount[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N18
cycloneive_lcell_comb \inst1|hCount[5]~20 (
// Equation(s):
// \inst1|hCount[5]~20_combout  = (\inst1|hCount [5] & (!\inst1|hCount[4]~19 )) # (!\inst1|hCount [5] & ((\inst1|hCount[4]~19 ) # (GND)))
// \inst1|hCount[5]~21  = CARRY((!\inst1|hCount[4]~19 ) # (!\inst1|hCount [5]))

	.dataa(gnd),
	.datab(\inst1|hCount [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[4]~19 ),
	.combout(\inst1|hCount[5]~20_combout ),
	.cout(\inst1|hCount[5]~21 ));
// synopsys translate_off
defparam \inst1|hCount[5]~20 .lut_mask = 16'h3C3F;
defparam \inst1|hCount[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N20
cycloneive_lcell_comb \inst1|hCount[6]~23 (
// Equation(s):
// \inst1|hCount[6]~23_combout  = (\inst1|hCount [6] & (\inst1|hCount[5]~21  $ (GND))) # (!\inst1|hCount [6] & (!\inst1|hCount[5]~21  & VCC))
// \inst1|hCount[6]~24  = CARRY((\inst1|hCount [6] & !\inst1|hCount[5]~21 ))

	.dataa(gnd),
	.datab(\inst1|hCount [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[5]~21 ),
	.combout(\inst1|hCount[6]~23_combout ),
	.cout(\inst1|hCount[6]~24 ));
// synopsys translate_off
defparam \inst1|hCount[6]~23 .lut_mask = 16'hC30C;
defparam \inst1|hCount[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y49_N21
dffeas \inst1|hCount[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[6]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[6] .is_wysiwyg = "true";
defparam \inst1|hCount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N22
cycloneive_lcell_comb \inst1|hCount[7]~25 (
// Equation(s):
// \inst1|hCount[7]~25_combout  = (\inst1|hCount [7] & (!\inst1|hCount[6]~24 )) # (!\inst1|hCount [7] & ((\inst1|hCount[6]~24 ) # (GND)))
// \inst1|hCount[7]~26  = CARRY((!\inst1|hCount[6]~24 ) # (!\inst1|hCount [7]))

	.dataa(\inst1|hCount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[6]~24 ),
	.combout(\inst1|hCount[7]~25_combout ),
	.cout(\inst1|hCount[7]~26 ));
// synopsys translate_off
defparam \inst1|hCount[7]~25 .lut_mask = 16'h5A5F;
defparam \inst1|hCount[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y49_N23
dffeas \inst1|hCount[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[6]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[7] .is_wysiwyg = "true";
defparam \inst1|hCount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N4
cycloneive_lcell_comb \inst1|LessThan2~0 (
// Equation(s):
// \inst1|LessThan2~0_combout  = (!\inst1|hCount [5] & (!\inst1|hCount [7] & !\inst1|hCount [6]))

	.dataa(gnd),
	.datab(\inst1|hCount [5]),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|hCount [6]),
	.cin(gnd),
	.combout(\inst1|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan2~0 .lut_mask = 16'h0003;
defparam \inst1|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N24
cycloneive_lcell_comb \inst1|hCount[8]~27 (
// Equation(s):
// \inst1|hCount[8]~27_combout  = (\inst1|hCount [8] & (\inst1|hCount[7]~26  $ (GND))) # (!\inst1|hCount [8] & (!\inst1|hCount[7]~26  & VCC))
// \inst1|hCount[8]~28  = CARRY((\inst1|hCount [8] & !\inst1|hCount[7]~26 ))

	.dataa(gnd),
	.datab(\inst1|hCount [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[7]~26 ),
	.combout(\inst1|hCount[8]~27_combout ),
	.cout(\inst1|hCount[8]~28 ));
// synopsys translate_off
defparam \inst1|hCount[8]~27 .lut_mask = 16'hC30C;
defparam \inst1|hCount[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y49_N25
dffeas \inst1|hCount[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[6]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[8] .is_wysiwyg = "true";
defparam \inst1|hCount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N26
cycloneive_lcell_comb \inst1|hCount[9]~29 (
// Equation(s):
// \inst1|hCount[9]~29_combout  = \inst1|hCount [9] $ (\inst1|hCount[8]~28 )

	.dataa(\inst1|hCount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|hCount[8]~28 ),
	.combout(\inst1|hCount[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hCount[9]~29 .lut_mask = 16'h5A5A;
defparam \inst1|hCount[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y49_N27
dffeas \inst1|hCount[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[6]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[9] .is_wysiwyg = "true";
defparam \inst1|hCount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N30
cycloneive_lcell_comb \inst1|hCount[6]~22 (
// Equation(s):
// \inst1|hCount[6]~22_combout  = ((!\inst1|LessThan2~0_combout  & (\inst1|hCount [9] & \inst1|hCount [8]))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\inst1|LessThan2~0_combout ),
	.datac(\inst1|hCount [9]),
	.datad(\inst1|hCount [8]),
	.cin(gnd),
	.combout(\inst1|hCount[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hCount[6]~22 .lut_mask = 16'h7555;
defparam \inst1|hCount[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y49_N9
dffeas \inst1|hCount[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[6]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[0] .is_wysiwyg = "true";
defparam \inst1|hCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N10
cycloneive_lcell_comb \inst1|hCount[1]~12 (
// Equation(s):
// \inst1|hCount[1]~12_combout  = (\inst1|hCount [1] & (!\inst1|hCount[0]~11 )) # (!\inst1|hCount [1] & ((\inst1|hCount[0]~11 ) # (GND)))
// \inst1|hCount[1]~13  = CARRY((!\inst1|hCount[0]~11 ) # (!\inst1|hCount [1]))

	.dataa(\inst1|hCount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[0]~11 ),
	.combout(\inst1|hCount[1]~12_combout ),
	.cout(\inst1|hCount[1]~13 ));
// synopsys translate_off
defparam \inst1|hCount[1]~12 .lut_mask = 16'h5A5F;
defparam \inst1|hCount[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y49_N11
dffeas \inst1|hCount[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[6]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[1] .is_wysiwyg = "true";
defparam \inst1|hCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N12
cycloneive_lcell_comb \inst1|hCount[2]~14 (
// Equation(s):
// \inst1|hCount[2]~14_combout  = (\inst1|hCount [2] & (\inst1|hCount[1]~13  $ (GND))) # (!\inst1|hCount [2] & (!\inst1|hCount[1]~13  & VCC))
// \inst1|hCount[2]~15  = CARRY((\inst1|hCount [2] & !\inst1|hCount[1]~13 ))

	.dataa(\inst1|hCount [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[1]~13 ),
	.combout(\inst1|hCount[2]~14_combout ),
	.cout(\inst1|hCount[2]~15 ));
// synopsys translate_off
defparam \inst1|hCount[2]~14 .lut_mask = 16'hA50A;
defparam \inst1|hCount[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y49_N13
dffeas \inst1|hCount[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[6]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[2] .is_wysiwyg = "true";
defparam \inst1|hCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N14
cycloneive_lcell_comb \inst1|hCount[3]~16 (
// Equation(s):
// \inst1|hCount[3]~16_combout  = (\inst1|hCount [3] & (!\inst1|hCount[2]~15 )) # (!\inst1|hCount [3] & ((\inst1|hCount[2]~15 ) # (GND)))
// \inst1|hCount[3]~17  = CARRY((!\inst1|hCount[2]~15 ) # (!\inst1|hCount [3]))

	.dataa(gnd),
	.datab(\inst1|hCount [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[2]~15 ),
	.combout(\inst1|hCount[3]~16_combout ),
	.cout(\inst1|hCount[3]~17 ));
// synopsys translate_off
defparam \inst1|hCount[3]~16 .lut_mask = 16'h3C3F;
defparam \inst1|hCount[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y49_N15
dffeas \inst1|hCount[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[6]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[3] .is_wysiwyg = "true";
defparam \inst1|hCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N16
cycloneive_lcell_comb \inst1|hCount[4]~18 (
// Equation(s):
// \inst1|hCount[4]~18_combout  = (\inst1|hCount [4] & (\inst1|hCount[3]~17  $ (GND))) # (!\inst1|hCount [4] & (!\inst1|hCount[3]~17  & VCC))
// \inst1|hCount[4]~19  = CARRY((\inst1|hCount [4] & !\inst1|hCount[3]~17 ))

	.dataa(gnd),
	.datab(\inst1|hCount [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[3]~17 ),
	.combout(\inst1|hCount[4]~18_combout ),
	.cout(\inst1|hCount[4]~19 ));
// synopsys translate_off
defparam \inst1|hCount[4]~18 .lut_mask = 16'hC30C;
defparam \inst1|hCount[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y49_N17
dffeas \inst1|hCount[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[6]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[4] .is_wysiwyg = "true";
defparam \inst1|hCount[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y49_N19
dffeas \inst1|hCount[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[6]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[5] .is_wysiwyg = "true";
defparam \inst1|hCount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N2
cycloneive_lcell_comb \inst1|LessThan3~1 (
// Equation(s):
// \inst1|LessThan3~1_combout  = (\inst1|hCount [1] & (\inst1|hCount [3] & (\inst1|hCount [0] & \inst1|hCount [2])))

	.dataa(\inst1|hCount [1]),
	.datab(\inst1|hCount [3]),
	.datac(\inst1|hCount [0]),
	.datad(\inst1|hCount [2]),
	.cin(gnd),
	.combout(\inst1|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan3~1 .lut_mask = 16'h8000;
defparam \inst1|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N18
cycloneive_lcell_comb \inst1|LessThan3~0 (
// Equation(s):
// \inst1|LessThan3~0_combout  = (!\inst1|hCount [9] & !\inst1|hCount [8])

	.dataa(gnd),
	.datab(\inst1|hCount [9]),
	.datac(gnd),
	.datad(\inst1|hCount [8]),
	.cin(gnd),
	.combout(\inst1|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan3~0 .lut_mask = 16'h0033;
defparam \inst1|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N10
cycloneive_lcell_comb \inst1|Equal0~1 (
// Equation(s):
// \inst1|Equal0~1_combout  = (!\inst1|hCount [4] & (\inst1|LessThan3~1_combout  & (\inst1|LessThan3~0_combout  & !\inst1|hCount [7])))

	.dataa(\inst1|hCount [4]),
	.datab(\inst1|LessThan3~1_combout ),
	.datac(\inst1|LessThan3~0_combout ),
	.datad(\inst1|hCount [7]),
	.cin(gnd),
	.combout(\inst1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~1 .lut_mask = 16'h0040;
defparam \inst1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N4
cycloneive_lcell_comb \inst1|vCount[1]~13 (
// Equation(s):
// \inst1|vCount[1]~13_combout  = ((\inst1|hCount [5] & (\inst1|hCount [6] & \inst1|Equal0~1_combout ))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\inst1|hCount [5]),
	.datac(\inst1|hCount [6]),
	.datad(\inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst1|vCount[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|vCount[1]~13 .lut_mask = 16'hD555;
defparam \inst1|vCount[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N7
dffeas \inst1|vCount[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|vCount[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[1]~12_combout ),
	.sload(gnd),
	.ena(\inst1|vCount[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[0] .is_wysiwyg = "true";
defparam \inst1|vCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N8
cycloneive_lcell_comb \inst1|vCount[1]~14 (
// Equation(s):
// \inst1|vCount[1]~14_combout  = (\inst1|vCount [1] & (!\inst1|vCount[0]~11 )) # (!\inst1|vCount [1] & ((\inst1|vCount[0]~11 ) # (GND)))
// \inst1|vCount[1]~15  = CARRY((!\inst1|vCount[0]~11 ) # (!\inst1|vCount [1]))

	.dataa(gnd),
	.datab(\inst1|vCount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[0]~11 ),
	.combout(\inst1|vCount[1]~14_combout ),
	.cout(\inst1|vCount[1]~15 ));
// synopsys translate_off
defparam \inst1|vCount[1]~14 .lut_mask = 16'h3C3F;
defparam \inst1|vCount[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y50_N9
dffeas \inst1|vCount[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|vCount[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[1]~12_combout ),
	.sload(gnd),
	.ena(\inst1|vCount[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[1] .is_wysiwyg = "true";
defparam \inst1|vCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N10
cycloneive_lcell_comb \inst1|vCount[2]~16 (
// Equation(s):
// \inst1|vCount[2]~16_combout  = (\inst1|vCount [2] & (\inst1|vCount[1]~15  $ (GND))) # (!\inst1|vCount [2] & (!\inst1|vCount[1]~15  & VCC))
// \inst1|vCount[2]~17  = CARRY((\inst1|vCount [2] & !\inst1|vCount[1]~15 ))

	.dataa(\inst1|vCount [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[1]~15 ),
	.combout(\inst1|vCount[2]~16_combout ),
	.cout(\inst1|vCount[2]~17 ));
// synopsys translate_off
defparam \inst1|vCount[2]~16 .lut_mask = 16'hA50A;
defparam \inst1|vCount[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y50_N11
dffeas \inst1|vCount[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|vCount[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[1]~12_combout ),
	.sload(gnd),
	.ena(\inst1|vCount[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[2] .is_wysiwyg = "true";
defparam \inst1|vCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N12
cycloneive_lcell_comb \inst1|vCount[3]~18 (
// Equation(s):
// \inst1|vCount[3]~18_combout  = (\inst1|vCount [3] & (!\inst1|vCount[2]~17 )) # (!\inst1|vCount [3] & ((\inst1|vCount[2]~17 ) # (GND)))
// \inst1|vCount[3]~19  = CARRY((!\inst1|vCount[2]~17 ) # (!\inst1|vCount [3]))

	.dataa(\inst1|vCount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[2]~17 ),
	.combout(\inst1|vCount[3]~18_combout ),
	.cout(\inst1|vCount[3]~19 ));
// synopsys translate_off
defparam \inst1|vCount[3]~18 .lut_mask = 16'h5A5F;
defparam \inst1|vCount[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y50_N13
dffeas \inst1|vCount[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|vCount[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[1]~12_combout ),
	.sload(gnd),
	.ena(\inst1|vCount[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[3] .is_wysiwyg = "true";
defparam \inst1|vCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N0
cycloneive_lcell_comb \inst1|LessThan5~0 (
// Equation(s):
// \inst1|LessThan5~0_combout  = (((!\inst1|vCount [0] & !\inst1|vCount [1])) # (!\inst1|vCount [3])) # (!\inst1|vCount [2])

	.dataa(\inst1|vCount [2]),
	.datab(\inst1|vCount [0]),
	.datac(\inst1|vCount [1]),
	.datad(\inst1|vCount [3]),
	.cin(gnd),
	.combout(\inst1|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan5~0 .lut_mask = 16'h57FF;
defparam \inst1|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N14
cycloneive_lcell_comb \inst1|vCount[4]~20 (
// Equation(s):
// \inst1|vCount[4]~20_combout  = (\inst1|vCount [4] & (\inst1|vCount[3]~19  $ (GND))) # (!\inst1|vCount [4] & (!\inst1|vCount[3]~19  & VCC))
// \inst1|vCount[4]~21  = CARRY((\inst1|vCount [4] & !\inst1|vCount[3]~19 ))

	.dataa(gnd),
	.datab(\inst1|vCount [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[3]~19 ),
	.combout(\inst1|vCount[4]~20_combout ),
	.cout(\inst1|vCount[4]~21 ));
// synopsys translate_off
defparam \inst1|vCount[4]~20 .lut_mask = 16'hC30C;
defparam \inst1|vCount[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y50_N15
dffeas \inst1|vCount[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|vCount[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[1]~12_combout ),
	.sload(gnd),
	.ena(\inst1|vCount[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[4] .is_wysiwyg = "true";
defparam \inst1|vCount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N16
cycloneive_lcell_comb \inst1|vCount[5]~22 (
// Equation(s):
// \inst1|vCount[5]~22_combout  = (\inst1|vCount [5] & (!\inst1|vCount[4]~21 )) # (!\inst1|vCount [5] & ((\inst1|vCount[4]~21 ) # (GND)))
// \inst1|vCount[5]~23  = CARRY((!\inst1|vCount[4]~21 ) # (!\inst1|vCount [5]))

	.dataa(gnd),
	.datab(\inst1|vCount [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[4]~21 ),
	.combout(\inst1|vCount[5]~22_combout ),
	.cout(\inst1|vCount[5]~23 ));
// synopsys translate_off
defparam \inst1|vCount[5]~22 .lut_mask = 16'h3C3F;
defparam \inst1|vCount[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y50_N17
dffeas \inst1|vCount[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|vCount[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[1]~12_combout ),
	.sload(gnd),
	.ena(\inst1|vCount[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[5] .is_wysiwyg = "true";
defparam \inst1|vCount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N18
cycloneive_lcell_comb \inst1|vCount[6]~24 (
// Equation(s):
// \inst1|vCount[6]~24_combout  = (\inst1|vCount [6] & (\inst1|vCount[5]~23  $ (GND))) # (!\inst1|vCount [6] & (!\inst1|vCount[5]~23  & VCC))
// \inst1|vCount[6]~25  = CARRY((\inst1|vCount [6] & !\inst1|vCount[5]~23 ))

	.dataa(gnd),
	.datab(\inst1|vCount [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[5]~23 ),
	.combout(\inst1|vCount[6]~24_combout ),
	.cout(\inst1|vCount[6]~25 ));
// synopsys translate_off
defparam \inst1|vCount[6]~24 .lut_mask = 16'hC30C;
defparam \inst1|vCount[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y50_N19
dffeas \inst1|vCount[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|vCount[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[1]~12_combout ),
	.sload(gnd),
	.ena(\inst1|vCount[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[6] .is_wysiwyg = "true";
defparam \inst1|vCount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N20
cycloneive_lcell_comb \inst1|vCount[7]~26 (
// Equation(s):
// \inst1|vCount[7]~26_combout  = (\inst1|vCount [7] & (!\inst1|vCount[6]~25 )) # (!\inst1|vCount [7] & ((\inst1|vCount[6]~25 ) # (GND)))
// \inst1|vCount[7]~27  = CARRY((!\inst1|vCount[6]~25 ) # (!\inst1|vCount [7]))

	.dataa(gnd),
	.datab(\inst1|vCount [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[6]~25 ),
	.combout(\inst1|vCount[7]~26_combout ),
	.cout(\inst1|vCount[7]~27 ));
// synopsys translate_off
defparam \inst1|vCount[7]~26 .lut_mask = 16'h3C3F;
defparam \inst1|vCount[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y50_N21
dffeas \inst1|vCount[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|vCount[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[1]~12_combout ),
	.sload(gnd),
	.ena(\inst1|vCount[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[7] .is_wysiwyg = "true";
defparam \inst1|vCount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N22
cycloneive_lcell_comb \inst1|vCount[8]~28 (
// Equation(s):
// \inst1|vCount[8]~28_combout  = (\inst1|vCount [8] & (\inst1|vCount[7]~27  $ (GND))) # (!\inst1|vCount [8] & (!\inst1|vCount[7]~27  & VCC))
// \inst1|vCount[8]~29  = CARRY((\inst1|vCount [8] & !\inst1|vCount[7]~27 ))

	.dataa(\inst1|vCount [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[7]~27 ),
	.combout(\inst1|vCount[8]~28_combout ),
	.cout(\inst1|vCount[8]~29 ));
// synopsys translate_off
defparam \inst1|vCount[8]~28 .lut_mask = 16'hA50A;
defparam \inst1|vCount[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y50_N23
dffeas \inst1|vCount[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|vCount[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[1]~12_combout ),
	.sload(gnd),
	.ena(\inst1|vCount[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[8] .is_wysiwyg = "true";
defparam \inst1|vCount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N2
cycloneive_lcell_comb \inst1|LessThan6~0 (
// Equation(s):
// \inst1|LessThan6~0_combout  = (!\inst1|vCount [5] & (!\inst1|vCount [7] & (!\inst1|vCount [8] & !\inst1|vCount [6])))

	.dataa(\inst1|vCount [5]),
	.datab(\inst1|vCount [7]),
	.datac(\inst1|vCount [8]),
	.datad(\inst1|vCount [6]),
	.cin(gnd),
	.combout(\inst1|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan6~0 .lut_mask = 16'h0001;
defparam \inst1|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N24
cycloneive_lcell_comb \inst1|vCount[9]~30 (
// Equation(s):
// \inst1|vCount[9]~30_combout  = \inst1|vCount [9] $ (\inst1|vCount[8]~29 )

	.dataa(gnd),
	.datab(\inst1|vCount [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|vCount[8]~29 ),
	.combout(\inst1|vCount[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|vCount[9]~30 .lut_mask = 16'h3C3C;
defparam \inst1|vCount[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y50_N25
dffeas \inst1|vCount[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|vCount[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[1]~12_combout ),
	.sload(gnd),
	.ena(\inst1|vCount[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[9] .is_wysiwyg = "true";
defparam \inst1|vCount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N28
cycloneive_lcell_comb \inst1|LessThan6~1 (
// Equation(s):
// \inst1|LessThan6~1_combout  = ((\inst1|LessThan5~0_combout  & (\inst1|LessThan6~0_combout  & !\inst1|vCount [4]))) # (!\inst1|vCount [9])

	.dataa(\inst1|LessThan5~0_combout ),
	.datab(\inst1|LessThan6~0_combout ),
	.datac(\inst1|vCount [4]),
	.datad(\inst1|vCount [9]),
	.cin(gnd),
	.combout(\inst1|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan6~1 .lut_mask = 16'h08FF;
defparam \inst1|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N26
cycloneive_lcell_comb \inst1|LessThan5~1 (
// Equation(s):
// \inst1|LessThan5~1_combout  = (!\inst1|vCount [9] & (!\inst1|vCount [7] & (!\inst1|vCount [8] & !\inst1|vCount [6])))

	.dataa(\inst1|vCount [9]),
	.datab(\inst1|vCount [7]),
	.datac(\inst1|vCount [8]),
	.datad(\inst1|vCount [6]),
	.cin(gnd),
	.combout(\inst1|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan5~1 .lut_mask = 16'h0001;
defparam \inst1|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N4
cycloneive_lcell_comb \inst1|LessThan5~2 (
// Equation(s):
// \inst1|LessThan5~2_combout  = (\inst1|LessThan5~1_combout  & (((\inst1|LessThan5~0_combout  & !\inst1|vCount [4])) # (!\inst1|vCount [5])))

	.dataa(\inst1|LessThan5~1_combout ),
	.datab(\inst1|LessThan5~0_combout ),
	.datac(\inst1|vCount [4]),
	.datad(\inst1|vCount [5]),
	.cin(gnd),
	.combout(\inst1|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan5~2 .lut_mask = 16'h08AA;
defparam \inst1|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N0
cycloneive_lcell_comb \inst1|Equal0~0 (
// Equation(s):
// \inst1|Equal0~0_combout  = (!\inst1|hCount [5] & !\inst1|hCount [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|hCount [5]),
	.datad(\inst1|hCount [6]),
	.cin(gnd),
	.combout(\inst1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~0 .lut_mask = 16'h000F;
defparam \inst1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N0
cycloneive_lcell_comb \inst1|outRequest~0 (
// Equation(s):
// \inst1|outRequest~0_combout  = (\inst1|hCount [9] & (((!\inst1|hCount [7] & \inst1|Equal0~0_combout )) # (!\inst1|hCount [8]))) # (!\inst1|hCount [9] & ((\inst1|hCount [8]) # ((\inst1|hCount [7] & !\inst1|Equal0~0_combout ))))

	.dataa(\inst1|hCount [9]),
	.datab(\inst1|hCount [8]),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|outRequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outRequest~0 .lut_mask = 16'h6E76;
defparam \inst1|outRequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N16
cycloneive_lcell_comb \inst1|outRequest (
// Equation(s):
// \inst1|outRequest~combout  = (\inst1|LessThan6~1_combout  & (!\inst1|LessThan5~2_combout  & \inst1|outRequest~0_combout ))

	.dataa(\inst1|LessThan6~1_combout ),
	.datab(gnd),
	.datac(\inst1|LessThan5~2_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outRequest~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outRequest .lut_mask = 16'h0A00;
defparam \inst1|outRequest .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N1
dffeas \inst1|hs~_Duplicate_1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hs~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hs~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hs~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst1|hs~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N0
cycloneive_lcell_comb \inst1|hs~0 (
// Equation(s):
// \inst1|hs~0_combout  = (\inst1|Equal0~1_combout  & ((\inst1|hCount [6] & ((\inst1|hs~_Duplicate_1_q ) # (\inst1|hCount [5]))) # (!\inst1|hCount [6] & (\inst1|hs~_Duplicate_1_q  & \inst1|hCount [5])))) # (!\inst1|Equal0~1_combout  & 
// (((\inst1|hs~_Duplicate_1_q ))))

	.dataa(\inst1|Equal0~1_combout ),
	.datab(\inst1|hCount [6]),
	.datac(\inst1|hs~_Duplicate_1_q ),
	.datad(\inst1|hCount [5]),
	.cin(gnd),
	.combout(\inst1|hs~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hs~0 .lut_mask = 16'hF8D0;
defparam \inst1|hs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N18
dffeas \inst1|hs (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hs~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hs .is_wysiwyg = "true";
defparam \inst1|hs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N6
cycloneive_lcell_comb \inst1|vs~0 (
// Equation(s):
// \inst1|vs~0_combout  = (\inst1|Equal0~1_combout  & (\inst1|LessThan6~0_combout  & (\inst1|hCount [6] & \inst1|hCount [5])))

	.dataa(\inst1|Equal0~1_combout ),
	.datab(\inst1|LessThan6~0_combout ),
	.datac(\inst1|hCount [6]),
	.datad(\inst1|hCount [5]),
	.cin(gnd),
	.combout(\inst1|vs~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|vs~0 .lut_mask = 16'h8000;
defparam \inst1|vs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N30
cycloneive_lcell_comb \inst1|vs~1 (
// Equation(s):
// \inst1|vs~1_combout  = (!\inst1|vCount [2] & (\inst1|vCount [0] & (!\inst1|vCount [4] & \inst1|vCount [3])))

	.dataa(\inst1|vCount [2]),
	.datab(\inst1|vCount [0]),
	.datac(\inst1|vCount [4]),
	.datad(\inst1|vCount [3]),
	.cin(gnd),
	.combout(\inst1|vs~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|vs~1 .lut_mask = 16'h0400;
defparam \inst1|vs~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N0
cycloneive_lcell_comb \inst1|vs~2 (
// Equation(s):
// \inst1|vs~2_combout  = (!\inst1|vCount [9] & \inst1|vs~1_combout )

	.dataa(gnd),
	.datab(\inst1|vCount [9]),
	.datac(\inst1|vs~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|vs~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|vs~2 .lut_mask = 16'h3030;
defparam \inst1|vs~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N3
dffeas \inst1|vs~_Duplicate_1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|vs~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vs~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vs~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst1|vs~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N2
cycloneive_lcell_comb \inst1|vs~3 (
// Equation(s):
// \inst1|vs~3_combout  = (\inst1|vs~0_combout  & ((\inst1|vs~2_combout  & ((\inst1|vCount [1]))) # (!\inst1|vs~2_combout  & (\inst1|vs~_Duplicate_1_q )))) # (!\inst1|vs~0_combout  & (((\inst1|vs~_Duplicate_1_q ))))

	.dataa(\inst1|vs~0_combout ),
	.datab(\inst1|vs~2_combout ),
	.datac(\inst1|vs~_Duplicate_1_q ),
	.datad(\inst1|vCount [1]),
	.cin(gnd),
	.combout(\inst1|vs~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|vs~3 .lut_mask = 16'hF870;
defparam \inst1|vs~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y73_N4
dffeas \inst1|vs (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|vs~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vs .is_wysiwyg = "true";
defparam \inst1|vs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N12
cycloneive_lcell_comb \inst1|vgaBlankN~0 (
// Equation(s):
// \inst1|vgaBlankN~0_combout  = (\inst1|LessThan5~2_combout ) # ((\inst1|LessThan3~0_combout  & ((\inst1|Equal0~0_combout ) # (!\inst1|hCount [7]))))

	.dataa(\inst1|LessThan5~2_combout ),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst1|LessThan3~0_combout ),
	.datad(\inst1|hCount [7]),
	.cin(gnd),
	.combout(\inst1|vgaBlankN~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|vgaBlankN~0 .lut_mask = 16'hEAFA;
defparam \inst1|vgaBlankN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N6
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|always2~0 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|always2~0_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1])

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|always2~0 .lut_mask = 16'hFF55;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N2
cycloneive_lcell_comb \inst2|sdram_controller|Add0~0 (
// Equation(s):
// \inst2|sdram_controller|Add0~0_combout  = \inst2|sdram_controller|refresh_counter [0] $ (VCC)
// \inst2|sdram_controller|Add0~1  = CARRY(\inst2|sdram_controller|refresh_counter [0])

	.dataa(gnd),
	.datab(\inst2|sdram_controller|refresh_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Add0~0_combout ),
	.cout(\inst2|sdram_controller|Add0~1 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~0 .lut_mask = 16'h33CC;
defparam \inst2|sdram_controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N10
cycloneive_lcell_comb \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y44_N11
dffeas \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y37_N27
dffeas \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y37_N7
dffeas \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .clock_type = "global clock";
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X36_Y37_N3
dffeas \inst2|sdram_controller|refresh_counter[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N4
cycloneive_lcell_comb \inst2|sdram_controller|Add0~2 (
// Equation(s):
// \inst2|sdram_controller|Add0~2_combout  = (\inst2|sdram_controller|refresh_counter [1] & (\inst2|sdram_controller|Add0~1  & VCC)) # (!\inst2|sdram_controller|refresh_counter [1] & (!\inst2|sdram_controller|Add0~1 ))
// \inst2|sdram_controller|Add0~3  = CARRY((!\inst2|sdram_controller|refresh_counter [1] & !\inst2|sdram_controller|Add0~1 ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|refresh_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~1 ),
	.combout(\inst2|sdram_controller|Add0~2_combout ),
	.cout(\inst2|sdram_controller|Add0~3 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~2 .lut_mask = 16'hC303;
defparam \inst2|sdram_controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N10
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~7 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~7_combout  = (!\inst2|sdram_controller|Equal0~3_combout  & \inst2|sdram_controller|Add0~2_combout )

	.dataa(\inst2|sdram_controller|Equal0~3_combout ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|Add0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~7 .lut_mask = 16'h5050;
defparam \inst2|sdram_controller|refresh_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N11
dffeas \inst2|sdram_controller|refresh_counter[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~7_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N6
cycloneive_lcell_comb \inst2|sdram_controller|Add0~4 (
// Equation(s):
// \inst2|sdram_controller|Add0~4_combout  = (\inst2|sdram_controller|refresh_counter [2] & ((GND) # (!\inst2|sdram_controller|Add0~3 ))) # (!\inst2|sdram_controller|refresh_counter [2] & (\inst2|sdram_controller|Add0~3  $ (GND)))
// \inst2|sdram_controller|Add0~5  = CARRY((\inst2|sdram_controller|refresh_counter [2]) # (!\inst2|sdram_controller|Add0~3 ))

	.dataa(\inst2|sdram_controller|refresh_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~3 ),
	.combout(\inst2|sdram_controller|Add0~4_combout ),
	.cout(\inst2|sdram_controller|Add0~5 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~4 .lut_mask = 16'h5AAF;
defparam \inst2|sdram_controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y37_N7
dffeas \inst2|sdram_controller|refresh_counter[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N8
cycloneive_lcell_comb \inst2|sdram_controller|Add0~6 (
// Equation(s):
// \inst2|sdram_controller|Add0~6_combout  = (\inst2|sdram_controller|refresh_counter [3] & (!\inst2|sdram_controller|Add0~5 )) # (!\inst2|sdram_controller|refresh_counter [3] & (\inst2|sdram_controller|Add0~5  & VCC))
// \inst2|sdram_controller|Add0~7  = CARRY((\inst2|sdram_controller|refresh_counter [3] & !\inst2|sdram_controller|Add0~5 ))

	.dataa(\inst2|sdram_controller|refresh_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~5 ),
	.combout(\inst2|sdram_controller|Add0~6_combout ),
	.cout(\inst2|sdram_controller|Add0~7 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~6 .lut_mask = 16'h5A0A;
defparam \inst2|sdram_controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N30
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter[3]~12 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter[3]~12_combout  = !\inst2|sdram_controller|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[3]~12 .lut_mask = 16'h0F0F;
defparam \inst2|sdram_controller|refresh_counter[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N31
dffeas \inst2|sdram_controller|refresh_counter[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter[3]~12_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[3] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N10
cycloneive_lcell_comb \inst2|sdram_controller|Add0~8 (
// Equation(s):
// \inst2|sdram_controller|Add0~8_combout  = (\inst2|sdram_controller|refresh_counter [4] & ((GND) # (!\inst2|sdram_controller|Add0~7 ))) # (!\inst2|sdram_controller|refresh_counter [4] & (\inst2|sdram_controller|Add0~7  $ (GND)))
// \inst2|sdram_controller|Add0~9  = CARRY((\inst2|sdram_controller|refresh_counter [4]) # (!\inst2|sdram_controller|Add0~7 ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|refresh_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~7 ),
	.combout(\inst2|sdram_controller|Add0~8_combout ),
	.cout(\inst2|sdram_controller|Add0~9 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~8 .lut_mask = 16'h3CCF;
defparam \inst2|sdram_controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N0
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~6 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~6_combout  = (!\inst2|sdram_controller|Equal0~3_combout  & \inst2|sdram_controller|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|Equal0~3_combout ),
	.datad(\inst2|sdram_controller|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~6 .lut_mask = 16'h0F00;
defparam \inst2|sdram_controller|refresh_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N1
dffeas \inst2|sdram_controller|refresh_counter[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~6_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[4] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N12
cycloneive_lcell_comb \inst2|sdram_controller|Add0~10 (
// Equation(s):
// \inst2|sdram_controller|Add0~10_combout  = (\inst2|sdram_controller|refresh_counter [5] & (\inst2|sdram_controller|Add0~9  & VCC)) # (!\inst2|sdram_controller|refresh_counter [5] & (!\inst2|sdram_controller|Add0~9 ))
// \inst2|sdram_controller|Add0~11  = CARRY((!\inst2|sdram_controller|refresh_counter [5] & !\inst2|sdram_controller|Add0~9 ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|refresh_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~9 ),
	.combout(\inst2|sdram_controller|Add0~10_combout ),
	.cout(\inst2|sdram_controller|Add0~11 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~10 .lut_mask = 16'hC303;
defparam \inst2|sdram_controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N6
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~5 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~5_combout  = (\inst2|sdram_controller|Add0~10_combout  & !\inst2|sdram_controller|Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|Add0~10_combout ),
	.datad(\inst2|sdram_controller|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~5 .lut_mask = 16'h00F0;
defparam \inst2|sdram_controller|refresh_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N7
dffeas \inst2|sdram_controller|refresh_counter[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~5_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[5] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N14
cycloneive_lcell_comb \inst2|sdram_controller|Add0~12 (
// Equation(s):
// \inst2|sdram_controller|Add0~12_combout  = (\inst2|sdram_controller|refresh_counter [6] & ((GND) # (!\inst2|sdram_controller|Add0~11 ))) # (!\inst2|sdram_controller|refresh_counter [6] & (\inst2|sdram_controller|Add0~11  $ (GND)))
// \inst2|sdram_controller|Add0~13  = CARRY((\inst2|sdram_controller|refresh_counter [6]) # (!\inst2|sdram_controller|Add0~11 ))

	.dataa(\inst2|sdram_controller|refresh_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~11 ),
	.combout(\inst2|sdram_controller|Add0~12_combout ),
	.cout(\inst2|sdram_controller|Add0~13 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~12 .lut_mask = 16'h5AAF;
defparam \inst2|sdram_controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N12
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~4 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~4_combout  = (\inst2|sdram_controller|Add0~12_combout  & !\inst2|sdram_controller|Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|Add0~12_combout ),
	.datad(\inst2|sdram_controller|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~4 .lut_mask = 16'h00F0;
defparam \inst2|sdram_controller|refresh_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N13
dffeas \inst2|sdram_controller|refresh_counter[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~4_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[6] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N16
cycloneive_lcell_comb \inst2|sdram_controller|Add0~14 (
// Equation(s):
// \inst2|sdram_controller|Add0~14_combout  = (\inst2|sdram_controller|refresh_counter [7] & (!\inst2|sdram_controller|Add0~13 )) # (!\inst2|sdram_controller|refresh_counter [7] & (\inst2|sdram_controller|Add0~13  & VCC))
// \inst2|sdram_controller|Add0~15  = CARRY((\inst2|sdram_controller|refresh_counter [7] & !\inst2|sdram_controller|Add0~13 ))

	.dataa(\inst2|sdram_controller|refresh_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~13 ),
	.combout(\inst2|sdram_controller|Add0~14_combout ),
	.cout(\inst2|sdram_controller|Add0~15 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~14 .lut_mask = 16'h5A0A;
defparam \inst2|sdram_controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N2
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~3 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~3_combout  = (\inst2|sdram_controller|Equal0~3_combout ) # (!\inst2|sdram_controller|Add0~14_combout )

	.dataa(\inst2|sdram_controller|Equal0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~3 .lut_mask = 16'hAAFF;
defparam \inst2|sdram_controller|refresh_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N3
dffeas \inst2|sdram_controller|refresh_counter[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[7] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N18
cycloneive_lcell_comb \inst2|sdram_controller|Add0~16 (
// Equation(s):
// \inst2|sdram_controller|Add0~16_combout  = (\inst2|sdram_controller|refresh_counter [8] & (\inst2|sdram_controller|Add0~15  $ (GND))) # (!\inst2|sdram_controller|refresh_counter [8] & ((GND) # (!\inst2|sdram_controller|Add0~15 )))
// \inst2|sdram_controller|Add0~17  = CARRY((!\inst2|sdram_controller|Add0~15 ) # (!\inst2|sdram_controller|refresh_counter [8]))

	.dataa(\inst2|sdram_controller|refresh_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~15 ),
	.combout(\inst2|sdram_controller|Add0~16_combout ),
	.cout(\inst2|sdram_controller|Add0~17 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~16 .lut_mask = 16'hA55F;
defparam \inst2|sdram_controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N16
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter[8]~10 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter[8]~10_combout  = !\inst2|sdram_controller|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[8]~10 .lut_mask = 16'h00FF;
defparam \inst2|sdram_controller|refresh_counter[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N17
dffeas \inst2|sdram_controller|refresh_counter[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter[8]~10_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[8] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N0
cycloneive_lcell_comb \inst2|sdram_controller|Equal0~1 (
// Equation(s):
// \inst2|sdram_controller|Equal0~1_combout  = (!\inst2|sdram_controller|refresh_counter [6] & (\inst2|sdram_controller|refresh_counter [7] & (\inst2|sdram_controller|refresh_counter [8] & !\inst2|sdram_controller|refresh_counter [5])))

	.dataa(\inst2|sdram_controller|refresh_counter [6]),
	.datab(\inst2|sdram_controller|refresh_counter [7]),
	.datac(\inst2|sdram_controller|refresh_counter [8]),
	.datad(\inst2|sdram_controller|refresh_counter [5]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Equal0~1 .lut_mask = 16'h0040;
defparam \inst2|sdram_controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N20
cycloneive_lcell_comb \inst2|sdram_controller|Add0~18 (
// Equation(s):
// \inst2|sdram_controller|Add0~18_combout  = (\inst2|sdram_controller|refresh_counter [9] & (!\inst2|sdram_controller|Add0~17 )) # (!\inst2|sdram_controller|refresh_counter [9] & (\inst2|sdram_controller|Add0~17  & VCC))
// \inst2|sdram_controller|Add0~19  = CARRY((\inst2|sdram_controller|refresh_counter [9] & !\inst2|sdram_controller|Add0~17 ))

	.dataa(\inst2|sdram_controller|refresh_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~17 ),
	.combout(\inst2|sdram_controller|Add0~18_combout ),
	.cout(\inst2|sdram_controller|Add0~19 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~18 .lut_mask = 16'h5A0A;
defparam \inst2|sdram_controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N26
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter[9]~9 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter[9]~9_combout  = !\inst2|sdram_controller|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[9]~9 .lut_mask = 16'h0F0F;
defparam \inst2|sdram_controller|refresh_counter[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N27
dffeas \inst2|sdram_controller|refresh_counter[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter[9]~9_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[9] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N22
cycloneive_lcell_comb \inst2|sdram_controller|Add0~20 (
// Equation(s):
// \inst2|sdram_controller|Add0~20_combout  = (\inst2|sdram_controller|refresh_counter [10] & ((GND) # (!\inst2|sdram_controller|Add0~19 ))) # (!\inst2|sdram_controller|refresh_counter [10] & (\inst2|sdram_controller|Add0~19  $ (GND)))
// \inst2|sdram_controller|Add0~21  = CARRY((\inst2|sdram_controller|refresh_counter [10]) # (!\inst2|sdram_controller|Add0~19 ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|refresh_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~19 ),
	.combout(\inst2|sdram_controller|Add0~20_combout ),
	.cout(\inst2|sdram_controller|Add0~21 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~20 .lut_mask = 16'h3CCF;
defparam \inst2|sdram_controller|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N28
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~2 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~2_combout  = (!\inst2|sdram_controller|Equal0~3_combout  & \inst2|sdram_controller|Add0~20_combout )

	.dataa(\inst2|sdram_controller|Equal0~3_combout ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~2 .lut_mask = 16'h5050;
defparam \inst2|sdram_controller|refresh_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N29
dffeas \inst2|sdram_controller|refresh_counter[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[10] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N24
cycloneive_lcell_comb \inst2|sdram_controller|Add0~22 (
// Equation(s):
// \inst2|sdram_controller|Add0~22_combout  = (\inst2|sdram_controller|refresh_counter [11] & (\inst2|sdram_controller|Add0~21  & VCC)) # (!\inst2|sdram_controller|refresh_counter [11] & (!\inst2|sdram_controller|Add0~21 ))
// \inst2|sdram_controller|Add0~23  = CARRY((!\inst2|sdram_controller|refresh_counter [11] & !\inst2|sdram_controller|Add0~21 ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|refresh_counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~21 ),
	.combout(\inst2|sdram_controller|Add0~22_combout ),
	.cout(\inst2|sdram_controller|Add0~23 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~22 .lut_mask = 16'hC303;
defparam \inst2|sdram_controller|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N28
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~1 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~1_combout  = (!\inst2|sdram_controller|Equal0~3_combout  & \inst2|sdram_controller|Add0~22_combout )

	.dataa(\inst2|sdram_controller|Equal0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~1 .lut_mask = 16'h5500;
defparam \inst2|sdram_controller|refresh_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N29
dffeas \inst2|sdram_controller|refresh_counter[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[11] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N26
cycloneive_lcell_comb \inst2|sdram_controller|Add0~24 (
// Equation(s):
// \inst2|sdram_controller|Add0~24_combout  = \inst2|sdram_controller|Add0~23  $ (!\inst2|sdram_controller|refresh_counter [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|refresh_counter [12]),
	.cin(\inst2|sdram_controller|Add0~23 ),
	.combout(\inst2|sdram_controller|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~24 .lut_mask = 16'hF00F;
defparam \inst2|sdram_controller|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N0
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~0 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~0_combout  = (\inst2|sdram_controller|Equal0~3_combout ) # (!\inst2|sdram_controller|Add0~24_combout )

	.dataa(\inst2|sdram_controller|Equal0~3_combout ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~0 .lut_mask = 16'hAFAF;
defparam \inst2|sdram_controller|refresh_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N1
dffeas \inst2|sdram_controller|refresh_counter[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[12] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N22
cycloneive_lcell_comb \inst2|sdram_controller|Equal0~0 (
// Equation(s):
// \inst2|sdram_controller|Equal0~0_combout  = (\inst2|sdram_controller|refresh_counter [9] & (!\inst2|sdram_controller|refresh_counter [11] & (\inst2|sdram_controller|refresh_counter [12] & !\inst2|sdram_controller|refresh_counter [10])))

	.dataa(\inst2|sdram_controller|refresh_counter [9]),
	.datab(\inst2|sdram_controller|refresh_counter [11]),
	.datac(\inst2|sdram_controller|refresh_counter [12]),
	.datad(\inst2|sdram_controller|refresh_counter [10]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Equal0~0 .lut_mask = 16'h0020;
defparam \inst2|sdram_controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N12
cycloneive_lcell_comb \inst2|sdram_controller|Equal0~2 (
// Equation(s):
// \inst2|sdram_controller|Equal0~2_combout  = (!\inst2|sdram_controller|refresh_counter [4] & (!\inst2|sdram_controller|refresh_counter [2] & (\inst2|sdram_controller|refresh_counter [3] & !\inst2|sdram_controller|refresh_counter [1])))

	.dataa(\inst2|sdram_controller|refresh_counter [4]),
	.datab(\inst2|sdram_controller|refresh_counter [2]),
	.datac(\inst2|sdram_controller|refresh_counter [3]),
	.datad(\inst2|sdram_controller|refresh_counter [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Equal0~2 .lut_mask = 16'h0010;
defparam \inst2|sdram_controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N10
cycloneive_lcell_comb \inst2|sdram_controller|Equal0~3 (
// Equation(s):
// \inst2|sdram_controller|Equal0~3_combout  = (!\inst2|sdram_controller|refresh_counter [0] & (\inst2|sdram_controller|Equal0~1_combout  & (\inst2|sdram_controller|Equal0~0_combout  & \inst2|sdram_controller|Equal0~2_combout )))

	.dataa(\inst2|sdram_controller|refresh_counter [0]),
	.datab(\inst2|sdram_controller|Equal0~1_combout ),
	.datac(\inst2|sdram_controller|Equal0~0_combout ),
	.datad(\inst2|sdram_controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Equal0~3 .lut_mask = 16'h4000;
defparam \inst2|sdram_controller|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N24
cycloneive_lcell_comb \inst2|sdram_controller|Selector8~0 (
// Equation(s):
// \inst2|sdram_controller|Selector8~0_combout  = (!\inst2|sdram_controller|i_state.000~q  & \inst2|sdram_controller|Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|i_state.000~q ),
	.datad(\inst2|sdram_controller|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector8~0 .lut_mask = 16'h0F00;
defparam \inst2|sdram_controller|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N25
dffeas \inst2|sdram_controller|i_state.001 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_state.001 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N20
cycloneive_lcell_comb \inst2|sdram_controller|Selector10~0 (
// Equation(s):
// \inst2|sdram_controller|Selector10~0_combout  = (\inst2|sdram_controller|i_state.001~q ) # ((\inst2|sdram_controller|i_state.011~q  & ((\inst2|sdram_controller|i_count [2]) # (\inst2|sdram_controller|i_count [1]))))

	.dataa(\inst2|sdram_controller|i_count [2]),
	.datab(\inst2|sdram_controller|i_count [1]),
	.datac(\inst2|sdram_controller|i_state.001~q ),
	.datad(\inst2|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector10~0 .lut_mask = 16'hFEF0;
defparam \inst2|sdram_controller|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N24
cycloneive_lcell_comb \inst2|sdram_controller|Selector10~1 (
// Equation(s):
// \inst2|sdram_controller|Selector10~1_combout  = (\inst2|sdram_controller|i_state.010~q ) # ((\inst2|sdram_controller|Selector10~0_combout ) # (\inst2|sdram_controller|i_state.111~q ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|i_state.010~q ),
	.datac(\inst2|sdram_controller|Selector10~0_combout ),
	.datad(\inst2|sdram_controller|i_state.111~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector10~1 .lut_mask = 16'hFFFC;
defparam \inst2|sdram_controller|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y37_N25
dffeas \inst2|sdram_controller|i_state.011 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_state.011 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N12
cycloneive_lcell_comb \inst2|sdram_controller|i_next.000~0 (
// Equation(s):
// \inst2|sdram_controller|i_next.000~0_combout  = (\inst2|sdram_controller|i_next.000~q ) # ((\inst2|sdram_controller|i_state.000~q  & (!\inst2|sdram_controller|i_state.101~q  & !\inst2|sdram_controller|i_state.011~q )))

	.dataa(\inst2|sdram_controller|i_state.000~q ),
	.datab(\inst2|sdram_controller|i_state.101~q ),
	.datac(\inst2|sdram_controller|i_next.000~q ),
	.datad(\inst2|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|i_next.000~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|i_next.000~0 .lut_mask = 16'hF0F2;
defparam \inst2|sdram_controller|i_next.000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y37_N13
dffeas \inst2|sdram_controller|i_next.000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|i_next.000~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_next.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_next.000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_next.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N26
cycloneive_lcell_comb \inst2|sdram_controller|i_count[1]~0 (
// Equation(s):
// \inst2|sdram_controller|i_count[1]~0_combout  = (!\inst2|sdram_controller|i_count [2] & (!\inst2|sdram_controller|i_count [1] & \inst2|sdram_controller|i_state.011~q ))

	.dataa(\inst2|sdram_controller|i_count [2]),
	.datab(gnd),
	.datac(\inst2|sdram_controller|i_count [1]),
	.datad(\inst2|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|i_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|i_count[1]~0 .lut_mask = 16'h0500;
defparam \inst2|sdram_controller|i_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N0
cycloneive_lcell_comb \inst2|sdram_controller|Selector7~0 (
// Equation(s):
// \inst2|sdram_controller|Selector7~0_combout  = (\inst2|sdram_controller|i_next.000~q  & (((\inst2|sdram_controller|i_state.000~q ) # (\inst2|sdram_controller|Equal0~3_combout )))) # (!\inst2|sdram_controller|i_next.000~q  & 
// (!\inst2|sdram_controller|i_count[1]~0_combout  & ((\inst2|sdram_controller|i_state.000~q ) # (\inst2|sdram_controller|Equal0~3_combout ))))

	.dataa(\inst2|sdram_controller|i_next.000~q ),
	.datab(\inst2|sdram_controller|i_count[1]~0_combout ),
	.datac(\inst2|sdram_controller|i_state.000~q ),
	.datad(\inst2|sdram_controller|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector7~0 .lut_mask = 16'hBBB0;
defparam \inst2|sdram_controller|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y37_N1
dffeas \inst2|sdram_controller|i_state.000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_state.000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N14
cycloneive_lcell_comb \inst2|sdram_controller|i_count[1]~1 (
// Equation(s):
// \inst2|sdram_controller|i_count[1]~1_combout  = (!\inst2|sdram_controller|i_state.101~q  & \inst2|sdram_controller|i_state.000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|i_state.101~q ),
	.datad(\inst2|sdram_controller|i_state.000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|i_count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|i_count[1]~1 .lut_mask = 16'h0F00;
defparam \inst2|sdram_controller|i_count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N0
cycloneive_lcell_comb \inst2|sdram_controller|i_count[1]~2 (
// Equation(s):
// \inst2|sdram_controller|i_count[1]~2_combout  = (\inst2|sdram_controller|i_state.011~q  & (\inst2|sdram_controller|i_count [0] $ (((!\inst2|sdram_controller|i_count [1]))))) # (!\inst2|sdram_controller|i_state.011~q  & 
// (((\inst2|sdram_controller|i_state.010~q ))))

	.dataa(\inst2|sdram_controller|i_count [0]),
	.datab(\inst2|sdram_controller|i_state.010~q ),
	.datac(\inst2|sdram_controller|i_count [1]),
	.datad(\inst2|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|i_count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|i_count[1]~2 .lut_mask = 16'hA5CC;
defparam \inst2|sdram_controller|i_count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N8
cycloneive_lcell_comb \inst2|sdram_controller|i_count[1]~3 (
// Equation(s):
// \inst2|sdram_controller|i_count[1]~3_combout  = (\inst2|sdram_controller|i_count[1]~1_combout  & ((\inst2|sdram_controller|i_count[1]~0_combout  & ((\inst2|sdram_controller|i_count [1]))) # (!\inst2|sdram_controller|i_count[1]~0_combout  & 
// (\inst2|sdram_controller|i_count[1]~2_combout )))) # (!\inst2|sdram_controller|i_count[1]~1_combout  & (((\inst2|sdram_controller|i_count [1]))))

	.dataa(\inst2|sdram_controller|i_count[1]~1_combout ),
	.datab(\inst2|sdram_controller|i_count[1]~2_combout ),
	.datac(\inst2|sdram_controller|i_count [1]),
	.datad(\inst2|sdram_controller|i_count[1]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|i_count[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|i_count[1]~3 .lut_mask = 16'hF0D8;
defparam \inst2|sdram_controller|i_count[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y37_N9
dffeas \inst2|sdram_controller|i_count[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|i_count[1]~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_count[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N10
cycloneive_lcell_comb \inst2|sdram_controller|Selector16~0 (
// Equation(s):
// \inst2|sdram_controller|Selector16~0_combout  = (\inst2|sdram_controller|i_next.010~q  & (((\inst2|sdram_controller|i_state.101~q ) # (\inst2|sdram_controller|i_state.011~q )) # (!\inst2|sdram_controller|i_state.000~q )))

	.dataa(\inst2|sdram_controller|i_state.000~q ),
	.datab(\inst2|sdram_controller|i_state.101~q ),
	.datac(\inst2|sdram_controller|i_next.010~q ),
	.datad(\inst2|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector16~0 .lut_mask = 16'hF0D0;
defparam \inst2|sdram_controller|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N22
cycloneive_lcell_comb \inst2|sdram_controller|Selector6~0 (
// Equation(s):
// \inst2|sdram_controller|Selector6~0_combout  = (\inst2|sdram_controller|i_refs [0] & (\inst2|sdram_controller|i_state.000~q  & !\inst2|sdram_controller|i_state.010~q )) # (!\inst2|sdram_controller|i_refs [0] & ((\inst2|sdram_controller|i_state.010~q )))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|i_state.000~q ),
	.datac(\inst2|sdram_controller|i_refs [0]),
	.datad(\inst2|sdram_controller|i_state.010~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector6~0 .lut_mask = 16'h0FC0;
defparam \inst2|sdram_controller|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N23
dffeas \inst2|sdram_controller|i_refs[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_refs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_refs[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_refs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N18
cycloneive_lcell_comb \inst2|sdram_controller|Selector5~0 (
// Equation(s):
// \inst2|sdram_controller|Selector5~0_combout  = (\inst2|sdram_controller|i_state.010~q  & (\inst2|sdram_controller|i_refs [0] $ (((\inst2|sdram_controller|i_refs [1]))))) # (!\inst2|sdram_controller|i_state.010~q  & (((\inst2|sdram_controller|i_state.000~q 
//  & \inst2|sdram_controller|i_refs [1]))))

	.dataa(\inst2|sdram_controller|i_refs [0]),
	.datab(\inst2|sdram_controller|i_state.000~q ),
	.datac(\inst2|sdram_controller|i_refs [1]),
	.datad(\inst2|sdram_controller|i_state.010~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector5~0 .lut_mask = 16'h5AC0;
defparam \inst2|sdram_controller|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N19
dffeas \inst2|sdram_controller|i_refs[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_refs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_refs[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_refs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N6
cycloneive_lcell_comb \inst2|sdram_controller|Selector4~0 (
// Equation(s):
// \inst2|sdram_controller|Selector4~0_combout  = (\inst2|sdram_controller|i_state.010~q  & (\inst2|sdram_controller|i_refs [2] $ (((\inst2|sdram_controller|i_refs [1] & \inst2|sdram_controller|i_refs [0])))))

	.dataa(\inst2|sdram_controller|i_state.010~q ),
	.datab(\inst2|sdram_controller|i_refs [1]),
	.datac(\inst2|sdram_controller|i_refs [0]),
	.datad(\inst2|sdram_controller|i_refs [2]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector4~0 .lut_mask = 16'h2A80;
defparam \inst2|sdram_controller|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N24
cycloneive_lcell_comb \inst2|sdram_controller|Selector4~1 (
// Equation(s):
// \inst2|sdram_controller|Selector4~1_combout  = (\inst2|sdram_controller|Selector4~0_combout ) # ((!\inst2|sdram_controller|i_state.010~q  & (\inst2|sdram_controller|i_state.000~q  & \inst2|sdram_controller|i_refs [2])))

	.dataa(\inst2|sdram_controller|i_state.010~q ),
	.datab(\inst2|sdram_controller|i_state.000~q ),
	.datac(\inst2|sdram_controller|i_refs [2]),
	.datad(\inst2|sdram_controller|Selector4~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector4~1 .lut_mask = 16'hFF40;
defparam \inst2|sdram_controller|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N25
dffeas \inst2|sdram_controller|i_refs[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_refs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_refs[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_refs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N20
cycloneive_lcell_comb \inst2|sdram_controller|Selector18~0 (
// Equation(s):
// \inst2|sdram_controller|Selector18~0_combout  = (!\inst2|sdram_controller|i_refs [1] & (\inst2|sdram_controller|i_refs [0] & !\inst2|sdram_controller|i_refs [2]))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|i_refs [1]),
	.datac(\inst2|sdram_controller|i_refs [0]),
	.datad(\inst2|sdram_controller|i_refs [2]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector18~0 .lut_mask = 16'h0030;
defparam \inst2|sdram_controller|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N22
cycloneive_lcell_comb \inst2|sdram_controller|Selector16~1 (
// Equation(s):
// \inst2|sdram_controller|Selector16~1_combout  = (\inst2|sdram_controller|Selector16~0_combout ) # ((\inst2|sdram_controller|i_state.001~q ) # ((\inst2|sdram_controller|i_state.010~q  & !\inst2|sdram_controller|Selector18~0_combout )))

	.dataa(\inst2|sdram_controller|Selector16~0_combout ),
	.datab(\inst2|sdram_controller|i_state.010~q ),
	.datac(\inst2|sdram_controller|i_state.001~q ),
	.datad(\inst2|sdram_controller|Selector18~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector16~1 .lut_mask = 16'hFAFE;
defparam \inst2|sdram_controller|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y37_N23
dffeas \inst2|sdram_controller|i_next.010 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_next.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_next.010 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_next.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N2
cycloneive_lcell_comb \inst2|sdram_controller|Selector9~0 (
// Equation(s):
// \inst2|sdram_controller|Selector9~0_combout  = (!\inst2|sdram_controller|i_count [2] & (!\inst2|sdram_controller|i_count [1] & (\inst2|sdram_controller|i_next.010~q  & \inst2|sdram_controller|i_state.011~q )))

	.dataa(\inst2|sdram_controller|i_count [2]),
	.datab(\inst2|sdram_controller|i_count [1]),
	.datac(\inst2|sdram_controller|i_next.010~q ),
	.datad(\inst2|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector9~0 .lut_mask = 16'h1000;
defparam \inst2|sdram_controller|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y37_N3
dffeas \inst2|sdram_controller|i_state.010 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_state.010 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N30
cycloneive_lcell_comb \inst2|sdram_controller|i_count[0]~4 (
// Equation(s):
// \inst2|sdram_controller|i_count[0]~4_combout  = (\inst2|sdram_controller|i_state.011~q  & ((!\inst2|sdram_controller|i_count [0]))) # (!\inst2|sdram_controller|i_state.011~q  & (\inst2|sdram_controller|i_state.010~q ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|i_state.010~q ),
	.datac(\inst2|sdram_controller|i_count [0]),
	.datad(\inst2|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|i_count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|i_count[0]~4 .lut_mask = 16'h0FCC;
defparam \inst2|sdram_controller|i_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N18
cycloneive_lcell_comb \inst2|sdram_controller|i_count[0]~5 (
// Equation(s):
// \inst2|sdram_controller|i_count[0]~5_combout  = (\inst2|sdram_controller|i_count[1]~1_combout  & ((\inst2|sdram_controller|i_count[1]~0_combout  & ((\inst2|sdram_controller|i_count [0]))) # (!\inst2|sdram_controller|i_count[1]~0_combout  & 
// (\inst2|sdram_controller|i_count[0]~4_combout )))) # (!\inst2|sdram_controller|i_count[1]~1_combout  & (((\inst2|sdram_controller|i_count [0]))))

	.dataa(\inst2|sdram_controller|i_count[0]~4_combout ),
	.datab(\inst2|sdram_controller|i_count[1]~1_combout ),
	.datac(\inst2|sdram_controller|i_count [0]),
	.datad(\inst2|sdram_controller|i_count[1]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|i_count[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|i_count[0]~5 .lut_mask = 16'hF0B8;
defparam \inst2|sdram_controller|i_count[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y37_N19
dffeas \inst2|sdram_controller|i_count[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|i_count[0]~5_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_count[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N12
cycloneive_lcell_comb \inst2|sdram_controller|Selector13~0 (
// Equation(s):
// \inst2|sdram_controller|Selector13~0_combout  = (\inst2|sdram_controller|i_state.011~q  & ((\inst2|sdram_controller|i_count [0]) # (\inst2|sdram_controller|i_count [1])))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|i_count [0]),
	.datac(\inst2|sdram_controller|i_count [1]),
	.datad(\inst2|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector13~0 .lut_mask = 16'hFC00;
defparam \inst2|sdram_controller|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N6
cycloneive_lcell_comb \inst2|sdram_controller|Selector13~1 (
// Equation(s):
// \inst2|sdram_controller|Selector13~1_combout  = (\inst2|sdram_controller|i_state.111~q ) # ((\inst2|sdram_controller|i_count [2] & ((\inst2|sdram_controller|Selector13~0_combout ) # (!\inst2|sdram_controller|i_count[1]~1_combout ))))

	.dataa(\inst2|sdram_controller|Selector13~0_combout ),
	.datab(\inst2|sdram_controller|i_count[1]~1_combout ),
	.datac(\inst2|sdram_controller|i_count [2]),
	.datad(\inst2|sdram_controller|i_state.111~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector13~1 .lut_mask = 16'hFFB0;
defparam \inst2|sdram_controller|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y37_N7
dffeas \inst2|sdram_controller|i_count[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_count[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N4
cycloneive_lcell_comb \inst2|sdram_controller|Selector18~1 (
// Equation(s):
// \inst2|sdram_controller|Selector18~1_combout  = (\inst2|sdram_controller|i_next.111~q  & (((\inst2|sdram_controller|i_state.101~q ) # (\inst2|sdram_controller|i_state.011~q )) # (!\inst2|sdram_controller|i_state.000~q )))

	.dataa(\inst2|sdram_controller|i_state.000~q ),
	.datab(\inst2|sdram_controller|i_next.111~q ),
	.datac(\inst2|sdram_controller|i_state.101~q ),
	.datad(\inst2|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector18~1 .lut_mask = 16'hCCC4;
defparam \inst2|sdram_controller|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N16
cycloneive_lcell_comb \inst2|sdram_controller|Selector18~2 (
// Equation(s):
// \inst2|sdram_controller|Selector18~2_combout  = (\inst2|sdram_controller|Selector18~1_combout ) # ((\inst2|sdram_controller|i_state.010~q  & \inst2|sdram_controller|Selector18~0_combout ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|i_state.010~q ),
	.datac(\inst2|sdram_controller|Selector18~1_combout ),
	.datad(\inst2|sdram_controller|Selector18~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector18~2 .lut_mask = 16'hFCF0;
defparam \inst2|sdram_controller|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y37_N17
dffeas \inst2|sdram_controller|i_next.111 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_next.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_next.111 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_next.111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N28
cycloneive_lcell_comb \inst2|sdram_controller|Selector12~0 (
// Equation(s):
// \inst2|sdram_controller|Selector12~0_combout  = (!\inst2|sdram_controller|i_count [2] & (\inst2|sdram_controller|i_next.111~q  & (!\inst2|sdram_controller|i_count [1] & \inst2|sdram_controller|i_state.011~q )))

	.dataa(\inst2|sdram_controller|i_count [2]),
	.datab(\inst2|sdram_controller|i_next.111~q ),
	.datac(\inst2|sdram_controller|i_count [1]),
	.datad(\inst2|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector12~0 .lut_mask = 16'h0400;
defparam \inst2|sdram_controller|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y37_N29
dffeas \inst2|sdram_controller|i_state.111 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_state.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_state.111 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_state.111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N24
cycloneive_lcell_comb \inst2|sdram_controller|WideOr6~0 (
// Equation(s):
// \inst2|sdram_controller|WideOr6~0_combout  = (\inst2|sdram_controller|i_state.000~q  & !\inst2|sdram_controller|i_state.011~q )

	.dataa(gnd),
	.datab(\inst2|sdram_controller|i_state.000~q ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|WideOr6~0 .lut_mask = 16'h00CC;
defparam \inst2|sdram_controller|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N26
cycloneive_lcell_comb \inst2|sdram_controller|Selector17~0 (
// Equation(s):
// \inst2|sdram_controller|Selector17~0_combout  = (\inst2|sdram_controller|i_state.111~q ) # ((\inst2|sdram_controller|i_next.101~q  & ((\inst2|sdram_controller|i_state.101~q ) # (!\inst2|sdram_controller|WideOr6~0_combout ))))

	.dataa(\inst2|sdram_controller|i_state.111~q ),
	.datab(\inst2|sdram_controller|WideOr6~0_combout ),
	.datac(\inst2|sdram_controller|i_next.101~q ),
	.datad(\inst2|sdram_controller|i_state.101~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector17~0 .lut_mask = 16'hFABA;
defparam \inst2|sdram_controller|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y37_N27
dffeas \inst2|sdram_controller|i_next.101 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_next.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_next.101 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_next.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N16
cycloneive_lcell_comb \inst2|sdram_controller|i_state.101~0 (
// Equation(s):
// \inst2|sdram_controller|i_state.101~0_combout  = (\inst2|sdram_controller|i_state.101~q ) # ((\inst2|sdram_controller|i_next.101~q  & \inst2|sdram_controller|i_count[1]~0_combout ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|i_next.101~q ),
	.datac(\inst2|sdram_controller|i_state.101~q ),
	.datad(\inst2|sdram_controller|i_count[1]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|i_state.101~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|i_state.101~0 .lut_mask = 16'hFCF0;
defparam \inst2|sdram_controller|i_state.101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y37_N17
dffeas \inst2|sdram_controller|i_state.101 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|i_state.101~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_state.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_state.101 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_state.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N14
cycloneive_lcell_comb \inst2|sdram_controller|init_done~0 (
// Equation(s):
// \inst2|sdram_controller|init_done~0_combout  = (\inst2|sdram_controller|i_state.101~q ) # (\inst2|sdram_controller|init_done~q )

	.dataa(gnd),
	.datab(\inst2|sdram_controller|i_state.101~q ),
	.datac(\inst2|sdram_controller|init_done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|init_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|init_done~0 .lut_mask = 16'hFCFC;
defparam \inst2|sdram_controller|init_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y37_N15
dffeas \inst2|sdram_controller|init_done (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|init_done~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|init_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|init_done .is_wysiwyg = "true";
defparam \inst2|sdram_controller|init_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N28
cycloneive_lcell_comb \inst2|sdram_controller|Selector41~4 (
// Equation(s):
// \inst2|sdram_controller|Selector41~4_combout  = (\inst2|sdram_controller|init_done~q  & !\inst2|sdram_controller|m_state.000000001~q )

	.dataa(\inst2|sdram_controller|init_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector41~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector41~4 .lut_mask = 16'h00AA;
defparam \inst2|sdram_controller|Selector41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N4
cycloneive_lcell_comb \inst2|sdram_controller|Selector41~5 (
// Equation(s):
// \inst2|sdram_controller|Selector41~5_combout  = ((\inst2|sdram_controller|Selector41~4_combout  & (!\inst2|sdram_controller|refresh_request~q  & \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ))) # 
// (!\inst2|sdram_controller|Selector27~3_combout )

	.dataa(\inst2|sdram_controller|Selector41~4_combout ),
	.datab(\inst2|sdram_controller|refresh_request~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datad(\inst2|sdram_controller|Selector27~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector41~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector41~5 .lut_mask = 16'h20FF;
defparam \inst2|sdram_controller|Selector41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N5
dffeas \inst2|sdram_controller|f_pop (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector41~5_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|f_pop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|f_pop .is_wysiwyg = "true";
defparam \inst2|sdram_controller|f_pop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N10
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  $ (((\inst2|sdram_controller|pending~combout  & 
// \inst2|sdram_controller|f_pop~q )))

	.dataa(\inst2|sdram_controller|pending~combout ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\inst2|sdram_controller|f_pop~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0 .lut_mask = 16'h5AF0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y37_N11
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N14
cycloneive_lcell_comb \inst2|master_interface|Add0~44 (
// Equation(s):
// \inst2|master_interface|Add0~44_combout  = (\inst2|master_interface|addr_counter [22] & (\inst2|master_interface|Add0~43  $ (GND))) # (!\inst2|master_interface|addr_counter [22] & (!\inst2|master_interface|Add0~43  & VCC))
// \inst2|master_interface|Add0~45  = CARRY((\inst2|master_interface|addr_counter [22] & !\inst2|master_interface|Add0~43 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~43 ),
	.combout(\inst2|master_interface|Add0~44_combout ),
	.cout(\inst2|master_interface|Add0~45 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~44 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N16
cycloneive_lcell_comb \inst2|master_interface|Add0~46 (
// Equation(s):
// \inst2|master_interface|Add0~46_combout  = (\inst2|master_interface|addr_counter [23] & (!\inst2|master_interface|Add0~45 )) # (!\inst2|master_interface|addr_counter [23] & ((\inst2|master_interface|Add0~45 ) # (GND)))
// \inst2|master_interface|Add0~47  = CARRY((!\inst2|master_interface|Add0~45 ) # (!\inst2|master_interface|addr_counter [23]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~45 ),
	.combout(\inst2|master_interface|Add0~46_combout ),
	.cout(\inst2|master_interface|Add0~47 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~46 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y40_N17
dffeas \inst2|master_interface|addr_counter[23] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[23] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N18
cycloneive_lcell_comb \inst2|master_interface|Add0~48 (
// Equation(s):
// \inst2|master_interface|Add0~48_combout  = (\inst2|master_interface|addr_counter [24] & (\inst2|master_interface|Add0~47  $ (GND))) # (!\inst2|master_interface|addr_counter [24] & (!\inst2|master_interface|Add0~47  & VCC))
// \inst2|master_interface|Add0~49  = CARRY((\inst2|master_interface|addr_counter [24] & !\inst2|master_interface|Add0~47 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~47 ),
	.combout(\inst2|master_interface|Add0~48_combout ),
	.cout(\inst2|master_interface|Add0~49 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~48 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y40_N19
dffeas \inst2|master_interface|addr_counter[24] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~48_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[24] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N20
cycloneive_lcell_comb \inst2|master_interface|Add0~50 (
// Equation(s):
// \inst2|master_interface|Add0~50_combout  = (\inst2|master_interface|addr_counter [25] & (!\inst2|master_interface|Add0~49 )) # (!\inst2|master_interface|addr_counter [25] & ((\inst2|master_interface|Add0~49 ) # (GND)))
// \inst2|master_interface|Add0~51  = CARRY((!\inst2|master_interface|Add0~49 ) # (!\inst2|master_interface|addr_counter [25]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~49 ),
	.combout(\inst2|master_interface|Add0~50_combout ),
	.cout(\inst2|master_interface|Add0~51 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~50 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y40_N21
dffeas \inst2|master_interface|addr_counter[25] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~50_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[25] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N22
cycloneive_lcell_comb \inst2|master_interface|Add0~52 (
// Equation(s):
// \inst2|master_interface|Add0~52_combout  = (\inst2|master_interface|addr_counter [26] & (\inst2|master_interface|Add0~51  $ (GND))) # (!\inst2|master_interface|addr_counter [26] & (!\inst2|master_interface|Add0~51  & VCC))
// \inst2|master_interface|Add0~53  = CARRY((\inst2|master_interface|addr_counter [26] & !\inst2|master_interface|Add0~51 ))

	.dataa(\inst2|master_interface|addr_counter [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~51 ),
	.combout(\inst2|master_interface|Add0~52_combout ),
	.cout(\inst2|master_interface|Add0~53 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~52 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y40_N23
dffeas \inst2|master_interface|addr_counter[26] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~52_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[26] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N24
cycloneive_lcell_comb \inst2|master_interface|Add0~54 (
// Equation(s):
// \inst2|master_interface|Add0~54_combout  = (\inst2|master_interface|addr_counter [27] & (!\inst2|master_interface|Add0~53 )) # (!\inst2|master_interface|addr_counter [27] & ((\inst2|master_interface|Add0~53 ) # (GND)))
// \inst2|master_interface|Add0~55  = CARRY((!\inst2|master_interface|Add0~53 ) # (!\inst2|master_interface|addr_counter [27]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~53 ),
	.combout(\inst2|master_interface|Add0~54_combout ),
	.cout(\inst2|master_interface|Add0~55 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~54 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y40_N25
dffeas \inst2|master_interface|addr_counter[27] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~54_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[27] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N26
cycloneive_lcell_comb \inst2|master_interface|Add0~56 (
// Equation(s):
// \inst2|master_interface|Add0~56_combout  = (\inst2|master_interface|addr_counter [28] & (\inst2|master_interface|Add0~55  $ (GND))) # (!\inst2|master_interface|addr_counter [28] & (!\inst2|master_interface|Add0~55  & VCC))
// \inst2|master_interface|Add0~57  = CARRY((\inst2|master_interface|addr_counter [28] & !\inst2|master_interface|Add0~55 ))

	.dataa(\inst2|master_interface|addr_counter [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~55 ),
	.combout(\inst2|master_interface|Add0~56_combout ),
	.cout(\inst2|master_interface|Add0~57 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~56 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y40_N27
dffeas \inst2|master_interface|addr_counter[28] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~56_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[28] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N28
cycloneive_lcell_comb \inst2|master_interface|Add0~58 (
// Equation(s):
// \inst2|master_interface|Add0~58_combout  = \inst2|master_interface|Add0~57  $ (\inst2|master_interface|addr_counter [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [29]),
	.cin(\inst2|master_interface|Add0~57 ),
	.combout(\inst2|master_interface|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Add0~58 .lut_mask = 16'h0FF0;
defparam \inst2|master_interface|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y40_N29
dffeas \inst2|master_interface|addr_counter[29] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~58_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[29] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N30
cycloneive_lcell_comb \inst2|master_interface|Equal0~0 (
// Equation(s):
// \inst2|master_interface|Equal0~0_combout  = (!\inst2|master_interface|addr_counter [26] & (!\inst2|master_interface|addr_counter [29] & (!\inst2|master_interface|addr_counter [28] & !\inst2|master_interface|addr_counter [27])))

	.dataa(\inst2|master_interface|addr_counter [26]),
	.datab(\inst2|master_interface|addr_counter [29]),
	.datac(\inst2|master_interface|addr_counter [28]),
	.datad(\inst2|master_interface|addr_counter [27]),
	.cin(gnd),
	.combout(\inst2|master_interface|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Equal0~0 .lut_mask = 16'h0001;
defparam \inst2|master_interface|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N4
cycloneive_lcell_comb \inst2|master_interface|Equal0~1 (
// Equation(s):
// \inst2|master_interface|Equal0~1_combout  = (!\inst2|master_interface|addr_counter [25] & (!\inst2|master_interface|addr_counter [23] & (!\inst2|master_interface|addr_counter [24] & !\inst2|master_interface|addr_counter [22])))

	.dataa(\inst2|master_interface|addr_counter [25]),
	.datab(\inst2|master_interface|addr_counter [23]),
	.datac(\inst2|master_interface|addr_counter [24]),
	.datad(\inst2|master_interface|addr_counter [22]),
	.cin(gnd),
	.combout(\inst2|master_interface|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Equal0~1 .lut_mask = 16'h0001;
defparam \inst2|master_interface|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N2
cycloneive_lcell_comb \inst2|master_interface|Add0~0 (
// Equation(s):
// \inst2|master_interface|Add0~0_combout  = \inst2|master_interface|addr_counter [0] $ (VCC)
// \inst2|master_interface|Add0~1  = CARRY(\inst2|master_interface|addr_counter [0])

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|master_interface|Add0~0_combout ),
	.cout(\inst2|master_interface|Add0~1 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~0 .lut_mask = 16'h33CC;
defparam \inst2|master_interface|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N3
dffeas \inst2|master_interface|addr_counter[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[0] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N4
cycloneive_lcell_comb \inst2|master_interface|Add0~2 (
// Equation(s):
// \inst2|master_interface|Add0~2_combout  = (\inst2|master_interface|addr_counter [1] & (!\inst2|master_interface|Add0~1 )) # (!\inst2|master_interface|addr_counter [1] & ((\inst2|master_interface|Add0~1 ) # (GND)))
// \inst2|master_interface|Add0~3  = CARRY((!\inst2|master_interface|Add0~1 ) # (!\inst2|master_interface|addr_counter [1]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~1 ),
	.combout(\inst2|master_interface|Add0~2_combout ),
	.cout(\inst2|master_interface|Add0~3 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y41_N5
dffeas \inst2|master_interface|addr_counter[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[1] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N6
cycloneive_lcell_comb \inst2|master_interface|Add0~4 (
// Equation(s):
// \inst2|master_interface|Add0~4_combout  = (\inst2|master_interface|addr_counter [2] & (\inst2|master_interface|Add0~3  $ (GND))) # (!\inst2|master_interface|addr_counter [2] & (!\inst2|master_interface|Add0~3  & VCC))
// \inst2|master_interface|Add0~5  = CARRY((\inst2|master_interface|addr_counter [2] & !\inst2|master_interface|Add0~3 ))

	.dataa(\inst2|master_interface|addr_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~3 ),
	.combout(\inst2|master_interface|Add0~4_combout ),
	.cout(\inst2|master_interface|Add0~5 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~4 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y41_N7
dffeas \inst2|master_interface|addr_counter[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[2] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N8
cycloneive_lcell_comb \inst2|master_interface|Add0~6 (
// Equation(s):
// \inst2|master_interface|Add0~6_combout  = (\inst2|master_interface|addr_counter [3] & (!\inst2|master_interface|Add0~5 )) # (!\inst2|master_interface|addr_counter [3] & ((\inst2|master_interface|Add0~5 ) # (GND)))
// \inst2|master_interface|Add0~7  = CARRY((!\inst2|master_interface|Add0~5 ) # (!\inst2|master_interface|addr_counter [3]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~5 ),
	.combout(\inst2|master_interface|Add0~6_combout ),
	.cout(\inst2|master_interface|Add0~7 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y41_N9
dffeas \inst2|master_interface|addr_counter[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[3] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N10
cycloneive_lcell_comb \inst2|master_interface|Add0~8 (
// Equation(s):
// \inst2|master_interface|Add0~8_combout  = (\inst2|master_interface|addr_counter [4] & (\inst2|master_interface|Add0~7  $ (GND))) # (!\inst2|master_interface|addr_counter [4] & (!\inst2|master_interface|Add0~7  & VCC))
// \inst2|master_interface|Add0~9  = CARRY((\inst2|master_interface|addr_counter [4] & !\inst2|master_interface|Add0~7 ))

	.dataa(\inst2|master_interface|addr_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~7 ),
	.combout(\inst2|master_interface|Add0~8_combout ),
	.cout(\inst2|master_interface|Add0~9 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~8 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y41_N11
dffeas \inst2|master_interface|addr_counter[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[4] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N12
cycloneive_lcell_comb \inst2|master_interface|Add0~10 (
// Equation(s):
// \inst2|master_interface|Add0~10_combout  = (\inst2|master_interface|addr_counter [5] & (!\inst2|master_interface|Add0~9 )) # (!\inst2|master_interface|addr_counter [5] & ((\inst2|master_interface|Add0~9 ) # (GND)))
// \inst2|master_interface|Add0~11  = CARRY((!\inst2|master_interface|Add0~9 ) # (!\inst2|master_interface|addr_counter [5]))

	.dataa(\inst2|master_interface|addr_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~9 ),
	.combout(\inst2|master_interface|Add0~10_combout ),
	.cout(\inst2|master_interface|Add0~11 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst2|master_interface|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y41_N13
dffeas \inst2|master_interface|addr_counter[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[5] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N14
cycloneive_lcell_comb \inst2|master_interface|Add0~12 (
// Equation(s):
// \inst2|master_interface|Add0~12_combout  = (\inst2|master_interface|addr_counter [6] & (\inst2|master_interface|Add0~11  $ (GND))) # (!\inst2|master_interface|addr_counter [6] & (!\inst2|master_interface|Add0~11  & VCC))
// \inst2|master_interface|Add0~13  = CARRY((\inst2|master_interface|addr_counter [6] & !\inst2|master_interface|Add0~11 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~11 ),
	.combout(\inst2|master_interface|Add0~12_combout ),
	.cout(\inst2|master_interface|Add0~13 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~12 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y41_N15
dffeas \inst2|master_interface|addr_counter[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[6] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N16
cycloneive_lcell_comb \inst2|master_interface|Add0~14 (
// Equation(s):
// \inst2|master_interface|Add0~14_combout  = (\inst2|master_interface|addr_counter [7] & (!\inst2|master_interface|Add0~13 )) # (!\inst2|master_interface|addr_counter [7] & ((\inst2|master_interface|Add0~13 ) # (GND)))
// \inst2|master_interface|Add0~15  = CARRY((!\inst2|master_interface|Add0~13 ) # (!\inst2|master_interface|addr_counter [7]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~13 ),
	.combout(\inst2|master_interface|Add0~14_combout ),
	.cout(\inst2|master_interface|Add0~15 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y41_N17
dffeas \inst2|master_interface|addr_counter[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[7] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N18
cycloneive_lcell_comb \inst2|master_interface|Add0~16 (
// Equation(s):
// \inst2|master_interface|Add0~16_combout  = (\inst2|master_interface|addr_counter [8] & (\inst2|master_interface|Add0~15  $ (GND))) # (!\inst2|master_interface|addr_counter [8] & (!\inst2|master_interface|Add0~15  & VCC))
// \inst2|master_interface|Add0~17  = CARRY((\inst2|master_interface|addr_counter [8] & !\inst2|master_interface|Add0~15 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~15 ),
	.combout(\inst2|master_interface|Add0~16_combout ),
	.cout(\inst2|master_interface|Add0~17 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~16 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y41_N19
dffeas \inst2|master_interface|addr_counter[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[8] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N20
cycloneive_lcell_comb \inst2|master_interface|Add0~18 (
// Equation(s):
// \inst2|master_interface|Add0~18_combout  = (\inst2|master_interface|addr_counter [9] & (!\inst2|master_interface|Add0~17 )) # (!\inst2|master_interface|addr_counter [9] & ((\inst2|master_interface|Add0~17 ) # (GND)))
// \inst2|master_interface|Add0~19  = CARRY((!\inst2|master_interface|Add0~17 ) # (!\inst2|master_interface|addr_counter [9]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~17 ),
	.combout(\inst2|master_interface|Add0~18_combout ),
	.cout(\inst2|master_interface|Add0~19 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y41_N21
dffeas \inst2|master_interface|addr_counter[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[9] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N22
cycloneive_lcell_comb \inst2|master_interface|Add0~20 (
// Equation(s):
// \inst2|master_interface|Add0~20_combout  = (\inst2|master_interface|addr_counter [10] & (\inst2|master_interface|Add0~19  $ (GND))) # (!\inst2|master_interface|addr_counter [10] & (!\inst2|master_interface|Add0~19  & VCC))
// \inst2|master_interface|Add0~21  = CARRY((\inst2|master_interface|addr_counter [10] & !\inst2|master_interface|Add0~19 ))

	.dataa(\inst2|master_interface|addr_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~19 ),
	.combout(\inst2|master_interface|Add0~20_combout ),
	.cout(\inst2|master_interface|Add0~21 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~20 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y41_N23
dffeas \inst2|master_interface|addr_counter[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[10] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N24
cycloneive_lcell_comb \inst2|master_interface|Add0~22 (
// Equation(s):
// \inst2|master_interface|Add0~22_combout  = (\inst2|master_interface|addr_counter [11] & (!\inst2|master_interface|Add0~21 )) # (!\inst2|master_interface|addr_counter [11] & ((\inst2|master_interface|Add0~21 ) # (GND)))
// \inst2|master_interface|Add0~23  = CARRY((!\inst2|master_interface|Add0~21 ) # (!\inst2|master_interface|addr_counter [11]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~21 ),
	.combout(\inst2|master_interface|Add0~22_combout ),
	.cout(\inst2|master_interface|Add0~23 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y41_N25
dffeas \inst2|master_interface|addr_counter[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[11] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N26
cycloneive_lcell_comb \inst2|master_interface|Add0~24 (
// Equation(s):
// \inst2|master_interface|Add0~24_combout  = (\inst2|master_interface|addr_counter [12] & (\inst2|master_interface|Add0~23  $ (GND))) # (!\inst2|master_interface|addr_counter [12] & (!\inst2|master_interface|Add0~23  & VCC))
// \inst2|master_interface|Add0~25  = CARRY((\inst2|master_interface|addr_counter [12] & !\inst2|master_interface|Add0~23 ))

	.dataa(\inst2|master_interface|addr_counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~23 ),
	.combout(\inst2|master_interface|Add0~24_combout ),
	.cout(\inst2|master_interface|Add0~25 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~24 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N24
cycloneive_lcell_comb \inst2|master_interface|addr_counter~0 (
// Equation(s):
// \inst2|master_interface|addr_counter~0_combout  = (!\inst2|master_interface|Equal0~9_combout  & \inst2|master_interface|Add0~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|Equal0~9_combout ),
	.datad(\inst2|master_interface|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|addr_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|addr_counter~0 .lut_mask = 16'h0F00;
defparam \inst2|master_interface|addr_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y41_N25
dffeas \inst2|master_interface|addr_counter[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[12] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N28
cycloneive_lcell_comb \inst2|master_interface|Add0~26 (
// Equation(s):
// \inst2|master_interface|Add0~26_combout  = (\inst2|master_interface|addr_counter [13] & (!\inst2|master_interface|Add0~25 )) # (!\inst2|master_interface|addr_counter [13] & ((\inst2|master_interface|Add0~25 ) # (GND)))
// \inst2|master_interface|Add0~27  = CARRY((!\inst2|master_interface|Add0~25 ) # (!\inst2|master_interface|addr_counter [13]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~25 ),
	.combout(\inst2|master_interface|Add0~26_combout ),
	.cout(\inst2|master_interface|Add0~27 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~26 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N26
cycloneive_lcell_comb \inst2|master_interface|addr_counter~1 (
// Equation(s):
// \inst2|master_interface|addr_counter~1_combout  = (!\inst2|master_interface|Equal0~9_combout  & \inst2|master_interface|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|Equal0~9_combout ),
	.datad(\inst2|master_interface|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|addr_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|addr_counter~1 .lut_mask = 16'h0F00;
defparam \inst2|master_interface|addr_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y41_N27
dffeas \inst2|master_interface|addr_counter[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[13] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N30
cycloneive_lcell_comb \inst2|master_interface|Add0~28 (
// Equation(s):
// \inst2|master_interface|Add0~28_combout  = (\inst2|master_interface|addr_counter [14] & (\inst2|master_interface|Add0~27  $ (GND))) # (!\inst2|master_interface|addr_counter [14] & (!\inst2|master_interface|Add0~27  & VCC))
// \inst2|master_interface|Add0~29  = CARRY((\inst2|master_interface|addr_counter [14] & !\inst2|master_interface|Add0~27 ))

	.dataa(\inst2|master_interface|addr_counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~27 ),
	.combout(\inst2|master_interface|Add0~28_combout ),
	.cout(\inst2|master_interface|Add0~29 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~28 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y41_N31
dffeas \inst2|master_interface|addr_counter[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~28_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[14] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N0
cycloneive_lcell_comb \inst2|master_interface|Add0~30 (
// Equation(s):
// \inst2|master_interface|Add0~30_combout  = (\inst2|master_interface|addr_counter [15] & (!\inst2|master_interface|Add0~29 )) # (!\inst2|master_interface|addr_counter [15] & ((\inst2|master_interface|Add0~29 ) # (GND)))
// \inst2|master_interface|Add0~31  = CARRY((!\inst2|master_interface|Add0~29 ) # (!\inst2|master_interface|addr_counter [15]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~29 ),
	.combout(\inst2|master_interface|Add0~30_combout ),
	.cout(\inst2|master_interface|Add0~31 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~30 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N6
cycloneive_lcell_comb \inst2|master_interface|addr_counter~2 (
// Equation(s):
// \inst2|master_interface|addr_counter~2_combout  = (\inst2|master_interface|Add0~30_combout  & !\inst2|master_interface|Equal0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|Add0~30_combout ),
	.datad(\inst2|master_interface|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|addr_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|addr_counter~2 .lut_mask = 16'h00F0;
defparam \inst2|master_interface|addr_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y40_N7
dffeas \inst2|master_interface|addr_counter[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[15] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N2
cycloneive_lcell_comb \inst2|master_interface|Add0~32 (
// Equation(s):
// \inst2|master_interface|Add0~32_combout  = (\inst2|master_interface|addr_counter [16] & (\inst2|master_interface|Add0~31  $ (GND))) # (!\inst2|master_interface|addr_counter [16] & (!\inst2|master_interface|Add0~31  & VCC))
// \inst2|master_interface|Add0~33  = CARRY((\inst2|master_interface|addr_counter [16] & !\inst2|master_interface|Add0~31 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~31 ),
	.combout(\inst2|master_interface|Add0~32_combout ),
	.cout(\inst2|master_interface|Add0~33 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~32 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y40_N3
dffeas \inst2|master_interface|addr_counter[16] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[16] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N4
cycloneive_lcell_comb \inst2|master_interface|Add0~34 (
// Equation(s):
// \inst2|master_interface|Add0~34_combout  = (\inst2|master_interface|addr_counter [17] & (!\inst2|master_interface|Add0~33 )) # (!\inst2|master_interface|addr_counter [17] & ((\inst2|master_interface|Add0~33 ) # (GND)))
// \inst2|master_interface|Add0~35  = CARRY((!\inst2|master_interface|Add0~33 ) # (!\inst2|master_interface|addr_counter [17]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~33 ),
	.combout(\inst2|master_interface|Add0~34_combout ),
	.cout(\inst2|master_interface|Add0~35 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~34 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y40_N5
dffeas \inst2|master_interface|addr_counter[17] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[17] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N8
cycloneive_lcell_comb \inst2|master_interface|Equal0~3 (
// Equation(s):
// \inst2|master_interface|Equal0~3_combout  = (\inst2|master_interface|addr_counter [15] & (!\inst2|master_interface|addr_counter [16] & (!\inst2|master_interface|addr_counter [17] & !\inst2|master_interface|addr_counter [14])))

	.dataa(\inst2|master_interface|addr_counter [15]),
	.datab(\inst2|master_interface|addr_counter [16]),
	.datac(\inst2|master_interface|addr_counter [17]),
	.datad(\inst2|master_interface|addr_counter [14]),
	.cin(gnd),
	.combout(\inst2|master_interface|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Equal0~3 .lut_mask = 16'h0002;
defparam \inst2|master_interface|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N24
cycloneive_lcell_comb \inst2|master_interface|Equal0~2 (
// Equation(s):
// \inst2|master_interface|Equal0~2_combout  = (\inst2|master_interface|addr_counter [18] & (!\inst2|master_interface|addr_counter [21] & (!\inst2|master_interface|addr_counter [19] & !\inst2|master_interface|addr_counter [20])))

	.dataa(\inst2|master_interface|addr_counter [18]),
	.datab(\inst2|master_interface|addr_counter [21]),
	.datac(\inst2|master_interface|addr_counter [19]),
	.datad(\inst2|master_interface|addr_counter [20]),
	.cin(gnd),
	.combout(\inst2|master_interface|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Equal0~2 .lut_mask = 16'h0002;
defparam \inst2|master_interface|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N26
cycloneive_lcell_comb \inst2|master_interface|Equal0~4 (
// Equation(s):
// \inst2|master_interface|Equal0~4_combout  = (\inst2|master_interface|Equal0~0_combout  & (\inst2|master_interface|Equal0~1_combout  & (\inst2|master_interface|Equal0~3_combout  & \inst2|master_interface|Equal0~2_combout )))

	.dataa(\inst2|master_interface|Equal0~0_combout ),
	.datab(\inst2|master_interface|Equal0~1_combout ),
	.datac(\inst2|master_interface|Equal0~3_combout ),
	.datad(\inst2|master_interface|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Equal0~4 .lut_mask = 16'h8000;
defparam \inst2|master_interface|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N0
cycloneive_lcell_comb \inst2|master_interface|Equal0~7 (
// Equation(s):
// \inst2|master_interface|Equal0~7_combout  = (\inst2|master_interface|addr_counter [2] & (\inst2|master_interface|addr_counter [4] & (\inst2|master_interface|addr_counter [3] & \inst2|master_interface|addr_counter [5])))

	.dataa(\inst2|master_interface|addr_counter [2]),
	.datab(\inst2|master_interface|addr_counter [4]),
	.datac(\inst2|master_interface|addr_counter [3]),
	.datad(\inst2|master_interface|addr_counter [5]),
	.cin(gnd),
	.combout(\inst2|master_interface|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Equal0~7 .lut_mask = 16'h8000;
defparam \inst2|master_interface|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N14
cycloneive_lcell_comb \inst2|master_interface|Equal0~8 (
// Equation(s):
// \inst2|master_interface|Equal0~8_combout  = (\inst2|master_interface|addr_counter [1] & (\inst2|master_interface|Equal0~7_combout  & \inst2|master_interface|addr_counter [0]))

	.dataa(\inst2|master_interface|addr_counter [1]),
	.datab(gnd),
	.datac(\inst2|master_interface|Equal0~7_combout ),
	.datad(\inst2|master_interface|addr_counter [0]),
	.cin(gnd),
	.combout(\inst2|master_interface|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Equal0~8 .lut_mask = 16'hA000;
defparam \inst2|master_interface|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N26
cycloneive_lcell_comb \inst2|master_interface|Equal0~5 (
// Equation(s):
// \inst2|master_interface|Equal0~5_combout  = (!\inst2|master_interface|addr_counter [12] & (\inst2|master_interface|addr_counter [10] & (\inst2|master_interface|addr_counter [13] & \inst2|master_interface|addr_counter [11])))

	.dataa(\inst2|master_interface|addr_counter [12]),
	.datab(\inst2|master_interface|addr_counter [10]),
	.datac(\inst2|master_interface|addr_counter [13]),
	.datad(\inst2|master_interface|addr_counter [11]),
	.cin(gnd),
	.combout(\inst2|master_interface|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Equal0~5 .lut_mask = 16'h4000;
defparam \inst2|master_interface|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N20
cycloneive_lcell_comb \inst2|master_interface|Equal0~6 (
// Equation(s):
// \inst2|master_interface|Equal0~6_combout  = (\inst2|master_interface|addr_counter [9] & (\inst2|master_interface|addr_counter [8] & (\inst2|master_interface|addr_counter [6] & \inst2|master_interface|addr_counter [7])))

	.dataa(\inst2|master_interface|addr_counter [9]),
	.datab(\inst2|master_interface|addr_counter [8]),
	.datac(\inst2|master_interface|addr_counter [6]),
	.datad(\inst2|master_interface|addr_counter [7]),
	.cin(gnd),
	.combout(\inst2|master_interface|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Equal0~6 .lut_mask = 16'h8000;
defparam \inst2|master_interface|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N8
cycloneive_lcell_comb \inst2|master_interface|Equal0~9 (
// Equation(s):
// \inst2|master_interface|Equal0~9_combout  = (\inst2|master_interface|Equal0~4_combout  & (\inst2|master_interface|Equal0~8_combout  & (\inst2|master_interface|Equal0~5_combout  & \inst2|master_interface|Equal0~6_combout )))

	.dataa(\inst2|master_interface|Equal0~4_combout ),
	.datab(\inst2|master_interface|Equal0~8_combout ),
	.datac(\inst2|master_interface|Equal0~5_combout ),
	.datad(\inst2|master_interface|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Equal0~9 .lut_mask = 16'h8000;
defparam \inst2|master_interface|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N6
cycloneive_lcell_comb \inst2|master_interface|Add0~36 (
// Equation(s):
// \inst2|master_interface|Add0~36_combout  = (\inst2|master_interface|addr_counter [18] & (\inst2|master_interface|Add0~35  $ (GND))) # (!\inst2|master_interface|addr_counter [18] & (!\inst2|master_interface|Add0~35  & VCC))
// \inst2|master_interface|Add0~37  = CARRY((\inst2|master_interface|addr_counter [18] & !\inst2|master_interface|Add0~35 ))

	.dataa(\inst2|master_interface|addr_counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~35 ),
	.combout(\inst2|master_interface|Add0~36_combout ),
	.cout(\inst2|master_interface|Add0~37 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~36 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N4
cycloneive_lcell_comb \inst2|master_interface|addr_counter~3 (
// Equation(s):
// \inst2|master_interface|addr_counter~3_combout  = (!\inst2|master_interface|Equal0~9_combout  & \inst2|master_interface|Add0~36_combout )

	.dataa(gnd),
	.datab(\inst2|master_interface|Equal0~9_combout ),
	.datac(\inst2|master_interface|Add0~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|master_interface|addr_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|addr_counter~3 .lut_mask = 16'h3030;
defparam \inst2|master_interface|addr_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y41_N5
dffeas \inst2|master_interface|addr_counter[18] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[18] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N8
cycloneive_lcell_comb \inst2|master_interface|Add0~38 (
// Equation(s):
// \inst2|master_interface|Add0~38_combout  = (\inst2|master_interface|addr_counter [19] & (!\inst2|master_interface|Add0~37 )) # (!\inst2|master_interface|addr_counter [19] & ((\inst2|master_interface|Add0~37 ) # (GND)))
// \inst2|master_interface|Add0~39  = CARRY((!\inst2|master_interface|Add0~37 ) # (!\inst2|master_interface|addr_counter [19]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~37 ),
	.combout(\inst2|master_interface|Add0~38_combout ),
	.cout(\inst2|master_interface|Add0~39 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~38 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y40_N9
dffeas \inst2|master_interface|addr_counter[19] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~38_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[19] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N10
cycloneive_lcell_comb \inst2|master_interface|Add0~40 (
// Equation(s):
// \inst2|master_interface|Add0~40_combout  = (\inst2|master_interface|addr_counter [20] & (\inst2|master_interface|Add0~39  $ (GND))) # (!\inst2|master_interface|addr_counter [20] & (!\inst2|master_interface|Add0~39  & VCC))
// \inst2|master_interface|Add0~41  = CARRY((\inst2|master_interface|addr_counter [20] & !\inst2|master_interface|Add0~39 ))

	.dataa(\inst2|master_interface|addr_counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~39 ),
	.combout(\inst2|master_interface|Add0~40_combout ),
	.cout(\inst2|master_interface|Add0~41 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~40 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y40_N11
dffeas \inst2|master_interface|addr_counter[20] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~40_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[20] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N12
cycloneive_lcell_comb \inst2|master_interface|Add0~42 (
// Equation(s):
// \inst2|master_interface|Add0~42_combout  = (\inst2|master_interface|addr_counter [21] & (!\inst2|master_interface|Add0~41 )) # (!\inst2|master_interface|addr_counter [21] & ((\inst2|master_interface|Add0~41 ) # (GND)))
// \inst2|master_interface|Add0~43  = CARRY((!\inst2|master_interface|Add0~41 ) # (!\inst2|master_interface|addr_counter [21]))

	.dataa(\inst2|master_interface|addr_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add0~41 ),
	.combout(\inst2|master_interface|Add0~42_combout ),
	.cout(\inst2|master_interface|Add0~43 ));
// synopsys translate_off
defparam \inst2|master_interface|Add0~42 .lut_mask = 16'h5A5F;
defparam \inst2|master_interface|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y40_N13
dffeas \inst2|master_interface|addr_counter[21] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~42_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[21] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y40_N15
dffeas \inst2|master_interface|addr_counter[22] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add0~44_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[22] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N12
cycloneive_lcell_comb \inst2|master_interface|address[22]~feeder (
// Equation(s):
// \inst2|master_interface|address[22]~feeder_combout  = \inst2|master_interface|addr_counter [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [22]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[22]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y40_N13
dffeas \inst2|master_interface|address[22] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[22] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N16
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q  $ (((\inst2|master_interface|read~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1])))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datab(\inst2|master_interface|read~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0 .lut_mask = 16'h3CB4;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N17
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N12
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout  = (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q  & (\inst2|master_interface|read~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q ),
	.datac(\inst2|master_interface|read~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0 .lut_mask = 16'h3010;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y40_N27
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[56] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[56] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N24
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[56]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[56]~feeder_combout  = \inst2|master_interface|address [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [22]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[56]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N26
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q  & (\inst2|master_interface|read~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q ),
	.datac(\inst2|master_interface|read~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0 .lut_mask = 16'hC040;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N25
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[56] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[56] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N2
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[56]~10 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[56]~10_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [56]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [56]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [56]),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [56]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[56]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[56]~10 .lut_mask = 16'hEE44;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[56]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N30
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[23]~0 (
// Equation(s):
// \inst2|sdram_controller|active_addr[23]~0_combout  = (!\inst2|sdram_controller|m_state.000000001~q  & (((!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0] & 
// !\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1])) # (!\inst2|sdram_controller|init_done~q )))

	.dataa(\inst2|sdram_controller|init_done~q ),
	.datab(\inst2|sdram_controller|m_state.000000001~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[23]~0 .lut_mask = 16'h1113;
defparam \inst2|sdram_controller|active_addr[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N28
cycloneive_lcell_comb \inst2|sdram_controller|Selector32~0 (
// Equation(s):
// \inst2|sdram_controller|Selector32~0_combout  = (!\inst2|sdram_controller|refresh_request~q  & ((\inst2|sdram_controller|m_state.000001000~q ) # ((!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1] & 
// !\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datab(\inst2|sdram_controller|refresh_request~q ),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector32~0 .lut_mask = 16'h3031;
defparam \inst2|sdram_controller|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N20
cycloneive_lcell_comb \inst2|sdram_controller|Selector32~1 (
// Equation(s):
// \inst2|sdram_controller|Selector32~1_combout  = (\inst2|sdram_controller|pending~combout  & (((\inst2|sdram_controller|m_state.100000000~q  & \inst2|sdram_controller|Selector32~0_combout )))) # (!\inst2|sdram_controller|pending~combout  & 
// ((\inst2|sdram_controller|m_state.000001000~q ) # ((\inst2|sdram_controller|m_state.100000000~q  & \inst2|sdram_controller|Selector32~0_combout ))))

	.dataa(\inst2|sdram_controller|pending~combout ),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|m_state.100000000~q ),
	.datad(\inst2|sdram_controller|Selector32~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector32~1 .lut_mask = 16'hF444;
defparam \inst2|sdram_controller|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y37_N21
dffeas \inst2|sdram_controller|m_state.100000000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector32~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.100000000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.100000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N14
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[23]~1 (
// Equation(s):
// \inst2|sdram_controller|active_addr[23]~1_combout  = (\inst2|sdram_controller|refresh_request~q ) # ((!\inst2|sdram_controller|m_state.000001000~q  & (\inst2|sdram_controller|m_state.000000001~q  & !\inst2|sdram_controller|m_state.100000000~q )))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|m_state.000000001~q ),
	.datad(\inst2|sdram_controller|m_state.100000000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[23]~1 .lut_mask = 16'hAABA;
defparam \inst2|sdram_controller|active_addr[23]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N6
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[23]~2 (
// Equation(s):
// \inst2|sdram_controller|active_addr[23]~2_combout  = (\inst2|sdram_controller|active_addr[23]~0_combout ) # ((\inst2|sdram_controller|active_addr[23]~1_combout ) # (!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ))

	.dataa(\inst2|sdram_controller|active_addr[23]~0_combout ),
	.datab(\inst2|sdram_controller|active_addr[23]~1_combout ),
	.datac(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[23]~2 .lut_mask = 16'hEFEF;
defparam \inst2|sdram_controller|active_addr[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N0
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[23]~3 (
// Equation(s):
// \inst2|sdram_controller|active_addr[23]~3_combout  = (!\inst2|sdram_controller|active_addr[23]~2_combout  & ((\inst2|sdram_controller|pending~combout ) # ((!\inst2|sdram_controller|m_state.000000001~q  & !\inst2|sdram_controller|m_state.100000000~q ))))

	.dataa(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.datab(\inst2|sdram_controller|m_state.000000001~q ),
	.datac(\inst2|sdram_controller|pending~combout ),
	.datad(\inst2|sdram_controller|m_state.100000000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[23]~3 .lut_mask = 16'h5051;
defparam \inst2|sdram_controller|active_addr[23]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y38_N3
dffeas \inst2|sdram_controller|active_addr[20] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[56]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[20] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y42_N17
dffeas \inst2|master_interface|address[21] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|addr_counter [21]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[21] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N8
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[55]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[55]~feeder_combout  = \inst2|master_interface|address [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [21]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[55]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y40_N9
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[55] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[55] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N12
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[55]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[55]~feeder_combout  = \inst2|master_interface|address [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [21]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[55]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y42_N13
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[55] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[55] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N8
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[55]~9 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[55]~9_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [55]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [55]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [55]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [55]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[55]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[55]~9 .lut_mask = 16'hE4E4;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[55]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y38_N9
dffeas \inst2|sdram_controller|active_addr[19] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[55]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[19] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N12
cycloneive_lcell_comb \inst2|sdram_controller|pending~7 (
// Equation(s):
// \inst2|sdram_controller|pending~7_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[56]~10_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[55]~9_combout  $ 
// (\inst2|sdram_controller|active_addr [19])) # (!\inst2|sdram_controller|active_addr [20]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[56]~10_combout  & ((\inst2|sdram_controller|active_addr [20]) # 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[55]~9_combout  $ (\inst2|sdram_controller|active_addr [19]))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[56]~10_combout ),
	.datab(\inst2|sdram_controller|active_addr [20]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[55]~9_combout ),
	.datad(\inst2|sdram_controller|active_addr [19]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~7 .lut_mask = 16'h6FF6;
defparam \inst2|sdram_controller|pending~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y40_N17
dffeas \inst2|master_interface|address[24] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|addr_counter [24]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[24] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N0
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[58]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[58]~feeder_combout  = \inst2|master_interface|address [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [24]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[58]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N1
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[58] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[58] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y39_N1
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[58] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[58] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N22
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[58]~13 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[58]~13_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [58])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [58])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [58]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [58]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[58]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[58]~13 .lut_mask = 16'hF5A0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[58]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y39_N23
dffeas \inst2|sdram_controller|active_addr[22] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[58]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[22] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N30
cycloneive_lcell_comb \inst2|master_interface|address[23]~feeder (
// Equation(s):
// \inst2|master_interface|address[23]~feeder_combout  = \inst2|master_interface|addr_counter [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [23]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[23]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y40_N31
dffeas \inst2|master_interface|address[23] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[23] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y40_N1
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[57] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[57] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y39_N13
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[57] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[57] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N18
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[57]~12 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[57]~12_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [57])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [57])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [57]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [57]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[57]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[57]~12 .lut_mask = 16'hF5A0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[57]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y39_N19
dffeas \inst2|sdram_controller|active_addr[21] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[57]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[21] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N10
cycloneive_lcell_comb \inst2|sdram_controller|pending~9 (
// Equation(s):
// \inst2|sdram_controller|pending~9_combout  = (\inst2|sdram_controller|active_addr [22] & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[57]~12_combout  $ (\inst2|sdram_controller|active_addr [21])) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[58]~13_combout ))) # (!\inst2|sdram_controller|active_addr [22] & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[58]~13_combout 
// ) # (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[57]~12_combout  $ (\inst2|sdram_controller|active_addr [21]))))

	.dataa(\inst2|sdram_controller|active_addr [22]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[57]~12_combout ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[58]~13_combout ),
	.datad(\inst2|sdram_controller|active_addr [21]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~9 .lut_mask = 16'h7BDE;
defparam \inst2|sdram_controller|pending~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y40_N27
dffeas \inst2|master_interface|address[25] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|addr_counter [25]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[25] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y39_N31
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y40_N19
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N20
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[59]~14 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[59]~14_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [59]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [59]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [59]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [59]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[59]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[59]~14 .lut_mask = 16'hFA50;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[59]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y39_N21
dffeas \inst2|sdram_controller|active_addr[23] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[59]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[23] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N16
cycloneive_lcell_comb \inst2|sdram_controller|active_cs_n~0 (
// Equation(s):
// \inst2|sdram_controller|active_cs_n~0_combout  = (\inst2|sdram_controller|init_done~q  & (!\inst2|sdram_controller|m_state.000000001~q  & \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ))

	.dataa(\inst2|sdram_controller|init_done~q ),
	.datab(\inst2|sdram_controller|m_state.000000001~q ),
	.datac(gnd),
	.datad(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_cs_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_cs_n~0 .lut_mask = 16'h2200;
defparam \inst2|sdram_controller|active_cs_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N0
cycloneive_lcell_comb \inst2|sdram_controller|active_cs_n~1 (
// Equation(s):
// \inst2|sdram_controller|active_cs_n~1_combout  = (\inst2|sdram_controller|active_cs_n~0_combout  & ((\inst2|sdram_controller|refresh_request~q ) # ((!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout  & 
// \inst2|sdram_controller|active_cs_n~q )))) # (!\inst2|sdram_controller|active_cs_n~0_combout  & (((\inst2|sdram_controller|active_cs_n~q ))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datab(\inst2|sdram_controller|refresh_request~q ),
	.datac(\inst2|sdram_controller|active_cs_n~q ),
	.datad(\inst2|sdram_controller|active_cs_n~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_cs_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_cs_n~1 .lut_mask = 16'hDCF0;
defparam \inst2|sdram_controller|active_cs_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N1
dffeas \inst2|sdram_controller|active_cs_n (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|active_cs_n~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_cs_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_cs_n .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_cs_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N16
cycloneive_lcell_comb \inst2|sdram_controller|pending~10 (
// Equation(s):
// \inst2|sdram_controller|pending~10_combout  = (\inst2|sdram_controller|pending~9_combout ) # ((\inst2|sdram_controller|active_cs_n~q ) # (\inst2|sdram_controller|active_addr [23] $ 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[59]~14_combout )))

	.dataa(\inst2|sdram_controller|pending~9_combout ),
	.datab(\inst2|sdram_controller|active_addr [23]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[59]~14_combout ),
	.datad(\inst2|sdram_controller|active_cs_n~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~10 .lut_mask = 16'hFFBE;
defparam \inst2|sdram_controller|pending~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N30
cycloneive_lcell_comb \inst2|master_interface|address[20]~feeder (
// Equation(s):
// \inst2|master_interface|address[20]~feeder_combout  = \inst2|master_interface|addr_counter [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [20]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[20]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y42_N31
dffeas \inst2|master_interface|address[20] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[20] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y42_N11
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[54] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[54] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N11
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[54] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[54] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N10
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[54]~8 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[54]~8_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [54])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [54])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [54]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [54]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[54]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[54]~8 .lut_mask = 16'hB8B8;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[54]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y42_N3
dffeas \inst2|master_interface|address[19] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|addr_counter [19]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[19] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N22
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[53]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[53]~feeder_combout  = \inst2|master_interface|address [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [19]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[53]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y42_N23
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[53] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[53] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N23
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[53] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[53] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N20
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[53]~11 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[53]~11_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [53])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [53])))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [53]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [53]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[53]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[53]~11 .lut_mask = 16'hF3C0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[53]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y39_N21
dffeas \inst2|sdram_controller|active_addr[17] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[53]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[17] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N0
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[18]~feeder (
// Equation(s):
// \inst2|sdram_controller|active_addr[18]~feeder_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[54]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[54]~8_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[18]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|active_addr[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y39_N1
dffeas \inst2|sdram_controller|active_addr[18] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|active_addr[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[18] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N4
cycloneive_lcell_comb \inst2|sdram_controller|pending~11 (
// Equation(s):
// \inst2|sdram_controller|pending~11_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[54]~8_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[53]~11_combout  $ 
// (\inst2|sdram_controller|active_addr [17])) # (!\inst2|sdram_controller|active_addr [18]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[54]~8_combout  & ((\inst2|sdram_controller|active_addr [18]) # 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[53]~11_combout  $ (\inst2|sdram_controller|active_addr [17]))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[54]~8_combout ),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[53]~11_combout ),
	.datac(\inst2|sdram_controller|active_addr [17]),
	.datad(\inst2|sdram_controller|active_addr [18]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~11 .lut_mask = 16'h7DBE;
defparam \inst2|sdram_controller|pending~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N1
dffeas \inst2|master_interface|address[17] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|addr_counter [17]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[17] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N0
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[51]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[51]~feeder_combout  = \inst2|master_interface|address [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [17]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[51]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y39_N1
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[51] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[51] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N28
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[51]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[51]~feeder_combout  = \inst2|master_interface|address [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [17]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[51]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N29
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[51] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[51] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N22
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[51]~6 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[51]~6_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [51]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [51]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [51]),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [51]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[51]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[51]~6 .lut_mask = 16'hEE44;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[51]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y39_N23
dffeas \inst2|sdram_controller|active_addr[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[51]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[15] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y42_N21
dffeas \inst2|master_interface|address[18] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|addr_counter [18]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[18] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N20
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[52]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[52]~feeder_combout  = \inst2|master_interface|address [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [18]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[52]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y39_N21
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[52] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[52] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N8
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[52]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[52]~feeder_combout  = \inst2|master_interface|address [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [18]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[52]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y42_N9
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[52] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[52] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N10
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[52]~7 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[52]~7_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [52]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [52]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [52]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [52]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[52]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[52]~7 .lut_mask = 16'hE4E4;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[52]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y39_N11
dffeas \inst2|sdram_controller|active_addr[16] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[52]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[16] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N30
cycloneive_lcell_comb \inst2|sdram_controller|pending~5 (
// Equation(s):
// \inst2|sdram_controller|pending~5_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[51]~6_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[52]~7_combout  $ 
// (\inst2|sdram_controller|active_addr [16])) # (!\inst2|sdram_controller|active_addr [15]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[51]~6_combout  & ((\inst2|sdram_controller|active_addr [15]) # 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[52]~7_combout  $ (\inst2|sdram_controller|active_addr [16]))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[51]~6_combout ),
	.datab(\inst2|sdram_controller|active_addr [15]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[52]~7_combout ),
	.datad(\inst2|sdram_controller|active_addr [16]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~5 .lut_mask = 16'h6FF6;
defparam \inst2|sdram_controller|pending~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N20
cycloneive_lcell_comb \inst2|master_interface|address[15]~feeder (
// Equation(s):
// \inst2|master_interface|address[15]~feeder_combout  = \inst2|master_interface|addr_counter [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [15]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[15]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N21
dffeas \inst2|master_interface|address[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[15] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N26
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[49]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[49]~feeder_combout  = \inst2|master_interface|address [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [15]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[49]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N27
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[49] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[49] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y41_N3
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[49] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[49] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N12
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[49]~4 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[49]~4_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [49])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [49])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [49]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [49]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[49]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[49]~4 .lut_mask = 16'hF5A0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[49]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y37_N13
dffeas \inst2|sdram_controller|active_addr[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[49]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[13] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N30
cycloneive_lcell_comb \inst2|master_interface|address[16]~feeder (
// Equation(s):
// \inst2|master_interface|address[16]~feeder_combout  = \inst2|master_interface|addr_counter [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [16]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[16]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N31
dffeas \inst2|master_interface|address[16] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[16] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y41_N29
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[50] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[50] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N24
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[50]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[50]~feeder_combout  = \inst2|master_interface|address [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [16]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[50]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N25
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[50] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[50] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N22
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[50]~5 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[50]~5_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [50]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [50]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [50]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [50]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[50]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[50]~5 .lut_mask = 16'hFA50;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[50]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y37_N23
dffeas \inst2|sdram_controller|active_addr[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[50]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[14] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N24
cycloneive_lcell_comb \inst2|sdram_controller|pending~4 (
// Equation(s):
// \inst2|sdram_controller|pending~4_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[49]~4_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[50]~5_combout  $ 
// (\inst2|sdram_controller|active_addr [14])) # (!\inst2|sdram_controller|active_addr [13]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[49]~4_combout  & ((\inst2|sdram_controller|active_addr [13]) # 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[50]~5_combout  $ (\inst2|sdram_controller|active_addr [14]))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[49]~4_combout ),
	.datab(\inst2|sdram_controller|active_addr [13]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[50]~5_combout ),
	.datad(\inst2|sdram_controller|active_addr [14]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~4 .lut_mask = 16'h6FF6;
defparam \inst2|sdram_controller|pending~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N16
cycloneive_lcell_comb \inst2|master_interface|address[26]~feeder (
// Equation(s):
// \inst2|master_interface|address[26]~feeder_combout  = \inst2|master_interface|addr_counter [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [26]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[26]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N17
dffeas \inst2|master_interface|address[26] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[26] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y41_N1
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[60] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[60] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N24
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[60]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[60]~feeder_combout  = \inst2|master_interface|address [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [26]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[60]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N25
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[60] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[60] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N28
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[60]~1 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[60]~1_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [60]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [60]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [60]),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [60]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[60]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[60]~1 .lut_mask = 16'hF0AA;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[60]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y39_N29
dffeas \inst2|sdram_controller|active_addr[24] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[60]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[24] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y41_N1
dffeas \inst2|master_interface|address[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|addr_counter [12]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[12] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y39_N3
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[46] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[46] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N16
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[46]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[46]~feeder_combout  = \inst2|master_interface|address [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [12]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[46]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N17
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[46] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[46] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N2
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[46]~0 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[46]~0_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [46]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [46]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [46]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [46]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[46]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[46]~0 .lut_mask = 16'hFA50;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[46]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y39_N25
dffeas \inst2|sdram_controller|active_addr[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[46]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[10] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N24
cycloneive_lcell_comb \inst2|sdram_controller|pending~2 (
// Equation(s):
// \inst2|sdram_controller|pending~2_combout  = (\inst2|sdram_controller|active_addr [24] & ((\inst2|sdram_controller|active_addr [10] $ (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[46]~0_combout )) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[60]~1_combout ))) # (!\inst2|sdram_controller|active_addr [24] & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[60]~1_combout ) 
// # (\inst2|sdram_controller|active_addr [10] $ (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[46]~0_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [24]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[60]~1_combout ),
	.datac(\inst2|sdram_controller|active_addr [10]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[46]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~2 .lut_mask = 16'h6FF6;
defparam \inst2|sdram_controller|pending~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N2
cycloneive_lcell_comb \inst2|master_interface|address[14]~feeder (
// Equation(s):
// \inst2|master_interface|address[14]~feeder_combout  = \inst2|master_interface|addr_counter [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [14]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[14]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N3
dffeas \inst2|master_interface|address[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[14] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N14
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[48]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[48]~feeder_combout  = \inst2|master_interface|address [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [14]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[48]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y39_N15
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[48] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[48] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y40_N1
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[48] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[48] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N28
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[48]~3 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[48]~3_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [48]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [48]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [48]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [48]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[48]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[48]~3 .lut_mask = 16'hFA50;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[48]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y39_N29
dffeas \inst2|sdram_controller|active_addr[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[48]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[12] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y41_N11
dffeas \inst2|master_interface|address[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|addr_counter [13]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[13] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N26
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[47]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[47]~feeder_combout  = \inst2|master_interface|address [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [13]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[47]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y39_N27
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[47] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[47] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N2
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[47]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[47]~feeder_combout  = \inst2|master_interface|address [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [13]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[47]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N3
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[47] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[47] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N8
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[47]~2 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[47]~2_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [47]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [47]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [47]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [47]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[47]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[47]~2 .lut_mask = 16'hFA50;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[47]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y39_N9
dffeas \inst2|sdram_controller|active_addr[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[47]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[11] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N24
cycloneive_lcell_comb \inst2|sdram_controller|pending~3 (
// Equation(s):
// \inst2|sdram_controller|pending~3_combout  = (\inst2|sdram_controller|active_addr [12] & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[47]~2_combout  $ (\inst2|sdram_controller|active_addr [11])) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[48]~3_combout ))) # (!\inst2|sdram_controller|active_addr [12] & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[48]~3_combout ) 
// # (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[47]~2_combout  $ (\inst2|sdram_controller|active_addr [11]))))

	.dataa(\inst2|sdram_controller|active_addr [12]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[48]~3_combout ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[47]~2_combout ),
	.datad(\inst2|sdram_controller|active_addr [11]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~3 .lut_mask = 16'h6FF6;
defparam \inst2|sdram_controller|pending~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N8
cycloneive_lcell_comb \inst2|sdram_controller|pending~6 (
// Equation(s):
// \inst2|sdram_controller|pending~6_combout  = (\inst2|sdram_controller|pending~5_combout ) # ((\inst2|sdram_controller|pending~4_combout ) # ((\inst2|sdram_controller|pending~2_combout ) # (\inst2|sdram_controller|pending~3_combout )))

	.dataa(\inst2|sdram_controller|pending~5_combout ),
	.datab(\inst2|sdram_controller|pending~4_combout ),
	.datac(\inst2|sdram_controller|pending~2_combout ),
	.datad(\inst2|sdram_controller|pending~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~6 .lut_mask = 16'hFFFE;
defparam \inst2|sdram_controller|pending~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N6
cycloneive_lcell_comb \inst2|sdram_controller|pending~12 (
// Equation(s):
// \inst2|sdram_controller|pending~12_combout  = (\inst2|sdram_controller|pending~7_combout ) # ((\inst2|sdram_controller|pending~10_combout ) # ((\inst2|sdram_controller|pending~11_combout ) # (\inst2|sdram_controller|pending~6_combout )))

	.dataa(\inst2|sdram_controller|pending~7_combout ),
	.datab(\inst2|sdram_controller|pending~10_combout ),
	.datac(\inst2|sdram_controller|pending~11_combout ),
	.datad(\inst2|sdram_controller|pending~6_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~12 .lut_mask = 16'hFFFE;
defparam \inst2|sdram_controller|pending~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N4
cycloneive_lcell_comb \inst2|sdram_controller|Selector29~0 (
// Equation(s):
// \inst2|sdram_controller|Selector29~0_combout  = (\inst2|sdram_controller|m_state.100000000~q  & (!\inst2|sdram_controller|refresh_request~q  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]) # 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]))))

	.dataa(\inst2|sdram_controller|m_state.100000000~q ),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datac(\inst2|sdram_controller|refresh_request~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector29~0 .lut_mask = 16'h0A08;
defparam \inst2|sdram_controller|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N0
cycloneive_lcell_comb \inst2|sdram_controller|Selector27~3 (
// Equation(s):
// \inst2|sdram_controller|Selector27~3_combout  = (\inst2|sdram_controller|refresh_request~q  & (((\inst2|sdram_controller|pending~12_combout ) # (!\inst2|sdram_controller|Selector29~0_combout )))) # (!\inst2|sdram_controller|refresh_request~q  & 
// (!\inst2|sdram_controller|Selector27~2_combout  & ((\inst2|sdram_controller|pending~12_combout ) # (!\inst2|sdram_controller|Selector29~0_combout ))))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|Selector27~2_combout ),
	.datac(\inst2|sdram_controller|pending~12_combout ),
	.datad(\inst2|sdram_controller|Selector29~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector27~3 .lut_mask = 16'hB0BB;
defparam \inst2|sdram_controller|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N26
cycloneive_lcell_comb \inst2|sdram_controller|Selector41~6 (
// Equation(s):
// \inst2|sdram_controller|Selector41~6_combout  = (!\inst2|sdram_controller|refresh_request~q  & (\inst2|sdram_controller|Selector41~4_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]) # 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datab(\inst2|sdram_controller|refresh_request~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.datad(\inst2|sdram_controller|Selector41~4_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector41~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector41~6 .lut_mask = 16'h3200;
defparam \inst2|sdram_controller|Selector41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N27
dffeas \inst2|sdram_controller|m_state.000000010 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector41~6_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.000000010 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.000000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N14
cycloneive_lcell_comb \inst2|sdram_controller|m_next~20 (
// Equation(s):
// \inst2|sdram_controller|m_next~20_combout  = (\inst2|sdram_controller|refresh_request~q ) # ((\inst2|sdram_controller|pending~12_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]) # 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]))))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datac(\inst2|sdram_controller|pending~12_combout ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|m_next~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|m_next~20 .lut_mask = 16'hFAEA;
defparam \inst2|sdram_controller|m_next~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N8
cycloneive_lcell_comb \inst2|sdram_controller|Selector34~0 (
// Equation(s):
// \inst2|sdram_controller|Selector34~0_combout  = (!\inst2|sdram_controller|m_state.010000000~q  & ((!\inst2|sdram_controller|m_state.100000000~q ) # (!\inst2|sdram_controller|m_next~20_combout )))

	.dataa(\inst2|sdram_controller|m_state.010000000~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|m_next~20_combout ),
	.datad(\inst2|sdram_controller|m_state.100000000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector34~0 .lut_mask = 16'h0555;
defparam \inst2|sdram_controller|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N30
cycloneive_lcell_comb \inst2|sdram_controller|Selector34~1 (
// Equation(s):
// \inst2|sdram_controller|Selector34~1_combout  = (\inst2|sdram_controller|refresh_request~q  & (((!\inst2|sdram_controller|Selector27~2_combout  & \inst2|sdram_controller|m_state.000000001~q )))) # (!\inst2|sdram_controller|refresh_request~q  & 
// ((\inst2|sdram_controller|init_done~q ) # ((\inst2|sdram_controller|m_state.000000001~q ))))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|init_done~q ),
	.datac(\inst2|sdram_controller|Selector27~2_combout ),
	.datad(\inst2|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector34~1 .lut_mask = 16'h5F44;
defparam \inst2|sdram_controller|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N12
cycloneive_lcell_comb \inst2|sdram_controller|Selector34~2 (
// Equation(s):
// \inst2|sdram_controller|Selector34~2_combout  = (\inst2|sdram_controller|Selector34~0_combout  & ((\inst2|sdram_controller|m_state.000000010~q ) # ((\inst2|sdram_controller|m_next.000001000~q  & \inst2|sdram_controller|Selector34~1_combout ))))

	.dataa(\inst2|sdram_controller|m_state.000000010~q ),
	.datab(\inst2|sdram_controller|Selector34~0_combout ),
	.datac(\inst2|sdram_controller|m_next.000001000~q ),
	.datad(\inst2|sdram_controller|Selector34~1_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector34~2 .lut_mask = 16'hC888;
defparam \inst2|sdram_controller|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N13
dffeas \inst2|sdram_controller|m_next.000001000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector34~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_next.000001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_next.000001000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_next.000001000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N10
cycloneive_lcell_comb \inst2|sdram_controller|Selector29~1 (
// Equation(s):
// \inst2|sdram_controller|Selector29~1_combout  = (\inst2|sdram_controller|pending~12_combout  & ((\inst2|sdram_controller|Selector29~0_combout ) # ((\inst2|sdram_controller|m_count [1] & \inst2|sdram_controller|m_state.000100000~q )))) # 
// (!\inst2|sdram_controller|pending~12_combout  & (\inst2|sdram_controller|m_count [1] & (\inst2|sdram_controller|m_state.000100000~q )))

	.dataa(\inst2|sdram_controller|pending~12_combout ),
	.datab(\inst2|sdram_controller|m_count [1]),
	.datac(\inst2|sdram_controller|m_state.000100000~q ),
	.datad(\inst2|sdram_controller|Selector29~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector29~1 .lut_mask = 16'hEAC0;
defparam \inst2|sdram_controller|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N11
dffeas \inst2|sdram_controller|m_state.000100000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.000100000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.000100000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.000100000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N18
cycloneive_lcell_comb \inst2|sdram_controller|Selector30~0 (
// Equation(s):
// \inst2|sdram_controller|Selector30~0_combout  = (\inst2|sdram_controller|m_state.000100000~q  & !\inst2|sdram_controller|m_count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|m_state.000100000~q ),
	.datad(\inst2|sdram_controller|m_count [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector30~0 .lut_mask = 16'h00F0;
defparam \inst2|sdram_controller|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N28
cycloneive_lcell_comb \inst2|sdram_controller|Selector30~1 (
// Equation(s):
// \inst2|sdram_controller|Selector30~1_combout  = (\inst2|sdram_controller|Selector30~0_combout ) # ((\inst2|sdram_controller|refresh_request~q  & (\inst2|sdram_controller|init_done~q  & !\inst2|sdram_controller|m_state.000000001~q )))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|init_done~q ),
	.datac(\inst2|sdram_controller|m_state.000000001~q ),
	.datad(\inst2|sdram_controller|Selector30~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector30~1 .lut_mask = 16'hFF08;
defparam \inst2|sdram_controller|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y37_N29
dffeas \inst2|sdram_controller|m_state.001000000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.001000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.001000000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.001000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N18
cycloneive_lcell_comb \inst2|sdram_controller|Selector31~0 (
// Equation(s):
// \inst2|sdram_controller|Selector31~0_combout  = (\inst2|sdram_controller|m_state.000000100~q  & !\inst2|sdram_controller|m_count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|m_state.000000100~q ),
	.datad(\inst2|sdram_controller|m_count [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector31~0 .lut_mask = 16'h00F0;
defparam \inst2|sdram_controller|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N22
cycloneive_lcell_comb \inst2|sdram_controller|Selector38~4 (
// Equation(s):
// \inst2|sdram_controller|Selector38~4_combout  = (!\inst2|sdram_controller|m_state.000000001~q  & ((!\inst2|sdram_controller|init_done~q ) # (!\inst2|sdram_controller|refresh_request~q )))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|init_done~q ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector38~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector38~4 .lut_mask = 16'h0077;
defparam \inst2|sdram_controller|Selector38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N2
cycloneive_lcell_comb \inst2|sdram_controller|Selector39~0 (
// Equation(s):
// \inst2|sdram_controller|Selector39~0_combout  = (\inst2|sdram_controller|m_state.001000000~q ) # ((\inst2|sdram_controller|Selector31~0_combout ) # ((\inst2|sdram_controller|Selector38~4_combout ) # (\inst2|sdram_controller|m_state.100000000~q )))

	.dataa(\inst2|sdram_controller|m_state.001000000~q ),
	.datab(\inst2|sdram_controller|Selector31~0_combout ),
	.datac(\inst2|sdram_controller|Selector38~4_combout ),
	.datad(\inst2|sdram_controller|m_state.100000000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector39~0 .lut_mask = 16'hFFFE;
defparam \inst2|sdram_controller|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N14
cycloneive_lcell_comb \inst2|sdram_controller|m_next~19 (
// Equation(s):
// \inst2|sdram_controller|m_next~19_combout  = (\inst2|sdram_controller|pending~combout  & \inst2|sdram_controller|refresh_request~q )

	.dataa(\inst2|sdram_controller|pending~combout ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|refresh_request~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|m_next~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|m_next~19 .lut_mask = 16'hA0A0;
defparam \inst2|sdram_controller|m_next~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N12
cycloneive_lcell_comb \inst2|sdram_controller|Selector39~1 (
// Equation(s):
// \inst2|sdram_controller|Selector39~1_combout  = (\inst2|sdram_controller|m_count [0] & ((\inst2|sdram_controller|Selector39~0_combout ) # ((!\inst2|sdram_controller|m_next~19_combout  & \inst2|sdram_controller|m_state.000001000~q ))))

	.dataa(\inst2|sdram_controller|m_count [0]),
	.datab(\inst2|sdram_controller|Selector39~0_combout ),
	.datac(\inst2|sdram_controller|m_next~19_combout ),
	.datad(\inst2|sdram_controller|m_state.000001000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector39~1 .lut_mask = 16'h8A88;
defparam \inst2|sdram_controller|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N14
cycloneive_lcell_comb \inst2|sdram_controller|Selector39~2 (
// Equation(s):
// \inst2|sdram_controller|Selector39~2_combout  = (!\inst2|sdram_controller|m_count [0] & (\inst2|sdram_controller|m_count [1] & ((\inst2|sdram_controller|m_state.000100000~q ) # (\inst2|sdram_controller|m_state.000000100~q ))))

	.dataa(\inst2|sdram_controller|m_state.000100000~q ),
	.datab(\inst2|sdram_controller|m_state.000000100~q ),
	.datac(\inst2|sdram_controller|m_count [0]),
	.datad(\inst2|sdram_controller|m_count [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector39~2 .lut_mask = 16'h0E00;
defparam \inst2|sdram_controller|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N26
cycloneive_lcell_comb \inst2|sdram_controller|Selector39~3 (
// Equation(s):
// \inst2|sdram_controller|Selector39~3_combout  = (\inst2|sdram_controller|Selector39~1_combout ) # (((\inst2|sdram_controller|Selector39~2_combout ) # (\inst2|sdram_controller|m_state.000000010~q )) # (!\inst2|sdram_controller|Selector34~0_combout ))

	.dataa(\inst2|sdram_controller|Selector39~1_combout ),
	.datab(\inst2|sdram_controller|Selector34~0_combout ),
	.datac(\inst2|sdram_controller|Selector39~2_combout ),
	.datad(\inst2|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector39~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector39~3 .lut_mask = 16'hFFFB;
defparam \inst2|sdram_controller|Selector39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y38_N27
dffeas \inst2|sdram_controller|m_count[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector39~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_count[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N20
cycloneive_lcell_comb \inst2|sdram_controller|Selector38~1 (
// Equation(s):
// \inst2|sdram_controller|Selector38~1_combout  = (\inst2|sdram_controller|m_count [0] & (\inst2|sdram_controller|m_count [1] & ((\inst2|sdram_controller|m_state.000100000~q ) # (\inst2|sdram_controller|m_state.000000100~q ))))

	.dataa(\inst2|sdram_controller|m_state.000100000~q ),
	.datab(\inst2|sdram_controller|m_state.000000100~q ),
	.datac(\inst2|sdram_controller|m_count [0]),
	.datad(\inst2|sdram_controller|m_count [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector38~1 .lut_mask = 16'hE000;
defparam \inst2|sdram_controller|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N30
cycloneive_lcell_comb \inst2|sdram_controller|Selector38~2 (
// Equation(s):
// \inst2|sdram_controller|Selector38~2_combout  = (\inst2|sdram_controller|Selector38~1_combout ) # ((\inst2|sdram_controller|m_state.010000000~q ) # ((\inst2|sdram_controller|m_state.001000000~q  & \inst2|sdram_controller|m_count [1])))

	.dataa(\inst2|sdram_controller|m_state.001000000~q ),
	.datab(\inst2|sdram_controller|Selector38~1_combout ),
	.datac(\inst2|sdram_controller|m_state.010000000~q ),
	.datad(\inst2|sdram_controller|m_count [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector38~2 .lut_mask = 16'hFEFC;
defparam \inst2|sdram_controller|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N16
cycloneive_lcell_comb \inst2|sdram_controller|Selector38~0 (
// Equation(s):
// \inst2|sdram_controller|Selector38~0_combout  = (!\inst2|sdram_controller|refresh_request~q  & (\inst2|sdram_controller|m_state.100000000~q  & ((!\inst2|sdram_controller|pending~12_combout ) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ))))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datac(\inst2|sdram_controller|pending~12_combout ),
	.datad(\inst2|sdram_controller|m_state.100000000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector38~0 .lut_mask = 16'h1500;
defparam \inst2|sdram_controller|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N0
cycloneive_lcell_comb \inst2|sdram_controller|Selector38~3 (
// Equation(s):
// \inst2|sdram_controller|Selector38~3_combout  = (\inst2|sdram_controller|m_count [1] & ((\inst2|sdram_controller|Selector38~0_combout ) # ((\inst2|sdram_controller|m_state.000001000~q )))) # (!\inst2|sdram_controller|m_count [1] & 
// (((\inst2|sdram_controller|m_next~19_combout  & \inst2|sdram_controller|m_state.000001000~q ))))

	.dataa(\inst2|sdram_controller|Selector38~0_combout ),
	.datab(\inst2|sdram_controller|m_count [1]),
	.datac(\inst2|sdram_controller|m_next~19_combout ),
	.datad(\inst2|sdram_controller|m_state.000001000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector38~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector38~3 .lut_mask = 16'hFC88;
defparam \inst2|sdram_controller|Selector38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N24
cycloneive_lcell_comb \inst2|sdram_controller|Selector38~5 (
// Equation(s):
// \inst2|sdram_controller|Selector38~5_combout  = (\inst2|sdram_controller|Selector38~2_combout ) # ((\inst2|sdram_controller|Selector38~3_combout ) # ((\inst2|sdram_controller|Selector38~4_combout  & \inst2|sdram_controller|m_count [1])))

	.dataa(\inst2|sdram_controller|Selector38~2_combout ),
	.datab(\inst2|sdram_controller|Selector38~4_combout ),
	.datac(\inst2|sdram_controller|m_count [1]),
	.datad(\inst2|sdram_controller|Selector38~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector38~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector38~5 .lut_mask = 16'hFFEA;
defparam \inst2|sdram_controller|Selector38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y38_N25
dffeas \inst2|sdram_controller|m_count[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector38~5_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_count[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N8
cycloneive_lcell_comb \inst2|sdram_controller|Selector27~4 (
// Equation(s):
// \inst2|sdram_controller|Selector27~4_combout  = ((\inst2|sdram_controller|m_state.000000100~q  & (\inst2|sdram_controller|m_next.000001000~q  & !\inst2|sdram_controller|m_count [1]))) # (!\inst2|sdram_controller|Selector27~3_combout )

	.dataa(\inst2|sdram_controller|m_state.000000100~q ),
	.datab(\inst2|sdram_controller|Selector27~3_combout ),
	.datac(\inst2|sdram_controller|m_next.000001000~q ),
	.datad(\inst2|sdram_controller|m_count [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector27~4 .lut_mask = 16'h33B3;
defparam \inst2|sdram_controller|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N9
dffeas \inst2|sdram_controller|m_state.000001000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector27~4_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.000001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.000001000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.000001000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N14
cycloneive_lcell_comb \inst2|sdram_controller|Selector27~2 (
// Equation(s):
// \inst2|sdram_controller|Selector27~2_combout  = (\inst2|sdram_controller|pending~combout  & \inst2|sdram_controller|m_state.000001000~q )

	.dataa(\inst2|sdram_controller|pending~combout ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector27~2 .lut_mask = 16'hA0A0;
defparam \inst2|sdram_controller|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N28
cycloneive_lcell_comb \inst2|sdram_controller|Selector26~0 (
// Equation(s):
// \inst2|sdram_controller|Selector26~0_combout  = (\inst2|sdram_controller|m_state.100000000~q  & ((\inst2|sdram_controller|refresh_request~q ) # ((\inst2|sdram_controller|m_state.000000100~q  & \inst2|sdram_controller|m_count [1])))) # 
// (!\inst2|sdram_controller|m_state.100000000~q  & (((\inst2|sdram_controller|m_state.000000100~q  & \inst2|sdram_controller|m_count [1]))))

	.dataa(\inst2|sdram_controller|m_state.100000000~q ),
	.datab(\inst2|sdram_controller|refresh_request~q ),
	.datac(\inst2|sdram_controller|m_state.000000100~q ),
	.datad(\inst2|sdram_controller|m_count [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector26~0 .lut_mask = 16'hF888;
defparam \inst2|sdram_controller|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N22
cycloneive_lcell_comb \inst2|sdram_controller|Selector26~1 (
// Equation(s):
// \inst2|sdram_controller|Selector26~1_combout  = (\inst2|sdram_controller|m_state.001000000~q ) # ((\inst2|sdram_controller|Selector26~0_combout ) # ((\inst2|sdram_controller|m_state.010000000~q ) # (\inst2|sdram_controller|m_state.000000010~q )))

	.dataa(\inst2|sdram_controller|m_state.001000000~q ),
	.datab(\inst2|sdram_controller|Selector26~0_combout ),
	.datac(\inst2|sdram_controller|m_state.010000000~q ),
	.datad(\inst2|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector26~1 .lut_mask = 16'hFFFE;
defparam \inst2|sdram_controller|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N6
cycloneive_lcell_comb \inst2|sdram_controller|Selector26~2 (
// Equation(s):
// \inst2|sdram_controller|Selector26~2_combout  = (\inst2|sdram_controller|Selector26~1_combout ) # ((\inst2|sdram_controller|Selector27~2_combout  & ((\inst2|sdram_controller|refresh_request~q ) # (\inst2|sdram_controller|m_state.000000100~q ))))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|Selector27~2_combout ),
	.datac(\inst2|sdram_controller|m_state.000000100~q ),
	.datad(\inst2|sdram_controller|Selector26~1_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector26~2 .lut_mask = 16'hFFC8;
defparam \inst2|sdram_controller|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N7
dffeas \inst2|sdram_controller|m_state.000000100 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector26~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.000000100 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.000000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N20
cycloneive_lcell_comb \inst2|sdram_controller|Selector36~0 (
// Equation(s):
// \inst2|sdram_controller|Selector36~0_combout  = (\inst2|sdram_controller|m_next.010000000~q  & ((\inst2|sdram_controller|m_state.001000000~q ) # ((\inst2|sdram_controller|m_state.000100000~q ) # (\inst2|sdram_controller|m_state.000000100~q ))))

	.dataa(\inst2|sdram_controller|m_state.001000000~q ),
	.datab(\inst2|sdram_controller|m_next.010000000~q ),
	.datac(\inst2|sdram_controller|m_state.000100000~q ),
	.datad(\inst2|sdram_controller|m_state.000000100~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector36~0 .lut_mask = 16'hCCC8;
defparam \inst2|sdram_controller|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N22
cycloneive_lcell_comb \inst2|sdram_controller|Selector36~1 (
// Equation(s):
// \inst2|sdram_controller|Selector36~1_combout  = (\inst2|sdram_controller|Selector36~0_combout ) # ((\inst2|sdram_controller|Selector41~4_combout  & ((\inst2|sdram_controller|refresh_request~q ) # (\inst2|sdram_controller|m_next.010000000~q ))))

	.dataa(\inst2|sdram_controller|Selector41~4_combout ),
	.datab(\inst2|sdram_controller|Selector36~0_combout ),
	.datac(\inst2|sdram_controller|refresh_request~q ),
	.datad(\inst2|sdram_controller|m_next.010000000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector36~1 .lut_mask = 16'hEEEC;
defparam \inst2|sdram_controller|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N2
cycloneive_lcell_comb \inst2|sdram_controller|Selector36~2 (
// Equation(s):
// \inst2|sdram_controller|Selector36~2_combout  = (\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|pending~12_combout ) # ((!\inst2|sdram_controller|refresh_request~q ) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ))))

	.dataa(\inst2|sdram_controller|pending~12_combout ),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datad(\inst2|sdram_controller|refresh_request~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector36~2 .lut_mask = 16'h8CCC;
defparam \inst2|sdram_controller|Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N24
cycloneive_lcell_comb \inst2|sdram_controller|Selector36~3 (
// Equation(s):
// \inst2|sdram_controller|Selector36~3_combout  = (\inst2|sdram_controller|Selector36~1_combout ) # ((\inst2|sdram_controller|m_next.010000000~q  & ((\inst2|sdram_controller|Selector36~2_combout ) # (\inst2|sdram_controller|Selector38~0_combout ))))

	.dataa(\inst2|sdram_controller|Selector36~1_combout ),
	.datab(\inst2|sdram_controller|Selector36~2_combout ),
	.datac(\inst2|sdram_controller|m_next.010000000~q ),
	.datad(\inst2|sdram_controller|Selector38~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector36~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector36~3 .lut_mask = 16'hFAEA;
defparam \inst2|sdram_controller|Selector36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N25
dffeas \inst2|sdram_controller|m_next.010000000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector36~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_next.010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_next.010000000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_next.010000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N26
cycloneive_lcell_comb \inst2|sdram_controller|Selector31~1 (
// Equation(s):
// \inst2|sdram_controller|Selector31~1_combout  = (\inst2|sdram_controller|m_state.000000100~q  & (\inst2|sdram_controller|m_next.010000000~q  & !\inst2|sdram_controller|m_count [1]))

	.dataa(\inst2|sdram_controller|m_state.000000100~q ),
	.datab(\inst2|sdram_controller|m_next.010000000~q ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|m_count [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector31~1 .lut_mask = 16'h0088;
defparam \inst2|sdram_controller|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N27
dffeas \inst2|sdram_controller|m_state.010000000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.010000000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.010000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N20
cycloneive_lcell_comb \inst2|sdram_controller|Selector23~0 (
// Equation(s):
// \inst2|sdram_controller|Selector23~0_combout  = (\inst2|sdram_controller|ack_refresh_request~q  & (((\inst2|sdram_controller|m_state.000000001~q ) # (!\inst2|sdram_controller|init_done~q )))) # (!\inst2|sdram_controller|ack_refresh_request~q  & 
// (\inst2|sdram_controller|m_state.010000000~q  & ((\inst2|sdram_controller|m_state.000000001~q ))))

	.dataa(\inst2|sdram_controller|m_state.010000000~q ),
	.datab(\inst2|sdram_controller|init_done~q ),
	.datac(\inst2|sdram_controller|ack_refresh_request~q ),
	.datad(\inst2|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector23~0 .lut_mask = 16'hFA30;
defparam \inst2|sdram_controller|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y37_N21
dffeas \inst2|sdram_controller|ack_refresh_request (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|ack_refresh_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|ack_refresh_request .is_wysiwyg = "true";
defparam \inst2|sdram_controller|ack_refresh_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N30
cycloneive_lcell_comb \inst2|sdram_controller|refresh_request~0 (
// Equation(s):
// \inst2|sdram_controller|refresh_request~0_combout  = (\inst2|sdram_controller|init_done~q  & (!\inst2|sdram_controller|ack_refresh_request~q  & ((\inst2|sdram_controller|Equal0~3_combout ) # (\inst2|sdram_controller|refresh_request~q ))))

	.dataa(\inst2|sdram_controller|Equal0~3_combout ),
	.datab(\inst2|sdram_controller|init_done~q ),
	.datac(\inst2|sdram_controller|refresh_request~q ),
	.datad(\inst2|sdram_controller|ack_refresh_request~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_request~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_request~0 .lut_mask = 16'h00C8;
defparam \inst2|sdram_controller|refresh_request~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y37_N31
dffeas \inst2|sdram_controller|refresh_request (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_request~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_request .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N30
cycloneive_lcell_comb \inst2|sdram_controller|Selector24~0 (
// Equation(s):
// \inst2|sdram_controller|Selector24~0_combout  = (\inst2|sdram_controller|init_done~q  & ((\inst2|sdram_controller|refresh_request~q ) # ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ) # 
// (\inst2|sdram_controller|m_state.000001000~q ))))

	.dataa(\inst2|sdram_controller|init_done~q ),
	.datab(\inst2|sdram_controller|refresh_request~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datad(\inst2|sdram_controller|m_state.000001000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector24~0 .lut_mask = 16'hAAA8;
defparam \inst2|sdram_controller|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N28
cycloneive_lcell_comb \inst2|sdram_controller|Selector33~0 (
// Equation(s):
// \inst2|sdram_controller|Selector33~0_combout  = (\inst2|sdram_controller|m_state.000000100~q ) # ((\inst2|sdram_controller|m_state.000001000~q ) # ((\inst2|sdram_controller|m_state.000100000~q ) # (\inst2|sdram_controller|m_state.100000000~q )))

	.dataa(\inst2|sdram_controller|m_state.000000100~q ),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|m_state.000100000~q ),
	.datad(\inst2|sdram_controller|m_state.100000000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector33~0 .lut_mask = 16'hFFFE;
defparam \inst2|sdram_controller|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N10
cycloneive_lcell_comb \inst2|sdram_controller|Selector33~1 (
// Equation(s):
// \inst2|sdram_controller|Selector33~1_combout  = (\inst2|sdram_controller|m_state.001000000~q ) # ((\inst2|sdram_controller|Selector33~0_combout ) # ((!\inst2|sdram_controller|refresh_request~q  & !\inst2|sdram_controller|m_state.000000001~q )))

	.dataa(\inst2|sdram_controller|m_state.001000000~q ),
	.datab(\inst2|sdram_controller|refresh_request~q ),
	.datac(\inst2|sdram_controller|Selector33~0_combout ),
	.datad(\inst2|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector33~1 .lut_mask = 16'hFAFB;
defparam \inst2|sdram_controller|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N12
cycloneive_lcell_comb \inst2|sdram_controller|Selector33~2 (
// Equation(s):
// \inst2|sdram_controller|Selector33~2_combout  = (\inst2|sdram_controller|init_done~q  & (((!\inst2|sdram_controller|m_next.000000001~q  & \inst2|sdram_controller|Selector33~1_combout )))) # (!\inst2|sdram_controller|init_done~q  & 
// (((!\inst2|sdram_controller|m_next.000000001~q  & \inst2|sdram_controller|Selector33~1_combout )) # (!\inst2|sdram_controller|m_state.000000001~q )))

	.dataa(\inst2|sdram_controller|init_done~q ),
	.datab(\inst2|sdram_controller|m_state.000000001~q ),
	.datac(\inst2|sdram_controller|m_next.000000001~q ),
	.datad(\inst2|sdram_controller|Selector33~1_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector33~2 .lut_mask = 16'h1F11;
defparam \inst2|sdram_controller|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N4
cycloneive_lcell_comb \inst2|sdram_controller|Selector33~3 (
// Equation(s):
// \inst2|sdram_controller|Selector33~3_combout  = (\inst2|sdram_controller|Selector34~0_combout  & (!\inst2|sdram_controller|Selector33~2_combout  & ((!\inst2|sdram_controller|m_next~19_combout ) # (!\inst2|sdram_controller|m_state.000001000~q ))))

	.dataa(\inst2|sdram_controller|m_state.000001000~q ),
	.datab(\inst2|sdram_controller|m_next~19_combout ),
	.datac(\inst2|sdram_controller|Selector34~0_combout ),
	.datad(\inst2|sdram_controller|Selector33~2_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector33~3 .lut_mask = 16'h0070;
defparam \inst2|sdram_controller|Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y38_N5
dffeas \inst2|sdram_controller|m_next.000000001 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector33~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_next.000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_next.000000001 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_next.000000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N6
cycloneive_lcell_comb \inst2|sdram_controller|Selector24~1 (
// Equation(s):
// \inst2|sdram_controller|Selector24~1_combout  = (\inst2|sdram_controller|m_state.001000000~q ) # ((\inst2|sdram_controller|m_state.000000001~q ) # ((\inst2|sdram_controller|m_state.010000000~q ) # (\inst2|sdram_controller|m_state.000000010~q )))

	.dataa(\inst2|sdram_controller|m_state.001000000~q ),
	.datab(\inst2|sdram_controller|m_state.000000001~q ),
	.datac(\inst2|sdram_controller|m_state.010000000~q ),
	.datad(\inst2|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector24~1 .lut_mask = 16'hFFFE;
defparam \inst2|sdram_controller|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N16
cycloneive_lcell_comb \inst2|sdram_controller|Selector24~2 (
// Equation(s):
// \inst2|sdram_controller|Selector24~2_combout  = (\inst2|sdram_controller|Selector31~0_combout  & (((\inst2|sdram_controller|m_next.000000001~q )))) # (!\inst2|sdram_controller|Selector31~0_combout  & ((\inst2|sdram_controller|Selector24~0_combout ) # 
// ((\inst2|sdram_controller|Selector24~1_combout ))))

	.dataa(\inst2|sdram_controller|Selector24~0_combout ),
	.datab(\inst2|sdram_controller|Selector31~0_combout ),
	.datac(\inst2|sdram_controller|m_next.000000001~q ),
	.datad(\inst2|sdram_controller|Selector24~1_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector24~2 .lut_mask = 16'hF3E2;
defparam \inst2|sdram_controller|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y38_N17
dffeas \inst2|sdram_controller|m_state.000000001 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector24~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.000000001 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.000000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N18
cycloneive_lcell_comb \inst2|sdram_controller|Selector3~0 (
// Equation(s):
// \inst2|sdram_controller|Selector3~0_combout  = (!\inst2|sdram_controller|i_state.010~q  & (\inst2|sdram_controller|WideOr6~0_combout  & ((\inst2|sdram_controller|i_cmd [0]) # (!\inst2|sdram_controller|i_state.101~q ))))

	.dataa(\inst2|sdram_controller|i_state.101~q ),
	.datab(\inst2|sdram_controller|i_state.010~q ),
	.datac(\inst2|sdram_controller|i_cmd [0]),
	.datad(\inst2|sdram_controller|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector3~0 .lut_mask = 16'h3100;
defparam \inst2|sdram_controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y37_N19
dffeas \inst2|sdram_controller|i_cmd[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_cmd[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N6
cycloneive_lcell_comb \inst2|sdram_controller|Selector22~0 (
// Equation(s):
// \inst2|sdram_controller|Selector22~0_combout  = (\inst2|sdram_controller|m_state.000000001~q  & (((\inst2|sdram_controller|m_state.001000000~q )))) # (!\inst2|sdram_controller|m_state.000000001~q  & (\inst2|sdram_controller|i_cmd [0] & 
// (!\inst2|sdram_controller|init_done~q )))

	.dataa(\inst2|sdram_controller|m_state.000000001~q ),
	.datab(\inst2|sdram_controller|i_cmd [0]),
	.datac(\inst2|sdram_controller|init_done~q ),
	.datad(\inst2|sdram_controller|m_state.001000000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector22~0 .lut_mask = 16'hAE04;
defparam \inst2|sdram_controller|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y37_N7
dffeas \inst2|sdram_controller|m_cmd[0]~_Duplicate_1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_cmd[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_cmd[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_cmd[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y37_N1
dffeas \inst2|sdram_controller|m_cmd[1]~_Duplicate_1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_cmd[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_cmd[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_cmd[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N10
cycloneive_lcell_comb \inst2|sdram_controller|WideOr8~0 (
// Equation(s):
// \inst2|sdram_controller|WideOr8~0_combout  = (\inst2|sdram_controller|m_state.000000001~q  & (!\inst2|sdram_controller|m_state.001000000~q  & (!\inst2|sdram_controller|m_state.010000000~q  & !\inst2|sdram_controller|m_state.000000010~q )))

	.dataa(\inst2|sdram_controller|m_state.000000001~q ),
	.datab(\inst2|sdram_controller|m_state.001000000~q ),
	.datac(\inst2|sdram_controller|m_state.010000000~q ),
	.datad(\inst2|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|WideOr8~0 .lut_mask = 16'h0002;
defparam \inst2|sdram_controller|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N28
cycloneive_lcell_comb \inst2|sdram_controller|Selector1~0 (
// Equation(s):
// \inst2|sdram_controller|Selector1~0_combout  = (\inst2|sdram_controller|i_state.000~q  & (!\inst2|sdram_controller|i_state.011~q  & ((\inst2|sdram_controller|i_cmd [2]) # (!\inst2|sdram_controller|i_state.101~q ))))

	.dataa(\inst2|sdram_controller|i_state.000~q ),
	.datab(\inst2|sdram_controller|i_state.101~q ),
	.datac(\inst2|sdram_controller|i_cmd [2]),
	.datad(\inst2|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector1~0 .lut_mask = 16'h00A2;
defparam \inst2|sdram_controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y37_N29
dffeas \inst2|sdram_controller|i_cmd[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_cmd[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N2
cycloneive_lcell_comb \inst2|sdram_controller|Selector20~0 (
// Equation(s):
// \inst2|sdram_controller|Selector20~0_combout  = (!\inst2|sdram_controller|WideOr8~0_combout  & ((\inst2|sdram_controller|m_state.000000001~q ) # ((\inst2|sdram_controller|i_cmd [2] & !\inst2|sdram_controller|init_done~q ))))

	.dataa(\inst2|sdram_controller|WideOr8~0_combout ),
	.datab(\inst2|sdram_controller|i_cmd [2]),
	.datac(\inst2|sdram_controller|init_done~q ),
	.datad(\inst2|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector20~0 .lut_mask = 16'h5504;
defparam \inst2|sdram_controller|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y37_N3
dffeas \inst2|sdram_controller|m_cmd[2]~_Duplicate_1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_cmd[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_cmd[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_cmd[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N8
cycloneive_lcell_comb \inst2|sdram_controller|Equal4~0 (
// Equation(s):
// \inst2|sdram_controller|Equal4~0_combout  = (!\inst2|sdram_controller|m_cmd[0]~_Duplicate_1_q  & (\inst2|sdram_controller|m_cmd[1]~_Duplicate_1_q  & !\inst2|sdram_controller|m_cmd[2]~_Duplicate_1_q ))

	.dataa(\inst2|sdram_controller|m_cmd[0]~_Duplicate_1_q ),
	.datab(\inst2|sdram_controller|m_cmd[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|m_cmd[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Equal4~0 .lut_mask = 16'h0044;
defparam \inst2|sdram_controller|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y37_N9
dffeas \inst2|sdram_controller|rd_valid[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Equal4~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|rd_valid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|rd_valid[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|rd_valid[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N4
cycloneive_lcell_comb \inst2|sdram_controller|rd_valid[1]~feeder (
// Equation(s):
// \inst2|sdram_controller|rd_valid[1]~feeder_combout  = \inst2|sdram_controller|rd_valid [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|rd_valid [0]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|rd_valid[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|rd_valid[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|rd_valid[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y37_N5
dffeas \inst2|sdram_controller|rd_valid[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|rd_valid[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|rd_valid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|rd_valid[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|rd_valid[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y37_N23
dffeas \inst2|sdram_controller|rd_valid[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|rd_valid [1]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|rd_valid [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|rd_valid[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|rd_valid[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y40_N19
dffeas \inst2|sdram_controller|za_valid (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|rd_valid [2]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_valid .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N0
cycloneive_lcell_comb \inst2|master_interface|Selector1~1 (
// Equation(s):
// \inst2|master_interface|Selector1~1_combout  = (\inst2|master_interface|Selector1~0_combout ) # ((\inst2|master_interface|state.WAIT_READ~q  & ((!\inst2|sdram_controller|za_valid~q ) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|always2~0_combout ))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|always2~0_combout ),
	.datab(\inst2|sdram_controller|za_valid~q ),
	.datac(\inst2|master_interface|state.WAIT_READ~q ),
	.datad(\inst2|master_interface|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector1~1 .lut_mask = 16'hFF70;
defparam \inst2|master_interface|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N1
dffeas \inst2|master_interface|state.WAIT_READ (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|state.WAIT_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|state.WAIT_READ .is_wysiwyg = "true";
defparam \inst2|master_interface|state.WAIT_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N18
cycloneive_lcell_comb \inst2|master_interface|fifo_wr_en~0 (
// Equation(s):
// \inst2|master_interface|fifo_wr_en~0_combout  = (\inst2|master_interface|state.WAIT_READ~q  & (\inst2|sdram_controller|za_valid~q  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datab(\inst2|master_interface|state.WAIT_READ~q ),
	.datac(\inst2|sdram_controller|za_valid~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\inst2|master_interface|fifo_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|fifo_wr_en~0 .lut_mask = 16'hC040;
defparam \inst2|master_interface|fifo_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N22
cycloneive_lcell_comb \inst2|master_interface|fifo_wr_en~feeder (
// Equation(s):
// \inst2|master_interface|fifo_wr_en~feeder_combout  = \inst2|master_interface|fifo_wr_en~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|fifo_wr_en~0_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|fifo_wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|fifo_wr_en~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|fifo_wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N23
dffeas \inst2|master_interface|fifo_wr_en (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|fifo_wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|fifo_wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|fifo_wr_en .is_wysiwyg = "true";
defparam \inst2|master_interface|fifo_wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N28
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout  & !\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0040;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N0
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h5AF0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N1
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N6
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h9669;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N7
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hB4F0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N13
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N6
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0200;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N13
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N22
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N8
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & 
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h7878;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N9
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N26
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((\inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & 
// (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hD2F0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N27
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N4
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h6996;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N5
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N24
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (\inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & 
// !\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0030;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N14
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'hA5F0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N15
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (((\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'h5AF0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N21
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N26
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h55AA;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N27
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N10
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ 
// (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h5AA5;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N11
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N16
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N17
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N24
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N25
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N2
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N3
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N28
cycloneive_lcell_comb \inst1|LessThan2~1 (
// Equation(s):
// \inst1|LessThan2~1_combout  = (\inst1|hCount [9] & \inst1|hCount [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|hCount [9]),
	.datad(\inst1|hCount [8]),
	.cin(gnd),
	.combout(\inst1|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan2~1 .lut_mask = 16'hF000;
defparam \inst1|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N6
cycloneive_lcell_comb \inst1|LessThan4~0 (
// Equation(s):
// \inst1|LessThan4~0_combout  = ((\inst1|LessThan2~0_combout  & ((!\inst1|hCount [4]) # (!\inst1|LessThan3~1_combout )))) # (!\inst1|LessThan2~1_combout )

	.dataa(\inst1|LessThan3~1_combout ),
	.datab(\inst1|LessThan2~1_combout ),
	.datac(\inst1|LessThan2~0_combout ),
	.datad(\inst1|hCount [4]),
	.cin(gnd),
	.combout(\inst1|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan4~0 .lut_mask = 16'h73F3;
defparam \inst1|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N16
cycloneive_lcell_comb \inst1|LessThan3~2 (
// Equation(s):
// \inst1|LessThan3~2_combout  = (\inst1|Equal0~0_combout  & (\inst1|LessThan3~0_combout  & ((!\inst1|LessThan3~1_combout ) # (!\inst1|hCount [4]))))

	.dataa(\inst1|hCount [4]),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst1|LessThan3~0_combout ),
	.datad(\inst1|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan3~2 .lut_mask = 16'h40C0;
defparam \inst1|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N18
cycloneive_lcell_comb \inst1|always1~0 (
// Equation(s):
// \inst1|always1~0_combout  = (\inst1|LessThan4~0_combout  & (!\inst1|LessThan3~2_combout  & ((\inst1|hCount [7]) # (!\inst1|LessThan3~0_combout ))))

	.dataa(\inst1|LessThan4~0_combout ),
	.datab(\inst1|LessThan3~2_combout ),
	.datac(\inst1|LessThan3~0_combout ),
	.datad(\inst1|hCount [7]),
	.cin(gnd),
	.combout(\inst1|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always1~0 .lut_mask = 16'h2202;
defparam \inst1|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N18
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0080;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N21
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N6
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & \inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0200;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N28
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h66CC;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y45_N19
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N16
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hB4F0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y45_N17
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h1000;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N18
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y45_N19
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N18
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N8
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h3CF0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N9
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N22
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hB4F0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y45_N23
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N24
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h1100;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N16
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'hA5F0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N17
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N22
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (((\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h5AF0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N23
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N26
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ram_address_b[8] (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ram_address_b [8] = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ram_address_b [8]),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ram_address_b[8] .lut_mask = 16'h3C3C;
defparam \inst3|dcfifo_component|auto_generated|ram_address_b[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N27
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ram_address_b [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N0
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N1
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N14
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h6996;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N15
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N28
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2] $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ 
// (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h6969;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N29
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N4
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N5
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N30
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y45_N5
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y45_N28
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y45_N29
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout  = \inst3|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N13
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y45_N13
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N2
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y44_N3
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y45_N29
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N2
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y45_N3
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g [1] & ((\inst3|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])) # (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]))) # (!\inst3|dcfifo_component|auto_generated|rdptr_g [1] & 
// ((\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]) # (\inst3|dcfifo_component|auto_generated|rdptr_g [0] $ (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7BDE;
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N10
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N11
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N13
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N21
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y45_N24
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y45_N25
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y45_N8
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout  = \inst3|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y45_N9
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y45_N19
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N10
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N11
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y45_N7
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y45_N22
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout  = \inst3|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y45_N23
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y45_N16
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y45_N17
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y45_N18
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g [5] & ((\inst3|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])) # (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]))) # (!\inst3|dcfifo_component|auto_generated|rdptr_g [5] & 
// ((\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]) # (\inst3|dcfifo_component|auto_generated|rdptr_g [4] $ (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N0
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N1
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N26
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N27
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y42_N11
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N22
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y44_N23
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y45_N9
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y45_N15
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N8
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N9
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y44_N13
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N0
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout  = \inst3|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y44_N1
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N0
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y45_N1
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N14
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g [6] & ((\inst3|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7])) # (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]))) # (!\inst3|dcfifo_component|auto_generated|rdptr_g [6] & 
// ((\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]) # (\inst3|dcfifo_component|auto_generated|rdptr_g [7] $ (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N30
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N31
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y45_N25
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N30
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N31
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N1
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N6
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout  = \inst3|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y44_N7
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y45_N31
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N4
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N5
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N19
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y45_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout  = \inst3|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y45_N13
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N10
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y45_N11
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N30
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g [9] & ((\inst3|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8])) # (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]))) # (!\inst3|dcfifo_component|auto_generated|rdptr_g [9] & 
// ((\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]) # (\inst3|dcfifo_component|auto_generated|rdptr_g [8] $ (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N6
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N7
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y42_N9
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N17
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N24
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y44_N25
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N26
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout  = \inst3|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y45_N27
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y45_N25
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y45_N11
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y45_N26
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout  = \inst3|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y45_N27
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y45_N21
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N24
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g [2] & ((\inst3|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3])) # (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]))) # (!\inst3|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]) # (\inst3|dcfifo_component|auto_generated|rdptr_g [3] $ (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h7DBE;
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N16
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # 
// ((\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # ((\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N4
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = (\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # (\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout )

	.dataa(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 16'hFFAA;
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N6
cycloneive_lcell_comb \inst1|always1~1 (
// Equation(s):
// \inst1|always1~1_combout  = (!\inst1|LessThan5~2_combout  & (\inst1|always1~0_combout  & (\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & \inst1|LessThan6~1_combout )))

	.dataa(\inst1|LessThan5~2_combout ),
	.datab(\inst1|always1~0_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datad(\inst1|LessThan6~1_combout ),
	.cin(gnd),
	.combout(\inst1|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always1~1 .lut_mask = 16'h4000;
defparam \inst1|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N7
dffeas \inst1|fifo_rd_en (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|always1~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|fifo_rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|fifo_rd_en .is_wysiwyg = "true";
defparam \inst1|fifo_rd_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N8
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\inst1|fifo_rd_en~q  & ((\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\inst1|fifo_rd_en~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hAA88;
defparam \inst3|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N2
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & !\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ))))

	.dataa(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hF0D2;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N3
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y45_N7
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N21
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y42_N21
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y42_N19
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N24
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N25
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\inst3|dcfifo_component|auto_generated|wrptr_g [0] & ((\inst3|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1])) # (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]))) # (!\inst3|dcfifo_component|auto_generated|wrptr_g [0] & 
// ((\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]) # (\inst3|dcfifo_component|auto_generated|wrptr_g [1] $ (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]))))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g [1]),
	.datac(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N10
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N11
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y42_N27
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N16
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N17
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder_combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N13
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N26
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\inst3|dcfifo_component|auto_generated|wrptr_g [4] & ((\inst3|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])) # (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]))) # (!\inst3|dcfifo_component|auto_generated|wrptr_g [4] & 
// ((\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]) # (\inst3|dcfifo_component|auto_generated|wrptr_g [5] $ (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]))))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7DBE;
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N10
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # 
// (\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout )

	.dataa(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFAA;
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N22
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N23
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y42_N1
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y44_N29
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N8
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y44_N9
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N0
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\inst3|dcfifo_component|auto_generated|wrptr_g [9] & ((\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]) # 
// (\inst3|dcfifo_component|auto_generated|wrptr_g [8] $ (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8])))) # (!\inst3|dcfifo_component|auto_generated|wrptr_g [9] & ((\inst3|dcfifo_component|auto_generated|wrptr_g [8] $ 
// (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8])) # (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hEBD7;
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N4
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N5
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y42_N29
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N30
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N31
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y42_N7
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N6
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[5]~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[5]~0_combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] $ (\inst3|dcfifo_component|auto_generated|wrptr_g [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[5]~0 .lut_mask = 16'h0FF0;
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N28
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # ((\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[5]~0_combout 
// ) # (\inst3|dcfifo_component|auto_generated|wrptr_g [7] $ (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7])))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.datad(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[5]~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'hFFDE;
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N8
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\inst2|master_interface|fifo_wr_en~q  & ((\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # (\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ))))

	.dataa(\inst2|master_interface|fifo_wr_en~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hAAA8;
defparam \inst3|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N18
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & !\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ))))

	.dataa(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hF0D2;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N19
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N2
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout  & !\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h0080;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N30
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h0FF0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y42_N31
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N22
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N23
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y42_N15
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y42_N3
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N4
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N5
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N16
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N17
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N2
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\inst3|dcfifo_component|auto_generated|wrptr_g [2] & ((\inst3|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])) # (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]))) # (!\inst3|dcfifo_component|auto_generated|wrptr_g [2] & 
// ((\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]) # (\inst3|dcfifo_component|auto_generated|wrptr_g [3] $ (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]))))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h7DBE;
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N14
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # ((\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # (\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 16'hFFFE;
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N2
cycloneive_lcell_comb \inst2|master_interface|Selector0~0 (
// Equation(s):
// \inst2|master_interface|Selector0~0_combout  = (!\inst2|master_interface|fifo_wr_en~q  & ((\inst2|master_interface|state.IDLE~q ) # (\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))

	.dataa(gnd),
	.datab(\inst2|master_interface|fifo_wr_en~q ),
	.datac(\inst2|master_interface|state.IDLE~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector0~0 .lut_mask = 16'h3330;
defparam \inst2|master_interface|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N3
dffeas \inst2|master_interface|state.IDLE (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|state.IDLE .is_wysiwyg = "true";
defparam \inst2|master_interface|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N30
cycloneive_lcell_comb \inst2|master_interface|Selector1~0 (
// Equation(s):
// \inst2|master_interface|Selector1~0_combout  = (!\inst2|master_interface|state.IDLE~q  & ((\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # (\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ))))

	.dataa(\inst2|master_interface|state.IDLE~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector1~0 .lut_mask = 16'h5554;
defparam \inst2|master_interface|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N31
dffeas \inst2|master_interface|read (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|read .is_wysiwyg = "true";
defparam \inst2|master_interface|read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N28
cycloneive_lcell_comb \inst2|sdram_controller|f_select (
// Equation(s):
// \inst2|sdram_controller|f_select~combout  = (\inst2|sdram_controller|f_pop~q  & (!\inst2|sdram_controller|pending~12_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]) # 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]))))

	.dataa(\inst2|sdram_controller|f_pop~q ),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datac(\inst2|sdram_controller|pending~12_combout ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|f_select~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|f_select .lut_mask = 16'h0A08;
defparam \inst2|sdram_controller|f_select .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N10
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3_combout  = \inst2|sdram_controller|f_select~combout  $ (((\inst2|master_interface|read~q  & 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1] & !\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0])) # (!\inst2|master_interface|read~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0])))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datab(\inst2|master_interface|read~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.datad(\inst2|sdram_controller|f_select~combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3 .lut_mask = 16'hCB34;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N11
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N8
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0] & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1] $ (((\inst2|master_interface|read~q  & !\inst2|sdram_controller|f_select~combout ))))) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0] & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1] & ((!\inst2|sdram_controller|f_select~combout ))) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1] & (!\inst2|master_interface|read~q  & \inst2|sdram_controller|f_select~combout ))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.datab(\inst2|master_interface|read~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datad(\inst2|sdram_controller|f_select~combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2 .lut_mask = 16'hA178;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N9
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N24
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]) # 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0 .lut_mask = 16'hFFF0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N22
cycloneive_lcell_comb \inst2|sdram_controller|pending~13 (
// Equation(s):
// \inst2|sdram_controller|pending~13_combout  = \inst2|sdram_controller|active_addr [17] $ (((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [53]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [53]))))

	.dataa(\inst2|sdram_controller|active_addr [17]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [53]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [53]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~13 .lut_mask = 16'h569A;
defparam \inst2|sdram_controller|pending~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N8
cycloneive_lcell_comb \inst2|sdram_controller|pending~8 (
// Equation(s):
// \inst2|sdram_controller|pending~8_combout  = (\inst2|sdram_controller|pending~13_combout ) # ((\inst2|sdram_controller|pending~7_combout ) # (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[54]~8_combout  $ 
// (\inst2|sdram_controller|active_addr [18])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[54]~8_combout ),
	.datab(\inst2|sdram_controller|active_addr [18]),
	.datac(\inst2|sdram_controller|pending~13_combout ),
	.datad(\inst2|sdram_controller|pending~7_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~8 .lut_mask = 16'hFFF6;
defparam \inst2|sdram_controller|pending~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N2
cycloneive_lcell_comb \inst2|sdram_controller|pending (
// Equation(s):
// \inst2|sdram_controller|pending~combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout  & (!\inst2|sdram_controller|pending~10_combout  & (!\inst2|sdram_controller|pending~8_combout  & 
// !\inst2|sdram_controller|pending~6_combout )))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datab(\inst2|sdram_controller|pending~10_combout ),
	.datac(\inst2|sdram_controller|pending~8_combout ),
	.datad(\inst2|sdram_controller|pending~6_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending .lut_mask = 16'h0002;
defparam \inst2|sdram_controller|pending .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N18
cycloneive_lcell_comb \inst2|sdram_controller|Selector2~0 (
// Equation(s):
// \inst2|sdram_controller|Selector2~0_combout  = (\inst2|sdram_controller|WideOr6~0_combout  & (!\inst2|sdram_controller|i_state.001~q  & ((\inst2|sdram_controller|i_cmd [1]) # (!\inst2|sdram_controller|i_state.101~q ))))

	.dataa(\inst2|sdram_controller|i_state.101~q ),
	.datab(\inst2|sdram_controller|WideOr6~0_combout ),
	.datac(\inst2|sdram_controller|i_cmd [1]),
	.datad(\inst2|sdram_controller|i_state.001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector2~0 .lut_mask = 16'h00C4;
defparam \inst2|sdram_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y37_N19
dffeas \inst2|sdram_controller|i_cmd[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_cmd[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N24
cycloneive_lcell_comb \inst2|sdram_controller|WideOr9~0 (
// Equation(s):
// \inst2|sdram_controller|WideOr9~0_combout  = (!\inst2|sdram_controller|m_state.010000000~q  & (\inst2|sdram_controller|m_state.000000001~q  & !\inst2|sdram_controller|m_state.000001000~q ))

	.dataa(\inst2|sdram_controller|m_state.010000000~q ),
	.datab(\inst2|sdram_controller|m_state.000000001~q ),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|WideOr9~0 .lut_mask = 16'h0404;
defparam \inst2|sdram_controller|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N4
cycloneive_lcell_comb \inst2|sdram_controller|Selector21~0 (
// Equation(s):
// \inst2|sdram_controller|Selector21~0_combout  = (\inst2|sdram_controller|WideOr9~0_combout ) # ((!\inst2|sdram_controller|m_state.000000001~q  & ((\inst2|sdram_controller|init_done~q ) # (!\inst2|sdram_controller|i_cmd [1]))))

	.dataa(\inst2|sdram_controller|m_state.000000001~q ),
	.datab(\inst2|sdram_controller|i_cmd [1]),
	.datac(\inst2|sdram_controller|init_done~q ),
	.datad(\inst2|sdram_controller|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector21~0 .lut_mask = 16'hFF51;
defparam \inst2|sdram_controller|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N0
cycloneive_lcell_comb \inst2|sdram_controller|Selector21~1 (
// Equation(s):
// \inst2|sdram_controller|Selector21~1_combout  = (!\inst2|sdram_controller|Selector21~0_combout  & ((\inst2|sdram_controller|pending~combout ) # ((!\inst2|sdram_controller|f_pop~q ) # (!\inst2|sdram_controller|m_state.000001000~q ))))

	.dataa(\inst2|sdram_controller|pending~combout ),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|Selector21~0_combout ),
	.datad(\inst2|sdram_controller|f_pop~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector21~1 .lut_mask = 16'h0B0F;
defparam \inst2|sdram_controller|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y14_N4
dffeas \inst2|sdram_controller|m_cmd[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\inst2|sdram_controller|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_cmd[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_cmd[1] .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N30
cycloneive_lcell_comb \inst2|sdram_controller|Selector19~1 (
// Equation(s):
// \inst2|sdram_controller|Selector19~1_combout  = (!\inst2|sdram_controller|m_state.010000000~q  & (!\inst2|sdram_controller|m_state.001000000~q  & (!\inst2|sdram_controller|m_state.000000100~q  & \inst2|sdram_controller|m_state.000000001~q )))

	.dataa(\inst2|sdram_controller|m_state.010000000~q ),
	.datab(\inst2|sdram_controller|m_state.001000000~q ),
	.datac(\inst2|sdram_controller|m_state.000000100~q ),
	.datad(\inst2|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector19~1 .lut_mask = 16'h0100;
defparam \inst2|sdram_controller|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N8
cycloneive_lcell_comb \inst2|sdram_controller|Selector19~2 (
// Equation(s):
// \inst2|sdram_controller|Selector19~2_combout  = (\inst2|sdram_controller|m_state.000000100~q  & (((\inst2|sdram_controller|m_state.001000000~q  & !\inst2|sdram_controller|refresh_request~q )) # (!\inst2|sdram_controller|m_next.010000000~q ))) # 
// (!\inst2|sdram_controller|m_state.000000100~q  & (\inst2|sdram_controller|m_state.001000000~q  & (!\inst2|sdram_controller|refresh_request~q )))

	.dataa(\inst2|sdram_controller|m_state.000000100~q ),
	.datab(\inst2|sdram_controller|m_state.001000000~q ),
	.datac(\inst2|sdram_controller|refresh_request~q ),
	.datad(\inst2|sdram_controller|m_next.010000000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector19~2 .lut_mask = 16'h0CAE;
defparam \inst2|sdram_controller|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N16
cycloneive_lcell_comb \inst2|sdram_controller|Selector0~0 (
// Equation(s):
// \inst2|sdram_controller|Selector0~0_combout  = (\inst2|sdram_controller|i_state.000~q  & ((\inst2|sdram_controller|i_cmd [3]) # (!\inst2|sdram_controller|i_state.101~q )))

	.dataa(\inst2|sdram_controller|i_state.101~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|i_cmd [3]),
	.datad(\inst2|sdram_controller|i_state.000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector0~0 .lut_mask = 16'hF500;
defparam \inst2|sdram_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y37_N17
dffeas \inst2|sdram_controller|i_cmd[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_cmd[3] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N2
cycloneive_lcell_comb \inst2|sdram_controller|Selector19~0 (
// Equation(s):
// \inst2|sdram_controller|Selector19~0_combout  = (!\inst2|sdram_controller|m_state.000000001~q  & ((\inst2|sdram_controller|init_done~q  & (!\inst2|sdram_controller|refresh_request~q )) # (!\inst2|sdram_controller|init_done~q  & 
// ((!\inst2|sdram_controller|i_cmd [3])))))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|init_done~q ),
	.datac(\inst2|sdram_controller|m_state.000000001~q ),
	.datad(\inst2|sdram_controller|i_cmd [3]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector19~0 .lut_mask = 16'h0407;
defparam \inst2|sdram_controller|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N10
cycloneive_lcell_comb \inst2|sdram_controller|Selector19~3 (
// Equation(s):
// \inst2|sdram_controller|Selector19~3_combout  = (!\inst2|sdram_controller|Selector19~0_combout  & (((!\inst2|sdram_controller|Selector19~1_combout  & !\inst2|sdram_controller|Selector19~2_combout )) # (!\inst2|sdram_controller|active_cs_n~q )))

	.dataa(\inst2|sdram_controller|Selector19~1_combout ),
	.datab(\inst2|sdram_controller|active_cs_n~q ),
	.datac(\inst2|sdram_controller|Selector19~2_combout ),
	.datad(\inst2|sdram_controller|Selector19~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector19~3 .lut_mask = 16'h0037;
defparam \inst2|sdram_controller|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y33_N25
dffeas \inst2|sdram_controller|m_cmd[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\inst2|sdram_controller|Selector19~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_cmd[3] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_cmd[3] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y25_N25
dffeas \inst2|sdram_controller|m_cmd[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\inst2|sdram_controller|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_cmd[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_cmd[2] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y16_N25
dffeas \inst2|sdram_controller|m_cmd[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\inst2|sdram_controller|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_cmd[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_cmd[0] .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N18
cycloneive_lcell_comb \inst2|sdram_controller|i_addr[12]~feeder (
// Equation(s):
// \inst2|sdram_controller|i_addr[12]~feeder_combout  = \inst2|sdram_controller|i_state.111~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|i_state.111~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|i_addr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|i_addr[12]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|i_addr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y37_N19
dffeas \inst2|sdram_controller|i_addr[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|i_addr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_addr[12] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N0
cycloneive_lcell_comb \inst2|sdram_controller|Selector104~0 (
// Equation(s):
// \inst2|sdram_controller|Selector104~0_combout  = (!\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|m_state.000000010~q  & ((\inst2|sdram_controller|active_addr [23]))) # (!\inst2|sdram_controller|m_state.000000010~q  & 
// (!\inst2|sdram_controller|i_addr [12]))))

	.dataa(\inst2|sdram_controller|i_addr [12]),
	.datab(\inst2|sdram_controller|active_addr [23]),
	.datac(\inst2|sdram_controller|m_state.000000010~q ),
	.datad(\inst2|sdram_controller|m_state.000001000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector104~0 .lut_mask = 16'h00C5;
defparam \inst2|sdram_controller|Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N18
cycloneive_lcell_comb \inst2|sdram_controller|Selector104~1 (
// Equation(s):
// \inst2|sdram_controller|Selector104~1_combout  = (\inst2|sdram_controller|m_state.001000000~q ) # (\inst2|sdram_controller|Selector104~0_combout )

	.dataa(gnd),
	.datab(\inst2|sdram_controller|m_state.001000000~q ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|Selector104~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector104~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector104~1 .lut_mask = 16'hFFCC;
defparam \inst2|sdram_controller|Selector104~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N10
cycloneive_lcell_comb \inst2|sdram_controller|m_addr[12]~2 (
// Equation(s):
// \inst2|sdram_controller|m_addr[12]~2_combout  = (\inst2|sdram_controller|m_state.000100000~q ) # ((\inst2|sdram_controller|m_state.000000100~q ) # ((\inst2|sdram_controller|m_state.010000000~q ) # (\inst2|sdram_controller|m_state.100000000~q )))

	.dataa(\inst2|sdram_controller|m_state.000100000~q ),
	.datab(\inst2|sdram_controller|m_state.000000100~q ),
	.datac(\inst2|sdram_controller|m_state.010000000~q ),
	.datad(\inst2|sdram_controller|m_state.100000000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|m_addr[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[12]~2 .lut_mask = 16'hFFFE;
defparam \inst2|sdram_controller|m_addr[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N8
cycloneive_lcell_comb \inst2|sdram_controller|m_addr[12]~4 (
// Equation(s):
// \inst2|sdram_controller|m_addr[12]~4_combout  = (!\inst2|sdram_controller|m_addr[12]~2_combout  & ((\inst2|sdram_controller|m_state.000000001~q ) # (!\inst2|sdram_controller|init_done~q )))

	.dataa(\inst2|sdram_controller|init_done~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|m_addr[12]~2_combout ),
	.datad(\inst2|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|m_addr[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[12]~4 .lut_mask = 16'h0F05;
defparam \inst2|sdram_controller|m_addr[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y11_N25
dffeas \inst2|sdram_controller|m_addr[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector104~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|m_addr[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[12] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N12
cycloneive_lcell_comb \inst2|sdram_controller|Selector105~0 (
// Equation(s):
// \inst2|sdram_controller|Selector105~0_combout  = (!\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|m_state.000000010~q  & ((\inst2|sdram_controller|active_addr [22]))) # (!\inst2|sdram_controller|m_state.000000010~q  & 
// (!\inst2|sdram_controller|i_addr [12]))))

	.dataa(\inst2|sdram_controller|i_addr [12]),
	.datab(\inst2|sdram_controller|active_addr [22]),
	.datac(\inst2|sdram_controller|m_state.000000010~q ),
	.datad(\inst2|sdram_controller|m_state.000001000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector105~0 .lut_mask = 16'h00C5;
defparam \inst2|sdram_controller|Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N14
cycloneive_lcell_comb \inst2|sdram_controller|Selector105~1 (
// Equation(s):
// \inst2|sdram_controller|Selector105~1_combout  = (\inst2|sdram_controller|m_state.001000000~q ) # (\inst2|sdram_controller|Selector105~0_combout )

	.dataa(gnd),
	.datab(\inst2|sdram_controller|m_state.001000000~q ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|Selector105~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector105~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector105~1 .lut_mask = 16'hFFCC;
defparam \inst2|sdram_controller|Selector105~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y10_N25
dffeas \inst2|sdram_controller|m_addr[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector105~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|m_addr[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[11] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N24
cycloneive_lcell_comb \inst2|sdram_controller|Selector106~0 (
// Equation(s):
// \inst2|sdram_controller|Selector106~0_combout  = (!\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|m_state.000000010~q  & ((\inst2|sdram_controller|active_addr [21]))) # (!\inst2|sdram_controller|m_state.000000010~q  & 
// (!\inst2|sdram_controller|i_addr [12]))))

	.dataa(\inst2|sdram_controller|i_addr [12]),
	.datab(\inst2|sdram_controller|active_addr [21]),
	.datac(\inst2|sdram_controller|m_state.000000010~q ),
	.datad(\inst2|sdram_controller|m_state.000001000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector106~0 .lut_mask = 16'h00C5;
defparam \inst2|sdram_controller|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N2
cycloneive_lcell_comb \inst2|sdram_controller|Selector106~1 (
// Equation(s):
// \inst2|sdram_controller|Selector106~1_combout  = (\inst2|sdram_controller|m_state.001000000~q ) # (\inst2|sdram_controller|Selector106~0_combout )

	.dataa(gnd),
	.datab(\inst2|sdram_controller|m_state.001000000~q ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|Selector106~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector106~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector106~1 .lut_mask = 16'hFFCC;
defparam \inst2|sdram_controller|Selector106~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y32_N25
dffeas \inst2|sdram_controller|m_addr[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector106~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|m_addr[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[10] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N20
cycloneive_lcell_comb \inst2|sdram_controller|m_addr[9]~3 (
// Equation(s):
// \inst2|sdram_controller|m_addr[9]~3_combout  = (\inst2|sdram_controller|m_state.000001000~q  & (\inst2|sdram_controller|pending~combout  & ((\inst2|sdram_controller|f_pop~q )))) # (!\inst2|sdram_controller|m_state.000001000~q  & 
// (((\inst2|sdram_controller|m_state.000000010~q ))))

	.dataa(\inst2|sdram_controller|pending~combout ),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|m_state.000000010~q ),
	.datad(\inst2|sdram_controller|f_pop~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[9]~3 .lut_mask = 16'hB830;
defparam \inst2|sdram_controller|m_addr[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N28
cycloneive_lcell_comb \inst2|master_interface|address[11]~feeder (
// Equation(s):
// \inst2|master_interface|address[11]~feeder_combout  = \inst2|master_interface|addr_counter [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [11]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[11]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N29
dffeas \inst2|master_interface|address[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[11] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N22
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[45]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[45]~feeder_combout  = \inst2|master_interface|address [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [11]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[45]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N23
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[45] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[45] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N16
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[45]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[45]~feeder_combout  = \inst2|master_interface|address [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [11]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[45]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N17
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[45] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[45] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N30
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[45]~15 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[45]~15_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [45])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [45])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [45]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [45]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[45]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[45]~15 .lut_mask = 16'hF5A0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[45]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y38_N31
dffeas \inst2|sdram_controller|active_addr[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[45]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[9] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N16
cycloneive_lcell_comb \inst2|sdram_controller|Selector107~0 (
// Equation(s):
// \inst2|sdram_controller|Selector107~0_combout  = (\inst2|sdram_controller|m_addr[9]~3_combout  & (((\inst2|sdram_controller|m_state.000001000~q )))) # (!\inst2|sdram_controller|m_addr[9]~3_combout  & ((\inst2|sdram_controller|m_state.000001000~q  & 
// ((\inst2|sdram_controller|active_addr [9]))) # (!\inst2|sdram_controller|m_state.000001000~q  & (!\inst2|sdram_controller|i_addr [12]))))

	.dataa(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.datab(\inst2|sdram_controller|i_addr [12]),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(\inst2|sdram_controller|active_addr [9]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector107~0 .lut_mask = 16'hF1A1;
defparam \inst2|sdram_controller|Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N18
cycloneive_lcell_comb \inst2|sdram_controller|Selector107~1 (
// Equation(s):
// \inst2|sdram_controller|Selector107~1_combout  = (\inst2|sdram_controller|m_addr[9]~3_combout  & ((\inst2|sdram_controller|Selector107~0_combout  & (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[45]~15_combout )) # 
// (!\inst2|sdram_controller|Selector107~0_combout  & ((\inst2|sdram_controller|active_addr [20]))))) # (!\inst2|sdram_controller|m_addr[9]~3_combout  & (\inst2|sdram_controller|Selector107~0_combout ))

	.dataa(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.datab(\inst2|sdram_controller|Selector107~0_combout ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[45]~15_combout ),
	.datad(\inst2|sdram_controller|active_addr [20]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector107~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector107~1 .lut_mask = 16'hE6C4;
defparam \inst2|sdram_controller|Selector107~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y13_N11
dffeas \inst2|sdram_controller|m_addr[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector107~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|m_addr[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[9] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N22
cycloneive_lcell_comb \inst2|master_interface|address[10]~feeder (
// Equation(s):
// \inst2|master_interface|address[10]~feeder_combout  = \inst2|master_interface|addr_counter [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [10]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[10]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N23
dffeas \inst2|master_interface|address[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[10] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y41_N5
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[44] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[44] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N10
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[44]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[44]~feeder_combout  = \inst2|master_interface|address [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [10]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[44]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N11
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[44] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[44] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N28
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[44]~16 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[44]~16_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [44])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [44])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [44]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [44]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[44]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[44]~16 .lut_mask = 16'hD8D8;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[44]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y38_N29
dffeas \inst2|sdram_controller|active_addr[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[44]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[8] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N22
cycloneive_lcell_comb \inst2|sdram_controller|Selector108~0 (
// Equation(s):
// \inst2|sdram_controller|Selector108~0_combout  = (\inst2|sdram_controller|m_addr[9]~3_combout  & (((\inst2|sdram_controller|m_state.000001000~q )))) # (!\inst2|sdram_controller|m_addr[9]~3_combout  & ((\inst2|sdram_controller|m_state.000001000~q  & 
// ((\inst2|sdram_controller|active_addr [8]))) # (!\inst2|sdram_controller|m_state.000001000~q  & (!\inst2|sdram_controller|i_addr [12]))))

	.dataa(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.datab(\inst2|sdram_controller|i_addr [12]),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(\inst2|sdram_controller|active_addr [8]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector108~0 .lut_mask = 16'hF1A1;
defparam \inst2|sdram_controller|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N0
cycloneive_lcell_comb \inst2|sdram_controller|Selector108~1 (
// Equation(s):
// \inst2|sdram_controller|Selector108~1_combout  = (\inst2|sdram_controller|m_addr[9]~3_combout  & ((\inst2|sdram_controller|Selector108~0_combout  & (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[44]~16_combout )) # 
// (!\inst2|sdram_controller|Selector108~0_combout  & ((\inst2|sdram_controller|active_addr [19]))))) # (!\inst2|sdram_controller|m_addr[9]~3_combout  & (((\inst2|sdram_controller|Selector108~0_combout ))))

	.dataa(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[44]~16_combout ),
	.datac(\inst2|sdram_controller|Selector108~0_combout ),
	.datad(\inst2|sdram_controller|active_addr [19]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector108~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector108~1 .lut_mask = 16'hDAD0;
defparam \inst2|sdram_controller|Selector108~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y12_N18
dffeas \inst2|sdram_controller|m_addr[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector108~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|m_addr[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[8] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N4
cycloneive_lcell_comb \inst2|master_interface|address[9]~feeder (
// Equation(s):
// \inst2|master_interface|address[9]~feeder_combout  = \inst2|master_interface|addr_counter [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [9]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[9]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y42_N5
dffeas \inst2|master_interface|address[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[9] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N16
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[43]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[43]~feeder_combout  = \inst2|master_interface|address [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [9]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[43]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y39_N17
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[43] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[43] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y42_N1
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[43] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[43] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N28
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[43]~17 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[43]~17_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [43]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [43]))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [43]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [43]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[43]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[43]~17 .lut_mask = 16'hFC0C;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[43]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y39_N29
dffeas \inst2|sdram_controller|active_addr[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[43]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[7] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N30
cycloneive_lcell_comb \inst2|sdram_controller|Selector109~0 (
// Equation(s):
// \inst2|sdram_controller|Selector109~0_combout  = (\inst2|sdram_controller|m_addr[9]~3_combout  & (((\inst2|sdram_controller|m_state.000001000~q )))) # (!\inst2|sdram_controller|m_addr[9]~3_combout  & ((\inst2|sdram_controller|m_state.000001000~q  & 
// (\inst2|sdram_controller|active_addr [7])) # (!\inst2|sdram_controller|m_state.000001000~q  & ((!\inst2|sdram_controller|i_addr [12])))))

	.dataa(\inst2|sdram_controller|active_addr [7]),
	.datab(\inst2|sdram_controller|i_addr [12]),
	.datac(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.datad(\inst2|sdram_controller|m_state.000001000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector109~0 .lut_mask = 16'hFA03;
defparam \inst2|sdram_controller|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N18
cycloneive_lcell_comb \inst2|sdram_controller|Selector109~1 (
// Equation(s):
// \inst2|sdram_controller|Selector109~1_combout  = (\inst2|sdram_controller|Selector109~0_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[43]~17_combout ) # ((!\inst2|sdram_controller|m_addr[9]~3_combout 
// )))) # (!\inst2|sdram_controller|Selector109~0_combout  & (((\inst2|sdram_controller|m_addr[9]~3_combout  & \inst2|sdram_controller|active_addr [18]))))

	.dataa(\inst2|sdram_controller|Selector109~0_combout ),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[43]~17_combout ),
	.datac(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.datad(\inst2|sdram_controller|active_addr [18]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector109~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector109~1 .lut_mask = 16'hDA8A;
defparam \inst2|sdram_controller|Selector109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y9_N18
dffeas \inst2|sdram_controller|m_addr[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector109~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|m_addr[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[7] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N6
cycloneive_lcell_comb \inst2|master_interface|address[8]~feeder (
// Equation(s):
// \inst2|master_interface|address[8]~feeder_combout  = \inst2|master_interface|addr_counter [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [8]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[8]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y42_N7
dffeas \inst2|master_interface|address[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[8] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N25
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[42] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[42] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N18
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42]~feeder_combout  = \inst2|master_interface|address [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [8]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y42_N19
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N12
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~18 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~18_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [42]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [42]))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [42]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [42]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~18 .lut_mask = 16'hFC0C;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y39_N13
dffeas \inst2|sdram_controller|active_addr[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[6] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N14
cycloneive_lcell_comb \inst2|sdram_controller|Selector110~0 (
// Equation(s):
// \inst2|sdram_controller|Selector110~0_combout  = (\inst2|sdram_controller|m_addr[9]~3_combout  & (((\inst2|sdram_controller|m_state.000001000~q )))) # (!\inst2|sdram_controller|m_addr[9]~3_combout  & ((\inst2|sdram_controller|m_state.000001000~q  & 
// (\inst2|sdram_controller|active_addr [6])) # (!\inst2|sdram_controller|m_state.000001000~q  & ((!\inst2|sdram_controller|i_addr [12])))))

	.dataa(\inst2|sdram_controller|active_addr [6]),
	.datab(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.datac(\inst2|sdram_controller|i_addr [12]),
	.datad(\inst2|sdram_controller|m_state.000001000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector110~0 .lut_mask = 16'hEE03;
defparam \inst2|sdram_controller|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N26
cycloneive_lcell_comb \inst2|sdram_controller|Selector110~1 (
// Equation(s):
// \inst2|sdram_controller|Selector110~1_combout  = (\inst2|sdram_controller|Selector110~0_combout  & (((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~18_combout ) # (!\inst2|sdram_controller|m_addr[9]~3_combout 
// )))) # (!\inst2|sdram_controller|Selector110~0_combout  & (\inst2|sdram_controller|active_addr [17] & (\inst2|sdram_controller|m_addr[9]~3_combout )))

	.dataa(\inst2|sdram_controller|active_addr [17]),
	.datab(\inst2|sdram_controller|Selector110~0_combout ),
	.datac(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~18_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector110~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector110~1 .lut_mask = 16'hEC2C;
defparam \inst2|sdram_controller|Selector110~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y12_N25
dffeas \inst2|sdram_controller|m_addr[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector110~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|m_addr[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[6] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N18
cycloneive_lcell_comb \inst2|master_interface|address[7]~feeder (
// Equation(s):
// \inst2|master_interface|address[7]~feeder_combout  = \inst2|master_interface|addr_counter [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [7]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[7]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N19
dffeas \inst2|master_interface|address[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[7] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N6
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder_combout  = \inst2|master_interface|address [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [7]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N7
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N4
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder_combout  = \inst2|master_interface|address [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [7]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N5
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N26
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~19 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~19_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [41]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [41]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [41]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [41]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~19 .lut_mask = 16'hFA50;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N4
cycloneive_lcell_comb \inst2|sdram_controller|Selector111~0 (
// Equation(s):
// \inst2|sdram_controller|Selector111~0_combout  = (\inst2|sdram_controller|m_state.000001000~q  & (((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~19_combout )))) # (!\inst2|sdram_controller|m_state.000001000~q  & 
// ((\inst2|sdram_controller|active_addr [16]) # ((!\inst2|sdram_controller|m_state.000000010~q ))))

	.dataa(\inst2|sdram_controller|active_addr [16]),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~19_combout ),
	.datad(\inst2|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector111~0 .lut_mask = 16'hE2F3;
defparam \inst2|sdram_controller|Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y39_N27
dffeas \inst2|sdram_controller|active_addr[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[5] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N14
cycloneive_lcell_comb \inst2|sdram_controller|Selector111~1 (
// Equation(s):
// \inst2|sdram_controller|Selector111~1_combout  = (\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|f_select~combout  & (\inst2|sdram_controller|Selector111~0_combout )) # (!\inst2|sdram_controller|f_select~combout  & 
// ((\inst2|sdram_controller|active_addr [5]))))) # (!\inst2|sdram_controller|m_state.000001000~q  & (\inst2|sdram_controller|Selector111~0_combout ))

	.dataa(\inst2|sdram_controller|m_state.000001000~q ),
	.datab(\inst2|sdram_controller|Selector111~0_combout ),
	.datac(\inst2|sdram_controller|f_select~combout ),
	.datad(\inst2|sdram_controller|active_addr [5]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector111~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector111~1 .lut_mask = 16'hCEC4;
defparam \inst2|sdram_controller|Selector111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y11_N18
dffeas \inst2|sdram_controller|m_addr[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector111~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|m_addr[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[5] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y41_N25
dffeas \inst2|master_interface|address[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|addr_counter [6]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[6] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N8
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40]~feeder_combout  = \inst2|master_interface|address [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [6]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N9
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N18
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40]~feeder_combout  = \inst2|master_interface|address [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [6]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N19
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N6
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~20 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~20_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [40])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [40])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [40]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [40]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~20 .lut_mask = 16'hF5A0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y37_N7
dffeas \inst2|sdram_controller|active_addr[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[4] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N8
cycloneive_lcell_comb \inst2|sdram_controller|Selector112~0 (
// Equation(s):
// \inst2|sdram_controller|Selector112~0_combout  = (\inst2|sdram_controller|f_pop~q  & ((\inst2|sdram_controller|pending~combout  & (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~20_combout )) # 
// (!\inst2|sdram_controller|pending~combout  & ((\inst2|sdram_controller|active_addr [4]))))) # (!\inst2|sdram_controller|f_pop~q  & (((\inst2|sdram_controller|active_addr [4]))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~20_combout ),
	.datab(\inst2|sdram_controller|f_pop~q ),
	.datac(\inst2|sdram_controller|pending~combout ),
	.datad(\inst2|sdram_controller|active_addr [4]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector112~0 .lut_mask = 16'hBF80;
defparam \inst2|sdram_controller|Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N16
cycloneive_lcell_comb \inst2|sdram_controller|Selector112~1 (
// Equation(s):
// \inst2|sdram_controller|Selector112~1_combout  = (\inst2|sdram_controller|m_state.000001000~q  & (((\inst2|sdram_controller|Selector112~0_combout )))) # (!\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|active_addr [15]) # 
// ((!\inst2|sdram_controller|m_state.000000010~q ))))

	.dataa(\inst2|sdram_controller|m_state.000001000~q ),
	.datab(\inst2|sdram_controller|active_addr [15]),
	.datac(\inst2|sdram_controller|Selector112~0_combout ),
	.datad(\inst2|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector112~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector112~1 .lut_mask = 16'hE4F5;
defparam \inst2|sdram_controller|Selector112~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y15_N18
dffeas \inst2|sdram_controller|m_addr[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector112~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|m_addr[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[4] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N0
cycloneive_lcell_comb \inst2|master_interface|address[5]~feeder (
// Equation(s):
// \inst2|master_interface|address[5]~feeder_combout  = \inst2|master_interface|addr_counter [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [5]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N1
dffeas \inst2|master_interface|address[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[5] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N12
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder_combout  = \inst2|master_interface|address [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [5]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N13
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N30
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout  = \inst2|master_interface|address [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [5]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N31
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N2
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~21 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~21_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [39])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [39])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [39]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [39]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~21 .lut_mask = 16'hF5A0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y37_N3
dffeas \inst2|sdram_controller|active_addr[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[3] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N28
cycloneive_lcell_comb \inst2|sdram_controller|Selector113~0 (
// Equation(s):
// \inst2|sdram_controller|Selector113~0_combout  = (\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|active_addr [3]) # ((\inst2|sdram_controller|m_addr[9]~3_combout )))) # (!\inst2|sdram_controller|m_state.000001000~q  & 
// (((!\inst2|sdram_controller|i_addr [12] & !\inst2|sdram_controller|m_addr[9]~3_combout ))))

	.dataa(\inst2|sdram_controller|m_state.000001000~q ),
	.datab(\inst2|sdram_controller|active_addr [3]),
	.datac(\inst2|sdram_controller|i_addr [12]),
	.datad(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector113~0 .lut_mask = 16'hAA8D;
defparam \inst2|sdram_controller|Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N14
cycloneive_lcell_comb \inst2|sdram_controller|Selector113~1 (
// Equation(s):
// \inst2|sdram_controller|Selector113~1_combout  = (\inst2|sdram_controller|Selector113~0_combout  & (((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~21_combout ) # (!\inst2|sdram_controller|m_addr[9]~3_combout 
// )))) # (!\inst2|sdram_controller|Selector113~0_combout  & (\inst2|sdram_controller|active_addr [14] & ((\inst2|sdram_controller|m_addr[9]~3_combout ))))

	.dataa(\inst2|sdram_controller|Selector113~0_combout ),
	.datab(\inst2|sdram_controller|active_addr [14]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~21_combout ),
	.datad(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector113~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector113~1 .lut_mask = 16'hE4AA;
defparam \inst2|sdram_controller|Selector113~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y42_N4
dffeas \inst2|sdram_controller|m_addr[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector113~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|m_addr[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[3] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N12
cycloneive_lcell_comb \inst2|master_interface|address[4]~feeder (
// Equation(s):
// \inst2|master_interface|address[4]~feeder_combout  = \inst2|master_interface|addr_counter [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [4]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[4]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N13
dffeas \inst2|master_interface|address[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[4] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N24
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38]~feeder_combout  = \inst2|master_interface|address [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [4]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N25
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N26
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout  = \inst2|master_interface|address [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [4]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N27
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N10
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~22 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~22_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [38])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [38])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [38]),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [38]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~22 .lut_mask = 16'hDD88;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y38_N11
dffeas \inst2|sdram_controller|active_addr[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N20
cycloneive_lcell_comb \inst2|sdram_controller|Selector114~0 (
// Equation(s):
// \inst2|sdram_controller|Selector114~0_combout  = (\inst2|sdram_controller|m_addr[9]~3_combout  & (((\inst2|sdram_controller|m_state.000001000~q )))) # (!\inst2|sdram_controller|m_addr[9]~3_combout  & ((\inst2|sdram_controller|m_state.000001000~q  & 
// ((\inst2|sdram_controller|active_addr [2]))) # (!\inst2|sdram_controller|m_state.000001000~q  & (!\inst2|sdram_controller|i_addr [12]))))

	.dataa(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.datab(\inst2|sdram_controller|i_addr [12]),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(\inst2|sdram_controller|active_addr [2]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector114~0 .lut_mask = 16'hF1A1;
defparam \inst2|sdram_controller|Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N6
cycloneive_lcell_comb \inst2|sdram_controller|Selector114~1 (
// Equation(s):
// \inst2|sdram_controller|Selector114~1_combout  = (\inst2|sdram_controller|Selector114~0_combout  & (((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~22_combout ) # (!\inst2|sdram_controller|m_addr[9]~3_combout 
// )))) # (!\inst2|sdram_controller|Selector114~0_combout  & (\inst2|sdram_controller|active_addr [13] & ((\inst2|sdram_controller|m_addr[9]~3_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [13]),
	.datab(\inst2|sdram_controller|Selector114~0_combout ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~22_combout ),
	.datad(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector114~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector114~1 .lut_mask = 16'hE2CC;
defparam \inst2|sdram_controller|Selector114~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N25
dffeas \inst2|sdram_controller|m_addr[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector114~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|m_addr[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N18
cycloneive_lcell_comb \inst2|master_interface|address[3]~feeder (
// Equation(s):
// \inst2|master_interface|address[3]~feeder_combout  = \inst2|master_interface|addr_counter [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [3]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N19
dffeas \inst2|master_interface|address[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[3] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N20
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout  = \inst2|master_interface|address [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [3]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N21
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N14
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder_combout  = \inst2|master_interface|address [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [3]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N15
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N24
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~23 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~23_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [37]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [37]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [37]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [37]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~23 .lut_mask = 16'hFA50;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y38_N25
dffeas \inst2|sdram_controller|active_addr[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N26
cycloneive_lcell_comb \inst2|sdram_controller|Selector115~0 (
// Equation(s):
// \inst2|sdram_controller|Selector115~0_combout  = (\inst2|sdram_controller|m_addr[9]~3_combout  & (((\inst2|sdram_controller|m_state.000001000~q )))) # (!\inst2|sdram_controller|m_addr[9]~3_combout  & ((\inst2|sdram_controller|m_state.000001000~q  & 
// ((\inst2|sdram_controller|active_addr [1]))) # (!\inst2|sdram_controller|m_state.000001000~q  & (!\inst2|sdram_controller|i_addr [12]))))

	.dataa(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.datab(\inst2|sdram_controller|i_addr [12]),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(\inst2|sdram_controller|active_addr [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector115~0 .lut_mask = 16'hF1A1;
defparam \inst2|sdram_controller|Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N4
cycloneive_lcell_comb \inst2|sdram_controller|Selector115~1 (
// Equation(s):
// \inst2|sdram_controller|Selector115~1_combout  = (\inst2|sdram_controller|m_addr[9]~3_combout  & ((\inst2|sdram_controller|Selector115~0_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~23_combout ))) # 
// (!\inst2|sdram_controller|Selector115~0_combout  & (\inst2|sdram_controller|active_addr [12])))) # (!\inst2|sdram_controller|m_addr[9]~3_combout  & (((\inst2|sdram_controller|Selector115~0_combout ))))

	.dataa(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.datab(\inst2|sdram_controller|active_addr [12]),
	.datac(\inst2|sdram_controller|Selector115~0_combout ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~23_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector115~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector115~1 .lut_mask = 16'hF858;
defparam \inst2|sdram_controller|Selector115~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y15_N25
dffeas \inst2|sdram_controller|m_addr[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector115~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|m_addr[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N22
cycloneive_lcell_comb \inst2|master_interface|address[2]~feeder (
// Equation(s):
// \inst2|master_interface|address[2]~feeder_combout  = \inst2|master_interface|addr_counter [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [2]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[2]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N23
dffeas \inst2|master_interface|address[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|address[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|address[2] .is_wysiwyg = "true";
defparam \inst2|master_interface|address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y41_N15
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[36] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|address [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[36] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N30
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder_combout  = \inst2|master_interface|address [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|address [2]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N31
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N16
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~24 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~24_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [36]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [36]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [36]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [36]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~24 .lut_mask = 16'hFA50;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y37_N17
dffeas \inst2|sdram_controller|active_addr[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N26
cycloneive_lcell_comb \inst2|sdram_controller|Selector116~0 (
// Equation(s):
// \inst2|sdram_controller|Selector116~0_combout  = (\inst2|sdram_controller|m_state.000001000~q  & (((\inst2|sdram_controller|active_addr [0]) # (\inst2|sdram_controller|m_addr[9]~3_combout )))) # (!\inst2|sdram_controller|m_state.000001000~q  & 
// (!\inst2|sdram_controller|i_addr [12] & ((!\inst2|sdram_controller|m_addr[9]~3_combout ))))

	.dataa(\inst2|sdram_controller|i_addr [12]),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|active_addr [0]),
	.datad(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector116~0 .lut_mask = 16'hCCD1;
defparam \inst2|sdram_controller|Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N4
cycloneive_lcell_comb \inst2|sdram_controller|Selector116~1 (
// Equation(s):
// \inst2|sdram_controller|Selector116~1_combout  = (\inst2|sdram_controller|m_addr[9]~3_combout  & ((\inst2|sdram_controller|Selector116~0_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~24_combout ))) # 
// (!\inst2|sdram_controller|Selector116~0_combout  & (\inst2|sdram_controller|active_addr [11])))) # (!\inst2|sdram_controller|m_addr[9]~3_combout  & (((\inst2|sdram_controller|Selector116~0_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [11]),
	.datab(\inst2|sdram_controller|m_addr[9]~3_combout ),
	.datac(\inst2|sdram_controller|Selector116~0_combout ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~24_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector116~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector116~1 .lut_mask = 16'hF838;
defparam \inst2|sdram_controller|Selector116~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y34_N4
dffeas \inst2|sdram_controller|m_addr[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector116~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|m_addr[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N18
cycloneive_lcell_comb \inst2|sdram_controller|Selector117~0 (
// Equation(s):
// \inst2|sdram_controller|Selector117~0_combout  = (\inst2|sdram_controller|f_select~combout  & ((\inst2|sdram_controller|m_state.000000010~q  & (\inst2|sdram_controller|active_addr [24])) # (!\inst2|sdram_controller|m_state.000000010~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[60]~1_combout ))))) # (!\inst2|sdram_controller|f_select~combout  & (\inst2|sdram_controller|active_addr [24]))

	.dataa(\inst2|sdram_controller|active_addr [24]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[60]~1_combout ),
	.datac(\inst2|sdram_controller|f_select~combout ),
	.datad(\inst2|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector117~0 .lut_mask = 16'hAACA;
defparam \inst2|sdram_controller|Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N4
cycloneive_lcell_comb \inst2|sdram_controller|WideOr16~0 (
// Equation(s):
// \inst2|sdram_controller|WideOr16~0_combout  = (\inst2|sdram_controller|m_state.000000010~q ) # (\inst2|sdram_controller|m_state.000001000~q )

	.dataa(\inst2|sdram_controller|m_state.000000010~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|WideOr16~0 .lut_mask = 16'hFAFA;
defparam \inst2|sdram_controller|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y33_N18
dffeas \inst2|sdram_controller|m_bank[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector117~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_bank [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_bank[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_bank[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N12
cycloneive_lcell_comb \inst2|sdram_controller|Selector118~0 (
// Equation(s):
// \inst2|sdram_controller|Selector118~0_combout  = (\inst2|sdram_controller|m_state.000000010~q  & (\inst2|sdram_controller|active_addr [10])) # (!\inst2|sdram_controller|m_state.000000010~q  & ((\inst2|sdram_controller|f_select~combout  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[46]~0_combout ))) # (!\inst2|sdram_controller|f_select~combout  & (\inst2|sdram_controller|active_addr [10]))))

	.dataa(\inst2|sdram_controller|m_state.000000010~q ),
	.datab(\inst2|sdram_controller|active_addr [10]),
	.datac(\inst2|sdram_controller|f_select~combout ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[46]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector118~0 .lut_mask = 16'hDC8C;
defparam \inst2|sdram_controller|Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N18
dffeas \inst2|sdram_controller|m_bank[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector118~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_bank [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_bank[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_bank[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N4
cycloneive_lcell_comb \inst1|Add0~0 (
// Equation(s):
// \inst1|Add0~0_combout  = \inst1|hCount [5] $ (VCC)
// \inst1|Add0~1  = CARRY(\inst1|hCount [5])

	.dataa(\inst1|hCount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add0~0_combout ),
	.cout(\inst1|Add0~1 ));
// synopsys translate_off
defparam \inst1|Add0~0 .lut_mask = 16'h55AA;
defparam \inst1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N6
cycloneive_lcell_comb \inst1|Add0~2 (
// Equation(s):
// \inst1|Add0~2_combout  = (\inst1|hCount [6] & (\inst1|Add0~1  & VCC)) # (!\inst1|hCount [6] & (!\inst1|Add0~1 ))
// \inst1|Add0~3  = CARRY((!\inst1|hCount [6] & !\inst1|Add0~1 ))

	.dataa(\inst1|hCount [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~1 ),
	.combout(\inst1|Add0~2_combout ),
	.cout(\inst1|Add0~3 ));
// synopsys translate_off
defparam \inst1|Add0~2 .lut_mask = 16'hA505;
defparam \inst1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N8
cycloneive_lcell_comb \inst1|Add0~4 (
// Equation(s):
// \inst1|Add0~4_combout  = (\inst1|hCount [7] & (\inst1|Add0~3  $ (GND))) # (!\inst1|hCount [7] & (!\inst1|Add0~3  & VCC))
// \inst1|Add0~5  = CARRY((\inst1|hCount [7] & !\inst1|Add0~3 ))

	.dataa(\inst1|hCount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~3 ),
	.combout(\inst1|Add0~4_combout ),
	.cout(\inst1|Add0~5 ));
// synopsys translate_off
defparam \inst1|Add0~4 .lut_mask = 16'hA50A;
defparam \inst1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N10
cycloneive_lcell_comb \inst1|Add0~6 (
// Equation(s):
// \inst1|Add0~6_combout  = (\inst1|hCount [8] & (\inst1|Add0~5  & VCC)) # (!\inst1|hCount [8] & (!\inst1|Add0~5 ))
// \inst1|Add0~7  = CARRY((!\inst1|hCount [8] & !\inst1|Add0~5 ))

	.dataa(gnd),
	.datab(\inst1|hCount [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~5 ),
	.combout(\inst1|Add0~6_combout ),
	.cout(\inst1|Add0~7 ));
// synopsys translate_off
defparam \inst1|Add0~6 .lut_mask = 16'hC303;
defparam \inst1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N12
cycloneive_lcell_comb \inst1|Add0~8 (
// Equation(s):
// \inst1|Add0~8_combout  = \inst1|Add0~7  $ (\inst1|hCount [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|hCount [9]),
	.cin(\inst1|Add0~7 ),
	.combout(\inst1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~8 .lut_mask = 16'h0FF0;
defparam \inst1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N14
cycloneive_lcell_comb \inst1|Add0~10 (
// Equation(s):
// \inst1|Add0~10_combout  = (\inst1|Add0~8_combout  & (((!\inst1|Equal0~0_combout  & \inst1|hCount [7])) # (!\inst1|LessThan3~0_combout )))

	.dataa(\inst1|Add0~8_combout ),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~10 .lut_mask = 16'h20AA;
defparam \inst1|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N16
cycloneive_lcell_comb \inst1|Add0~11 (
// Equation(s):
// \inst1|Add0~11_combout  = (\inst1|Add0~6_combout  & (((!\inst1|Equal0~0_combout  & \inst1|hCount [7])) # (!\inst1|LessThan3~0_combout )))

	.dataa(\inst1|Add0~6_combout ),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~11 .lut_mask = 16'h20AA;
defparam \inst1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N26
cycloneive_lcell_comb \inst1|Add0~12 (
// Equation(s):
// \inst1|Add0~12_combout  = (\inst1|Add0~4_combout  & (((\inst1|hCount [7] & !\inst1|Equal0~0_combout )) # (!\inst1|LessThan3~0_combout )))

	.dataa(\inst1|hCount [7]),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst1|Add0~4_combout ),
	.datad(\inst1|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~12 .lut_mask = 16'h20F0;
defparam \inst1|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N20
cycloneive_lcell_comb \inst1|Add0~13 (
// Equation(s):
// \inst1|Add0~13_combout  = (\inst1|Add0~2_combout  & (((!\inst1|Equal0~0_combout  & \inst1|hCount [7])) # (!\inst1|LessThan3~0_combout )))

	.dataa(\inst1|Add0~2_combout ),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~13 .lut_mask = 16'h20AA;
defparam \inst1|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N30
cycloneive_lcell_comb \inst1|Add0~14 (
// Equation(s):
// \inst1|Add0~14_combout  = (\inst1|Add0~0_combout  & (((\inst1|hCount [7] & !\inst1|Equal0~0_combout )) # (!\inst1|LessThan3~0_combout )))

	.dataa(\inst1|hCount [7]),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst1|Add0~0_combout ),
	.datad(\inst1|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~14 .lut_mask = 16'h20F0;
defparam \inst1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N14
cycloneive_lcell_comb \inst1|outX[4]~0 (
// Equation(s):
// \inst1|outX[4]~0_combout  = (\inst1|hCount [4] & (((!\inst1|Equal0~0_combout  & \inst1|hCount [7])) # (!\inst1|LessThan3~0_combout )))

	.dataa(\inst1|hCount [4]),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst1|LessThan3~0_combout ),
	.datad(\inst1|hCount [7]),
	.cin(gnd),
	.combout(\inst1|outX[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outX[4]~0 .lut_mask = 16'h2A0A;
defparam \inst1|outX[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N24
cycloneive_lcell_comb \inst1|outX[3]~1 (
// Equation(s):
// \inst1|outX[3]~1_combout  = (\inst1|hCount [3] & (((!\inst1|Equal0~0_combout  & \inst1|hCount [7])) # (!\inst1|LessThan3~0_combout )))

	.dataa(\inst1|hCount [3]),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst1|outX[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outX[3]~1 .lut_mask = 16'h20AA;
defparam \inst1|outX[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N2
cycloneive_lcell_comb \inst1|outX[2]~2 (
// Equation(s):
// \inst1|outX[2]~2_combout  = (\inst1|hCount [2] & (((!\inst1|Equal0~0_combout  & \inst1|hCount [7])) # (!\inst1|LessThan3~0_combout )))

	.dataa(\inst1|hCount [2]),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst1|outX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outX[2]~2 .lut_mask = 16'h20AA;
defparam \inst1|outX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N28
cycloneive_lcell_comb \inst1|outX[1]~3 (
// Equation(s):
// \inst1|outX[1]~3_combout  = (\inst1|hCount [1] & (((!\inst1|Equal0~0_combout  & \inst1|hCount [7])) # (!\inst1|LessThan3~0_combout )))

	.dataa(\inst1|hCount [1]),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst1|outX[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outX[1]~3 .lut_mask = 16'h20AA;
defparam \inst1|outX[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N22
cycloneive_lcell_comb \inst1|outX[0]~4 (
// Equation(s):
// \inst1|outX[0]~4_combout  = (\inst1|hCount [0] & (((!\inst1|Equal0~0_combout  & \inst1|hCount [7])) # (!\inst1|LessThan3~0_combout )))

	.dataa(\inst1|hCount [0]),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst1|outX[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outX[0]~4 .lut_mask = 16'h20AA;
defparam \inst1|outX[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N8
cycloneive_lcell_comb \inst1|Add1~0 (
// Equation(s):
// \inst1|Add1~0_combout  = \inst1|vCount [0] $ (VCC)
// \inst1|Add1~1  = CARRY(\inst1|vCount [0])

	.dataa(gnd),
	.datab(\inst1|vCount [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add1~0_combout ),
	.cout(\inst1|Add1~1 ));
// synopsys translate_off
defparam \inst1|Add1~0 .lut_mask = 16'h33CC;
defparam \inst1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N10
cycloneive_lcell_comb \inst1|Add1~2 (
// Equation(s):
// \inst1|Add1~2_combout  = (\inst1|vCount [1] & (\inst1|Add1~1  & VCC)) # (!\inst1|vCount [1] & (!\inst1|Add1~1 ))
// \inst1|Add1~3  = CARRY((!\inst1|vCount [1] & !\inst1|Add1~1 ))

	.dataa(\inst1|vCount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~1 ),
	.combout(\inst1|Add1~2_combout ),
	.cout(\inst1|Add1~3 ));
// synopsys translate_off
defparam \inst1|Add1~2 .lut_mask = 16'hA505;
defparam \inst1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N12
cycloneive_lcell_comb \inst1|Add1~4 (
// Equation(s):
// \inst1|Add1~4_combout  = (\inst1|vCount [2] & (\inst1|Add1~3  $ (GND))) # (!\inst1|vCount [2] & (!\inst1|Add1~3  & VCC))
// \inst1|Add1~5  = CARRY((\inst1|vCount [2] & !\inst1|Add1~3 ))

	.dataa(\inst1|vCount [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~3 ),
	.combout(\inst1|Add1~4_combout ),
	.cout(\inst1|Add1~5 ));
// synopsys translate_off
defparam \inst1|Add1~4 .lut_mask = 16'hA50A;
defparam \inst1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N14
cycloneive_lcell_comb \inst1|Add1~6 (
// Equation(s):
// \inst1|Add1~6_combout  = (\inst1|vCount [3] & (!\inst1|Add1~5 )) # (!\inst1|vCount [3] & ((\inst1|Add1~5 ) # (GND)))
// \inst1|Add1~7  = CARRY((!\inst1|Add1~5 ) # (!\inst1|vCount [3]))

	.dataa(\inst1|vCount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~5 ),
	.combout(\inst1|Add1~6_combout ),
	.cout(\inst1|Add1~7 ));
// synopsys translate_off
defparam \inst1|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N16
cycloneive_lcell_comb \inst1|Add1~8 (
// Equation(s):
// \inst1|Add1~8_combout  = (\inst1|vCount [4] & ((GND) # (!\inst1|Add1~7 ))) # (!\inst1|vCount [4] & (\inst1|Add1~7  $ (GND)))
// \inst1|Add1~9  = CARRY((\inst1|vCount [4]) # (!\inst1|Add1~7 ))

	.dataa(\inst1|vCount [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~7 ),
	.combout(\inst1|Add1~8_combout ),
	.cout(\inst1|Add1~9 ));
// synopsys translate_off
defparam \inst1|Add1~8 .lut_mask = 16'h5AAF;
defparam \inst1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N18
cycloneive_lcell_comb \inst1|Add1~10 (
// Equation(s):
// \inst1|Add1~10_combout  = (\inst1|vCount [5] & (!\inst1|Add1~9 )) # (!\inst1|vCount [5] & ((\inst1|Add1~9 ) # (GND)))
// \inst1|Add1~11  = CARRY((!\inst1|Add1~9 ) # (!\inst1|vCount [5]))

	.dataa(\inst1|vCount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~9 ),
	.combout(\inst1|Add1~10_combout ),
	.cout(\inst1|Add1~11 ));
// synopsys translate_off
defparam \inst1|Add1~10 .lut_mask = 16'h5A5F;
defparam \inst1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N20
cycloneive_lcell_comb \inst1|Add1~12 (
// Equation(s):
// \inst1|Add1~12_combout  = (\inst1|vCount [6] & ((GND) # (!\inst1|Add1~11 ))) # (!\inst1|vCount [6] & (\inst1|Add1~11  $ (GND)))
// \inst1|Add1~13  = CARRY((\inst1|vCount [6]) # (!\inst1|Add1~11 ))

	.dataa(gnd),
	.datab(\inst1|vCount [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~11 ),
	.combout(\inst1|Add1~12_combout ),
	.cout(\inst1|Add1~13 ));
// synopsys translate_off
defparam \inst1|Add1~12 .lut_mask = 16'h3CCF;
defparam \inst1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N22
cycloneive_lcell_comb \inst1|Add1~14 (
// Equation(s):
// \inst1|Add1~14_combout  = (\inst1|vCount [7] & (\inst1|Add1~13  & VCC)) # (!\inst1|vCount [7] & (!\inst1|Add1~13 ))
// \inst1|Add1~15  = CARRY((!\inst1|vCount [7] & !\inst1|Add1~13 ))

	.dataa(gnd),
	.datab(\inst1|vCount [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~13 ),
	.combout(\inst1|Add1~14_combout ),
	.cout(\inst1|Add1~15 ));
// synopsys translate_off
defparam \inst1|Add1~14 .lut_mask = 16'hC303;
defparam \inst1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N24
cycloneive_lcell_comb \inst1|Add1~16 (
// Equation(s):
// \inst1|Add1~16_combout  = (\inst1|vCount [8] & ((GND) # (!\inst1|Add1~15 ))) # (!\inst1|vCount [8] & (\inst1|Add1~15  $ (GND)))
// \inst1|Add1~17  = CARRY((\inst1|vCount [8]) # (!\inst1|Add1~15 ))

	.dataa(gnd),
	.datab(\inst1|vCount [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~15 ),
	.combout(\inst1|Add1~16_combout ),
	.cout(\inst1|Add1~17 ));
// synopsys translate_off
defparam \inst1|Add1~16 .lut_mask = 16'h3CCF;
defparam \inst1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N26
cycloneive_lcell_comb \inst1|Add1~18 (
// Equation(s):
// \inst1|Add1~18_combout  = \inst1|Add1~17  $ (!\inst1|vCount [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|vCount [9]),
	.cin(\inst1|Add1~17 ),
	.combout(\inst1|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~18 .lut_mask = 16'hF00F;
defparam \inst1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N0
cycloneive_lcell_comb \inst1|Add1~20 (
// Equation(s):
// \inst1|Add1~20_combout  = (!\inst1|LessThan5~2_combout  & \inst1|Add1~18_combout )

	.dataa(gnd),
	.datab(\inst1|LessThan5~2_combout ),
	.datac(\inst1|Add1~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~20 .lut_mask = 16'h3030;
defparam \inst1|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N2
cycloneive_lcell_comb \inst1|Add1~21 (
// Equation(s):
// \inst1|Add1~21_combout  = (!\inst1|LessThan5~2_combout  & \inst1|Add1~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|LessThan5~2_combout ),
	.datad(\inst1|Add1~16_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~21 .lut_mask = 16'h0F00;
defparam \inst1|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N4
cycloneive_lcell_comb \inst1|Add1~22 (
// Equation(s):
// \inst1|Add1~22_combout  = (!\inst1|LessThan5~2_combout  & \inst1|Add1~14_combout )

	.dataa(gnd),
	.datab(\inst1|LessThan5~2_combout ),
	.datac(\inst1|Add1~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~22 .lut_mask = 16'h3030;
defparam \inst1|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N30
cycloneive_lcell_comb \inst1|Add1~23 (
// Equation(s):
// \inst1|Add1~23_combout  = (!\inst1|LessThan5~2_combout  & \inst1|Add1~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|LessThan5~2_combout ),
	.datad(\inst1|Add1~12_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~23 .lut_mask = 16'h0F00;
defparam \inst1|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N8
cycloneive_lcell_comb \inst1|Add1~24 (
// Equation(s):
// \inst1|Add1~24_combout  = (!\inst1|LessThan5~2_combout  & \inst1|Add1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|LessThan5~2_combout ),
	.datad(\inst1|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~24 .lut_mask = 16'h0F00;
defparam \inst1|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N28
cycloneive_lcell_comb \inst1|Add1~25 (
// Equation(s):
// \inst1|Add1~25_combout  = (!\inst1|LessThan5~2_combout  & \inst1|Add1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|LessThan5~2_combout ),
	.datad(\inst1|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~25 .lut_mask = 16'h0F00;
defparam \inst1|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N6
cycloneive_lcell_comb \inst1|Add1~26 (
// Equation(s):
// \inst1|Add1~26_combout  = (!\inst1|LessThan5~2_combout  & \inst1|Add1~6_combout )

	.dataa(gnd),
	.datab(\inst1|LessThan5~2_combout ),
	.datac(\inst1|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~26 .lut_mask = 16'h3030;
defparam \inst1|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N2
cycloneive_lcell_comb \inst1|Add1~27 (
// Equation(s):
// \inst1|Add1~27_combout  = (\inst1|Add1~4_combout  & !\inst1|LessThan5~2_combout )

	.dataa(gnd),
	.datab(\inst1|Add1~4_combout ),
	.datac(\inst1|LessThan5~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~27 .lut_mask = 16'h0C0C;
defparam \inst1|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N28
cycloneive_lcell_comb \inst1|Add1~28 (
// Equation(s):
// \inst1|Add1~28_combout  = (!\inst1|LessThan5~2_combout  & \inst1|Add1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|LessThan5~2_combout ),
	.datad(\inst1|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~28 .lut_mask = 16'h0F00;
defparam \inst1|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N30
cycloneive_lcell_comb \inst1|Add1~29 (
// Equation(s):
// \inst1|Add1~29_combout  = (!\inst1|LessThan5~2_combout  & \inst1|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|LessThan5~2_combout ),
	.datad(\inst1|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~29 .lut_mask = 16'h0F00;
defparam \inst1|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y13_N3
dffeas \inst2|sdram_controller|za_data[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[0]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N8
cycloneive_lcell_comb \inst2|master_interface|exportdata[0]~feeder (
// Equation(s):
// \inst2|master_interface|exportdata[0]~feeder_combout  = \inst2|sdram_controller|za_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|za_data [0]),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|exportdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y41_N9
dffeas \inst2|master_interface|exportdata[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|exportdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[0] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N18
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ram_address_a [8] = \inst3|dcfifo_component|auto_generated|wrptr_g [9] $ (\inst3|dcfifo_component|auto_generated|wrptr_g [8])

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ram_address_a [8]),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 16'h5A5A;
defparam \inst3|dcfifo_component|auto_generated|ram_address_a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y45_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h0F0F;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y26_N17
dffeas \inst2|sdram_controller|za_data[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[1]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y41_N7
dffeas \inst2|master_interface|exportdata[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|za_data [1]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[1] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y29_N17
dffeas \inst2|sdram_controller|za_data[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[2]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y45_N20
cycloneive_lcell_comb \inst2|master_interface|exportdata[2]~feeder (
// Equation(s):
// \inst2|master_interface|exportdata[2]~feeder_combout  = \inst2|sdram_controller|za_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|za_data [2]),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[2]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|exportdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y45_N21
dffeas \inst2|master_interface|exportdata[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|exportdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[2] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y25_N17
dffeas \inst2|sdram_controller|za_data[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[3]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[3] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N28
cycloneive_lcell_comb \inst2|master_interface|exportdata[3]~feeder (
// Equation(s):
// \inst2|master_interface|exportdata[3]~feeder_combout  = \inst2|sdram_controller|za_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|za_data [3]),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|exportdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y41_N29
dffeas \inst2|master_interface|exportdata[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|exportdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[3] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y29_N24
dffeas \inst2|sdram_controller|za_data[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[4]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[4] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y45_N18
cycloneive_lcell_comb \inst2|master_interface|exportdata[4]~feeder (
// Equation(s):
// \inst2|master_interface|exportdata[4]~feeder_combout  = \inst2|sdram_controller|za_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|za_data [4]),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[4]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|exportdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y45_N19
dffeas \inst2|master_interface|exportdata[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|exportdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[4] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y28_N17
dffeas \inst2|sdram_controller|za_data[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[5]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[5] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N18
cycloneive_lcell_comb \inst2|master_interface|exportdata[5]~feeder (
// Equation(s):
// \inst2|master_interface|exportdata[5]~feeder_combout  = \inst2|sdram_controller|za_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|za_data [5]),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|exportdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y41_N19
dffeas \inst2|master_interface|exportdata[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|exportdata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[5] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y28_N24
dffeas \inst2|sdram_controller|za_data[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[6]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[6] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y45_N8
cycloneive_lcell_comb \inst2|master_interface|exportdata[6]~feeder (
// Equation(s):
// \inst2|master_interface|exportdata[6]~feeder_combout  = \inst2|sdram_controller|za_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|za_data [6]),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|exportdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y45_N9
dffeas \inst2|master_interface|exportdata[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|exportdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[6] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y34_N10
dffeas \inst2|sdram_controller|za_data[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[7]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[7] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y41_N1
dffeas \inst2|master_interface|exportdata[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|za_data [7]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[7] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y24_N17
dffeas \inst2|sdram_controller|za_data[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[8]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[8] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N16
cycloneive_lcell_comb \inst2|master_interface|exportdata[8]~feeder (
// Equation(s):
// \inst2|master_interface|exportdata[8]~feeder_combout  = \inst2|sdram_controller|za_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|za_data [8]),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[8]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|exportdata[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y41_N17
dffeas \inst2|master_interface|exportdata[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|exportdata[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[8] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y24_N10
dffeas \inst2|sdram_controller|za_data[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[9]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[9] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y45_N29
dffeas \inst2|master_interface|exportdata[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|za_data [9]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[9] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y27_N24
dffeas \inst2|sdram_controller|za_data[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[10]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[10] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y45_N11
dffeas \inst2|master_interface|exportdata[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|za_data [10]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[10] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y19_N10
dffeas \inst2|sdram_controller|za_data[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[11]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[11] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N14
cycloneive_lcell_comb \inst2|master_interface|exportdata[11]~feeder (
// Equation(s):
// \inst2|master_interface|exportdata[11]~feeder_combout  = \inst2|sdram_controller|za_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|za_data [11]),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[11]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|exportdata[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y41_N15
dffeas \inst2|master_interface|exportdata[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|exportdata[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[11] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y27_N17
dffeas \inst2|sdram_controller|za_data[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[12]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[12] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y45_N25
dffeas \inst2|master_interface|exportdata[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|za_data [12]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[12] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y23_N17
dffeas \inst2|sdram_controller|za_data[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[13]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[13] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N12
cycloneive_lcell_comb \inst2|master_interface|exportdata[13]~feeder (
// Equation(s):
// \inst2|master_interface|exportdata[13]~feeder_combout  = \inst2|sdram_controller|za_data [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|za_data [13]),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[13]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|exportdata[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y41_N13
dffeas \inst2|master_interface|exportdata[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|exportdata[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[13] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y21_N24
dffeas \inst2|sdram_controller|za_data[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[14]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[14] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y45_N30
cycloneive_lcell_comb \inst2|master_interface|exportdata[14]~feeder (
// Equation(s):
// \inst2|master_interface|exportdata[14]~feeder_combout  = \inst2|sdram_controller|za_data [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|za_data [14]),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[14]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|exportdata[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y45_N31
dffeas \inst2|master_interface|exportdata[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|exportdata[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[14] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y24_N24
dffeas \inst2|sdram_controller|za_data[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[15]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[15] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y41_N3
dffeas \inst2|master_interface|exportdata[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|za_data [15]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[15] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N22
cycloneive_io_ibuf \DRAM_DQ[22]~input (
	.i(DRAM_DQ[22]),
	.ibar(gnd),
	.o(\DRAM_DQ[22]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[22]~input .bus_hold = "false";
defparam \DRAM_DQ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y45_N24
dffeas \inst2|sdram_controller|za_data[22] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[22]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[22] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y45_N22
cycloneive_lcell_comb \inst2|master_interface|exportdata[22]~feeder (
// Equation(s):
// \inst2|master_interface|exportdata[22]~feeder_combout  = \inst2|sdram_controller|za_data [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|za_data [22]),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[22]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|exportdata[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y45_N23
dffeas \inst2|master_interface|exportdata[22] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|exportdata[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[22] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N15
cycloneive_io_ibuf \DRAM_DQ[23]~input (
	.i(DRAM_DQ[23]),
	.ibar(gnd),
	.o(\DRAM_DQ[23]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[23]~input .bus_hold = "false";
defparam \DRAM_DQ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y47_N17
dffeas \inst2|sdram_controller|za_data[23] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[23]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[23] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y41_N11
dffeas \inst2|master_interface|exportdata[23] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|za_data [23]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[23] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|master_interface|exportdata [23],\inst2|master_interface|exportdata [22],\inst2|master_interface|exportdata [15],\inst2|master_interface|exportdata [14],\inst2|master_interface|exportdata [13],\inst2|master_interface|exportdata [12],\inst2|master_interface|exportdata [11],
\inst2|master_interface|exportdata [10],\inst2|master_interface|exportdata [9],\inst2|master_interface|exportdata [8],\inst2|master_interface|exportdata [7],\inst2|master_interface|exportdata [6],\inst2|master_interface|exportdata [5],\inst2|master_interface|exportdata [4],
\inst2|master_interface|exportdata [3],\inst2|master_interface|exportdata [2],\inst2|master_interface|exportdata [1],\inst2|master_interface|exportdata [0]}),
	.portaaddr({\inst3|dcfifo_component|auto_generated|ram_address_a [8],\inst3|dcfifo_component|auto_generated|wrptr_g [7],\inst3|dcfifo_component|auto_generated|wrptr_g [6],\inst3|dcfifo_component|auto_generated|wrptr_g [5],\inst3|dcfifo_component|auto_generated|wrptr_g [4],
\inst3|dcfifo_component|auto_generated|wrptr_g [3],\inst3|dcfifo_component|auto_generated|wrptr_g [2],\inst3|dcfifo_component|auto_generated|wrptr_g [1],\inst3|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\inst3|dcfifo_component|auto_generated|ram_address_b [8],\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "fifo_dualClock:inst3|dcfifo:dcfifo_component|dcfifo_9lf1:auto_generated|altsyncram_0c41:fifo_ram|ALTSYNCRAM";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 9;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 18;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 511;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 32;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 9;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 18;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 511;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 32;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: DDIOOUTCELL_X52_Y73_N25
dffeas \inst1|current_pixel[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[7] .is_wysiwyg = "true";
defparam \inst1|current_pixel[7] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X23_Y73_N11
dffeas \inst1|current_pixel[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[6] .is_wysiwyg = "true";
defparam \inst1|current_pixel[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X52_Y73_N18
dffeas \inst1|current_pixel[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[5] .is_wysiwyg = "true";
defparam \inst1|current_pixel[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X42_Y73_N4
dffeas \inst1|current_pixel[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[4] .is_wysiwyg = "true";
defparam \inst1|current_pixel[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X42_Y73_N11
dffeas \inst1|current_pixel[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[3] .is_wysiwyg = "true";
defparam \inst1|current_pixel[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X23_Y73_N4
dffeas \inst1|current_pixel[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[2] .is_wysiwyg = "true";
defparam \inst1|current_pixel[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N4
dffeas \inst1|current_pixel[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[1] .is_wysiwyg = "true";
defparam \inst1|current_pixel[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N11
dffeas \inst1|current_pixel[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[0] .is_wysiwyg = "true";
defparam \inst1|current_pixel[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X23_Y73_N18
dffeas \inst1|current_pixel[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[15] .is_wysiwyg = "true";
defparam \inst1|current_pixel[15] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X20_Y73_N4
dffeas \inst1|current_pixel[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[14] .is_wysiwyg = "true";
defparam \inst1|current_pixel[14] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X16_Y73_N4
dffeas \inst1|current_pixel[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[13] .is_wysiwyg = "true";
defparam \inst1|current_pixel[13] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X16_Y73_N11
dffeas \inst1|current_pixel[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[12] .is_wysiwyg = "true";
defparam \inst1|current_pixel[12] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X25_Y73_N25
dffeas \inst1|current_pixel[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[11] .is_wysiwyg = "true";
defparam \inst1|current_pixel[11] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X11_Y73_N11
dffeas \inst1|current_pixel[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[10] .is_wysiwyg = "true";
defparam \inst1|current_pixel[10] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X25_Y73_N18
dffeas \inst1|current_pixel[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[9] .is_wysiwyg = "true";
defparam \inst1|current_pixel[9] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X11_Y73_N18
dffeas \inst1|current_pixel[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[8] .is_wysiwyg = "true";
defparam \inst1|current_pixel[8] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X20_Y73_N18
dffeas \inst1|current_pixel[23] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[23] .is_wysiwyg = "true";
defparam \inst1|current_pixel[23] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X11_Y73_N25
dffeas \inst1|current_pixel[22] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[22] .is_wysiwyg = "true";
defparam \inst1|current_pixel[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \DRAM_DQ[16]~input (
	.i(DRAM_DQ[16]),
	.ibar(gnd),
	.o(\DRAM_DQ[16]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[16]~input .bus_hold = "false";
defparam \DRAM_DQ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y45_N17
dffeas \inst2|sdram_controller|za_data[16] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[16]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[16] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y41_N31
dffeas \inst2|master_interface|exportdata[16] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|za_data [16]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[16] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \DRAM_DQ[17]~input (
	.i(DRAM_DQ[17]),
	.ibar(gnd),
	.o(\DRAM_DQ[17]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[17]~input .bus_hold = "false";
defparam \DRAM_DQ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y48_N10
dffeas \inst2|sdram_controller|za_data[17] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[17]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[17] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N20
cycloneive_lcell_comb \inst2|master_interface|exportdata[17]~feeder (
// Equation(s):
// \inst2|master_interface|exportdata[17]~feeder_combout  = \inst2|sdram_controller|za_data [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|za_data [17]),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[17]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|exportdata[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y41_N21
dffeas \inst2|master_interface|exportdata[17] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|exportdata[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[17] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N15
cycloneive_io_ibuf \DRAM_DQ[18]~input (
	.i(DRAM_DQ[18]),
	.ibar(gnd),
	.o(\DRAM_DQ[18]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[18]~input .bus_hold = "false";
defparam \DRAM_DQ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y43_N17
dffeas \inst2|sdram_controller|za_data[18] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[18]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[18] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y45_N14
cycloneive_lcell_comb \inst2|master_interface|exportdata[18]~feeder (
// Equation(s):
// \inst2|master_interface|exportdata[18]~feeder_combout  = \inst2|sdram_controller|za_data [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|za_data [18]),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[18]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|exportdata[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y45_N15
dffeas \inst2|master_interface|exportdata[18] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|exportdata[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[18] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \DRAM_DQ[19]~input (
	.i(DRAM_DQ[19]),
	.ibar(gnd),
	.o(\DRAM_DQ[19]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[19]~input .bus_hold = "false";
defparam \DRAM_DQ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y46_N24
dffeas \inst2|sdram_controller|za_data[19] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[19]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[19] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y45_N4
cycloneive_lcell_comb \inst2|master_interface|exportdata[19]~feeder (
// Equation(s):
// \inst2|master_interface|exportdata[19]~feeder_combout  = \inst2|sdram_controller|za_data [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|za_data [19]),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[19]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|exportdata[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y45_N5
dffeas \inst2|master_interface|exportdata[19] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|master_interface|exportdata[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[19] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \DRAM_DQ[20]~input (
	.i(DRAM_DQ[20]),
	.ibar(gnd),
	.o(\DRAM_DQ[20]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[20]~input .bus_hold = "false";
defparam \DRAM_DQ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y46_N17
dffeas \inst2|sdram_controller|za_data[20] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[20]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[20] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y45_N27
dffeas \inst2|master_interface|exportdata[20] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|za_data [20]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[20] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \DRAM_DQ[21]~input (
	.i(DRAM_DQ[21]),
	.ibar(gnd),
	.o(\DRAM_DQ[21]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[21]~input .bus_hold = "false";
defparam \DRAM_DQ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y52_N24
dffeas \inst2|sdram_controller|za_data[21] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[21]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[21] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y45_N17
dffeas \inst2|master_interface|exportdata[21] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|za_data [21]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|master_interface|fifo_wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|exportdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|exportdata[21] .is_wysiwyg = "true";
defparam \inst2|master_interface|exportdata[21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 (
	.portawe(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst2|master_interface|exportdata [21],\inst2|master_interface|exportdata [20],\inst2|master_interface|exportdata [19],\inst2|master_interface|exportdata [18],\inst2|master_interface|exportdata [17],\inst2|master_interface|exportdata [16]}),
	.portaaddr({\inst3|dcfifo_component|auto_generated|ram_address_a [8],\inst3|dcfifo_component|auto_generated|wrptr_g [7],\inst3|dcfifo_component|auto_generated|wrptr_g [6],\inst3|dcfifo_component|auto_generated|wrptr_g [5],\inst3|dcfifo_component|auto_generated|wrptr_g [4],
\inst3|dcfifo_component|auto_generated|wrptr_g [3],\inst3|dcfifo_component|auto_generated|wrptr_g [2],\inst3|dcfifo_component|auto_generated|wrptr_g [1],\inst3|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\inst3|dcfifo_component|auto_generated|ram_address_b [8],\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .clk0_core_clock_enable = "ena0";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .clk1_output_clock_enable = "ena1";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .data_interleave_offset_in_bits = 1;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .data_interleave_width_in_bits = 1;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .logical_ram_name = "fifo_dualClock:inst3|dcfifo:dcfifo_component|dcfifo_9lf1:auto_generated|altsyncram_0c41:fifo_ram|ALTSYNCRAM";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .operation_mode = "dual_port";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_address_clear = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_address_width = 9;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_byte_enable_clock = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_data_out_clear = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_data_out_clock = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_data_width = 18;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_first_address = 0;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_first_bit_number = 16;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_last_address = 511;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_logical_ram_depth = 512;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_logical_ram_width = 32;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_address_clear = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_address_clock = "clock1";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_address_width = 9;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_data_out_clear = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_data_out_clock = "clock1";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_data_width = 18;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_first_address = 0;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_first_bit_number = 16;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_last_address = 511;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_logical_ram_depth = 512;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_logical_ram_width = 32;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_read_enable_clock = "clock1";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: DDIOOUTCELL_X40_Y73_N11
dffeas \inst1|current_pixel[21] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[21] .is_wysiwyg = "true";
defparam \inst1|current_pixel[21] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X20_Y73_N11
dffeas \inst1|current_pixel[20] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[20] .is_wysiwyg = "true";
defparam \inst1|current_pixel[20] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X33_Y73_N11
dffeas \inst1|current_pixel[19] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[19] .is_wysiwyg = "true";
defparam \inst1|current_pixel[19] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X35_Y73_N25
dffeas \inst1|current_pixel[18] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[18] .is_wysiwyg = "true";
defparam \inst1|current_pixel[18] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X31_Y73_N4
dffeas \inst1|current_pixel[17] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[17] .is_wysiwyg = "true";
defparam \inst1|current_pixel[17] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X33_Y73_N4
dffeas \inst1|current_pixel[16] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|outRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|current_pixel [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|current_pixel[16] .is_wysiwyg = "true";
defparam \inst1|current_pixel[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \DRAM_DQ[31]~input (
	.i(DRAM_DQ[31]),
	.ibar(gnd),
	.o(\DRAM_DQ[31]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[31]~input .bus_hold = "false";
defparam \DRAM_DQ[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \DRAM_DQ[30]~input (
	.i(DRAM_DQ[30]),
	.ibar(gnd),
	.o(\DRAM_DQ[30]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[30]~input .bus_hold = "false";
defparam \DRAM_DQ[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \DRAM_DQ[29]~input (
	.i(DRAM_DQ[29]),
	.ibar(gnd),
	.o(\DRAM_DQ[29]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[29]~input .bus_hold = "false";
defparam \DRAM_DQ[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
cycloneive_io_ibuf \DRAM_DQ[28]~input (
	.i(DRAM_DQ[28]),
	.ibar(gnd),
	.o(\DRAM_DQ[28]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[28]~input .bus_hold = "false";
defparam \DRAM_DQ[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \DRAM_DQ[27]~input (
	.i(DRAM_DQ[27]),
	.ibar(gnd),
	.o(\DRAM_DQ[27]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[27]~input .bus_hold = "false";
defparam \DRAM_DQ[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \DRAM_DQ[26]~input (
	.i(DRAM_DQ[26]),
	.ibar(gnd),
	.o(\DRAM_DQ[26]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[26]~input .bus_hold = "false";
defparam \DRAM_DQ[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \DRAM_DQ[25]~input (
	.i(DRAM_DQ[25]),
	.ibar(gnd),
	.o(\DRAM_DQ[25]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[25]~input .bus_hold = "false";
defparam \DRAM_DQ[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \DRAM_DQ[24]~input (
	.i(DRAM_DQ[24]),
	.ibar(gnd),
	.o(\DRAM_DQ[24]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[24]~input .bus_hold = "false";
defparam \DRAM_DQ[24]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
