
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001f4  00800100  00008ae8  00008b7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00008ae8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000352  008002f4  008002f4  00008d70  2**0
                  ALLOC
  3 .stab         00000210  00000000  00000000  00008d70  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000050  00000000  00000000  00008f80  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000003e0  00000000  00000000  00008fd0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00003411  00000000  00000000  000093b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00008f43  00000000  00000000  0000c7c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000284a  00000000  00000000  00015704  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00006ff6  00000000  00000000  00017f4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001500  00000000  00000000  0001ef44  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00002b72  00000000  00000000  00020444  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003e7c  00000000  00000000  00022fb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000048  00000000  00000000  00026e32  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 17 05 	jmp	0xa2e	; 0xa2e <__ctors_end>
       4:	0c 94 94 26 	jmp	0x4d28	; 0x4d28 <__vector_1>
       8:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
       c:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      10:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      14:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      18:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      1c:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      20:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      24:	0c 94 0e 26 	jmp	0x4c1c	; 0x4c1c <__vector_9>
      28:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      2c:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      30:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      34:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      38:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      3c:	0c 94 89 25 	jmp	0x4b12	; 0x4b12 <__vector_15>
      40:	0c 94 89 25 	jmp	0x4b12	; 0x4b12 <__vector_15>
      44:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      48:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      4c:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      50:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      54:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      58:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      5c:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      60:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      64:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      68:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      6c:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      70:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      74:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      78:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      7c:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      80:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      84:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      88:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__bad_interrupt>
      8c:	6c 16       	cp	r6, r28
      8e:	72 16       	cp	r7, r18
      90:	75 16       	cp	r7, r21
      92:	78 16       	cp	r7, r24
      94:	7b 16       	cp	r7, r27
      96:	7e 16       	cp	r7, r30
      98:	84 16       	cp	r8, r20
      9a:	81 16       	cp	r8, r17
      9c:	87 16       	cp	r8, r23
      9e:	8a 16       	cp	r8, r26
      a0:	8d 16       	cp	r8, r29
      a2:	96 16       	cp	r9, r22
      a4:	99 16       	cp	r9, r25
      a6:	9c 16       	cp	r9, r28
      a8:	9f 16       	cp	r9, r31
      aa:	93 16       	cp	r9, r19
      ac:	69 16       	cp	r6, r25
      ae:	6f 16       	cp	r6, r31
      b0:	a2 16       	cp	r10, r18
      b2:	a5 16       	cp	r10, r21
      b4:	90 16       	cp	r9, r16
      b6:	66 16       	cp	r6, r22
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <font5x7+0x4e0>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2096>:
     13a:	45 52 52 4f 52 20 73 65 74 74 69 6e 67 20 72 65     ERROR setting re
     14a:	73 65 72 76 65 0d 0a 00                             serve...

00000152 <__c.2094>:
     152:	45 52 52 4f 52 20 63 72 65 61 74 69 6e 67 20 72     ERROR creating r
     162:	65 73 65 72 76 65 0d 0a 00                          eserve...

0000016b <__c.2077>:
     16b:	54 61 73 6b 20 31 3a 20 45 52 52 4f 52 20 63 6f     Task 1: ERROR co
     17b:	6e 73 75 6d 69 6e 67 20 72 65 73 65 72 76 65 0d     nsuming reserve.
     18b:	0a 00                                               ..

0000018d <__c.2075>:
     18d:	45 52 52 4f 52 20 73 65 74 74 69 6e 67 20 72 65     ERROR setting re
     19d:	73 65 72 76 65 0d 0a 00                             serve...

000001a5 <__c.2073>:
     1a5:	45 52 52 4f 52 20 63 72 65 61 74 69 6e 67 20 72     ERROR creating r
     1b5:	65 73 65 72 76 65 0d 0a 00                          eserve...

000001be <__c.2065>:
     1be:	44 4f 48 2c 20 52 65 73 65 72 76 65 20 65 72 72     DOH, Reserve err
     1ce:	6f 72 20 68 61 6e 64 6c 65 72 20 63 61 6c 6c 65     or handler calle
     1de:	64 2e 2e 2e 0d 0a 00                                d......

000001e5 <__c.2126>:
     1e5:	55 4e 4b 4f 57 4e 00                                UNKOWN.

000001ec <__c.2123>:
     1ec:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

000001fb <__c.2120>:
     1fb:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

0000020c <__c.2117>:
     20c:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     21c:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

00000227 <__c.2114>:
     227:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     237:	20 53 69 67 6e 61 6c 00                              Signal.

0000023f <__c.2111>:
     23f:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     24f:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

0000025f <__c.2108>:
     25f:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     26f:	72 6f 72 00                                         ror.

00000273 <__c.2105>:
     273:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

00000284 <__c.2102>:
     284:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     294:	61 72 74 00                                         art.

00000298 <__c.2099>:
     298:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

000002a7 <__c.2096>:
     2a7:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     2b7:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

000002c2 <__c.2093>:
     2c2:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

000002ce <__c.2090>:
     2ce:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     2de:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     2ee:	20 6f 6b 3f 00                                       ok?.

000002f3 <__c.2087>:
     2f3:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     303:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

00000311 <__c.2084>:
     311:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     321:	72 74 00                                            rt.

00000324 <__c.2081>:
     324:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     334:	49 44 00                                            ID.

00000337 <__c.2078>:
     337:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     347:	20 57 61 6b 65 75 70 00                              Wakeup.

0000034f <__c.2075>:
     34f:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     35f:	6c 61 74 65 64 00                                   lated.

00000365 <__c.2072>:
     365:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     375:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

00000380 <__c.2069>:
     380:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     390:	69 6e 74 65 72 00                                   inter.

00000396 <__c.2066>:
     396:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     3a6:	6c 6f 77 00                                         low.

000003aa <__c.2063>:
     3aa:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     3ba:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     3ca:	6e 6f 75 67 68 21 00                                nough!.

000003d1 <__c.2059>:
     3d1:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     3e1:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     3f1:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     401:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

0000040d <__c.2056>:
     40d:	29 3a 20 00                                         ): .

00000411 <__c.2054>:
     411:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

0000041d <__c.1982>:
     41d:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

0000042c <font5x7>:
     42c:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     43c:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     454:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     464:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     47c:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     48c:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     49c:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     4ac:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     4bc:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     4cc:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     4dc:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     4ec:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     4fc:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     50c:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     51c:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     52c:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     53c:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     54c:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     55c:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     56c:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     57c:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     58c:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     59c:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     5ac:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     5bc:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     5cc:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     5dc:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     5ec:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     5fc:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     60c:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     61c:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     62c:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     63c:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     64c:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     65c:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     66c:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     67c:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     68c:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     69c:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     6b8:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     6c8:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     708:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     750:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     760:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     770:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     780:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     790:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     7b8:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     7c8:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     7d8:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     7e8:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     7f8:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     808:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     818:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     840:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     850:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     860:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     878:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     888:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     898:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     8a8:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     8b8:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     8c8:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     8d8:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     8e8:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     8f8:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     908:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     918:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     928:	51 50 51 3c                                         QPQ<

0000092c <__c.1790>:
     92c:	6e 61 6e 00                                         nan.

00000930 <__c.1788>:
     930:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     940:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     950:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     960:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     970:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     980:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     990:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     9a0:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     9b0:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     9c0:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     9d0:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     9e0:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     9f0:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     a00:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     a10:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     a20:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000a2e <__ctors_end>:
     a2e:	11 24       	eor	r1, r1
     a30:	1f be       	out	0x3f, r1	; 63
     a32:	cf ef       	ldi	r28, 0xFF	; 255
     a34:	d0 e1       	ldi	r29, 0x10	; 16
     a36:	de bf       	out	0x3e, r29	; 62
     a38:	cd bf       	out	0x3d, r28	; 61

00000a3a <__do_copy_data>:
     a3a:	12 e0       	ldi	r17, 0x02	; 2
     a3c:	a0 e0       	ldi	r26, 0x00	; 0
     a3e:	b1 e0       	ldi	r27, 0x01	; 1
     a40:	e8 ee       	ldi	r30, 0xE8	; 232
     a42:	fa e8       	ldi	r31, 0x8A	; 138
     a44:	00 e0       	ldi	r16, 0x00	; 0
     a46:	0b bf       	out	0x3b, r16	; 59
     a48:	02 c0       	rjmp	.+4      	; 0xa4e <__do_copy_data+0x14>
     a4a:	07 90       	elpm	r0, Z+
     a4c:	0d 92       	st	X+, r0
     a4e:	a4 3f       	cpi	r26, 0xF4	; 244
     a50:	b1 07       	cpc	r27, r17
     a52:	d9 f7       	brne	.-10     	; 0xa4a <__do_copy_data+0x10>

00000a54 <__do_clear_bss>:
     a54:	16 e0       	ldi	r17, 0x06	; 6
     a56:	a4 ef       	ldi	r26, 0xF4	; 244
     a58:	b2 e0       	ldi	r27, 0x02	; 2
     a5a:	01 c0       	rjmp	.+2      	; 0xa5e <.do_clear_bss_start>

00000a5c <.do_clear_bss_loop>:
     a5c:	1d 92       	st	X+, r1

00000a5e <.do_clear_bss_start>:
     a5e:	a6 34       	cpi	r26, 0x46	; 70
     a60:	b1 07       	cpc	r27, r17
     a62:	e1 f7       	brne	.-8      	; 0xa5c <.do_clear_bss_loop>
     a64:	0e 94 ac 06 	call	0xd58	; 0xd58 <main>
     a68:	0c 94 72 45 	jmp	0x8ae4	; 0x8ae4 <_exit>

00000a6c <__bad_interrupt>:
     a6c:	0c 94 40 26 	jmp	0x4c80	; 0x4c80 <__vector_default>

00000a70 <nrk_create_taskset>:
}


void nrk_create_taskset ()
{
  TaskOne.task = Task1;
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	96 e0       	ldi	r25, 0x06	; 6
     a74:	90 93 0d 03 	sts	0x030D, r25
     a78:	80 93 0c 03 	sts	0x030C, r24
  TaskOne.Ptos = (void *) &Stack1[NRK_APP_STACKSIZE];
     a7c:	8e e2       	ldi	r24, 0x2E	; 46
     a7e:	94 e0       	ldi	r25, 0x04	; 4
     a80:	90 93 09 03 	sts	0x0309, r25
     a84:	80 93 08 03 	sts	0x0308, r24
  TaskOne.Pbos = (void *) &Stack1[0];
     a88:	8e ea       	ldi	r24, 0xAE	; 174
     a8a:	93 e0       	ldi	r25, 0x03	; 3
     a8c:	90 93 0b 03 	sts	0x030B, r25
     a90:	80 93 0a 03 	sts	0x030A, r24
  TaskOne.prio = 1;
     a94:	81 e0       	ldi	r24, 0x01	; 1
     a96:	80 93 0f 03 	sts	0x030F, r24
  TaskOne.FirstActivation = TRUE;
     a9a:	80 93 0e 03 	sts	0x030E, r24
  TaskOne.Type = BASIC_TASK;
     a9e:	80 93 10 03 	sts	0x0310, r24
  TaskOne.SchType = PREEMPTIVE;
     aa2:	80 93 11 03 	sts	0x0311, r24
  TaskOne.period.secs = 1;
     aa6:	81 e0       	ldi	r24, 0x01	; 1
     aa8:	90 e0       	ldi	r25, 0x00	; 0
     aaa:	a0 e0       	ldi	r26, 0x00	; 0
     aac:	b0 e0       	ldi	r27, 0x00	; 0
     aae:	80 93 12 03 	sts	0x0312, r24
     ab2:	90 93 13 03 	sts	0x0313, r25
     ab6:	a0 93 14 03 	sts	0x0314, r26
     aba:	b0 93 15 03 	sts	0x0315, r27
  TaskOne.period.nano_secs = 500 * NANOS_PER_MS;
     abe:	80 e0       	ldi	r24, 0x00	; 0
     ac0:	95 e6       	ldi	r25, 0x65	; 101
     ac2:	ad ec       	ldi	r26, 0xCD	; 205
     ac4:	bd e1       	ldi	r27, 0x1D	; 29
     ac6:	80 93 16 03 	sts	0x0316, r24
     aca:	90 93 17 03 	sts	0x0317, r25
     ace:	a0 93 18 03 	sts	0x0318, r26
     ad2:	b0 93 19 03 	sts	0x0319, r27
  TaskOne.cpu_reserve.secs = 0;
     ad6:	10 92 1a 03 	sts	0x031A, r1
     ada:	10 92 1b 03 	sts	0x031B, r1
     ade:	10 92 1c 03 	sts	0x031C, r1
     ae2:	10 92 1d 03 	sts	0x031D, r1
  TaskOne.cpu_reserve.nano_secs = 50 * NANOS_PER_MS;
     ae6:	80 e8       	ldi	r24, 0x80	; 128
     ae8:	90 ef       	ldi	r25, 0xF0	; 240
     aea:	aa ef       	ldi	r26, 0xFA	; 250
     aec:	b2 e0       	ldi	r27, 0x02	; 2
     aee:	80 93 1e 03 	sts	0x031E, r24
     af2:	90 93 1f 03 	sts	0x031F, r25
     af6:	a0 93 20 03 	sts	0x0320, r26
     afa:	b0 93 21 03 	sts	0x0321, r27
  TaskOne.offset.secs = 0;
     afe:	10 92 22 03 	sts	0x0322, r1
     b02:	10 92 23 03 	sts	0x0323, r1
     b06:	10 92 24 03 	sts	0x0324, r1
     b0a:	10 92 25 03 	sts	0x0325, r1
  TaskOne.offset.nano_secs = 0;
     b0e:	10 92 26 03 	sts	0x0326, r1
     b12:	10 92 27 03 	sts	0x0327, r1
     b16:	10 92 28 03 	sts	0x0328, r1
     b1a:	10 92 29 03 	sts	0x0329, r1
  nrk_activate_task (&TaskOne);
     b1e:	87 e0       	ldi	r24, 0x07	; 7
     b20:	93 e0       	ldi	r25, 0x03	; 3
     b22:	0e 94 12 1e 	call	0x3c24	; 0x3c24 <nrk_activate_task>
  /* TaskTwo.offset.secs = 0; */
  /* TaskTwo.offset.nano_secs = 0; */
  /* nrk_activate_task (&TaskTwo); */


}
     b26:	08 95       	ret

00000b28 <my_error>:
  return 0;
}

void my_error ()
{
  nrk_kprintf (PSTR ("DOH, Reserve error handler called...\r\n"));
     b28:	8e eb       	ldi	r24, 0xBE	; 190
     b2a:	91 e0       	ldi	r25, 0x01	; 1
     b2c:	0e 94 4a 12 	call	0x2494	; 0x2494 <nrk_kprintf>
}
     b30:	08 95       	ret

00000b32 <Task2>:
    cnt++;
  }
}

void Task2 ()
{
     b32:	ef 92       	push	r14
     b34:	ff 92       	push	r15
     b36:	0f 93       	push	r16
     b38:	1f 93       	push	r17
     b3a:	df 93       	push	r29
     b3c:	cf 93       	push	r28
     b3e:	cd b7       	in	r28, 0x3d	; 61
     b40:	de b7       	in	r29, 0x3e	; 62
     b42:	28 97       	sbiw	r28, 0x08	; 8
     b44:	0f b6       	in	r0, 0x3f	; 63
     b46:	f8 94       	cli
     b48:	de bf       	out	0x3e, r29	; 62
     b4a:	0f be       	out	0x3f, r0	; 63
     b4c:	cd bf       	out	0x3d, r28	; 61
  uint8_t cnt;
  int8_t my_other_rsv, v;
  nrk_time_t t;

  my_other_rsv = nrk_reserve_create ();
     b4e:	0e 94 97 23 	call	0x472e	; 0x472e <nrk_reserve_create>
     b52:	08 2f       	mov	r16, r24
  if (my_other_rsv == NRK_ERROR)
     b54:	8f 3f       	cpi	r24, 0xFF	; 255
     b56:	21 f4       	brne	.+8      	; 0xb60 <Task2+0x2e>
    nrk_kprintf (PSTR ("ERROR creating reserve\r\n"));
     b58:	82 e5       	ldi	r24, 0x52	; 82
     b5a:	91 e0       	ldi	r25, 0x01	; 1
     b5c:	0e 94 4a 12 	call	0x2494	; 0x2494 <nrk_kprintf>
  t.secs = 10;
     b60:	8a e0       	ldi	r24, 0x0A	; 10
     b62:	90 e0       	ldi	r25, 0x00	; 0
     b64:	a0 e0       	ldi	r26, 0x00	; 0
     b66:	b0 e0       	ldi	r27, 0x00	; 0
     b68:	89 83       	std	Y+1, r24	; 0x01
     b6a:	9a 83       	std	Y+2, r25	; 0x02
     b6c:	ab 83       	std	Y+3, r26	; 0x03
     b6e:	bc 83       	std	Y+4, r27	; 0x04
  t.nano_secs = 0;
     b70:	1d 82       	std	Y+5, r1	; 0x05
     b72:	1e 82       	std	Y+6, r1	; 0x06
     b74:	1f 82       	std	Y+7, r1	; 0x07
     b76:	18 86       	std	Y+8, r1	; 0x08
  // create a 10 second reserve with 10 accesses
  // No function is called when the reserve is violated
  v = nrk_reserve_set (my_other_rsv, &t, 10, NULL);
     b78:	80 2f       	mov	r24, r16
     b7a:	be 01       	movw	r22, r28
     b7c:	6f 5f       	subi	r22, 0xFF	; 255
     b7e:	7f 4f       	sbci	r23, 0xFF	; 255
     b80:	4a e0       	ldi	r20, 0x0A	; 10
     b82:	50 e0       	ldi	r21, 0x00	; 0
     b84:	20 e0       	ldi	r18, 0x00	; 0
     b86:	30 e0       	ldi	r19, 0x00	; 0
     b88:	0e 94 c1 23 	call	0x4782	; 0x4782 <nrk_reserve_set>
  if (v == NRK_ERROR)
     b8c:	8f 3f       	cpi	r24, 0xFF	; 255
     b8e:	21 f4       	brne	.+8      	; 0xb98 <Task2+0x66>
    nrk_kprintf (PSTR ("ERROR setting reserve\r\n"));
     b90:	8a e3       	ldi	r24, 0x3A	; 58
     b92:	91 e0       	ldi	r25, 0x01	; 1
     b94:	0e 94 4a 12 	call	0x2494	; 0x2494 <nrk_kprintf>

  printf ("Task2 PID=%d\r\n", nrk_get_pid ());
     b98:	0e 94 2e 1c 	call	0x385c	; 0x385c <nrk_get_pid>
     b9c:	00 d0       	rcall	.+0      	; 0xb9e <Task2+0x6c>
     b9e:	00 d0       	rcall	.+0      	; 0xba0 <Task2+0x6e>
     ba0:	ed b7       	in	r30, 0x3d	; 61
     ba2:	fe b7       	in	r31, 0x3e	; 62
     ba4:	31 96       	adiw	r30, 0x01	; 1
     ba6:	20 e0       	ldi	r18, 0x00	; 0
     ba8:	31 e0       	ldi	r19, 0x01	; 1
     baa:	ad b7       	in	r26, 0x3d	; 61
     bac:	be b7       	in	r27, 0x3e	; 62
     bae:	12 96       	adiw	r26, 0x02	; 2
     bb0:	3c 93       	st	X, r19
     bb2:	2e 93       	st	-X, r18
     bb4:	11 97       	sbiw	r26, 0x01	; 1
     bb6:	82 83       	std	Z+2, r24	; 0x02
     bb8:	13 82       	std	Z+3, r1	; 0x03
     bba:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>
     bbe:	10 e0       	ldi	r17, 0x00	; 0
     bc0:	0f 90       	pop	r0
     bc2:	0f 90       	pop	r0
     bc4:	0f 90       	pop	r0
     bc6:	0f 90       	pop	r0
  cnt = 0;
  while (1) {
    // This will silently fail half of the time
    if (nrk_reserve_consume (my_other_rsv) != NRK_ERROR) {
      nrk_led_toggle (BLUE_LED);
      printf ("Task2 cnt=%d\r\n", cnt);
     bc8:	8f e0       	ldi	r24, 0x0F	; 15
     bca:	e8 2e       	mov	r14, r24
     bcc:	81 e0       	ldi	r24, 0x01	; 1
     bce:	f8 2e       	mov	r15, r24

  printf ("Task2 PID=%d\r\n", nrk_get_pid ());
  cnt = 0;
  while (1) {
    // This will silently fail half of the time
    if (nrk_reserve_consume (my_other_rsv) != NRK_ERROR) {
     bd0:	80 2f       	mov	r24, r16
     bd2:	0e 94 8e 24 	call	0x491c	; 0x491c <nrk_reserve_consume>
     bd6:	8f 3f       	cpi	r24, 0xFF	; 255
     bd8:	c1 f0       	breq	.+48     	; 0xc0a <Task2+0xd8>
      nrk_led_toggle (BLUE_LED);
     bda:	8f ef       	ldi	r24, 0xFF	; 255
     bdc:	90 e0       	ldi	r25, 0x00	; 0
     bde:	0e 94 87 11 	call	0x230e	; 0x230e <nrk_led_toggle>
      printf ("Task2 cnt=%d\r\n", cnt);
     be2:	00 d0       	rcall	.+0      	; 0xbe4 <Task2+0xb2>
     be4:	00 d0       	rcall	.+0      	; 0xbe6 <Task2+0xb4>
     be6:	ed b7       	in	r30, 0x3d	; 61
     be8:	fe b7       	in	r31, 0x3e	; 62
     bea:	31 96       	adiw	r30, 0x01	; 1
     bec:	ad b7       	in	r26, 0x3d	; 61
     bee:	be b7       	in	r27, 0x3e	; 62
     bf0:	12 96       	adiw	r26, 0x02	; 2
     bf2:	fc 92       	st	X, r15
     bf4:	ee 92       	st	-X, r14
     bf6:	11 97       	sbiw	r26, 0x01	; 1
     bf8:	12 83       	std	Z+2, r17	; 0x02
     bfa:	13 82       	std	Z+3, r1	; 0x03
     bfc:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>
      cnt++;
     c00:	1f 5f       	subi	r17, 0xFF	; 255
     c02:	0f 90       	pop	r0
     c04:	0f 90       	pop	r0
     c06:	0f 90       	pop	r0
     c08:	0f 90       	pop	r0
    }
    nrk_wait_until_next_period ();
     c0a:	0e 94 d6 1d 	call	0x3bac	; 0x3bac <nrk_wait_until_next_period>
     c0e:	e0 cf       	rjmp	.-64     	; 0xbd0 <Task2+0x9e>

00000c10 <Task1>:
{
  nrk_kprintf (PSTR ("DOH, Reserve error handler called...\r\n"));
}

void Task1 ()
{
     c10:	af 92       	push	r10
     c12:	bf 92       	push	r11
     c14:	cf 92       	push	r12
     c16:	df 92       	push	r13
     c18:	ff 92       	push	r15
     c1a:	0f 93       	push	r16
     c1c:	1f 93       	push	r17
     c1e:	df 93       	push	r29
     c20:	cf 93       	push	r28
     c22:	cd b7       	in	r28, 0x3d	; 61
     c24:	de b7       	in	r29, 0x3e	; 62
     c26:	28 97       	sbiw	r28, 0x08	; 8
     c28:	0f b6       	in	r0, 0x3f	; 63
     c2a:	f8 94       	cli
     c2c:	de bf       	out	0x3e, r29	; 62
     c2e:	0f be       	out	0x3f, r0	; 63
     c30:	cd bf       	out	0x3d, r28	; 61
  uint16_t cnt;
  int8_t v;
  int8_t my_rsv;
  nrk_time_t t;

  my_rsv = nrk_reserve_create ();
     c32:	0e 94 97 23 	call	0x472e	; 0x472e <nrk_reserve_create>
     c36:	f8 2e       	mov	r15, r24
  if (my_rsv == NRK_ERROR)
     c38:	8f ef       	ldi	r24, 0xFF	; 255
     c3a:	f8 16       	cp	r15, r24
     c3c:	21 f4       	brne	.+8      	; 0xc46 <Task1+0x36>
    nrk_kprintf (PSTR ("ERROR creating reserve\r\n"));
     c3e:	85 ea       	ldi	r24, 0xA5	; 165
     c40:	91 e0       	ldi	r25, 0x01	; 1
     c42:	0e 94 4a 12 	call	0x2494	; 0x2494 <nrk_kprintf>
  t.secs = 10;
     c46:	8a e0       	ldi	r24, 0x0A	; 10
     c48:	90 e0       	ldi	r25, 0x00	; 0
     c4a:	a0 e0       	ldi	r26, 0x00	; 0
     c4c:	b0 e0       	ldi	r27, 0x00	; 0
     c4e:	89 83       	std	Y+1, r24	; 0x01
     c50:	9a 83       	std	Y+2, r25	; 0x02
     c52:	ab 83       	std	Y+3, r26	; 0x03
     c54:	bc 83       	std	Y+4, r27	; 0x04
  t.nano_secs = 0;
     c56:	1d 82       	std	Y+5, r1	; 0x05
     c58:	1e 82       	std	Y+6, r1	; 0x06
     c5a:	1f 82       	std	Y+7, r1	; 0x07
     c5c:	18 86       	std	Y+8, r1	; 0x08
  // create a 10 second reserve with 10 accesses
  // my_error is called when the reserve is violated
  v = nrk_reserve_set (my_rsv, &t, 10, &my_error);
     c5e:	8f 2d       	mov	r24, r15
     c60:	be 01       	movw	r22, r28
     c62:	6f 5f       	subi	r22, 0xFF	; 255
     c64:	7f 4f       	sbci	r23, 0xFF	; 255
     c66:	4a e0       	ldi	r20, 0x0A	; 10
     c68:	50 e0       	ldi	r21, 0x00	; 0
     c6a:	24 e9       	ldi	r18, 0x94	; 148
     c6c:	35 e0       	ldi	r19, 0x05	; 5
     c6e:	0e 94 c1 23 	call	0x4782	; 0x4782 <nrk_reserve_set>
  if (v == NRK_ERROR)
     c72:	8f 3f       	cpi	r24, 0xFF	; 255
     c74:	21 f4       	brne	.+8      	; 0xc7e <Task1+0x6e>
    nrk_kprintf (PSTR ("ERROR setting reserve\r\n"));
     c76:	8d e8       	ldi	r24, 0x8D	; 141
     c78:	91 e0       	ldi	r25, 0x01	; 1
     c7a:	0e 94 4a 12 	call	0x2494	; 0x2494 <nrk_kprintf>

  printf ("My node's address is %d\r\n", NODE_ADDR);
     c7e:	00 d0       	rcall	.+0      	; 0xc80 <Task1+0x70>
     c80:	00 d0       	rcall	.+0      	; 0xc82 <Task1+0x72>
     c82:	8e e1       	ldi	r24, 0x1E	; 30
     c84:	91 e0       	ldi	r25, 0x01	; 1
     c86:	ad b7       	in	r26, 0x3d	; 61
     c88:	be b7       	in	r27, 0x3e	; 62
     c8a:	12 96       	adiw	r26, 0x02	; 2
     c8c:	9c 93       	st	X, r25
     c8e:	8e 93       	st	-X, r24
     c90:	11 97       	sbiw	r26, 0x01	; 1
     c92:	14 96       	adiw	r26, 0x04	; 4
     c94:	1c 92       	st	X, r1
     c96:	1e 92       	st	-X, r1
     c98:	13 97       	sbiw	r26, 0x03	; 3
     c9a:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>

  printf ("Task1 PID=%d\r\n", nrk_get_pid ());
     c9e:	0f 90       	pop	r0
     ca0:	0f 90       	pop	r0
     ca2:	0f 90       	pop	r0
     ca4:	0f 90       	pop	r0
     ca6:	0e 94 2e 1c 	call	0x385c	; 0x385c <nrk_get_pid>
     caa:	00 d0       	rcall	.+0      	; 0xcac <Task1+0x9c>
     cac:	00 d0       	rcall	.+0      	; 0xcae <Task1+0x9e>
     cae:	ed b7       	in	r30, 0x3d	; 61
     cb0:	fe b7       	in	r31, 0x3e	; 62
     cb2:	31 96       	adiw	r30, 0x01	; 1
     cb4:	28 e3       	ldi	r18, 0x38	; 56
     cb6:	31 e0       	ldi	r19, 0x01	; 1
     cb8:	ad b7       	in	r26, 0x3d	; 61
     cba:	be b7       	in	r27, 0x3e	; 62
     cbc:	12 96       	adiw	r26, 0x02	; 2
     cbe:	3c 93       	st	X, r19
     cc0:	2e 93       	st	-X, r18
     cc2:	11 97       	sbiw	r26, 0x01	; 1
     cc4:	82 83       	std	Z+2, r24	; 0x02
     cc6:	13 82       	std	Z+3, r1	; 0x03
     cc8:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>
     ccc:	00 e0       	ldi	r16, 0x00	; 0
     cce:	10 e0       	ldi	r17, 0x00	; 0
     cd0:	0f 90       	pop	r0
     cd2:	0f 90       	pop	r0
     cd4:	0f 90       	pop	r0
     cd6:	0f 90       	pop	r0
  cnt = 0;
  while (1) {
    nrk_led_toggle (ORANGE_LED);
    printf ("Task1 cnt=%d\r\n", cnt);
     cd8:	27 e4       	ldi	r18, 0x47	; 71
     cda:	a2 2e       	mov	r10, r18
     cdc:	21 e0       	ldi	r18, 0x01	; 1
     cde:	b2 2e       	mov	r11, r18
    v = nrk_reserve_consume (my_rsv);
    if (v == NRK_ERROR)
      nrk_kprintf (PSTR ("Task 1: ERROR consuming reserve\r\n"));
    v = nrk_reserve_get (my_rsv);
    printf ("Reserve value: %d\r\n", v);
     ce0:	96 e5       	ldi	r25, 0x56	; 86
     ce2:	c9 2e       	mov	r12, r25
     ce4:	91 e0       	ldi	r25, 0x01	; 1
     ce6:	d9 2e       	mov	r13, r25
  printf ("My node's address is %d\r\n", NODE_ADDR);

  printf ("Task1 PID=%d\r\n", nrk_get_pid ());
  cnt = 0;
  while (1) {
    nrk_led_toggle (ORANGE_LED);
     ce8:	80 e0       	ldi	r24, 0x00	; 0
     cea:	90 e0       	ldi	r25, 0x00	; 0
     cec:	0e 94 87 11 	call	0x230e	; 0x230e <nrk_led_toggle>
    printf ("Task1 cnt=%d\r\n", cnt);
     cf0:	00 d0       	rcall	.+0      	; 0xcf2 <Task1+0xe2>
     cf2:	00 d0       	rcall	.+0      	; 0xcf4 <Task1+0xe4>
     cf4:	ed b7       	in	r30, 0x3d	; 61
     cf6:	fe b7       	in	r31, 0x3e	; 62
     cf8:	b2 82       	std	Z+2, r11	; 0x02
     cfa:	a1 82       	std	Z+1, r10	; 0x01
     cfc:	14 83       	std	Z+4, r17	; 0x04
     cfe:	03 83       	std	Z+3, r16	; 0x03
     d00:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>
    v = nrk_reserve_consume (my_rsv);
     d04:	0f 90       	pop	r0
     d06:	0f 90       	pop	r0
     d08:	0f 90       	pop	r0
     d0a:	0f 90       	pop	r0
     d0c:	8f 2d       	mov	r24, r15
     d0e:	0e 94 8e 24 	call	0x491c	; 0x491c <nrk_reserve_consume>
    if (v == NRK_ERROR)
     d12:	8f 3f       	cpi	r24, 0xFF	; 255
     d14:	21 f4       	brne	.+8      	; 0xd1e <Task1+0x10e>
      nrk_kprintf (PSTR ("Task 1: ERROR consuming reserve\r\n"));
     d16:	8b e6       	ldi	r24, 0x6B	; 107
     d18:	91 e0       	ldi	r25, 0x01	; 1
     d1a:	0e 94 4a 12 	call	0x2494	; 0x2494 <nrk_kprintf>
    v = nrk_reserve_get (my_rsv);
     d1e:	8f 2d       	mov	r24, r15
     d20:	0e 94 c3 24 	call	0x4986	; 0x4986 <nrk_reserve_get>
    printf ("Reserve value: %d\r\n", v);
     d24:	00 d0       	rcall	.+0      	; 0xd26 <Task1+0x116>
     d26:	00 d0       	rcall	.+0      	; 0xd28 <Task1+0x118>
     d28:	ad b7       	in	r26, 0x3d	; 61
     d2a:	be b7       	in	r27, 0x3e	; 62
     d2c:	12 96       	adiw	r26, 0x02	; 2
     d2e:	dc 92       	st	X, r13
     d30:	ce 92       	st	-X, r12
     d32:	11 97       	sbiw	r26, 0x01	; 1
     d34:	99 27       	eor	r25, r25
     d36:	87 fd       	sbrc	r24, 7
     d38:	90 95       	com	r25
     d3a:	14 96       	adiw	r26, 0x04	; 4
     d3c:	9c 93       	st	X, r25
     d3e:	8e 93       	st	-X, r24
     d40:	13 97       	sbiw	r26, 0x03	; 3
     d42:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>
    nrk_wait_until_next_period ();
     d46:	0f 90       	pop	r0
     d48:	0f 90       	pop	r0
     d4a:	0f 90       	pop	r0
     d4c:	0f 90       	pop	r0
     d4e:	0e 94 d6 1d 	call	0x3bac	; 0x3bac <nrk_wait_until_next_period>
    cnt++;
     d52:	0f 5f       	subi	r16, 0xFF	; 255
     d54:	1f 4f       	sbci	r17, 0xFF	; 255
     d56:	c8 cf       	rjmp	.-112    	; 0xce8 <Task1+0xd8>

00000d58 <main>:
void nrk_create_taskset ();

int main ()
{
  uint8_t t;
  nrk_setup_ports ();
     d58:	0e 94 b1 11 	call	0x2362	; 0x2362 <nrk_setup_ports>
  nrk_setup_uart (UART_BAUDRATE_115K2);
     d5c:	87 e0       	ldi	r24, 0x07	; 7
     d5e:	90 e0       	ldi	r25, 0x00	; 0
     d60:	0e 94 29 12 	call	0x2452	; 0x2452 <nrk_setup_uart>

  /* printf ("Starting up...\r\n"); */
  
  nrk_init ();
     d64:	0e 94 8a 14 	call	0x2914	; 0x2914 <nrk_init>
  
  /* printf ("finished task init\r\n"); */
  
  nrk_led_clr (ORANGE_LED);
     d68:	80 e0       	ldi	r24, 0x00	; 0
     d6a:	90 e0       	ldi	r25, 0x00	; 0
     d6c:	0e 94 9c 11 	call	0x2338	; 0x2338 <nrk_led_clr>
  nrk_led_clr (BLUE_LED);
     d70:	8f ef       	ldi	r24, 0xFF	; 255
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	0e 94 9c 11 	call	0x2338	; 0x2338 <nrk_led_clr>
  nrk_led_set (GREEN_LED);
     d78:	81 e0       	ldi	r24, 0x01	; 1
     d7a:	90 e0       	ldi	r25, 0x00	; 0
     d7c:	0e 94 d5 11 	call	0x23aa	; 0x23aa <nrk_led_set>
  nrk_led_clr (RED_LED);
     d80:	82 e0       	ldi	r24, 0x02	; 2
     d82:	90 e0       	ldi	r25, 0x00	; 0
     d84:	0e 94 9c 11 	call	0x2338	; 0x2338 <nrk_led_clr>
  
  nrk_time_set (0, 0);
     d88:	60 e0       	ldi	r22, 0x00	; 0
     d8a:	70 e0       	ldi	r23, 0x00	; 0
     d8c:	80 e0       	ldi	r24, 0x00	; 0
     d8e:	90 e0       	ldi	r25, 0x00	; 0
     d90:	20 e0       	ldi	r18, 0x00	; 0
     d92:	30 e0       	ldi	r19, 0x00	; 0
     d94:	40 e0       	ldi	r20, 0x00	; 0
     d96:	50 e0       	ldi	r21, 0x00	; 0
     d98:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <nrk_time_set>
  nrk_create_taskset ();
     d9c:	0e 94 38 05 	call	0xa70	; 0xa70 <nrk_create_taskset>
  nrk_start ();
     da0:	0e 94 2d 14 	call	0x285a	; 0x285a <nrk_start>
  
  return 0;
}
     da4:	80 e0       	ldi	r24, 0x00	; 0
     da6:	90 e0       	ldi	r25, 0x00	; 0
     da8:	08 95       	ret

00000daa <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
     daa:	90 e0       	ldi	r25, 0x00	; 0
     dac:	0b 97       	sbiw	r24, 0x0b	; 11
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
     dae:	9c 01       	movw	r18, r24
     db0:	2b 59       	subi	r18, 0x9B	; 155
     db2:	3e 4b       	sbci	r19, 0xBE	; 190
     db4:	88 0f       	add	r24, r24
     db6:	99 1f       	adc	r25, r25
     db8:	88 0f       	add	r24, r24
     dba:	99 1f       	adc	r25, r25
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
     dbc:	28 0f       	add	r18, r24
     dbe:	39 1f       	adc	r19, r25

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
     dc0:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
     dc2:	c0 98       	cbi	0x18, 0	; 24
     dc4:	88 e1       	ldi	r24, 0x18	; 24
     dc6:	8f b9       	out	0x0f, r24	; 15
     dc8:	77 9b       	sbis	0x0e, 7	; 14
     dca:	fe cf       	rjmp	.-4      	; 0xdc8 <halRfSetChannel+0x1e>
     dcc:	3f b9       	out	0x0f, r19	; 15
     dce:	77 9b       	sbis	0x0e, 7	; 14
     dd0:	fe cf       	rjmp	.-4      	; 0xdce <halRfSetChannel+0x24>
     dd2:	2f b9       	out	0x0f, r18	; 15
     dd4:	77 9b       	sbis	0x0e, 7	; 14
     dd6:	fe cf       	rjmp	.-4      	; 0xdd4 <halRfSetChannel+0x2a>
     dd8:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     dda:	78 94       	sei

} // rfSetChannel
     ddc:	08 95       	ret

00000dde <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
     dde:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
     de0:	c0 98       	cbi	0x18, 0	; 24
     de2:	1f b8       	out	0x0f, r1	; 15
     de4:	77 9b       	sbis	0x0e, 7	; 14
     de6:	fe cf       	rjmp	.-4      	; 0xde4 <halRfWaitForCrystalOscillator+0x6>
     de8:	8f b1       	in	r24, 0x0f	; 15
     dea:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
     dec:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
     dee:	86 ff       	sbrs	r24, 6
     df0:	f6 cf       	rjmp	.-20     	; 0xdde <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
     df2:	08 95       	ret

00000df4 <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
     df4:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
     df6:	c0 98       	cbi	0x18, 0	; 24
     df8:	87 e0       	ldi	r24, 0x07	; 7
     dfa:	8f b9       	out	0x0f, r24	; 15
     dfc:	77 9b       	sbis	0x0e, 7	; 14
     dfe:	fe cf       	rjmp	.-4      	; 0xdfc <rf_power_down+0x8>
     e00:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
     e02:	c0 98       	cbi	0x18, 0	; 24
     e04:	86 e0       	ldi	r24, 0x06	; 6
     e06:	8f b9       	out	0x0f, r24	; 15
     e08:	77 9b       	sbis	0x0e, 7	; 14
     e0a:	fe cf       	rjmp	.-4      	; 0xe08 <rf_power_down+0x14>
     e0c:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     e0e:	78 94       	sei
}
     e10:	08 95       	ret

00000e12 <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
     e12:	80 91 eb 04 	lds	r24, 0x04EB
     e16:	08 95       	ret

00000e18 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
     e18:	dc 01       	movw	r26, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
     e1a:	c0 98       	cbi	0x18, 0	; 24
     e1c:	89 ec       	ldi	r24, 0xC9	; 201
     e1e:	8f b9       	out	0x0f, r24	; 15
     e20:	77 9b       	sbis	0x0e, 7	; 14
     e22:	fe cf       	rjmp	.-4      	; 0xe20 <rf_security_set_ctr_counter+0x8>
     e24:	80 e8       	ldi	r24, 0x80	; 128
     e26:	8f b9       	out	0x0f, r24	; 15
     e28:	77 9b       	sbis	0x0e, 7	; 14
     e2a:	fe cf       	rjmp	.-4      	; 0xe28 <rf_security_set_ctr_counter+0x10>
     e2c:	92 e0       	ldi	r25, 0x02	; 2
     e2e:	91 50       	subi	r25, 0x01	; 1
     e30:	fd 01       	movw	r30, r26
     e32:	e9 0f       	add	r30, r25
     e34:	f1 1d       	adc	r31, r1
     e36:	80 81       	ld	r24, Z
     e38:	8f b9       	out	0x0f, r24	; 15
     e3a:	77 9b       	sbis	0x0e, 7	; 14
     e3c:	fe cf       	rjmp	.-4      	; 0xe3a <rf_security_set_ctr_counter+0x22>
     e3e:	99 23       	and	r25, r25
     e40:	b1 f7       	brne	.-20     	; 0xe2e <rf_security_set_ctr_counter+0x16>
     e42:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
     e44:	c0 98       	cbi	0x18, 0	; 24
     e46:	8b ec       	ldi	r24, 0xCB	; 203
     e48:	8f b9       	out	0x0f, r24	; 15
     e4a:	77 9b       	sbis	0x0e, 7	; 14
     e4c:	fe cf       	rjmp	.-4      	; 0xe4a <rf_security_set_ctr_counter+0x32>
     e4e:	80 e8       	ldi	r24, 0x80	; 128
     e50:	8f b9       	out	0x0f, r24	; 15
     e52:	77 9b       	sbis	0x0e, 7	; 14
     e54:	fe cf       	rjmp	.-4      	; 0xe52 <rf_security_set_ctr_counter+0x3a>
     e56:	92 e0       	ldi	r25, 0x02	; 2
     e58:	91 50       	subi	r25, 0x01	; 1
     e5a:	fd 01       	movw	r30, r26
     e5c:	e9 0f       	add	r30, r25
     e5e:	f1 1d       	adc	r31, r1
     e60:	82 81       	ldd	r24, Z+2	; 0x02
     e62:	8f b9       	out	0x0f, r24	; 15
     e64:	77 9b       	sbis	0x0e, 7	; 14
     e66:	fe cf       	rjmp	.-4      	; 0xe64 <rf_security_set_ctr_counter+0x4c>
     e68:	99 23       	and	r25, r25
     e6a:	b1 f7       	brne	.-20     	; 0xe58 <rf_security_set_ctr_counter+0x40>
     e6c:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
     e6e:	8c 91       	ld	r24, X
     e70:	80 93 ec 04 	sts	0x04EC, r24
    tx_ctr[1]=counter[1];
     e74:	11 96       	adiw	r26, 0x01	; 1
     e76:	8c 91       	ld	r24, X
     e78:	11 97       	sbiw	r26, 0x01	; 1
     e7a:	80 93 ed 04 	sts	0x04ED, r24
    tx_ctr[2]=counter[2];
     e7e:	12 96       	adiw	r26, 0x02	; 2
     e80:	8c 91       	ld	r24, X
     e82:	12 97       	sbiw	r26, 0x02	; 2
     e84:	80 93 ee 04 	sts	0x04EE, r24
    tx_ctr[3]=counter[3];
     e88:	13 96       	adiw	r26, 0x03	; 3
     e8a:	8c 91       	ld	r24, X
     e8c:	80 93 ef 04 	sts	0x04EF, r24
}
     e90:	08 95       	ret

00000e92 <rf_security_enable>:
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
}

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
     e92:	c0 98       	cbi	0x18, 0	; 24
     e94:	89 e1       	ldi	r24, 0x19	; 25
     e96:	8f b9       	out	0x0f, r24	; 15
     e98:	77 9b       	sbis	0x0e, 7	; 14
     e9a:	fe cf       	rjmp	.-4      	; 0xe98 <rf_security_enable+0x6>
     e9c:	83 e0       	ldi	r24, 0x03	; 3
     e9e:	8f b9       	out	0x0f, r24	; 15
     ea0:	77 9b       	sbis	0x0e, 7	; 14
     ea2:	fe cf       	rjmp	.-4      	; 0xea0 <rf_security_enable+0xe>
     ea4:	86 e0       	ldi	r24, 0x06	; 6
     ea6:	8f b9       	out	0x0f, r24	; 15
     ea8:	77 9b       	sbis	0x0e, 7	; 14
     eaa:	fe cf       	rjmp	.-4      	; 0xea8 <rf_security_enable+0x16>
     eac:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
     eae:	c0 98       	cbi	0x18, 0	; 24
     eb0:	8a e1       	ldi	r24, 0x1A	; 26
     eb2:	8f b9       	out	0x0f, r24	; 15
     eb4:	77 9b       	sbis	0x0e, 7	; 14
     eb6:	fe cf       	rjmp	.-4      	; 0xeb4 <rf_security_enable+0x22>
     eb8:	8e e0       	ldi	r24, 0x0E	; 14
     eba:	8f b9       	out	0x0f, r24	; 15
     ebc:	77 9b       	sbis	0x0e, 7	; 14
     ebe:	fe cf       	rjmp	.-4      	; 0xebc <rf_security_enable+0x2a>
     ec0:	8e e0       	ldi	r24, 0x0E	; 14
     ec2:	8f b9       	out	0x0f, r24	; 15
     ec4:	77 9b       	sbis	0x0e, 7	; 14
     ec6:	fe cf       	rjmp	.-4      	; 0xec4 <rf_security_enable+0x32>
     ec8:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
     eca:	81 e0       	ldi	r24, 0x01	; 1
     ecc:	80 93 dc 04 	sts	0x04DC, r24
}
     ed0:	08 95       	ret

00000ed2 <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
     ed2:	c0 98       	cbi	0x18, 0	; 24
     ed4:	89 e1       	ldi	r24, 0x19	; 25
     ed6:	8f b9       	out	0x0f, r24	; 15
     ed8:	77 9b       	sbis	0x0e, 7	; 14
     eda:	fe cf       	rjmp	.-4      	; 0xed8 <rf_security_disable+0x6>
     edc:	81 e0       	ldi	r24, 0x01	; 1
     ede:	8f b9       	out	0x0f, r24	; 15
     ee0:	77 9b       	sbis	0x0e, 7	; 14
     ee2:	fe cf       	rjmp	.-4      	; 0xee0 <rf_security_disable+0xe>
     ee4:	84 ec       	ldi	r24, 0xC4	; 196
     ee6:	8f b9       	out	0x0f, r24	; 15
     ee8:	77 9b       	sbis	0x0e, 7	; 14
     eea:	fe cf       	rjmp	.-4      	; 0xee8 <rf_security_disable+0x16>
     eec:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
     eee:	10 92 dc 04 	sts	0x04DC, r1
}
     ef2:	08 95       	ret

00000ef4 <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
     ef4:	80 91 da 04 	lds	r24, 0x04DA
     ef8:	90 91 db 04 	lds	r25, 0x04DB
     efc:	08 95       	ret

00000efe <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
     efe:	28 2f       	mov	r18, r24
     f00:	30 e0       	ldi	r19, 0x00	; 0
     f02:	2f 71       	andi	r18, 0x1F	; 31
     f04:	30 70       	andi	r19, 0x00	; 0
     f06:	20 6e       	ori	r18, 0xE0	; 224
     f08:	30 6a       	ori	r19, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
     f0a:	c0 98       	cbi	0x18, 0	; 24
     f0c:	85 e1       	ldi	r24, 0x15	; 21
     f0e:	8f b9       	out	0x0f, r24	; 15
     f10:	77 9b       	sbis	0x0e, 7	; 14
     f12:	fe cf       	rjmp	.-4      	; 0xf10 <rf_tx_power+0x12>
     f14:	3f b9       	out	0x0f, r19	; 15
     f16:	77 9b       	sbis	0x0e, 7	; 14
     f18:	fe cf       	rjmp	.-4      	; 0xf16 <rf_tx_power+0x18>
     f1a:	2f b9       	out	0x0f, r18	; 15
     f1c:	77 9b       	sbis	0x0e, 7	; 14
     f1e:	fe cf       	rjmp	.-4      	; 0xf1c <rf_tx_power+0x1e>
     f20:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
     f22:	08 95       	ret

00000f24 <rf_addr_decode_enable>:
}


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
     f24:	20 91 dd 04 	lds	r18, 0x04DD
     f28:	30 91 de 04 	lds	r19, 0x04DE
     f2c:	38 60       	ori	r19, 0x08	; 8
     f2e:	30 93 de 04 	sts	0x04DE, r19
     f32:	20 93 dd 04 	sts	0x04DD, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
     f36:	c0 98       	cbi	0x18, 0	; 24
     f38:	81 e1       	ldi	r24, 0x11	; 17
     f3a:	8f b9       	out	0x0f, r24	; 15
     f3c:	77 9b       	sbis	0x0e, 7	; 14
     f3e:	fe cf       	rjmp	.-4      	; 0xf3c <rf_addr_decode_enable+0x18>
     f40:	3f b9       	out	0x0f, r19	; 15
     f42:	77 9b       	sbis	0x0e, 7	; 14
     f44:	fe cf       	rjmp	.-4      	; 0xf42 <rf_addr_decode_enable+0x1e>
     f46:	2f b9       	out	0x0f, r18	; 15
     f48:	77 9b       	sbis	0x0e, 7	; 14
     f4a:	fe cf       	rjmp	.-4      	; 0xf48 <rf_addr_decode_enable+0x24>
     f4c:	c0 9a       	sbi	0x18, 0	; 24
}
     f4e:	08 95       	ret

00000f50 <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
     f50:	20 91 dd 04 	lds	r18, 0x04DD
     f54:	30 91 de 04 	lds	r19, 0x04DE
     f58:	37 7f       	andi	r19, 0xF7	; 247
     f5a:	30 93 de 04 	sts	0x04DE, r19
     f5e:	20 93 dd 04 	sts	0x04DD, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
     f62:	c0 98       	cbi	0x18, 0	; 24
     f64:	81 e1       	ldi	r24, 0x11	; 17
     f66:	8f b9       	out	0x0f, r24	; 15
     f68:	77 9b       	sbis	0x0e, 7	; 14
     f6a:	fe cf       	rjmp	.-4      	; 0xf68 <rf_addr_decode_disable+0x18>
     f6c:	3f b9       	out	0x0f, r19	; 15
     f6e:	77 9b       	sbis	0x0e, 7	; 14
     f70:	fe cf       	rjmp	.-4      	; 0xf6e <rf_addr_decode_disable+0x1e>
     f72:	2f b9       	out	0x0f, r18	; 15
     f74:	77 9b       	sbis	0x0e, 7	; 14
     f76:	fe cf       	rjmp	.-4      	; 0xf74 <rf_addr_decode_disable+0x24>
     f78:	c0 9a       	sbi	0x18, 0	; 24
}
     f7a:	08 95       	ret

00000f7c <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
     f7c:	81 e0       	ldi	r24, 0x01	; 1
     f7e:	80 93 ea 04 	sts	0x04EA, r24
    mdmctrl0 |= 0x0010;
     f82:	20 91 dd 04 	lds	r18, 0x04DD
     f86:	30 91 de 04 	lds	r19, 0x04DE
     f8a:	20 61       	ori	r18, 0x10	; 16
     f8c:	30 93 de 04 	sts	0x04DE, r19
     f90:	20 93 dd 04 	sts	0x04DD, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
     f94:	c0 98       	cbi	0x18, 0	; 24
     f96:	81 e1       	ldi	r24, 0x11	; 17
     f98:	8f b9       	out	0x0f, r24	; 15
     f9a:	77 9b       	sbis	0x0e, 7	; 14
     f9c:	fe cf       	rjmp	.-4      	; 0xf9a <rf_auto_ack_enable+0x1e>
     f9e:	3f b9       	out	0x0f, r19	; 15
     fa0:	77 9b       	sbis	0x0e, 7	; 14
     fa2:	fe cf       	rjmp	.-4      	; 0xfa0 <rf_auto_ack_enable+0x24>
     fa4:	2f b9       	out	0x0f, r18	; 15
     fa6:	77 9b       	sbis	0x0e, 7	; 14
     fa8:	fe cf       	rjmp	.-4      	; 0xfa6 <rf_auto_ack_enable+0x2a>
     faa:	c0 9a       	sbi	0x18, 0	; 24
}
     fac:	08 95       	ret

00000fae <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
     fae:	10 92 ea 04 	sts	0x04EA, r1
    mdmctrl0 &= (~0x0010);
     fb2:	20 91 dd 04 	lds	r18, 0x04DD
     fb6:	30 91 de 04 	lds	r19, 0x04DE
     fba:	2f 7e       	andi	r18, 0xEF	; 239
     fbc:	30 93 de 04 	sts	0x04DE, r19
     fc0:	20 93 dd 04 	sts	0x04DD, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
     fc4:	c0 98       	cbi	0x18, 0	; 24
     fc6:	81 e1       	ldi	r24, 0x11	; 17
     fc8:	8f b9       	out	0x0f, r24	; 15
     fca:	77 9b       	sbis	0x0e, 7	; 14
     fcc:	fe cf       	rjmp	.-4      	; 0xfca <rf_auto_ack_disable+0x1c>
     fce:	3f b9       	out	0x0f, r19	; 15
     fd0:	77 9b       	sbis	0x0e, 7	; 14
     fd2:	fe cf       	rjmp	.-4      	; 0xfd0 <rf_auto_ack_disable+0x22>
     fd4:	2f b9       	out	0x0f, r18	; 15
     fd6:	77 9b       	sbis	0x0e, 7	; 14
     fd8:	fe cf       	rjmp	.-4      	; 0xfd6 <rf_auto_ack_disable+0x28>
     fda:	c0 9a       	sbi	0x18, 0	; 24
}
     fdc:	08 95       	ret

00000fde <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
     fde:	81 e0       	ldi	r24, 0x01	; 1
     fe0:	80 93 e7 04 	sts	0x04E7, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
     fe4:	c0 98       	cbi	0x18, 0	; 24
     fe6:	83 e0       	ldi	r24, 0x03	; 3
     fe8:	8f b9       	out	0x0f, r24	; 15
     fea:	77 9b       	sbis	0x0e, 7	; 14
     fec:	fe cf       	rjmp	.-4      	; 0xfea <rf_rx_on+0xc>
     fee:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
     ff0:	c0 98       	cbi	0x18, 0	; 24
     ff2:	88 e0       	ldi	r24, 0x08	; 8
     ff4:	8f b9       	out	0x0f, r24	; 15
     ff6:	77 9b       	sbis	0x0e, 7	; 14
     ff8:	fe cf       	rjmp	.-4      	; 0xff6 <rf_rx_on+0x18>
     ffa:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
     ffc:	10 92 f0 04 	sts	0x04F0, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    1000:	08 95       	ret

00001002 <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    1002:	81 e0       	ldi	r24, 0x01	; 1
    1004:	80 93 e7 04 	sts	0x04E7, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    1008:	c0 98       	cbi	0x18, 0	; 24
    100a:	83 e0       	ldi	r24, 0x03	; 3
    100c:	8f b9       	out	0x0f, r24	; 15
    100e:	77 9b       	sbis	0x0e, 7	; 14
    1010:	fe cf       	rjmp	.-4      	; 0x100e <rf_polling_rx_on+0xc>
    1012:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1014:	c0 98       	cbi	0x18, 0	; 24
    1016:	88 e0       	ldi	r24, 0x08	; 8
    1018:	8f b9       	out	0x0f, r24	; 15
    101a:	77 9b       	sbis	0x0e, 7	; 14
    101c:	fe cf       	rjmp	.-4      	; 0x101a <rf_polling_rx_on+0x18>
    101e:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    1020:	10 92 f0 04 	sts	0x04F0, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    1024:	08 95       	ret

00001026 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    1026:	10 92 e7 04 	sts	0x04E7, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    102a:	c0 98       	cbi	0x18, 0	; 24
    102c:	86 e0       	ldi	r24, 0x06	; 6
    102e:	8f b9       	out	0x0f, r24	; 15
    1030:	77 9b       	sbis	0x0e, 7	; 14
    1032:	fe cf       	rjmp	.-4      	; 0x1030 <rf_rx_off+0xa>
    1034:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    1036:	10 92 f0 04 	sts	0x04F0, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    103a:	08 95       	ret

0000103c <rf_busy>:

}

uint8_t rf_busy()
{
    return SFD_IS_1;
    103c:	80 b3       	in	r24, 0x10	; 16
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	24 e0       	ldi	r18, 0x04	; 4
    1042:	96 95       	lsr	r25
    1044:	87 95       	ror	r24
    1046:	2a 95       	dec	r18
    1048:	e1 f7       	brne	.-8      	; 0x1042 <rf_busy+0x6>
}
    104a:	81 70       	andi	r24, 0x01	; 1
    104c:	08 95       	ret

0000104e <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    104e:	81 b1       	in	r24, 0x01	; 1
    1050:	90 e0       	ldi	r25, 0x00	; 0
    1052:	36 e0       	ldi	r19, 0x06	; 6
    1054:	96 95       	lsr	r25
    1056:	87 95       	ror	r24
    1058:	3a 95       	dec	r19
    105a:	e1 f7       	brne	.-8      	; 0x1054 <rf_rx_check_fifop+0x6>
}
    105c:	81 70       	andi	r24, 0x01	; 1
    105e:	08 95       	ret

00001060 <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    1060:	80 b3       	in	r24, 0x10	; 16
    1062:	90 e0       	ldi	r25, 0x00	; 0
    1064:	44 e0       	ldi	r20, 0x04	; 4
    1066:	96 95       	lsr	r25
    1068:	87 95       	ror	r24
    106a:	4a 95       	dec	r20
    106c:	e1 f7       	brne	.-8      	; 0x1066 <rf_rx_check_sfd+0x6>
}
    106e:	81 70       	andi	r24, 0x01	; 1
    1070:	08 95       	ret

00001072 <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    1072:	df 93       	push	r29
    1074:	cf 93       	push	r28
    1076:	00 d0       	rcall	.+0      	; 0x1078 <rf_polling_rx_packet+0x6>
    1078:	00 d0       	rcall	.+0      	; 0x107a <rf_polling_rx_packet+0x8>
    107a:	0f 92       	push	r0
    107c:	cd b7       	in	r28, 0x3d	; 61
    107e:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    1080:	0e 99       	sbic	0x01, 6	; 1
    1082:	02 c0       	rjmp	.+4      	; 0x1088 <rf_polling_rx_packet+0x16>
    1084:	80 e0       	ldi	r24, 0x00	; 0
    1086:	d1 c1       	rjmp	.+930    	; 0x142a <__stack+0x32b>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    1088:	10 92 eb 04 	sts	0x04EB, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    108c:	0e 9b       	sbis	0x01, 6	; 1
    108e:	1a c0       	rjmp	.+52     	; 0x10c4 <rf_polling_rx_packet+0x52>
    1090:	b7 99       	sbic	0x16, 7	; 22
    1092:	18 c0       	rjmp	.+48     	; 0x10c4 <rf_polling_rx_packet+0x52>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1094:	c0 98       	cbi	0x18, 0	; 24
    1096:	8f e7       	ldi	r24, 0x7F	; 127
    1098:	8f b9       	out	0x0f, r24	; 15
    109a:	77 9b       	sbis	0x0e, 7	; 14
    109c:	fe cf       	rjmp	.-4      	; 0x109a <rf_polling_rx_packet+0x28>
    109e:	1f b8       	out	0x0f, r1	; 15
    10a0:	77 9b       	sbis	0x0e, 7	; 14
    10a2:	fe cf       	rjmp	.-4      	; 0x10a0 <rf_polling_rx_packet+0x2e>
    10a4:	8f b1       	in	r24, 0x0f	; 15
    10a6:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    10a8:	c0 98       	cbi	0x18, 0	; 24
    10aa:	88 e0       	ldi	r24, 0x08	; 8
    10ac:	8f b9       	out	0x0f, r24	; 15
    10ae:	77 9b       	sbis	0x0e, 7	; 14
    10b0:	fe cf       	rjmp	.-4      	; 0x10ae <rf_polling_rx_packet+0x3c>
    10b2:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    10b4:	c0 98       	cbi	0x18, 0	; 24
    10b6:	88 e0       	ldi	r24, 0x08	; 8
    10b8:	8f b9       	out	0x0f, r24	; 15
    10ba:	77 9b       	sbis	0x0e, 7	; 14
    10bc:	fe cf       	rjmp	.-4      	; 0x10ba <rf_polling_rx_packet+0x48>
    10be:	c0 9a       	sbi	0x18, 0	; 24
    10c0:	8f ef       	ldi	r24, 0xFF	; 255
    10c2:	b3 c1       	rjmp	.+870    	; 0x142a <__stack+0x32b>
#endif
            return -1;
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    10c4:	c0 98       	cbi	0x18, 0	; 24
    10c6:	8f e7       	ldi	r24, 0x7F	; 127
    10c8:	8f b9       	out	0x0f, r24	; 15
    10ca:	77 9b       	sbis	0x0e, 7	; 14
    10cc:	fe cf       	rjmp	.-4      	; 0x10ca <rf_polling_rx_packet+0x58>
    10ce:	1f b8       	out	0x0f, r1	; 15
    10d0:	77 9b       	sbis	0x0e, 7	; 14
    10d2:	fe cf       	rjmp	.-4      	; 0x10d0 <rf_polling_rx_packet+0x5e>
    10d4:	4f b1       	in	r20, 0x0f	; 15
    10d6:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    10d8:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    10da:	c1 f4       	brne	.+48     	; 0x110c <__stack+0xd>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    10dc:	c0 98       	cbi	0x18, 0	; 24
    10de:	8f e7       	ldi	r24, 0x7F	; 127
    10e0:	8f b9       	out	0x0f, r24	; 15
    10e2:	77 9b       	sbis	0x0e, 7	; 14
    10e4:	fe cf       	rjmp	.-4      	; 0x10e2 <rf_polling_rx_packet+0x70>
    10e6:	1f b8       	out	0x0f, r1	; 15
    10e8:	77 9b       	sbis	0x0e, 7	; 14
    10ea:	fe cf       	rjmp	.-4      	; 0x10e8 <rf_polling_rx_packet+0x76>
    10ec:	8f b1       	in	r24, 0x0f	; 15
    10ee:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    10f0:	c0 98       	cbi	0x18, 0	; 24
    10f2:	88 e0       	ldi	r24, 0x08	; 8
    10f4:	8f b9       	out	0x0f, r24	; 15
    10f6:	77 9b       	sbis	0x0e, 7	; 14
    10f8:	fe cf       	rjmp	.-4      	; 0x10f6 <rf_polling_rx_packet+0x84>
    10fa:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    10fc:	c0 98       	cbi	0x18, 0	; 24
    10fe:	88 e0       	ldi	r24, 0x08	; 8
    1100:	8f b9       	out	0x0f, r24	; 15
    1102:	77 9b       	sbis	0x0e, 7	; 14
    1104:	fe cf       	rjmp	.-4      	; 0x1102 <__stack+0x3>
    1106:	c0 9a       	sbi	0x18, 0	; 24
    1108:	8e ef       	ldi	r24, 0xFE	; 254
    110a:	8f c1       	rjmp	.+798    	; 0x142a <__stack+0x32b>
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    110c:	4c 30       	cpi	r20, 0x0C	; 12
    110e:	8c f0       	brlt	.+34     	; 0x1132 <__stack+0x33>
    1110:	e0 91 df 04 	lds	r30, 0x04DF
    1114:	f0 91 e0 04 	lds	r31, 0x04E0
    1118:	24 2f       	mov	r18, r20
    111a:	33 27       	eor	r19, r19
    111c:	27 fd       	sbrc	r18, 7
    111e:	30 95       	com	r19
    1120:	2b 50       	subi	r18, 0x0B	; 11
    1122:	30 40       	sbci	r19, 0x00	; 0
    1124:	84 81       	ldd	r24, Z+4	; 0x04
    1126:	99 27       	eor	r25, r25
    1128:	87 fd       	sbrc	r24, 7
    112a:	90 95       	com	r25
    112c:	82 17       	cp	r24, r18
    112e:	93 07       	cpc	r25, r19
    1130:	7c f5       	brge	.+94     	; 0x1190 <__stack+0x91>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    1132:	c0 98       	cbi	0x18, 0	; 24
    1134:	8f e7       	ldi	r24, 0x7F	; 127
    1136:	8f b9       	out	0x0f, r24	; 15
    1138:	77 9b       	sbis	0x0e, 7	; 14
    113a:	fe cf       	rjmp	.-4      	; 0x1138 <__stack+0x39>
    113c:	50 e0       	ldi	r21, 0x00	; 0
    113e:	24 2f       	mov	r18, r20
    1140:	33 27       	eor	r19, r19
    1142:	27 fd       	sbrc	r18, 7
    1144:	30 95       	com	r19
    1146:	04 c0       	rjmp	.+8      	; 0x1150 <__stack+0x51>
    1148:	1f b8       	out	0x0f, r1	; 15
    114a:	77 9b       	sbis	0x0e, 7	; 14
    114c:	fe cf       	rjmp	.-4      	; 0x114a <__stack+0x4b>
    114e:	5f 5f       	subi	r21, 0xFF	; 255
    1150:	85 2f       	mov	r24, r21
    1152:	90 e0       	ldi	r25, 0x00	; 0
    1154:	82 17       	cp	r24, r18
    1156:	93 07       	cpc	r25, r19
    1158:	14 f4       	brge	.+4      	; 0x115e <__stack+0x5f>
    115a:	b7 99       	sbic	0x16, 7	; 22
    115c:	f5 cf       	rjmp	.-22     	; 0x1148 <__stack+0x49>
    115e:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    1160:	c0 98       	cbi	0x18, 0	; 24
    1162:	8f e7       	ldi	r24, 0x7F	; 127
    1164:	8f b9       	out	0x0f, r24	; 15
    1166:	77 9b       	sbis	0x0e, 7	; 14
    1168:	fe cf       	rjmp	.-4      	; 0x1166 <__stack+0x67>
    116a:	1f b8       	out	0x0f, r1	; 15
    116c:	77 9b       	sbis	0x0e, 7	; 14
    116e:	fe cf       	rjmp	.-4      	; 0x116c <__stack+0x6d>
    1170:	8f b1       	in	r24, 0x0f	; 15
    1172:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1174:	c0 98       	cbi	0x18, 0	; 24
    1176:	88 e0       	ldi	r24, 0x08	; 8
    1178:	8f b9       	out	0x0f, r24	; 15
    117a:	77 9b       	sbis	0x0e, 7	; 14
    117c:	fe cf       	rjmp	.-4      	; 0x117a <__stack+0x7b>
    117e:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1180:	c0 98       	cbi	0x18, 0	; 24
    1182:	88 e0       	ldi	r24, 0x08	; 8
    1184:	8f b9       	out	0x0f, r24	; 15
    1186:	77 9b       	sbis	0x0e, 7	; 14
    1188:	fe cf       	rjmp	.-4      	; 0x1186 <__stack+0x87>
    118a:	c0 9a       	sbi	0x18, 0	; 24
    118c:	8d ef       	ldi	r24, 0xFD	; 253
    118e:	4d c1       	rjmp	.+666    	; 0x142a <__stack+0x32b>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    1190:	e0 91 df 04 	lds	r30, 0x04DF
    1194:	f0 91 e0 04 	lds	r31, 0x04E0
    1198:	4c 50       	subi	r20, 0x0C	; 12
    119a:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    119c:	c0 98       	cbi	0x18, 0	; 24
    119e:	8f e7       	ldi	r24, 0x7F	; 127
    11a0:	8f b9       	out	0x0f, r24	; 15
    11a2:	77 9b       	sbis	0x0e, 7	; 14
    11a4:	fe cf       	rjmp	.-4      	; 0x11a2 <__stack+0xa3>
    11a6:	fe 01       	movw	r30, r28
    11a8:	32 96       	adiw	r30, 0x02	; 2
    11aa:	9f 01       	movw	r18, r30
    11ac:	2e 5f       	subi	r18, 0xFE	; 254
    11ae:	3f 4f       	sbci	r19, 0xFF	; 255
    11b0:	1f b8       	out	0x0f, r1	; 15
    11b2:	77 9b       	sbis	0x0e, 7	; 14
    11b4:	fe cf       	rjmp	.-4      	; 0x11b2 <__stack+0xb3>
    11b6:	8f b1       	in	r24, 0x0f	; 15
    11b8:	81 93       	st	Z+, r24
    11ba:	e2 17       	cp	r30, r18
    11bc:	f3 07       	cpc	r31, r19
    11be:	c1 f7       	brne	.-16     	; 0x11b0 <__stack+0xb1>
    11c0:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    11c2:	e0 91 df 04 	lds	r30, 0x04DF
    11c6:	f0 91 e0 04 	lds	r31, 0x04E0
    11ca:	8a 81       	ldd	r24, Y+2	; 0x02
    11cc:	9b 81       	ldd	r25, Y+3	; 0x03
    11ce:	55 e0       	ldi	r21, 0x05	; 5
    11d0:	96 95       	lsr	r25
    11d2:	87 95       	ror	r24
    11d4:	5a 95       	dec	r21
    11d6:	e1 f7       	brne	.-8      	; 0x11d0 <__stack+0xd1>
    11d8:	81 70       	andi	r24, 0x01	; 1
    11da:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    11dc:	c0 98       	cbi	0x18, 0	; 24
    11de:	8f e7       	ldi	r24, 0x7F	; 127
    11e0:	8f b9       	out	0x0f, r24	; 15
    11e2:	77 9b       	sbis	0x0e, 7	; 14
    11e4:	fe cf       	rjmp	.-4      	; 0x11e2 <__stack+0xe3>
    11e6:	1f b8       	out	0x0f, r1	; 15
    11e8:	77 9b       	sbis	0x0e, 7	; 14
    11ea:	fe cf       	rjmp	.-4      	; 0x11e8 <__stack+0xe9>
    11ec:	e0 91 df 04 	lds	r30, 0x04DF
    11f0:	f0 91 e0 04 	lds	r31, 0x04E0
    11f4:	8f b1       	in	r24, 0x0f	; 15
    11f6:	80 83       	st	Z, r24
    11f8:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    11fa:	c0 98       	cbi	0x18, 0	; 24
    11fc:	8f e7       	ldi	r24, 0x7F	; 127
    11fe:	8f b9       	out	0x0f, r24	; 15
    1200:	77 9b       	sbis	0x0e, 7	; 14
    1202:	fe cf       	rjmp	.-4      	; 0x1200 <__stack+0x101>
    1204:	80 e0       	ldi	r24, 0x00	; 0
    1206:	06 c0       	rjmp	.+12     	; 0x1214 <__stack+0x115>
    1208:	1f b8       	out	0x0f, r1	; 15
    120a:	77 9b       	sbis	0x0e, 7	; 14
    120c:	fe cf       	rjmp	.-4      	; 0x120a <__stack+0x10b>
    120e:	8f 5f       	subi	r24, 0xFF	; 255
    1210:	84 30       	cpi	r24, 0x04	; 4
    1212:	11 f0       	breq	.+4      	; 0x1218 <__stack+0x119>
    1214:	b7 99       	sbic	0x16, 7	; 22
    1216:	f8 cf       	rjmp	.-16     	; 0x1208 <__stack+0x109>
    1218:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    121a:	c0 98       	cbi	0x18, 0	; 24
    121c:	8f e7       	ldi	r24, 0x7F	; 127
    121e:	8f b9       	out	0x0f, r24	; 15
    1220:	77 9b       	sbis	0x0e, 7	; 14
    1222:	fe cf       	rjmp	.-4      	; 0x1220 <__stack+0x121>
    1224:	20 e0       	ldi	r18, 0x00	; 0
    1226:	30 e0       	ldi	r19, 0x00	; 0
    1228:	1f b8       	out	0x0f, r1	; 15
    122a:	77 9b       	sbis	0x0e, 7	; 14
    122c:	fe cf       	rjmp	.-4      	; 0x122a <__stack+0x12b>
    122e:	e0 91 df 04 	lds	r30, 0x04DF
    1232:	f0 91 e0 04 	lds	r31, 0x04E0
    1236:	8f b1       	in	r24, 0x0f	; 15
    1238:	e2 0f       	add	r30, r18
    123a:	f3 1f       	adc	r31, r19
    123c:	81 83       	std	Z+1, r24	; 0x01
    123e:	2f 5f       	subi	r18, 0xFF	; 255
    1240:	3f 4f       	sbci	r19, 0xFF	; 255
    1242:	22 30       	cpi	r18, 0x02	; 2
    1244:	31 05       	cpc	r19, r1
    1246:	81 f7       	brne	.-32     	; 0x1228 <__stack+0x129>
    1248:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    124a:	8a 81       	ldd	r24, Y+2	; 0x02
    124c:	83 ff       	sbrs	r24, 3
    124e:	4d c0       	rjmp	.+154    	; 0x12ea <__stack+0x1eb>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    1250:	c0 98       	cbi	0x18, 0	; 24
    1252:	8f e7       	ldi	r24, 0x7F	; 127
    1254:	8f b9       	out	0x0f, r24	; 15
    1256:	77 9b       	sbis	0x0e, 7	; 14
    1258:	fe cf       	rjmp	.-4      	; 0x1256 <__stack+0x157>
    125a:	e6 ed       	ldi	r30, 0xD6	; 214
    125c:	f4 e0       	ldi	r31, 0x04	; 4
    125e:	1f b8       	out	0x0f, r1	; 15
    1260:	77 9b       	sbis	0x0e, 7	; 14
    1262:	fe cf       	rjmp	.-4      	; 0x1260 <__stack+0x161>
    1264:	8f b1       	in	r24, 0x0f	; 15
    1266:	81 93       	st	Z+, r24
    1268:	84 e0       	ldi	r24, 0x04	; 4
    126a:	ea 3d       	cpi	r30, 0xDA	; 218
    126c:	f8 07       	cpc	r31, r24
    126e:	b9 f7       	brne	.-18     	; 0x125e <__stack+0x15f>
    1270:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    1272:	c0 98       	cbi	0x18, 0	; 24
    1274:	89 e9       	ldi	r24, 0x99	; 153
    1276:	8f b9       	out	0x0f, r24	; 15
    1278:	77 9b       	sbis	0x0e, 7	; 14
    127a:	fe cf       	rjmp	.-4      	; 0x1278 <__stack+0x179>
    127c:	80 e8       	ldi	r24, 0x80	; 128
    127e:	8f b9       	out	0x0f, r24	; 15
    1280:	77 9b       	sbis	0x0e, 7	; 14
    1282:	fe cf       	rjmp	.-4      	; 0x1280 <__stack+0x181>
    1284:	92 e0       	ldi	r25, 0x02	; 2
    1286:	91 50       	subi	r25, 0x01	; 1
    1288:	e9 2f       	mov	r30, r25
    128a:	f0 e0       	ldi	r31, 0x00	; 0
    128c:	ea 52       	subi	r30, 0x2A	; 42
    128e:	fb 4f       	sbci	r31, 0xFB	; 251
    1290:	80 81       	ld	r24, Z
    1292:	8f b9       	out	0x0f, r24	; 15
    1294:	77 9b       	sbis	0x0e, 7	; 14
    1296:	fe cf       	rjmp	.-4      	; 0x1294 <__stack+0x195>
    1298:	99 23       	and	r25, r25
    129a:	a9 f7       	brne	.-22     	; 0x1286 <__stack+0x187>
    129c:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    129e:	c0 98       	cbi	0x18, 0	; 24
    12a0:	8b e9       	ldi	r24, 0x9B	; 155
    12a2:	8f b9       	out	0x0f, r24	; 15
    12a4:	77 9b       	sbis	0x0e, 7	; 14
    12a6:	fe cf       	rjmp	.-4      	; 0x12a4 <__stack+0x1a5>
    12a8:	80 e8       	ldi	r24, 0x80	; 128
    12aa:	8f b9       	out	0x0f, r24	; 15
    12ac:	77 9b       	sbis	0x0e, 7	; 14
    12ae:	fe cf       	rjmp	.-4      	; 0x12ac <__stack+0x1ad>
    12b0:	92 e0       	ldi	r25, 0x02	; 2
    12b2:	91 50       	subi	r25, 0x01	; 1
    12b4:	e9 2f       	mov	r30, r25
    12b6:	f0 e0       	ldi	r31, 0x00	; 0
    12b8:	e8 52       	subi	r30, 0x28	; 40
    12ba:	fb 4f       	sbci	r31, 0xFB	; 251
    12bc:	80 81       	ld	r24, Z
    12be:	8f b9       	out	0x0f, r24	; 15
    12c0:	77 9b       	sbis	0x0e, 7	; 14
    12c2:	fe cf       	rjmp	.-4      	; 0x12c0 <__stack+0x1c1>
    12c4:	99 23       	and	r25, r25
    12c6:	a9 f7       	brne	.-22     	; 0x12b2 <__stack+0x1b3>
    12c8:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    12ca:	c0 98       	cbi	0x18, 0	; 24
    12cc:	8c e0       	ldi	r24, 0x0C	; 12
    12ce:	8f b9       	out	0x0f, r24	; 15
    12d0:	77 9b       	sbis	0x0e, 7	; 14
    12d2:	fe cf       	rjmp	.-4      	; 0x12d0 <__stack+0x1d1>
    12d4:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    12d6:	81 e0       	ldi	r24, 0x01	; 1
    12d8:	80 93 eb 04 	sts	0x04EB, r24
                rfSettings.pRxInfo->length -= 4;
    12dc:	e0 91 df 04 	lds	r30, 0x04DF
    12e0:	f0 91 e0 04 	lds	r31, 0x04E0
    12e4:	83 81       	ldd	r24, Z+3	; 0x03
    12e6:	84 50       	subi	r24, 0x04	; 4
    12e8:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    12ea:	c0 98       	cbi	0x18, 0	; 24
    12ec:	8f e7       	ldi	r24, 0x7F	; 127
    12ee:	8f b9       	out	0x0f, r24	; 15
    12f0:	77 9b       	sbis	0x0e, 7	; 14
    12f2:	fe cf       	rjmp	.-4      	; 0x12f0 <__stack+0x1f1>
    12f4:	40 e0       	ldi	r20, 0x00	; 0
    12f6:	0f c0       	rjmp	.+30     	; 0x1316 <__stack+0x217>
    12f8:	1f b8       	out	0x0f, r1	; 15
    12fa:	77 9b       	sbis	0x0e, 7	; 14
    12fc:	fe cf       	rjmp	.-4      	; 0x12fa <__stack+0x1fb>
    12fe:	e0 91 df 04 	lds	r30, 0x04DF
    1302:	f0 91 e0 04 	lds	r31, 0x04E0
    1306:	8f b1       	in	r24, 0x0f	; 15
    1308:	05 80       	ldd	r0, Z+5	; 0x05
    130a:	f6 81       	ldd	r31, Z+6	; 0x06
    130c:	e0 2d       	mov	r30, r0
    130e:	e4 0f       	add	r30, r20
    1310:	f1 1d       	adc	r31, r1
    1312:	80 83       	st	Z, r24
    1314:	4f 5f       	subi	r20, 0xFF	; 255
    1316:	e0 91 df 04 	lds	r30, 0x04DF
    131a:	f0 91 e0 04 	lds	r31, 0x04E0
    131e:	24 2f       	mov	r18, r20
    1320:	30 e0       	ldi	r19, 0x00	; 0
    1322:	83 81       	ldd	r24, Z+3	; 0x03
    1324:	99 27       	eor	r25, r25
    1326:	87 fd       	sbrc	r24, 7
    1328:	90 95       	com	r25
    132a:	28 17       	cp	r18, r24
    132c:	39 07       	cpc	r19, r25
    132e:	24 f3       	brlt	.-56     	; 0x12f8 <__stack+0x1f9>
    1330:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1332:	c0 98       	cbi	0x18, 0	; 24
    1334:	8f e7       	ldi	r24, 0x7F	; 127
    1336:	8f b9       	out	0x0f, r24	; 15
    1338:	77 9b       	sbis	0x0e, 7	; 14
    133a:	fe cf       	rjmp	.-4      	; 0x1338 <__stack+0x239>
    133c:	1f b8       	out	0x0f, r1	; 15
    133e:	77 9b       	sbis	0x0e, 7	; 14
    1340:	fe cf       	rjmp	.-4      	; 0x133e <__stack+0x23f>
    1342:	9f b1       	in	r25, 0x0f	; 15
    1344:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1346:	c0 98       	cbi	0x18, 0	; 24
    1348:	8f e7       	ldi	r24, 0x7F	; 127
    134a:	8f b9       	out	0x0f, r24	; 15
    134c:	77 9b       	sbis	0x0e, 7	; 14
    134e:	fe cf       	rjmp	.-4      	; 0x134c <__stack+0x24d>
                rfSettings.pRxInfo->length -= 4;
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1350:	99 83       	std	Y+1, r25	; 0x01
    1352:	fe 01       	movw	r30, r28
    1354:	34 96       	adiw	r30, 0x04	; 4

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1356:	9e 01       	movw	r18, r28
    1358:	2a 5f       	subi	r18, 0xFA	; 250
    135a:	3f 4f       	sbci	r19, 0xFF	; 255
    135c:	1f b8       	out	0x0f, r1	; 15
    135e:	77 9b       	sbis	0x0e, 7	; 14
    1360:	fe cf       	rjmp	.-4      	; 0x135e <__stack+0x25f>
    1362:	8f b1       	in	r24, 0x0f	; 15
    1364:	81 93       	st	Z+, r24
    1366:	e2 17       	cp	r30, r18
    1368:	f3 07       	cpc	r31, r19
    136a:	c1 f7       	brne	.-16     	; 0x135c <__stack+0x25d>
    136c:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    136e:	e0 91 df 04 	lds	r30, 0x04DF
    1372:	f0 91 e0 04 	lds	r31, 0x04E0
    1376:	8c 81       	ldd	r24, Y+4	; 0x04
    1378:	80 87       	std	Z+8, r24	; 0x08
    137a:	50 e0       	ldi	r21, 0x00	; 0
    137c:	40 e0       	ldi	r20, 0x00	; 0
    137e:	0c c0       	rjmp	.+24     	; 0x1398 <__stack+0x299>
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    1380:	e0 91 df 04 	lds	r30, 0x04DF
    1384:	f0 91 e0 04 	lds	r31, 0x04E0
    1388:	05 80       	ldd	r0, Z+5	; 0x05
    138a:	f6 81       	ldd	r31, Z+6	; 0x06
    138c:	e0 2d       	mov	r30, r0
    138e:	e2 0f       	add	r30, r18
    1390:	f3 1f       	adc	r31, r19
    1392:	80 81       	ld	r24, Z
    1394:	58 0f       	add	r21, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1396:	4f 5f       	subi	r20, 0xFF	; 255
    1398:	e0 91 df 04 	lds	r30, 0x04DF
    139c:	f0 91 e0 04 	lds	r31, 0x04E0
    13a0:	24 2f       	mov	r18, r20
    13a2:	30 e0       	ldi	r19, 0x00	; 0
    13a4:	83 81       	ldd	r24, Z+3	; 0x03
    13a6:	99 27       	eor	r25, r25
    13a8:	87 fd       	sbrc	r24, 7
    13aa:	90 95       	com	r25
    13ac:	28 17       	cp	r18, r24
    13ae:	39 07       	cpc	r19, r25
    13b0:	3c f3       	brlt	.-50     	; 0x1380 <__stack+0x281>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    13b2:	89 81       	ldd	r24, Y+1	; 0x01
    13b4:	58 17       	cp	r21, r24
    13b6:	c1 f0       	breq	.+48     	; 0x13e8 <__stack+0x2e9>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    13b8:	c0 98       	cbi	0x18, 0	; 24
    13ba:	8f e7       	ldi	r24, 0x7F	; 127
    13bc:	8f b9       	out	0x0f, r24	; 15
    13be:	77 9b       	sbis	0x0e, 7	; 14
    13c0:	fe cf       	rjmp	.-4      	; 0x13be <__stack+0x2bf>
    13c2:	1f b8       	out	0x0f, r1	; 15
    13c4:	77 9b       	sbis	0x0e, 7	; 14
    13c6:	fe cf       	rjmp	.-4      	; 0x13c4 <__stack+0x2c5>
    13c8:	8f b1       	in	r24, 0x0f	; 15
    13ca:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    13cc:	c0 98       	cbi	0x18, 0	; 24
    13ce:	88 e0       	ldi	r24, 0x08	; 8
    13d0:	8f b9       	out	0x0f, r24	; 15
    13d2:	77 9b       	sbis	0x0e, 7	; 14
    13d4:	fe cf       	rjmp	.-4      	; 0x13d2 <__stack+0x2d3>
    13d6:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    13d8:	c0 98       	cbi	0x18, 0	; 24
    13da:	88 e0       	ldi	r24, 0x08	; 8
    13dc:	8f b9       	out	0x0f, r24	; 15
    13de:	77 9b       	sbis	0x0e, 7	; 14
    13e0:	fe cf       	rjmp	.-4      	; 0x13de <__stack+0x2df>
    13e2:	c0 9a       	sbi	0x18, 0	; 24
    13e4:	8c ef       	ldi	r24, 0xFC	; 252
    13e6:	21 c0       	rjmp	.+66     	; 0x142a <__stack+0x32b>
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    13e8:	8d 81       	ldd	r24, Y+5	; 0x05
    13ea:	87 ff       	sbrs	r24, 7
    13ec:	07 c0       	rjmp	.+14     	; 0x13fc <__stack+0x2fd>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    13ee:	80 91 f0 04 	lds	r24, 0x04F0
    13f2:	8f 5f       	subi	r24, 0xFF	; 255
    13f4:	80 93 f0 04 	sts	0x04F0, r24
    13f8:	81 e0       	ldi	r24, 0x01	; 1
    13fa:	17 c0       	rjmp	.+46     	; 0x142a <__stack+0x32b>
                return 1;
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    13fc:	c0 98       	cbi	0x18, 0	; 24
    13fe:	8f e7       	ldi	r24, 0x7F	; 127
    1400:	8f b9       	out	0x0f, r24	; 15
    1402:	77 9b       	sbis	0x0e, 7	; 14
    1404:	fe cf       	rjmp	.-4      	; 0x1402 <__stack+0x303>
    1406:	1f b8       	out	0x0f, r1	; 15
    1408:	77 9b       	sbis	0x0e, 7	; 14
    140a:	fe cf       	rjmp	.-4      	; 0x1408 <__stack+0x309>
    140c:	8f b1       	in	r24, 0x0f	; 15
    140e:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1410:	c0 98       	cbi	0x18, 0	; 24
    1412:	88 e0       	ldi	r24, 0x08	; 8
    1414:	8f b9       	out	0x0f, r24	; 15
    1416:	77 9b       	sbis	0x0e, 7	; 14
    1418:	fe cf       	rjmp	.-4      	; 0x1416 <__stack+0x317>
    141a:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    141c:	c0 98       	cbi	0x18, 0	; 24
    141e:	88 e0       	ldi	r24, 0x08	; 8
    1420:	8f b9       	out	0x0f, r24	; 15
    1422:	77 9b       	sbis	0x0e, 7	; 14
    1424:	fe cf       	rjmp	.-4      	; 0x1422 <__stack+0x323>
    1426:	c0 9a       	sbi	0x18, 0	; 24
    1428:	8b ef       	ldi	r24, 0xFB	; 251
    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
}
    142a:	0f 90       	pop	r0
    142c:	0f 90       	pop	r0
    142e:	0f 90       	pop	r0
    1430:	0f 90       	pop	r0
    1432:	0f 90       	pop	r0
    1434:	cf 91       	pop	r28
    1436:	df 91       	pop	r29
    1438:	08 95       	ret

0000143a <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    143a:	80 91 f0 04 	lds	r24, 0x04F0
    143e:	88 23       	and	r24, r24
    1440:	21 f0       	breq	.+8      	; 0x144a <rf_rx_packet+0x10>
    {
        tmp=rx_ready;
    1442:	80 91 f0 04 	lds	r24, 0x04F0
        rx_ready=0;
    1446:	10 92 f0 04 	sts	0x04F0, r1
        return tmp;
    }
    return 0;
}
    144a:	08 95       	ret

0000144c <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    144c:	c0 98       	cbi	0x18, 0	; 24
    144e:	88 e0       	ldi	r24, 0x08	; 8
    1450:	8f b9       	out	0x0f, r24	; 15
    1452:	77 9b       	sbis	0x0e, 7	; 14
    1454:	fe cf       	rjmp	.-4      	; 0x1452 <rf_flush_rx_fifo+0x6>
    1456:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1458:	c0 98       	cbi	0x18, 0	; 24
    145a:	88 e0       	ldi	r24, 0x08	; 8
    145c:	8f b9       	out	0x0f, r24	; 15
    145e:	77 9b       	sbis	0x0e, 7	; 14
    1460:	fe cf       	rjmp	.-4      	; 0x145e <rf_flush_rx_fifo+0x12>
    1462:	c0 9a       	sbi	0x18, 0	; 24
}
    1464:	08 95       	ret

00001466 <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    1466:	99 27       	eor	r25, r25
    1468:	87 fd       	sbrc	r24, 7
    146a:	90 95       	com	r25
    146c:	38 2f       	mov	r19, r24
    146e:	22 27       	eor	r18, r18
    1470:	20 68       	ori	r18, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    1472:	c0 98       	cbi	0x18, 0	; 24
    1474:	83 e1       	ldi	r24, 0x13	; 19
    1476:	8f b9       	out	0x0f, r24	; 15
    1478:	77 9b       	sbis	0x0e, 7	; 14
    147a:	fe cf       	rjmp	.-4      	; 0x1478 <rf_set_cca_thresh+0x12>
    147c:	3f b9       	out	0x0f, r19	; 15
    147e:	77 9b       	sbis	0x0e, 7	; 14
    1480:	fe cf       	rjmp	.-4      	; 0x147e <rf_set_cca_thresh+0x18>
    1482:	2f b9       	out	0x0f, r18	; 15
    1484:	77 9b       	sbis	0x0e, 7	; 14
    1486:	fe cf       	rjmp	.-4      	; 0x1484 <rf_set_cca_thresh+0x1e>
    1488:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    148a:	08 95       	ret

0000148c <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    148c:	c0 98       	cbi	0x18, 0	; 24
    148e:	86 e0       	ldi	r24, 0x06	; 6
    1490:	8f b9       	out	0x0f, r24	; 15
    1492:	77 9b       	sbis	0x0e, 7	; 14
    1494:	fe cf       	rjmp	.-4      	; 0x1492 <rf_test_mode+0x6>
    1496:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    1498:	c0 98       	cbi	0x18, 0	; 24
    149a:	82 e1       	ldi	r24, 0x12	; 18
    149c:	8f b9       	out	0x0f, r24	; 15
    149e:	77 9b       	sbis	0x0e, 7	; 14
    14a0:	fe cf       	rjmp	.-4      	; 0x149e <rf_test_mode+0x12>
    14a2:	85 e0       	ldi	r24, 0x05	; 5
    14a4:	8f b9       	out	0x0f, r24	; 15
    14a6:	77 9b       	sbis	0x0e, 7	; 14
    14a8:	fe cf       	rjmp	.-4      	; 0x14a6 <rf_test_mode+0x1a>
    14aa:	88 e0       	ldi	r24, 0x08	; 8
    14ac:	8f b9       	out	0x0f, r24	; 15
    14ae:	77 9b       	sbis	0x0e, 7	; 14
    14b0:	fe cf       	rjmp	.-4      	; 0x14ae <rf_test_mode+0x22>
    14b2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    14b4:	c0 98       	cbi	0x18, 0	; 24
    14b6:	8e e2       	ldi	r24, 0x2E	; 46
    14b8:	8f b9       	out	0x0f, r24	; 15
    14ba:	77 9b       	sbis	0x0e, 7	; 14
    14bc:	fe cf       	rjmp	.-4      	; 0x14ba <rf_test_mode+0x2e>
    14be:	88 e1       	ldi	r24, 0x18	; 24
    14c0:	8f b9       	out	0x0f, r24	; 15
    14c2:	77 9b       	sbis	0x0e, 7	; 14
    14c4:	fe cf       	rjmp	.-4      	; 0x14c2 <rf_test_mode+0x36>
    14c6:	1f b8       	out	0x0f, r1	; 15
    14c8:	77 9b       	sbis	0x0e, 7	; 14
    14ca:	fe cf       	rjmp	.-4      	; 0x14c8 <rf_test_mode+0x3c>
    14cc:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    14ce:	0e 94 26 0a 	call	0x144c	; 0x144c <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    14d2:	08 95       	ret

000014d4 <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    14d4:	c0 98       	cbi	0x18, 0	; 24
    14d6:	86 e0       	ldi	r24, 0x06	; 6
    14d8:	8f b9       	out	0x0f, r24	; 15
    14da:	77 9b       	sbis	0x0e, 7	; 14
    14dc:	fe cf       	rjmp	.-4      	; 0x14da <rf_data_mode+0x6>
    14de:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    14e0:	c0 98       	cbi	0x18, 0	; 24
    14e2:	82 e1       	ldi	r24, 0x12	; 18
    14e4:	8f b9       	out	0x0f, r24	; 15
    14e6:	77 9b       	sbis	0x0e, 7	; 14
    14e8:	fe cf       	rjmp	.-4      	; 0x14e6 <rf_data_mode+0x12>
    14ea:	85 e0       	ldi	r24, 0x05	; 5
    14ec:	8f b9       	out	0x0f, r24	; 15
    14ee:	77 9b       	sbis	0x0e, 7	; 14
    14f0:	fe cf       	rjmp	.-4      	; 0x14ee <rf_data_mode+0x1a>
    14f2:	1f b8       	out	0x0f, r1	; 15
    14f4:	77 9b       	sbis	0x0e, 7	; 14
    14f6:	fe cf       	rjmp	.-4      	; 0x14f4 <rf_data_mode+0x20>
    14f8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    14fa:	c0 98       	cbi	0x18, 0	; 24
    14fc:	8e e2       	ldi	r24, 0x2E	; 46
    14fe:	8f b9       	out	0x0f, r24	; 15
    1500:	77 9b       	sbis	0x0e, 7	; 14
    1502:	fe cf       	rjmp	.-4      	; 0x1500 <rf_data_mode+0x2c>
    1504:	1f b8       	out	0x0f, r1	; 15
    1506:	77 9b       	sbis	0x0e, 7	; 14
    1508:	fe cf       	rjmp	.-4      	; 0x1506 <rf_data_mode+0x32>
    150a:	1f b8       	out	0x0f, r1	; 15
    150c:	77 9b       	sbis	0x0e, 7	; 14
    150e:	fe cf       	rjmp	.-4      	; 0x150c <rf_data_mode+0x38>
    1510:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1512:	0e 94 26 0a 	call	0x144c	; 0x144c <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1516:	08 95       	ret

00001518 <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    1518:	c0 98       	cbi	0x18, 0	; 24
    151a:	86 e0       	ldi	r24, 0x06	; 6
    151c:	8f b9       	out	0x0f, r24	; 15
    151e:	77 9b       	sbis	0x0e, 7	; 14
    1520:	fe cf       	rjmp	.-4      	; 0x151e <rf_rx_set_serial+0x6>
    1522:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    1524:	c0 98       	cbi	0x18, 0	; 24
    1526:	82 e1       	ldi	r24, 0x12	; 18
    1528:	8f b9       	out	0x0f, r24	; 15
    152a:	77 9b       	sbis	0x0e, 7	; 14
    152c:	fe cf       	rjmp	.-4      	; 0x152a <rf_rx_set_serial+0x12>
    152e:	85 e0       	ldi	r24, 0x05	; 5
    1530:	8f b9       	out	0x0f, r24	; 15
    1532:	77 9b       	sbis	0x0e, 7	; 14
    1534:	fe cf       	rjmp	.-4      	; 0x1532 <rf_rx_set_serial+0x1a>
    1536:	81 e0       	ldi	r24, 0x01	; 1
    1538:	8f b9       	out	0x0f, r24	; 15
    153a:	77 9b       	sbis	0x0e, 7	; 14
    153c:	fe cf       	rjmp	.-4      	; 0x153a <rf_rx_set_serial+0x22>
    153e:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1540:	0e 94 26 0a 	call	0x144c	; 0x144c <rf_flush_rx_fifo>
}
    1544:	08 95       	ret

00001546 <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    1546:	c0 98       	cbi	0x18, 0	; 24
    1548:	82 e1       	ldi	r24, 0x12	; 18
    154a:	8f b9       	out	0x0f, r24	; 15
    154c:	77 9b       	sbis	0x0e, 7	; 14
    154e:	fe cf       	rjmp	.-4      	; 0x154c <rf_tx_set_serial+0x6>
    1550:	85 e0       	ldi	r24, 0x05	; 5
    1552:	8f b9       	out	0x0f, r24	; 15
    1554:	77 9b       	sbis	0x0e, 7	; 14
    1556:	fe cf       	rjmp	.-4      	; 0x1554 <rf_tx_set_serial+0xe>
    1558:	84 e0       	ldi	r24, 0x04	; 4
    155a:	8f b9       	out	0x0f, r24	; 15
    155c:	77 9b       	sbis	0x0e, 7	; 14
    155e:	fe cf       	rjmp	.-4      	; 0x155c <rf_tx_set_serial+0x16>
    1560:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1562:	0e 94 26 0a 	call	0x144c	; 0x144c <rf_flush_rx_fifo>
}
    1566:	08 95       	ret

00001568 <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    1568:	28 2f       	mov	r18, r24
    156a:	30 e0       	ldi	r19, 0x00	; 0
    156c:	2f 70       	andi	r18, 0x0F	; 15
    156e:	30 70       	andi	r19, 0x00	; 0
    1570:	80 91 dd 04 	lds	r24, 0x04DD
    1574:	90 91 de 04 	lds	r25, 0x04DE
    1578:	80 7f       	andi	r24, 0xF0	; 240
    157a:	28 2b       	or	r18, r24
    157c:	39 2b       	or	r19, r25
    157e:	30 93 de 04 	sts	0x04DE, r19
    1582:	20 93 dd 04 	sts	0x04DD, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1586:	c0 98       	cbi	0x18, 0	; 24
    1588:	81 e1       	ldi	r24, 0x11	; 17
    158a:	8f b9       	out	0x0f, r24	; 15
    158c:	77 9b       	sbis	0x0e, 7	; 14
    158e:	fe cf       	rjmp	.-4      	; 0x158c <rf_set_preamble_length+0x24>
    1590:	3f b9       	out	0x0f, r19	; 15
    1592:	77 9b       	sbis	0x0e, 7	; 14
    1594:	fe cf       	rjmp	.-4      	; 0x1592 <rf_set_preamble_length+0x2a>
    1596:	2f b9       	out	0x0f, r18	; 15
    1598:	77 9b       	sbis	0x0e, 7	; 14
    159a:	fe cf       	rjmp	.-4      	; 0x1598 <rf_set_preamble_length+0x30>
    159c:	c0 9a       	sbi	0x18, 0	; 24
}
    159e:	08 95       	ret

000015a0 <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    15a0:	28 2f       	mov	r18, r24
    15a2:	30 e0       	ldi	r19, 0x00	; 0
    15a4:	76 e0       	ldi	r23, 0x06	; 6
    15a6:	22 0f       	add	r18, r18
    15a8:	33 1f       	adc	r19, r19
    15aa:	7a 95       	dec	r23
    15ac:	e1 f7       	brne	.-8      	; 0x15a6 <rf_set_cca_mode+0x6>
    15ae:	30 70       	andi	r19, 0x00	; 0
    15b0:	80 91 dd 04 	lds	r24, 0x04DD
    15b4:	90 91 de 04 	lds	r25, 0x04DE
    15b8:	8f 73       	andi	r24, 0x3F	; 63
    15ba:	28 2b       	or	r18, r24
    15bc:	39 2b       	or	r19, r25
    15be:	30 93 de 04 	sts	0x04DE, r19
    15c2:	20 93 dd 04 	sts	0x04DD, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    15c6:	c0 98       	cbi	0x18, 0	; 24
    15c8:	81 e1       	ldi	r24, 0x11	; 17
    15ca:	8f b9       	out	0x0f, r24	; 15
    15cc:	77 9b       	sbis	0x0e, 7	; 14
    15ce:	fe cf       	rjmp	.-4      	; 0x15cc <rf_set_cca_mode+0x2c>
    15d0:	3f b9       	out	0x0f, r19	; 15
    15d2:	77 9b       	sbis	0x0e, 7	; 14
    15d4:	fe cf       	rjmp	.-4      	; 0x15d2 <rf_set_cca_mode+0x32>
    15d6:	2f b9       	out	0x0f, r18	; 15
    15d8:	77 9b       	sbis	0x0e, 7	; 14
    15da:	fe cf       	rjmp	.-4      	; 0x15d8 <rf_set_cca_mode+0x38>
    15dc:	c0 9a       	sbi	0x18, 0	; 24
}
    15de:	08 95       	ret

000015e0 <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    15e0:	c0 98       	cbi	0x18, 0	; 24
    15e2:	84 e0       	ldi	r24, 0x04	; 4
    15e4:	8f b9       	out	0x0f, r24	; 15
    15e6:	77 9b       	sbis	0x0e, 7	; 14
    15e8:	fe cf       	rjmp	.-4      	; 0x15e6 <rf_carrier_on+0x6>
    15ea:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    15ec:	08 95       	ret

000015ee <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    15ee:	c0 98       	cbi	0x18, 0	; 24
    15f0:	86 e0       	ldi	r24, 0x06	; 6
    15f2:	8f b9       	out	0x0f, r24	; 15
    15f4:	77 9b       	sbis	0x0e, 7	; 14
    15f6:	fe cf       	rjmp	.-4      	; 0x15f4 <rf_carrier_off+0x6>
    15f8:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    15fa:	08 95       	ret

000015fc <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    15fc:	ff 92       	push	r15
    15fe:	0f 93       	push	r16
    1600:	1f 93       	push	r17
    1602:	df 93       	push	r29
    1604:	cf 93       	push	r28
    1606:	00 d0       	rcall	.+0      	; 0x1608 <rf_tx_packet+0xc>
    1608:	00 d0       	rcall	.+0      	; 0x160a <rf_tx_packet+0xe>
    160a:	cd b7       	in	r28, 0x3d	; 61
    160c:	de b7       	in	r29, 0x3e	; 62
    160e:	dc 01       	movw	r26, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    1610:	40 91 dc 04 	lds	r20, 0x04DC
    1614:	44 23       	and	r20, r20
    1616:	31 f0       	breq	.+12     	; 0x1624 <rf_tx_packet+0x28>
        FASTSPI_STROBE(CC2420_STXENC);
    1618:	c0 98       	cbi	0x18, 0	; 24
    161a:	8d e0       	ldi	r24, 0x0D	; 13
    161c:	8f b9       	out	0x0f, r24	; 15
    161e:	77 9b       	sbis	0x0e, 7	; 14
    1620:	fe cf       	rjmp	.-4      	; 0x161e <rf_tx_packet+0x22>
    1622:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    1624:	1a 82       	std	Y+2, r1	; 0x02
    for(i=0; i<pRTI->length; i++ )
    1626:	12 96       	adiw	r26, 0x02	; 2
    1628:	2c 91       	ld	r18, X
    162a:	12 97       	sbiw	r26, 0x02	; 2
    162c:	62 2f       	mov	r22, r18
    162e:	77 27       	eor	r23, r23
    1630:	67 fd       	sbrc	r22, 7
    1632:	70 95       	com	r23
    1634:	30 e0       	ldi	r19, 0x00	; 0
    1636:	0b c0       	rjmp	.+22     	; 0x164e <rf_tx_packet+0x52>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1638:	13 96       	adiw	r26, 0x03	; 3
    163a:	ed 91       	ld	r30, X+
    163c:	fc 91       	ld	r31, X
    163e:	14 97       	sbiw	r26, 0x04	; 4
    1640:	e8 0f       	add	r30, r24
    1642:	f9 1f       	adc	r31, r25
    1644:	8a 81       	ldd	r24, Y+2	; 0x02
    1646:	90 81       	ld	r25, Z
    1648:	89 0f       	add	r24, r25
    164a:	8a 83       	std	Y+2, r24	; 0x02
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    164c:	3f 5f       	subi	r19, 0xFF	; 255
    164e:	83 2f       	mov	r24, r19
    1650:	90 e0       	ldi	r25, 0x00	; 0
    1652:	86 17       	cp	r24, r22
    1654:	97 07       	cpc	r25, r23
    1656:	84 f3       	brlt	.-32     	; 0x1638 <rf_tx_packet+0x3c>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1658:	24 5f       	subi	r18, 0xF4	; 244
    165a:	29 83       	std	Y+1, r18	; 0x01
    165c:	2c 50       	subi	r18, 0x0C	; 12
    if(security_enable) packetLength+=4;  // for CTR counter
    165e:	44 23       	and	r20, r20
    1660:	11 f0       	breq	.+4      	; 0x1666 <rf_tx_packet+0x6a>
    1662:	20 5f       	subi	r18, 0xF0	; 240
    1664:	29 83       	std	Y+1, r18	; 0x01


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1666:	c0 98       	cbi	0x18, 0	; 24
    1668:	88 e0       	ldi	r24, 0x08	; 8
    166a:	8f b9       	out	0x0f, r24	; 15
    166c:	77 9b       	sbis	0x0e, 7	; 14
    166e:	fe cf       	rjmp	.-4      	; 0x166c <rf_tx_packet+0x70>
    1670:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1672:	c0 98       	cbi	0x18, 0	; 24
    1674:	88 e0       	ldi	r24, 0x08	; 8
    1676:	8f b9       	out	0x0f, r24	; 15
    1678:	77 9b       	sbis	0x0e, 7	; 14
    167a:	fe cf       	rjmp	.-4      	; 0x1678 <rf_tx_packet+0x7c>
    167c:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    167e:	0e 99       	sbic	0x01, 6	; 1
    1680:	fe cf       	rjmp	.-4      	; 0x167e <rf_tx_packet+0x82>
    1682:	84 99       	sbic	0x10, 4	; 16
    1684:	fc cf       	rjmp	.-8      	; 0x167e <rf_tx_packet+0x82>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1686:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1688:	c0 98       	cbi	0x18, 0	; 24
    168a:	89 e0       	ldi	r24, 0x09	; 9
    168c:	8f b9       	out	0x0f, r24	; 15
    168e:	77 9b       	sbis	0x0e, 7	; 14
    1690:	fe cf       	rjmp	.-4      	; 0x168e <rf_tx_packet+0x92>
    1692:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1694:	c0 98       	cbi	0x18, 0	; 24
    1696:	89 e0       	ldi	r24, 0x09	; 9
    1698:	8f b9       	out	0x0f, r24	; 15
    169a:	77 9b       	sbis	0x0e, 7	; 14
    169c:	fe cf       	rjmp	.-4      	; 0x169a <rf_tx_packet+0x9e>
    169e:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    16a0:	c0 98       	cbi	0x18, 0	; 24
    16a2:	8e e3       	ldi	r24, 0x3E	; 62
    16a4:	8f b9       	out	0x0f, r24	; 15
    16a6:	77 9b       	sbis	0x0e, 7	; 14
    16a8:	fe cf       	rjmp	.-4      	; 0x16a6 <rf_tx_packet+0xaa>
    16aa:	89 81       	ldd	r24, Y+1	; 0x01
    16ac:	8f b9       	out	0x0f, r24	; 15
    16ae:	77 9b       	sbis	0x0e, 7	; 14
    16b0:	fe cf       	rjmp	.-4      	; 0x16ae <rf_tx_packet+0xb2>
    16b2:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    16b4:	81 e4       	ldi	r24, 0x41	; 65
    16b6:	98 e8       	ldi	r25, 0x88	; 136
    16b8:	9c 83       	std	Y+4, r25	; 0x04
    16ba:	8b 83       	std	Y+3, r24	; 0x03
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    16bc:	80 91 ea 04 	lds	r24, 0x04EA
    16c0:	88 23       	and	r24, r24
    16c2:	21 f0       	breq	.+8      	; 0x16cc <rf_tx_packet+0xd0>
    16c4:	81 e6       	ldi	r24, 0x61	; 97
    16c6:	98 e8       	ldi	r25, 0x88	; 136
    16c8:	9c 83       	std	Y+4, r25	; 0x04
    16ca:	8b 83       	std	Y+3, r24	; 0x03
    if(security_enable) frameControlField |= RF_SEC_BM;
    16cc:	44 23       	and	r20, r20
    16ce:	29 f0       	breq	.+10     	; 0x16da <rf_tx_packet+0xde>
    16d0:	8b 81       	ldd	r24, Y+3	; 0x03
    16d2:	9c 81       	ldd	r25, Y+4	; 0x04
    16d4:	88 60       	ori	r24, 0x08	; 8
    16d6:	9c 83       	std	Y+4, r25	; 0x04
    16d8:	8b 83       	std	Y+3, r24	; 0x03
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    16da:	c0 98       	cbi	0x18, 0	; 24
    16dc:	8e e3       	ldi	r24, 0x3E	; 62
    16de:	8f b9       	out	0x0f, r24	; 15
    16e0:	77 9b       	sbis	0x0e, 7	; 14
    16e2:	fe cf       	rjmp	.-4      	; 0x16e0 <rf_tx_packet+0xe4>
    16e4:	fe 01       	movw	r30, r28
    16e6:	33 96       	adiw	r30, 0x03	; 3
    16e8:	9e 01       	movw	r18, r28
    16ea:	2b 5f       	subi	r18, 0xFB	; 251
    16ec:	3f 4f       	sbci	r19, 0xFF	; 255
    16ee:	80 81       	ld	r24, Z
    16f0:	8f b9       	out	0x0f, r24	; 15
    16f2:	77 9b       	sbis	0x0e, 7	; 14
    16f4:	fe cf       	rjmp	.-4      	; 0x16f2 <rf_tx_packet+0xf6>
    16f6:	31 96       	adiw	r30, 0x01	; 1
    16f8:	e2 17       	cp	r30, r18
    16fa:	f3 07       	cpc	r31, r19
    16fc:	c1 f7       	brne	.-16     	; 0x16ee <rf_tx_packet+0xf2>
    16fe:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1700:	c0 98       	cbi	0x18, 0	; 24
    1702:	8e e3       	ldi	r24, 0x3E	; 62
    1704:	8f b9       	out	0x0f, r24	; 15
    1706:	77 9b       	sbis	0x0e, 7	; 14
    1708:	fe cf       	rjmp	.-4      	; 0x1706 <rf_tx_packet+0x10a>
    170a:	80 91 e1 04 	lds	r24, 0x04E1
    170e:	8f b9       	out	0x0f, r24	; 15
    1710:	77 9b       	sbis	0x0e, 7	; 14
    1712:	fe cf       	rjmp	.-4      	; 0x1710 <rf_tx_packet+0x114>
    1714:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1716:	c0 98       	cbi	0x18, 0	; 24
    1718:	8e e3       	ldi	r24, 0x3E	; 62
    171a:	8f b9       	out	0x0f, r24	; 15
    171c:	77 9b       	sbis	0x0e, 7	; 14
    171e:	fe cf       	rjmp	.-4      	; 0x171c <rf_tx_packet+0x120>
    1720:	20 e0       	ldi	r18, 0x00	; 0
    1722:	30 e0       	ldi	r19, 0x00	; 0
    1724:	f9 01       	movw	r30, r18
    1726:	e1 52       	subi	r30, 0x21	; 33
    1728:	fb 4f       	sbci	r31, 0xFB	; 251
    172a:	84 81       	ldd	r24, Z+4	; 0x04
    172c:	8f b9       	out	0x0f, r24	; 15
    172e:	77 9b       	sbis	0x0e, 7	; 14
    1730:	fe cf       	rjmp	.-4      	; 0x172e <rf_tx_packet+0x132>
    1732:	2f 5f       	subi	r18, 0xFF	; 255
    1734:	3f 4f       	sbci	r19, 0xFF	; 255
    1736:	22 30       	cpi	r18, 0x02	; 2
    1738:	31 05       	cpc	r19, r1
    173a:	a1 f7       	brne	.-24     	; 0x1724 <rf_tx_packet+0x128>
    173c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    173e:	c0 98       	cbi	0x18, 0	; 24
    1740:	8e e3       	ldi	r24, 0x3E	; 62
    1742:	8f b9       	out	0x0f, r24	; 15
    1744:	77 9b       	sbis	0x0e, 7	; 14
    1746:	fe cf       	rjmp	.-4      	; 0x1744 <rf_tx_packet+0x148>
    1748:	fd 01       	movw	r30, r26
    174a:	9d 01       	movw	r18, r26
    174c:	2e 5f       	subi	r18, 0xFE	; 254
    174e:	3f 4f       	sbci	r19, 0xFF	; 255
    1750:	80 81       	ld	r24, Z
    1752:	8f b9       	out	0x0f, r24	; 15
    1754:	77 9b       	sbis	0x0e, 7	; 14
    1756:	fe cf       	rjmp	.-4      	; 0x1754 <rf_tx_packet+0x158>
    1758:	31 96       	adiw	r30, 0x01	; 1
    175a:	e2 17       	cp	r30, r18
    175c:	f3 07       	cpc	r31, r19
    175e:	c1 f7       	brne	.-16     	; 0x1750 <rf_tx_packet+0x154>
    1760:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1762:	c0 98       	cbi	0x18, 0	; 24
    1764:	8e e3       	ldi	r24, 0x3E	; 62
    1766:	8f b9       	out	0x0f, r24	; 15
    1768:	77 9b       	sbis	0x0e, 7	; 14
    176a:	fe cf       	rjmp	.-4      	; 0x1768 <rf_tx_packet+0x16c>
    176c:	20 e0       	ldi	r18, 0x00	; 0
    176e:	30 e0       	ldi	r19, 0x00	; 0
    1770:	f9 01       	movw	r30, r18
    1772:	e1 52       	subi	r30, 0x21	; 33
    1774:	fb 4f       	sbci	r31, 0xFB	; 251
    1776:	86 81       	ldd	r24, Z+6	; 0x06
    1778:	8f b9       	out	0x0f, r24	; 15
    177a:	77 9b       	sbis	0x0e, 7	; 14
    177c:	fe cf       	rjmp	.-4      	; 0x177a <rf_tx_packet+0x17e>
    177e:	2f 5f       	subi	r18, 0xFF	; 255
    1780:	3f 4f       	sbci	r19, 0xFF	; 255
    1782:	22 30       	cpi	r18, 0x02	; 2
    1784:	31 05       	cpc	r19, r1
    1786:	a1 f7       	brne	.-24     	; 0x1770 <rf_tx_packet+0x174>
    1788:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    178a:	44 23       	and	r20, r20
    178c:	89 f0       	breq	.+34     	; 0x17b0 <rf_tx_packet+0x1b4>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    178e:	c0 98       	cbi	0x18, 0	; 24
    1790:	8e e3       	ldi	r24, 0x3E	; 62
    1792:	8f b9       	out	0x0f, r24	; 15
    1794:	77 9b       	sbis	0x0e, 7	; 14
    1796:	fe cf       	rjmp	.-4      	; 0x1794 <rf_tx_packet+0x198>
    1798:	ec ee       	ldi	r30, 0xEC	; 236
    179a:	f4 e0       	ldi	r31, 0x04	; 4
    179c:	80 81       	ld	r24, Z
    179e:	8f b9       	out	0x0f, r24	; 15
    17a0:	77 9b       	sbis	0x0e, 7	; 14
    17a2:	fe cf       	rjmp	.-4      	; 0x17a0 <rf_tx_packet+0x1a4>
    17a4:	31 96       	adiw	r30, 0x01	; 1
    17a6:	84 e0       	ldi	r24, 0x04	; 4
    17a8:	e0 3f       	cpi	r30, 0xF0	; 240
    17aa:	f8 07       	cpc	r31, r24
    17ac:	b9 f7       	brne	.-18     	; 0x179c <rf_tx_packet+0x1a0>
    17ae:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    17b0:	c0 98       	cbi	0x18, 0	; 24
    17b2:	8e e3       	ldi	r24, 0x3E	; 62
    17b4:	8f b9       	out	0x0f, r24	; 15
    17b6:	77 9b       	sbis	0x0e, 7	; 14
    17b8:	fe cf       	rjmp	.-4      	; 0x17b6 <rf_tx_packet+0x1ba>
    17ba:	20 e0       	ldi	r18, 0x00	; 0
    17bc:	0b c0       	rjmp	.+22     	; 0x17d4 <rf_tx_packet+0x1d8>
    17be:	13 96       	adiw	r26, 0x03	; 3
    17c0:	ed 91       	ld	r30, X+
    17c2:	fc 91       	ld	r31, X
    17c4:	14 97       	sbiw	r26, 0x04	; 4
    17c6:	e8 0f       	add	r30, r24
    17c8:	f9 1f       	adc	r31, r25
    17ca:	80 81       	ld	r24, Z
    17cc:	8f b9       	out	0x0f, r24	; 15
    17ce:	77 9b       	sbis	0x0e, 7	; 14
    17d0:	fe cf       	rjmp	.-4      	; 0x17ce <rf_tx_packet+0x1d2>
    17d2:	2f 5f       	subi	r18, 0xFF	; 255
    17d4:	82 2f       	mov	r24, r18
    17d6:	90 e0       	ldi	r25, 0x00	; 0
    17d8:	86 17       	cp	r24, r22
    17da:	97 07       	cpc	r25, r23
    17dc:	84 f3       	brlt	.-32     	; 0x17be <rf_tx_packet+0x1c2>
    17de:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    17e0:	c0 98       	cbi	0x18, 0	; 24
    17e2:	8e e3       	ldi	r24, 0x3E	; 62
    17e4:	8f b9       	out	0x0f, r24	; 15
    17e6:	77 9b       	sbis	0x0e, 7	; 14
    17e8:	fe cf       	rjmp	.-4      	; 0x17e6 <rf_tx_packet+0x1ea>
    17ea:	8a 81       	ldd	r24, Y+2	; 0x02
    17ec:	8f b9       	out	0x0f, r24	; 15
    17ee:	77 9b       	sbis	0x0e, 7	; 14
    17f0:	fe cf       	rjmp	.-4      	; 0x17ee <rf_tx_packet+0x1f2>
    17f2:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    17f4:	15 96       	adiw	r26, 0x05	; 5
    17f6:	8c 91       	ld	r24, X
    17f8:	88 23       	and	r24, r24
    17fa:	99 f1       	breq	.+102    	; 0x1862 <rf_tx_packet+0x266>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    17fc:	80 91 e7 04 	lds	r24, 0x04E7
    1800:	88 23       	and	r24, r24
    1802:	31 f4       	brne	.+12     	; 0x1810 <rf_tx_packet+0x214>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1804:	c0 98       	cbi	0x18, 0	; 24
    1806:	83 e0       	ldi	r24, 0x03	; 3
    1808:	8f b9       	out	0x0f, r24	; 15
    180a:	77 9b       	sbis	0x0e, 7	; 14
    180c:	fe cf       	rjmp	.-4      	; 0x180a <rf_tx_packet+0x20e>
    180e:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1810:	c0 98       	cbi	0x18, 0	; 24
    1812:	1f b8       	out	0x0f, r1	; 15
    1814:	77 9b       	sbis	0x0e, 7	; 14
    1816:	fe cf       	rjmp	.-4      	; 0x1814 <rf_tx_packet+0x218>
    1818:	8f b1       	in	r24, 0x0f	; 15
    181a:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    181c:	81 ff       	sbrs	r24, 1
    181e:	f8 cf       	rjmp	.-16     	; 0x1810 <rf_tx_packet+0x214>
    1820:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1822:	e5 e0       	ldi	r30, 0x05	; 5
    1824:	fe 2e       	mov	r15, r30
    1826:	c0 98       	cbi	0x18, 0	; 24
    1828:	ff b8       	out	0x0f, r15	; 15
    182a:	77 9b       	sbis	0x0e, 7	; 14
    182c:	fe cf       	rjmp	.-4      	; 0x182a <rf_tx_packet+0x22e>
    182e:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1830:	c0 98       	cbi	0x18, 0	; 24
    1832:	1f b8       	out	0x0f, r1	; 15
    1834:	77 9b       	sbis	0x0e, 7	; 14
    1836:	fe cf       	rjmp	.-4      	; 0x1834 <rf_tx_packet+0x238>
    1838:	0f b1       	in	r16, 0x0f	; 15
    183a:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    183c:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    183e:	15 36       	cpi	r17, 0x65	; 101
    1840:	49 f4       	brne	.+18     	; 0x1854 <rf_tx_packet+0x258>
            {
                ENABLE_GLOBAL_INT ();
    1842:	78 94       	sei
                nrk_sem_post(radio_sem);
    1844:	80 91 da 04 	lds	r24, 0x04DA
    1848:	90 91 db 04 	lds	r25, 0x04DB
    184c:	0e 94 30 19 	call	0x3260	; 0x3260 <nrk_sem_post>
    1850:	90 e0       	ldi	r25, 0x00	; 0
    1852:	42 c0       	rjmp	.+132    	; 0x18d8 <rf_tx_packet+0x2dc>
                return FALSE;
            }
            halWait (100);
    1854:	84 e6       	ldi	r24, 0x64	; 100
    1856:	90 e0       	ldi	r25, 0x00	; 0
    1858:	0e 94 5d 12 	call	0x24ba	; 0x24ba <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    185c:	03 ff       	sbrs	r16, 3
    185e:	e3 cf       	rjmp	.-58     	; 0x1826 <rf_tx_packet+0x22a>
    1860:	06 c0       	rjmp	.+12     	; 0x186e <rf_tx_packet+0x272>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1862:	c0 98       	cbi	0x18, 0	; 24
    1864:	84 e0       	ldi	r24, 0x04	; 4
    1866:	8f b9       	out	0x0f, r24	; 15
    1868:	77 9b       	sbis	0x0e, 7	; 14
    186a:	fe cf       	rjmp	.-4      	; 0x1868 <rf_tx_packet+0x26c>
    186c:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    186e:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1870:	84 9b       	sbis	0x10, 4	; 16
    1872:	fe cf       	rjmp	.-4      	; 0x1870 <rf_tx_packet+0x274>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    1874:	84 99       	sbic	0x10, 4	; 16
    1876:	fe cf       	rjmp	.-4      	; 0x1874 <rf_tx_packet+0x278>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    1878:	80 91 ea 04 	lds	r24, 0x04EA
    187c:	88 23       	and	r24, r24
    187e:	81 f0       	breq	.+32     	; 0x18a0 <rf_tx_packet+0x2a4>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    1880:	84 ea       	ldi	r24, 0xA4	; 164
    1882:	92 e0       	ldi	r25, 0x02	; 2
    1884:	0e 94 5d 12 	call	0x24ba	; 0x24ba <halWait>

        if(FIFO_IS_1)
    1888:	b7 9b       	sbis	0x16, 7	; 22
    188a:	0c c0       	rjmp	.+24     	; 0x18a4 <rf_tx_packet+0x2a8>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    188c:	c0 98       	cbi	0x18, 0	; 24
    188e:	8f e7       	ldi	r24, 0x7F	; 127
    1890:	8f b9       	out	0x0f, r24	; 15
    1892:	77 9b       	sbis	0x0e, 7	; 14
    1894:	fe cf       	rjmp	.-4      	; 0x1892 <rf_tx_packet+0x296>
    1896:	1f b8       	out	0x0f, r1	; 15
    1898:	77 9b       	sbis	0x0e, 7	; 14
    189a:	fe cf       	rjmp	.-4      	; 0x1898 <rf_tx_packet+0x29c>
    189c:	8f b1       	in	r24, 0x0f	; 15
    189e:	c0 9a       	sbi	0x18, 0	; 24
    18a0:	91 e0       	ldi	r25, 0x01	; 1
    18a2:	0d c0       	rjmp	.+26     	; 0x18be <rf_tx_packet+0x2c2>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    18a4:	c0 98       	cbi	0x18, 0	; 24
    18a6:	88 e0       	ldi	r24, 0x08	; 8
    18a8:	8f b9       	out	0x0f, r24	; 15
    18aa:	77 9b       	sbis	0x0e, 7	; 14
    18ac:	fe cf       	rjmp	.-4      	; 0x18aa <rf_tx_packet+0x2ae>
    18ae:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    18b0:	c0 98       	cbi	0x18, 0	; 24
    18b2:	88 e0       	ldi	r24, 0x08	; 8
    18b4:	8f b9       	out	0x0f, r24	; 15
    18b6:	77 9b       	sbis	0x0e, 7	; 14
    18b8:	fe cf       	rjmp	.-4      	; 0x18b6 <rf_tx_packet+0x2ba>
    18ba:	c0 9a       	sbi	0x18, 0	; 24
    18bc:	90 e0       	ldi	r25, 0x00	; 0
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    18be:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    18c0:	c0 98       	cbi	0x18, 0	; 24
    18c2:	86 e0       	ldi	r24, 0x06	; 6
    18c4:	8f b9       	out	0x0f, r24	; 15
    18c6:	77 9b       	sbis	0x0e, 7	; 14
    18c8:	fe cf       	rjmp	.-4      	; 0x18c6 <rf_tx_packet+0x2ca>
    18ca:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    18cc:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    18ce:	80 91 e1 04 	lds	r24, 0x04E1
    18d2:	8f 5f       	subi	r24, 0xFF	; 255
    18d4:	80 93 e1 04 	sts	0x04E1, r24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    18d8:	89 2f       	mov	r24, r25
    18da:	0f 90       	pop	r0
    18dc:	0f 90       	pop	r0
    18de:	0f 90       	pop	r0
    18e0:	0f 90       	pop	r0
    18e2:	cf 91       	pop	r28
    18e4:	df 91       	pop	r29
    18e6:	1f 91       	pop	r17
    18e8:	0f 91       	pop	r16
    18ea:	ff 90       	pop	r15
    18ec:	08 95       	ret

000018ee <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    18ee:	cf 92       	push	r12
    18f0:	df 92       	push	r13
    18f2:	ef 92       	push	r14
    18f4:	ff 92       	push	r15
    18f6:	0f 93       	push	r16
    18f8:	1f 93       	push	r17
    18fa:	df 93       	push	r29
    18fc:	cf 93       	push	r28
    18fe:	00 d0       	rcall	.+0      	; 0x1900 <rf_tx_tdma_packet+0x12>
    1900:	00 d0       	rcall	.+0      	; 0x1902 <rf_tx_tdma_packet+0x14>
    1902:	cd b7       	in	r28, 0x3d	; 61
    1904:	de b7       	in	r29, 0x3e	; 62
    1906:	7c 01       	movw	r14, r24
    1908:	8b 01       	movw	r16, r22
    190a:	6a 01       	movw	r12, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    190c:	0e 94 87 25 	call	0x4b0e	; 0x4b0e <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1910:	c0 98       	cbi	0x18, 0	; 24
    1912:	88 e0       	ldi	r24, 0x08	; 8
    1914:	8f b9       	out	0x0f, r24	; 15
    1916:	77 9b       	sbis	0x0e, 7	; 14
    1918:	fe cf       	rjmp	.-4      	; 0x1916 <rf_tx_tdma_packet+0x28>
    191a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    191c:	c0 98       	cbi	0x18, 0	; 24
    191e:	88 e0       	ldi	r24, 0x08	; 8
    1920:	8f b9       	out	0x0f, r24	; 15
    1922:	77 9b       	sbis	0x0e, 7	; 14
    1924:	fe cf       	rjmp	.-4      	; 0x1922 <rf_tx_tdma_packet+0x34>
    1926:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1928:	0e 99       	sbic	0x01, 6	; 1
    192a:	fe cf       	rjmp	.-4      	; 0x1928 <rf_tx_tdma_packet+0x3a>
    192c:	84 99       	sbic	0x10, 4	; 16
    192e:	fc cf       	rjmp	.-8      	; 0x1928 <rf_tx_tdma_packet+0x3a>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1930:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1932:	c0 98       	cbi	0x18, 0	; 24
    1934:	89 e0       	ldi	r24, 0x09	; 9
    1936:	8f b9       	out	0x0f, r24	; 15
    1938:	77 9b       	sbis	0x0e, 7	; 14
    193a:	fe cf       	rjmp	.-4      	; 0x1938 <rf_tx_tdma_packet+0x4a>
    193c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    193e:	c0 98       	cbi	0x18, 0	; 24
    1940:	89 e0       	ldi	r24, 0x09	; 9
    1942:	8f b9       	out	0x0f, r24	; 15
    1944:	77 9b       	sbis	0x0e, 7	; 14
    1946:	fe cf       	rjmp	.-4      	; 0x1944 <rf_tx_tdma_packet+0x56>
    1948:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    194a:	1a 82       	std	Y+2, r1	; 0x02
    for(i=0; i<pRTI->length; i++ )
    194c:	d7 01       	movw	r26, r14
    194e:	12 96       	adiw	r26, 0x02	; 2
    1950:	3c 91       	ld	r19, X
    1952:	43 2f       	mov	r20, r19
    1954:	55 27       	eor	r21, r21
    1956:	47 fd       	sbrc	r20, 7
    1958:	50 95       	com	r21
    195a:	20 e0       	ldi	r18, 0x00	; 0
    195c:	0c c0       	rjmp	.+24     	; 0x1976 <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    195e:	d7 01       	movw	r26, r14
    1960:	13 96       	adiw	r26, 0x03	; 3
    1962:	ed 91       	ld	r30, X+
    1964:	fc 91       	ld	r31, X
    1966:	14 97       	sbiw	r26, 0x04	; 4
    1968:	e8 0f       	add	r30, r24
    196a:	f9 1f       	adc	r31, r25
    196c:	8a 81       	ldd	r24, Y+2	; 0x02
    196e:	90 81       	ld	r25, Z
    1970:	89 0f       	add	r24, r25
    1972:	8a 83       	std	Y+2, r24	; 0x02
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1974:	2f 5f       	subi	r18, 0xFF	; 255
    1976:	82 2f       	mov	r24, r18
    1978:	90 e0       	ldi	r25, 0x00	; 0
    197a:	84 17       	cp	r24, r20
    197c:	95 07       	cpc	r25, r21
    197e:	7c f3       	brlt	.-34     	; 0x195e <rf_tx_tdma_packet+0x70>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1980:	93 2f       	mov	r25, r19
    1982:	94 5f       	subi	r25, 0xF4	; 244
    1984:	99 83       	std	Y+1, r25	; 0x01

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1986:	c0 98       	cbi	0x18, 0	; 24
    1988:	8e e3       	ldi	r24, 0x3E	; 62
    198a:	8f b9       	out	0x0f, r24	; 15
    198c:	77 9b       	sbis	0x0e, 7	; 14
    198e:	fe cf       	rjmp	.-4      	; 0x198c <rf_tx_tdma_packet+0x9e>
    1990:	9f b9       	out	0x0f, r25	; 15
    1992:	77 9b       	sbis	0x0e, 7	; 14
    1994:	fe cf       	rjmp	.-4      	; 0x1992 <rf_tx_tdma_packet+0xa4>
    1996:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    1998:	f7 01       	movw	r30, r14
    199a:	86 81       	ldd	r24, Z+6	; 0x06
    199c:	88 23       	and	r24, r24
    199e:	19 f4       	brne	.+6      	; 0x19a6 <rf_tx_tdma_packet+0xb8>
    19a0:	81 e4       	ldi	r24, 0x41	; 65
    19a2:	98 e8       	ldi	r25, 0x88	; 136
    19a4:	02 c0       	rjmp	.+4      	; 0x19aa <rf_tx_tdma_packet+0xbc>
    19a6:	81 e6       	ldi	r24, 0x61	; 97
    19a8:	98 e8       	ldi	r25, 0x88	; 136
    19aa:	9c 83       	std	Y+4, r25	; 0x04
    19ac:	8b 83       	std	Y+3, r24	; 0x03
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    19ae:	c0 98       	cbi	0x18, 0	; 24
    19b0:	8e e3       	ldi	r24, 0x3E	; 62
    19b2:	8f b9       	out	0x0f, r24	; 15
    19b4:	77 9b       	sbis	0x0e, 7	; 14
    19b6:	fe cf       	rjmp	.-4      	; 0x19b4 <rf_tx_tdma_packet+0xc6>
    19b8:	fe 01       	movw	r30, r28
    19ba:	33 96       	adiw	r30, 0x03	; 3
    19bc:	9e 01       	movw	r18, r28
    19be:	2b 5f       	subi	r18, 0xFB	; 251
    19c0:	3f 4f       	sbci	r19, 0xFF	; 255
    19c2:	80 81       	ld	r24, Z
    19c4:	8f b9       	out	0x0f, r24	; 15
    19c6:	77 9b       	sbis	0x0e, 7	; 14
    19c8:	fe cf       	rjmp	.-4      	; 0x19c6 <rf_tx_tdma_packet+0xd8>
    19ca:	31 96       	adiw	r30, 0x01	; 1
    19cc:	e2 17       	cp	r30, r18
    19ce:	f3 07       	cpc	r31, r19
    19d0:	c1 f7       	brne	.-16     	; 0x19c2 <rf_tx_tdma_packet+0xd4>
    19d2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    19d4:	c0 98       	cbi	0x18, 0	; 24
    19d6:	8e e3       	ldi	r24, 0x3E	; 62
    19d8:	8f b9       	out	0x0f, r24	; 15
    19da:	77 9b       	sbis	0x0e, 7	; 14
    19dc:	fe cf       	rjmp	.-4      	; 0x19da <rf_tx_tdma_packet+0xec>
    19de:	80 91 e1 04 	lds	r24, 0x04E1
    19e2:	8f b9       	out	0x0f, r24	; 15
    19e4:	77 9b       	sbis	0x0e, 7	; 14
    19e6:	fe cf       	rjmp	.-4      	; 0x19e4 <rf_tx_tdma_packet+0xf6>
    19e8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    19ea:	c0 98       	cbi	0x18, 0	; 24
    19ec:	8e e3       	ldi	r24, 0x3E	; 62
    19ee:	8f b9       	out	0x0f, r24	; 15
    19f0:	77 9b       	sbis	0x0e, 7	; 14
    19f2:	fe cf       	rjmp	.-4      	; 0x19f0 <rf_tx_tdma_packet+0x102>
    19f4:	20 e0       	ldi	r18, 0x00	; 0
    19f6:	30 e0       	ldi	r19, 0x00	; 0
    19f8:	f9 01       	movw	r30, r18
    19fa:	e1 52       	subi	r30, 0x21	; 33
    19fc:	fb 4f       	sbci	r31, 0xFB	; 251
    19fe:	84 81       	ldd	r24, Z+4	; 0x04
    1a00:	8f b9       	out	0x0f, r24	; 15
    1a02:	77 9b       	sbis	0x0e, 7	; 14
    1a04:	fe cf       	rjmp	.-4      	; 0x1a02 <rf_tx_tdma_packet+0x114>
    1a06:	2f 5f       	subi	r18, 0xFF	; 255
    1a08:	3f 4f       	sbci	r19, 0xFF	; 255
    1a0a:	22 30       	cpi	r18, 0x02	; 2
    1a0c:	31 05       	cpc	r19, r1
    1a0e:	a1 f7       	brne	.-24     	; 0x19f8 <rf_tx_tdma_packet+0x10a>
    1a10:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1a12:	c0 98       	cbi	0x18, 0	; 24
    1a14:	8e e3       	ldi	r24, 0x3E	; 62
    1a16:	8f b9       	out	0x0f, r24	; 15
    1a18:	77 9b       	sbis	0x0e, 7	; 14
    1a1a:	fe cf       	rjmp	.-4      	; 0x1a18 <rf_tx_tdma_packet+0x12a>
    1a1c:	f7 01       	movw	r30, r14
    1a1e:	97 01       	movw	r18, r14
    1a20:	2e 5f       	subi	r18, 0xFE	; 254
    1a22:	3f 4f       	sbci	r19, 0xFF	; 255
    1a24:	80 81       	ld	r24, Z
    1a26:	8f b9       	out	0x0f, r24	; 15
    1a28:	77 9b       	sbis	0x0e, 7	; 14
    1a2a:	fe cf       	rjmp	.-4      	; 0x1a28 <rf_tx_tdma_packet+0x13a>
    1a2c:	31 96       	adiw	r30, 0x01	; 1
    1a2e:	e2 17       	cp	r30, r18
    1a30:	f3 07       	cpc	r31, r19
    1a32:	c1 f7       	brne	.-16     	; 0x1a24 <rf_tx_tdma_packet+0x136>
    1a34:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1a36:	c0 98       	cbi	0x18, 0	; 24
    1a38:	8e e3       	ldi	r24, 0x3E	; 62
    1a3a:	8f b9       	out	0x0f, r24	; 15
    1a3c:	77 9b       	sbis	0x0e, 7	; 14
    1a3e:	fe cf       	rjmp	.-4      	; 0x1a3c <rf_tx_tdma_packet+0x14e>
    1a40:	20 e0       	ldi	r18, 0x00	; 0
    1a42:	30 e0       	ldi	r19, 0x00	; 0
    1a44:	f9 01       	movw	r30, r18
    1a46:	e1 52       	subi	r30, 0x21	; 33
    1a48:	fb 4f       	sbci	r31, 0xFB	; 251
    1a4a:	86 81       	ldd	r24, Z+6	; 0x06
    1a4c:	8f b9       	out	0x0f, r24	; 15
    1a4e:	77 9b       	sbis	0x0e, 7	; 14
    1a50:	fe cf       	rjmp	.-4      	; 0x1a4e <rf_tx_tdma_packet+0x160>
    1a52:	2f 5f       	subi	r18, 0xFF	; 255
    1a54:	3f 4f       	sbci	r19, 0xFF	; 255
    1a56:	22 30       	cpi	r18, 0x02	; 2
    1a58:	31 05       	cpc	r19, r1
    1a5a:	a1 f7       	brne	.-24     	; 0x1a44 <rf_tx_tdma_packet+0x156>
    1a5c:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    1a5e:	c8 01       	movw	r24, r16
    1a60:	b6 01       	movw	r22, r12
    1a62:	0e 94 1e 25 	call	0x4a3c	; 0x4a3c <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    1a66:	d7 01       	movw	r26, r14
    1a68:	15 96       	adiw	r26, 0x05	; 5
    1a6a:	8c 91       	ld	r24, X
    1a6c:	88 23       	and	r24, r24
    1a6e:	99 f1       	breq	.+102    	; 0x1ad6 <rf_tx_tdma_packet+0x1e8>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1a70:	80 91 e7 04 	lds	r24, 0x04E7
    1a74:	88 23       	and	r24, r24
    1a76:	31 f4       	brne	.+12     	; 0x1a84 <rf_tx_tdma_packet+0x196>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1a78:	c0 98       	cbi	0x18, 0	; 24
    1a7a:	83 e0       	ldi	r24, 0x03	; 3
    1a7c:	8f b9       	out	0x0f, r24	; 15
    1a7e:	77 9b       	sbis	0x0e, 7	; 14
    1a80:	fe cf       	rjmp	.-4      	; 0x1a7e <rf_tx_tdma_packet+0x190>
    1a82:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1a84:	c0 98       	cbi	0x18, 0	; 24
    1a86:	1f b8       	out	0x0f, r1	; 15
    1a88:	77 9b       	sbis	0x0e, 7	; 14
    1a8a:	fe cf       	rjmp	.-4      	; 0x1a88 <rf_tx_tdma_packet+0x19a>
    1a8c:	8f b1       	in	r24, 0x0f	; 15
    1a8e:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1a90:	81 ff       	sbrs	r24, 1
    1a92:	f8 cf       	rjmp	.-16     	; 0x1a84 <rf_tx_tdma_packet+0x196>
    1a94:	10 e0       	ldi	r17, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1a96:	f5 e0       	ldi	r31, 0x05	; 5
    1a98:	df 2e       	mov	r13, r31
    1a9a:	c0 98       	cbi	0x18, 0	; 24
    1a9c:	df b8       	out	0x0f, r13	; 15
    1a9e:	77 9b       	sbis	0x0e, 7	; 14
    1aa0:	fe cf       	rjmp	.-4      	; 0x1a9e <rf_tx_tdma_packet+0x1b0>
    1aa2:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1aa4:	c0 98       	cbi	0x18, 0	; 24
    1aa6:	1f b8       	out	0x0f, r1	; 15
    1aa8:	77 9b       	sbis	0x0e, 7	; 14
    1aaa:	fe cf       	rjmp	.-4      	; 0x1aa8 <rf_tx_tdma_packet+0x1ba>
    1aac:	0f b1       	in	r16, 0x0f	; 15
    1aae:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1ab0:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1ab2:	15 36       	cpi	r17, 0x65	; 101
    1ab4:	49 f4       	brne	.+18     	; 0x1ac8 <rf_tx_tdma_packet+0x1da>
            {
                ENABLE_GLOBAL_INT ();
    1ab6:	78 94       	sei
                nrk_sem_post(radio_sem);
    1ab8:	80 91 da 04 	lds	r24, 0x04DA
    1abc:	90 91 db 04 	lds	r25, 0x04DB
    1ac0:	0e 94 30 19 	call	0x3260	; 0x3260 <nrk_sem_post>
    1ac4:	80 e0       	ldi	r24, 0x00	; 0
    1ac6:	60 c0       	rjmp	.+192    	; 0x1b88 <rf_tx_tdma_packet+0x29a>
                return FALSE;
            }
            halWait (100);
    1ac8:	84 e6       	ldi	r24, 0x64	; 100
    1aca:	90 e0       	ldi	r25, 0x00	; 0
    1acc:	0e 94 5d 12 	call	0x24ba	; 0x24ba <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1ad0:	03 ff       	sbrs	r16, 3
    1ad2:	e3 cf       	rjmp	.-58     	; 0x1a9a <rf_tx_tdma_packet+0x1ac>
    1ad4:	06 c0       	rjmp	.+12     	; 0x1ae2 <rf_tx_tdma_packet+0x1f4>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1ad6:	c0 98       	cbi	0x18, 0	; 24
    1ad8:	84 e0       	ldi	r24, 0x04	; 4
    1ada:	8f b9       	out	0x0f, r24	; 15
    1adc:	77 9b       	sbis	0x0e, 7	; 14
    1ade:	fe cf       	rjmp	.-4      	; 0x1adc <rf_tx_tdma_packet+0x1ee>
    1ae0:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1ae2:	c0 98       	cbi	0x18, 0	; 24
    1ae4:	8e e3       	ldi	r24, 0x3E	; 62
    1ae6:	8f b9       	out	0x0f, r24	; 15
    1ae8:	77 9b       	sbis	0x0e, 7	; 14
    1aea:	fe cf       	rjmp	.-4      	; 0x1ae8 <rf_tx_tdma_packet+0x1fa>
    1aec:	f7 01       	movw	r30, r14
    1aee:	82 81       	ldd	r24, Z+2	; 0x02
    1af0:	48 2f       	mov	r20, r24
    1af2:	55 27       	eor	r21, r21
    1af4:	47 fd       	sbrc	r20, 7
    1af6:	50 95       	com	r21
    1af8:	20 e0       	ldi	r18, 0x00	; 0
    1afa:	0c c0       	rjmp	.+24     	; 0x1b14 <rf_tx_tdma_packet+0x226>
    1afc:	d7 01       	movw	r26, r14
    1afe:	13 96       	adiw	r26, 0x03	; 3
    1b00:	ed 91       	ld	r30, X+
    1b02:	fc 91       	ld	r31, X
    1b04:	14 97       	sbiw	r26, 0x04	; 4
    1b06:	e8 0f       	add	r30, r24
    1b08:	f9 1f       	adc	r31, r25
    1b0a:	80 81       	ld	r24, Z
    1b0c:	8f b9       	out	0x0f, r24	; 15
    1b0e:	77 9b       	sbis	0x0e, 7	; 14
    1b10:	fe cf       	rjmp	.-4      	; 0x1b0e <rf_tx_tdma_packet+0x220>
    1b12:	2f 5f       	subi	r18, 0xFF	; 255
    1b14:	82 2f       	mov	r24, r18
    1b16:	90 e0       	ldi	r25, 0x00	; 0
    1b18:	84 17       	cp	r24, r20
    1b1a:	95 07       	cpc	r25, r21
    1b1c:	7c f3       	brlt	.-34     	; 0x1afc <rf_tx_tdma_packet+0x20e>
    1b1e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1b20:	c0 98       	cbi	0x18, 0	; 24
    1b22:	8e e3       	ldi	r24, 0x3E	; 62
    1b24:	8f b9       	out	0x0f, r24	; 15
    1b26:	77 9b       	sbis	0x0e, 7	; 14
    1b28:	fe cf       	rjmp	.-4      	; 0x1b26 <rf_tx_tdma_packet+0x238>
    1b2a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b2c:	8f b9       	out	0x0f, r24	; 15
    1b2e:	77 9b       	sbis	0x0e, 7	; 14
    1b30:	fe cf       	rjmp	.-4      	; 0x1b2e <rf_tx_tdma_packet+0x240>
    1b32:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1b34:	84 9b       	sbis	0x10, 4	; 16
    1b36:	fe cf       	rjmp	.-4      	; 0x1b34 <rf_tx_tdma_packet+0x246>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    1b38:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    1b3a:	84 99       	sbic	0x10, 4	; 16
    1b3c:	fe cf       	rjmp	.-4      	; 0x1b3a <rf_tx_tdma_packet+0x24c>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b3e:	c0 98       	cbi	0x18, 0	; 24
    1b40:	88 e0       	ldi	r24, 0x08	; 8
    1b42:	8f b9       	out	0x0f, r24	; 15
    1b44:	77 9b       	sbis	0x0e, 7	; 14
    1b46:	fe cf       	rjmp	.-4      	; 0x1b44 <rf_tx_tdma_packet+0x256>
    1b48:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b4a:	c0 98       	cbi	0x18, 0	; 24
    1b4c:	88 e0       	ldi	r24, 0x08	; 8
    1b4e:	8f b9       	out	0x0f, r24	; 15
    1b50:	77 9b       	sbis	0x0e, 7	; 14
    1b52:	fe cf       	rjmp	.-4      	; 0x1b50 <rf_tx_tdma_packet+0x262>
    1b54:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1b56:	c0 98       	cbi	0x18, 0	; 24
    1b58:	89 e0       	ldi	r24, 0x09	; 9
    1b5a:	8f b9       	out	0x0f, r24	; 15
    1b5c:	77 9b       	sbis	0x0e, 7	; 14
    1b5e:	fe cf       	rjmp	.-4      	; 0x1b5c <rf_tx_tdma_packet+0x26e>
    1b60:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1b62:	c0 98       	cbi	0x18, 0	; 24
    1b64:	89 e0       	ldi	r24, 0x09	; 9
    1b66:	8f b9       	out	0x0f, r24	; 15
    1b68:	77 9b       	sbis	0x0e, 7	; 14
    1b6a:	fe cf       	rjmp	.-4      	; 0x1b68 <rf_tx_tdma_packet+0x27a>
    1b6c:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1b6e:	c0 98       	cbi	0x18, 0	; 24
    1b70:	86 e0       	ldi	r24, 0x06	; 6
    1b72:	8f b9       	out	0x0f, r24	; 15
    1b74:	77 9b       	sbis	0x0e, 7	; 14
    1b76:	fe cf       	rjmp	.-4      	; 0x1b74 <rf_tx_tdma_packet+0x286>
    1b78:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1b7a:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1b7c:	80 91 e1 04 	lds	r24, 0x04E1
    1b80:	8f 5f       	subi	r24, 0xFF	; 255
    1b82:	80 93 e1 04 	sts	0x04E1, r24
    1b86:	81 e0       	ldi	r24, 0x01	; 1
    nrk_sem_post(radio_sem);
#endif

    return success;

}
    1b88:	0f 90       	pop	r0
    1b8a:	0f 90       	pop	r0
    1b8c:	0f 90       	pop	r0
    1b8e:	0f 90       	pop	r0
    1b90:	cf 91       	pop	r28
    1b92:	df 91       	pop	r29
    1b94:	1f 91       	pop	r17
    1b96:	0f 91       	pop	r16
    1b98:	ff 90       	pop	r15
    1b9a:	ef 90       	pop	r14
    1b9c:	df 90       	pop	r13
    1b9e:	cf 90       	pop	r12
    1ba0:	08 95       	ret

00001ba2 <rf_addr_decode_set_my_mac>:
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    1ba2:	df 93       	push	r29
    1ba4:	cf 93       	push	r28
    1ba6:	00 d0       	rcall	.+0      	; 0x1ba8 <rf_addr_decode_set_my_mac+0x6>
    1ba8:	cd b7       	in	r28, 0x3d	; 61
    1baa:	de b7       	in	r29, 0x3e	; 62
    1bac:	9a 83       	std	Y+2, r25	; 0x02
    1bae:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    1bb0:	90 93 e6 04 	sts	0x04E6, r25
    1bb4:	80 93 e5 04 	sts	0x04E5, r24
    nrk_spin_wait_us(500);
    1bb8:	84 ef       	ldi	r24, 0xF4	; 244
    1bba:	91 e0       	ldi	r25, 0x01	; 1
    1bbc:	0e 94 ec 24 	call	0x49d8	; 0x49d8 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    1bc0:	c0 98       	cbi	0x18, 0	; 24
    1bc2:	8a ee       	ldi	r24, 0xEA	; 234
    1bc4:	8f b9       	out	0x0f, r24	; 15
    1bc6:	77 9b       	sbis	0x0e, 7	; 14
    1bc8:	fe cf       	rjmp	.-4      	; 0x1bc6 <rf_addr_decode_set_my_mac+0x24>
    1bca:	80 e8       	ldi	r24, 0x80	; 128
    1bcc:	8f b9       	out	0x0f, r24	; 15
    1bce:	77 9b       	sbis	0x0e, 7	; 14
    1bd0:	fe cf       	rjmp	.-4      	; 0x1bce <rf_addr_decode_set_my_mac+0x2c>
    1bd2:	fe 01       	movw	r30, r28
    1bd4:	31 96       	adiw	r30, 0x01	; 1
    1bd6:	9e 01       	movw	r18, r28
    1bd8:	2d 5f       	subi	r18, 0xFD	; 253
    1bda:	3f 4f       	sbci	r19, 0xFF	; 255
    1bdc:	80 81       	ld	r24, Z
    1bde:	8f b9       	out	0x0f, r24	; 15
    1be0:	77 9b       	sbis	0x0e, 7	; 14
    1be2:	fe cf       	rjmp	.-4      	; 0x1be0 <rf_addr_decode_set_my_mac+0x3e>
    1be4:	31 96       	adiw	r30, 0x01	; 1
    1be6:	e2 17       	cp	r30, r18
    1be8:	f3 07       	cpc	r31, r19
    1bea:	c1 f7       	brne	.-16     	; 0x1bdc <rf_addr_decode_set_my_mac+0x3a>
    1bec:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    1bee:	84 ef       	ldi	r24, 0xF4	; 244
    1bf0:	91 e0       	ldi	r25, 0x01	; 1
    1bf2:	0e 94 ec 24 	call	0x49d8	; 0x49d8 <nrk_spin_wait_us>
}
    1bf6:	0f 90       	pop	r0
    1bf8:	0f 90       	pop	r0
    1bfa:	cf 91       	pop	r28
    1bfc:	df 91       	pop	r29
    1bfe:	08 95       	ret

00001c00 <rf_security_set_key>:
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
{
    1c00:	4f 92       	push	r4
    1c02:	5f 92       	push	r5
    1c04:	6f 92       	push	r6
    1c06:	7f 92       	push	r7
    1c08:	8f 92       	push	r8
    1c0a:	9f 92       	push	r9
    1c0c:	af 92       	push	r10
    1c0e:	bf 92       	push	r11
    1c10:	cf 92       	push	r12
    1c12:	df 92       	push	r13
    1c14:	ef 92       	push	r14
    1c16:	ff 92       	push	r15
    1c18:	0f 93       	push	r16
    1c1a:	1f 93       	push	r17
    1c1c:	df 93       	push	r29
    1c1e:	cf 93       	push	r28
    1c20:	00 d0       	rcall	.+0      	; 0x1c22 <rf_security_set_key+0x22>
    1c22:	cd b7       	in	r28, 0x3d	; 61
    1c24:	de b7       	in	r29, 0x3e	; 62
    1c26:	18 2f       	mov	r17, r24
    1c28:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    1c2a:	84 e6       	ldi	r24, 0x64	; 100
    1c2c:	90 e0       	ldi	r25, 0x00	; 0
    1c2e:	0e 94 ec 24 	call	0x49d8	; 0x49d8 <nrk_spin_wait_us>
    1c32:	21 2f       	mov	r18, r17
    1c34:	30 2f       	mov	r19, r16
    1c36:	c9 01       	movw	r24, r18
    1c38:	6c 01       	movw	r12, r24
    1c3a:	00 e0       	ldi	r16, 0x00	; 0
    1c3c:	11 e0       	ldi	r17, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1c3e:	3e 01       	movw	r6, r28
    1c40:	08 94       	sec
    1c42:	61 1c       	adc	r6, r1
    1c44:	71 1c       	adc	r7, r1
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
{
    1c46:	33 e0       	ldi	r19, 0x03	; 3
    1c48:	43 2e       	mov	r4, r19
    1c4a:	51 2c       	mov	r5, r1
    1c4c:	4c 0e       	add	r4, r28
    1c4e:	5d 1e       	adc	r5, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
    1c50:	f6 01       	movw	r30, r12
    1c52:	f0 80       	ld	r15, Z
    1c54:	ee 24       	eor	r14, r14
    1c56:	81 81       	ldd	r24, Z+1	; 0x01
    1c58:	90 e0       	ldi	r25, 0x00	; 0
    1c5a:	8e 29       	or	r24, r14
    1c5c:	9f 29       	or	r25, r15
    1c5e:	9a 83       	std	Y+2, r25	; 0x02
    1c60:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
    1c62:	84 e6       	ldi	r24, 0x64	; 100
    1c64:	90 e0       	ldi	r25, 0x00	; 0
    1c66:	0e 94 ec 24 	call	0x49d8	; 0x49d8 <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1c6a:	c0 98       	cbi	0x18, 0	; 24
    1c6c:	80 2f       	mov	r24, r16
    1c6e:	80 68       	ori	r24, 0x80	; 128
    1c70:	8f b9       	out	0x0f, r24	; 15
    1c72:	77 9b       	sbis	0x0e, 7	; 14
    1c74:	fe cf       	rjmp	.-4      	; 0x1c72 <rf_security_set_key+0x72>
    1c76:	c8 01       	movw	r24, r16
    1c78:	95 95       	asr	r25
    1c7a:	87 95       	ror	r24
    1c7c:	80 7c       	andi	r24, 0xC0	; 192
    1c7e:	8f b9       	out	0x0f, r24	; 15
    1c80:	77 9b       	sbis	0x0e, 7	; 14
    1c82:	fe cf       	rjmp	.-4      	; 0x1c80 <rf_security_set_key+0x80>
    1c84:	43 01       	movw	r8, r6
    1c86:	53 01       	movw	r10, r6
    1c88:	f5 01       	movw	r30, r10
    1c8a:	80 81       	ld	r24, Z
    1c8c:	8f b9       	out	0x0f, r24	; 15
    1c8e:	77 9b       	sbis	0x0e, 7	; 14
    1c90:	fe cf       	rjmp	.-4      	; 0x1c8e <rf_security_set_key+0x8e>
    1c92:	08 94       	sec
    1c94:	a1 1c       	adc	r10, r1
    1c96:	b1 1c       	adc	r11, r1
    1c98:	4a 14       	cp	r4, r10
    1c9a:	5b 04       	cpc	r5, r11
    1c9c:	a9 f7       	brne	.-22     	; 0x1c88 <rf_security_set_key+0x88>
    1c9e:	c0 9a       	sbi	0x18, 0	; 24
    1ca0:	08 94       	sec
    1ca2:	c1 1c       	adc	r12, r1
    1ca4:	d1 1c       	adc	r13, r1
    1ca6:	0e 5f       	subi	r16, 0xFE	; 254
    1ca8:	1f 4f       	sbci	r17, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    1caa:	f1 e0       	ldi	r31, 0x01	; 1
    1cac:	00 31       	cpi	r16, 0x10	; 16
    1cae:	1f 07       	cpc	r17, r31
    1cb0:	79 f6       	brne	.-98     	; 0x1c50 <rf_security_set_key+0x50>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    1cb2:	84 e6       	ldi	r24, 0x64	; 100
    1cb4:	90 e0       	ldi	r25, 0x00	; 0
    1cb6:	0e 94 ec 24 	call	0x49d8	; 0x49d8 <nrk_spin_wait_us>
    1cba:	20 e1       	ldi	r18, 0x10	; 16
    1cbc:	31 e0       	ldi	r19, 0x01	; 1
    1cbe:	40 e4       	ldi	r20, 0x40	; 64
    1cc0:	51 e0       	ldi	r21, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
    1cc2:	1a 82       	std	Y+2, r1	; 0x02
    1cc4:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
    1cc6:	c0 98       	cbi	0x18, 0	; 24
    1cc8:	84 2f       	mov	r24, r20
    1cca:	80 68       	ori	r24, 0x80	; 128
    1ccc:	8f b9       	out	0x0f, r24	; 15
    1cce:	77 9b       	sbis	0x0e, 7	; 14
    1cd0:	fe cf       	rjmp	.-4      	; 0x1cce <rf_security_set_key+0xce>
    1cd2:	ca 01       	movw	r24, r20
    1cd4:	95 95       	asr	r25
    1cd6:	87 95       	ror	r24
    1cd8:	80 7c       	andi	r24, 0xC0	; 192
    1cda:	8f b9       	out	0x0f, r24	; 15
    1cdc:	77 9b       	sbis	0x0e, 7	; 14
    1cde:	fe cf       	rjmp	.-4      	; 0x1cdc <rf_security_set_key+0xdc>
    1ce0:	f3 01       	movw	r30, r6
    1ce2:	80 81       	ld	r24, Z
    1ce4:	8f b9       	out	0x0f, r24	; 15
    1ce6:	77 9b       	sbis	0x0e, 7	; 14
    1ce8:	fe cf       	rjmp	.-4      	; 0x1ce6 <rf_security_set_key+0xe6>
    1cea:	31 96       	adiw	r30, 0x01	; 1
    1cec:	ea 15       	cp	r30, r10
    1cee:	fb 05       	cpc	r31, r11
    1cf0:	c1 f7       	brne	.-16     	; 0x1ce2 <rf_security_set_key+0xe2>
    1cf2:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    1cf4:	c0 98       	cbi	0x18, 0	; 24
    1cf6:	82 2f       	mov	r24, r18
    1cf8:	80 68       	ori	r24, 0x80	; 128
    1cfa:	8f b9       	out	0x0f, r24	; 15
    1cfc:	77 9b       	sbis	0x0e, 7	; 14
    1cfe:	fe cf       	rjmp	.-4      	; 0x1cfc <rf_security_set_key+0xfc>
    1d00:	c9 01       	movw	r24, r18
    1d02:	95 95       	asr	r25
    1d04:	87 95       	ror	r24
    1d06:	80 7c       	andi	r24, 0xC0	; 192
    1d08:	8f b9       	out	0x0f, r24	; 15
    1d0a:	77 9b       	sbis	0x0e, 7	; 14
    1d0c:	fe cf       	rjmp	.-4      	; 0x1d0a <rf_security_set_key+0x10a>
    1d0e:	f3 01       	movw	r30, r6
    1d10:	80 81       	ld	r24, Z
    1d12:	8f b9       	out	0x0f, r24	; 15
    1d14:	77 9b       	sbis	0x0e, 7	; 14
    1d16:	fe cf       	rjmp	.-4      	; 0x1d14 <rf_security_set_key+0x114>
    1d18:	31 96       	adiw	r30, 0x01	; 1
    1d1a:	ea 15       	cp	r30, r10
    1d1c:	fb 05       	cpc	r31, r11
    1d1e:	c1 f7       	brne	.-16     	; 0x1d10 <rf_security_set_key+0x110>
    1d20:	c0 9a       	sbi	0x18, 0	; 24
    1d22:	2e 5f       	subi	r18, 0xFE	; 254
    1d24:	3f 4f       	sbci	r19, 0xFF	; 255
    1d26:	4e 5f       	subi	r20, 0xFE	; 254
    1d28:	5f 4f       	sbci	r21, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
    1d2a:	81 e0       	ldi	r24, 0x01	; 1
    1d2c:	2e 31       	cpi	r18, 0x1E	; 30
    1d2e:	38 07       	cpc	r19, r24
    1d30:	41 f6       	brne	.-112    	; 0x1cc2 <rf_security_set_key+0xc2>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    1d32:	81 e0       	ldi	r24, 0x01	; 1
    1d34:	90 e0       	ldi	r25, 0x00	; 0
    1d36:	9a 83       	std	Y+2, r25	; 0x02
    1d38:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    1d3a:	c0 98       	cbi	0x18, 0	; 24
    1d3c:	8e ec       	ldi	r24, 0xCE	; 206
    1d3e:	8f b9       	out	0x0f, r24	; 15
    1d40:	77 9b       	sbis	0x0e, 7	; 14
    1d42:	fe cf       	rjmp	.-4      	; 0x1d40 <rf_security_set_key+0x140>
    1d44:	80 e8       	ldi	r24, 0x80	; 128
    1d46:	8f b9       	out	0x0f, r24	; 15
    1d48:	77 9b       	sbis	0x0e, 7	; 14
    1d4a:	fe cf       	rjmp	.-4      	; 0x1d48 <rf_security_set_key+0x148>
    1d4c:	f3 01       	movw	r30, r6
    1d4e:	80 81       	ld	r24, Z
    1d50:	8f b9       	out	0x0f, r24	; 15
    1d52:	77 9b       	sbis	0x0e, 7	; 14
    1d54:	fe cf       	rjmp	.-4      	; 0x1d52 <rf_security_set_key+0x152>
    1d56:	31 96       	adiw	r30, 0x01	; 1
    1d58:	4e 16       	cp	r4, r30
    1d5a:	5f 06       	cpc	r5, r31
    1d5c:	c1 f7       	brne	.-16     	; 0x1d4e <rf_security_set_key+0x14e>
    1d5e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    1d60:	c0 98       	cbi	0x18, 0	; 24
    1d62:	8e e9       	ldi	r24, 0x9E	; 158
    1d64:	8f b9       	out	0x0f, r24	; 15
    1d66:	77 9b       	sbis	0x0e, 7	; 14
    1d68:	fe cf       	rjmp	.-4      	; 0x1d66 <rf_security_set_key+0x166>
    1d6a:	80 e8       	ldi	r24, 0x80	; 128
    1d6c:	8f b9       	out	0x0f, r24	; 15
    1d6e:	77 9b       	sbis	0x0e, 7	; 14
    1d70:	fe cf       	rjmp	.-4      	; 0x1d6e <rf_security_set_key+0x16e>
    1d72:	f4 01       	movw	r30, r8
    1d74:	80 81       	ld	r24, Z
    1d76:	8f b9       	out	0x0f, r24	; 15
    1d78:	77 9b       	sbis	0x0e, 7	; 14
    1d7a:	fe cf       	rjmp	.-4      	; 0x1d78 <rf_security_set_key+0x178>
    1d7c:	08 94       	sec
    1d7e:	81 1c       	adc	r8, r1
    1d80:	91 1c       	adc	r9, r1
    1d82:	48 14       	cp	r4, r8
    1d84:	59 04       	cpc	r5, r9
    1d86:	a9 f7       	brne	.-22     	; 0x1d72 <rf_security_set_key+0x172>
    1d88:	c0 9a       	sbi	0x18, 0	; 24
}
    1d8a:	0f 90       	pop	r0
    1d8c:	0f 90       	pop	r0
    1d8e:	cf 91       	pop	r28
    1d90:	df 91       	pop	r29
    1d92:	1f 91       	pop	r17
    1d94:	0f 91       	pop	r16
    1d96:	ff 90       	pop	r15
    1d98:	ef 90       	pop	r14
    1d9a:	df 90       	pop	r13
    1d9c:	cf 90       	pop	r12
    1d9e:	bf 90       	pop	r11
    1da0:	af 90       	pop	r10
    1da2:	9f 90       	pop	r9
    1da4:	8f 90       	pop	r8
    1da6:	7f 90       	pop	r7
    1da8:	6f 90       	pop	r6
    1daa:	5f 90       	pop	r5
    1dac:	4f 90       	pop	r4
    1dae:	08 95       	ret

00001db0 <rf_power_up>:
}

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
    1db0:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
    1db2:	c0 98       	cbi	0x18, 0	; 24
    1db4:	81 e0       	ldi	r24, 0x01	; 1
    1db6:	8f b9       	out	0x0f, r24	; 15
    1db8:	77 9b       	sbis	0x0e, 7	; 14
    1dba:	fe cf       	rjmp	.-4      	; 0x1db8 <rf_power_up+0x8>
    1dbc:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
    1dbe:	88 ee       	ldi	r24, 0xE8	; 232
    1dc0:	93 e0       	ldi	r25, 0x03	; 3
    1dc2:	0e 94 ec 24 	call	0x49d8	; 0x49d8 <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
    1dc6:	78 94       	sei

}
    1dc8:	08 95       	ret

00001dca <rf_set_rx>:
}



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    1dca:	cf 93       	push	r28
    1dcc:	df 93       	push	r29
    1dce:	ec 01       	movw	r28, r24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1dd0:	c0 98       	cbi	0x18, 0	; 24
    1dd2:	88 e0       	ldi	r24, 0x08	; 8
    1dd4:	8f b9       	out	0x0f, r24	; 15
    1dd6:	77 9b       	sbis	0x0e, 7	; 14
    1dd8:	fe cf       	rjmp	.-4      	; 0x1dd6 <rf_set_rx+0xc>
    1dda:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1ddc:	c0 98       	cbi	0x18, 0	; 24
    1dde:	88 e0       	ldi	r24, 0x08	; 8
    1de0:	8f b9       	out	0x0f, r24	; 15
    1de2:	77 9b       	sbis	0x0e, 7	; 14
    1de4:	fe cf       	rjmp	.-4      	; 0x1de2 <rf_set_rx+0x18>
    1de6:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    1de8:	86 2f       	mov	r24, r22
    1dea:	0e 94 d5 06 	call	0xdaa	; 0xdaa <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    1dee:	d0 93 e0 04 	sts	0x04E0, r29
    1df2:	c0 93 df 04 	sts	0x04DF, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1df6:	df 91       	pop	r29
    1df8:	cf 91       	pop	r28
    1dfa:	08 95       	ret

00001dfc <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
    1dfc:	0e 94 d5 06 	call	0xdaa	; 0xdaa <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1e00:	08 95       	ret

00001e02 <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    1e02:	df 92       	push	r13
    1e04:	ef 92       	push	r14
    1e06:	ff 92       	push	r15
    1e08:	0f 93       	push	r16
    1e0a:	1f 93       	push	r17
    1e0c:	df 93       	push	r29
    1e0e:	cf 93       	push	r28
    1e10:	00 d0       	rcall	.+0      	; 0x1e12 <rf_init+0x10>
    1e12:	cd b7       	in	r28, 0x3d	; 61
    1e14:	de b7       	in	r29, 0x3e	; 62
    1e16:	8c 01       	movw	r16, r24
    1e18:	d6 2e       	mov	r13, r22
    1e1a:	5a 83       	std	Y+2, r21	; 0x02
    1e1c:	49 83       	std	Y+1, r20	; 0x01
    1e1e:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    1e20:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    1e22:	88 ee       	ldi	r24, 0xE8	; 232
    1e24:	93 e0       	ldi	r25, 0x03	; 3
    1e26:	0e 94 5d 12 	call	0x24ba	; 0x24ba <halWait>
    SET_RESET_ACTIVE();
    1e2a:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    1e2c:	81 e0       	ldi	r24, 0x01	; 1
    1e2e:	90 e0       	ldi	r25, 0x00	; 0
    1e30:	0e 94 5d 12 	call	0x24ba	; 0x24ba <halWait>
    SET_RESET_INACTIVE();
    1e34:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    1e36:	84 e6       	ldi	r24, 0x64	; 100
    1e38:	90 e0       	ldi	r25, 0x00	; 0
    1e3a:	0e 94 5d 12 	call	0x24ba	; 0x24ba <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    1e3e:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    1e40:	c0 98       	cbi	0x18, 0	; 24
    1e42:	81 e0       	ldi	r24, 0x01	; 1
    1e44:	8f b9       	out	0x0f, r24	; 15
    1e46:	77 9b       	sbis	0x0e, 7	; 14
    1e48:	fe cf       	rjmp	.-4      	; 0x1e46 <rf_init+0x44>
    1e4a:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    1e4c:	82 ee       	ldi	r24, 0xE2	; 226
    1e4e:	92 e0       	ldi	r25, 0x02	; 2
    1e50:	90 93 de 04 	sts	0x04DE, r25
    1e54:	80 93 dd 04 	sts	0x04DD, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    1e58:	c0 98       	cbi	0x18, 0	; 24
    1e5a:	81 e1       	ldi	r24, 0x11	; 17
    1e5c:	8f b9       	out	0x0f, r24	; 15
    1e5e:	77 9b       	sbis	0x0e, 7	; 14
    1e60:	fe cf       	rjmp	.-4      	; 0x1e5e <rf_init+0x5c>
    1e62:	82 e0       	ldi	r24, 0x02	; 2
    1e64:	8f b9       	out	0x0f, r24	; 15
    1e66:	77 9b       	sbis	0x0e, 7	; 14
    1e68:	fe cf       	rjmp	.-4      	; 0x1e66 <rf_init+0x64>
    1e6a:	82 ee       	ldi	r24, 0xE2	; 226
    1e6c:	8f b9       	out	0x0f, r24	; 15
    1e6e:	77 9b       	sbis	0x0e, 7	; 14
    1e70:	fe cf       	rjmp	.-4      	; 0x1e6e <rf_init+0x6c>
    1e72:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    1e74:	c0 98       	cbi	0x18, 0	; 24
    1e76:	82 e1       	ldi	r24, 0x12	; 18
    1e78:	8f b9       	out	0x0f, r24	; 15
    1e7a:	77 9b       	sbis	0x0e, 7	; 14
    1e7c:	fe cf       	rjmp	.-4      	; 0x1e7a <rf_init+0x78>
    1e7e:	85 e0       	ldi	r24, 0x05	; 5
    1e80:	8f b9       	out	0x0f, r24	; 15
    1e82:	77 9b       	sbis	0x0e, 7	; 14
    1e84:	fe cf       	rjmp	.-4      	; 0x1e82 <rf_init+0x80>
    1e86:	1f b8       	out	0x0f, r1	; 15
    1e88:	77 9b       	sbis	0x0e, 7	; 14
    1e8a:	fe cf       	rjmp	.-4      	; 0x1e88 <rf_init+0x86>
    1e8c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    1e8e:	c0 98       	cbi	0x18, 0	; 24
    1e90:	8c e1       	ldi	r24, 0x1C	; 28
    1e92:	8f b9       	out	0x0f, r24	; 15
    1e94:	77 9b       	sbis	0x0e, 7	; 14
    1e96:	fe cf       	rjmp	.-4      	; 0x1e94 <rf_init+0x92>
    1e98:	1f b8       	out	0x0f, r1	; 15
    1e9a:	77 9b       	sbis	0x0e, 7	; 14
    1e9c:	fe cf       	rjmp	.-4      	; 0x1e9a <rf_init+0x98>
    1e9e:	8f e7       	ldi	r24, 0x7F	; 127
    1ea0:	8f b9       	out	0x0f, r24	; 15
    1ea2:	77 9b       	sbis	0x0e, 7	; 14
    1ea4:	fe cf       	rjmp	.-4      	; 0x1ea2 <rf_init+0xa0>
    1ea6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    1ea8:	c0 98       	cbi	0x18, 0	; 24
    1eaa:	89 e1       	ldi	r24, 0x19	; 25
    1eac:	8f b9       	out	0x0f, r24	; 15
    1eae:	77 9b       	sbis	0x0e, 7	; 14
    1eb0:	fe cf       	rjmp	.-4      	; 0x1eae <rf_init+0xac>
    1eb2:	81 e0       	ldi	r24, 0x01	; 1
    1eb4:	8f b9       	out	0x0f, r24	; 15
    1eb6:	77 9b       	sbis	0x0e, 7	; 14
    1eb8:	fe cf       	rjmp	.-4      	; 0x1eb6 <rf_init+0xb4>
    1eba:	84 ec       	ldi	r24, 0xC4	; 196
    1ebc:	8f b9       	out	0x0f, r24	; 15
    1ebe:	77 9b       	sbis	0x0e, 7	; 14
    1ec0:	fe cf       	rjmp	.-4      	; 0x1ebe <rf_init+0xbc>
    1ec2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    1ec4:	c0 98       	cbi	0x18, 0	; 24
    1ec6:	87 e1       	ldi	r24, 0x17	; 23
    1ec8:	8f b9       	out	0x0f, r24	; 15
    1eca:	77 9b       	sbis	0x0e, 7	; 14
    1ecc:	fe cf       	rjmp	.-4      	; 0x1eca <rf_init+0xc8>
    1ece:	8a e1       	ldi	r24, 0x1A	; 26
    1ed0:	8f b9       	out	0x0f, r24	; 15
    1ed2:	77 9b       	sbis	0x0e, 7	; 14
    1ed4:	fe cf       	rjmp	.-4      	; 0x1ed2 <rf_init+0xd0>
    1ed6:	86 e5       	ldi	r24, 0x56	; 86
    1ed8:	8f b9       	out	0x0f, r24	; 15
    1eda:	77 9b       	sbis	0x0e, 7	; 14
    1edc:	fe cf       	rjmp	.-4      	; 0x1eda <rf_init+0xd8>
    1ede:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    1ee0:	84 ef       	ldi	r24, 0xF4	; 244
    1ee2:	91 e0       	ldi	r25, 0x01	; 1
    1ee4:	0e 94 ec 24 	call	0x49d8	; 0x49d8 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    1ee8:	c0 98       	cbi	0x18, 0	; 24
    1eea:	88 ee       	ldi	r24, 0xE8	; 232
    1eec:	8f b9       	out	0x0f, r24	; 15
    1eee:	77 9b       	sbis	0x0e, 7	; 14
    1ef0:	fe cf       	rjmp	.-4      	; 0x1eee <rf_init+0xec>
    1ef2:	80 e8       	ldi	r24, 0x80	; 128
    1ef4:	8f b9       	out	0x0f, r24	; 15
    1ef6:	77 9b       	sbis	0x0e, 7	; 14
    1ef8:	fe cf       	rjmp	.-4      	; 0x1ef6 <rf_init+0xf4>
    1efa:	fe 01       	movw	r30, r28
    1efc:	31 96       	adiw	r30, 0x01	; 1
    1efe:	9e 01       	movw	r18, r28
    1f00:	2d 5f       	subi	r18, 0xFD	; 253
    1f02:	3f 4f       	sbci	r19, 0xFF	; 255
    1f04:	80 81       	ld	r24, Z
    1f06:	8f b9       	out	0x0f, r24	; 15
    1f08:	77 9b       	sbis	0x0e, 7	; 14
    1f0a:	fe cf       	rjmp	.-4      	; 0x1f08 <rf_init+0x106>
    1f0c:	31 96       	adiw	r30, 0x01	; 1
    1f0e:	e2 17       	cp	r30, r18
    1f10:	f3 07       	cpc	r31, r19
    1f12:	c1 f7       	brne	.-16     	; 0x1f04 <rf_init+0x102>
    1f14:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    1f16:	84 ef       	ldi	r24, 0xF4	; 244
    1f18:	91 e0       	ldi	r25, 0x01	; 1
    1f1a:	0e 94 ec 24 	call	0x49d8	; 0x49d8 <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    1f1e:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    1f20:	8d 2d       	mov	r24, r13
    1f22:	0e 94 d5 06 	call	0xdaa	; 0xdaa <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    1f26:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    1f28:	10 93 e0 04 	sts	0x04E0, r17
    1f2c:	00 93 df 04 	sts	0x04DF, r16
    rfSettings.panId = panId;
    1f30:	89 81       	ldd	r24, Y+1	; 0x01
    1f32:	9a 81       	ldd	r25, Y+2	; 0x02
    1f34:	90 93 e4 04 	sts	0x04E4, r25
    1f38:	80 93 e3 04 	sts	0x04E3, r24
    rfSettings.myAddr = myAddr;
    1f3c:	f0 92 e6 04 	sts	0x04E6, r15
    1f40:	e0 92 e5 04 	sts	0x04E5, r14
    rfSettings.txSeqNumber = 0;
    1f44:	10 92 e1 04 	sts	0x04E1, r1
    rfSettings.receiveOn = FALSE;
    1f48:	10 92 e7 04 	sts	0x04E7, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    1f4c:	0e 94 ef 06 	call	0xdde	; 0xdde <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    1f50:	10 92 ea 04 	sts	0x04EA, r1
    security_enable=0;
    1f54:	10 92 dc 04 	sts	0x04DC, r1
    last_pkt_encrypted=0;
    1f58:	10 92 eb 04 	sts	0x04EB, r1
} // rf_init()
    1f5c:	0f 90       	pop	r0
    1f5e:	0f 90       	pop	r0
    1f60:	cf 91       	pop	r28
    1f62:	df 91       	pop	r29
    1f64:	1f 91       	pop	r17
    1f66:	0f 91       	pop	r16
    1f68:	ff 90       	pop	r15
    1f6a:	ef 90       	pop	r14
    1f6c:	df 90       	pop	r13
    1f6e:	08 95       	ret

00001f70 <cc259x_tx>:
}


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    1f70:	80 91 84 01 	lds	r24, 0x0184
    1f74:	0e 94 e2 0f 	call	0x1fc4	; 0x1fc4 <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
    1f78:	80 91 83 01 	lds	r24, 0x0183
    1f7c:	0e 94 e2 0f 	call	0x1fc4	; 0x1fc4 <nrk_gpio_set>
}
    1f80:	08 95       	ret

00001f82 <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    1f82:	80 91 84 01 	lds	r24, 0x0184
    1f86:	0e 94 e2 0f 	call	0x1fc4	; 0x1fc4 <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
    1f8a:	80 91 83 01 	lds	r24, 0x0183
    1f8e:	0e 94 2a 10 	call	0x2054	; 0x2054 <nrk_gpio_clr>
}
    1f92:	08 95       	ret

00001f94 <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    1f94:	8f ef       	ldi	r24, 0xFF	; 255
    1f96:	08 95       	ret

00001f98 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    1f98:	88 23       	and	r24, r24
    1f9a:	29 f4       	brne	.+10     	; 0x1fa6 <nrk_uart_data_ready+0xe>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    1f9c:	8b b1       	in	r24, 0x0b	; 11
    1f9e:	88 1f       	adc	r24, r24
    1fa0:	88 27       	eor	r24, r24
    1fa2:	88 1f       	adc	r24, r24
    1fa4:	08 95       	ret
    }
    if(uart_num==1)
    1fa6:	81 30       	cpi	r24, 0x01	; 1
    1fa8:	11 f0       	breq	.+4      	; 0x1fae <nrk_uart_data_ready+0x16>
    1faa:	80 e0       	ldi	r24, 0x00	; 0
    1fac:	08 95       	ret
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    1fae:	80 91 9b 00 	lds	r24, 0x009B
    1fb2:	88 1f       	adc	r24, r24
    1fb4:	88 27       	eor	r24, r24
    1fb6:	88 1f       	adc	r24, r24
    }
    return 0;
}
    1fb8:	08 95       	ret

00001fba <getc0>:

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    1fba:	5f 9b       	sbis	0x0b, 7	; 11
    1fbc:	fe cf       	rjmp	.-4      	; 0x1fba <getc0>
    1fbe:	5f 98       	cbi	0x0b, 7	; 11
    1fc0:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    1fc2:	08 95       	ret

00001fc4 <nrk_gpio_set>:
NRK_INVALID_PIN( GPIO34 )

//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    1fc4:	38 2f       	mov	r19, r24
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1fc6:	8f 3f       	cpi	r24, 0xFF	; 255
    1fc8:	09 f4       	brne	.+2      	; 0x1fcc <nrk_gpio_set+0x8>
    1fca:	42 c0       	rjmp	.+132    	; 0x2050 <nrk_gpio_set+0x8c>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    1fcc:	28 2f       	mov	r18, r24
    1fce:	26 95       	lsr	r18
    1fd0:	26 95       	lsr	r18
    1fd2:	26 95       	lsr	r18
    1fd4:	81 e0       	ldi	r24, 0x01	; 1
    1fd6:	90 e0       	ldi	r25, 0x00	; 0
    1fd8:	02 c0       	rjmp	.+4      	; 0x1fde <nrk_gpio_set+0x1a>
    1fda:	88 0f       	add	r24, r24
    1fdc:	99 1f       	adc	r25, r25
    1fde:	2a 95       	dec	r18
    1fe0:	e2 f7       	brpl	.-8      	; 0x1fda <nrk_gpio_set+0x16>
    1fe2:	98 2f       	mov	r25, r24

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    1fe4:	23 2f       	mov	r18, r19
    1fe6:	30 e0       	ldi	r19, 0x00	; 0
    1fe8:	27 70       	andi	r18, 0x07	; 7
    1fea:	30 70       	andi	r19, 0x00	; 0
    1fec:	22 30       	cpi	r18, 0x02	; 2
    1fee:	31 05       	cpc	r19, r1
    1ff0:	e1 f0       	breq	.+56     	; 0x202a <nrk_gpio_set+0x66>
    1ff2:	23 30       	cpi	r18, 0x03	; 3
    1ff4:	31 05       	cpc	r19, r1
    1ff6:	3c f4       	brge	.+14     	; 0x2006 <nrk_gpio_set+0x42>
    1ff8:	21 15       	cp	r18, r1
    1ffa:	31 05       	cpc	r19, r1
    1ffc:	71 f0       	breq	.+28     	; 0x201a <nrk_gpio_set+0x56>
    1ffe:	21 30       	cpi	r18, 0x01	; 1
    2000:	31 05       	cpc	r19, r1
    2002:	31 f5       	brne	.+76     	; 0x2050 <nrk_gpio_set+0x8c>
    2004:	0e c0       	rjmp	.+28     	; 0x2022 <nrk_gpio_set+0x5e>
    2006:	24 30       	cpi	r18, 0x04	; 4
    2008:	31 05       	cpc	r19, r1
    200a:	b9 f0       	breq	.+46     	; 0x203a <nrk_gpio_set+0x76>
    200c:	24 30       	cpi	r18, 0x04	; 4
    200e:	31 05       	cpc	r19, r1
    2010:	84 f0       	brlt	.+32     	; 0x2032 <nrk_gpio_set+0x6e>
    2012:	25 30       	cpi	r18, 0x05	; 5
    2014:	31 05       	cpc	r19, r1
    2016:	e1 f4       	brne	.+56     	; 0x2050 <nrk_gpio_set+0x8c>
    2018:	14 c0       	rjmp	.+40     	; 0x2042 <nrk_gpio_set+0x7e>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    201a:	8b b3       	in	r24, 0x1b	; 27
    201c:	98 2b       	or	r25, r24
    201e:	9b bb       	out	0x1b, r25	; 27
    2020:	15 c0       	rjmp	.+42     	; 0x204c <nrk_gpio_set+0x88>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    2022:	88 b3       	in	r24, 0x18	; 24
    2024:	98 2b       	or	r25, r24
    2026:	98 bb       	out	0x18, r25	; 24
    2028:	11 c0       	rjmp	.+34     	; 0x204c <nrk_gpio_set+0x88>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    202a:	85 b3       	in	r24, 0x15	; 21
    202c:	98 2b       	or	r25, r24
    202e:	95 bb       	out	0x15, r25	; 21
    2030:	0d c0       	rjmp	.+26     	; 0x204c <nrk_gpio_set+0x88>
            break;
        case NRK_PORTD: PORTD |= bitvalue;
    2032:	82 b3       	in	r24, 0x12	; 18
    2034:	98 2b       	or	r25, r24
    2036:	92 bb       	out	0x12, r25	; 18
    2038:	09 c0       	rjmp	.+18     	; 0x204c <nrk_gpio_set+0x88>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    203a:	83 b1       	in	r24, 0x03	; 3
    203c:	98 2b       	or	r25, r24
    203e:	93 b9       	out	0x03, r25	; 3
    2040:	05 c0       	rjmp	.+10     	; 0x204c <nrk_gpio_set+0x88>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    2042:	80 91 62 00 	lds	r24, 0x0062
    2046:	98 2b       	or	r25, r24
    2048:	90 93 62 00 	sts	0x0062, r25
    204c:	81 e0       	ldi	r24, 0x01	; 1
    204e:	08 95       	ret
            break;
    2050:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return 1;
}
    2052:	08 95       	ret

00002054 <nrk_gpio_clr>:

int8_t nrk_gpio_clr(uint8_t pin)
{
    2054:	38 2f       	mov	r19, r24
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2056:	8f 3f       	cpi	r24, 0xFF	; 255
    2058:	09 f4       	brne	.+2      	; 0x205c <nrk_gpio_clr+0x8>
    205a:	43 c0       	rjmp	.+134    	; 0x20e2 <nrk_gpio_clr+0x8e>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    205c:	28 2f       	mov	r18, r24
    205e:	26 95       	lsr	r18
    2060:	26 95       	lsr	r18
    2062:	26 95       	lsr	r18
    2064:	81 e0       	ldi	r24, 0x01	; 1
    2066:	90 e0       	ldi	r25, 0x00	; 0
    2068:	02 c0       	rjmp	.+4      	; 0x206e <nrk_gpio_clr+0x1a>
    206a:	88 0f       	add	r24, r24
    206c:	99 1f       	adc	r25, r25
    206e:	2a 95       	dec	r18
    2070:	e2 f7       	brpl	.-8      	; 0x206a <nrk_gpio_clr+0x16>
    2072:	98 2f       	mov	r25, r24
    2074:	90 95       	com	r25

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2076:	23 2f       	mov	r18, r19
    2078:	30 e0       	ldi	r19, 0x00	; 0
    207a:	27 70       	andi	r18, 0x07	; 7
    207c:	30 70       	andi	r19, 0x00	; 0
    207e:	22 30       	cpi	r18, 0x02	; 2
    2080:	31 05       	cpc	r19, r1
    2082:	e1 f0       	breq	.+56     	; 0x20bc <nrk_gpio_clr+0x68>
    2084:	23 30       	cpi	r18, 0x03	; 3
    2086:	31 05       	cpc	r19, r1
    2088:	3c f4       	brge	.+14     	; 0x2098 <nrk_gpio_clr+0x44>
    208a:	21 15       	cp	r18, r1
    208c:	31 05       	cpc	r19, r1
    208e:	71 f0       	breq	.+28     	; 0x20ac <nrk_gpio_clr+0x58>
    2090:	21 30       	cpi	r18, 0x01	; 1
    2092:	31 05       	cpc	r19, r1
    2094:	31 f5       	brne	.+76     	; 0x20e2 <nrk_gpio_clr+0x8e>
    2096:	0e c0       	rjmp	.+28     	; 0x20b4 <nrk_gpio_clr+0x60>
    2098:	24 30       	cpi	r18, 0x04	; 4
    209a:	31 05       	cpc	r19, r1
    209c:	b9 f0       	breq	.+46     	; 0x20cc <nrk_gpio_clr+0x78>
    209e:	24 30       	cpi	r18, 0x04	; 4
    20a0:	31 05       	cpc	r19, r1
    20a2:	84 f0       	brlt	.+32     	; 0x20c4 <nrk_gpio_clr+0x70>
    20a4:	25 30       	cpi	r18, 0x05	; 5
    20a6:	31 05       	cpc	r19, r1
    20a8:	e1 f4       	brne	.+56     	; 0x20e2 <nrk_gpio_clr+0x8e>
    20aa:	14 c0       	rjmp	.+40     	; 0x20d4 <nrk_gpio_clr+0x80>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    20ac:	8b b3       	in	r24, 0x1b	; 27
    20ae:	98 23       	and	r25, r24
    20b0:	9b bb       	out	0x1b, r25	; 27
    20b2:	15 c0       	rjmp	.+42     	; 0x20de <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    20b4:	88 b3       	in	r24, 0x18	; 24
    20b6:	98 23       	and	r25, r24
    20b8:	98 bb       	out	0x18, r25	; 24
    20ba:	11 c0       	rjmp	.+34     	; 0x20de <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    20bc:	85 b3       	in	r24, 0x15	; 21
    20be:	98 23       	and	r25, r24
    20c0:	95 bb       	out	0x15, r25	; 21
    20c2:	0d c0       	rjmp	.+26     	; 0x20de <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTD: PORTD &= bitvalue;
    20c4:	82 b3       	in	r24, 0x12	; 18
    20c6:	98 23       	and	r25, r24
    20c8:	92 bb       	out	0x12, r25	; 18
    20ca:	09 c0       	rjmp	.+18     	; 0x20de <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    20cc:	83 b1       	in	r24, 0x03	; 3
    20ce:	98 23       	and	r25, r24
    20d0:	93 b9       	out	0x03, r25	; 3
    20d2:	05 c0       	rjmp	.+10     	; 0x20de <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    20d4:	80 91 62 00 	lds	r24, 0x0062
    20d8:	98 23       	and	r25, r24
    20da:	90 93 62 00 	sts	0x0062, r25
    20de:	81 e0       	ldi	r24, 0x01	; 1
    20e0:	08 95       	ret
            break;
    20e2:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return 1;
}
    20e4:	08 95       	ret

000020e6 <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    20e6:	28 2f       	mov	r18, r24
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    20e8:	8f 3f       	cpi	r24, 0xFF	; 255
    20ea:	69 f1       	breq	.+90     	; 0x2146 <nrk_gpio_get+0x60>
    switch (pin & 0x07)
    20ec:	90 e0       	ldi	r25, 0x00	; 0
    20ee:	87 70       	andi	r24, 0x07	; 7
    20f0:	90 70       	andi	r25, 0x00	; 0
    20f2:	82 30       	cpi	r24, 0x02	; 2
    20f4:	91 05       	cpc	r25, r1
    20f6:	a9 f0       	breq	.+42     	; 0x2122 <nrk_gpio_get+0x3c>
    20f8:	83 30       	cpi	r24, 0x03	; 3
    20fa:	91 05       	cpc	r25, r1
    20fc:	2c f4       	brge	.+10     	; 0x2108 <nrk_gpio_get+0x22>
    20fe:	00 97       	sbiw	r24, 0x00	; 0
    2100:	61 f0       	breq	.+24     	; 0x211a <nrk_gpio_get+0x34>
    2102:	01 97       	sbiw	r24, 0x01	; 1
    2104:	01 f5       	brne	.+64     	; 0x2146 <nrk_gpio_get+0x60>
    2106:	0b c0       	rjmp	.+22     	; 0x211e <nrk_gpio_get+0x38>
    2108:	84 30       	cpi	r24, 0x04	; 4
    210a:	91 05       	cpc	r25, r1
    210c:	71 f0       	breq	.+28     	; 0x212a <nrk_gpio_get+0x44>
    210e:	84 30       	cpi	r24, 0x04	; 4
    2110:	91 05       	cpc	r25, r1
    2112:	4c f0       	brlt	.+18     	; 0x2126 <nrk_gpio_get+0x40>
    2114:	05 97       	sbiw	r24, 0x05	; 5
    2116:	b9 f4       	brne	.+46     	; 0x2146 <nrk_gpio_get+0x60>
    2118:	0a c0       	rjmp	.+20     	; 0x212e <nrk_gpio_get+0x48>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    211a:	89 b3       	in	r24, 0x19	; 25
    211c:	09 c0       	rjmp	.+18     	; 0x2130 <nrk_gpio_get+0x4a>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    211e:	86 b3       	in	r24, 0x16	; 22
    2120:	07 c0       	rjmp	.+14     	; 0x2130 <nrk_gpio_get+0x4a>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    2122:	83 b3       	in	r24, 0x13	; 19
    2124:	05 c0       	rjmp	.+10     	; 0x2130 <nrk_gpio_get+0x4a>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    2126:	80 b3       	in	r24, 0x10	; 16
    2128:	03 c0       	rjmp	.+6      	; 0x2130 <nrk_gpio_get+0x4a>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    212a:	81 b1       	in	r24, 0x01	; 1
    212c:	01 c0       	rjmp	.+2      	; 0x2130 <nrk_gpio_get+0x4a>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    212e:	80 b1       	in	r24, 0x00	; 0
    2130:	90 e0       	ldi	r25, 0x00	; 0
    2132:	26 95       	lsr	r18
    2134:	26 95       	lsr	r18
    2136:	26 95       	lsr	r18
    2138:	02 c0       	rjmp	.+4      	; 0x213e <nrk_gpio_get+0x58>
    213a:	95 95       	asr	r25
    213c:	87 95       	ror	r24
    213e:	2a 95       	dec	r18
    2140:	e2 f7       	brpl	.-8      	; 0x213a <nrk_gpio_get+0x54>
    2142:	81 70       	andi	r24, 0x01	; 1
    2144:	08 95       	ret
    2146:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return -1;
}
    2148:	08 95       	ret

0000214a <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    214a:	88 23       	and	r24, r24
    214c:	19 f0       	breq	.+6      	; 0x2154 <nrk_gpio_pullups+0xa>
    214e:	80 b5       	in	r24, 0x20	; 32
    2150:	8b 7f       	andi	r24, 0xFB	; 251
    2152:	02 c0       	rjmp	.+4      	; 0x2158 <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    2154:	80 b5       	in	r24, 0x20	; 32
    2156:	84 60       	ori	r24, 0x04	; 4
    2158:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    215a:	81 e0       	ldi	r24, 0x01	; 1
    215c:	08 95       	ret

0000215e <nrk_gpio_toggle>:

int8_t nrk_gpio_toggle(uint8_t pin)
{
    215e:	38 2f       	mov	r19, r24
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2160:	8f 3f       	cpi	r24, 0xFF	; 255
    2162:	09 f4       	brne	.+2      	; 0x2166 <nrk_gpio_toggle+0x8>
    2164:	42 c0       	rjmp	.+132    	; 0x21ea <nrk_gpio_toggle+0x8c>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    2166:	28 2f       	mov	r18, r24
    2168:	26 95       	lsr	r18
    216a:	26 95       	lsr	r18
    216c:	26 95       	lsr	r18
    216e:	81 e0       	ldi	r24, 0x01	; 1
    2170:	90 e0       	ldi	r25, 0x00	; 0
    2172:	02 c0       	rjmp	.+4      	; 0x2178 <nrk_gpio_toggle+0x1a>
    2174:	88 0f       	add	r24, r24
    2176:	99 1f       	adc	r25, r25
    2178:	2a 95       	dec	r18
    217a:	e2 f7       	brpl	.-8      	; 0x2174 <nrk_gpio_toggle+0x16>
    217c:	98 2f       	mov	r25, r24

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    217e:	23 2f       	mov	r18, r19
    2180:	30 e0       	ldi	r19, 0x00	; 0
    2182:	27 70       	andi	r18, 0x07	; 7
    2184:	30 70       	andi	r19, 0x00	; 0
    2186:	22 30       	cpi	r18, 0x02	; 2
    2188:	31 05       	cpc	r19, r1
    218a:	e1 f0       	breq	.+56     	; 0x21c4 <nrk_gpio_toggle+0x66>
    218c:	23 30       	cpi	r18, 0x03	; 3
    218e:	31 05       	cpc	r19, r1
    2190:	3c f4       	brge	.+14     	; 0x21a0 <nrk_gpio_toggle+0x42>
    2192:	21 15       	cp	r18, r1
    2194:	31 05       	cpc	r19, r1
    2196:	71 f0       	breq	.+28     	; 0x21b4 <nrk_gpio_toggle+0x56>
    2198:	21 30       	cpi	r18, 0x01	; 1
    219a:	31 05       	cpc	r19, r1
    219c:	31 f5       	brne	.+76     	; 0x21ea <nrk_gpio_toggle+0x8c>
    219e:	0e c0       	rjmp	.+28     	; 0x21bc <nrk_gpio_toggle+0x5e>
    21a0:	24 30       	cpi	r18, 0x04	; 4
    21a2:	31 05       	cpc	r19, r1
    21a4:	b9 f0       	breq	.+46     	; 0x21d4 <nrk_gpio_toggle+0x76>
    21a6:	24 30       	cpi	r18, 0x04	; 4
    21a8:	31 05       	cpc	r19, r1
    21aa:	84 f0       	brlt	.+32     	; 0x21cc <nrk_gpio_toggle+0x6e>
    21ac:	25 30       	cpi	r18, 0x05	; 5
    21ae:	31 05       	cpc	r19, r1
    21b0:	e1 f4       	brne	.+56     	; 0x21ea <nrk_gpio_toggle+0x8c>
    21b2:	14 c0       	rjmp	.+40     	; 0x21dc <nrk_gpio_toggle+0x7e>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    21b4:	8b b3       	in	r24, 0x1b	; 27
    21b6:	98 27       	eor	r25, r24
    21b8:	9b bb       	out	0x1b, r25	; 27
    21ba:	15 c0       	rjmp	.+42     	; 0x21e6 <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    21bc:	88 b3       	in	r24, 0x18	; 24
    21be:	98 27       	eor	r25, r24
    21c0:	98 bb       	out	0x18, r25	; 24
    21c2:	11 c0       	rjmp	.+34     	; 0x21e6 <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    21c4:	85 b3       	in	r24, 0x15	; 21
    21c6:	98 27       	eor	r25, r24
    21c8:	95 bb       	out	0x15, r25	; 21
    21ca:	0d c0       	rjmp	.+26     	; 0x21e6 <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTD: PORTD ^= bitvalue;
    21cc:	82 b3       	in	r24, 0x12	; 18
    21ce:	98 27       	eor	r25, r24
    21d0:	92 bb       	out	0x12, r25	; 18
    21d2:	09 c0       	rjmp	.+18     	; 0x21e6 <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    21d4:	83 b1       	in	r24, 0x03	; 3
    21d6:	98 27       	eor	r25, r24
    21d8:	93 b9       	out	0x03, r25	; 3
    21da:	05 c0       	rjmp	.+10     	; 0x21e6 <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    21dc:	80 91 62 00 	lds	r24, 0x0062
    21e0:	98 27       	eor	r25, r24
    21e2:	90 93 62 00 	sts	0x0062, r25
    21e6:	81 e0       	ldi	r24, 0x01	; 1
    21e8:	08 95       	ret
            break;
    21ea:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return 1;
}
    21ec:	08 95       	ret

000021ee <nrk_gpio_direction>:

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    21ee:	98 2f       	mov	r25, r24
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    21f0:	8f 3f       	cpi	r24, 0xFF	; 255
    21f2:	09 f4       	brne	.+2      	; 0x21f6 <nrk_gpio_direction+0x8>
    21f4:	88 c0       	rjmp	.+272    	; 0x2306 <nrk_gpio_direction+0x118>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    21f6:	86 95       	lsr	r24
    21f8:	86 95       	lsr	r24
    21fa:	86 95       	lsr	r24
    21fc:	21 e0       	ldi	r18, 0x01	; 1
    21fe:	30 e0       	ldi	r19, 0x00	; 0
    2200:	02 c0       	rjmp	.+4      	; 0x2206 <nrk_gpio_direction+0x18>
    2202:	22 0f       	add	r18, r18
    2204:	33 1f       	adc	r19, r19
    2206:	8a 95       	dec	r24
    2208:	e2 f7       	brpl	.-8      	; 0x2202 <nrk_gpio_direction+0x14>
    220a:	42 2f       	mov	r20, r18
    220c:	89 2f       	mov	r24, r25
    220e:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    2210:	66 23       	and	r22, r22
    2212:	09 f0       	breq	.+2      	; 0x2216 <nrk_gpio_direction+0x28>
    2214:	47 c0       	rjmp	.+142    	; 0x22a4 <nrk_gpio_direction+0xb6>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    2216:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    2218:	87 70       	andi	r24, 0x07	; 7
    221a:	90 70       	andi	r25, 0x00	; 0
    221c:	82 30       	cpi	r24, 0x02	; 2
    221e:	91 05       	cpc	r25, r1
    2220:	09 f1       	breq	.+66     	; 0x2264 <nrk_gpio_direction+0x76>
    2222:	83 30       	cpi	r24, 0x03	; 3
    2224:	91 05       	cpc	r25, r1
    2226:	34 f4       	brge	.+12     	; 0x2234 <nrk_gpio_direction+0x46>
    2228:	00 97       	sbiw	r24, 0x00	; 0
    222a:	71 f0       	breq	.+28     	; 0x2248 <nrk_gpio_direction+0x5a>
    222c:	01 97       	sbiw	r24, 0x01	; 1
    222e:	09 f0       	breq	.+2      	; 0x2232 <nrk_gpio_direction+0x44>
    2230:	6a c0       	rjmp	.+212    	; 0x2306 <nrk_gpio_direction+0x118>
    2232:	11 c0       	rjmp	.+34     	; 0x2256 <nrk_gpio_direction+0x68>
    2234:	84 30       	cpi	r24, 0x04	; 4
    2236:	91 05       	cpc	r25, r1
    2238:	19 f1       	breq	.+70     	; 0x2280 <nrk_gpio_direction+0x92>
    223a:	84 30       	cpi	r24, 0x04	; 4
    223c:	91 05       	cpc	r25, r1
    223e:	cc f0       	brlt	.+50     	; 0x2272 <nrk_gpio_direction+0x84>
    2240:	05 97       	sbiw	r24, 0x05	; 5
    2242:	09 f0       	breq	.+2      	; 0x2246 <nrk_gpio_direction+0x58>
    2244:	60 c0       	rjmp	.+192    	; 0x2306 <nrk_gpio_direction+0x118>
    2246:	23 c0       	rjmp	.+70     	; 0x228e <nrk_gpio_direction+0xa0>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    2248:	8a b3       	in	r24, 0x1a	; 26
    224a:	28 23       	and	r18, r24
    224c:	2a bb       	out	0x1a, r18	; 26
            PORTA |= bitvalue;
    224e:	8b b3       	in	r24, 0x1b	; 27
    2250:	48 2b       	or	r20, r24
    2252:	4b bb       	out	0x1b, r20	; 27
    2254:	56 c0       	rjmp	.+172    	; 0x2302 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    2256:	87 b3       	in	r24, 0x17	; 23
    2258:	28 23       	and	r18, r24
    225a:	27 bb       	out	0x17, r18	; 23
            PORTB |= bitvalue;
    225c:	88 b3       	in	r24, 0x18	; 24
    225e:	48 2b       	or	r20, r24
    2260:	48 bb       	out	0x18, r20	; 24
    2262:	4f c0       	rjmp	.+158    	; 0x2302 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    2264:	84 b3       	in	r24, 0x14	; 20
    2266:	28 23       	and	r18, r24
    2268:	24 bb       	out	0x14, r18	; 20
            PORTC |= bitvalue;
    226a:	85 b3       	in	r24, 0x15	; 21
    226c:	48 2b       	or	r20, r24
    226e:	45 bb       	out	0x15, r20	; 21
    2270:	48 c0       	rjmp	.+144    	; 0x2302 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    2272:	81 b3       	in	r24, 0x11	; 17
    2274:	28 23       	and	r18, r24
    2276:	21 bb       	out	0x11, r18	; 17
            PORTD |= bitvalue;
    2278:	82 b3       	in	r24, 0x12	; 18
    227a:	48 2b       	or	r20, r24
    227c:	42 bb       	out	0x12, r20	; 18
    227e:	41 c0       	rjmp	.+130    	; 0x2302 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    2280:	82 b1       	in	r24, 0x02	; 2
    2282:	28 23       	and	r18, r24
    2284:	22 b9       	out	0x02, r18	; 2
            PORTE |= bitvalue;
    2286:	83 b1       	in	r24, 0x03	; 3
    2288:	48 2b       	or	r20, r24
    228a:	43 b9       	out	0x03, r20	; 3
    228c:	3a c0       	rjmp	.+116    	; 0x2302 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    228e:	80 91 61 00 	lds	r24, 0x0061
    2292:	28 23       	and	r18, r24
    2294:	20 93 61 00 	sts	0x0061, r18
            PORTF |= bitvalue;
    2298:	80 91 62 00 	lds	r24, 0x0062
    229c:	48 2b       	or	r20, r24
    229e:	40 93 62 00 	sts	0x0062, r20
    22a2:	2f c0       	rjmp	.+94     	; 0x2302 <nrk_gpio_direction+0x114>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    22a4:	87 70       	andi	r24, 0x07	; 7
    22a6:	90 70       	andi	r25, 0x00	; 0
    22a8:	82 30       	cpi	r24, 0x02	; 2
    22aa:	91 05       	cpc	r25, r1
    22ac:	c9 f0       	breq	.+50     	; 0x22e0 <nrk_gpio_direction+0xf2>
    22ae:	83 30       	cpi	r24, 0x03	; 3
    22b0:	91 05       	cpc	r25, r1
    22b2:	2c f4       	brge	.+10     	; 0x22be <nrk_gpio_direction+0xd0>
    22b4:	00 97       	sbiw	r24, 0x00	; 0
    22b6:	61 f0       	breq	.+24     	; 0x22d0 <nrk_gpio_direction+0xe2>
    22b8:	01 97       	sbiw	r24, 0x01	; 1
    22ba:	29 f5       	brne	.+74     	; 0x2306 <nrk_gpio_direction+0x118>
    22bc:	0d c0       	rjmp	.+26     	; 0x22d8 <nrk_gpio_direction+0xea>
    22be:	84 30       	cpi	r24, 0x04	; 4
    22c0:	91 05       	cpc	r25, r1
    22c2:	b1 f0       	breq	.+44     	; 0x22f0 <nrk_gpio_direction+0x102>
    22c4:	84 30       	cpi	r24, 0x04	; 4
    22c6:	91 05       	cpc	r25, r1
    22c8:	7c f0       	brlt	.+30     	; 0x22e8 <nrk_gpio_direction+0xfa>
    22ca:	05 97       	sbiw	r24, 0x05	; 5
    22cc:	e1 f4       	brne	.+56     	; 0x2306 <nrk_gpio_direction+0x118>
    22ce:	14 c0       	rjmp	.+40     	; 0x22f8 <nrk_gpio_direction+0x10a>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    22d0:	8a b3       	in	r24, 0x1a	; 26
    22d2:	48 2b       	or	r20, r24
    22d4:	4a bb       	out	0x1a, r20	; 26
    22d6:	15 c0       	rjmp	.+42     	; 0x2302 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    22d8:	87 b3       	in	r24, 0x17	; 23
    22da:	48 2b       	or	r20, r24
    22dc:	47 bb       	out	0x17, r20	; 23
    22de:	11 c0       	rjmp	.+34     	; 0x2302 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    22e0:	84 b3       	in	r24, 0x14	; 20
    22e2:	48 2b       	or	r20, r24
    22e4:	44 bb       	out	0x14, r20	; 20
    22e6:	0d c0       	rjmp	.+26     	; 0x2302 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    22e8:	81 b3       	in	r24, 0x11	; 17
    22ea:	48 2b       	or	r20, r24
    22ec:	41 bb       	out	0x11, r20	; 17
    22ee:	09 c0       	rjmp	.+18     	; 0x2302 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    22f0:	82 b1       	in	r24, 0x02	; 2
    22f2:	48 2b       	or	r20, r24
    22f4:	42 b9       	out	0x02, r20	; 2
    22f6:	05 c0       	rjmp	.+10     	; 0x2302 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    22f8:	80 91 61 00 	lds	r24, 0x0061
    22fc:	48 2b       	or	r20, r24
    22fe:	40 93 61 00 	sts	0x0061, r20
    2302:	81 e0       	ldi	r24, 0x01	; 1
    2304:	08 95       	ret
            break;
    2306:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
        }
    }
    return 1;
}
    2308:	08 95       	ret

0000230a <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    230a:	8f ef       	ldi	r24, 0xFF	; 255
    230c:	08 95       	ret

0000230e <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    230e:	00 97       	sbiw	r24, 0x00	; 0
    2310:	11 f4       	brne	.+4      	; 0x2316 <nrk_led_toggle+0x8>
    2312:	80 e0       	ldi	r24, 0x00	; 0
    2314:	04 c0       	rjmp	.+8      	; 0x231e <nrk_led_toggle+0x10>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    2316:	81 30       	cpi	r24, 0x01	; 1
    2318:	91 05       	cpc	r25, r1
    231a:	29 f4       	brne	.+10     	; 0x2326 <nrk_led_toggle+0x18>
    231c:	88 e0       	ldi	r24, 0x08	; 8
    231e:	0e 94 af 10 	call	0x215e	; 0x215e <nrk_gpio_toggle>
    2322:	81 e0       	ldi	r24, 0x01	; 1
    2324:	08 95       	ret
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    2326:	02 97       	sbiw	r24, 0x02	; 2
    2328:	11 f0       	breq	.+4      	; 0x232e <nrk_led_toggle+0x20>
    232a:	8f ef       	ldi	r24, 0xFF	; 255
    232c:	08 95       	ret
    232e:	80 e1       	ldi	r24, 0x10	; 16
    2330:	0e 94 af 10 	call	0x215e	; 0x215e <nrk_gpio_toggle>
    2334:	81 e0       	ldi	r24, 0x01	; 1
    else            return -1;

    return 1;
}
    2336:	08 95       	ret

00002338 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    2338:	00 97       	sbiw	r24, 0x00	; 0
    233a:	11 f4       	brne	.+4      	; 0x2340 <nrk_led_clr+0x8>
    233c:	80 e0       	ldi	r24, 0x00	; 0
    233e:	04 c0       	rjmp	.+8      	; 0x2348 <nrk_led_clr+0x10>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    2340:	81 30       	cpi	r24, 0x01	; 1
    2342:	91 05       	cpc	r25, r1
    2344:	29 f4       	brne	.+10     	; 0x2350 <nrk_led_clr+0x18>
    2346:	88 e0       	ldi	r24, 0x08	; 8
    2348:	0e 94 e2 0f 	call	0x1fc4	; 0x1fc4 <nrk_gpio_set>
    234c:	81 e0       	ldi	r24, 0x01	; 1
    234e:	08 95       	ret
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    2350:	02 97       	sbiw	r24, 0x02	; 2
    2352:	11 f0       	breq	.+4      	; 0x2358 <nrk_led_clr+0x20>
    2354:	8f ef       	ldi	r24, 0xFF	; 255
    2356:	08 95       	ret
    2358:	80 e1       	ldi	r24, 0x10	; 16
    235a:	0e 94 e2 0f 	call	0x1fc4	; 0x1fc4 <nrk_gpio_set>
    235e:	81 e0       	ldi	r24, 0x01	; 1
    else            return -1;

    return 1;
}
    2360:	08 95       	ret

00002362 <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    2362:	80 b5       	in	r24, 0x20	; 32
    2364:	84 60       	ori	r24, 0x04	; 4
    2366:	80 bd       	out	0x20, r24	; 32
    2368:	87 e0       	ldi	r24, 0x07	; 7
    236a:	87 bb       	out	0x17, r24	; 23
    236c:	88 bb       	out	0x18, r24	; 24
    236e:	8f ef       	ldi	r24, 0xFF	; 255
    2370:	84 bb       	out	0x14, r24	; 20
    2372:	15 ba       	out	0x15, r1	; 21
    2374:	82 e0       	ldi	r24, 0x02	; 2
    2376:	82 b9       	out	0x02, r24	; 2
    2378:	87 e6       	ldi	r24, 0x67	; 103
    237a:	8a bb       	out	0x1a, r24	; 26
    237c:	80 e4       	ldi	r24, 0x40	; 64
    237e:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    2380:	80 e5       	ldi	r24, 0x50	; 80
    2382:	8d b9       	out	0x0d, r24	; 13
    2384:	81 e0       	ldi	r24, 0x01	; 1
    2386:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    2388:	80 e0       	ldi	r24, 0x00	; 0
    238a:	90 e0       	ldi	r25, 0x00	; 0
    238c:	0e 94 9c 11 	call	0x2338	; 0x2338 <nrk_led_clr>
    nrk_led_clr(1);
    2390:	81 e0       	ldi	r24, 0x01	; 1
    2392:	90 e0       	ldi	r25, 0x00	; 0
    2394:	0e 94 9c 11 	call	0x2338	; 0x2338 <nrk_led_clr>
    nrk_led_clr(2);
    2398:	82 e0       	ldi	r24, 0x02	; 2
    239a:	90 e0       	ldi	r25, 0x00	; 0
    239c:	0e 94 9c 11 	call	0x2338	; 0x2338 <nrk_led_clr>
    nrk_led_clr(3);
    23a0:	83 e0       	ldi	r24, 0x03	; 3
    23a2:	90 e0       	ldi	r25, 0x00	; 0
    23a4:	0e 94 9c 11 	call	0x2338	; 0x2338 <nrk_led_clr>
}
    23a8:	08 95       	ret

000023aa <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    23aa:	00 97       	sbiw	r24, 0x00	; 0
    23ac:	11 f4       	brne	.+4      	; 0x23b2 <nrk_led_set+0x8>
    23ae:	80 e0       	ldi	r24, 0x00	; 0
    23b0:	04 c0       	rjmp	.+8      	; 0x23ba <nrk_led_set+0x10>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    23b2:	81 30       	cpi	r24, 0x01	; 1
    23b4:	91 05       	cpc	r25, r1
    23b6:	29 f4       	brne	.+10     	; 0x23c2 <nrk_led_set+0x18>
    23b8:	88 e0       	ldi	r24, 0x08	; 8
    23ba:	0e 94 2a 10 	call	0x2054	; 0x2054 <nrk_gpio_clr>
    23be:	81 e0       	ldi	r24, 0x01	; 1
    23c0:	08 95       	ret
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    23c2:	02 97       	sbiw	r24, 0x02	; 2
    23c4:	11 f0       	breq	.+4      	; 0x23ca <nrk_led_set+0x20>
    23c6:	8f ef       	ldi	r24, 0xFF	; 255
    23c8:	08 95       	ret
    23ca:	80 e1       	ldi	r24, 0x10	; 16
    23cc:	0e 94 2a 10 	call	0x2054	; 0x2054 <nrk_gpio_clr>
    23d0:	81 e0       	ldi	r24, 0x01	; 1
    else            return -1;

    return 1;
}
    23d2:	08 95       	ret

000023d4 <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    23d4:	5d 9b       	sbis	0x0b, 5	; 11
    23d6:	fe cf       	rjmp	.-4      	; 0x23d4 <putc0>
    23d8:	5d 98       	cbi	0x0b, 5	; 11
    23da:	8c b9       	out	0x0c, r24	; 12
}
    23dc:	08 95       	ret

000023de <putc1>:

void putc1(char x)
{
    23de:	98 2f       	mov	r25, r24
    UART1_WAIT_AND_SEND(x);
    23e0:	80 91 9b 00 	lds	r24, 0x009B
    23e4:	85 ff       	sbrs	r24, 5
    23e6:	fc cf       	rjmp	.-8      	; 0x23e0 <putc1+0x2>
    23e8:	80 91 9b 00 	lds	r24, 0x009B
    23ec:	8f 7d       	andi	r24, 0xDF	; 223
    23ee:	80 93 9b 00 	sts	0x009B, r24
    23f2:	90 93 9c 00 	sts	0x009C, r25
}
    23f6:	08 95       	ret

000023f8 <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    23f8:	90 93 90 00 	sts	0x0090, r25
    23fc:	89 b9       	out	0x09, r24	; 9
    23fe:	86 e0       	ldi	r24, 0x06	; 6
    2400:	80 93 95 00 	sts	0x0095, r24
    2404:	52 98       	cbi	0x0a, 2	; 10
    2406:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    2408:	8a b1       	in	r24, 0x0a	; 10
    240a:	88 61       	ori	r24, 0x18	; 24
    240c:	8a b9       	out	0x0a, r24	; 10
}
    240e:	08 95       	ret

00002410 <setup_uart1>:
}

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2410:	90 93 98 00 	sts	0x0098, r25
    2414:	80 93 99 00 	sts	0x0099, r24
    2418:	86 e0       	ldi	r24, 0x06	; 6
    241a:	80 93 9d 00 	sts	0x009D, r24
    241e:	ea e9       	ldi	r30, 0x9A	; 154
    2420:	f0 e0       	ldi	r31, 0x00	; 0
    2422:	80 81       	ld	r24, Z
    2424:	8b 7f       	andi	r24, 0xFB	; 251
    2426:	80 83       	st	Z, r24
    2428:	ab e9       	ldi	r26, 0x9B	; 155
    242a:	b0 e0       	ldi	r27, 0x00	; 0
    242c:	8c 91       	ld	r24, X
    242e:	82 60       	ori	r24, 0x02	; 2
    2430:	8c 93       	st	X, r24
    ENABLE_UART1();
    2432:	80 81       	ld	r24, Z
    2434:	88 61       	ori	r24, 0x18	; 24
    2436:	80 83       	st	Z, r24
}
    2438:	08 95       	ret

0000243a <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    243a:	80 91 9b 00 	lds	r24, 0x009B
    243e:	87 ff       	sbrs	r24, 7
    2440:	fc cf       	rjmp	.-8      	; 0x243a <getc1>
    2442:	80 91 9b 00 	lds	r24, 0x009B
    2446:	8f 77       	andi	r24, 0x7F	; 127
    2448:	80 93 9b 00 	sts	0x009B, r24
    244c:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    2450:	08 95       	ret

00002452 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    2452:	ef 92       	push	r14
    2454:	ff 92       	push	r15
    2456:	0f 93       	push	r16
    2458:	1f 93       	push	r17

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    245a:	0e 94 fc 11 	call	0x23f8	; 0x23f8 <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    245e:	0a ee       	ldi	r16, 0xEA	; 234
    2460:	11 e1       	ldi	r17, 0x11	; 17
    2462:	8d ed       	ldi	r24, 0xDD	; 221
    2464:	e8 2e       	mov	r14, r24
    2466:	8f e0       	ldi	r24, 0x0F	; 15
    2468:	f8 2e       	mov	r15, r24
    246a:	c8 01       	movw	r24, r16
    246c:	b7 01       	movw	r22, r14
    246e:	0e 94 da 42 	call	0x85b4	; 0x85b4 <fdevopen>
    2472:	90 93 3f 06 	sts	0x063F, r25
    2476:	80 93 3e 06 	sts	0x063E, r24
    stdin = fdevopen( putc0, getc0);
    247a:	c8 01       	movw	r24, r16
    247c:	b7 01       	movw	r22, r14
    247e:	0e 94 da 42 	call	0x85b4	; 0x85b4 <fdevopen>
    2482:	90 93 3d 06 	sts	0x063D, r25
    2486:	80 93 3c 06 	sts	0x063C, r24
    ENABLE_UART0_RX_INT();
#endif



}
    248a:	1f 91       	pop	r17
    248c:	0f 91       	pop	r16
    248e:	ff 90       	pop	r15
    2490:	ef 90       	pop	r14
    2492:	08 95       	ret

00002494 <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    2494:	cf 93       	push	r28
    2496:	df 93       	push	r29
    2498:	ec 01       	movw	r28, r24
    249a:	07 c0       	rjmp	.+14     	; 0x24aa <nrk_kprintf+0x16>
    char c;
    while((c=pgm_read_byte(addr++)))
        putchar(c);
    249c:	60 91 3e 06 	lds	r22, 0x063E
    24a0:	70 91 3f 06 	lds	r23, 0x063F
    24a4:	90 e0       	ldi	r25, 0x00	; 0
    24a6:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    24aa:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    24ac:	21 96       	adiw	r28, 0x01	; 1
    24ae:	84 91       	lpm	r24, Z+
    24b0:	88 23       	and	r24, r24
    24b2:	a1 f7       	brne	.-24     	; 0x249c <nrk_kprintf+0x8>
        putchar(c);
}
    24b4:	df 91       	pop	r29
    24b6:	cf 91       	pop	r28
    24b8:	08 95       	ret

000024ba <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    24c2:	01 97       	sbiw	r24, 0x01	; 1
    24c4:	d1 f7       	brne	.-12     	; 0x24ba <halWait>

} // halWait
    24c6:	08 95       	ret

000024c8 <write_eeprom_current_image_checksum>:
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    return NRK_OK;
}

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    24c8:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    24ca:	87 e0       	ldi	r24, 0x07	; 7
    24cc:	90 e0       	ldi	r25, 0x00	; 0
    24ce:	60 81       	ld	r22, Z
    24d0:	0e 94 3d 44 	call	0x887a	; 0x887a <__eewr_byte_m128>
    return NRK_OK;
}
    24d4:	81 e0       	ldi	r24, 0x01	; 1
    24d6:	08 95       	ret

000024d8 <write_eeprom_aes_key>:
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    24d8:	0f 93       	push	r16
    24da:	1f 93       	push	r17
    24dc:	cf 93       	push	r28
    24de:	df 93       	push	r29
    24e0:	8c 01       	movw	r16, r24
    24e2:	c8 e0       	ldi	r28, 0x08	; 8
    24e4:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    24e6:	ce 01       	movw	r24, r28
    24e8:	f8 01       	movw	r30, r16
    24ea:	61 91       	ld	r22, Z+
    24ec:	8f 01       	movw	r16, r30
    24ee:	0e 94 3d 44 	call	0x887a	; 0x887a <__eewr_byte_m128>
    24f2:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    24f4:	c8 31       	cpi	r28, 0x18	; 24
    24f6:	d1 05       	cpc	r29, r1
    24f8:	b1 f7       	brne	.-20     	; 0x24e6 <write_eeprom_aes_key+0xe>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    24fa:	81 e0       	ldi	r24, 0x01	; 1
    24fc:	df 91       	pop	r29
    24fe:	cf 91       	pop	r28
    2500:	1f 91       	pop	r17
    2502:	0f 91       	pop	r16
    2504:	08 95       	ret

00002506 <write_eeprom_load_img_pages>:
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    return NRK_OK;
}

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    2506:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    2508:	86 e0       	ldi	r24, 0x06	; 6
    250a:	90 e0       	ldi	r25, 0x00	; 0
    250c:	60 81       	ld	r22, Z
    250e:	0e 94 3d 44 	call	0x887a	; 0x887a <__eewr_byte_m128>
    return NRK_OK;
}
    2512:	81 e0       	ldi	r24, 0x01	; 1
    2514:	08 95       	ret

00002516 <nrk_eeprom_write_byte>:
    return eeprom_read_byte((uint8_t*)addr);
}

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    2516:	0e 94 3d 44 	call	0x887a	; 0x887a <__eewr_byte_m128>
    return 0;
}
    251a:	80 e0       	ldi	r24, 0x00	; 0
    251c:	08 95       	ret

0000251e <read_eeprom_current_image_checksum>:
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    251e:	0f 93       	push	r16
    2520:	1f 93       	push	r17
    2522:	8c 01       	movw	r16, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    2524:	87 e0       	ldi	r24, 0x07	; 7
    2526:	90 e0       	ldi	r25, 0x00	; 0
    2528:	0e 94 35 44 	call	0x886a	; 0x886a <__eerd_byte_m128>
    252c:	f8 01       	movw	r30, r16
    252e:	80 83       	st	Z, r24
    return NRK_OK;
}
    2530:	81 e0       	ldi	r24, 0x01	; 1
    2532:	1f 91       	pop	r17
    2534:	0f 91       	pop	r16
    2536:	08 95       	ret

00002538 <read_eeprom_aes_key>:
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    return NRK_OK;
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    2538:	0f 93       	push	r16
    253a:	1f 93       	push	r17
    253c:	cf 93       	push	r28
    253e:	df 93       	push	r29
    2540:	8c 01       	movw	r16, r24
    2542:	c8 e0       	ldi	r28, 0x08	; 8
    2544:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    2546:	ce 01       	movw	r24, r28
    2548:	0e 94 35 44 	call	0x886a	; 0x886a <__eerd_byte_m128>
    254c:	f8 01       	movw	r30, r16
    254e:	81 93       	st	Z+, r24
    2550:	8f 01       	movw	r16, r30
    2552:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    2554:	c8 31       	cpi	r28, 0x18	; 24
    2556:	d1 05       	cpc	r29, r1
    2558:	b1 f7       	brne	.-20     	; 0x2546 <read_eeprom_aes_key+0xe>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    255a:	81 e0       	ldi	r24, 0x01	; 1
    255c:	df 91       	pop	r29
    255e:	cf 91       	pop	r28
    2560:	1f 91       	pop	r17
    2562:	0f 91       	pop	r16
    2564:	08 95       	ret

00002566 <read_eeprom_load_img_pages>:
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    return NRK_OK;
}

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    2566:	0f 93       	push	r16
    2568:	1f 93       	push	r17
    256a:	8c 01       	movw	r16, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    256c:	86 e0       	ldi	r24, 0x06	; 6
    256e:	90 e0       	ldi	r25, 0x00	; 0
    2570:	0e 94 35 44 	call	0x886a	; 0x886a <__eerd_byte_m128>
    2574:	f8 01       	movw	r30, r16
    2576:	80 83       	st	Z, r24
    return NRK_OK;
}
    2578:	81 e0       	ldi	r24, 0x01	; 1
    257a:	1f 91       	pop	r17
    257c:	0f 91       	pop	r16
    257e:	08 95       	ret

00002580 <read_eeprom_channel>:

    return NRK_ERROR;
}

int8_t read_eeprom_channel(uint8_t *channel)
{
    2580:	0f 93       	push	r16
    2582:	1f 93       	push	r17
    2584:	8c 01       	movw	r16, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    2586:	85 e0       	ldi	r24, 0x05	; 5
    2588:	90 e0       	ldi	r25, 0x00	; 0
    258a:	0e 94 35 44 	call	0x886a	; 0x886a <__eerd_byte_m128>
    258e:	f8 01       	movw	r30, r16
    2590:	80 83       	st	Z, r24
    return NRK_OK;
}
    2592:	81 e0       	ldi	r24, 0x01	; 1
    2594:	1f 91       	pop	r17
    2596:	0f 91       	pop	r16
    2598:	08 95       	ret

0000259a <read_eeprom_mac_address>:
    eeprom_write_byte( (uint8_t*)addr, value );
    return 0;
}

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    259a:	ff 92       	push	r15
    259c:	0f 93       	push	r16
    259e:	1f 93       	push	r17
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    25a0:	8c 01       	movw	r16, r24
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    25a2:	80 e0       	ldi	r24, 0x00	; 0
    25a4:	90 e0       	ldi	r25, 0x00	; 0
    25a6:	0e 94 35 44 	call	0x886a	; 0x886a <__eerd_byte_m128>
    25aa:	f8 01       	movw	r30, r16
    25ac:	83 83       	std	Z+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    25ae:	81 e0       	ldi	r24, 0x01	; 1
    25b0:	90 e0       	ldi	r25, 0x00	; 0
    25b2:	0e 94 35 44 	call	0x886a	; 0x886a <__eerd_byte_m128>
    25b6:	f8 01       	movw	r30, r16
    25b8:	82 83       	std	Z+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    25ba:	82 e0       	ldi	r24, 0x02	; 2
    25bc:	90 e0       	ldi	r25, 0x00	; 0
    25be:	0e 94 35 44 	call	0x886a	; 0x886a <__eerd_byte_m128>
    25c2:	f8 01       	movw	r30, r16
    25c4:	81 83       	std	Z+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    25c6:	83 e0       	ldi	r24, 0x03	; 3
    25c8:	90 e0       	ldi	r25, 0x00	; 0
    25ca:	0e 94 35 44 	call	0x886a	; 0x886a <__eerd_byte_m128>
    25ce:	f8 2e       	mov	r15, r24
    25d0:	f8 01       	movw	r30, r16
    25d2:	80 83       	st	Z, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    25d4:	84 e0       	ldi	r24, 0x04	; 4
    25d6:	90 e0       	ldi	r25, 0x00	; 0
    25d8:	0e 94 35 44 	call	0x886a	; 0x886a <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    25dc:	f8 01       	movw	r30, r16
    25de:	91 81       	ldd	r25, Z+1	; 0x01
    25e0:	22 81       	ldd	r18, Z+2	; 0x02
    25e2:	92 0f       	add	r25, r18
    ct+=buf[2];
    25e4:	9f 0d       	add	r25, r15
    ct+=buf[3];
    if(checksum==ct) return NRK_OK;
    25e6:	23 81       	ldd	r18, Z+3	; 0x03
    25e8:	92 0f       	add	r25, r18
    25ea:	89 17       	cp	r24, r25
    25ec:	11 f0       	breq	.+4      	; 0x25f2 <read_eeprom_mac_address+0x58>
    25ee:	8f ef       	ldi	r24, 0xFF	; 255
    25f0:	01 c0       	rjmp	.+2      	; 0x25f4 <read_eeprom_mac_address+0x5a>
    25f2:	81 e0       	ldi	r24, 0x01	; 1

    return NRK_ERROR;
}
    25f4:	1f 91       	pop	r17
    25f6:	0f 91       	pop	r16
    25f8:	ff 90       	pop	r15
    25fa:	08 95       	ret

000025fc <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    25fc:	0e 94 35 44 	call	0x886a	; 0x886a <__eerd_byte_m128>
}
    2600:	08 95       	ret

00002602 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    2602:	f8 94       	cli
};
    2604:	08 95       	ret

00002606 <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    2606:	78 94       	sei
};
    2608:	08 95       	ret

0000260a <nrk_halt>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    260a:	f8 94       	cli
    260c:	ff cf       	rjmp	.-2      	; 0x260c <nrk_halt+0x2>

0000260e <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    260e:	85 e6       	ldi	r24, 0x65	; 101
    2610:	90 e0       	ldi	r25, 0x00	; 0
    2612:	08 95       	ret

00002614 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    2614:	0e 94 85 21 	call	0x430a	; 0x430a <_nrk_scheduler>

  	return;
}
    2618:	08 95       	ret

0000261a <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    261a:	ef 92       	push	r14
    261c:	ff 92       	push	r15
    261e:	0f 93       	push	r16
    2620:	1f 93       	push	r17
    2622:	cf 93       	push	r28
    2624:	df 93       	push	r29
    2626:	ec 01       	movw	r28, r24
    2628:	8b 01       	movw	r16, r22
    262a:	7a 01       	movw	r14, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    262c:	89 85       	ldd	r24, Y+9	; 0x09
    262e:	82 30       	cpi	r24, 0x02	; 2
    2630:	21 f0       	breq	.+8      	; 0x263a <nrk_TCB_init+0x20>
    	Task->task_ID=nrk_task_init_cnt;
    2632:	80 91 9d 05 	lds	r24, 0x059D
    2636:	88 83       	st	Y, r24
    2638:	01 c0       	rjmp	.+2      	; 0x263c <nrk_TCB_init+0x22>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    263a:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    263c:	80 91 9d 05 	lds	r24, 0x059D
    2640:	85 30       	cpi	r24, 0x05	; 5
    2642:	20 f0       	brcs	.+8      	; 0x264c <nrk_TCB_init+0x32>
    2644:	87 e0       	ldi	r24, 0x07	; 7
    2646:	60 e0       	ldi	r22, 0x00	; 0
    2648:	0e 94 ff 16 	call	0x2dfe	; 0x2dfe <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    264c:	89 85       	ldd	r24, Y+9	; 0x09
    264e:	82 30       	cpi	r24, 0x02	; 2
    2650:	29 f0       	breq	.+10     	; 0x265c <nrk_TCB_init+0x42>
    2652:	80 91 9d 05 	lds	r24, 0x059D
    2656:	8f 5f       	subi	r24, 0xFF	; 255
    2658:	80 93 9d 05 	sts	0x059D, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    265c:	80 91 9d 05 	lds	r24, 0x059D
    2660:	88 23       	and	r24, r24
    2662:	19 f4       	brne	.+6      	; 0x266a <nrk_TCB_init+0x50>
    2664:	81 e0       	ldi	r24, 0x01	; 1
    2666:	80 93 9d 05 	sts	0x059D, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    266a:	88 81       	ld	r24, Y
    266c:	99 27       	eor	r25, r25
    266e:	87 fd       	sbrc	r24, 7
    2670:	90 95       	com	r25
    2672:	fc 01       	movw	r30, r24
    2674:	45 e0       	ldi	r20, 0x05	; 5
    2676:	ee 0f       	add	r30, r30
    2678:	ff 1f       	adc	r31, r31
    267a:	4a 95       	dec	r20
    267c:	e1 f7       	brne	.-8      	; 0x2676 <nrk_TCB_init+0x5c>
    267e:	e8 0f       	add	r30, r24
    2680:	f9 1f       	adc	r31, r25
    2682:	ed 50       	subi	r30, 0x0D	; 13
    2684:	fb 4f       	sbci	r31, 0xFB	; 251
    2686:	11 83       	std	Z+1, r17	; 0x01
    2688:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    268a:	88 81       	ld	r24, Y
    268c:	99 27       	eor	r25, r25
    268e:	87 fd       	sbrc	r24, 7
    2690:	90 95       	com	r25
    2692:	fc 01       	movw	r30, r24
    2694:	35 e0       	ldi	r19, 0x05	; 5
    2696:	ee 0f       	add	r30, r30
    2698:	ff 1f       	adc	r31, r31
    269a:	3a 95       	dec	r19
    269c:	e1 f7       	brne	.-8      	; 0x2696 <nrk_TCB_init+0x7c>
    269e:	e8 0f       	add	r30, r24
    26a0:	f9 1f       	adc	r31, r25
    26a2:	ed 50       	subi	r30, 0x0D	; 13
    26a4:	fb 4f       	sbci	r31, 0xFB	; 251
    26a6:	88 85       	ldd	r24, Y+8	; 0x08
    26a8:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    26aa:	88 81       	ld	r24, Y
    26ac:	99 27       	eor	r25, r25
    26ae:	87 fd       	sbrc	r24, 7
    26b0:	90 95       	com	r25
    26b2:	fc 01       	movw	r30, r24
    26b4:	25 e0       	ldi	r18, 0x05	; 5
    26b6:	ee 0f       	add	r30, r30
    26b8:	ff 1f       	adc	r31, r31
    26ba:	2a 95       	dec	r18
    26bc:	e1 f7       	brne	.-8      	; 0x26b6 <nrk_TCB_init+0x9c>
    26be:	e8 0f       	add	r30, r24
    26c0:	f9 1f       	adc	r31, r25
    26c2:	ed 50       	subi	r30, 0x0D	; 13
    26c4:	fb 4f       	sbci	r31, 0xFB	; 251
    26c6:	83 e0       	ldi	r24, 0x03	; 3
    26c8:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    26ca:	28 81       	ld	r18, Y
    26cc:	82 2f       	mov	r24, r18
    26ce:	99 27       	eor	r25, r25
    26d0:	87 fd       	sbrc	r24, 7
    26d2:	90 95       	com	r25
    26d4:	fc 01       	movw	r30, r24
    26d6:	05 e0       	ldi	r16, 0x05	; 5
    26d8:	ee 0f       	add	r30, r30
    26da:	ff 1f       	adc	r31, r31
    26dc:	0a 95       	dec	r16
    26de:	e1 f7       	brne	.-8      	; 0x26d8 <nrk_TCB_init+0xbe>
    26e0:	e8 0f       	add	r30, r24
    26e2:	f9 1f       	adc	r31, r25
    26e4:	ed 50       	subi	r30, 0x0D	; 13
    26e6:	fb 4f       	sbci	r31, 0xFB	; 251
    26e8:	20 87       	std	Z+8, r18	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    26ea:	88 81       	ld	r24, Y
    26ec:	99 27       	eor	r25, r25
    26ee:	87 fd       	sbrc	r24, 7
    26f0:	90 95       	com	r25
    26f2:	fc 01       	movw	r30, r24
    26f4:	15 e0       	ldi	r17, 0x05	; 5
    26f6:	ee 0f       	add	r30, r30
    26f8:	ff 1f       	adc	r31, r31
    26fa:	1a 95       	dec	r17
    26fc:	e1 f7       	brne	.-8      	; 0x26f6 <nrk_TCB_init+0xdc>
    26fe:	e8 0f       	add	r30, r24
    2700:	f9 1f       	adc	r31, r25
    2702:	ed 50       	subi	r30, 0x0D	; 13
    2704:	fb 4f       	sbci	r31, 0xFB	; 251
    2706:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    2708:	08 81       	ld	r16, Y
    270a:	11 27       	eor	r17, r17
    270c:	07 fd       	sbrc	r16, 7
    270e:	10 95       	com	r17
    2710:	ce 01       	movw	r24, r28
    2712:	0b 96       	adiw	r24, 0x0b	; 11
    2714:	0e 94 9e 1f 	call	0x3f3c	; 0x3f3c <_nrk_time_to_ticks>
    2718:	f8 01       	movw	r30, r16
    271a:	b5 e0       	ldi	r27, 0x05	; 5
    271c:	ee 0f       	add	r30, r30
    271e:	ff 1f       	adc	r31, r31
    2720:	ba 95       	dec	r27
    2722:	e1 f7       	brne	.-8      	; 0x271c <nrk_TCB_init+0x102>
    2724:	e0 0f       	add	r30, r16
    2726:	f1 1f       	adc	r31, r17
    2728:	ed 50       	subi	r30, 0x0D	; 13
    272a:	fb 4f       	sbci	r31, 0xFB	; 251
    272c:	94 8f       	std	Z+28, r25	; 0x1c
    272e:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2730:	8b 85       	ldd	r24, Y+11	; 0x0b
    2732:	9c 85       	ldd	r25, Y+12	; 0x0c
    2734:	ad 85       	ldd	r26, Y+13	; 0x0d
    2736:	be 85       	ldd	r27, Y+14	; 0x0e
    2738:	ce 97       	sbiw	r24, 0x3e	; 62
    273a:	a1 05       	cpc	r26, r1
    273c:	b1 05       	cpc	r27, r1
    273e:	20 f0       	brcs	.+8      	; 0x2748 <nrk_TCB_init+0x12e>
    2740:	86 e1       	ldi	r24, 0x16	; 22
    2742:	68 81       	ld	r22, Y
    2744:	0e 94 ff 16 	call	0x2dfe	; 0x2dfe <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    2748:	08 81       	ld	r16, Y
    274a:	11 27       	eor	r17, r17
    274c:	07 fd       	sbrc	r16, 7
    274e:	10 95       	com	r17
    2750:	ce 01       	movw	r24, r28
    2752:	4b 96       	adiw	r24, 0x1b	; 27
    2754:	0e 94 9e 1f 	call	0x3f3c	; 0x3f3c <_nrk_time_to_ticks>
    2758:	f8 01       	movw	r30, r16
    275a:	a5 e0       	ldi	r26, 0x05	; 5
    275c:	ee 0f       	add	r30, r30
    275e:	ff 1f       	adc	r31, r31
    2760:	aa 95       	dec	r26
    2762:	e1 f7       	brne	.-8      	; 0x275c <nrk_TCB_init+0x142>
    2764:	e0 0f       	add	r30, r16
    2766:	f1 1f       	adc	r31, r17
    2768:	ed 50       	subi	r30, 0x0D	; 13
    276a:	fb 4f       	sbci	r31, 0xFB	; 251
    276c:	96 8b       	std	Z+22, r25	; 0x16
    276e:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2770:	88 81       	ld	r24, Y
    2772:	99 27       	eor	r25, r25
    2774:	87 fd       	sbrc	r24, 7
    2776:	90 95       	com	r25
    2778:	fc 01       	movw	r30, r24
    277a:	75 e0       	ldi	r23, 0x05	; 5
    277c:	ee 0f       	add	r30, r30
    277e:	ff 1f       	adc	r31, r31
    2780:	7a 95       	dec	r23
    2782:	e1 f7       	brne	.-8      	; 0x277c <nrk_TCB_init+0x162>
    2784:	e8 0f       	add	r30, r24
    2786:	f9 1f       	adc	r31, r25
    2788:	ed 50       	subi	r30, 0x0D	; 13
    278a:	fb 4f       	sbci	r31, 0xFB	; 251
    278c:	85 89       	ldd	r24, Z+21	; 0x15
    278e:	96 89       	ldd	r25, Z+22	; 0x16
    2790:	23 8d       	ldd	r18, Z+27	; 0x1b
    2792:	34 8d       	ldd	r19, Z+28	; 0x1c
    2794:	82 0f       	add	r24, r18
    2796:	93 1f       	adc	r25, r19
    2798:	90 8f       	std	Z+24, r25	; 0x18
    279a:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    279c:	08 81       	ld	r16, Y
    279e:	11 27       	eor	r17, r17
    27a0:	07 fd       	sbrc	r16, 7
    27a2:	10 95       	com	r17
    27a4:	ce 01       	movw	r24, r28
    27a6:	43 96       	adiw	r24, 0x13	; 19
    27a8:	0e 94 9e 1f 	call	0x3f3c	; 0x3f3c <_nrk_time_to_ticks>
    27ac:	f8 01       	movw	r30, r16
    27ae:	65 e0       	ldi	r22, 0x05	; 5
    27b0:	ee 0f       	add	r30, r30
    27b2:	ff 1f       	adc	r31, r31
    27b4:	6a 95       	dec	r22
    27b6:	e1 f7       	brne	.-8      	; 0x27b0 <nrk_TCB_init+0x196>
    27b8:	e0 0f       	add	r30, r16
    27ba:	f1 1f       	adc	r31, r17
    27bc:	ed 50       	subi	r30, 0x0D	; 13
    27be:	fb 4f       	sbci	r31, 0xFB	; 251
    27c0:	96 8f       	std	Z+30, r25	; 0x1e
    27c2:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    27c4:	88 81       	ld	r24, Y
    27c6:	99 27       	eor	r25, r25
    27c8:	87 fd       	sbrc	r24, 7
    27ca:	90 95       	com	r25
    27cc:	fc 01       	movw	r30, r24
    27ce:	55 e0       	ldi	r21, 0x05	; 5
    27d0:	ee 0f       	add	r30, r30
    27d2:	ff 1f       	adc	r31, r31
    27d4:	5a 95       	dec	r21
    27d6:	e1 f7       	brne	.-8      	; 0x27d0 <nrk_TCB_init+0x1b6>
    27d8:	e8 0f       	add	r30, r24
    27da:	f9 1f       	adc	r31, r25
    27dc:	ed 50       	subi	r30, 0x0D	; 13
    27de:	fb 4f       	sbci	r31, 0xFB	; 251
    27e0:	85 8d       	ldd	r24, Z+29	; 0x1d
    27e2:	96 8d       	ldd	r25, Z+30	; 0x1e
    27e4:	92 8f       	std	Z+26, r25	; 0x1a
    27e6:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    27e8:	88 81       	ld	r24, Y
    27ea:	99 27       	eor	r25, r25
    27ec:	87 fd       	sbrc	r24, 7
    27ee:	90 95       	com	r25
    27f0:	fc 01       	movw	r30, r24
    27f2:	45 e0       	ldi	r20, 0x05	; 5
    27f4:	ee 0f       	add	r30, r30
    27f6:	ff 1f       	adc	r31, r31
    27f8:	4a 95       	dec	r20
    27fa:	e1 f7       	brne	.-8      	; 0x27f4 <nrk_TCB_init+0x1da>
    27fc:	e8 0f       	add	r30, r24
    27fe:	f9 1f       	adc	r31, r25
    2800:	ed 50       	subi	r30, 0x0D	; 13
    2802:	fb 4f       	sbci	r31, 0xFB	; 251
    2804:	81 e0       	ldi	r24, 0x01	; 1
    2806:	90 e0       	ldi	r25, 0x00	; 0
    2808:	90 a3       	std	Z+32, r25	; 0x20
    280a:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    280c:	88 81       	ld	r24, Y
    280e:	99 27       	eor	r25, r25
    2810:	87 fd       	sbrc	r24, 7
    2812:	90 95       	com	r25
    2814:	fc 01       	movw	r30, r24
    2816:	35 e0       	ldi	r19, 0x05	; 5
    2818:	ee 0f       	add	r30, r30
    281a:	ff 1f       	adc	r31, r31
    281c:	3a 95       	dec	r19
    281e:	e1 f7       	brne	.-8      	; 0x2818 <nrk_TCB_init+0x1fe>
    2820:	e8 0f       	add	r30, r24
    2822:	f9 1f       	adc	r31, r25
    2824:	ed 50       	subi	r30, 0x0D	; 13
    2826:	fb 4f       	sbci	r31, 0xFB	; 251
    2828:	f3 82       	std	Z+3, r15	; 0x03
    282a:	e2 82       	std	Z+2, r14	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    282c:	88 81       	ld	r24, Y
    282e:	99 27       	eor	r25, r25
    2830:	87 fd       	sbrc	r24, 7
    2832:	90 95       	com	r25
    2834:	fc 01       	movw	r30, r24
    2836:	25 e0       	ldi	r18, 0x05	; 5
    2838:	ee 0f       	add	r30, r30
    283a:	ff 1f       	adc	r31, r31
    283c:	2a 95       	dec	r18
    283e:	e1 f7       	brne	.-8      	; 0x2838 <nrk_TCB_init+0x21e>
    2840:	e8 0f       	add	r30, r24
    2842:	f9 1f       	adc	r31, r25
    2844:	ed 50       	subi	r30, 0x0D	; 13
    2846:	fb 4f       	sbci	r31, 0xFB	; 251
    2848:	81 e0       	ldi	r24, 0x01	; 1
    284a:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    284c:	df 91       	pop	r29
    284e:	cf 91       	pop	r28
    2850:	1f 91       	pop	r17
    2852:	0f 91       	pop	r16
    2854:	ff 90       	pop	r15
    2856:	ef 90       	pop	r14
    2858:	08 95       	ret

0000285a <nrk_start>:




void nrk_start (void)
{
    285a:	cf 92       	push	r12
    285c:	df 92       	push	r13
    285e:	ef 92       	push	r14
    2860:	ff 92       	push	r15
    2862:	0f 93       	push	r16
    2864:	1f 93       	push	r17
    2866:	df 93       	push	r29
    2868:	cf 93       	push	r28
    286a:	0f 92       	push	r0
    286c:	cd b7       	in	r28, 0x3d	; 61
    286e:	de b7       	in	r29, 0x3e	; 62
    2870:	7b ef       	ldi	r23, 0xFB	; 251
    2872:	e7 2e       	mov	r14, r23
    2874:	74 e0       	ldi	r23, 0x04	; 4
    2876:	f7 2e       	mov	r15, r23
    2878:	90 e0       	ldi	r25, 0x00	; 0
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
    287a:	f7 01       	movw	r30, r14
    287c:	00 81       	ld	r16, Z
	// only check activated tasks
	if(task_ID!=-1)
    287e:	0f 3f       	cpi	r16, 0xFF	; 255
    2880:	c1 f0       	breq	.+48     	; 0x28b2 <nrk_start+0x58>
    2882:	6b ef       	ldi	r22, 0xFB	; 251
    2884:	c6 2e       	mov	r12, r22
    2886:	64 e0       	ldi	r22, 0x04	; 4
    2888:	d6 2e       	mov	r13, r22
    288a:	10 e0       	ldi	r17, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    288c:	91 17       	cp	r25, r17
    288e:	51 f0       	breq	.+20     	; 0x28a4 <nrk_start+0x4a>
    2890:	f6 01       	movw	r30, r12
    2892:	80 81       	ld	r24, Z
    2894:	08 17       	cp	r16, r24
    2896:	31 f4       	brne	.+12     	; 0x28a4 <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2898:	85 e0       	ldi	r24, 0x05	; 5
    289a:	60 2f       	mov	r22, r16
    289c:	99 83       	std	Y+1, r25	; 0x01
    289e:	0e 94 ff 16 	call	0x2dfe	; 0x2dfe <nrk_kernel_error_add>
    28a2:	99 81       	ldd	r25, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    28a4:	1f 5f       	subi	r17, 0xFF	; 255
    28a6:	21 e2       	ldi	r18, 0x21	; 33
    28a8:	30 e0       	ldi	r19, 0x00	; 0
    28aa:	c2 0e       	add	r12, r18
    28ac:	d3 1e       	adc	r13, r19
    28ae:	15 30       	cpi	r17, 0x05	; 5
    28b0:	69 f7       	brne	.-38     	; 0x288c <nrk_start+0x32>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    28b2:	9f 5f       	subi	r25, 0xFF	; 255
    28b4:	e1 e2       	ldi	r30, 0x21	; 33
    28b6:	f0 e0       	ldi	r31, 0x00	; 0
    28b8:	ee 0e       	add	r14, r30
    28ba:	ff 1e       	adc	r15, r31
    28bc:	95 30       	cpi	r25, 0x05	; 5
    28be:	e9 f6       	brne	.-70     	; 0x287a <nrk_start+0x20>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    28c0:	0e 94 0c 1b 	call	0x3618	; 0x3618 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    28c4:	28 2f       	mov	r18, r24
    28c6:	33 27       	eor	r19, r19
    28c8:	27 fd       	sbrc	r18, 7
    28ca:	30 95       	com	r19
    28cc:	f9 01       	movw	r30, r18
    28ce:	55 e0       	ldi	r21, 0x05	; 5
    28d0:	ee 0f       	add	r30, r30
    28d2:	ff 1f       	adc	r31, r31
    28d4:	5a 95       	dec	r21
    28d6:	e1 f7       	brne	.-8      	; 0x28d0 <nrk_start+0x76>
    28d8:	e2 0f       	add	r30, r18
    28da:	f3 1f       	adc	r31, r19
    28dc:	ed 50       	subi	r30, 0x0D	; 13
    28de:	fb 4f       	sbci	r31, 0xFB	; 251
    28e0:	32 85       	ldd	r19, Z+10	; 0x0a
    28e2:	30 93 b0 05 	sts	0x05B0, r19
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    28e6:	21 e2       	ldi	r18, 0x21	; 33
    28e8:	82 02       	muls	r24, r18
    28ea:	c0 01       	movw	r24, r0
    28ec:	11 24       	eor	r1, r1
    28ee:	8d 50       	subi	r24, 0x0D	; 13
    28f0:	9b 4f       	sbci	r25, 0xFB	; 251
    28f2:	90 93 af 05 	sts	0x05AF, r25
    28f6:	80 93 ae 05 	sts	0x05AE, r24
    28fa:	90 93 a0 05 	sts	0x05A0, r25
    28fe:	80 93 9f 05 	sts	0x059F, r24
    nrk_cur_task_prio = nrk_high_ready_prio;
    2902:	30 93 a1 05 	sts	0x05A1, r19
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2906:	0e 94 3f 27 	call	0x4e7e	; 0x4e7e <nrk_target_start>
    nrk_stack_pointer_init(); 
    290a:	0e 94 30 27 	call	0x4e60	; 0x4e60 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    290e:	0e 94 99 33 	call	0x6732	; 0x6732 <nrk_start_high_ready_task>
    2912:	ff cf       	rjmp	.-2      	; 0x2912 <nrk_start+0xb8>

00002914 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2914:	0f 93       	push	r16
    2916:	1f 93       	push	r17
    2918:	df 93       	push	r29
    291a:	cf 93       	push	r28
    291c:	cd b7       	in	r28, 0x3d	; 61
    291e:	de b7       	in	r29, 0x3e	; 62
    2920:	a3 97       	sbiw	r28, 0x23	; 35
    2922:	0f b6       	in	r0, 0x3f	; 63
    2924:	f8 94       	cli
    2926:	de bf       	out	0x3e, r29	; 62
    2928:	0f be       	out	0x3f, r0	; 63
    292a:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    292c:	0e 94 31 18 	call	0x3062	; 0x3062 <nrk_signal_create>
    2930:	80 93 9e 05 	sts	0x059E, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    2934:	8f 3f       	cpi	r24, 0xFF	; 255
    2936:	21 f4       	brne	.+8      	; 0x2940 <nrk_init+0x2c>
    2938:	8e e0       	ldi	r24, 0x0E	; 14
    293a:	60 e0       	ldi	r22, 0x00	; 0
    293c:	0e 94 ff 16 	call	0x2dfe	; 0x2dfe <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2940:	0e 94 6a 26 	call	0x4cd4	; 0x4cd4 <_nrk_startup_error>
   if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
    2944:	80 ff       	sbrs	r24, 0
    2946:	04 c0       	rjmp	.+8      	; 0x2950 <nrk_init+0x3c>
    2948:	86 e0       	ldi	r24, 0x06	; 6
    294a:	60 e0       	ldi	r22, 0x00	; 0
    294c:	0e 94 ff 16 	call	0x2dfe	; 0x2dfe <nrk_kernel_error_add>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    2950:	10 92 a1 05 	sts	0x05A1, r1
    nrk_cur_task_TCB = NULL;
    2954:	10 92 af 05 	sts	0x05AF, r1
    2958:	10 92 ae 05 	sts	0x05AE, r1
    
    nrk_high_ready_TCB = NULL;
    295c:	10 92 a0 05 	sts	0x05A0, r1
    2960:	10 92 9f 05 	sts	0x059F, r1
    nrk_high_ready_prio = 0; 
    2964:	10 92 b0 05 	sts	0x05B0, r1
	nrk_stats_reset();
   #endif

    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    2968:	0e 94 8b 23 	call	0x4716	; 0x4716 <_nrk_reserve_init>
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    296c:	10 92 ad 05 	sts	0x05AD, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2970:	8f ef       	ldi	r24, 0xFF	; 255
    2972:	80 93 9a 05 	sts	0x059A, r24
    nrk_sem_list[i].value=-1;
    2976:	80 93 9c 05 	sts	0x059C, r24
    nrk_sem_list[i].resource_ceiling=-1;
    297a:	80 93 9b 05 	sts	0x059B, r24
    297e:	eb ef       	ldi	r30, 0xFB	; 251
    2980:	f4 e0       	ldi	r31, 0x04	; 4
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2982:	93 e6       	ldi	r25, 0x63	; 99
    2984:	92 83       	std	Z+2, r25	; 0x02
        nrk_task_TCB[i].task_ID = -1; 
    2986:	80 83       	st	Z, r24
    2988:	b1 96       	adiw	r30, 0x21	; 33
    //nrk_resource_count[i]=-1;
    //nrk_resource_value[i]=-1;
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
    298a:	25 e0       	ldi	r18, 0x05	; 5
    298c:	e0 3a       	cpi	r30, 0xA0	; 160
    298e:	f2 07       	cpc	r31, r18
    2990:	c9 f7       	brne	.-14     	; 0x2984 <nrk_init+0x70>
    2992:	e1 eb       	ldi	r30, 0xB1	; 177
    2994:	f5 e0       	ldi	r31, 0x05	; 5
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2996:	cf 01       	movw	r24, r30
    2998:	05 96       	adiw	r24, 0x05	; 5
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    299a:	94 83       	std	Z+4, r25	; 0x04
    299c:	83 83       	std	Z+3, r24	; 0x03
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    299e:	f7 83       	std	Z+7, r31	; 0x07
    29a0:	e6 83       	std	Z+6, r30	; 0x06
    29a2:	fc 01       	movw	r30, r24
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    29a4:	85 e0       	ldi	r24, 0x05	; 5
    29a6:	ea 3c       	cpi	r30, 0xCA	; 202
    29a8:	f8 07       	cpc	r31, r24
    29aa:	a9 f7       	brne	.-22     	; 0x2996 <nrk_init+0x82>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    29ac:	10 92 b3 05 	sts	0x05B3, r1
    29b0:	10 92 b2 05 	sts	0x05B2, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    29b4:	14 82       	std	Z+4, r1	; 0x04
    29b6:	13 82       	std	Z+3, r1	; 0x03
	_head_node = NULL;
    29b8:	10 92 a4 05 	sts	0x05A4, r1
    29bc:	10 92 a3 05 	sts	0x05A3, r1
	_free_node = &_nrk_readyQ[0];
    29c0:	79 97       	sbiw	r30, 0x19	; 25
    29c2:	f0 93 f2 04 	sts	0x04F2, r31
    29c6:	e0 93 f1 04 	sts	0x04F1, r30
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    29ca:	8e 01       	movw	r16, r28
    29cc:	0f 5f       	subi	r16, 0xFF	; 255
    29ce:	1f 4f       	sbci	r17, 0xFF	; 255
    29d0:	c8 01       	movw	r24, r16
    29d2:	6f e5       	ldi	r22, 0x5F	; 95
    29d4:	71 e2       	ldi	r23, 0x21	; 33
    29d6:	0e 94 e3 26 	call	0x4dc6	; 0x4dc6 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    29da:	c8 01       	movw	r24, r16
    29dc:	63 e3       	ldi	r22, 0x33	; 51
    29de:	74 e0       	ldi	r23, 0x04	; 4
    29e0:	40 e8       	ldi	r20, 0x80	; 128
    29e2:	50 e0       	ldi	r21, 0x00	; 0
    29e4:	0e 94 44 27 	call	0x4e88	; 0x4e88 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    29e8:	85 e5       	ldi	r24, 0x55	; 85
    29ea:	80 93 33 04 	sts	0x0433, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    29ee:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    29f0:	1c 86       	std	Y+12, r1	; 0x0c
    29f2:	1d 86       	std	Y+13, r1	; 0x0d
    29f4:	1e 86       	std	Y+14, r1	; 0x0e
    29f6:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    29f8:	18 8a       	std	Y+16, r1	; 0x10
    29fa:	19 8a       	std	Y+17, r1	; 0x11
    29fc:	1a 8a       	std	Y+18, r1	; 0x12
    29fe:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2a00:	1c 8a       	std	Y+20, r1	; 0x14
    2a02:	1d 8a       	std	Y+21, r1	; 0x15
    2a04:	1e 8a       	std	Y+22, r1	; 0x16
    2a06:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2a08:	18 8e       	std	Y+24, r1	; 0x18
    2a0a:	19 8e       	std	Y+25, r1	; 0x19
    2a0c:	1a 8e       	std	Y+26, r1	; 0x1a
    2a0e:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2a10:	1c 8e       	std	Y+28, r1	; 0x1c
    2a12:	1d 8e       	std	Y+29, r1	; 0x1d
    2a14:	1e 8e       	std	Y+30, r1	; 0x1e
    2a16:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2a18:	18 a2       	std	Y+32, r1	; 0x20
    2a1a:	19 a2       	std	Y+33, r1	; 0x21
    2a1c:	1a a2       	std	Y+34, r1	; 0x22
    2a1e:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2a20:	91 e0       	ldi	r25, 0x01	; 1
    2a22:	98 87       	std	Y+8, r25	; 0x08
	IdleTask.Type = IDLE_TASK;
    2a24:	82 e0       	ldi	r24, 0x02	; 2
    2a26:	8a 87       	std	Y+10, r24	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2a28:	9b 87       	std	Y+11, r25	; 0x0b
	nrk_activate_task(&IdleTask);
    2a2a:	c8 01       	movw	r24, r16
    2a2c:	0e 94 12 1e 	call	0x3c24	; 0x3c24 <nrk_activate_task>
	
}
    2a30:	a3 96       	adiw	r28, 0x23	; 35
    2a32:	0f b6       	in	r0, 0x3f	; 63
    2a34:	f8 94       	cli
    2a36:	de bf       	out	0x3e, r29	; 62
    2a38:	0f be       	out	0x3f, r0	; 63
    2a3a:	cd bf       	out	0x3d, r28	; 61
    2a3c:	cf 91       	pop	r28
    2a3e:	df 91       	pop	r29
    2a40:	1f 91       	pop	r17
    2a42:	0f 91       	pop	r16
    2a44:	08 95       	ret

00002a46 <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    2a46:	e0 91 ae 05 	lds	r30, 0x05AE
    2a4a:	f0 91 af 05 	lds	r31, 0x05AF
    2a4e:	84 87       	std	Z+12, r24	; 0x0c
}
    2a50:	08 95       	ret

00002a52 <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    2a52:	e0 91 ae 05 	lds	r30, 0x05AE
    2a56:	f0 91 af 05 	lds	r31, 0x05AF
    return nrk_cur_task_TCB->errno;
}
    2a5a:	84 85       	ldd	r24, Z+12	; 0x0c
    2a5c:	08 95       	ret

00002a5e <nrk_error_get>:

}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    2a5e:	dc 01       	movw	r26, r24
    2a60:	fb 01       	movw	r30, r22
    if (error_num == 0)
    2a62:	80 91 32 04 	lds	r24, 0x0432
    2a66:	88 23       	and	r24, r24
    2a68:	29 f0       	breq	.+10     	; 0x2a74 <nrk_error_get+0x16>
        return 0;
    *code = error_num;
    2a6a:	80 83       	st	Z, r24
    *task_id = error_task;
    2a6c:	80 91 05 03 	lds	r24, 0x0305
    2a70:	8c 93       	st	X, r24
    2a72:	81 e0       	ldi	r24, 0x01	; 1
    return 1;
}
    2a74:	08 95       	ret

00002a76 <pause>:
    }

}

void pause()
{
    2a76:	df 93       	push	r29
    2a78:	cf 93       	push	r28
    2a7a:	0f 92       	push	r0
    2a7c:	cd b7       	in	r28, 0x3d	; 61
    2a7e:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2a80:	19 82       	std	Y+1, r1	; 0x01
    2a82:	07 c0       	rjmp	.+14     	; 0x2a92 <pause+0x1c>
        nrk_spin_wait_us (2000);
    2a84:	80 ed       	ldi	r24, 0xD0	; 208
    2a86:	97 e0       	ldi	r25, 0x07	; 7
    2a88:	0e 94 ec 24 	call	0x49d8	; 0x49d8 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2a8c:	89 81       	ldd	r24, Y+1	; 0x01
    2a8e:	8f 5f       	subi	r24, 0xFF	; 255
    2a90:	89 83       	std	Y+1, r24	; 0x01
    2a92:	89 81       	ldd	r24, Y+1	; 0x01
    2a94:	84 36       	cpi	r24, 0x64	; 100
    2a96:	b0 f3       	brcs	.-20     	; 0x2a84 <pause+0xe>
        nrk_spin_wait_us (2000);
}
    2a98:	0f 90       	pop	r0
    2a9a:	cf 91       	pop	r28
    2a9c:	df 91       	pop	r29
    2a9e:	08 95       	ret

00002aa0 <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    2aa0:	81 e0       	ldi	r24, 0x01	; 1
    2aa2:	90 e0       	ldi	r25, 0x00	; 0
    2aa4:	0e 94 d5 11 	call	0x23aa	; 0x23aa <nrk_led_set>
    pause();
    2aa8:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <pause>
    nrk_led_clr(GREEN_LED);
    2aac:	81 e0       	ldi	r24, 0x01	; 1
    2aae:	90 e0       	ldi	r25, 0x00	; 0
    2ab0:	0e 94 9c 11 	call	0x2338	; 0x2338 <nrk_led_clr>
    pause();
    2ab4:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <pause>
}
    2ab8:	08 95       	ret

00002aba <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    2aba:	81 e0       	ldi	r24, 0x01	; 1
    2abc:	90 e0       	ldi	r25, 0x00	; 0
    2abe:	0e 94 d5 11 	call	0x23aa	; 0x23aa <nrk_led_set>
    pause();
    2ac2:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <pause>
    pause();
    2ac6:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <pause>
    pause();
    2aca:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <pause>
    nrk_led_clr(GREEN_LED);
    2ace:	81 e0       	ldi	r24, 0x01	; 1
    2ad0:	90 e0       	ldi	r25, 0x00	; 0
    2ad2:	0e 94 9c 11 	call	0x2338	; 0x2338 <nrk_led_clr>
    pause();
    2ad6:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <pause>
}
    2ada:	08 95       	ret

00002adc <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    2adc:	ff 92       	push	r15
    2ade:	0f 93       	push	r16
    2ae0:	1f 93       	push	r17
    2ae2:	df 93       	push	r29
    2ae4:	cf 93       	push	r28
    2ae6:	00 d0       	rcall	.+0      	; 0x2ae8 <blink_morse_code_error+0xc>
    2ae8:	0f 92       	push	r0
    2aea:	cd b7       	in	r28, 0x3d	; 61
    2aec:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    2aee:	00 d0       	rcall	.+0      	; 0x2af0 <blink_morse_code_error+0x14>
    2af0:	00 d0       	rcall	.+0      	; 0x2af2 <blink_morse_code_error+0x16>
    2af2:	00 d0       	rcall	.+0      	; 0x2af4 <blink_morse_code_error+0x18>
    2af4:	ed b7       	in	r30, 0x3d	; 61
    2af6:	fe b7       	in	r31, 0x3e	; 62
    2af8:	31 96       	adiw	r30, 0x01	; 1
    2afa:	8e 01       	movw	r16, r28
    2afc:	0f 5f       	subi	r16, 0xFF	; 255
    2afe:	1f 4f       	sbci	r17, 0xFF	; 255
    2b00:	ad b7       	in	r26, 0x3d	; 61
    2b02:	be b7       	in	r27, 0x3e	; 62
    2b04:	12 96       	adiw	r26, 0x02	; 2
    2b06:	1c 93       	st	X, r17
    2b08:	0e 93       	st	-X, r16
    2b0a:	11 97       	sbiw	r26, 0x01	; 1
    2b0c:	2d e8       	ldi	r18, 0x8D	; 141
    2b0e:	31 e0       	ldi	r19, 0x01	; 1
    2b10:	33 83       	std	Z+3, r19	; 0x03
    2b12:	22 83       	std	Z+2, r18	; 0x02
    2b14:	84 83       	std	Z+4, r24	; 0x04
    2b16:	15 82       	std	Z+5, r1	; 0x05
    2b18:	0e 94 a6 43 	call	0x874c	; 0x874c <sprintf>
    2b1c:	ff 24       	eor	r15, r15
    2b1e:	8d b7       	in	r24, 0x3d	; 61
    2b20:	9e b7       	in	r25, 0x3e	; 62
    2b22:	06 96       	adiw	r24, 0x06	; 6
    2b24:	0f b6       	in	r0, 0x3f	; 63
    2b26:	f8 94       	cli
    2b28:	9e bf       	out	0x3e, r25	; 62
    2b2a:	0f be       	out	0x3f, r0	; 63
    2b2c:	8d bf       	out	0x3d, r24	; 61
    2b2e:	71 c0       	rjmp	.+226    	; 0x2c12 <blink_morse_code_error+0x136>

    for(i=0; i<strlen(str); i++ )
    {
        switch( str[i])
    2b30:	a0 0f       	add	r26, r16
    2b32:	b1 1f       	adc	r27, r17
    2b34:	8c 91       	ld	r24, X
    2b36:	84 33       	cpi	r24, 0x34	; 52
    2b38:	d1 f1       	breq	.+116    	; 0x2bae <blink_morse_code_error+0xd2>
    2b3a:	85 33       	cpi	r24, 0x35	; 53
    2b3c:	70 f4       	brcc	.+28     	; 0x2b5a <blink_morse_code_error+0x7e>
    2b3e:	81 33       	cpi	r24, 0x31	; 49
    2b40:	f9 f0       	breq	.+62     	; 0x2b80 <blink_morse_code_error+0xa4>
    2b42:	82 33       	cpi	r24, 0x32	; 50
    2b44:	20 f4       	brcc	.+8      	; 0x2b4e <blink_morse_code_error+0x72>
    2b46:	80 33       	cpi	r24, 0x30	; 48
    2b48:	09 f0       	breq	.+2      	; 0x2b4c <blink_morse_code_error+0x70>
    2b4a:	5c c0       	rjmp	.+184    	; 0x2c04 <blink_morse_code_error+0x128>
    2b4c:	16 c0       	rjmp	.+44     	; 0x2b7a <blink_morse_code_error+0x9e>
    2b4e:	82 33       	cpi	r24, 0x32	; 50
    2b50:	11 f1       	breq	.+68     	; 0x2b96 <blink_morse_code_error+0xba>
    2b52:	83 33       	cpi	r24, 0x33	; 51
    2b54:	09 f0       	breq	.+2      	; 0x2b58 <blink_morse_code_error+0x7c>
    2b56:	56 c0       	rjmp	.+172    	; 0x2c04 <blink_morse_code_error+0x128>
    2b58:	23 c0       	rjmp	.+70     	; 0x2ba0 <blink_morse_code_error+0xc4>
    2b5a:	87 33       	cpi	r24, 0x37	; 55
    2b5c:	c9 f1       	breq	.+114    	; 0x2bd0 <blink_morse_code_error+0xf4>
    2b5e:	88 33       	cpi	r24, 0x38	; 56
    2b60:	30 f4       	brcc	.+12     	; 0x2b6e <blink_morse_code_error+0x92>
    2b62:	85 33       	cpi	r24, 0x35	; 53
    2b64:	69 f1       	breq	.+90     	; 0x2bc0 <blink_morse_code_error+0xe4>
    2b66:	86 33       	cpi	r24, 0x36	; 54
    2b68:	09 f0       	breq	.+2      	; 0x2b6c <blink_morse_code_error+0x90>
    2b6a:	4c c0       	rjmp	.+152    	; 0x2c04 <blink_morse_code_error+0x128>
    2b6c:	2c c0       	rjmp	.+88     	; 0x2bc6 <blink_morse_code_error+0xea>
    2b6e:	88 33       	cpi	r24, 0x38	; 56
    2b70:	b1 f1       	breq	.+108    	; 0x2bde <blink_morse_code_error+0x102>
    2b72:	89 33       	cpi	r24, 0x39	; 57
    2b74:	09 f0       	breq	.+2      	; 0x2b78 <blink_morse_code_error+0x9c>
    2b76:	46 c0       	rjmp	.+140    	; 0x2c04 <blink_morse_code_error+0x128>
    2b78:	3b c0       	rjmp	.+118    	; 0x2bf0 <blink_morse_code_error+0x114>
        {
        case '0':
            blink_dash();
    2b7a:	0e 94 5d 15 	call	0x2aba	; 0x2aba <blink_dash>
    2b7e:	02 c0       	rjmp	.+4      	; 0x2b84 <blink_morse_code_error+0xa8>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    2b80:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <blink_dot>
            blink_dash();
    2b84:	0e 94 5d 15 	call	0x2aba	; 0x2aba <blink_dash>
            blink_dash();
    2b88:	0e 94 5d 15 	call	0x2aba	; 0x2aba <blink_dash>
            blink_dash();
    2b8c:	0e 94 5d 15 	call	0x2aba	; 0x2aba <blink_dash>
            blink_dash();
    2b90:	0e 94 5d 15 	call	0x2aba	; 0x2aba <blink_dash>
    2b94:	37 c0       	rjmp	.+110    	; 0x2c04 <blink_morse_code_error+0x128>
            break;
        case '2':
            blink_dot();
    2b96:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <blink_dot>
            blink_dot();
    2b9a:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <blink_dot>
    2b9e:	f4 cf       	rjmp	.-24     	; 0x2b88 <blink_morse_code_error+0xac>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    2ba0:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <blink_dot>
            blink_dot();
    2ba4:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <blink_dot>
            blink_dot();
    2ba8:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <blink_dot>
    2bac:	ef cf       	rjmp	.-34     	; 0x2b8c <blink_morse_code_error+0xb0>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    2bae:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <blink_dot>
            blink_dot();
    2bb2:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <blink_dot>
            blink_dot();
    2bb6:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <blink_dot>
            blink_dot();
    2bba:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <blink_dot>
    2bbe:	e8 cf       	rjmp	.-48     	; 0x2b90 <blink_morse_code_error+0xb4>
            blink_dash();
            break;
        case '5':
            blink_dot();
    2bc0:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <blink_dot>
    2bc4:	02 c0       	rjmp	.+4      	; 0x2bca <blink_morse_code_error+0xee>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    2bc6:	0e 94 5d 15 	call	0x2aba	; 0x2aba <blink_dash>
            blink_dot();
    2bca:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <blink_dot>
    2bce:	04 c0       	rjmp	.+8      	; 0x2bd8 <blink_morse_code_error+0xfc>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    2bd0:	0e 94 5d 15 	call	0x2aba	; 0x2aba <blink_dash>
            blink_dash();
    2bd4:	0e 94 5d 15 	call	0x2aba	; 0x2aba <blink_dash>
            blink_dot();
    2bd8:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <blink_dot>
    2bdc:	06 c0       	rjmp	.+12     	; 0x2bea <blink_morse_code_error+0x10e>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    2bde:	0e 94 5d 15 	call	0x2aba	; 0x2aba <blink_dash>
            blink_dash();
    2be2:	0e 94 5d 15 	call	0x2aba	; 0x2aba <blink_dash>
            blink_dash();
    2be6:	0e 94 5d 15 	call	0x2aba	; 0x2aba <blink_dash>
            blink_dot();
    2bea:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <blink_dot>
    2bee:	08 c0       	rjmp	.+16     	; 0x2c00 <blink_morse_code_error+0x124>
            blink_dot();
            break;
        case '9':
            blink_dash();
    2bf0:	0e 94 5d 15 	call	0x2aba	; 0x2aba <blink_dash>
            blink_dash();
    2bf4:	0e 94 5d 15 	call	0x2aba	; 0x2aba <blink_dash>
            blink_dash();
    2bf8:	0e 94 5d 15 	call	0x2aba	; 0x2aba <blink_dash>
            blink_dash();
    2bfc:	0e 94 5d 15 	call	0x2aba	; 0x2aba <blink_dash>
            blink_dot();
    2c00:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <blink_dot>
            break;
        }
        pause();
    2c04:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <pause>
        pause();
    2c08:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <pause>
        pause();
    2c0c:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    2c10:	f3 94       	inc	r15
    2c12:	f8 01       	movw	r30, r16
    2c14:	01 90       	ld	r0, Z+
    2c16:	00 20       	and	r0, r0
    2c18:	e9 f7       	brne	.-6      	; 0x2c14 <blink_morse_code_error+0x138>
    2c1a:	31 97       	sbiw	r30, 0x01	; 1
    2c1c:	e0 1b       	sub	r30, r16
    2c1e:	f1 0b       	sbc	r31, r17
    2c20:	af 2d       	mov	r26, r15
    2c22:	b0 e0       	ldi	r27, 0x00	; 0
    2c24:	ae 17       	cp	r26, r30
    2c26:	bf 07       	cpc	r27, r31
    2c28:	08 f4       	brcc	.+2      	; 0x2c2c <blink_morse_code_error+0x150>
    2c2a:	82 cf       	rjmp	.-252    	; 0x2b30 <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    2c2c:	0f 90       	pop	r0
    2c2e:	0f 90       	pop	r0
    2c30:	0f 90       	pop	r0
    2c32:	cf 91       	pop	r28
    2c34:	df 91       	pop	r29
    2c36:	1f 91       	pop	r17
    2c38:	0f 91       	pop	r16
    2c3a:	ff 90       	pop	r15
    2c3c:	08 95       	ret

00002c3e <nrk_error_print>:
    *task_id = error_task;
    return 1;
}

int8_t nrk_error_print ()
{
    2c3e:	0f 93       	push	r16
    2c40:	1f 93       	push	r17
    2c42:	cf 93       	push	r28
    2c44:	df 93       	push	r29
    int8_t t=0,i=0;
    if (error_num == 0)
    2c46:	80 91 32 04 	lds	r24, 0x0432
    2c4a:	88 23       	and	r24, r24
    2c4c:	29 f4       	brne	.+10     	; 0x2c58 <nrk_error_print+0x1a>
    }

#endif  /*  */
    error_num = 0;
    return t;
}
    2c4e:	df 91       	pop	r29
    2c50:	cf 91       	pop	r28
    2c52:	1f 91       	pop	r17
    2c54:	0f 91       	pop	r16
    2c56:	08 95       	ret
    nrk_watchdog_disable();
#endif
#endif

#ifndef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    2c58:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>
#endif


#ifdef NRK_HALT_AND_LOOP_ON_ERROR
    nrk_int_disable ();
    2c5c:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
        printf ("%d", error_task);
    2c60:	cd e8       	ldi	r28, 0x8D	; 141
    2c62:	d1 e0       	ldi	r29, 0x01	; 1
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    2c64:	81 e1       	ldi	r24, 0x11	; 17
    2c66:	94 e0       	ldi	r25, 0x04	; 4
    2c68:	0e 94 4a 12 	call	0x2494	; 0x2494 <nrk_kprintf>
        printf ("%d", error_task);
    2c6c:	00 d0       	rcall	.+0      	; 0x2c6e <nrk_error_print+0x30>
    2c6e:	00 d0       	rcall	.+0      	; 0x2c70 <nrk_error_print+0x32>
    2c70:	ed b7       	in	r30, 0x3d	; 61
    2c72:	fe b7       	in	r31, 0x3e	; 62
    2c74:	31 96       	adiw	r30, 0x01	; 1
    2c76:	ad b7       	in	r26, 0x3d	; 61
    2c78:	be b7       	in	r27, 0x3e	; 62
    2c7a:	12 96       	adiw	r26, 0x02	; 2
    2c7c:	dc 93       	st	X, r29
    2c7e:	ce 93       	st	-X, r28
    2c80:	11 97       	sbiw	r26, 0x01	; 1
    2c82:	80 91 05 03 	lds	r24, 0x0305
    2c86:	82 83       	std	Z+2, r24	; 0x02
    2c88:	13 82       	std	Z+3, r1	; 0x03
    2c8a:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>
        nrk_kprintf (PSTR ("): "));
    2c8e:	0f 90       	pop	r0
    2c90:	0f 90       	pop	r0
    2c92:	0f 90       	pop	r0
    2c94:	0f 90       	pop	r0
    2c96:	8d e0       	ldi	r24, 0x0D	; 13
    2c98:	94 e0       	ldi	r25, 0x04	; 4
    2c9a:	0e 94 4a 12 	call	0x2494	; 0x2494 <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    2c9e:	80 91 32 04 	lds	r24, 0x0432
    2ca2:	88 31       	cpi	r24, 0x18	; 24
    2ca4:	10 f0       	brcs	.+4      	; 0x2caa <nrk_error_print+0x6c>
            error_num = NRK_UNKOWN;
    2ca6:	10 92 32 04 	sts	0x0432, r1
        switch (error_num)
    2caa:	80 91 32 04 	lds	r24, 0x0432
    2cae:	90 e0       	ldi	r25, 0x00	; 0
    2cb0:	fc 01       	movw	r30, r24
    2cb2:	31 97       	sbiw	r30, 0x01	; 1
    2cb4:	e6 31       	cpi	r30, 0x16	; 22
    2cb6:	f1 05       	cpc	r31, r1
    2cb8:	08 f0       	brcs	.+2      	; 0x2cbc <nrk_error_print+0x7e>
    2cba:	4a c0       	rjmp	.+148    	; 0x2d50 <nrk_error_print+0x112>
    2cbc:	ea 5b       	subi	r30, 0xBA	; 186
    2cbe:	ff 4f       	sbci	r31, 0xFF	; 255
    2cc0:	ee 0f       	add	r30, r30
    2cc2:	ff 1f       	adc	r31, r31
    2cc4:	05 90       	lpm	r0, Z+
    2cc6:	f4 91       	lpm	r31, Z+
    2cc8:	e0 2d       	mov	r30, r0
    2cca:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    2ccc:	81 ed       	ldi	r24, 0xD1	; 209
    2cce:	93 e0       	ldi	r25, 0x03	; 3
    2cd0:	41 c0       	rjmp	.+130    	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    2cd2:	8a ea       	ldi	r24, 0xAA	; 170
    2cd4:	93 e0       	ldi	r25, 0x03	; 3
    2cd6:	3e c0       	rjmp	.+124    	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    2cd8:	86 e9       	ldi	r24, 0x96	; 150
    2cda:	93 e0       	ldi	r25, 0x03	; 3
    2cdc:	3b c0       	rjmp	.+118    	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    2cde:	80 e8       	ldi	r24, 0x80	; 128
    2ce0:	93 e0       	ldi	r25, 0x03	; 3
    2ce2:	38 c0       	rjmp	.+112    	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    2ce4:	85 e6       	ldi	r24, 0x65	; 101
    2ce6:	93 e0       	ldi	r25, 0x03	; 3
    2ce8:	35 c0       	rjmp	.+106    	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    2cea:	8f e4       	ldi	r24, 0x4F	; 79
    2cec:	93 e0       	ldi	r25, 0x03	; 3
    2cee:	32 c0       	rjmp	.+100    	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    2cf0:	87 e3       	ldi	r24, 0x37	; 55
    2cf2:	93 e0       	ldi	r25, 0x03	; 3
    2cf4:	2f c0       	rjmp	.+94     	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    2cf6:	84 e2       	ldi	r24, 0x24	; 36
    2cf8:	93 e0       	ldi	r25, 0x03	; 3
    2cfa:	2c c0       	rjmp	.+88     	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    2cfc:	81 e1       	ldi	r24, 0x11	; 17
    2cfe:	93 e0       	ldi	r25, 0x03	; 3
    2d00:	29 c0       	rjmp	.+82     	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    2d02:	83 ef       	ldi	r24, 0xF3	; 243
    2d04:	92 e0       	ldi	r25, 0x02	; 2
    2d06:	26 c0       	rjmp	.+76     	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    2d08:	8e ec       	ldi	r24, 0xCE	; 206
    2d0a:	92 e0       	ldi	r25, 0x02	; 2
    2d0c:	23 c0       	rjmp	.+70     	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    2d0e:	82 ec       	ldi	r24, 0xC2	; 194
    2d10:	92 e0       	ldi	r25, 0x02	; 2
    2d12:	20 c0       	rjmp	.+64     	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    2d14:	87 ea       	ldi	r24, 0xA7	; 167
    2d16:	92 e0       	ldi	r25, 0x02	; 2
    2d18:	1d c0       	rjmp	.+58     	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    2d1a:	88 e9       	ldi	r24, 0x98	; 152
    2d1c:	92 e0       	ldi	r25, 0x02	; 2
    2d1e:	1a c0       	rjmp	.+52     	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    2d20:	84 e8       	ldi	r24, 0x84	; 132
    2d22:	92 e0       	ldi	r25, 0x02	; 2
    2d24:	17 c0       	rjmp	.+46     	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    2d26:	83 e7       	ldi	r24, 0x73	; 115
    2d28:	92 e0       	ldi	r25, 0x02	; 2
    2d2a:	14 c0       	rjmp	.+40     	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    2d2c:	8f e5       	ldi	r24, 0x5F	; 95
    2d2e:	92 e0       	ldi	r25, 0x02	; 2
    2d30:	11 c0       	rjmp	.+34     	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    2d32:	8f e3       	ldi	r24, 0x3F	; 63
    2d34:	92 e0       	ldi	r25, 0x02	; 2
    2d36:	0e c0       	rjmp	.+28     	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    2d38:	87 e2       	ldi	r24, 0x27	; 39
    2d3a:	92 e0       	ldi	r25, 0x02	; 2
    2d3c:	0b c0       	rjmp	.+22     	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    2d3e:	8c e0       	ldi	r24, 0x0C	; 12
    2d40:	92 e0       	ldi	r25, 0x02	; 2
    2d42:	08 c0       	rjmp	.+16     	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    2d44:	8b ef       	ldi	r24, 0xFB	; 251
    2d46:	91 e0       	ldi	r25, 0x01	; 1
    2d48:	05 c0       	rjmp	.+10     	; 0x2d54 <nrk_error_print+0x116>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    2d4a:	8c ee       	ldi	r24, 0xEC	; 236
    2d4c:	91 e0       	ldi	r25, 0x01	; 1
    2d4e:	02 c0       	rjmp	.+4      	; 0x2d54 <nrk_error_print+0x116>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    2d50:	85 ee       	ldi	r24, 0xE5	; 229
    2d52:	91 e0       	ldi	r25, 0x01	; 1
    2d54:	0e 94 4a 12 	call	0x2494	; 0x2494 <nrk_kprintf>
        }
        putchar ('\r');
    2d58:	60 91 3e 06 	lds	r22, 0x063E
    2d5c:	70 91 3f 06 	lds	r23, 0x063F
    2d60:	8d e0       	ldi	r24, 0x0D	; 13
    2d62:	90 e0       	ldi	r25, 0x00	; 0
    2d64:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
        putchar ('\n');
    2d68:	60 91 3e 06 	lds	r22, 0x063E
    2d6c:	70 91 3f 06 	lds	r23, 0x063F
    2d70:	8a e0       	ldi	r24, 0x0A	; 10
    2d72:	90 e0       	ldi	r25, 0x00	; 0
    2d74:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    2d78:	00 e0       	ldi	r16, 0x00	; 0

//t=error_num;
#ifdef NRK_HALT_AND_LOOP_ON_ERROR
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
    2d7a:	82 e0       	ldi	r24, 0x02	; 2
    2d7c:	90 e0       	ldi	r25, 0x00	; 0
    2d7e:	0e 94 d5 11 	call	0x23aa	; 0x23aa <nrk_led_set>
            nrk_led_clr (3);
    2d82:	83 e0       	ldi	r24, 0x03	; 3
    2d84:	90 e0       	ldi	r25, 0x00	; 0
    2d86:	0e 94 9c 11 	call	0x2338	; 0x2338 <nrk_led_clr>
    2d8a:	10 e0       	ldi	r17, 0x00	; 0
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2d8c:	88 ee       	ldi	r24, 0xE8	; 232
    2d8e:	93 e0       	ldi	r25, 0x03	; 3
    2d90:	0e 94 ec 24 	call	0x49d8	; 0x49d8 <nrk_spin_wait_us>
#ifdef NRK_HALT_AND_LOOP_ON_ERROR
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    2d94:	1f 5f       	subi	r17, 0xFF	; 255
    2d96:	14 36       	cpi	r17, 0x64	; 100
    2d98:	c9 f7       	brne	.-14     	; 0x2d8c <nrk_error_print+0x14e>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    2d9a:	83 e0       	ldi	r24, 0x03	; 3
    2d9c:	90 e0       	ldi	r25, 0x00	; 0
    2d9e:	0e 94 d5 11 	call	0x23aa	; 0x23aa <nrk_led_set>
            nrk_led_clr (2);
    2da2:	82 e0       	ldi	r24, 0x02	; 2
    2da4:	90 e0       	ldi	r25, 0x00	; 0
    2da6:	0e 94 9c 11 	call	0x2338	; 0x2338 <nrk_led_clr>
    2daa:	10 e0       	ldi	r17, 0x00	; 0
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2dac:	88 ee       	ldi	r24, 0xE8	; 232
    2dae:	93 e0       	ldi	r25, 0x03	; 3
    2db0:	0e 94 ec 24 	call	0x49d8	; 0x49d8 <nrk_spin_wait_us>
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    2db4:	1f 5f       	subi	r17, 0xFF	; 255
    2db6:	14 36       	cpi	r17, 0x64	; 100
    2db8:	c9 f7       	brne	.-14     	; 0x2dac <nrk_error_print+0x16e>



//t=error_num;
#ifdef NRK_HALT_AND_LOOP_ON_ERROR
        for(i=0; i<20; i++ )
    2dba:	0f 5f       	subi	r16, 0xFF	; 255
    2dbc:	04 31       	cpi	r16, 0x14	; 20
    2dbe:	e9 f6       	brne	.-70     	; 0x2d7a <nrk_error_print+0x13c>
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }

        nrk_led_clr(2);
    2dc0:	82 e0       	ldi	r24, 0x02	; 2
    2dc2:	90 e0       	ldi	r25, 0x00	; 0
    2dc4:	0e 94 9c 11 	call	0x2338	; 0x2338 <nrk_led_clr>
        nrk_led_clr(3);
    2dc8:	83 e0       	ldi	r24, 0x03	; 3
    2dca:	90 e0       	ldi	r25, 0x00	; 0
    2dcc:	0e 94 9c 11 	call	0x2338	; 0x2338 <nrk_led_clr>
        blink_morse_code_error( error_task );
    2dd0:	80 91 05 03 	lds	r24, 0x0305
    2dd4:	0e 94 6e 15 	call	0x2adc	; 0x2adc <blink_morse_code_error>
        pause();
    2dd8:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <pause>
        nrk_led_set(2);
    2ddc:	82 e0       	ldi	r24, 0x02	; 2
    2dde:	90 e0       	ldi	r25, 0x00	; 0
    2de0:	0e 94 d5 11 	call	0x23aa	; 0x23aa <nrk_led_set>
        pause();
    2de4:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <pause>
        nrk_led_clr(2);
    2de8:	82 e0       	ldi	r24, 0x02	; 2
    2dea:	90 e0       	ldi	r25, 0x00	; 0
    2dec:	0e 94 9c 11 	call	0x2338	; 0x2338 <nrk_led_clr>
        pause();
    2df0:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <pause>
        blink_morse_code_error( error_num);
    2df4:	80 91 32 04 	lds	r24, 0x0432
    2df8:	0e 94 6e 15 	call	0x2adc	; 0x2adc <blink_morse_code_error>
    2dfc:	33 cf       	rjmp	.-410    	; 0x2c64 <nrk_error_print+0x26>

00002dfe <nrk_kernel_error_add>:
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    error_num = n;
    2dfe:	80 93 32 04 	sts	0x0432, r24
    error_task = task;
    2e02:	60 93 05 03 	sts	0x0305, r22
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2e06:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <nrk_error_print>
#endif  /*  */




}
    2e0a:	08 95       	ret

00002e0c <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    2e0c:	80 93 32 04 	sts	0x0432, r24
    error_task = nrk_cur_task_TCB->task_ID;
    2e10:	e0 91 ae 05 	lds	r30, 0x05AE
    2e14:	f0 91 af 05 	lds	r31, 0x05AF
    2e18:	80 85       	ldd	r24, Z+8	; 0x08
    2e1a:	80 93 05 03 	sts	0x0305, r24
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2e1e:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <nrk_error_print>
#endif  /*  */
}
    2e22:	08 95       	ret

00002e24 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    2e24:	99 27       	eor	r25, r25
    2e26:	87 fd       	sbrc	r24, 7
    2e28:	90 95       	com	r25
    2e2a:	fc 01       	movw	r30, r24
    2e2c:	25 e0       	ldi	r18, 0x05	; 5
    2e2e:	ee 0f       	add	r30, r30
    2e30:	ff 1f       	adc	r31, r31
    2e32:	2a 95       	dec	r18
    2e34:	e1 f7       	brne	.-8      	; 0x2e2e <nrk_stack_check_pid+0xa>
    2e36:	e8 0f       	add	r30, r24
    2e38:	f9 1f       	adc	r31, r25
    2e3a:	ed 50       	subi	r30, 0x0D	; 13
    2e3c:	fb 4f       	sbci	r31, 0xFB	; 251
    2e3e:	a2 81       	ldd	r26, Z+2	; 0x02
    2e40:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2e42:	8c 91       	ld	r24, X
    2e44:	85 35       	cpi	r24, 0x55	; 85
    2e46:	21 f0       	breq	.+8      	; 0x2e50 <nrk_stack_check_pid+0x2c>
    {
        *stkc=STK_CANARY_VAL;
    2e48:	85 e5       	ldi	r24, 0x55	; 85
    2e4a:	8c 93       	st	X, r24
    2e4c:	8f ef       	ldi	r24, 0xFF	; 255
    2e4e:	08 95       	ret
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2e50:	80 81       	ld	r24, Z
    2e52:	91 81       	ldd	r25, Z+1	; 0x01
    2e54:	80 50       	subi	r24, 0x00	; 0
    2e56:	91 41       	sbci	r25, 0x11	; 17
    2e58:	10 f4       	brcc	.+4      	; 0x2e5e <nrk_stack_check_pid+0x3a>
    2e5a:	81 e0       	ldi	r24, 0x01	; 1
    2e5c:	08 95       	ret
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2e5e:	82 e1       	ldi	r24, 0x12	; 18
    2e60:	0e 94 06 17 	call	0x2e0c	; 0x2e0c <nrk_error_add>
    2e64:	8f ef       	ldi	r24, 0xFF	; 255
        return NRK_ERROR;
    }
#endif
    return NRK_OK;
}
    2e66:	08 95       	ret

00002e68 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    2e68:	6f 92       	push	r6
    2e6a:	7f 92       	push	r7
    2e6c:	8f 92       	push	r8
    2e6e:	9f 92       	push	r9
    2e70:	af 92       	push	r10
    2e72:	bf 92       	push	r11
    2e74:	cf 92       	push	r12
    2e76:	df 92       	push	r13
    2e78:	ef 92       	push	r14
    2e7a:	ff 92       	push	r15
    2e7c:	0f 93       	push	r16
    2e7e:	1f 93       	push	r17
    2e80:	cf 93       	push	r28
    2e82:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    2e84:	8d e1       	ldi	r24, 0x1D	; 29
    2e86:	94 e0       	ldi	r25, 0x04	; 4
    2e88:	0e 94 4a 12 	call	0x2494	; 0x2494 <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    2e8c:	00 d0       	rcall	.+0      	; 0x2e8e <dump_stack_info+0x26>
    2e8e:	00 d0       	rcall	.+0      	; 0x2e90 <dump_stack_info+0x28>
    2e90:	80 e9       	ldi	r24, 0x90	; 144
    2e92:	91 e0       	ldi	r25, 0x01	; 1
    2e94:	ad b7       	in	r26, 0x3d	; 61
    2e96:	be b7       	in	r27, 0x3e	; 62
    2e98:	12 96       	adiw	r26, 0x02	; 2
    2e9a:	9c 93       	st	X, r25
    2e9c:	8e 93       	st	-X, r24
    2e9e:	11 97       	sbiw	r26, 0x01	; 1
    2ea0:	e0 91 ae 05 	lds	r30, 0x05AE
    2ea4:	f0 91 af 05 	lds	r31, 0x05AF
    2ea8:	80 85       	ldd	r24, Z+8	; 0x08
    2eaa:	99 27       	eor	r25, r25
    2eac:	87 fd       	sbrc	r24, 7
    2eae:	90 95       	com	r25
    2eb0:	14 96       	adiw	r26, 0x04	; 4
    2eb2:	9c 93       	st	X, r25
    2eb4:	8e 93       	st	-X, r24
    2eb6:	13 97       	sbiw	r26, 0x03	; 3
    2eb8:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    2ebc:	e0 91 ae 05 	lds	r30, 0x05AE
    2ec0:	f0 91 af 05 	lds	r31, 0x05AF
    2ec4:	02 81       	ldd	r16, Z+2	; 0x02
    2ec6:	13 81       	ldd	r17, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    2ec8:	89 e9       	ldi	r24, 0x99	; 153
    2eca:	91 e0       	ldi	r25, 0x01	; 1
    2ecc:	ed b7       	in	r30, 0x3d	; 61
    2ece:	fe b7       	in	r31, 0x3e	; 62
    2ed0:	92 83       	std	Z+2, r25	; 0x02
    2ed2:	81 83       	std	Z+1, r24	; 0x01
    2ed4:	14 83       	std	Z+4, r17	; 0x04
    2ed6:	03 83       	std	Z+3, r16	; 0x03
    2ed8:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>
    printf( "canary = %x ",*stkc );
    2edc:	ed b7       	in	r30, 0x3d	; 61
    2ede:	fe b7       	in	r31, 0x3e	; 62
    2ee0:	31 96       	adiw	r30, 0x01	; 1
    2ee2:	56 ea       	ldi	r21, 0xA6	; 166
    2ee4:	c5 2e       	mov	r12, r21
    2ee6:	51 e0       	ldi	r21, 0x01	; 1
    2ee8:	d5 2e       	mov	r13, r21
    2eea:	ad b7       	in	r26, 0x3d	; 61
    2eec:	be b7       	in	r27, 0x3e	; 62
    2eee:	12 96       	adiw	r26, 0x02	; 2
    2ef0:	dc 92       	st	X, r13
    2ef2:	ce 92       	st	-X, r12
    2ef4:	11 97       	sbiw	r26, 0x01	; 1
    2ef6:	d8 01       	movw	r26, r16
    2ef8:	8c 91       	ld	r24, X
    2efa:	82 83       	std	Z+2, r24	; 0x02
    2efc:	13 82       	std	Z+3, r1	; 0x03
    2efe:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    2f02:	43 eb       	ldi	r20, 0xB3	; 179
    2f04:	e4 2e       	mov	r14, r20
    2f06:	41 e0       	ldi	r20, 0x01	; 1
    2f08:	f4 2e       	mov	r15, r20
    2f0a:	ed b7       	in	r30, 0x3d	; 61
    2f0c:	fe b7       	in	r31, 0x3e	; 62
    2f0e:	f2 82       	std	Z+2, r15	; 0x02
    2f10:	e1 82       	std	Z+1, r14	; 0x01
    2f12:	e0 91 ae 05 	lds	r30, 0x05AE
    2f16:	f0 91 af 05 	lds	r31, 0x05AF
    2f1a:	80 81       	ld	r24, Z
    2f1c:	91 81       	ldd	r25, Z+1	; 0x01
    2f1e:	ad b7       	in	r26, 0x3d	; 61
    2f20:	be b7       	in	r27, 0x3e	; 62
    2f22:	14 96       	adiw	r26, 0x04	; 4
    2f24:	9c 93       	st	X, r25
    2f26:	8e 93       	st	-X, r24
    2f28:	13 97       	sbiw	r26, 0x03	; 3
    2f2a:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    2f2e:	0d eb       	ldi	r16, 0xBD	; 189
    2f30:	11 e0       	ldi	r17, 0x01	; 1
    2f32:	ed b7       	in	r30, 0x3d	; 61
    2f34:	fe b7       	in	r31, 0x3e	; 62
    2f36:	12 83       	std	Z+2, r17	; 0x02
    2f38:	01 83       	std	Z+1, r16	; 0x01
    2f3a:	80 91 ae 05 	lds	r24, 0x05AE
    2f3e:	90 91 af 05 	lds	r25, 0x05AF
    2f42:	94 83       	std	Z+4, r25	; 0x04
    2f44:	83 83       	std	Z+3, r24	; 0x03
    2f46:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>
    2f4a:	c3 ef       	ldi	r28, 0xF3	; 243
    2f4c:	d4 e0       	ldi	r29, 0x04	; 4
    2f4e:	aa 24       	eor	r10, r10
    2f50:	bb 24       	eor	r11, r11
    2f52:	0f 90       	pop	r0
    2f54:	0f 90       	pop	r0
    2f56:	0f 90       	pop	r0
    2f58:	0f 90       	pop	r0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2f5a:	3d ec       	ldi	r19, 0xCD	; 205
    2f5c:	63 2e       	mov	r6, r19
    2f5e:	31 e0       	ldi	r19, 0x01	; 1
    2f60:	73 2e       	mov	r7, r19
        printf( "canary = %x ",*stkc );
    2f62:	46 01       	movw	r8, r12
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2f64:	67 01       	movw	r12, r14
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2f66:	78 01       	movw	r14, r16
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    2f68:	0a 81       	ldd	r16, Y+2	; 0x02
    2f6a:	1b 81       	ldd	r17, Y+3	; 0x03
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2f6c:	00 d0       	rcall	.+0      	; 0x2f6e <dump_stack_info+0x106>
    2f6e:	00 d0       	rcall	.+0      	; 0x2f70 <dump_stack_info+0x108>
    2f70:	00 d0       	rcall	.+0      	; 0x2f72 <dump_stack_info+0x10a>
    2f72:	ed b7       	in	r30, 0x3d	; 61
    2f74:	fe b7       	in	r31, 0x3e	; 62
    2f76:	31 96       	adiw	r30, 0x01	; 1
    2f78:	ad b7       	in	r26, 0x3d	; 61
    2f7a:	be b7       	in	r27, 0x3e	; 62
    2f7c:	12 96       	adiw	r26, 0x02	; 2
    2f7e:	7c 92       	st	X, r7
    2f80:	6e 92       	st	-X, r6
    2f82:	11 97       	sbiw	r26, 0x01	; 1
    2f84:	b3 82       	std	Z+3, r11	; 0x03
    2f86:	a2 82       	std	Z+2, r10	; 0x02
    2f88:	15 83       	std	Z+5, r17	; 0x05
    2f8a:	04 83       	std	Z+4, r16	; 0x04
    2f8c:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>
        printf( "canary = %x ",*stkc );
    2f90:	0f 90       	pop	r0
    2f92:	0f 90       	pop	r0
    2f94:	ed b7       	in	r30, 0x3d	; 61
    2f96:	fe b7       	in	r31, 0x3e	; 62
    2f98:	31 96       	adiw	r30, 0x01	; 1
    2f9a:	ad b7       	in	r26, 0x3d	; 61
    2f9c:	be b7       	in	r27, 0x3e	; 62
    2f9e:	11 96       	adiw	r26, 0x01	; 1
    2fa0:	8c 92       	st	X, r8
    2fa2:	11 97       	sbiw	r26, 0x01	; 1
    2fa4:	12 96       	adiw	r26, 0x02	; 2
    2fa6:	9c 92       	st	X, r9
    2fa8:	d8 01       	movw	r26, r16
    2faa:	8c 91       	ld	r24, X
    2fac:	82 83       	std	Z+2, r24	; 0x02
    2fae:	13 82       	std	Z+3, r1	; 0x03
    2fb0:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2fb4:	ed b7       	in	r30, 0x3d	; 61
    2fb6:	fe b7       	in	r31, 0x3e	; 62
    2fb8:	c1 82       	std	Z+1, r12	; 0x01
    2fba:	d2 82       	std	Z+2, r13	; 0x02
    2fbc:	88 81       	ld	r24, Y
    2fbe:	99 81       	ldd	r25, Y+1	; 0x01
    2fc0:	94 83       	std	Z+4, r25	; 0x04
    2fc2:	83 83       	std	Z+3, r24	; 0x03
    2fc4:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2fc8:	ad b7       	in	r26, 0x3d	; 61
    2fca:	be b7       	in	r27, 0x3e	; 62
    2fcc:	11 96       	adiw	r26, 0x01	; 1
    2fce:	ec 92       	st	X, r14
    2fd0:	11 97       	sbiw	r26, 0x01	; 1
    2fd2:	12 96       	adiw	r26, 0x02	; 2
    2fd4:	fc 92       	st	X, r15
    2fd6:	12 97       	sbiw	r26, 0x02	; 2
    2fd8:	14 96       	adiw	r26, 0x04	; 4
    2fda:	dc 93       	st	X, r29
    2fdc:	ce 93       	st	-X, r28
    2fde:	13 97       	sbiw	r26, 0x03	; 3
    2fe0:	0e 94 94 43 	call	0x8728	; 0x8728 <printf>
    2fe4:	08 94       	sec
    2fe6:	a1 1c       	adc	r10, r1
    2fe8:	b1 1c       	adc	r11, r1
    2fea:	a1 96       	adiw	r28, 0x21	; 33
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    2fec:	0f 90       	pop	r0
    2fee:	0f 90       	pop	r0
    2ff0:	0f 90       	pop	r0
    2ff2:	0f 90       	pop	r0
    2ff4:	b5 e0       	ldi	r27, 0x05	; 5
    2ff6:	ab 16       	cp	r10, r27
    2ff8:	b1 04       	cpc	r11, r1
    2ffa:	09 f0       	breq	.+2      	; 0x2ffe <dump_stack_info+0x196>
    2ffc:	b5 cf       	rjmp	.-150    	; 0x2f68 <dump_stack_info+0x100>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    2ffe:	df 91       	pop	r29
    3000:	cf 91       	pop	r28
    3002:	1f 91       	pop	r17
    3004:	0f 91       	pop	r16
    3006:	ff 90       	pop	r15
    3008:	ef 90       	pop	r14
    300a:	df 90       	pop	r13
    300c:	cf 90       	pop	r12
    300e:	bf 90       	pop	r11
    3010:	af 90       	pop	r10
    3012:	9f 90       	pop	r9
    3014:	8f 90       	pop	r8
    3016:	7f 90       	pop	r7
    3018:	6f 90       	pop	r6
    301a:	08 95       	ret

0000301c <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    301c:	cf 93       	push	r28
    301e:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    3020:	e0 91 ae 05 	lds	r30, 0x05AE
    3024:	f0 91 af 05 	lds	r31, 0x05AF
    3028:	c2 81       	ldd	r28, Z+2	; 0x02
    302a:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    302c:	88 81       	ld	r24, Y
    302e:	85 35       	cpi	r24, 0x55	; 85
    3030:	39 f0       	breq	.+14     	; 0x3040 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3032:	0e 94 34 17 	call	0x2e68	; 0x2e68 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    3036:	81 e0       	ldi	r24, 0x01	; 1
    3038:	0e 94 06 17 	call	0x2e0c	; 0x2e0c <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    303c:	85 e5       	ldi	r24, 0x55	; 85
    303e:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3040:	e0 91 ae 05 	lds	r30, 0x05AE
    3044:	f0 91 af 05 	lds	r31, 0x05AF
    3048:	80 81       	ld	r24, Z
    304a:	91 81       	ldd	r25, Z+1	; 0x01
    304c:	80 50       	subi	r24, 0x00	; 0
    304e:	91 41       	sbci	r25, 0x11	; 17
    3050:	28 f0       	brcs	.+10     	; 0x305c <nrk_stack_check+0x40>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3052:	0e 94 34 17 	call	0x2e68	; 0x2e68 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3056:	82 e1       	ldi	r24, 0x12	; 18
    3058:	0e 94 06 17 	call	0x2e0c	; 0x2e0c <nrk_error_add>




#endif
}
    305c:	df 91       	pop	r29
    305e:	cf 91       	pop	r28
    3060:	08 95       	ret

00003062 <nrk_signal_create>:
int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    3062:	40 91 aa 03 	lds	r20, 0x03AA
    3066:	50 91 ab 03 	lds	r21, 0x03AB
    306a:	60 91 ac 03 	lds	r22, 0x03AC
    306e:	70 91 ad 03 	lds	r23, 0x03AD
    3072:	20 e0       	ldi	r18, 0x00	; 0
    3074:	30 e0       	ldi	r19, 0x00	; 0
    3076:	db 01       	movw	r26, r22
    3078:	ca 01       	movw	r24, r20
    307a:	02 2e       	mov	r0, r18
    307c:	04 c0       	rjmp	.+8      	; 0x3086 <nrk_signal_create+0x24>
    307e:	b6 95       	lsr	r27
    3080:	a7 95       	ror	r26
    3082:	97 95       	ror	r25
    3084:	87 95       	ror	r24
    3086:	0a 94       	dec	r0
    3088:	d2 f7       	brpl	.-12     	; 0x307e <nrk_signal_create+0x1c>
    308a:	81 70       	andi	r24, 0x01	; 1
    308c:	90 70       	andi	r25, 0x00	; 0
    308e:	89 2b       	or	r24, r25
    3090:	d1 f4       	brne	.+52     	; 0x30c6 <nrk_signal_create+0x64>
		{    
			_nrk_signal_list|=SIG(i);
    3092:	81 e0       	ldi	r24, 0x01	; 1
    3094:	90 e0       	ldi	r25, 0x00	; 0
    3096:	a0 e0       	ldi	r26, 0x00	; 0
    3098:	b0 e0       	ldi	r27, 0x00	; 0
    309a:	02 2e       	mov	r0, r18
    309c:	04 c0       	rjmp	.+8      	; 0x30a6 <nrk_signal_create+0x44>
    309e:	88 0f       	add	r24, r24
    30a0:	99 1f       	adc	r25, r25
    30a2:	aa 1f       	adc	r26, r26
    30a4:	bb 1f       	adc	r27, r27
    30a6:	0a 94       	dec	r0
    30a8:	d2 f7       	brpl	.-12     	; 0x309e <nrk_signal_create+0x3c>
    30aa:	84 2b       	or	r24, r20
    30ac:	95 2b       	or	r25, r21
    30ae:	a6 2b       	or	r26, r22
    30b0:	b7 2b       	or	r27, r23
    30b2:	80 93 aa 03 	sts	0x03AA, r24
    30b6:	90 93 ab 03 	sts	0x03AB, r25
    30ba:	a0 93 ac 03 	sts	0x03AC, r26
    30be:	b0 93 ad 03 	sts	0x03AD, r27
			return i;
    30c2:	82 2f       	mov	r24, r18
    30c4:	08 95       	ret
    30c6:	2f 5f       	subi	r18, 0xFF	; 255
    30c8:	3f 4f       	sbci	r19, 0xFF	; 255
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    30ca:	20 32       	cpi	r18, 0x20	; 32
    30cc:	31 05       	cpc	r19, r1
    30ce:	99 f6       	brne	.-90     	; 0x3076 <nrk_signal_create+0x14>
    30d0:	8f ef       	ldi	r24, 0xFF	; 255
		}
	}
	return NRK_ERROR;


}
    30d2:	08 95       	ret

000030d4 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
    30d4:	e0 91 ae 05 	lds	r30, 0x05AE
    30d8:	f0 91 af 05 	lds	r31, 0x05AF
    30dc:	65 85       	ldd	r22, Z+13	; 0x0d
    30de:	76 85       	ldd	r23, Z+14	; 0x0e
        return nrk_cur_task_TCB->registered_signal_mask;
}
    30e0:	87 85       	ldd	r24, Z+15	; 0x0f
    30e2:	90 89       	ldd	r25, Z+16	; 0x10
    30e4:	08 95       	ret

000030e6 <nrk_signal_unregister>:
	return NRK_OK;
}


int8_t nrk_signal_unregister(int8_t sig_id)
{
    30e6:	ef 92       	push	r14
    30e8:	ff 92       	push	r15
    30ea:	0f 93       	push	r16
    30ec:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    30ee:	21 e0       	ldi	r18, 0x01	; 1
    30f0:	30 e0       	ldi	r19, 0x00	; 0
    30f2:	40 e0       	ldi	r20, 0x00	; 0
    30f4:	50 e0       	ldi	r21, 0x00	; 0
    30f6:	04 c0       	rjmp	.+8      	; 0x3100 <nrk_signal_unregister+0x1a>
    30f8:	22 0f       	add	r18, r18
    30fa:	33 1f       	adc	r19, r19
    30fc:	44 1f       	adc	r20, r20
    30fe:	55 1f       	adc	r21, r21
    3100:	8a 95       	dec	r24
    3102:	d2 f7       	brpl	.-12     	; 0x30f8 <nrk_signal_unregister+0x12>

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    3104:	e0 91 ae 05 	lds	r30, 0x05AE
    3108:	f0 91 af 05 	lds	r31, 0x05AF
    310c:	e5 84       	ldd	r14, Z+13	; 0x0d
    310e:	f6 84       	ldd	r15, Z+14	; 0x0e
    3110:	07 85       	ldd	r16, Z+15	; 0x0f
    3112:	10 89       	ldd	r17, Z+16	; 0x10
    3114:	da 01       	movw	r26, r20
    3116:	c9 01       	movw	r24, r18
    3118:	8e 21       	and	r24, r14
    311a:	9f 21       	and	r25, r15
    311c:	a0 23       	and	r26, r16
    311e:	b1 23       	and	r27, r17
    3120:	00 97       	sbiw	r24, 0x00	; 0
    3122:	a1 05       	cpc	r26, r1
    3124:	b1 05       	cpc	r27, r1
    3126:	11 f4       	brne	.+4      	; 0x312c <nrk_signal_unregister+0x46>
    3128:	8f ef       	ldi	r24, 0xFF	; 255
    312a:	19 c0       	rjmp	.+50     	; 0x315e <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    312c:	20 95       	com	r18
    312e:	30 95       	com	r19
    3130:	40 95       	com	r20
    3132:	50 95       	com	r21
    3134:	e2 22       	and	r14, r18
    3136:	f3 22       	and	r15, r19
    3138:	04 23       	and	r16, r20
    313a:	15 23       	and	r17, r21
    313c:	e5 86       	std	Z+13, r14	; 0x0d
    313e:	f6 86       	std	Z+14, r15	; 0x0e
    3140:	07 87       	std	Z+15, r16	; 0x0f
    3142:	10 8b       	std	Z+16, r17	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    3144:	81 89       	ldd	r24, Z+17	; 0x11
    3146:	92 89       	ldd	r25, Z+18	; 0x12
    3148:	a3 89       	ldd	r26, Z+19	; 0x13
    314a:	b4 89       	ldd	r27, Z+20	; 0x14
    314c:	82 23       	and	r24, r18
    314e:	93 23       	and	r25, r19
    3150:	a4 23       	and	r26, r20
    3152:	b5 23       	and	r27, r21
    3154:	81 8b       	std	Z+17, r24	; 0x11
    3156:	92 8b       	std	Z+18, r25	; 0x12
    3158:	a3 8b       	std	Z+19, r26	; 0x13
    315a:	b4 8b       	std	Z+20, r27	; 0x14
    315c:	81 e0       	ldi	r24, 0x01	; 1
	}
	else
		return NRK_ERROR;
return NRK_OK;
}
    315e:	1f 91       	pop	r17
    3160:	0f 91       	pop	r16
    3162:	ff 90       	pop	r15
    3164:	ef 90       	pop	r14
    3166:	08 95       	ret

00003168 <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    3168:	68 2f       	mov	r22, r24
    316a:	77 27       	eor	r23, r23
    316c:	67 fd       	sbrc	r22, 7
    316e:	70 95       	com	r23
    3170:	80 91 aa 03 	lds	r24, 0x03AA
    3174:	90 91 ab 03 	lds	r25, 0x03AB
    3178:	a0 91 ac 03 	lds	r26, 0x03AC
    317c:	b0 91 ad 03 	lds	r27, 0x03AD
    3180:	06 2e       	mov	r0, r22
    3182:	04 c0       	rjmp	.+8      	; 0x318c <nrk_signal_register+0x24>
    3184:	b6 95       	lsr	r27
    3186:	a7 95       	ror	r26
    3188:	97 95       	ror	r25
    318a:	87 95       	ror	r24
    318c:	0a 94       	dec	r0
    318e:	d2 f7       	brpl	.-12     	; 0x3184 <nrk_signal_register+0x1c>
    3190:	81 70       	andi	r24, 0x01	; 1
    3192:	90 70       	andi	r25, 0x00	; 0
    3194:	89 2b       	or	r24, r25
    3196:	11 f4       	brne	.+4      	; 0x319c <nrk_signal_register+0x34>
    3198:	8f ef       	ldi	r24, 0xFF	; 255
    319a:	08 95       	ret
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    319c:	e0 91 ae 05 	lds	r30, 0x05AE
    31a0:	f0 91 af 05 	lds	r31, 0x05AF
    31a4:	21 e0       	ldi	r18, 0x01	; 1
    31a6:	30 e0       	ldi	r19, 0x00	; 0
    31a8:	40 e0       	ldi	r20, 0x00	; 0
    31aa:	50 e0       	ldi	r21, 0x00	; 0
    31ac:	04 c0       	rjmp	.+8      	; 0x31b6 <nrk_signal_register+0x4e>
    31ae:	22 0f       	add	r18, r18
    31b0:	33 1f       	adc	r19, r19
    31b2:	44 1f       	adc	r20, r20
    31b4:	55 1f       	adc	r21, r21
    31b6:	6a 95       	dec	r22
    31b8:	d2 f7       	brpl	.-12     	; 0x31ae <nrk_signal_register+0x46>
    31ba:	85 85       	ldd	r24, Z+13	; 0x0d
    31bc:	96 85       	ldd	r25, Z+14	; 0x0e
    31be:	a7 85       	ldd	r26, Z+15	; 0x0f
    31c0:	b0 89       	ldd	r27, Z+16	; 0x10
    31c2:	82 2b       	or	r24, r18
    31c4:	93 2b       	or	r25, r19
    31c6:	a4 2b       	or	r26, r20
    31c8:	b5 2b       	or	r27, r21
    31ca:	85 87       	std	Z+13, r24	; 0x0d
    31cc:	96 87       	std	Z+14, r25	; 0x0e
    31ce:	a7 87       	std	Z+15, r26	; 0x0f
    31d0:	b0 8b       	std	Z+16, r27	; 0x10
    31d2:	81 e0       	ldi	r24, 0x01	; 1
		return NRK_OK;
	}
            
	return NRK_ERROR;
}
    31d4:	08 95       	ret

000031d6 <nrk_sem_create>:
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    31d6:	80 e0       	ldi	r24, 0x00	; 0
    31d8:	90 e0       	ldi	r25, 0x00	; 0
    31da:	08 95       	ret

000031dc <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    31dc:	8a 59       	subi	r24, 0x9A	; 154
    31de:	95 40       	sbci	r25, 0x05	; 5
    31e0:	11 f0       	breq	.+4      	; 0x31e6 <nrk_get_resource_index+0xa>
    31e2:	8f ef       	ldi	r24, 0xFF	; 255
    31e4:	08 95       	ret
    31e6:	80 e0       	ldi	r24, 0x00	; 0
				return id;
	return NRK_ERROR;
}
    31e8:	08 95       	ret

000031ea <nrk_sem_delete>:
return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    31ea:	0e 94 ee 18 	call	0x31dc	; 0x31dc <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    31ee:	8f 3f       	cpi	r24, 0xFF	; 255
    31f0:	11 f4       	brne	.+4      	; 0x31f6 <nrk_sem_delete+0xc>
    31f2:	81 e0       	ldi	r24, 0x01	; 1
    31f4:	03 c0       	rjmp	.+6      	; 0x31fc <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    31f6:	81 30       	cpi	r24, 0x01	; 1
    31f8:	29 f4       	brne	.+10     	; 0x3204 <nrk_sem_delete+0x1a>
    31fa:	82 e0       	ldi	r24, 0x02	; 2
    31fc:	0e 94 23 15 	call	0x2a46	; 0x2a46 <_nrk_errno_set>
    3200:	8f ef       	ldi	r24, 0xFF	; 255
    3202:	08 95       	ret

	nrk_sem_list[id].count=-1;
    3204:	99 27       	eor	r25, r25
    3206:	87 fd       	sbrc	r24, 7
    3208:	90 95       	com	r25
    320a:	fc 01       	movw	r30, r24
    320c:	ee 0f       	add	r30, r30
    320e:	ff 1f       	adc	r31, r31
    3210:	e8 0f       	add	r30, r24
    3212:	f9 1f       	adc	r31, r25
    3214:	e6 56       	subi	r30, 0x66	; 102
    3216:	fa 4f       	sbci	r31, 0xFA	; 250
    3218:	8f ef       	ldi	r24, 0xFF	; 255
    321a:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    321c:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    321e:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    3220:	80 91 ad 05 	lds	r24, 0x05AD
    3224:	81 50       	subi	r24, 0x01	; 1
    3226:	80 93 ad 05 	sts	0x05AD, r24
    322a:	81 e0       	ldi	r24, 0x01	; 1
return NRK_OK;
}
    322c:	08 95       	ret

0000322e <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    322e:	0e 94 ee 18 	call	0x31dc	; 0x31dc <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3232:	8f 3f       	cpi	r24, 0xFF	; 255
    3234:	11 f4       	brne	.+4      	; 0x323a <nrk_sem_query+0xc>
    3236:	81 e0       	ldi	r24, 0x01	; 1
    3238:	03 c0       	rjmp	.+6      	; 0x3240 <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    323a:	81 30       	cpi	r24, 0x01	; 1
    323c:	29 f4       	brne	.+10     	; 0x3248 <nrk_sem_query+0x1a>
    323e:	82 e0       	ldi	r24, 0x02	; 2
    3240:	0e 94 23 15 	call	0x2a46	; 0x2a46 <_nrk_errno_set>
    3244:	8f ef       	ldi	r24, 0xFF	; 255
    3246:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    3248:	99 27       	eor	r25, r25
    324a:	87 fd       	sbrc	r24, 7
    324c:	90 95       	com	r25
    324e:	fc 01       	movw	r30, r24
    3250:	ee 0f       	add	r30, r30
    3252:	ff 1f       	adc	r31, r31
    3254:	e8 0f       	add	r30, r24
    3256:	f9 1f       	adc	r31, r25
    3258:	e6 56       	subi	r30, 0x66	; 102
    325a:	fa 4f       	sbci	r31, 0xFA	; 250
    325c:	82 81       	ldd	r24, Z+2	; 0x02
}
    325e:	08 95       	ret

00003260 <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    3260:	1f 93       	push	r17
    3262:	cf 93       	push	r28
    3264:	df 93       	push	r29
	int8_t id=nrk_get_resource_index(rsrc);	
    3266:	0e 94 ee 18 	call	0x31dc	; 0x31dc <nrk_get_resource_index>
    326a:	18 2f       	mov	r17, r24
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    326c:	8f 3f       	cpi	r24, 0xFF	; 255
    326e:	11 f4       	brne	.+4      	; 0x3274 <nrk_sem_post+0x14>
    3270:	81 e0       	ldi	r24, 0x01	; 1
    3272:	03 c0       	rjmp	.+6      	; 0x327a <nrk_sem_post+0x1a>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3274:	81 30       	cpi	r24, 0x01	; 1
    3276:	29 f4       	brne	.+10     	; 0x3282 <nrk_sem_post+0x22>
    3278:	82 e0       	ldi	r24, 0x02	; 2
    327a:	0e 94 23 15 	call	0x2a46	; 0x2a46 <_nrk_errno_set>
    327e:	8f ef       	ldi	r24, 0xFF	; 255
    3280:	3d c0       	rjmp	.+122    	; 0x32fc <nrk_sem_post+0x9c>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    3282:	99 27       	eor	r25, r25
    3284:	87 fd       	sbrc	r24, 7
    3286:	90 95       	com	r25
    3288:	ec 01       	movw	r28, r24
    328a:	cc 0f       	add	r28, r28
    328c:	dd 1f       	adc	r29, r29
    328e:	c8 0f       	add	r28, r24
    3290:	d9 1f       	adc	r29, r25
    3292:	c6 56       	subi	r28, 0x66	; 102
    3294:	da 4f       	sbci	r29, 0xFA	; 250
    3296:	9a 81       	ldd	r25, Y+2	; 0x02
    3298:	88 81       	ld	r24, Y
    329a:	98 17       	cp	r25, r24
    329c:	74 f5       	brge	.+92     	; 0x32fa <nrk_sem_post+0x9a>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    329e:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>

		nrk_sem_list[id].value++;
    32a2:	8a 81       	ldd	r24, Y+2	; 0x02
    32a4:	8f 5f       	subi	r24, 0xFF	; 255
    32a6:	8a 83       	std	Y+2, r24	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    32a8:	e0 91 ae 05 	lds	r30, 0x05AE
    32ac:	f0 91 af 05 	lds	r31, 0x05AF
    32b0:	14 82       	std	Z+4, r1	; 0x04
    32b2:	ea ef       	ldi	r30, 0xFA	; 250
    32b4:	f4 e0       	ldi	r31, 0x04	; 4

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    32b6:	21 2f       	mov	r18, r17
    32b8:	33 27       	eor	r19, r19
    32ba:	27 fd       	sbrc	r18, 7
    32bc:	30 95       	com	r19
    32be:	43 2f       	mov	r20, r19
    32c0:	53 2f       	mov	r21, r19
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    32c2:	63 e0       	ldi	r22, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    32c4:	80 81       	ld	r24, Z
    32c6:	82 30       	cpi	r24, 0x02	; 2
    32c8:	89 f4       	brne	.+34     	; 0x32ec <nrk_sem_post+0x8c>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    32ca:	82 85       	ldd	r24, Z+10	; 0x0a
    32cc:	93 85       	ldd	r25, Z+11	; 0x0b
    32ce:	a4 85       	ldd	r26, Z+12	; 0x0c
    32d0:	b5 85       	ldd	r27, Z+13	; 0x0d
    32d2:	82 17       	cp	r24, r18
    32d4:	93 07       	cpc	r25, r19
    32d6:	a4 07       	cpc	r26, r20
    32d8:	b5 07       	cpc	r27, r21
    32da:	41 f4       	brne	.+16     	; 0x32ec <nrk_sem_post+0x8c>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    32dc:	62 83       	std	Z+2, r22	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    32de:	17 86       	std	Z+15, r1	; 0x0f
    32e0:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    32e2:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    32e4:	12 86       	std	Z+10, r1	; 0x0a
    32e6:	13 86       	std	Z+11, r1	; 0x0b
    32e8:	14 86       	std	Z+12, r1	; 0x0c
    32ea:	15 86       	std	Z+13, r1	; 0x0d
    32ec:	b1 96       	adiw	r30, 0x21	; 33
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    32ee:	85 e0       	ldi	r24, 0x05	; 5
    32f0:	ef 39       	cpi	r30, 0x9F	; 159
    32f2:	f8 07       	cpc	r31, r24
    32f4:	39 f7       	brne	.-50     	; 0x32c4 <nrk_sem_post+0x64>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    32f6:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>
    32fa:	81 e0       	ldi	r24, 0x01	; 1
	}
		
return NRK_OK;
}
    32fc:	df 91       	pop	r29
    32fe:	cf 91       	pop	r28
    3300:	1f 91       	pop	r17
    3302:	08 95       	ret

00003304 <nrk_event_signal>:
            
	return NRK_ERROR;
}

int8_t nrk_event_signal(int8_t sig_id)
{
    3304:	df 92       	push	r13
    3306:	ef 92       	push	r14
    3308:	ff 92       	push	r15
    330a:	0f 93       	push	r16
    330c:	1f 93       	push	r17

	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    330e:	51 e0       	ldi	r21, 0x01	; 1
    3310:	e5 2e       	mov	r14, r21
    3312:	f1 2c       	mov	r15, r1
    3314:	01 2d       	mov	r16, r1
    3316:	11 2d       	mov	r17, r1
    3318:	04 c0       	rjmp	.+8      	; 0x3322 <nrk_event_signal+0x1e>
    331a:	ee 0c       	add	r14, r14
    331c:	ff 1c       	adc	r15, r15
    331e:	00 1f       	adc	r16, r16
    3320:	11 1f       	adc	r17, r17
    3322:	8a 95       	dec	r24
    3324:	d2 f7       	brpl	.-12     	; 0x331a <nrk_event_signal+0x16>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    3326:	80 91 aa 03 	lds	r24, 0x03AA
    332a:	90 91 ab 03 	lds	r25, 0x03AB
    332e:	a0 91 ac 03 	lds	r26, 0x03AC
    3332:	b0 91 ad 03 	lds	r27, 0x03AD
    3336:	8e 21       	and	r24, r14
    3338:	9f 21       	and	r25, r15
    333a:	a0 23       	and	r26, r16
    333c:	b1 23       	and	r27, r17
    333e:	00 97       	sbiw	r24, 0x00	; 0
    3340:	a1 05       	cpc	r26, r1
    3342:	b1 05       	cpc	r27, r1
    3344:	11 f4       	brne	.+4      	; 0x334a <nrk_event_signal+0x46>
    3346:	81 e0       	ldi	r24, 0x01	; 1
    3348:	41 c0       	rjmp	.+130    	; 0x33cc <nrk_event_signal+0xc8>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    334a:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>
    334e:	ea ef       	ldi	r30, 0xFA	; 250
    3350:	f4 e0       	ldi	r31, 0x04	; 4
    3352:	dd 24       	eor	r13, r13
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3354:	23 e0       	ldi	r18, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    3356:	80 81       	ld	r24, Z
    3358:	81 30       	cpi	r24, 0x01	; 1
    335a:	b1 f4       	brne	.+44     	; 0x3388 <nrk_event_signal+0x84>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    335c:	82 85       	ldd	r24, Z+10	; 0x0a
    335e:	93 85       	ldd	r25, Z+11	; 0x0b
    3360:	a4 85       	ldd	r26, Z+12	; 0x0c
    3362:	b5 85       	ldd	r27, Z+13	; 0x0d
    3364:	8e 21       	and	r24, r14
    3366:	9f 21       	and	r25, r15
    3368:	a0 23       	and	r26, r16
    336a:	b1 23       	and	r27, r17
    336c:	00 97       	sbiw	r24, 0x00	; 0
    336e:	a1 05       	cpc	r26, r1
    3370:	b1 05       	cpc	r27, r1
    3372:	51 f0       	breq	.+20     	; 0x3388 <nrk_event_signal+0x84>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3374:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    3376:	17 86       	std	Z+15, r1	; 0x0f
    3378:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    337a:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    337c:	e2 86       	std	Z+10, r14	; 0x0a
    337e:	f3 86       	std	Z+11, r15	; 0x0b
    3380:	04 87       	std	Z+12, r16	; 0x0c
    3382:	15 87       	std	Z+13, r17	; 0x0d
    3384:	dd 24       	eor	r13, r13
    3386:	d3 94       	inc	r13
					event_occured=1;
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    3388:	80 81       	ld	r24, Z
    338a:	82 30       	cpi	r24, 0x02	; 2
    338c:	99 f4       	brne	.+38     	; 0x33b4 <nrk_event_signal+0xb0>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    338e:	82 85       	ldd	r24, Z+10	; 0x0a
    3390:	93 85       	ldd	r25, Z+11	; 0x0b
    3392:	a4 85       	ldd	r26, Z+12	; 0x0c
    3394:	b5 85       	ldd	r27, Z+13	; 0x0d
    3396:	8e 15       	cp	r24, r14
    3398:	9f 05       	cpc	r25, r15
    339a:	a0 07       	cpc	r26, r16
    339c:	b1 07       	cpc	r27, r17
    339e:	51 f4       	brne	.+20     	; 0x33b4 <nrk_event_signal+0xb0>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    33a0:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    33a2:	17 86       	std	Z+15, r1	; 0x0f
    33a4:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    33a6:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    33a8:	12 86       	std	Z+10, r1	; 0x0a
    33aa:	13 86       	std	Z+11, r1	; 0x0b
    33ac:	14 86       	std	Z+12, r1	; 0x0c
    33ae:	15 86       	std	Z+13, r1	; 0x0d
    33b0:	dd 24       	eor	r13, r13
    33b2:	d3 94       	inc	r13
    33b4:	b1 96       	adiw	r30, 0x21	; 33
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    33b6:	85 e0       	ldi	r24, 0x05	; 5
    33b8:	ef 39       	cpi	r30, 0x9F	; 159
    33ba:	f8 07       	cpc	r31, r24
    33bc:	61 f6       	brne	.-104    	; 0x3356 <nrk_event_signal+0x52>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    33be:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>
	if(event_occured)
    33c2:	dd 20       	and	r13, r13
    33c4:	11 f0       	breq	.+4      	; 0x33ca <nrk_event_signal+0xc6>
    33c6:	81 e0       	ldi	r24, 0x01	; 1
    33c8:	04 c0       	rjmp	.+8      	; 0x33d2 <nrk_event_signal+0xce>
	{
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    33ca:	82 e0       	ldi	r24, 0x02	; 2
    33cc:	0e 94 23 15 	call	0x2a46	; 0x2a46 <_nrk_errno_set>
    33d0:	8f ef       	ldi	r24, 0xFF	; 255
	return NRK_ERROR;
}
    33d2:	1f 91       	pop	r17
    33d4:	0f 91       	pop	r16
    33d6:	ff 90       	pop	r15
    33d8:	ef 90       	pop	r14
    33da:	df 90       	pop	r13
    33dc:	08 95       	ret

000033de <nrk_signal_delete>:
        return nrk_cur_task_TCB->registered_signal_mask;
}

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    33de:	ef 92       	push	r14
    33e0:	ff 92       	push	r15
    33e2:	0f 93       	push	r16
    33e4:	1f 93       	push	r17
    33e6:	cf 93       	push	r28
    33e8:	df 93       	push	r29
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    33ea:	c8 2f       	mov	r28, r24
    33ec:	dd 27       	eor	r29, r29
    33ee:	c7 fd       	sbrc	r28, 7
    33f0:	d0 95       	com	r29
    33f2:	61 e0       	ldi	r22, 0x01	; 1
    33f4:	e6 2e       	mov	r14, r22
    33f6:	f1 2c       	mov	r15, r1
    33f8:	01 2d       	mov	r16, r1
    33fa:	11 2d       	mov	r17, r1
    33fc:	0c 2e       	mov	r0, r28
    33fe:	04 c0       	rjmp	.+8      	; 0x3408 <nrk_signal_delete+0x2a>
    3400:	ee 0c       	add	r14, r14
    3402:	ff 1c       	adc	r15, r15
    3404:	00 1f       	adc	r16, r16
    3406:	11 1f       	adc	r17, r17
    3408:	0a 94       	dec	r0
    340a:	d2 f7       	brpl	.-12     	; 0x3400 <nrk_signal_delete+0x22>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    340c:	80 91 aa 03 	lds	r24, 0x03AA
    3410:	90 91 ab 03 	lds	r25, 0x03AB
    3414:	a0 91 ac 03 	lds	r26, 0x03AC
    3418:	b0 91 ad 03 	lds	r27, 0x03AD
    341c:	8e 21       	and	r24, r14
    341e:	9f 21       	and	r25, r15
    3420:	a0 23       	and	r26, r16
    3422:	b1 23       	and	r27, r17
    3424:	00 97       	sbiw	r24, 0x00	; 0
    3426:	a1 05       	cpc	r26, r1
    3428:	b1 05       	cpc	r27, r1
    342a:	11 f4       	brne	.+4      	; 0x3430 <nrk_signal_delete+0x52>
    342c:	8f ef       	ldi	r24, 0xFF	; 255
    342e:	5c c0       	rjmp	.+184    	; 0x34e8 <nrk_signal_delete+0x10a>

	nrk_int_disable();
    3430:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>
    3434:	ea ef       	ldi	r30, 0xFA	; 250
    3436:	f4 e0       	ldi	r31, 0x04	; 4
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3438:	a8 01       	movw	r20, r16
    343a:	97 01       	movw	r18, r14
    343c:	20 95       	com	r18
    343e:	30 95       	com	r19
    3440:	40 95       	com	r20
    3442:	50 95       	com	r21
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3444:	63 e0       	ldi	r22, 0x03	; 3

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    3446:	81 81       	ldd	r24, Z+1	; 0x01
    3448:	8f 3f       	cpi	r24, 0xFF	; 255
    344a:	39 f1       	breq	.+78     	; 0x349a <nrk_signal_delete+0xbc>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    344c:	86 81       	ldd	r24, Z+6	; 0x06
    344e:	97 81       	ldd	r25, Z+7	; 0x07
    3450:	a0 85       	ldd	r26, Z+8	; 0x08
    3452:	b1 85       	ldd	r27, Z+9	; 0x09
    3454:	8e 15       	cp	r24, r14
    3456:	9f 05       	cpc	r25, r15
    3458:	a0 07       	cpc	r26, r16
    345a:	b1 07       	cpc	r27, r17
    345c:	31 f4       	brne	.+12     	; 0x346a <nrk_signal_delete+0x8c>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    345e:	12 86       	std	Z+10, r1	; 0x0a
    3460:	13 86       	std	Z+11, r1	; 0x0b
    3462:	14 86       	std	Z+12, r1	; 0x0c
    3464:	15 86       	std	Z+13, r1	; 0x0d
			nrk_task_TCB[task_ID].event_suspend=0;
    3466:	10 82       	st	Z, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3468:	62 83       	std	Z+2, r22	; 0x02
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    346a:	86 81       	ldd	r24, Z+6	; 0x06
    346c:	97 81       	ldd	r25, Z+7	; 0x07
    346e:	a0 85       	ldd	r26, Z+8	; 0x08
    3470:	b1 85       	ldd	r27, Z+9	; 0x09
    3472:	82 23       	and	r24, r18
    3474:	93 23       	and	r25, r19
    3476:	a4 23       	and	r26, r20
    3478:	b5 23       	and	r27, r21
    347a:	86 83       	std	Z+6, r24	; 0x06
    347c:	97 83       	std	Z+7, r25	; 0x07
    347e:	a0 87       	std	Z+8, r26	; 0x08
    3480:	b1 87       	std	Z+9, r27	; 0x09
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3482:	82 85       	ldd	r24, Z+10	; 0x0a
    3484:	93 85       	ldd	r25, Z+11	; 0x0b
    3486:	a4 85       	ldd	r26, Z+12	; 0x0c
    3488:	b5 85       	ldd	r27, Z+13	; 0x0d
    348a:	82 23       	and	r24, r18
    348c:	93 23       	and	r25, r19
    348e:	a4 23       	and	r26, r20
    3490:	b5 23       	and	r27, r21
    3492:	82 87       	std	Z+10, r24	; 0x0a
    3494:	93 87       	std	Z+11, r25	; 0x0b
    3496:	a4 87       	std	Z+12, r26	; 0x0c
    3498:	b5 87       	std	Z+13, r27	; 0x0d
    349a:	b1 96       	adiw	r30, 0x21	; 33
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    349c:	85 e0       	ldi	r24, 0x05	; 5
    349e:	ef 39       	cpi	r30, 0x9F	; 159
    34a0:	f8 07       	cpc	r31, r24
    34a2:	89 f6       	brne	.-94     	; 0x3446 <nrk_signal_delete+0x68>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    34a4:	2e ef       	ldi	r18, 0xFE	; 254
    34a6:	3f ef       	ldi	r19, 0xFF	; 255
    34a8:	4f ef       	ldi	r20, 0xFF	; 255
    34aa:	5f ef       	ldi	r21, 0xFF	; 255
    34ac:	04 c0       	rjmp	.+8      	; 0x34b6 <nrk_signal_delete+0xd8>
    34ae:	22 0f       	add	r18, r18
    34b0:	33 1f       	adc	r19, r19
    34b2:	44 1f       	adc	r20, r20
    34b4:	55 1f       	adc	r21, r21
    34b6:	ca 95       	dec	r28
    34b8:	d2 f7       	brpl	.-12     	; 0x34ae <nrk_signal_delete+0xd0>
    34ba:	80 91 aa 03 	lds	r24, 0x03AA
    34be:	90 91 ab 03 	lds	r25, 0x03AB
    34c2:	a0 91 ac 03 	lds	r26, 0x03AC
    34c6:	b0 91 ad 03 	lds	r27, 0x03AD
    34ca:	82 23       	and	r24, r18
    34cc:	93 23       	and	r25, r19
    34ce:	a4 23       	and	r26, r20
    34d0:	b5 23       	and	r27, r21
    34d2:	80 93 aa 03 	sts	0x03AA, r24
    34d6:	90 93 ab 03 	sts	0x03AB, r25
    34da:	a0 93 ac 03 	sts	0x03AC, r26
    34de:	b0 93 ad 03 	sts	0x03AD, r27
	nrk_int_enable();
    34e2:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>
    34e6:	81 e0       	ldi	r24, 0x01	; 1

	return NRK_OK;
}
    34e8:	df 91       	pop	r29
    34ea:	cf 91       	pop	r28
    34ec:	1f 91       	pop	r17
    34ee:	0f 91       	pop	r16
    34f0:	ff 90       	pop	r15
    34f2:	ef 90       	pop	r14
    34f4:	08 95       	ret

000034f6 <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    34f6:	1f 93       	push	r17
    34f8:	cf 93       	push	r28
    34fa:	df 93       	push	r29
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    34fc:	0e 94 ee 18 	call	0x31dc	; 0x31dc <nrk_get_resource_index>
    3500:	18 2f       	mov	r17, r24
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3502:	8f 3f       	cpi	r24, 0xFF	; 255
    3504:	11 f4       	brne	.+4      	; 0x350a <nrk_sem_pend+0x14>
    3506:	81 e0       	ldi	r24, 0x01	; 1
    3508:	03 c0       	rjmp	.+6      	; 0x3510 <nrk_sem_pend+0x1a>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    350a:	81 30       	cpi	r24, 0x01	; 1
    350c:	29 f4       	brne	.+10     	; 0x3518 <nrk_sem_pend+0x22>
    350e:	82 e0       	ldi	r24, 0x02	; 2
    3510:	0e 94 23 15 	call	0x2a46	; 0x2a46 <_nrk_errno_set>
    3514:	8f ef       	ldi	r24, 0xFF	; 255
    3516:	3f c0       	rjmp	.+126    	; 0x3596 <nrk_sem_pend+0xa0>
	
	nrk_int_disable();
    3518:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    351c:	c1 2f       	mov	r28, r17
    351e:	dd 27       	eor	r29, r29
    3520:	c7 fd       	sbrc	r28, 7
    3522:	d0 95       	com	r29
    3524:	fe 01       	movw	r30, r28
    3526:	ee 0f       	add	r30, r30
    3528:	ff 1f       	adc	r31, r31
    352a:	ec 0f       	add	r30, r28
    352c:	fd 1f       	adc	r31, r29
    352e:	e6 56       	subi	r30, 0x66	; 102
    3530:	fa 4f       	sbci	r31, 0xFA	; 250
    3532:	82 81       	ldd	r24, Z+2	; 0x02
    3534:	88 23       	and	r24, r24
    3536:	b9 f4       	brne	.+46     	; 0x3566 <nrk_sem_pend+0x70>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    3538:	e0 91 ae 05 	lds	r30, 0x05AE
    353c:	f0 91 af 05 	lds	r31, 0x05AF
    3540:	87 81       	ldd	r24, Z+7	; 0x07
    3542:	82 60       	ori	r24, 0x02	; 2
    3544:	87 83       	std	Z+7, r24	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    3546:	81 2f       	mov	r24, r17
    3548:	99 27       	eor	r25, r25
    354a:	87 fd       	sbrc	r24, 7
    354c:	90 95       	com	r25
    354e:	a9 2f       	mov	r26, r25
    3550:	b9 2f       	mov	r27, r25
    3552:	81 8b       	std	Z+17, r24	; 0x11
    3554:	92 8b       	std	Z+18, r25	; 0x12
    3556:	a3 8b       	std	Z+19, r26	; 0x13
    3558:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    355a:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>
		nrk_wait_until_ticks(0);
    355e:	80 e0       	ldi	r24, 0x00	; 0
    3560:	90 e0       	ldi	r25, 0x00	; 0
    3562:	0e 94 44 1d 	call	0x3a88	; 0x3a88 <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    3566:	fe 01       	movw	r30, r28
    3568:	ee 0f       	add	r30, r30
    356a:	ff 1f       	adc	r31, r31
    356c:	ec 0f       	add	r30, r28
    356e:	fd 1f       	adc	r31, r29
    3570:	e6 56       	subi	r30, 0x66	; 102
    3572:	fa 4f       	sbci	r31, 0xFA	; 250
    3574:	82 81       	ldd	r24, Z+2	; 0x02
    3576:	81 50       	subi	r24, 0x01	; 1
    3578:	82 83       	std	Z+2, r24	; 0x02
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    357a:	a0 91 ae 05 	lds	r26, 0x05AE
    357e:	b0 91 af 05 	lds	r27, 0x05AF
    3582:	81 81       	ldd	r24, Z+1	; 0x01
    3584:	1b 96       	adiw	r26, 0x0b	; 11
    3586:	8c 93       	st	X, r24
    3588:	1b 97       	sbiw	r26, 0x0b	; 11
	nrk_cur_task_TCB->elevated_prio_flag=1;
    358a:	81 e0       	ldi	r24, 0x01	; 1
    358c:	14 96       	adiw	r26, 0x04	; 4
    358e:	8c 93       	st	X, r24
	nrk_int_enable();
    3590:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>
    3594:	81 e0       	ldi	r24, 0x01	; 1

	return NRK_OK;
}
    3596:	df 91       	pop	r29
    3598:	cf 91       	pop	r28
    359a:	1f 91       	pop	r17
    359c:	08 95       	ret

0000359e <nrk_event_wait>:
	return NRK_ERROR;
}


uint32_t nrk_event_wait(uint32_t event_mask)
{
    359e:	9b 01       	movw	r18, r22
    35a0:	ac 01       	movw	r20, r24

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    35a2:	e0 91 ae 05 	lds	r30, 0x05AE
    35a6:	f0 91 af 05 	lds	r31, 0x05AF
    35aa:	85 85       	ldd	r24, Z+13	; 0x0d
    35ac:	96 85       	ldd	r25, Z+14	; 0x0e
    35ae:	a7 85       	ldd	r26, Z+15	; 0x0f
    35b0:	b0 89       	ldd	r27, Z+16	; 0x10
    35b2:	82 23       	and	r24, r18
    35b4:	93 23       	and	r25, r19
    35b6:	a4 23       	and	r26, r20
    35b8:	b5 23       	and	r27, r21
    35ba:	00 97       	sbiw	r24, 0x00	; 0
    35bc:	a1 05       	cpc	r26, r1
    35be:	b1 05       	cpc	r27, r1
    35c0:	29 f4       	brne	.+10     	; 0x35cc <nrk_event_wait+0x2e>
    35c2:	20 e0       	ldi	r18, 0x00	; 0
    35c4:	30 e0       	ldi	r19, 0x00	; 0
    35c6:	40 e0       	ldi	r20, 0x00	; 0
    35c8:	50 e0       	ldi	r21, 0x00	; 0
    35ca:	23 c0       	rjmp	.+70     	; 0x3612 <nrk_event_wait+0x74>
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    35cc:	21 8b       	std	Z+17, r18	; 0x11
    35ce:	32 8b       	std	Z+18, r19	; 0x12
    35d0:	43 8b       	std	Z+19, r20	; 0x13
    35d2:	54 8b       	std	Z+20, r21	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    35d4:	81 e0       	ldi	r24, 0x01	; 1
    35d6:	87 83       	std	Z+7, r24	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    35d8:	00 90 9e 05 	lds	r0, 0x059E
    35dc:	04 c0       	rjmp	.+8      	; 0x35e6 <nrk_event_wait+0x48>
    35de:	56 95       	lsr	r21
    35e0:	47 95       	ror	r20
    35e2:	37 95       	ror	r19
    35e4:	27 95       	ror	r18
    35e6:	0a 94       	dec	r0
    35e8:	d2 f7       	brpl	.-12     	; 0x35de <nrk_event_wait+0x40>
    35ea:	c9 01       	movw	r24, r18
    35ec:	81 70       	andi	r24, 0x01	; 1
    35ee:	90 70       	andi	r25, 0x00	; 0
    35f0:	89 2b       	or	r24, r25
    35f2:	19 f0       	breq	.+6      	; 0x35fa <nrk_event_wait+0x5c>
		nrk_wait_until_nw();
    35f4:	0e 94 e8 1c 	call	0x39d0	; 0x39d0 <nrk_wait_until_nw>
    35f8:	04 c0       	rjmp	.+8      	; 0x3602 <nrk_event_wait+0x64>
	else
		nrk_wait_until_ticks(0);
    35fa:	80 e0       	ldi	r24, 0x00	; 0
    35fc:	90 e0       	ldi	r25, 0x00	; 0
    35fe:	0e 94 44 1d 	call	0x3a88	; 0x3a88 <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    3602:	e0 91 ae 05 	lds	r30, 0x05AE
    3606:	f0 91 af 05 	lds	r31, 0x05AF
    360a:	21 89       	ldd	r18, Z+17	; 0x11
    360c:	32 89       	ldd	r19, Z+18	; 0x12
    360e:	43 89       	ldd	r20, Z+19	; 0x13
    3610:	54 89       	ldd	r21, Z+20	; 0x14
}
    3612:	b9 01       	movw	r22, r18
    3614:	ca 01       	movw	r24, r20
    3616:	08 95       	ret

00003618 <nrk_get_high_ready_task_ID>:
//#define TIME_PAD  2

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    3618:	e0 91 a3 05 	lds	r30, 0x05A3
    361c:	f0 91 a4 05 	lds	r31, 0x05A4
    return (_head_node->task_ID);
}
    3620:	80 81       	ld	r24, Z
    3622:	08 95       	ret

00003624 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    3624:	e0 91 a3 05 	lds	r30, 0x05A3
    3628:	f0 91 a4 05 	lds	r31, 0x05A4
    362c:	03 c0       	rjmp	.+6      	; 0x3634 <nrk_print_readyQ+0x10>
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    362e:	03 80       	ldd	r0, Z+3	; 0x03
    3630:	f4 81       	ldd	r31, Z+4	; 0x04
    3632:	e0 2d       	mov	r30, r0
void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    3634:	30 97       	sbiw	r30, 0x00	; 0
    3636:	d9 f7       	brne	.-10     	; 0x362e <nrk_print_readyQ+0xa>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    3638:	08 95       	ret

0000363a <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    363a:	df 92       	push	r13
    363c:	ef 92       	push	r14
    363e:	ff 92       	push	r15
    3640:	0f 93       	push	r16
    3642:	1f 93       	push	r17
    3644:	cf 93       	push	r28
    3646:	df 93       	push	r29
    3648:	d8 2e       	mov	r13, r24
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    364a:	c0 91 f1 04 	lds	r28, 0x04F1
    364e:	d0 91 f2 04 	lds	r29, 0x04F2
    3652:	20 97       	sbiw	r28, 0x00	; 0
    3654:	09 f4       	brne	.+2      	; 0x3658 <nrk_add_to_readyQ+0x1e>
    3656:	9b c0       	rjmp	.+310    	; 0x378e <nrk_add_to_readyQ+0x154>
    {
        return;
    }


    NextNode = _head_node;
    3658:	40 91 a3 05 	lds	r20, 0x05A3
    365c:	50 91 a4 05 	lds	r21, 0x05A4
    CurNode = _free_node;

    if (_head_node != NULL)
    3660:	41 15       	cp	r20, r1
    3662:	51 05       	cpc	r21, r1
    3664:	19 f4       	brne	.+6      	; 0x366c <nrk_add_to_readyQ+0x32>
    3666:	a0 e0       	ldi	r26, 0x00	; 0
    3668:	b0 e0       	ldi	r27, 0x00	; 0
    366a:	57 c0       	rjmp	.+174    	; 0x371a <nrk_add_to_readyQ+0xe0>
    366c:	da 01       	movw	r26, r20
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    366e:	28 2f       	mov	r18, r24
    3670:	33 27       	eor	r19, r19
    3672:	27 fd       	sbrc	r18, 7
    3674:	30 95       	com	r19
    3676:	c9 01       	movw	r24, r18
    3678:	65 e0       	ldi	r22, 0x05	; 5
    367a:	88 0f       	add	r24, r24
    367c:	99 1f       	adc	r25, r25
    367e:	6a 95       	dec	r22
    3680:	e1 f7       	brne	.-8      	; 0x367a <nrk_add_to_readyQ+0x40>
    3682:	82 0f       	add	r24, r18
    3684:	93 1f       	adc	r25, r19
    3686:	8d 50       	subi	r24, 0x0D	; 13
    3688:	9b 4f       	sbci	r25, 0xFB	; 251
    368a:	bc 01       	movw	r22, r24
    368c:	66 5f       	subi	r22, 0xF6	; 246
    368e:	7f 4f       	sbci	r23, 0xFF	; 255
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    3690:	24 e0       	ldi	r18, 0x04	; 4
    3692:	e2 2e       	mov	r14, r18
    3694:	f1 2c       	mov	r15, r1
    3696:	e8 0e       	add	r14, r24
    3698:	f9 1e       	adc	r15, r25
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    369a:	8c 01       	movw	r16, r24
    369c:	05 5f       	subi	r16, 0xF5	; 245
    369e:	1f 4f       	sbci	r17, 0xFF	; 255
    if (_head_node != NULL)
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    36a0:	8c 91       	ld	r24, X
    36a2:	28 2f       	mov	r18, r24
    36a4:	30 e0       	ldi	r19, 0x00	; 0
    36a6:	f9 01       	movw	r30, r18
    36a8:	85 e0       	ldi	r24, 0x05	; 5
    36aa:	ee 0f       	add	r30, r30
    36ac:	ff 1f       	adc	r31, r31
    36ae:	8a 95       	dec	r24
    36b0:	e1 f7       	brne	.-8      	; 0x36aa <nrk_add_to_readyQ+0x70>
    36b2:	e2 0f       	add	r30, r18
    36b4:	f3 1f       	adc	r31, r19
    36b6:	ed 50       	subi	r30, 0x0D	; 13
    36b8:	fb 4f       	sbci	r31, 0xFB	; 251
    36ba:	84 81       	ldd	r24, Z+4	; 0x04
    36bc:	88 23       	and	r24, r24
    36be:	29 f0       	breq	.+10     	; 0x36ca <nrk_add_to_readyQ+0x90>
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    36c0:	93 85       	ldd	r25, Z+11	; 0x0b
    36c2:	fb 01       	movw	r30, r22
    36c4:	80 81       	ld	r24, Z
    36c6:	98 17       	cp	r25, r24
    36c8:	40 f1       	brcs	.+80     	; 0x371a <nrk_add_to_readyQ+0xe0>
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    36ca:	f7 01       	movw	r30, r14
    36cc:	80 81       	ld	r24, Z
    36ce:	88 23       	and	r24, r24
    36d0:	79 f0       	breq	.+30     	; 0x36f0 <nrk_add_to_readyQ+0xb6>
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    36d2:	f9 01       	movw	r30, r18
    36d4:	95 e0       	ldi	r25, 0x05	; 5
    36d6:	ee 0f       	add	r30, r30
    36d8:	ff 1f       	adc	r31, r31
    36da:	9a 95       	dec	r25
    36dc:	e1 f7       	brne	.-8      	; 0x36d6 <nrk_add_to_readyQ+0x9c>
    36de:	e2 0f       	add	r30, r18
    36e0:	f3 1f       	adc	r31, r19
    36e2:	ed 50       	subi	r30, 0x0D	; 13
    36e4:	fb 4f       	sbci	r31, 0xFB	; 251
    36e6:	92 85       	ldd	r25, Z+10	; 0x0a
    36e8:	f8 01       	movw	r30, r16
    36ea:	80 81       	ld	r24, Z
    36ec:	98 17       	cp	r25, r24
    36ee:	a8 f0       	brcs	.+42     	; 0x371a <nrk_add_to_readyQ+0xe0>
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
            if (nrk_task_TCB[NextNode->task_ID].task_prio <
    36f0:	f9 01       	movw	r30, r18
    36f2:	85 e0       	ldi	r24, 0x05	; 5
    36f4:	ee 0f       	add	r30, r30
    36f6:	ff 1f       	adc	r31, r31
    36f8:	8a 95       	dec	r24
    36fa:	e1 f7       	brne	.-8      	; 0x36f4 <nrk_add_to_readyQ+0xba>
    36fc:	e2 0f       	add	r30, r18
    36fe:	f3 1f       	adc	r31, r19
    3700:	ed 50       	subi	r30, 0x0D	; 13
    3702:	fb 4f       	sbci	r31, 0xFB	; 251
    3704:	92 85       	ldd	r25, Z+10	; 0x0a
    3706:	fb 01       	movw	r30, r22
    3708:	80 81       	ld	r24, Z
    370a:	98 17       	cp	r25, r24
    370c:	30 f0       	brcs	.+12     	; 0x371a <nrk_add_to_readyQ+0xe0>
                    nrk_task_TCB[task_ID].task_prio)
                break;

            NextNode = NextNode->Next;
    370e:	13 96       	adiw	r26, 0x03	; 3
    3710:	0d 90       	ld	r0, X+
    3712:	bc 91       	ld	r27, X
    3714:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

        while (NextNode != NULL)
    3716:	10 97       	sbiw	r26, 0x00	; 0
    3718:	19 f6       	brne	.-122    	; 0x36a0 <nrk_add_to_readyQ+0x66>
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    371a:	d8 82       	st	Y, r13
    _free_node = _free_node->Next;
    371c:	eb 81       	ldd	r30, Y+3	; 0x03
    371e:	fc 81       	ldd	r31, Y+4	; 0x04
    3720:	f0 93 f2 04 	sts	0x04F2, r31
    3724:	e0 93 f1 04 	sts	0x04F1, r30

    if (NextNode == _head_node)
    3728:	a4 17       	cp	r26, r20
    372a:	b5 07       	cpc	r27, r21
    372c:	b1 f4       	brne	.+44     	; 0x375a <nrk_add_to_readyQ+0x120>
    {
        //at start
        if (_head_node != NULL)
    372e:	10 97       	sbiw	r26, 0x00	; 0
    3730:	49 f0       	breq	.+18     	; 0x3744 <nrk_add_to_readyQ+0x10a>
        {
            CurNode->Next = _head_node;
    3732:	bc 83       	std	Y+4, r27	; 0x04
    3734:	ab 83       	std	Y+3, r26	; 0x03
            CurNode->Prev = NULL;
    3736:	1a 82       	std	Y+2, r1	; 0x02
    3738:	19 82       	std	Y+1, r1	; 0x01
            _head_node->Prev = CurNode;
    373a:	12 96       	adiw	r26, 0x02	; 2
    373c:	dc 93       	st	X, r29
    373e:	ce 93       	st	-X, r28
    3740:	11 97       	sbiw	r26, 0x01	; 1
    3742:	06 c0       	rjmp	.+12     	; 0x3750 <nrk_add_to_readyQ+0x116>
        }
        else
        {
            CurNode->Next = NULL;
    3744:	1c 82       	std	Y+4, r1	; 0x04
    3746:	1b 82       	std	Y+3, r1	; 0x03
            CurNode->Prev = NULL;
    3748:	1a 82       	std	Y+2, r1	; 0x02
    374a:	19 82       	std	Y+1, r1	; 0x01
            _free_node->Prev = CurNode;
    374c:	d2 83       	std	Z+2, r29	; 0x02
    374e:	c1 83       	std	Z+1, r28	; 0x01
        }
        _head_node = CurNode;
    3750:	d0 93 a4 05 	sts	0x05A4, r29
    3754:	c0 93 a3 05 	sts	0x05A3, r28
    3758:	1a c0       	rjmp	.+52     	; 0x378e <nrk_add_to_readyQ+0x154>
    375a:	11 96       	adiw	r26, 0x01	; 1
    375c:	8d 91       	ld	r24, X+
    375e:	9c 91       	ld	r25, X
    3760:	12 97       	sbiw	r26, 0x02	; 2

    }
    else
    {
        if (NextNode != _free_node)
    3762:	ae 17       	cp	r26, r30
    3764:	bf 07       	cpc	r27, r31
    3766:	59 f0       	breq	.+22     	; 0x377e <nrk_add_to_readyQ+0x144>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    3768:	9a 83       	std	Y+2, r25	; 0x02
    376a:	89 83       	std	Y+1, r24	; 0x01
            CurNode->Next = NextNode;
    376c:	bc 83       	std	Y+4, r27	; 0x04
    376e:	ab 83       	std	Y+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    3770:	11 96       	adiw	r26, 0x01	; 1
    3772:	ed 91       	ld	r30, X+
    3774:	fc 91       	ld	r31, X
    3776:	12 97       	sbiw	r26, 0x02	; 2
    3778:	d4 83       	std	Z+4, r29	; 0x04
    377a:	c3 83       	std	Z+3, r28	; 0x03
    377c:	04 c0       	rjmp	.+8      	; 0x3786 <nrk_add_to_readyQ+0x14c>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    377e:	1c 82       	std	Y+4, r1	; 0x04
    3780:	1b 82       	std	Y+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    3782:	9a 83       	std	Y+2, r25	; 0x02
    3784:	89 83       	std	Y+1, r24	; 0x01
            _free_node->Prev = CurNode;
    3786:	12 96       	adiw	r26, 0x02	; 2
    3788:	dc 93       	st	X, r29
    378a:	ce 93       	st	-X, r28
    378c:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    378e:	df 91       	pop	r29
    3790:	cf 91       	pop	r28
    3792:	1f 91       	pop	r17
    3794:	0f 91       	pop	r16
    3796:	ff 90       	pop	r15
    3798:	ef 90       	pop	r14
    379a:	df 90       	pop	r13
    379c:	08 95       	ret

0000379e <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    379e:	cf 93       	push	r28
    37a0:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    37a2:	a0 91 a3 05 	lds	r26, 0x05A3
    37a6:	b0 91 a4 05 	lds	r27, 0x05A4
    37aa:	10 97       	sbiw	r26, 0x00	; 0
    37ac:	09 f4       	brne	.+2      	; 0x37b0 <nrk_rem_from_readyQ+0x12>
    37ae:	53 c0       	rjmp	.+166    	; 0x3856 <nrk_rem_from_readyQ+0xb8>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    37b0:	28 2f       	mov	r18, r24
    37b2:	33 27       	eor	r19, r19
    37b4:	27 fd       	sbrc	r18, 7
    37b6:	30 95       	com	r19
    37b8:	8c 91       	ld	r24, X
    37ba:	90 e0       	ldi	r25, 0x00	; 0
    37bc:	82 17       	cp	r24, r18
    37be:	93 07       	cpc	r25, r19
    37c0:	79 f4       	brne	.+30     	; 0x37e0 <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    37c2:	13 96       	adiw	r26, 0x03	; 3
    37c4:	ed 91       	ld	r30, X+
    37c6:	fc 91       	ld	r31, X
    37c8:	14 97       	sbiw	r26, 0x04	; 4
    37ca:	f0 93 a4 05 	sts	0x05A4, r31
    37ce:	e0 93 a3 05 	sts	0x05A3, r30
        _head_node->Prev = NULL;
    37d2:	12 82       	std	Z+2, r1	; 0x02
    37d4:	11 82       	std	Z+1, r1	; 0x01
    37d6:	12 c0       	rjmp	.+36     	; 0x37fc <nrk_rem_from_readyQ+0x5e>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    37d8:	da 01       	movw	r26, r20
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    37da:	41 15       	cp	r20, r1
    37dc:	51 05       	cpc	r21, r1
    37de:	d9 f1       	breq	.+118    	; 0x3856 <nrk_rem_from_readyQ+0xb8>
    37e0:	8c 91       	ld	r24, X
    37e2:	90 e0       	ldi	r25, 0x00	; 0
    37e4:	13 96       	adiw	r26, 0x03	; 3
    37e6:	4c 91       	ld	r20, X
    37e8:	13 97       	sbiw	r26, 0x03	; 3
    37ea:	14 96       	adiw	r26, 0x04	; 4
    37ec:	5c 91       	ld	r21, X
    37ee:	14 97       	sbiw	r26, 0x04	; 4
    37f0:	82 17       	cp	r24, r18
    37f2:	93 07       	cpc	r25, r19
    37f4:	89 f7       	brne	.-30     	; 0x37d8 <nrk_rem_from_readyQ+0x3a>
    37f6:	22 c0       	rjmp	.+68     	; 0x383c <nrk_rem_from_readyQ+0x9e>
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
        if (CurNode->Next != NULL)
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    37f8:	fa 83       	std	Y+2, r31	; 0x02
    37fa:	e9 83       	std	Y+1, r30	; 0x01
    }



    // Add to free list
    if (_free_node == NULL)
    37fc:	e0 91 f1 04 	lds	r30, 0x04F1
    3800:	f0 91 f2 04 	lds	r31, 0x04F2
    3804:	30 97       	sbiw	r30, 0x00	; 0
    3806:	49 f4       	brne	.+18     	; 0x381a <nrk_rem_from_readyQ+0x7c>
    {
        _free_node = CurNode;
    3808:	b0 93 f2 04 	sts	0x04F2, r27
    380c:	a0 93 f1 04 	sts	0x04F1, r26
        _free_node->Next = NULL;
    3810:	14 96       	adiw	r26, 0x04	; 4
    3812:	1c 92       	st	X, r1
    3814:	1e 92       	st	-X, r1
    3816:	13 97       	sbiw	r26, 0x03	; 3
    3818:	0a c0       	rjmp	.+20     	; 0x382e <nrk_rem_from_readyQ+0x90>
    }
    else
    {
        CurNode->Next = _free_node;
    381a:	14 96       	adiw	r26, 0x04	; 4
    381c:	fc 93       	st	X, r31
    381e:	ee 93       	st	-X, r30
    3820:	13 97       	sbiw	r26, 0x03	; 3
        _free_node->Prev = CurNode;
    3822:	b2 83       	std	Z+2, r27	; 0x02
    3824:	a1 83       	std	Z+1, r26	; 0x01
        _free_node = CurNode;
    3826:	b0 93 f2 04 	sts	0x04F2, r27
    382a:	a0 93 f1 04 	sts	0x04F1, r26
    }
    _free_node->Prev = NULL;
    382e:	e0 91 f1 04 	lds	r30, 0x04F1
    3832:	f0 91 f2 04 	lds	r31, 0x04F2
    3836:	12 82       	std	Z+2, r1	; 0x02
    3838:	11 82       	std	Z+1, r1	; 0x01
    383a:	0d c0       	rjmp	.+26     	; 0x3856 <nrk_rem_from_readyQ+0xb8>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    383c:	11 96       	adiw	r26, 0x01	; 1
    383e:	ed 91       	ld	r30, X+
    3840:	fc 91       	ld	r31, X
    3842:	12 97       	sbiw	r26, 0x02	; 2
    3844:	43 83       	std	Z+3, r20	; 0x03
    3846:	54 83       	std	Z+4, r21	; 0x04
        if (CurNode->Next != NULL)
    3848:	13 96       	adiw	r26, 0x03	; 3
    384a:	cd 91       	ld	r28, X+
    384c:	dc 91       	ld	r29, X
    384e:	14 97       	sbiw	r26, 0x04	; 4
    3850:	20 97       	sbiw	r28, 0x00	; 0
    3852:	91 f6       	brne	.-92     	; 0x37f8 <nrk_rem_from_readyQ+0x5a>
    3854:	d3 cf       	rjmp	.-90     	; 0x37fc <nrk_rem_from_readyQ+0x5e>
        CurNode->Next = _free_node;
        _free_node->Prev = CurNode;
        _free_node = CurNode;
    }
    _free_node->Prev = NULL;
}
    3856:	df 91       	pop	r29
    3858:	cf 91       	pop	r28
    385a:	08 95       	ret

0000385c <nrk_get_pid>:
    return NRK_OK;
}


uint8_t nrk_get_pid ()
{
    385c:	e0 91 ae 05 	lds	r30, 0x05AE
    3860:	f0 91 af 05 	lds	r31, 0x05AF
    return nrk_cur_task_TCB->task_ID;
}
    3864:	80 85       	ldd	r24, Z+8	; 0x08
    3866:	08 95       	ret

00003868 <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    3868:	0e 94 f3 26 	call	0x4de6	; 0x4de6 <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    386c:	e0 91 ae 05 	lds	r30, 0x05AE
    3870:	f0 91 af 05 	lds	r31, 0x05AF
    3874:	85 81       	ldd	r24, Z+5	; 0x05
    3876:	88 23       	and	r24, r24
    3878:	b9 f7       	brne	.-18     	; 0x3868 <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    387a:	08 95       	ret

0000387c <nrk_wait>:
    return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    387c:	ff 92       	push	r15
    387e:	0f 93       	push	r16
    3880:	1f 93       	push	r17
    3882:	df 93       	push	r29
    3884:	cf 93       	push	r28
    3886:	cd b7       	in	r28, 0x3d	; 61
    3888:	de b7       	in	r29, 0x3e	; 62
    388a:	28 97       	sbiw	r28, 0x08	; 8
    388c:	0f b6       	in	r0, 0x3f	; 63
    388e:	f8 94       	cli
    3890:	de bf       	out	0x3e, r29	; 62
    3892:	0f be       	out	0x3f, r0	; 63
    3894:	cd bf       	out	0x3d, r28	; 61
    3896:	29 83       	std	Y+1, r18	; 0x01
    3898:	3a 83       	std	Y+2, r19	; 0x02
    389a:	4b 83       	std	Y+3, r20	; 0x03
    389c:	5c 83       	std	Y+4, r21	; 0x04
    389e:	6d 83       	std	Y+5, r22	; 0x05
    38a0:	7e 83       	std	Y+6, r23	; 0x06
    38a2:	8f 83       	std	Y+7, r24	; 0x07
    38a4:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;

    nrk_stack_check ();
    38a6:	0e 94 0e 18 	call	0x301c	; 0x301c <nrk_stack_check>

    nrk_int_disable ();
    38aa:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    38ae:	e0 91 ae 05 	lds	r30, 0x05AE
    38b2:	f0 91 af 05 	lds	r31, 0x05AF
    38b6:	81 e0       	ldi	r24, 0x01	; 1
    38b8:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    38ba:	81 e0       	ldi	r24, 0x01	; 1
    38bc:	90 e0       	ldi	r25, 0x00	; 0
    38be:	90 a3       	std	Z+32, r25	; 0x20
    38c0:	87 8f       	std	Z+31, r24	; 0x1f
    timer = _nrk_os_timer_get ();
    38c2:	0e 94 87 25 	call	0x4b0e	; 0x4b0e <_nrk_os_timer_get>
    38c6:	f8 2e       	mov	r15, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks (&t);
    38c8:	ce 01       	movw	r24, r28
    38ca:	01 96       	adiw	r24, 0x01	; 1
    38cc:	0e 94 9e 1f 	call	0x3f3c	; 0x3f3c <_nrk_time_to_ticks>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    38d0:	e0 91 ae 05 	lds	r30, 0x05AE
    38d4:	f0 91 af 05 	lds	r31, 0x05AF
    38d8:	0f 2d       	mov	r16, r15
    38da:	10 e0       	ldi	r17, 0x00	; 0
    38dc:	80 0f       	add	r24, r16
    38de:	91 1f       	adc	r25, r17
    38e0:	96 8b       	std	Z+22, r25	; 0x16
    38e2:	85 8b       	std	Z+21, r24	; 0x15
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    38e4:	87 ef       	ldi	r24, 0xF7	; 247
    38e6:	8f 15       	cp	r24, r15
    38e8:	70 f0       	brcs	.+28     	; 0x3906 <nrk_wait+0x8a>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    38ea:	0e 94 81 25 	call	0x4b02	; 0x4b02 <_nrk_get_next_wakeup>
    38ee:	0f 5f       	subi	r16, 0xFF	; 255
    38f0:	1f 4f       	sbci	r17, 0xFF	; 255
    38f2:	90 e0       	ldi	r25, 0x00	; 0
    38f4:	08 17       	cp	r16, r24
    38f6:	19 07       	cpc	r17, r25
    38f8:	34 f4       	brge	.+12     	; 0x3906 <nrk_wait+0x8a>
        {
            timer += TIME_PAD;
    38fa:	8f 2d       	mov	r24, r15
    38fc:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    38fe:	80 93 31 04 	sts	0x0431, r24
            _nrk_set_next_wakeup (timer);
    3902:	0e 94 84 25 	call	0x4b08	; 0x4b08 <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    3906:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    390a:	0e 94 34 1c 	call	0x3868	; 0x3868 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    390e:	81 e0       	ldi	r24, 0x01	; 1
    3910:	28 96       	adiw	r28, 0x08	; 8
    3912:	0f b6       	in	r0, 0x3f	; 63
    3914:	f8 94       	cli
    3916:	de bf       	out	0x3e, r29	; 62
    3918:	0f be       	out	0x3f, r0	; 63
    391a:	cd bf       	out	0x3d, r28	; 61
    391c:	cf 91       	pop	r28
    391e:	df 91       	pop	r29
    3920:	1f 91       	pop	r17
    3922:	0f 91       	pop	r16
    3924:	ff 90       	pop	r15
    3926:	08 95       	ret

00003928 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    3928:	8f 92       	push	r8
    392a:	9f 92       	push	r9
    392c:	af 92       	push	r10
    392e:	bf 92       	push	r11
    3930:	cf 92       	push	r12
    3932:	df 92       	push	r13
    3934:	ef 92       	push	r14
    3936:	ff 92       	push	r15
    3938:	0f 93       	push	r16
    393a:	1f 93       	push	r17
    393c:	df 93       	push	r29
    393e:	cf 93       	push	r28
    3940:	cd b7       	in	r28, 0x3d	; 61
    3942:	de b7       	in	r29, 0x3e	; 62
    3944:	60 97       	sbiw	r28, 0x10	; 16
    3946:	0f b6       	in	r0, 0x3f	; 63
    3948:	f8 94       	cli
    394a:	de bf       	out	0x3e, r29	; 62
    394c:	0f be       	out	0x3f, r0	; 63
    394e:	cd bf       	out	0x3d, r28	; 61
    3950:	29 87       	std	Y+9, r18	; 0x09
    3952:	3a 87       	std	Y+10, r19	; 0x0a
    3954:	4b 87       	std	Y+11, r20	; 0x0b
    3956:	5c 87       	std	Y+12, r21	; 0x0c
    3958:	6d 87       	std	Y+13, r22	; 0x0d
    395a:	7e 87       	std	Y+14, r23	; 0x0e
    395c:	8f 87       	std	Y+15, r24	; 0x0f
    395e:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    3960:	ce 01       	movw	r24, r28
    3962:	01 96       	adiw	r24, 0x01	; 1
    3964:	0e 94 00 21 	call	0x4200	; 0x4200 <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    3968:	ce 01       	movw	r24, r28
    396a:	09 96       	adiw	r24, 0x09	; 9
    396c:	09 85       	ldd	r16, Y+9	; 0x09
    396e:	1a 85       	ldd	r17, Y+10	; 0x0a
    3970:	2b 85       	ldd	r18, Y+11	; 0x0b
    3972:	3c 85       	ldd	r19, Y+12	; 0x0c
    3974:	4d 85       	ldd	r20, Y+13	; 0x0d
    3976:	5e 85       	ldd	r21, Y+14	; 0x0e
    3978:	6f 85       	ldd	r22, Y+15	; 0x0f
    397a:	78 89       	ldd	r23, Y+16	; 0x10
    397c:	89 80       	ldd	r8, Y+1	; 0x01
    397e:	9a 80       	ldd	r9, Y+2	; 0x02
    3980:	ab 80       	ldd	r10, Y+3	; 0x03
    3982:	bc 80       	ldd	r11, Y+4	; 0x04
    3984:	cd 80       	ldd	r12, Y+5	; 0x05
    3986:	de 80       	ldd	r13, Y+6	; 0x06
    3988:	ef 80       	ldd	r14, Y+7	; 0x07
    398a:	f8 84       	ldd	r15, Y+8	; 0x08
    398c:	0e 94 66 1e 	call	0x3ccc	; 0x3ccc <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    3990:	8f 3f       	cpi	r24, 0xFF	; 255
    3992:	59 f0       	breq	.+22     	; 0x39aa <nrk_wait_until+0x82>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    3994:	29 85       	ldd	r18, Y+9	; 0x09
    3996:	3a 85       	ldd	r19, Y+10	; 0x0a
    3998:	4b 85       	ldd	r20, Y+11	; 0x0b
    399a:	5c 85       	ldd	r21, Y+12	; 0x0c
    399c:	6d 85       	ldd	r22, Y+13	; 0x0d
    399e:	7e 85       	ldd	r23, Y+14	; 0x0e
    39a0:	8f 85       	ldd	r24, Y+15	; 0x0f
    39a2:	98 89       	ldd	r25, Y+16	; 0x10
    39a4:	0e 94 3e 1c 	call	0x387c	; 0x387c <nrk_wait>
    39a8:	81 e0       	ldi	r24, 0x01	; 1

    return NRK_OK;
}
    39aa:	60 96       	adiw	r28, 0x10	; 16
    39ac:	0f b6       	in	r0, 0x3f	; 63
    39ae:	f8 94       	cli
    39b0:	de bf       	out	0x3e, r29	; 62
    39b2:	0f be       	out	0x3f, r0	; 63
    39b4:	cd bf       	out	0x3d, r28	; 61
    39b6:	cf 91       	pop	r28
    39b8:	df 91       	pop	r29
    39ba:	1f 91       	pop	r17
    39bc:	0f 91       	pop	r16
    39be:	ff 90       	pop	r15
    39c0:	ef 90       	pop	r14
    39c2:	df 90       	pop	r13
    39c4:	cf 90       	pop	r12
    39c6:	bf 90       	pop	r11
    39c8:	af 90       	pop	r10
    39ca:	9f 90       	pop	r9
    39cc:	8f 90       	pop	r8
    39ce:	08 95       	ret

000039d0 <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    39d0:	1f 93       	push	r17
    uint8_t timer;
    nrk_int_disable ();
    39d2:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    39d6:	e0 91 ae 05 	lds	r30, 0x05AE
    39da:	f0 91 af 05 	lds	r31, 0x05AF
    39de:	81 e0       	ldi	r24, 0x01	; 1
    39e0:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    39e2:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    39e4:	0e 94 87 25 	call	0x4b0e	; 0x4b0e <_nrk_os_timer_get>
    39e8:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    39ea:	88 3f       	cpi	r24, 0xF8	; 248
    39ec:	80 f4       	brcc	.+32     	; 0x3a0e <nrk_wait_until_nw+0x3e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    39ee:	0e 94 81 25 	call	0x4b02	; 0x4b02 <_nrk_get_next_wakeup>
    39f2:	21 2f       	mov	r18, r17
    39f4:	30 e0       	ldi	r19, 0x00	; 0
    39f6:	2f 5f       	subi	r18, 0xFF	; 255
    39f8:	3f 4f       	sbci	r19, 0xFF	; 255
    39fa:	90 e0       	ldi	r25, 0x00	; 0
    39fc:	28 17       	cp	r18, r24
    39fe:	39 07       	cpc	r19, r25
    3a00:	34 f4       	brge	.+12     	; 0x3a0e <nrk_wait_until_nw+0x3e>
        {
            timer += TIME_PAD;
    3a02:	81 2f       	mov	r24, r17
    3a04:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    3a06:	80 93 31 04 	sts	0x0431, r24
            _nrk_set_next_wakeup (timer);
    3a0a:	0e 94 84 25 	call	0x4b08	; 0x4b08 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    3a0e:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    3a12:	0e 94 34 1c 	call	0x3868	; 0x3868 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3a16:	81 e0       	ldi	r24, 0x01	; 1
    3a18:	1f 91       	pop	r17
    3a1a:	08 95       	ret

00003a1c <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    3a1c:	1f 93       	push	r17
    3a1e:	df 93       	push	r29
    3a20:	cf 93       	push	r28
    3a22:	cd b7       	in	r28, 0x3d	; 61
    3a24:	de b7       	in	r29, 0x3e	; 62
    3a26:	28 97       	sbiw	r28, 0x08	; 8
    3a28:	0f b6       	in	r0, 0x3f	; 63
    3a2a:	f8 94       	cli
    3a2c:	de bf       	out	0x3e, r29	; 62
    3a2e:	0f be       	out	0x3f, r0	; 63
    3a30:	cd bf       	out	0x3d, r28	; 61
    3a32:	29 83       	std	Y+1, r18	; 0x01
    3a34:	3a 83       	std	Y+2, r19	; 0x02
    3a36:	4b 83       	std	Y+3, r20	; 0x03
    3a38:	5c 83       	std	Y+4, r21	; 0x04
    3a3a:	6d 83       	std	Y+5, r22	; 0x05
    3a3c:	7e 83       	std	Y+6, r23	; 0x06
    3a3e:	8f 83       	std	Y+7, r24	; 0x07
    3a40:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    3a42:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    3a46:	0e 94 87 25 	call	0x4b0e	; 0x4b0e <_nrk_os_timer_get>
    3a4a:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks (&t);
    3a4c:	ce 01       	movw	r24, r28
    3a4e:	01 96       	adiw	r24, 0x01	; 1
    3a50:	0e 94 9e 1f 	call	0x3f3c	; 0x3f3c <_nrk_time_to_ticks>
    if (nw <= TIME_PAD)
    3a54:	83 30       	cpi	r24, 0x03	; 3
    3a56:	91 05       	cpc	r25, r1
    3a58:	10 f4       	brcc	.+4      	; 0x3a5e <nrk_set_next_wakeup+0x42>
    3a5a:	8f ef       	ldi	r24, 0xFF	; 255
    3a5c:	0b c0       	rjmp	.+22     	; 0x3a74 <nrk_set_next_wakeup+0x58>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    3a5e:	e0 91 ae 05 	lds	r30, 0x05AE
    3a62:	f0 91 af 05 	lds	r31, 0x05AF
    3a66:	81 0f       	add	r24, r17
    3a68:	91 1d       	adc	r25, r1
    3a6a:	96 8b       	std	Z+22, r25	; 0x16
    3a6c:	85 8b       	std	Z+21, r24	; 0x15
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    3a6e:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>
    3a72:	81 e0       	ldi	r24, 0x01	; 1

    return NRK_OK;
}
    3a74:	28 96       	adiw	r28, 0x08	; 8
    3a76:	0f b6       	in	r0, 0x3f	; 63
    3a78:	f8 94       	cli
    3a7a:	de bf       	out	0x3e, r29	; 62
    3a7c:	0f be       	out	0x3f, r0	; 63
    3a7e:	cd bf       	out	0x3d, r28	; 61
    3a80:	cf 91       	pop	r28
    3a82:	df 91       	pop	r29
    3a84:	1f 91       	pop	r17
    3a86:	08 95       	ret

00003a88 <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    3a88:	0f 93       	push	r16
    3a8a:	1f 93       	push	r17
    3a8c:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    3a8e:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3a92:	e0 91 ae 05 	lds	r30, 0x05AE
    3a96:	f0 91 af 05 	lds	r31, 0x05AF
    3a9a:	81 e0       	ldi	r24, 0x01	; 1
    3a9c:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    3a9e:	16 8b       	std	Z+22, r17	; 0x16
    3aa0:	05 8b       	std	Z+21, r16	; 0x15
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    3aa2:	0e 94 87 25 	call	0x4b0e	; 0x4b0e <_nrk_os_timer_get>
    3aa6:	08 2f       	mov	r16, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3aa8:	88 3f       	cpi	r24, 0xF8	; 248
    3aaa:	80 f4       	brcc	.+32     	; 0x3acc <nrk_wait_until_ticks+0x44>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3aac:	0e 94 81 25 	call	0x4b02	; 0x4b02 <_nrk_get_next_wakeup>
    3ab0:	20 2f       	mov	r18, r16
    3ab2:	30 e0       	ldi	r19, 0x00	; 0
    3ab4:	2f 5f       	subi	r18, 0xFF	; 255
    3ab6:	3f 4f       	sbci	r19, 0xFF	; 255
    3ab8:	90 e0       	ldi	r25, 0x00	; 0
    3aba:	28 17       	cp	r18, r24
    3abc:	39 07       	cpc	r19, r25
    3abe:	34 f4       	brge	.+12     	; 0x3acc <nrk_wait_until_ticks+0x44>
        {
            timer += TIME_PAD;
    3ac0:	80 2f       	mov	r24, r16
    3ac2:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    3ac4:	80 93 31 04 	sts	0x0431, r24
            _nrk_set_next_wakeup (timer);
    3ac8:	0e 94 84 25 	call	0x4b08	; 0x4b08 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    3acc:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    3ad0:	0e 94 34 1c 	call	0x3868	; 0x3868 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3ad4:	81 e0       	ldi	r24, 0x01	; 1
    3ad6:	1f 91       	pop	r17
    3ad8:	0f 91       	pop	r16
    3ada:	08 95       	ret

00003adc <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    3adc:	ff 92       	push	r15
    3ade:	0f 93       	push	r16
    3ae0:	1f 93       	push	r17
    3ae2:	cf 93       	push	r28
    3ae4:	df 93       	push	r29
    3ae6:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    3ae8:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3aec:	e0 91 ae 05 	lds	r30, 0x05AE
    3af0:	f0 91 af 05 	lds	r31, 0x05AF
    3af4:	81 e0       	ldi	r24, 0x01	; 1
    3af6:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    3af8:	0e 94 87 25 	call	0x4b0e	; 0x4b0e <_nrk_os_timer_get>
    3afc:	f8 2e       	mov	r15, r24
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    3afe:	e0 91 ae 05 	lds	r30, 0x05AE
    3b02:	f0 91 af 05 	lds	r31, 0x05AF
    3b06:	c8 2f       	mov	r28, r24
    3b08:	d0 e0       	ldi	r29, 0x00	; 0
    3b0a:	0c 0f       	add	r16, r28
    3b0c:	1d 1f       	adc	r17, r29
    3b0e:	16 8b       	std	Z+22, r17	; 0x16
    3b10:	05 8b       	std	Z+21, r16	; 0x15

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3b12:	87 ef       	ldi	r24, 0xF7	; 247
    3b14:	8f 15       	cp	r24, r15
    3b16:	68 f0       	brcs	.+26     	; 0x3b32 <nrk_wait_ticks+0x56>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3b18:	0e 94 81 25 	call	0x4b02	; 0x4b02 <_nrk_get_next_wakeup>
    3b1c:	21 96       	adiw	r28, 0x01	; 1
    3b1e:	90 e0       	ldi	r25, 0x00	; 0
    3b20:	c8 17       	cp	r28, r24
    3b22:	d9 07       	cpc	r29, r25
    3b24:	34 f4       	brge	.+12     	; 0x3b32 <nrk_wait_ticks+0x56>
        {
            timer += TIME_PAD;
    3b26:	8f 2d       	mov	r24, r15
    3b28:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    3b2a:	80 93 31 04 	sts	0x0431, r24
            _nrk_set_next_wakeup (timer);
    3b2e:	0e 94 84 25 	call	0x4b08	; 0x4b08 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    3b32:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    3b36:	0e 94 34 1c 	call	0x3868	; 0x3868 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3b3a:	81 e0       	ldi	r24, 0x01	; 1
    3b3c:	df 91       	pop	r29
    3b3e:	cf 91       	pop	r28
    3b40:	1f 91       	pop	r17
    3b42:	0f 91       	pop	r16
    3b44:	ff 90       	pop	r15
    3b46:	08 95       	ret

00003b48 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    3b48:	1f 93       	push	r17
    3b4a:	cf 93       	push	r28
    3b4c:	df 93       	push	r29
    3b4e:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    3b50:	0e 94 0e 18 	call	0x301c	; 0x301c <nrk_stack_check>

    if (p == 0)
    3b54:	20 97       	sbiw	r28, 0x00	; 0
    3b56:	11 f4       	brne	.+4      	; 0x3b5c <nrk_wait_until_next_n_periods+0x14>
    3b58:	c1 e0       	ldi	r28, 0x01	; 1
    3b5a:	d0 e0       	ldi	r29, 0x00	; 0
        p = 1;
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    3b5c:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3b60:	e0 91 ae 05 	lds	r30, 0x05AE
    3b64:	f0 91 af 05 	lds	r31, 0x05AF
    3b68:	81 e0       	ldi	r24, 0x01	; 1
    3b6a:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    3b6c:	d0 a3       	std	Z+32, r29	; 0x20
    3b6e:	c7 8f       	std	Z+31, r28	; 0x1f
    timer = _nrk_os_timer_get ();
    3b70:	0e 94 87 25 	call	0x4b0e	; 0x4b0e <_nrk_os_timer_get>
    3b74:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    3b76:	88 3f       	cpi	r24, 0xF8	; 248
    3b78:	80 f4       	brcc	.+32     	; 0x3b9a <nrk_wait_until_next_n_periods+0x52>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3b7a:	0e 94 81 25 	call	0x4b02	; 0x4b02 <_nrk_get_next_wakeup>
    3b7e:	21 2f       	mov	r18, r17
    3b80:	30 e0       	ldi	r19, 0x00	; 0
    3b82:	2f 5f       	subi	r18, 0xFF	; 255
    3b84:	3f 4f       	sbci	r19, 0xFF	; 255
    3b86:	90 e0       	ldi	r25, 0x00	; 0
    3b88:	28 17       	cp	r18, r24
    3b8a:	39 07       	cpc	r19, r25
    3b8c:	34 f4       	brge	.+12     	; 0x3b9a <nrk_wait_until_next_n_periods+0x52>
        {
            timer += TIME_PAD;
    3b8e:	81 2f       	mov	r24, r17
    3b90:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    3b92:	80 93 31 04 	sts	0x0431, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3b96:	0e 94 84 25 	call	0x4b08	; 0x4b08 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    3b9a:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    3b9e:	0e 94 34 1c 	call	0x3868	; 0x3868 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3ba2:	81 e0       	ldi	r24, 0x01	; 1
    3ba4:	df 91       	pop	r29
    3ba6:	cf 91       	pop	r28
    3ba8:	1f 91       	pop	r17
    3baa:	08 95       	ret

00003bac <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    3bac:	1f 93       	push	r17
    uint8_t timer;

    nrk_stack_check ();
    3bae:	0e 94 0e 18 	call	0x301c	; 0x301c <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    3bb2:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    3bb6:	e0 91 ae 05 	lds	r30, 0x05AE
    3bba:	f0 91 af 05 	lds	r31, 0x05AF
    3bbe:	81 e0       	ldi	r24, 0x01	; 1
    3bc0:	90 e0       	ldi	r25, 0x00	; 0
    3bc2:	90 a3       	std	Z+32, r25	; 0x20
    3bc4:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_cur_task_TCB->suspend_flag = 1;
    3bc6:	81 e0       	ldi	r24, 0x01	; 1
    3bc8:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    3bca:	0e 94 87 25 	call	0x4b0e	; 0x4b0e <_nrk_os_timer_get>
    3bce:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3bd0:	88 3f       	cpi	r24, 0xF8	; 248
    3bd2:	80 f4       	brcc	.+32     	; 0x3bf4 <nrk_wait_until_next_period+0x48>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3bd4:	0e 94 81 25 	call	0x4b02	; 0x4b02 <_nrk_get_next_wakeup>
    3bd8:	21 2f       	mov	r18, r17
    3bda:	30 e0       	ldi	r19, 0x00	; 0
    3bdc:	2f 5f       	subi	r18, 0xFF	; 255
    3bde:	3f 4f       	sbci	r19, 0xFF	; 255
    3be0:	90 e0       	ldi	r25, 0x00	; 0
    3be2:	28 17       	cp	r18, r24
    3be4:	39 07       	cpc	r19, r25
    3be6:	34 f4       	brge	.+12     	; 0x3bf4 <nrk_wait_until_next_period+0x48>
        {
            timer += TIME_PAD;
    3be8:	81 2f       	mov	r24, r17
    3bea:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    3bec:	80 93 31 04 	sts	0x0431, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3bf0:	0e 94 84 25 	call	0x4b08	; 0x4b08 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    3bf4:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    3bf8:	0e 94 34 1c 	call	0x3868	; 0x3868 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3bfc:	81 e0       	ldi	r24, 0x01	; 1
    3bfe:	1f 91       	pop	r17
    3c00:	08 95       	ret

00003c02 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    3c02:	e0 91 ae 05 	lds	r30, 0x05AE
    3c06:	f0 91 af 05 	lds	r31, 0x05AF
    3c0a:	80 85       	ldd	r24, Z+8	; 0x08
    3c0c:	0e 94 cf 1b 	call	0x379e	; 0x379e <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    3c10:	e0 91 ae 05 	lds	r30, 0x05AE
    3c14:	f0 91 af 05 	lds	r31, 0x05AF
    3c18:	84 e0       	ldi	r24, 0x04	; 4
    3c1a:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    3c1c:	0e 94 d6 1d 	call	0x3bac	; 0x3bac <nrk_wait_until_next_period>
    return NRK_OK;
}
    3c20:	81 e0       	ldi	r24, 0x01	; 1
    3c22:	08 95       	ret

00003c24 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    3c24:	ef 92       	push	r14
    3c26:	ff 92       	push	r15
    3c28:	0f 93       	push	r16
    3c2a:	1f 93       	push	r17
    3c2c:	cf 93       	push	r28
    3c2e:	df 93       	push	r29
    3c30:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    3c32:	69 81       	ldd	r22, Y+1	; 0x01
    3c34:	7a 81       	ldd	r23, Y+2	; 0x02
    3c36:	4b 81       	ldd	r20, Y+3	; 0x03
    3c38:	5c 81       	ldd	r21, Y+4	; 0x04
    3c3a:	8d 81       	ldd	r24, Y+5	; 0x05
    3c3c:	9e 81       	ldd	r25, Y+6	; 0x06
    3c3e:	0e 94 fe 26 	call	0x4dfc	; 0x4dfc <nrk_task_stk_init>
    3c42:	bc 01       	movw	r22, r24
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    3c44:	8f 81       	ldd	r24, Y+7	; 0x07
    3c46:	88 23       	and	r24, r24
    3c48:	69 f0       	breq	.+26     	; 0x3c64 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    3c4a:	4b 81       	ldd	r20, Y+3	; 0x03
    3c4c:	5c 81       	ldd	r21, Y+4	; 0x04
    3c4e:	ce 01       	movw	r24, r28
    3c50:	20 e0       	ldi	r18, 0x00	; 0
    3c52:	30 e0       	ldi	r19, 0x00	; 0
    3c54:	00 e0       	ldi	r16, 0x00	; 0
    3c56:	10 e0       	ldi	r17, 0x00	; 0
    3c58:	ee 24       	eor	r14, r14
    3c5a:	ff 24       	eor	r15, r15
    3c5c:	0e 94 0d 13 	call	0x261a	; 0x261a <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    3c60:	1f 82       	std	Y+7, r1	; 0x07
    3c62:	15 c0       	rjmp	.+42     	; 0x3c8e <nrk_activate_task+0x6a>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    3c64:	88 81       	ld	r24, Y
    3c66:	99 27       	eor	r25, r25
    3c68:	87 fd       	sbrc	r24, 7
    3c6a:	90 95       	com	r25
    3c6c:	fc 01       	movw	r30, r24
    3c6e:	a5 e0       	ldi	r26, 0x05	; 5
    3c70:	ee 0f       	add	r30, r30
    3c72:	ff 1f       	adc	r31, r31
    3c74:	aa 95       	dec	r26
    3c76:	e1 f7       	brne	.-8      	; 0x3c70 <nrk_activate_task+0x4c>
    3c78:	e8 0f       	add	r30, r24
    3c7a:	f9 1f       	adc	r31, r25
    3c7c:	ed 50       	subi	r30, 0x0D	; 13
    3c7e:	fb 4f       	sbci	r31, 0xFB	; 251
    3c80:	81 85       	ldd	r24, Z+9	; 0x09
    3c82:	83 30       	cpi	r24, 0x03	; 3
    3c84:	11 f0       	breq	.+4      	; 0x3c8a <nrk_activate_task+0x66>
    3c86:	8f ef       	ldi	r24, 0xFF	; 255
    3c88:	1a c0       	rjmp	.+52     	; 0x3cbe <nrk_activate_task+0x9a>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    3c8a:	71 83       	std	Z+1, r23	; 0x01
    3c8c:	60 83       	st	Z, r22
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    3c8e:	88 81       	ld	r24, Y
    3c90:	99 27       	eor	r25, r25
    3c92:	87 fd       	sbrc	r24, 7
    3c94:	90 95       	com	r25
    3c96:	fc 01       	movw	r30, r24
    3c98:	75 e0       	ldi	r23, 0x05	; 5
    3c9a:	ee 0f       	add	r30, r30
    3c9c:	ff 1f       	adc	r31, r31
    3c9e:	7a 95       	dec	r23
    3ca0:	e1 f7       	brne	.-8      	; 0x3c9a <nrk_activate_task+0x76>
    3ca2:	e8 0f       	add	r30, r24
    3ca4:	f9 1f       	adc	r31, r25
    3ca6:	ed 50       	subi	r30, 0x0D	; 13
    3ca8:	fb 4f       	sbci	r31, 0xFB	; 251
    3caa:	85 89       	ldd	r24, Z+21	; 0x15
    3cac:	96 89       	ldd	r25, Z+22	; 0x16
    3cae:	89 2b       	or	r24, r25
    3cb0:	29 f4       	brne	.+10     	; 0x3cbc <nrk_activate_task+0x98>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    3cb2:	82 e0       	ldi	r24, 0x02	; 2
    3cb4:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    3cb6:	88 81       	ld	r24, Y
    3cb8:	0e 94 1d 1b 	call	0x363a	; 0x363a <nrk_add_to_readyQ>
    3cbc:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_OK;
}
    3cbe:	df 91       	pop	r29
    3cc0:	cf 91       	pop	r28
    3cc2:	1f 91       	pop	r17
    3cc4:	0f 91       	pop	r16
    3cc6:	ff 90       	pop	r15
    3cc8:	ef 90       	pop	r14
    3cca:	08 95       	ret

00003ccc <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    3ccc:	8f 92       	push	r8
    3cce:	9f 92       	push	r9
    3cd0:	af 92       	push	r10
    3cd2:	bf 92       	push	r11
    3cd4:	cf 92       	push	r12
    3cd6:	df 92       	push	r13
    3cd8:	ef 92       	push	r14
    3cda:	ff 92       	push	r15
    3cdc:	0f 93       	push	r16
    3cde:	1f 93       	push	r17
    3ce0:	df 93       	push	r29
    3ce2:	cf 93       	push	r28
    3ce4:	cd b7       	in	r28, 0x3d	; 61
    3ce6:	de b7       	in	r29, 0x3e	; 62
    3ce8:	60 97       	sbiw	r28, 0x10	; 16
    3cea:	0f b6       	in	r0, 0x3f	; 63
    3cec:	f8 94       	cli
    3cee:	de bf       	out	0x3e, r29	; 62
    3cf0:	0f be       	out	0x3f, r0	; 63
    3cf2:	cd bf       	out	0x3d, r28	; 61
    3cf4:	fc 01       	movw	r30, r24
    3cf6:	09 83       	std	Y+1, r16	; 0x01
    3cf8:	1a 83       	std	Y+2, r17	; 0x02
    3cfa:	2b 83       	std	Y+3, r18	; 0x03
    3cfc:	3c 83       	std	Y+4, r19	; 0x04
    3cfe:	4d 83       	std	Y+5, r20	; 0x05
    3d00:	5e 83       	std	Y+6, r21	; 0x06
    3d02:	6f 83       	std	Y+7, r22	; 0x07
    3d04:	78 87       	std	Y+8, r23	; 0x08
    3d06:	89 86       	std	Y+9, r8	; 0x09
    3d08:	9a 86       	std	Y+10, r9	; 0x0a
    3d0a:	ab 86       	std	Y+11, r10	; 0x0b
    3d0c:	bc 86       	std	Y+12, r11	; 0x0c
    3d0e:	cd 86       	std	Y+13, r12	; 0x0d
    3d10:	de 86       	std	Y+14, r13	; 0x0e
    3d12:	ef 86       	std	Y+15, r14	; 0x0f
    3d14:	f8 8a       	std	Y+16, r15	; 0x10
    3d16:	89 81       	ldd	r24, Y+1	; 0x01
    3d18:	9a 81       	ldd	r25, Y+2	; 0x02
    3d1a:	ab 81       	ldd	r26, Y+3	; 0x03
    3d1c:	bc 81       	ldd	r27, Y+4	; 0x04
    3d1e:	2d 81       	ldd	r18, Y+5	; 0x05
    3d20:	3e 81       	ldd	r19, Y+6	; 0x06
    3d22:	4f 81       	ldd	r20, Y+7	; 0x07
    3d24:	58 85       	ldd	r21, Y+8	; 0x08
    3d26:	e9 84       	ldd	r14, Y+9	; 0x09
    3d28:	fa 84       	ldd	r15, Y+10	; 0x0a
    3d2a:	0b 85       	ldd	r16, Y+11	; 0x0b
    3d2c:	1c 85       	ldd	r17, Y+12	; 0x0c
    3d2e:	ad 84       	ldd	r10, Y+13	; 0x0d
    3d30:	be 84       	ldd	r11, Y+14	; 0x0e
    3d32:	cf 84       	ldd	r12, Y+15	; 0x0f
    3d34:	d8 88       	ldd	r13, Y+16	; 0x10
if(high.secs<low.secs) return NRK_ERROR; 
    3d36:	8e 15       	cp	r24, r14
    3d38:	9f 05       	cpc	r25, r15
    3d3a:	a0 07       	cpc	r26, r16
    3d3c:	b1 07       	cpc	r27, r17
    3d3e:	f0 f1       	brcs	.+124    	; 0x3dbc <nrk_time_sub+0xf0>
if(low.secs==high.secs)
    3d40:	e8 16       	cp	r14, r24
    3d42:	f9 06       	cpc	r15, r25
    3d44:	0a 07       	cpc	r16, r26
    3d46:	1b 07       	cpc	r17, r27
    3d48:	91 f4       	brne	.+36     	; 0x3d6e <nrk_time_sub+0xa2>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    3d4a:	2a 15       	cp	r18, r10
    3d4c:	3b 05       	cpc	r19, r11
    3d4e:	4c 05       	cpc	r20, r12
    3d50:	5d 05       	cpc	r21, r13
    3d52:	a0 f1       	brcs	.+104    	; 0x3dbc <nrk_time_sub+0xf0>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    3d54:	2a 19       	sub	r18, r10
    3d56:	3b 09       	sbc	r19, r11
    3d58:	4c 09       	sbc	r20, r12
    3d5a:	5d 09       	sbc	r21, r13
    3d5c:	24 83       	std	Z+4, r18	; 0x04
    3d5e:	35 83       	std	Z+5, r19	; 0x05
    3d60:	46 83       	std	Z+6, r20	; 0x06
    3d62:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    3d64:	10 82       	st	Z, r1
    3d66:	11 82       	std	Z+1, r1	; 0x01
    3d68:	12 82       	std	Z+2, r1	; 0x02
    3d6a:	13 82       	std	Z+3, r1	; 0x03
    3d6c:	1c c0       	rjmp	.+56     	; 0x3da6 <nrk_time_sub+0xda>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    3d6e:	2a 15       	cp	r18, r10
    3d70:	3b 05       	cpc	r19, r11
    3d72:	4c 05       	cpc	r20, r12
    3d74:	5d 05       	cpc	r21, r13
    3d76:	c8 f4       	brcc	.+50     	; 0x3daa <nrk_time_sub+0xde>
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    3d78:	01 97       	sbiw	r24, 0x01	; 1
    3d7a:	a1 09       	sbc	r26, r1
    3d7c:	b1 09       	sbc	r27, r1
    3d7e:	8e 19       	sub	r24, r14
    3d80:	9f 09       	sbc	r25, r15
    3d82:	a0 0b       	sbc	r26, r16
    3d84:	b1 0b       	sbc	r27, r17
    3d86:	80 83       	st	Z, r24
    3d88:	91 83       	std	Z+1, r25	; 0x01
    3d8a:	a2 83       	std	Z+2, r26	; 0x02
    3d8c:	b3 83       	std	Z+3, r27	; 0x03
	result->nano_secs=high.nano_secs-low.nano_secs;
    3d8e:	20 50       	subi	r18, 0x00	; 0
    3d90:	36 43       	sbci	r19, 0x36	; 54
    3d92:	45 46       	sbci	r20, 0x65	; 101
    3d94:	54 4c       	sbci	r21, 0xC4	; 196
    3d96:	2a 19       	sub	r18, r10
    3d98:	3b 09       	sbc	r19, r11
    3d9a:	4c 09       	sbc	r20, r12
    3d9c:	5d 09       	sbc	r21, r13
    3d9e:	24 83       	std	Z+4, r18	; 0x04
    3da0:	35 83       	std	Z+5, r19	; 0x05
    3da2:	46 83       	std	Z+6, r20	; 0x06
    3da4:	57 83       	std	Z+7, r21	; 0x07
    3da6:	81 e0       	ldi	r24, 0x01	; 1
    3da8:	0a c0       	rjmp	.+20     	; 0x3dbe <nrk_time_sub+0xf2>
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    3daa:	8e 19       	sub	r24, r14
    3dac:	9f 09       	sbc	r25, r15
    3dae:	a0 0b       	sbc	r26, r16
    3db0:	b1 0b       	sbc	r27, r17
    3db2:	80 83       	st	Z, r24
    3db4:	91 83       	std	Z+1, r25	; 0x01
    3db6:	a2 83       	std	Z+2, r26	; 0x02
    3db8:	b3 83       	std	Z+3, r27	; 0x03
    3dba:	ed cf       	rjmp	.-38     	; 0x3d96 <nrk_time_sub+0xca>
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    3dbc:	8f ef       	ldi	r24, 0xFF	; 255
}
    3dbe:	60 96       	adiw	r28, 0x10	; 16
    3dc0:	0f b6       	in	r0, 0x3f	; 63
    3dc2:	f8 94       	cli
    3dc4:	de bf       	out	0x3e, r29	; 62
    3dc6:	0f be       	out	0x3f, r0	; 63
    3dc8:	cd bf       	out	0x3d, r28	; 61
    3dca:	cf 91       	pop	r28
    3dcc:	df 91       	pop	r29
    3dce:	1f 91       	pop	r17
    3dd0:	0f 91       	pop	r16
    3dd2:	ff 90       	pop	r15
    3dd4:	ef 90       	pop	r14
    3dd6:	df 90       	pop	r13
    3dd8:	cf 90       	pop	r12
    3dda:	bf 90       	pop	r11
    3ddc:	af 90       	pop	r10
    3dde:	9f 90       	pop	r9
    3de0:	8f 90       	pop	r8
    3de2:	08 95       	ret

00003de4 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    3de4:	8f 92       	push	r8
    3de6:	9f 92       	push	r9
    3de8:	af 92       	push	r10
    3dea:	bf 92       	push	r11
    3dec:	cf 92       	push	r12
    3dee:	df 92       	push	r13
    3df0:	ef 92       	push	r14
    3df2:	ff 92       	push	r15
    3df4:	0f 93       	push	r16
    3df6:	1f 93       	push	r17
    3df8:	df 93       	push	r29
    3dfa:	cf 93       	push	r28
    3dfc:	cd b7       	in	r28, 0x3d	; 61
    3dfe:	de b7       	in	r29, 0x3e	; 62
    3e00:	60 97       	sbiw	r28, 0x10	; 16
    3e02:	0f b6       	in	r0, 0x3f	; 63
    3e04:	f8 94       	cli
    3e06:	de bf       	out	0x3e, r29	; 62
    3e08:	0f be       	out	0x3f, r0	; 63
    3e0a:	cd bf       	out	0x3d, r28	; 61
    3e0c:	fc 01       	movw	r30, r24
    3e0e:	09 83       	std	Y+1, r16	; 0x01
    3e10:	1a 83       	std	Y+2, r17	; 0x02
    3e12:	2b 83       	std	Y+3, r18	; 0x03
    3e14:	3c 83       	std	Y+4, r19	; 0x04
    3e16:	4d 83       	std	Y+5, r20	; 0x05
    3e18:	5e 83       	std	Y+6, r21	; 0x06
    3e1a:	6f 83       	std	Y+7, r22	; 0x07
    3e1c:	78 87       	std	Y+8, r23	; 0x08
    3e1e:	89 86       	std	Y+9, r8	; 0x09
    3e20:	9a 86       	std	Y+10, r9	; 0x0a
    3e22:	ab 86       	std	Y+11, r10	; 0x0b
    3e24:	bc 86       	std	Y+12, r11	; 0x0c
    3e26:	cd 86       	std	Y+13, r12	; 0x0d
    3e28:	de 86       	std	Y+14, r13	; 0x0e
    3e2a:	ef 86       	std	Y+15, r14	; 0x0f
    3e2c:	f8 8a       	std	Y+16, r15	; 0x10
    3e2e:	ad 80       	ldd	r10, Y+5	; 0x05
    3e30:	be 80       	ldd	r11, Y+6	; 0x06
    3e32:	cf 80       	ldd	r12, Y+7	; 0x07
    3e34:	d8 84       	ldd	r13, Y+8	; 0x08
    3e36:	ed 84       	ldd	r14, Y+13	; 0x0d
    3e38:	fe 84       	ldd	r15, Y+14	; 0x0e
    3e3a:	0f 85       	ldd	r16, Y+15	; 0x0f
    3e3c:	18 89       	ldd	r17, Y+16	; 0x10
result->secs=a.secs+b.secs;
    3e3e:	89 85       	ldd	r24, Y+9	; 0x09
    3e40:	9a 85       	ldd	r25, Y+10	; 0x0a
    3e42:	ab 85       	ldd	r26, Y+11	; 0x0b
    3e44:	bc 85       	ldd	r27, Y+12	; 0x0c
    3e46:	29 81       	ldd	r18, Y+1	; 0x01
    3e48:	3a 81       	ldd	r19, Y+2	; 0x02
    3e4a:	4b 81       	ldd	r20, Y+3	; 0x03
    3e4c:	5c 81       	ldd	r21, Y+4	; 0x04
    3e4e:	82 0f       	add	r24, r18
    3e50:	93 1f       	adc	r25, r19
    3e52:	a4 1f       	adc	r26, r20
    3e54:	b5 1f       	adc	r27, r21
    3e56:	80 83       	st	Z, r24
    3e58:	91 83       	std	Z+1, r25	; 0x01
    3e5a:	a2 83       	std	Z+2, r26	; 0x02
    3e5c:	b3 83       	std	Z+3, r27	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    3e5e:	ea 0c       	add	r14, r10
    3e60:	fb 1c       	adc	r15, r11
    3e62:	0c 1d       	adc	r16, r12
    3e64:	1d 1d       	adc	r17, r13
    3e66:	e4 82       	std	Z+4, r14	; 0x04
    3e68:	f5 82       	std	Z+5, r15	; 0x05
    3e6a:	06 83       	std	Z+6, r16	; 0x06
    3e6c:	17 83       	std	Z+7, r17	; 0x07
    3e6e:	13 c0       	rjmp	.+38     	; 0x3e96 <nrk_time_add+0xb2>
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    {
    t->nano_secs-=NANOS_PER_SEC;
    3e70:	80 50       	subi	r24, 0x00	; 0
    3e72:	9a 4c       	sbci	r25, 0xCA	; 202
    3e74:	aa 49       	sbci	r26, 0x9A	; 154
    3e76:	bb 43       	sbci	r27, 0x3B	; 59
    3e78:	84 83       	std	Z+4, r24	; 0x04
    3e7a:	95 83       	std	Z+5, r25	; 0x05
    3e7c:	a6 83       	std	Z+6, r26	; 0x06
    3e7e:	b7 83       	std	Z+7, r27	; 0x07
    t->secs++;
    3e80:	80 81       	ld	r24, Z
    3e82:	91 81       	ldd	r25, Z+1	; 0x01
    3e84:	a2 81       	ldd	r26, Z+2	; 0x02
    3e86:	b3 81       	ldd	r27, Z+3	; 0x03
    3e88:	01 96       	adiw	r24, 0x01	; 1
    3e8a:	a1 1d       	adc	r26, r1
    3e8c:	b1 1d       	adc	r27, r1
    3e8e:	80 83       	st	Z, r24
    3e90:	91 83       	std	Z+1, r25	; 0x01
    3e92:	a2 83       	std	Z+2, r26	; 0x02
    3e94:	b3 83       	std	Z+3, r27	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    3e96:	84 81       	ldd	r24, Z+4	; 0x04
    3e98:	95 81       	ldd	r25, Z+5	; 0x05
    3e9a:	a6 81       	ldd	r26, Z+6	; 0x06
    3e9c:	b7 81       	ldd	r27, Z+7	; 0x07
    3e9e:	80 30       	cpi	r24, 0x00	; 0
    3ea0:	2a ec       	ldi	r18, 0xCA	; 202
    3ea2:	92 07       	cpc	r25, r18
    3ea4:	2a e9       	ldi	r18, 0x9A	; 154
    3ea6:	a2 07       	cpc	r26, r18
    3ea8:	2b e3       	ldi	r18, 0x3B	; 59
    3eaa:	b2 07       	cpc	r27, r18
    3eac:	08 f7       	brcc	.-62     	; 0x3e70 <nrk_time_add+0x8c>
{
result->secs=a.secs+b.secs;
result->nano_secs=a.nano_secs+b.nano_secs;
nrk_time_compact_nanos(result);
return NRK_OK;
}
    3eae:	81 e0       	ldi	r24, 0x01	; 1
    3eb0:	60 96       	adiw	r28, 0x10	; 16
    3eb2:	0f b6       	in	r0, 0x3f	; 63
    3eb4:	f8 94       	cli
    3eb6:	de bf       	out	0x3e, r29	; 62
    3eb8:	0f be       	out	0x3f, r0	; 63
    3eba:	cd bf       	out	0x3d, r28	; 61
    3ebc:	cf 91       	pop	r28
    3ebe:	df 91       	pop	r29
    3ec0:	1f 91       	pop	r17
    3ec2:	0f 91       	pop	r16
    3ec4:	ff 90       	pop	r15
    3ec6:	ef 90       	pop	r14
    3ec8:	df 90       	pop	r13
    3eca:	cf 90       	pop	r12
    3ecc:	bf 90       	pop	r11
    3ece:	af 90       	pop	r10
    3ed0:	9f 90       	pop	r9
    3ed2:	8f 90       	pop	r8
    3ed4:	08 95       	ret

00003ed6 <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    3ed6:	fc 01       	movw	r30, r24
    3ed8:	13 c0       	rjmp	.+38     	; 0x3f00 <nrk_time_compact_nanos+0x2a>
  while(t->nano_secs>=NANOS_PER_SEC)
    {
    t->nano_secs-=NANOS_PER_SEC;
    3eda:	80 50       	subi	r24, 0x00	; 0
    3edc:	9a 4c       	sbci	r25, 0xCA	; 202
    3ede:	aa 49       	sbci	r26, 0x9A	; 154
    3ee0:	bb 43       	sbci	r27, 0x3B	; 59
    3ee2:	84 83       	std	Z+4, r24	; 0x04
    3ee4:	95 83       	std	Z+5, r25	; 0x05
    3ee6:	a6 83       	std	Z+6, r26	; 0x06
    3ee8:	b7 83       	std	Z+7, r27	; 0x07
    t->secs++;
    3eea:	80 81       	ld	r24, Z
    3eec:	91 81       	ldd	r25, Z+1	; 0x01
    3eee:	a2 81       	ldd	r26, Z+2	; 0x02
    3ef0:	b3 81       	ldd	r27, Z+3	; 0x03
    3ef2:	01 96       	adiw	r24, 0x01	; 1
    3ef4:	a1 1d       	adc	r26, r1
    3ef6:	b1 1d       	adc	r27, r1
    3ef8:	80 83       	st	Z, r24
    3efa:	91 83       	std	Z+1, r25	; 0x01
    3efc:	a2 83       	std	Z+2, r26	; 0x02
    3efe:	b3 83       	std	Z+3, r27	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    3f00:	84 81       	ldd	r24, Z+4	; 0x04
    3f02:	95 81       	ldd	r25, Z+5	; 0x05
    3f04:	a6 81       	ldd	r26, Z+6	; 0x06
    3f06:	b7 81       	ldd	r27, Z+7	; 0x07
    3f08:	80 30       	cpi	r24, 0x00	; 0
    3f0a:	2a ec       	ldi	r18, 0xCA	; 202
    3f0c:	92 07       	cpc	r25, r18
    3f0e:	2a e9       	ldi	r18, 0x9A	; 154
    3f10:	a2 07       	cpc	r26, r18
    3f12:	2b e3       	ldi	r18, 0x3B	; 59
    3f14:	b2 07       	cpc	r27, r18
    3f16:	08 f7       	brcc	.-62     	; 0x3eda <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    3f18:	08 95       	ret

00003f1a <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    3f1a:	60 93 a5 05 	sts	0x05A5, r22
    3f1e:	70 93 a6 05 	sts	0x05A6, r23
    3f22:	80 93 a7 05 	sts	0x05A7, r24
    3f26:	90 93 a8 05 	sts	0x05A8, r25
  nrk_system_time.nano_secs=nano_secs;
    3f2a:	20 93 a9 05 	sts	0x05A9, r18
    3f2e:	30 93 aa 05 	sts	0x05AA, r19
    3f32:	40 93 ab 05 	sts	0x05AB, r20
    3f36:	50 93 ac 05 	sts	0x05AC, r21
}
    3f3a:	08 95       	ret

00003f3c <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    3f3c:	6f 92       	push	r6
    3f3e:	7f 92       	push	r7
    3f40:	8f 92       	push	r8
    3f42:	9f 92       	push	r9
    3f44:	af 92       	push	r10
    3f46:	bf 92       	push	r11
    3f48:	cf 92       	push	r12
    3f4a:	df 92       	push	r13
    3f4c:	ef 92       	push	r14
    3f4e:	ff 92       	push	r15
    3f50:	0f 93       	push	r16
    3f52:	1f 93       	push	r17
    3f54:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    3f56:	60 80       	ld	r6, Z
    3f58:	71 80       	ldd	r7, Z+1	; 0x01
    3f5a:	82 80       	ldd	r8, Z+2	; 0x02
    3f5c:	93 80       	ldd	r9, Z+3	; 0x03
    3f5e:	64 81       	ldd	r22, Z+4	; 0x04
    3f60:	75 81       	ldd	r23, Z+5	; 0x05
    3f62:	86 81       	ldd	r24, Z+6	; 0x06
    3f64:	97 81       	ldd	r25, Z+7	; 0x07
    3f66:	61 14       	cp	r6, r1
    3f68:	71 04       	cpc	r7, r1
    3f6a:	81 04       	cpc	r8, r1
    3f6c:	91 04       	cpc	r9, r1
    3f6e:	09 f4       	brne	.+2      	; 0x3f72 <_nrk_time_to_ticks+0x36>
    3f70:	69 c0       	rjmp	.+210    	; 0x4044 <_nrk_time_to_ticks+0x108>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    3f72:	22 e4       	ldi	r18, 0x42	; 66
    3f74:	62 16       	cp	r6, r18
    3f76:	71 04       	cpc	r7, r1
    3f78:	81 04       	cpc	r8, r1
    3f7a:	91 04       	cpc	r9, r1
    3f7c:	18 f0       	brcs	.+6      	; 0x3f84 <_nrk_time_to_ticks+0x48>
    3f7e:	20 e0       	ldi	r18, 0x00	; 0
    3f80:	30 e0       	ldi	r19, 0x00	; 0
    3f82:	66 c0       	rjmp	.+204    	; 0x4050 <_nrk_time_to_ticks+0x114>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    3f84:	5b 01       	movw	r10, r22
    3f86:	6c 01       	movw	r12, r24
    3f88:	ee 24       	eor	r14, r14
    3f8a:	ff 24       	eor	r15, r15
    3f8c:	87 01       	movw	r16, r14
    3f8e:	50 e0       	ldi	r21, 0x00	; 0
    3f90:	3d c0       	rjmp	.+122    	; 0x400c <_nrk_time_to_ticks+0xd0>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    3f92:	fa 2d       	mov	r31, r10
    3f94:	eb 2d       	mov	r30, r11
    3f96:	e6 53       	subi	r30, 0x36	; 54
    3f98:	91 e0       	ldi	r25, 0x01	; 1
    3f9a:	eb 15       	cp	r30, r11
    3f9c:	08 f0       	brcs	.+2      	; 0x3fa0 <_nrk_time_to_ticks+0x64>
    3f9e:	90 e0       	ldi	r25, 0x00	; 0
    3fa0:	8c 2d       	mov	r24, r12
    3fa2:	86 56       	subi	r24, 0x66	; 102
    3fa4:	21 e0       	ldi	r18, 0x01	; 1
    3fa6:	8c 15       	cp	r24, r12
    3fa8:	08 f0       	brcs	.+2      	; 0x3fac <_nrk_time_to_ticks+0x70>
    3faa:	20 e0       	ldi	r18, 0x00	; 0
    3fac:	79 2f       	mov	r23, r25
    3fae:	78 0f       	add	r23, r24
    3fb0:	91 e0       	ldi	r25, 0x01	; 1
    3fb2:	78 17       	cp	r23, r24
    3fb4:	08 f0       	brcs	.+2      	; 0x3fb8 <_nrk_time_to_ticks+0x7c>
    3fb6:	90 e0       	ldi	r25, 0x00	; 0
    3fb8:	29 2b       	or	r18, r25
    3fba:	8d 2d       	mov	r24, r13
    3fbc:	85 5c       	subi	r24, 0xC5	; 197
    3fbe:	31 e0       	ldi	r19, 0x01	; 1
    3fc0:	8d 15       	cp	r24, r13
    3fc2:	08 f0       	brcs	.+2      	; 0x3fc6 <_nrk_time_to_ticks+0x8a>
    3fc4:	30 e0       	ldi	r19, 0x00	; 0
    3fc6:	62 2f       	mov	r22, r18
    3fc8:	68 0f       	add	r22, r24
    3fca:	91 e0       	ldi	r25, 0x01	; 1
    3fcc:	68 17       	cp	r22, r24
    3fce:	08 f0       	brcs	.+2      	; 0x3fd2 <_nrk_time_to_ticks+0x96>
    3fd0:	90 e0       	ldi	r25, 0x00	; 0
    3fd2:	23 2f       	mov	r18, r19
    3fd4:	29 2b       	or	r18, r25
    3fd6:	2e 0d       	add	r18, r14
    3fd8:	91 e0       	ldi	r25, 0x01	; 1
    3fda:	2e 15       	cp	r18, r14
    3fdc:	08 f0       	brcs	.+2      	; 0x3fe0 <_nrk_time_to_ticks+0xa4>
    3fde:	90 e0       	ldi	r25, 0x00	; 0
    3fe0:	49 2f       	mov	r20, r25
    3fe2:	4f 0d       	add	r20, r15
    3fe4:	91 e0       	ldi	r25, 0x01	; 1
    3fe6:	4f 15       	cp	r20, r15
    3fe8:	08 f0       	brcs	.+2      	; 0x3fec <_nrk_time_to_ticks+0xb0>
    3fea:	90 e0       	ldi	r25, 0x00	; 0
    3fec:	39 2f       	mov	r19, r25
    3fee:	30 0f       	add	r19, r16
    3ff0:	91 e0       	ldi	r25, 0x01	; 1
    3ff2:	30 17       	cp	r19, r16
    3ff4:	08 f0       	brcs	.+2      	; 0x3ff8 <_nrk_time_to_ticks+0xbc>
    3ff6:	90 e0       	ldi	r25, 0x00	; 0
    3ff8:	91 0f       	add	r25, r17
    3ffa:	af 2e       	mov	r10, r31
    3ffc:	be 2e       	mov	r11, r30
    3ffe:	c7 2e       	mov	r12, r23
    4000:	d6 2e       	mov	r13, r22
    4002:	e2 2e       	mov	r14, r18
    4004:	f4 2e       	mov	r15, r20
    4006:	03 2f       	mov	r16, r19
    4008:	19 2f       	mov	r17, r25
    400a:	5f 5f       	subi	r21, 0xFF	; 255
    400c:	85 2f       	mov	r24, r21
    400e:	90 e0       	ldi	r25, 0x00	; 0
    4010:	a0 e0       	ldi	r26, 0x00	; 0
    4012:	b0 e0       	ldi	r27, 0x00	; 0
    4014:	86 15       	cp	r24, r6
    4016:	97 05       	cpc	r25, r7
    4018:	a8 05       	cpc	r26, r8
    401a:	b9 05       	cpc	r27, r9
    401c:	08 f4       	brcc	.+2      	; 0x4020 <_nrk_time_to_ticks+0xe4>
    401e:	b9 cf       	rjmp	.-142    	; 0x3f92 <_nrk_time_to_ticks+0x56>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4020:	95 01       	movw	r18, r10
    4022:	a6 01       	movw	r20, r12
    4024:	b7 01       	movw	r22, r14
    4026:	c8 01       	movw	r24, r16
    4028:	a3 eb       	ldi	r26, 0xB3	; 179
    402a:	aa 2e       	mov	r10, r26
    402c:	f6 ee       	ldi	r31, 0xE6	; 230
    402e:	bf 2e       	mov	r11, r31
    4030:	ee e0       	ldi	r30, 0x0E	; 14
    4032:	ce 2e       	mov	r12, r30
    4034:	dd 24       	eor	r13, r13
    4036:	ee 24       	eor	r14, r14
    4038:	ff 24       	eor	r15, r15
    403a:	00 e0       	ldi	r16, 0x00	; 0
    403c:	10 e0       	ldi	r17, 0x00	; 0
    403e:	0e 94 c4 33 	call	0x6788	; 0x6788 <__udivdi3>
    4042:	06 c0       	rjmp	.+12     	; 0x4050 <_nrk_time_to_ticks+0x114>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4044:	23 eb       	ldi	r18, 0xB3	; 179
    4046:	36 ee       	ldi	r19, 0xE6	; 230
    4048:	4e e0       	ldi	r20, 0x0E	; 14
    404a:	50 e0       	ldi	r21, 0x00	; 0
    404c:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    4050:	c9 01       	movw	r24, r18
    4052:	1f 91       	pop	r17
    4054:	0f 91       	pop	r16
    4056:	ff 90       	pop	r15
    4058:	ef 90       	pop	r14
    405a:	df 90       	pop	r13
    405c:	cf 90       	pop	r12
    405e:	bf 90       	pop	r11
    4060:	af 90       	pop	r10
    4062:	9f 90       	pop	r9
    4064:	8f 90       	pop	r8
    4066:	7f 90       	pop	r7
    4068:	6f 90       	pop	r6
    406a:	08 95       	ret

0000406c <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    406c:	ef 92       	push	r14
    406e:	ff 92       	push	r15
    4070:	0f 93       	push	r16
    4072:	1f 93       	push	r17
    4074:	df 93       	push	r29
    4076:	cf 93       	push	r28
    4078:	cd b7       	in	r28, 0x3d	; 61
    407a:	de b7       	in	r29, 0x3e	; 62
    407c:	28 97       	sbiw	r28, 0x08	; 8
    407e:	0f b6       	in	r0, 0x3f	; 63
    4080:	f8 94       	cli
    4082:	de bf       	out	0x3e, r29	; 62
    4084:	0f be       	out	0x3f, r0	; 63
    4086:	cd bf       	out	0x3d, r28	; 61
    4088:	7b 01       	movw	r14, r22
    408a:	8c 01       	movw	r16, r24
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
    408c:	73 70       	andi	r23, 0x03	; 3
    408e:	80 70       	andi	r24, 0x00	; 0
    4090:	90 70       	andi	r25, 0x00	; 0
    4092:	23 eb       	ldi	r18, 0xB3	; 179
    4094:	36 ee       	ldi	r19, 0xE6	; 230
    4096:	4e e0       	ldi	r20, 0x0E	; 14
    4098:	50 e0       	ldi	r21, 0x00	; 0
    409a:	0e 94 60 41 	call	0x82c0	; 0x82c0 <__mulsi3>
    409e:	6d 83       	std	Y+5, r22	; 0x05
    40a0:	7e 83       	std	Y+6, r23	; 0x06
    40a2:	8f 83       	std	Y+7, r24	; 0x07
    40a4:	98 87       	std	Y+8, r25	; 0x08
    40a6:	a8 01       	movw	r20, r16
    40a8:	97 01       	movw	r18, r14
    40aa:	ba e0       	ldi	r27, 0x0A	; 10
    40ac:	56 95       	lsr	r21
    40ae:	47 95       	ror	r20
    40b0:	37 95       	ror	r19
    40b2:	27 95       	ror	r18
    40b4:	ba 95       	dec	r27
    40b6:	d1 f7       	brne	.-12     	; 0x40ac <_nrk_ticks_to_time+0x40>
    40b8:	29 83       	std	Y+1, r18	; 0x01
    40ba:	3a 83       	std	Y+2, r19	; 0x02
    40bc:	4b 83       	std	Y+3, r20	; 0x03
    40be:	5c 83       	std	Y+4, r21	; 0x04
    40c0:	3a 81       	ldd	r19, Y+2	; 0x02
    40c2:	4b 81       	ldd	r20, Y+3	; 0x03
    40c4:	5c 81       	ldd	r21, Y+4	; 0x04
}
    40c6:	28 96       	adiw	r28, 0x08	; 8
    40c8:	0f b6       	in	r0, 0x3f	; 63
    40ca:	f8 94       	cli
    40cc:	de bf       	out	0x3e, r29	; 62
    40ce:	0f be       	out	0x3f, r0	; 63
    40d0:	cd bf       	out	0x3d, r28	; 61
    40d2:	cf 91       	pop	r28
    40d4:	df 91       	pop	r29
    40d6:	1f 91       	pop	r17
    40d8:	0f 91       	pop	r16
    40da:	ff 90       	pop	r15
    40dc:	ef 90       	pop	r14
    40de:	08 95       	ret

000040e0 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    40e0:	6f 92       	push	r6
    40e2:	7f 92       	push	r7
    40e4:	8f 92       	push	r8
    40e6:	9f 92       	push	r9
    40e8:	af 92       	push	r10
    40ea:	bf 92       	push	r11
    40ec:	cf 92       	push	r12
    40ee:	df 92       	push	r13
    40f0:	ef 92       	push	r14
    40f2:	ff 92       	push	r15
    40f4:	0f 93       	push	r16
    40f6:	1f 93       	push	r17
    40f8:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    40fa:	60 80       	ld	r6, Z
    40fc:	71 80       	ldd	r7, Z+1	; 0x01
    40fe:	82 80       	ldd	r8, Z+2	; 0x02
    4100:	93 80       	ldd	r9, Z+3	; 0x03
    4102:	64 81       	ldd	r22, Z+4	; 0x04
    4104:	75 81       	ldd	r23, Z+5	; 0x05
    4106:	86 81       	ldd	r24, Z+6	; 0x06
    4108:	97 81       	ldd	r25, Z+7	; 0x07
    410a:	61 14       	cp	r6, r1
    410c:	71 04       	cpc	r7, r1
    410e:	81 04       	cpc	r8, r1
    4110:	91 04       	cpc	r9, r1
    4112:	09 f4       	brne	.+2      	; 0x4116 <_nrk_time_to_ticks_long+0x36>
    4114:	60 c0       	rjmp	.+192    	; 0x41d6 <_nrk_time_to_ticks_long+0xf6>
{
   tmp=t->nano_secs;
    4116:	5b 01       	movw	r10, r22
    4118:	6c 01       	movw	r12, r24
    411a:	ee 24       	eor	r14, r14
    411c:	ff 24       	eor	r15, r15
    411e:	87 01       	movw	r16, r14
    4120:	50 e0       	ldi	r21, 0x00	; 0
    4122:	3d c0       	rjmp	.+122    	; 0x419e <_nrk_time_to_ticks_long+0xbe>
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4124:	fa 2d       	mov	r31, r10
    4126:	eb 2d       	mov	r30, r11
    4128:	e6 53       	subi	r30, 0x36	; 54
    412a:	91 e0       	ldi	r25, 0x01	; 1
    412c:	eb 15       	cp	r30, r11
    412e:	08 f0       	brcs	.+2      	; 0x4132 <_nrk_time_to_ticks_long+0x52>
    4130:	90 e0       	ldi	r25, 0x00	; 0
    4132:	8c 2d       	mov	r24, r12
    4134:	86 56       	subi	r24, 0x66	; 102
    4136:	21 e0       	ldi	r18, 0x01	; 1
    4138:	8c 15       	cp	r24, r12
    413a:	08 f0       	brcs	.+2      	; 0x413e <_nrk_time_to_ticks_long+0x5e>
    413c:	20 e0       	ldi	r18, 0x00	; 0
    413e:	79 2f       	mov	r23, r25
    4140:	78 0f       	add	r23, r24
    4142:	91 e0       	ldi	r25, 0x01	; 1
    4144:	78 17       	cp	r23, r24
    4146:	08 f0       	brcs	.+2      	; 0x414a <_nrk_time_to_ticks_long+0x6a>
    4148:	90 e0       	ldi	r25, 0x00	; 0
    414a:	29 2b       	or	r18, r25
    414c:	8d 2d       	mov	r24, r13
    414e:	85 5c       	subi	r24, 0xC5	; 197
    4150:	31 e0       	ldi	r19, 0x01	; 1
    4152:	8d 15       	cp	r24, r13
    4154:	08 f0       	brcs	.+2      	; 0x4158 <_nrk_time_to_ticks_long+0x78>
    4156:	30 e0       	ldi	r19, 0x00	; 0
    4158:	62 2f       	mov	r22, r18
    415a:	68 0f       	add	r22, r24
    415c:	91 e0       	ldi	r25, 0x01	; 1
    415e:	68 17       	cp	r22, r24
    4160:	08 f0       	brcs	.+2      	; 0x4164 <_nrk_time_to_ticks_long+0x84>
    4162:	90 e0       	ldi	r25, 0x00	; 0
    4164:	23 2f       	mov	r18, r19
    4166:	29 2b       	or	r18, r25
    4168:	2e 0d       	add	r18, r14
    416a:	91 e0       	ldi	r25, 0x01	; 1
    416c:	2e 15       	cp	r18, r14
    416e:	08 f0       	brcs	.+2      	; 0x4172 <_nrk_time_to_ticks_long+0x92>
    4170:	90 e0       	ldi	r25, 0x00	; 0
    4172:	49 2f       	mov	r20, r25
    4174:	4f 0d       	add	r20, r15
    4176:	91 e0       	ldi	r25, 0x01	; 1
    4178:	4f 15       	cp	r20, r15
    417a:	08 f0       	brcs	.+2      	; 0x417e <_nrk_time_to_ticks_long+0x9e>
    417c:	90 e0       	ldi	r25, 0x00	; 0
    417e:	39 2f       	mov	r19, r25
    4180:	30 0f       	add	r19, r16
    4182:	91 e0       	ldi	r25, 0x01	; 1
    4184:	30 17       	cp	r19, r16
    4186:	08 f0       	brcs	.+2      	; 0x418a <_nrk_time_to_ticks_long+0xaa>
    4188:	90 e0       	ldi	r25, 0x00	; 0
    418a:	91 0f       	add	r25, r17
    418c:	af 2e       	mov	r10, r31
    418e:	be 2e       	mov	r11, r30
    4190:	c7 2e       	mov	r12, r23
    4192:	d6 2e       	mov	r13, r22
    4194:	e2 2e       	mov	r14, r18
    4196:	f4 2e       	mov	r15, r20
    4198:	03 2f       	mov	r16, r19
    419a:	19 2f       	mov	r17, r25
    419c:	5f 5f       	subi	r21, 0xFF	; 255
    419e:	85 2f       	mov	r24, r21
    41a0:	90 e0       	ldi	r25, 0x00	; 0
    41a2:	a0 e0       	ldi	r26, 0x00	; 0
    41a4:	b0 e0       	ldi	r27, 0x00	; 0
    41a6:	86 15       	cp	r24, r6
    41a8:	97 05       	cpc	r25, r7
    41aa:	a8 05       	cpc	r26, r8
    41ac:	b9 05       	cpc	r27, r9
    41ae:	08 f4       	brcc	.+2      	; 0x41b2 <_nrk_time_to_ticks_long+0xd2>
    41b0:	b9 cf       	rjmp	.-142    	; 0x4124 <_nrk_time_to_ticks_long+0x44>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    41b2:	95 01       	movw	r18, r10
    41b4:	a6 01       	movw	r20, r12
    41b6:	b7 01       	movw	r22, r14
    41b8:	c8 01       	movw	r24, r16
    41ba:	e3 eb       	ldi	r30, 0xB3	; 179
    41bc:	ae 2e       	mov	r10, r30
    41be:	06 ee       	ldi	r16, 0xE6	; 230
    41c0:	b0 2e       	mov	r11, r16
    41c2:	1e e0       	ldi	r17, 0x0E	; 14
    41c4:	c1 2e       	mov	r12, r17
    41c6:	dd 24       	eor	r13, r13
    41c8:	ee 24       	eor	r14, r14
    41ca:	ff 24       	eor	r15, r15
    41cc:	00 e0       	ldi	r16, 0x00	; 0
    41ce:	10 e0       	ldi	r17, 0x00	; 0
    41d0:	0e 94 c4 33 	call	0x6788	; 0x6788 <__udivdi3>
    41d4:	06 c0       	rjmp	.+12     	; 0x41e2 <_nrk_time_to_ticks_long+0x102>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    41d6:	23 eb       	ldi	r18, 0xB3	; 179
    41d8:	36 ee       	ldi	r19, 0xE6	; 230
    41da:	4e e0       	ldi	r20, 0x0E	; 14
    41dc:	50 e0       	ldi	r21, 0x00	; 0
    41de:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
}
return ticks;
}
    41e2:	b9 01       	movw	r22, r18
    41e4:	ca 01       	movw	r24, r20
    41e6:	1f 91       	pop	r17
    41e8:	0f 91       	pop	r16
    41ea:	ff 90       	pop	r15
    41ec:	ef 90       	pop	r14
    41ee:	df 90       	pop	r13
    41f0:	cf 90       	pop	r12
    41f2:	bf 90       	pop	r11
    41f4:	af 90       	pop	r10
    41f6:	9f 90       	pop	r9
    41f8:	8f 90       	pop	r8
    41fa:	7f 90       	pop	r7
    41fc:	6f 90       	pop	r6
    41fe:	08 95       	ret

00004200 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    4200:	ef 92       	push	r14
    4202:	ff 92       	push	r15
    4204:	0f 93       	push	r16
    4206:	1f 93       	push	r17
    4208:	cf 93       	push	r28
    420a:	df 93       	push	r29
    420c:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    420e:	1c 82       	std	Y+4, r1	; 0x04
    4210:	1d 82       	std	Y+5, r1	; 0x05
    4212:	1e 82       	std	Y+6, r1	; 0x06
    4214:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    4216:	80 91 a5 05 	lds	r24, 0x05A5
    421a:	90 91 a6 05 	lds	r25, 0x05A6
    421e:	a0 91 a7 05 	lds	r26, 0x05A7
    4222:	b0 91 a8 05 	lds	r27, 0x05A8
    4226:	88 83       	st	Y, r24
    4228:	99 83       	std	Y+1, r25	; 0x01
    422a:	aa 83       	std	Y+2, r26	; 0x02
    422c:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    422e:	e0 90 a9 05 	lds	r14, 0x05A9
    4232:	f0 90 aa 05 	lds	r15, 0x05AA
    4236:	00 91 ab 05 	lds	r16, 0x05AB
    423a:	10 91 ac 05 	lds	r17, 0x05AC
    423e:	ec 82       	std	Y+4, r14	; 0x04
    4240:	fd 82       	std	Y+5, r15	; 0x05
    4242:	0e 83       	std	Y+6, r16	; 0x06
    4244:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    4246:	0e 94 87 25 	call	0x4b0e	; 0x4b0e <_nrk_os_timer_get>
    424a:	90 e0       	ldi	r25, 0x00	; 0
    424c:	a0 e0       	ldi	r26, 0x00	; 0
    424e:	b0 e0       	ldi	r27, 0x00	; 0
    4250:	bc 01       	movw	r22, r24
    4252:	cd 01       	movw	r24, r26
    4254:	23 eb       	ldi	r18, 0xB3	; 179
    4256:	36 ee       	ldi	r19, 0xE6	; 230
    4258:	4e e0       	ldi	r20, 0x0E	; 14
    425a:	50 e0       	ldi	r21, 0x00	; 0
    425c:	0e 94 60 41 	call	0x82c0	; 0x82c0 <__mulsi3>
    4260:	e6 0e       	add	r14, r22
    4262:	f7 1e       	adc	r15, r23
    4264:	08 1f       	adc	r16, r24
    4266:	19 1f       	adc	r17, r25
    4268:	ec 82       	std	Y+4, r14	; 0x04
    426a:	fd 82       	std	Y+5, r15	; 0x05
    426c:	0e 83       	std	Y+6, r16	; 0x06
    426e:	1f 83       	std	Y+7, r17	; 0x07
    4270:	13 c0       	rjmp	.+38     	; 0x4298 <nrk_time_get+0x98>
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    4272:	80 50       	subi	r24, 0x00	; 0
    4274:	9a 4c       	sbci	r25, 0xCA	; 202
    4276:	aa 49       	sbci	r26, 0x9A	; 154
    4278:	bb 43       	sbci	r27, 0x3B	; 59
    427a:	8c 83       	std	Y+4, r24	; 0x04
    427c:	9d 83       	std	Y+5, r25	; 0x05
    427e:	ae 83       	std	Y+6, r26	; 0x06
    4280:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    4282:	88 81       	ld	r24, Y
    4284:	99 81       	ldd	r25, Y+1	; 0x01
    4286:	aa 81       	ldd	r26, Y+2	; 0x02
    4288:	bb 81       	ldd	r27, Y+3	; 0x03
    428a:	01 96       	adiw	r24, 0x01	; 1
    428c:	a1 1d       	adc	r26, r1
    428e:	b1 1d       	adc	r27, r1
    4290:	88 83       	st	Y, r24
    4292:	99 83       	std	Y+1, r25	; 0x01
    4294:	aa 83       	std	Y+2, r26	; 0x02
    4296:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    4298:	8c 81       	ldd	r24, Y+4	; 0x04
    429a:	9d 81       	ldd	r25, Y+5	; 0x05
    429c:	ae 81       	ldd	r26, Y+6	; 0x06
    429e:	bf 81       	ldd	r27, Y+7	; 0x07
    42a0:	80 30       	cpi	r24, 0x00	; 0
    42a2:	2a ec       	ldi	r18, 0xCA	; 202
    42a4:	92 07       	cpc	r25, r18
    42a6:	2a e9       	ldi	r18, 0x9A	; 154
    42a8:	a2 07       	cpc	r26, r18
    42aa:	2b e3       	ldi	r18, 0x3B	; 59
    42ac:	b2 07       	cpc	r27, r18
    42ae:	08 f7       	brcc	.-62     	; 0x4272 <nrk_time_get+0x72>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    42b0:	df 91       	pop	r29
    42b2:	cf 91       	pop	r28
    42b4:	1f 91       	pop	r17
    42b6:	0f 91       	pop	r16
    42b8:	ff 90       	pop	r15
    42ba:	ef 90       	pop	r14
    42bc:	08 95       	ret

000042be <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    42be:	0f 93       	push	r16
    42c0:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    42c2:	01 e0       	ldi	r16, 0x01	; 1
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
    42c4:	12 e0       	ldi	r17, 0x02	; 2
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    42c6:	0e 94 0e 18 	call	0x301c	; 0x301c <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    42ca:	0e 94 81 25 	call	0x4b02	; 0x4b02 <_nrk_get_next_wakeup>
    42ce:	85 31       	cpi	r24, 0x15	; 21
    42d0:	28 f4       	brcc	.+10     	; 0x42dc <nrk_idle_task+0x1e>
    {
	    _nrk_cpu_state=CPU_IDLE;
    42d2:	00 93 a2 05 	sts	0x05A2, r16
	    nrk_idle();
    42d6:	0e 94 f3 26 	call	0x4de6	; 0x4de6 <nrk_idle>
    42da:	08 c0       	rjmp	.+16     	; 0x42ec <nrk_idle_task+0x2e>
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
    42dc:	8a e0       	ldi	r24, 0x0A	; 10
    42de:	90 e0       	ldi	r25, 0x00	; 0
    42e0:	0e 94 ec 24 	call	0x49d8	; 0x49d8 <nrk_spin_wait_us>
	    _nrk_cpu_state=CPU_SLEEP;
    42e4:	10 93 a2 05 	sts	0x05A2, r17
	    nrk_sleep();
    42e8:	0e 94 e7 26 	call	0x4dce	; 0x4dce <nrk_sleep>
	    nrk_idle();
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    42ec:	80 91 33 04 	lds	r24, 0x0433
    42f0:	85 35       	cpi	r24, 0x55	; 85
    42f2:	19 f0       	breq	.+6      	; 0x42fa <nrk_idle_task+0x3c>
    42f4:	88 e0       	ldi	r24, 0x08	; 8
    42f6:	0e 94 06 17 	call	0x2e0c	; 0x2e0c <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    42fa:	80 91 7e 10 	lds	r24, 0x107E
    42fe:	85 35       	cpi	r24, 0x55	; 85
    4300:	11 f3       	breq	.-60     	; 0x42c6 <nrk_idle_task+0x8>
    4302:	88 e0       	ldi	r24, 0x08	; 8
    4304:	0e 94 06 17 	call	0x2e0c	; 0x2e0c <nrk_error_add>
    4308:	de cf       	rjmp	.-68     	; 0x42c6 <nrk_idle_task+0x8>

0000430a <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    430a:	2f 92       	push	r2
    430c:	3f 92       	push	r3
    430e:	4f 92       	push	r4
    4310:	5f 92       	push	r5
    4312:	6f 92       	push	r6
    4314:	7f 92       	push	r7
    4316:	8f 92       	push	r8
    4318:	9f 92       	push	r9
    431a:	af 92       	push	r10
    431c:	bf 92       	push	r11
    431e:	cf 92       	push	r12
    4320:	df 92       	push	r13
    4322:	ef 92       	push	r14
    4324:	ff 92       	push	r15
    4326:	0f 93       	push	r16
    4328:	1f 93       	push	r17
    432a:	cf 93       	push	r28
    432c:	df 93       	push	r29
    /* _nrk_precision_os_timer_reset(); */
    /* nrk_int_disable(); */   // this should be removed...  Not needed


#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    432e:	0e 94 18 25 	call	0x4a30	; 0x4a30 <_nrk_high_speed_timer_reset>
    start_time_stamp=_nrk_high_speed_timer_get();
    4332:	0e 94 57 25 	call	0x4aae	; 0x4aae <_nrk_high_speed_timer_get>
    4336:	1c 01       	movw	r2, r24
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    4338:	8a ef       	ldi	r24, 0xFA	; 250
    433a:	0e 94 84 25 	call	0x4b08	; 0x4b08 <_nrk_set_next_wakeup>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    433e:	60 91 31 04 	lds	r22, 0x0431
    4342:	70 e0       	ldi	r23, 0x00	; 0
    4344:	80 e0       	ldi	r24, 0x00	; 0
    4346:	90 e0       	ldi	r25, 0x00	; 0
    4348:	23 eb       	ldi	r18, 0xB3	; 179
    434a:	36 ee       	ldi	r19, 0xE6	; 230
    434c:	4e e0       	ldi	r20, 0x0E	; 14
    434e:	50 e0       	ldi	r21, 0x00	; 0
    4350:	0e 94 60 41 	call	0x82c0	; 0x82c0 <__mulsi3>
    4354:	7b 01       	movw	r14, r22
    4356:	8c 01       	movw	r16, r24
    4358:	80 91 a9 05 	lds	r24, 0x05A9
    435c:	90 91 aa 05 	lds	r25, 0x05AA
    4360:	a0 91 ab 05 	lds	r26, 0x05AB
    4364:	b0 91 ac 05 	lds	r27, 0x05AC
    4368:	e8 0e       	add	r14, r24
    436a:	f9 1e       	adc	r15, r25
    436c:	0a 1f       	adc	r16, r26
    436e:	1b 1f       	adc	r17, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4370:	c8 01       	movw	r24, r16
    4372:	b7 01       	movw	r22, r14
    4374:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    4378:	a8 01       	movw	r20, r16
    437a:	97 01       	movw	r18, r14
    437c:	26 1b       	sub	r18, r22
    437e:	37 0b       	sbc	r19, r23
    4380:	48 0b       	sbc	r20, r24
    4382:	59 0b       	sbc	r21, r25
    4384:	80 91 a5 05 	lds	r24, 0x05A5
    4388:	90 91 a6 05 	lds	r25, 0x05A6
    438c:	a0 91 a7 05 	lds	r26, 0x05A7
    4390:	b0 91 a8 05 	lds	r27, 0x05A8
    4394:	1b c0       	rjmp	.+54     	; 0x43cc <_nrk_scheduler+0xc2>
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    4396:	e1 2c       	mov	r14, r1
    4398:	e6 e3       	ldi	r30, 0x36	; 54
    439a:	fe 2e       	mov	r15, r30
    439c:	e5 e6       	ldi	r30, 0x65	; 101
    439e:	0e 2f       	mov	r16, r30
    43a0:	e4 ec       	ldi	r30, 0xC4	; 196
    43a2:	1e 2f       	mov	r17, r30
    43a4:	e2 0e       	add	r14, r18
    43a6:	f3 1e       	adc	r15, r19
    43a8:	04 1f       	adc	r16, r20
    43aa:	15 1f       	adc	r17, r21
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    43ac:	c8 01       	movw	r24, r16
    43ae:	b7 01       	movw	r22, r14
    43b0:	23 eb       	ldi	r18, 0xB3	; 179
    43b2:	36 ee       	ldi	r19, 0xE6	; 230
    43b4:	4e e0       	ldi	r20, 0x0E	; 14
    43b6:	50 e0       	ldi	r21, 0x00	; 0
    43b8:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    43bc:	a8 01       	movw	r20, r16
    43be:	97 01       	movw	r18, r14
    43c0:	26 1b       	sub	r18, r22
    43c2:	37 0b       	sbc	r19, r23
    43c4:	48 0b       	sbc	r20, r24
    43c6:	59 0b       	sbc	r21, r25
    43c8:	d6 01       	movw	r26, r12
    43ca:	c5 01       	movw	r24, r10
    43cc:	5c 01       	movw	r10, r24
    43ce:	6d 01       	movw	r12, r26
    43d0:	08 94       	sec
    43d2:	a1 1c       	adc	r10, r1
    43d4:	b1 1c       	adc	r11, r1
    43d6:	c1 1c       	adc	r12, r1
    43d8:	d1 1c       	adc	r13, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    43da:	20 30       	cpi	r18, 0x00	; 0
    43dc:	6a ec       	ldi	r22, 0xCA	; 202
    43de:	36 07       	cpc	r19, r22
    43e0:	6a e9       	ldi	r22, 0x9A	; 154
    43e2:	46 07       	cpc	r20, r22
    43e4:	6b e3       	ldi	r22, 0x3B	; 59
    43e6:	56 07       	cpc	r21, r22
    43e8:	b0 f6       	brcc	.-84     	; 0x4396 <_nrk_scheduler+0x8c>
    43ea:	80 93 a5 05 	sts	0x05A5, r24
    43ee:	90 93 a6 05 	sts	0x05A6, r25
    43f2:	a0 93 a7 05 	sts	0x05A7, r26
    43f6:	b0 93 a8 05 	sts	0x05A8, r27
    43fa:	20 93 a9 05 	sts	0x05A9, r18
    43fe:	30 93 aa 05 	sts	0x05AA, r19
    4402:	40 93 ab 05 	sts	0x05AB, r20
    4406:	50 93 ac 05 	sts	0x05AC, r21
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    440a:	e0 91 ae 05 	lds	r30, 0x05AE
    440e:	f0 91 af 05 	lds	r31, 0x05AF
    4412:	85 81       	ldd	r24, Z+5	; 0x05
    4414:	88 23       	and	r24, r24
    4416:	b9 f0       	breq	.+46     	; 0x4446 <_nrk_scheduler+0x13c>
    4418:	81 85       	ldd	r24, Z+9	; 0x09
    441a:	84 30       	cpi	r24, 0x04	; 4
    441c:	a1 f0       	breq	.+40     	; 0x4446 <_nrk_scheduler+0x13c>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    441e:	87 81       	ldd	r24, Z+7	; 0x07
    4420:	82 30       	cpi	r24, 0x02	; 2
    4422:	29 f0       	breq	.+10     	; 0x442e <_nrk_scheduler+0x124>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    4424:	88 23       	and	r24, r24
    4426:	41 f0       	breq	.+16     	; 0x4438 <_nrk_scheduler+0x12e>
    4428:	86 81       	ldd	r24, Z+6	; 0x06
    442a:	88 23       	and	r24, r24
    442c:	11 f4       	brne	.+4      	; 0x4432 <_nrk_scheduler+0x128>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    442e:	85 e0       	ldi	r24, 0x05	; 5
    4430:	01 c0       	rjmp	.+2      	; 0x4434 <_nrk_scheduler+0x12a>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4432:	83 e0       	ldi	r24, 0x03	; 3
    4434:	81 87       	std	Z+9, r24	; 0x09
    4436:	04 c0       	rjmp	.+8      	; 0x4440 <_nrk_scheduler+0x136>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4438:	83 e0       	ldi	r24, 0x03	; 3
    443a:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    443c:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    443e:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    4440:	80 85       	ldd	r24, Z+8	; 0x08
    4442:	0e 94 cf 1b 	call	0x379e	; 0x379e <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    4446:	e0 91 ae 05 	lds	r30, 0x05AE
    444a:	f0 91 af 05 	lds	r31, 0x05AF
    444e:	85 8d       	ldd	r24, Z+29	; 0x1d
    4450:	96 8d       	ldd	r25, Z+30	; 0x1e
    4452:	89 2b       	or	r24, r25
    4454:	91 f1       	breq	.+100    	; 0x44ba <_nrk_scheduler+0x1b0>
    4456:	60 85       	ldd	r22, Z+8	; 0x08
    4458:	66 23       	and	r22, r22
    445a:	79 f1       	breq	.+94     	; 0x44ba <_nrk_scheduler+0x1b0>
    445c:	81 85       	ldd	r24, Z+9	; 0x09
    445e:	84 30       	cpi	r24, 0x04	; 4
    4460:	61 f1       	breq	.+88     	; 0x44ba <_nrk_scheduler+0x1b0>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    4462:	21 8d       	ldd	r18, Z+25	; 0x19
    4464:	32 8d       	ldd	r19, Z+26	; 0x1a
    4466:	80 91 31 04 	lds	r24, 0x0431
    446a:	90 e0       	ldi	r25, 0x00	; 0
    446c:	28 17       	cp	r18, r24
    446e:	39 07       	cpc	r19, r25
    4470:	50 f4       	brcc	.+20     	; 0x4486 <_nrk_scheduler+0x17c>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    4472:	82 e0       	ldi	r24, 0x02	; 2
    4474:	0e 94 ff 16 	call	0x2dfe	; 0x2dfe <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    4478:	e0 91 ae 05 	lds	r30, 0x05AE
    447c:	f0 91 af 05 	lds	r31, 0x05AF
    4480:	12 8e       	std	Z+26, r1	; 0x1a
    4482:	11 8e       	std	Z+25, r1	; 0x19
    4484:	04 c0       	rjmp	.+8      	; 0x448e <_nrk_scheduler+0x184>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    4486:	28 1b       	sub	r18, r24
    4488:	39 0b       	sbc	r19, r25
    448a:	32 8f       	std	Z+26, r19	; 0x1a
    448c:	21 8f       	std	Z+25, r18	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    448e:	e0 91 ae 05 	lds	r30, 0x05AE
    4492:	f0 91 af 05 	lds	r31, 0x05AF
    4496:	10 85       	ldd	r17, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    4498:	81 8d       	ldd	r24, Z+25	; 0x19
    449a:	92 8d       	ldd	r25, Z+26	; 0x1a
    449c:	89 2b       	or	r24, r25
    449e:	69 f4       	brne	.+26     	; 0x44ba <_nrk_scheduler+0x1b0>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    44a0:	83 e0       	ldi	r24, 0x03	; 3
    44a2:	61 2f       	mov	r22, r17
    44a4:	0e 94 ff 16 	call	0x2dfe	; 0x2dfe <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    44a8:	e0 91 ae 05 	lds	r30, 0x05AE
    44ac:	f0 91 af 05 	lds	r31, 0x05AF
    44b0:	83 e0       	ldi	r24, 0x03	; 3
    44b2:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    44b4:	81 2f       	mov	r24, r17
    44b6:	0e 94 cf 1b 	call	0x379e	; 0x379e <nrk_rem_from_readyQ>
    44ba:	c8 ef       	ldi	r28, 0xF8	; 248
    44bc:	d4 e0       	ldi	r29, 0x04	; 4
    44be:	ee 24       	eor	r14, r14
    44c0:	70 e6       	ldi	r23, 0x60	; 96
    44c2:	c7 2e       	mov	r12, r23
    44c4:	7a ee       	ldi	r23, 0xEA	; 234
    44c6:	d7 2e       	mov	r13, r23
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
                    nrk_task_TCB[task_ID].num_periods=1;
    44c8:	61 e0       	ldi	r22, 0x01	; 1
    44ca:	46 2e       	mov	r4, r22
    44cc:	51 2c       	mov	r5, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    44ce:	5a ef       	ldi	r21, 0xFA	; 250
    44d0:	65 2e       	mov	r6, r21
    44d2:	71 2c       	mov	r7, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    44d4:	42 e0       	ldi	r20, 0x02	; 2
    44d6:	f4 2e       	mov	r15, r20
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    44d8:	31 e0       	ldi	r19, 0x01	; 1
    44da:	83 2e       	mov	r8, r19
    44dc:	91 2c       	mov	r9, r1
    44de:	a1 2c       	mov	r10, r1
    44e0:	b1 2c       	mov	r11, r1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    44e2:	8b 81       	ldd	r24, Y+3	; 0x03
    44e4:	8f 3f       	cpi	r24, 0xFF	; 255
    44e6:	09 f4       	brne	.+2      	; 0x44ea <_nrk_scheduler+0x1e0>
    44e8:	8b c0       	rjmp	.+278    	; 0x4600 <_nrk_scheduler+0x2f6>
        nrk_task_TCB[task_ID].suspend_flag=0;
    44ea:	18 82       	st	Y, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    44ec:	88 23       	and	r24, r24
    44ee:	91 f1       	breq	.+100    	; 0x4554 <_nrk_scheduler+0x24a>
    44f0:	8c 81       	ldd	r24, Y+4	; 0x04
    44f2:	84 30       	cpi	r24, 0x04	; 4
    44f4:	79 f1       	breq	.+94     	; 0x4554 <_nrk_scheduler+0x24a>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    44f6:	28 89       	ldd	r18, Y+16	; 0x10
    44f8:	39 89       	ldd	r19, Y+17	; 0x11
    44fa:	80 91 31 04 	lds	r24, 0x0431
    44fe:	90 e0       	ldi	r25, 0x00	; 0
    4500:	28 17       	cp	r18, r24
    4502:	39 07       	cpc	r19, r25
    4504:	28 f0       	brcs	.+10     	; 0x4510 <_nrk_scheduler+0x206>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    4506:	28 1b       	sub	r18, r24
    4508:	39 0b       	sbc	r19, r25
    450a:	39 8b       	std	Y+17, r19	; 0x11
    450c:	28 8b       	std	Y+16, r18	; 0x10
    450e:	02 c0       	rjmp	.+4      	; 0x4514 <_nrk_scheduler+0x20a>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    4510:	19 8a       	std	Y+17, r1	; 0x11
    4512:	18 8a       	std	Y+16, r1	; 0x10
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    4514:	2a 89       	ldd	r18, Y+18	; 0x12
    4516:	3b 89       	ldd	r19, Y+19	; 0x13
    4518:	28 17       	cp	r18, r24
    451a:	39 07       	cpc	r19, r25
    451c:	28 f0       	brcs	.+10     	; 0x4528 <_nrk_scheduler+0x21e>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    451e:	28 1b       	sub	r18, r24
    4520:	39 0b       	sbc	r19, r25
    4522:	3b 8b       	std	Y+19, r19	; 0x13
    4524:	2a 8b       	std	Y+18, r18	; 0x12
    4526:	0e c0       	rjmp	.+28     	; 0x4544 <_nrk_scheduler+0x23a>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    4528:	6e 89       	ldd	r22, Y+22	; 0x16
    452a:	7f 89       	ldd	r23, Y+23	; 0x17
    452c:	86 17       	cp	r24, r22
    452e:	97 07       	cpc	r25, r23
    4530:	28 f4       	brcc	.+10     	; 0x453c <_nrk_scheduler+0x232>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    4532:	68 1b       	sub	r22, r24
    4534:	79 0b       	sbc	r23, r25
    4536:	7b 8b       	std	Y+19, r23	; 0x13
    4538:	6a 8b       	std	Y+18, r22	; 0x12
    453a:	04 c0       	rjmp	.+8      	; 0x4544 <_nrk_scheduler+0x23a>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    453c:	0e 94 7f 41 	call	0x82fe	; 0x82fe <__udivmodhi4>
    4540:	9b 8b       	std	Y+19, r25	; 0x13
    4542:	8a 8b       	std	Y+18, r24	; 0x12
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    4544:	8a 89       	ldd	r24, Y+18	; 0x12
    4546:	9b 89       	ldd	r25, Y+19	; 0x13
    4548:	89 2b       	or	r24, r25
    454a:	21 f4       	brne	.+8      	; 0x4554 <_nrk_scheduler+0x24a>
    454c:	8e 89       	ldd	r24, Y+22	; 0x16
    454e:	9f 89       	ldd	r25, Y+23	; 0x17
    4550:	9b 8b       	std	Y+19, r25	; 0x13
    4552:	8a 8b       	std	Y+18, r24	; 0x12

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    4554:	8c 81       	ldd	r24, Y+4	; 0x04
    4556:	83 30       	cpi	r24, 0x03	; 3
    4558:	09 f0       	breq	.+2      	; 0x455c <_nrk_scheduler+0x252>
    455a:	52 c0       	rjmp	.+164    	; 0x4600 <_nrk_scheduler+0x2f6>
        {
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    455c:	88 89       	ldd	r24, Y+16	; 0x10
    455e:	99 89       	ldd	r25, Y+17	; 0x11
    4560:	89 2b       	or	r24, r25
    4562:	09 f0       	breq	.+2      	; 0x4566 <_nrk_scheduler+0x25c>
    4564:	45 c0       	rjmp	.+138    	; 0x45f0 <_nrk_scheduler+0x2e6>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    4566:	8a 81       	ldd	r24, Y+2	; 0x02
    4568:	88 23       	and	r24, r24
    456a:	91 f0       	breq	.+36     	; 0x4590 <_nrk_scheduler+0x286>
    456c:	89 81       	ldd	r24, Y+1	; 0x01
    456e:	88 23       	and	r24, r24
    4570:	79 f0       	breq	.+30     	; 0x4590 <_nrk_scheduler+0x286>
    4572:	d5 01       	movw	r26, r10
    4574:	c4 01       	movw	r24, r8
    4576:	00 90 9e 05 	lds	r0, 0x059E
    457a:	04 c0       	rjmp	.+8      	; 0x4584 <_nrk_scheduler+0x27a>
    457c:	88 0f       	add	r24, r24
    457e:	99 1f       	adc	r25, r25
    4580:	aa 1f       	adc	r26, r26
    4582:	bb 1f       	adc	r27, r27
    4584:	0a 94       	dec	r0
    4586:	d2 f7       	brpl	.-12     	; 0x457c <_nrk_scheduler+0x272>
    4588:	8c 87       	std	Y+12, r24	; 0x0c
    458a:	9d 87       	std	Y+13, r25	; 0x0d
    458c:	ae 87       	std	Y+14, r26	; 0x0e
    458e:	bf 87       	std	Y+15, r27	; 0x0f
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    4590:	1a 82       	std	Y+2, r1	; 0x02
                nrk_task_TCB[task_ID].nw_flag=0;
    4592:	19 82       	std	Y+1, r1	; 0x01
                nrk_task_TCB[task_ID].suspend_flag=0;
    4594:	18 82       	st	Y, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    4596:	2a 8d       	ldd	r18, Y+26	; 0x1a
    4598:	3b 8d       	ldd	r19, Y+27	; 0x1b
    459a:	4e 89       	ldd	r20, Y+22	; 0x16
    459c:	5f 89       	ldd	r21, Y+23	; 0x17
    459e:	88 8d       	ldd	r24, Y+24	; 0x18
    45a0:	99 8d       	ldd	r25, Y+25	; 0x19
    45a2:	21 30       	cpi	r18, 0x01	; 1
    45a4:	31 05       	cpc	r19, r1
    45a6:	79 f4       	brne	.+30     	; 0x45c6 <_nrk_scheduler+0x2bc>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    45a8:	9d 8b       	std	Y+21, r25	; 0x15
    45aa:	8c 8b       	std	Y+20, r24	; 0x14
                    nrk_task_TCB[task_ID].task_state = READY;
    45ac:	fc 82       	std	Y+4, r15	; 0x04
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    45ae:	8a 89       	ldd	r24, Y+18	; 0x12
    45b0:	9b 89       	ldd	r25, Y+19	; 0x13
    45b2:	99 8b       	std	Y+17, r25	; 0x11
    45b4:	88 8b       	std	Y+16, r24	; 0x10
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    45b6:	45 2b       	or	r20, r21
    45b8:	11 f4       	brne	.+4      	; 0x45be <_nrk_scheduler+0x2b4>
    45ba:	79 8a       	std	Y+17, r7	; 0x11
    45bc:	68 8a       	std	Y+16, r6	; 0x10
                    nrk_add_to_readyQ(task_ID);
    45be:	8e 2d       	mov	r24, r14
    45c0:	0e 94 1d 1b 	call	0x363a	; 0x363a <nrk_add_to_readyQ>
    45c4:	15 c0       	rjmp	.+42     	; 0x45f0 <_nrk_scheduler+0x2e6>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    45c6:	9d 8b       	std	Y+21, r25	; 0x15
    45c8:	8c 8b       	std	Y+20, r24	; 0x14
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    45ca:	21 50       	subi	r18, 0x01	; 1
    45cc:	30 40       	sbci	r19, 0x00	; 0
    45ce:	24 9f       	mul	r18, r20
    45d0:	c0 01       	movw	r24, r0
    45d2:	25 9f       	mul	r18, r21
    45d4:	90 0d       	add	r25, r0
    45d6:	34 9f       	mul	r19, r20
    45d8:	90 0d       	add	r25, r0
    45da:	11 24       	eor	r1, r1
    45dc:	99 8b       	std	Y+17, r25	; 0x11
    45de:	88 8b       	std	Y+16, r24	; 0x10
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    45e0:	9b 8b       	std	Y+19, r25	; 0x13
    45e2:	8a 8b       	std	Y+18, r24	; 0x12
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    45e4:	45 2b       	or	r20, r21
    45e6:	11 f4       	brne	.+4      	; 0x45ec <_nrk_scheduler+0x2e2>
    45e8:	79 8a       	std	Y+17, r7	; 0x11
    45ea:	68 8a       	std	Y+16, r6	; 0x10
                    nrk_task_TCB[task_ID].num_periods=1;
    45ec:	5b 8e       	std	Y+27, r5	; 0x1b
    45ee:	4a 8e       	std	Y+26, r4	; 0x1a
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    45f0:	08 89       	ldd	r16, Y+16	; 0x10
    45f2:	19 89       	ldd	r17, Y+17	; 0x11
    45f4:	01 15       	cp	r16, r1
    45f6:	11 05       	cpc	r17, r1
    45f8:	19 f0       	breq	.+6      	; 0x4600 <_nrk_scheduler+0x2f6>
    45fa:	0c 15       	cp	r16, r12
    45fc:	1d 05       	cpc	r17, r13
    45fe:	08 f0       	brcs	.+2      	; 0x4602 <_nrk_scheduler+0x2f8>
    4600:	86 01       	movw	r16, r12

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    4602:	e3 94       	inc	r14
    4604:	a1 96       	adiw	r28, 0x21	; 33
    4606:	85 e0       	ldi	r24, 0x05	; 5
    4608:	e8 16       	cp	r14, r24
    460a:	11 f0       	breq	.+4      	; 0x4610 <_nrk_scheduler+0x306>
    460c:	68 01       	movw	r12, r16
    460e:	69 cf       	rjmp	.-302    	; 0x44e2 <_nrk_scheduler+0x1d8>


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
#endif
    task_ID = nrk_get_high_ready_task_ID();
    4610:	0e 94 0c 1b 	call	0x3618	; 0x3618 <nrk_get_high_ready_task_ID>
    4614:	e8 2e       	mov	r14, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    4616:	99 27       	eor	r25, r25
    4618:	87 fd       	sbrc	r24, 7
    461a:	90 95       	com	r25
    461c:	fc 01       	movw	r30, r24
    461e:	25 e0       	ldi	r18, 0x05	; 5
    4620:	ee 0f       	add	r30, r30
    4622:	ff 1f       	adc	r31, r31
    4624:	2a 95       	dec	r18
    4626:	e1 f7       	brne	.-8      	; 0x4620 <_nrk_scheduler+0x316>
    4628:	e8 0f       	add	r30, r24
    462a:	f9 1f       	adc	r31, r25
    462c:	ed 50       	subi	r30, 0x0D	; 13
    462e:	fb 4f       	sbci	r31, 0xFB	; 251
    4630:	42 85       	ldd	r20, Z+10	; 0x0a
    4632:	40 93 b0 05 	sts	0x05B0, r20
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    4636:	81 e2       	ldi	r24, 0x21	; 33
    4638:	9e 2d       	mov	r25, r14
    463a:	98 02       	muls	r25, r24
    463c:	90 01       	movw	r18, r0
    463e:	11 24       	eor	r1, r1
    4640:	2d 50       	subi	r18, 0x0D	; 13
    4642:	3b 4f       	sbci	r19, 0xFB	; 251
    4644:	30 93 a0 05 	sts	0x05A0, r19
    4648:	20 93 9f 05 	sts	0x059F, r18
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    464c:	ee 20       	and	r14, r14
    464e:	89 f0       	breq	.+34     	; 0x4672 <_nrk_scheduler+0x368>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    4650:	85 8d       	ldd	r24, Z+29	; 0x1d
    4652:	96 8d       	ldd	r25, Z+30	; 0x1e
    4654:	89 2b       	or	r24, r25
    4656:	49 f0       	breq	.+18     	; 0x466a <_nrk_scheduler+0x360>
    4658:	c1 8d       	ldd	r28, Z+25	; 0x19
    465a:	d2 8d       	ldd	r29, Z+26	; 0x1a
    465c:	ca 3f       	cpi	r28, 0xFA	; 250
    465e:	d1 05       	cpc	r29, r1
    4660:	20 f4       	brcc	.+8      	; 0x466a <_nrk_scheduler+0x360>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    4662:	c0 17       	cp	r28, r16
    4664:	d1 07       	cpc	r29, r17
    4666:	f0 f0       	brcs	.+60     	; 0x46a4 <_nrk_scheduler+0x39a>
    4668:	19 c0       	rjmp	.+50     	; 0x469c <_nrk_scheduler+0x392>
                next_wake=nrk_task_TCB[task_ID].cpu_remaining;
        }
        else
        {
            if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    466a:	0b 3f       	cpi	r16, 0xFB	; 251
    466c:	11 05       	cpc	r17, r1
    466e:	c0 f4       	brcc	.+48     	; 0x46a0 <_nrk_scheduler+0x396>
    4670:	15 c0       	rjmp	.+42     	; 0x469c <_nrk_scheduler+0x392>
        // Make sure you wake up from the idle task a little earlier
        // if you would go into deep sleep...
        // After waking from deep sleep, the next context swap must be at least
        // NRK_SLEEP_WAKEUP_TIME-1 away to make sure the CPU wakes up in time.
#ifndef NRK_NO_POWER_DOWN
        if(next_wake>NRK_SLEEP_WAKEUP_TIME)
    4672:	05 31       	cpi	r16, 0x15	; 21
    4674:	11 05       	cpc	r17, r1
    4676:	90 f0       	brcs	.+36     	; 0x469c <_nrk_scheduler+0x392>
        {
            if(next_wake-NRK_SLEEP_WAKEUP_TIME<MAX_SCHED_WAKEUP_TIME)
    4678:	c8 01       	movw	r24, r16
    467a:	44 97       	sbiw	r24, 0x14	; 20
    467c:	8a 3f       	cpi	r24, 0xFA	; 250
    467e:	91 05       	cpc	r25, r1
    4680:	38 f4       	brcc	.+14     	; 0x4690 <_nrk_scheduler+0x386>
    4682:	ec 01       	movw	r28, r24
    4684:	83 31       	cpi	r24, 0x13	; 19
    4686:	91 05       	cpc	r25, r1
    4688:	68 f4       	brcc	.+26     	; 0x46a4 <_nrk_scheduler+0x39a>
    468a:	c3 e1       	ldi	r28, 0x13	; 19
    468c:	d0 e0       	ldi	r29, 0x00	; 0
    468e:	0a c0       	rjmp	.+20     	; 0x46a4 <_nrk_scheduler+0x39a>
                else
                {
                    next_wake=next_wake-NRK_SLEEP_WAKEUP_TIME;
                }
            }
            else if(next_wake>NRK_SLEEP_WAKEUP_TIME+MAX_SCHED_WAKEUP_TIME)
    4690:	0f 50       	subi	r16, 0x0F	; 15
    4692:	11 40       	sbci	r17, 0x01	; 1
    4694:	28 f4       	brcc	.+10     	; 0x46a0 <_nrk_scheduler+0x396>
    4696:	c6 ee       	ldi	r28, 0xE6	; 230
    4698:	d0 e0       	ldi	r29, 0x00	; 0
    469a:	04 c0       	rjmp	.+8      	; 0x46a4 <_nrk_scheduler+0x39a>
    469c:	e8 01       	movw	r28, r16
    469e:	02 c0       	rjmp	.+4      	; 0x46a4 <_nrk_scheduler+0x39a>
    46a0:	ca ef       	ldi	r28, 0xFA	; 250
    46a2:	d0 e0       	ldi	r29, 0x00	; 0
//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    46a4:	40 93 a1 05 	sts	0x05A1, r20
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    46a8:	30 93 af 05 	sts	0x05AF, r19
    46ac:	20 93 ae 05 	sts	0x05AE, r18
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    46b0:	c0 93 31 04 	sts	0x0431, r28


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    46b4:	0e 94 87 25 	call	0x4b0e	; 0x4b0e <_nrk_os_timer_get>
    46b8:	90 e0       	ldi	r25, 0x00	; 0
    46ba:	01 96       	adiw	r24, 0x01	; 1
    46bc:	8c 17       	cp	r24, r28
    46be:	9d 07       	cpc	r25, r29
    46c0:	38 f0       	brcs	.+14     	; 0x46d0 <_nrk_scheduler+0x3c6>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    46c2:	0e 94 87 25 	call	0x4b0e	; 0x4b0e <_nrk_os_timer_get>
    46c6:	c8 2f       	mov	r28, r24
    46c8:	d0 e0       	ldi	r29, 0x00	; 0
    46ca:	22 96       	adiw	r28, 0x02	; 2
        _nrk_prev_timer_val=next_wake;
    46cc:	c0 93 31 04 	sts	0x0431, r28
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    46d0:	ee 20       	and	r14, r14
    46d2:	11 f0       	breq	.+4      	; 0x46d8 <_nrk_scheduler+0x3ce>
    46d4:	10 92 a2 05 	sts	0x05A2, r1

    _nrk_set_next_wakeup(next_wake);
    46d8:	8c 2f       	mov	r24, r28
    46da:	0e 94 84 25 	call	0x4b08	; 0x4b08 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
    46de:	c1 01       	movw	r24, r2
    46e0:	6e ee       	ldi	r22, 0xEE	; 238
    46e2:	72 e0       	ldi	r23, 0x02	; 2
    46e4:	0e 94 1e 25 	call	0x4a3c	; 0x4a3c <nrk_high_speed_timer_wait>
#endif
    nrk_stack_pointer_restore();
    46e8:	0e 94 29 27 	call	0x4e52	; 0x4e52 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    46ec:	0e 94 99 33 	call	0x6732	; 0x6732 <nrk_start_high_ready_task>

}
    46f0:	df 91       	pop	r29
    46f2:	cf 91       	pop	r28
    46f4:	1f 91       	pop	r17
    46f6:	0f 91       	pop	r16
    46f8:	ff 90       	pop	r15
    46fa:	ef 90       	pop	r14
    46fc:	df 90       	pop	r13
    46fe:	cf 90       	pop	r12
    4700:	bf 90       	pop	r11
    4702:	af 90       	pop	r10
    4704:	9f 90       	pop	r9
    4706:	8f 90       	pop	r8
    4708:	7f 90       	pop	r7
    470a:	6f 90       	pop	r6
    470c:	5f 90       	pop	r5
    470e:	4f 90       	pop	r4
    4710:	3f 90       	pop	r3
    4712:	2f 90       	pop	r2
    4714:	08 95       	ret

00004716 <_nrk_reserve_init>:
void _nrk_reserve_init ()
{
  uint8_t i;

  for (i = 0; i < NRK_MAX_RESERVES; i++)
    _nrk_reserve[i].active = -1;
    4716:	8f ef       	ldi	r24, 0xFF	; 255
    4718:	80 93 e0 05 	sts	0x05E0, r24
    471c:	80 93 f3 05 	sts	0x05F3, r24
    4720:	80 93 06 06 	sts	0x0606, r24
    4724:	80 93 19 06 	sts	0x0619, r24
    4728:	80 93 2c 06 	sts	0x062C, r24
}
    472c:	08 95       	ret

0000472e <nrk_reserve_create>:

// This function returns the id of a free reserve
// This returns NRK_ERROR if there are no free reserves
int8_t nrk_reserve_create ()
{
    472e:	e0 ee       	ldi	r30, 0xE0	; 224
    4730:	f5 e0       	ldi	r31, 0x05	; 5
    4732:	20 e0       	ldi	r18, 0x00	; 0
    4734:	30 e0       	ldi	r19, 0x00	; 0
    4736:	42 2f       	mov	r20, r18
  int8_t i;
  for (i = 0; i < NRK_MAX_RESERVES; i++) {
    if (_nrk_reserve[i].active == -1) {
    4738:	80 81       	ld	r24, Z
    473a:	8f 3f       	cpi	r24, 0xFF	; 255
    473c:	71 f4       	brne	.+28     	; 0x475a <nrk_reserve_create+0x2c>
      // Check and Accept
      _nrk_reserve[i].active = 1;
    473e:	83 e1       	ldi	r24, 0x13	; 19
    4740:	90 e0       	ldi	r25, 0x00	; 0
    4742:	28 9f       	mul	r18, r24
    4744:	f0 01       	movw	r30, r0
    4746:	29 9f       	mul	r18, r25
    4748:	f0 0d       	add	r31, r0
    474a:	38 9f       	mul	r19, r24
    474c:	f0 0d       	add	r31, r0
    474e:	11 24       	eor	r1, r1
    4750:	e0 53       	subi	r30, 0x30	; 48
    4752:	fa 4f       	sbci	r31, 0xFA	; 250
    4754:	81 e0       	ldi	r24, 0x01	; 1
    4756:	80 8b       	std	Z+16, r24	; 0x10
    4758:	07 c0       	rjmp	.+14     	; 0x4768 <nrk_reserve_create+0x3a>
      return i;
    475a:	2f 5f       	subi	r18, 0xFF	; 255
    475c:	3f 4f       	sbci	r19, 0xFF	; 255
    475e:	73 96       	adiw	r30, 0x13	; 19
// This function returns the id of a free reserve
// This returns NRK_ERROR if there are no free reserves
int8_t nrk_reserve_create ()
{
  int8_t i;
  for (i = 0; i < NRK_MAX_RESERVES; i++) {
    4760:	25 30       	cpi	r18, 0x05	; 5
    4762:	31 05       	cpc	r19, r1
    4764:	41 f7       	brne	.-48     	; 0x4736 <nrk_reserve_create+0x8>
    4766:	4f ef       	ldi	r20, 0xFF	; 255
      return i;
    }
  }

  return NRK_ERROR;
}
    4768:	84 2f       	mov	r24, r20
    476a:	08 95       	ret

0000476c <nrk_reserve_delete>:
// This function frees a current reserve
// This returns NRK_ERROR if the reserve does not exist
int8_t nrk_reserve_delete (uint8_t reserve_id)
{
  int8_t i;
  if (reserve_id >= 0 && reserve_id < NRK_MAX_RESERVES) {
    476c:	85 30       	cpi	r24, 0x05	; 5
    476e:	38 f4       	brcc	.+14     	; 0x477e <nrk_reserve_delete+0x12>
    if (_nrk_reserve[i].active == 1) {
    4770:	e0 ed       	ldi	r30, 0xD0	; 208
    4772:	f5 e0       	ldi	r31, 0x05	; 5
    4774:	80 89       	ldd	r24, Z+16	; 0x10
    4776:	81 30       	cpi	r24, 0x01	; 1
    4778:	11 f4       	brne	.+4      	; 0x477e <nrk_reserve_delete+0x12>
      _nrk_reserve[i].active = 0;
    477a:	10 8a       	std	Z+16, r1	; 0x10
    477c:	08 95       	ret
      return NRK_OK;
    477e:	8f ef       	ldi	r24, 0xFF	; 255
    }
  }
  return NRK_ERROR;
}
    4780:	08 95       	ret

00004782 <nrk_reserve_set>:
  return NRK_OK;
}

int8_t nrk_reserve_set (uint8_t id, nrk_time_t * period, int16_t access_count,
                        void *errhandler)
{
    4782:	af 92       	push	r10
    4784:	bf 92       	push	r11
    4786:	cf 92       	push	r12
    4788:	df 92       	push	r13
    478a:	ef 92       	push	r14
    478c:	ff 92       	push	r15
    478e:	0f 93       	push	r16
    4790:	1f 93       	push	r17
    4792:	df 93       	push	r29
    4794:	cf 93       	push	r28
    4796:	cd b7       	in	r28, 0x3d	; 61
    4798:	de b7       	in	r29, 0x3e	; 62
    479a:	28 97       	sbiw	r28, 0x08	; 8
    479c:	0f b6       	in	r0, 0x3f	; 63
    479e:	f8 94       	cli
    47a0:	de bf       	out	0x3e, r29	; 62
    47a2:	0f be       	out	0x3f, r0	; 63
    47a4:	cd bf       	out	0x3d, r28	; 61
    47a6:	fb 01       	movw	r30, r22
    47a8:	6a 01       	movw	r12, r20
    47aa:	59 01       	movw	r10, r18
  nrk_time_t tmp_time;

  if (id >= NRK_MAX_RESERVES)
    47ac:	85 30       	cpi	r24, 0x05	; 5
    47ae:	08 f0       	brcs	.+2      	; 0x47b2 <nrk_reserve_set+0x30>
    47b0:	50 c0       	rjmp	.+160    	; 0x4852 <nrk_reserve_set+0xd0>
    return NRK_ERROR;
  if (_nrk_reserve[id].active == -1)
    47b2:	90 e0       	ldi	r25, 0x00	; 0
    47b4:	23 e1       	ldi	r18, 0x13	; 19
    47b6:	30 e0       	ldi	r19, 0x00	; 0
    47b8:	82 9f       	mul	r24, r18
    47ba:	70 01       	movw	r14, r0
    47bc:	83 9f       	mul	r24, r19
    47be:	f0 0c       	add	r15, r0
    47c0:	92 9f       	mul	r25, r18
    47c2:	f0 0c       	add	r15, r0
    47c4:	11 24       	eor	r1, r1
    47c6:	80 ed       	ldi	r24, 0xD0	; 208
    47c8:	95 e0       	ldi	r25, 0x05	; 5
    47ca:	e8 0e       	add	r14, r24
    47cc:	f9 1e       	adc	r15, r25
    47ce:	d7 01       	movw	r26, r14
    47d0:	50 96       	adiw	r26, 0x10	; 16
    47d2:	8c 91       	ld	r24, X
    47d4:	8f 3f       	cpi	r24, 0xFF	; 255
    47d6:	e9 f1       	breq	.+122    	; 0x4852 <nrk_reserve_set+0xd0>
    return NRK_ERROR;

  tmp_time.secs = period->secs;
    47d8:	80 81       	ld	r24, Z
    47da:	91 81       	ldd	r25, Z+1	; 0x01
    47dc:	a2 81       	ldd	r26, Z+2	; 0x02
    47de:	b3 81       	ldd	r27, Z+3	; 0x03
    47e0:	89 83       	std	Y+1, r24	; 0x01
    47e2:	9a 83       	std	Y+2, r25	; 0x02
    47e4:	ab 83       	std	Y+3, r26	; 0x03
    47e6:	bc 83       	std	Y+4, r27	; 0x04
  tmp_time.nano_secs = period->nano_secs;
    47e8:	84 81       	ldd	r24, Z+4	; 0x04
    47ea:	95 81       	ldd	r25, Z+5	; 0x05
    47ec:	a6 81       	ldd	r26, Z+6	; 0x06
    47ee:	b7 81       	ldd	r27, Z+7	; 0x07
    47f0:	8d 83       	std	Y+5, r24	; 0x05
    47f2:	9e 83       	std	Y+6, r25	; 0x06
    47f4:	af 83       	std	Y+7, r26	; 0x07
    47f6:	b8 87       	std	Y+8, r27	; 0x08
  _nrk_reserve[id].period_ticks = _nrk_time_to_ticks_long (&tmp_time);
    47f8:	8e 01       	movw	r16, r28
    47fa:	0f 5f       	subi	r16, 0xFF	; 255
    47fc:	1f 4f       	sbci	r17, 0xFF	; 255
    47fe:	c8 01       	movw	r24, r16
    4800:	0e 94 70 20 	call	0x40e0	; 0x40e0 <_nrk_time_to_ticks_long>
    4804:	f7 01       	movw	r30, r14
    4806:	60 83       	st	Z, r22
    4808:	71 83       	std	Z+1, r23	; 0x01
    480a:	82 83       	std	Z+2, r24	; 0x02
    480c:	93 83       	std	Z+3, r25	; 0x03
  _nrk_reserve[id].set_access = access_count;
    480e:	d5 86       	std	Z+13, r13	; 0x0d
    4810:	c4 86       	std	Z+12, r12	; 0x0c
  _nrk_reserve[id].cur_access = 0;
    4812:	17 86       	std	Z+15, r1	; 0x0f
    4814:	16 86       	std	Z+14, r1	; 0x0e

  nrk_time_get (&tmp_time);
    4816:	c8 01       	movw	r24, r16
    4818:	0e 94 00 21 	call	0x4200	; 0x4200 <nrk_time_get>
  _nrk_reserve[id].cur_time = (uint32_t) _nrk_time_to_ticks_long (&tmp_time);
    481c:	c8 01       	movw	r24, r16
    481e:	0e 94 70 20 	call	0x40e0	; 0x40e0 <_nrk_time_to_ticks_long>
    4822:	d7 01       	movw	r26, r14
    4824:	18 96       	adiw	r26, 0x08	; 8
    4826:	6d 93       	st	X+, r22
    4828:	7d 93       	st	X+, r23
    482a:	8d 93       	st	X+, r24
    482c:	9c 93       	st	X, r25
    482e:	1b 97       	sbiw	r26, 0x0b	; 11
  _nrk_reserve[id].set_time =
    4830:	2d 91       	ld	r18, X+
    4832:	3d 91       	ld	r19, X+
    4834:	4d 91       	ld	r20, X+
    4836:	5c 91       	ld	r21, X
    4838:	26 0f       	add	r18, r22
    483a:	37 1f       	adc	r19, r23
    483c:	48 1f       	adc	r20, r24
    483e:	59 1f       	adc	r21, r25
    4840:	f7 01       	movw	r30, r14
    4842:	24 83       	std	Z+4, r18	; 0x04
    4844:	35 83       	std	Z+5, r19	; 0x05
    4846:	46 83       	std	Z+6, r20	; 0x06
    4848:	57 83       	std	Z+7, r21	; 0x07
    _nrk_reserve[id].cur_time + _nrk_reserve[id].period_ticks;
  _nrk_reserve[id].error = (void *) errhandler;
    484a:	b2 8a       	std	Z+18, r11	; 0x12
    484c:	a1 8a       	std	Z+17, r10	; 0x11
    484e:	81 e0       	ldi	r24, 0x01	; 1
    4850:	01 c0       	rjmp	.+2      	; 0x4854 <nrk_reserve_set+0xd2>

  return NRK_OK;
    4852:	8f ef       	ldi	r24, 0xFF	; 255
}
    4854:	28 96       	adiw	r28, 0x08	; 8
    4856:	0f b6       	in	r0, 0x3f	; 63
    4858:	f8 94       	cli
    485a:	de bf       	out	0x3e, r29	; 62
    485c:	0f be       	out	0x3f, r0	; 63
    485e:	cd bf       	out	0x3d, r28	; 61
    4860:	cf 91       	pop	r28
    4862:	df 91       	pop	r29
    4864:	1f 91       	pop	r17
    4866:	0f 91       	pop	r16
    4868:	ff 90       	pop	r15
    486a:	ef 90       	pop	r14
    486c:	df 90       	pop	r13
    486e:	cf 90       	pop	r12
    4870:	bf 90       	pop	r11
    4872:	af 90       	pop	r10
    4874:	08 95       	ret

00004876 <_nrk_reserve_update>:
  return (_nrk_reserve[reserve_id].set_access -
          _nrk_reserve[reserve_id].cur_access);
}

void _nrk_reserve_update (uint8_t reserve_id)
{
    4876:	ef 92       	push	r14
    4878:	ff 92       	push	r15
    487a:	0f 93       	push	r16
    487c:	1f 93       	push	r17
    487e:	df 93       	push	r29
    4880:	cf 93       	push	r28
    4882:	cd b7       	in	r28, 0x3d	; 61
    4884:	de b7       	in	r29, 0x3e	; 62
    4886:	28 97       	sbiw	r28, 0x08	; 8
    4888:	0f b6       	in	r0, 0x3f	; 63
    488a:	f8 94       	cli
    488c:	de bf       	out	0x3e, r29	; 62
    488e:	0f be       	out	0x3f, r0	; 63
    4890:	cd bf       	out	0x3d, r28	; 61
    4892:	08 2f       	mov	r16, r24
  nrk_time_t t;

  nrk_int_disable ();
    4894:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>
  nrk_time_get (&t);
    4898:	7e 01       	movw	r14, r28
    489a:	08 94       	sec
    489c:	e1 1c       	adc	r14, r1
    489e:	f1 1c       	adc	r15, r1
    48a0:	c7 01       	movw	r24, r14
    48a2:	0e 94 00 21 	call	0x4200	; 0x4200 <nrk_time_get>

  _nrk_reserve[reserve_id].cur_time = (int32_t) _nrk_time_to_ticks_long (&t);
    48a6:	10 e0       	ldi	r17, 0x00	; 0
    48a8:	c7 01       	movw	r24, r14
    48aa:	0e 94 70 20 	call	0x40e0	; 0x40e0 <_nrk_time_to_ticks_long>
    48ae:	9b 01       	movw	r18, r22
    48b0:	ac 01       	movw	r20, r24
    48b2:	83 e1       	ldi	r24, 0x13	; 19
    48b4:	90 e0       	ldi	r25, 0x00	; 0
    48b6:	08 9f       	mul	r16, r24
    48b8:	f0 01       	movw	r30, r0
    48ba:	09 9f       	mul	r16, r25
    48bc:	f0 0d       	add	r31, r0
    48be:	18 9f       	mul	r17, r24
    48c0:	f0 0d       	add	r31, r0
    48c2:	11 24       	eor	r1, r1
    48c4:	e0 53       	subi	r30, 0x30	; 48
    48c6:	fa 4f       	sbci	r31, 0xFA	; 250
    48c8:	20 87       	std	Z+8, r18	; 0x08
    48ca:	31 87       	std	Z+9, r19	; 0x09
    48cc:	42 87       	std	Z+10, r20	; 0x0a
    48ce:	53 87       	std	Z+11, r21	; 0x0b
  if (_nrk_reserve[reserve_id].cur_time >= _nrk_reserve[reserve_id].set_time) {
    48d0:	84 81       	ldd	r24, Z+4	; 0x04
    48d2:	95 81       	ldd	r25, Z+5	; 0x05
    48d4:	a6 81       	ldd	r26, Z+6	; 0x06
    48d6:	b7 81       	ldd	r27, Z+7	; 0x07
    48d8:	28 17       	cp	r18, r24
    48da:	39 07       	cpc	r19, r25
    48dc:	4a 07       	cpc	r20, r26
    48de:	5b 07       	cpc	r21, r27
    48e0:	70 f0       	brcs	.+28     	; 0x48fe <_nrk_reserve_update+0x88>
    // If the reserve is passed its period then replenish it
    _nrk_reserve[reserve_id].set_time =
    48e2:	80 81       	ld	r24, Z
    48e4:	91 81       	ldd	r25, Z+1	; 0x01
    48e6:	a2 81       	ldd	r26, Z+2	; 0x02
    48e8:	b3 81       	ldd	r27, Z+3	; 0x03
    48ea:	82 0f       	add	r24, r18
    48ec:	93 1f       	adc	r25, r19
    48ee:	a4 1f       	adc	r26, r20
    48f0:	b5 1f       	adc	r27, r21
    48f2:	84 83       	std	Z+4, r24	; 0x04
    48f4:	95 83       	std	Z+5, r25	; 0x05
    48f6:	a6 83       	std	Z+6, r26	; 0x06
    48f8:	b7 83       	std	Z+7, r27	; 0x07
      _nrk_reserve[reserve_id].cur_time +
      _nrk_reserve[reserve_id].period_ticks;
    _nrk_reserve[reserve_id].cur_access = 0;
    48fa:	17 86       	std	Z+15, r1	; 0x0f
    48fc:	16 86       	std	Z+14, r1	; 0x0e
  }
  nrk_int_enable ();
    48fe:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>

}
    4902:	28 96       	adiw	r28, 0x08	; 8
    4904:	0f b6       	in	r0, 0x3f	; 63
    4906:	f8 94       	cli
    4908:	de bf       	out	0x3e, r29	; 62
    490a:	0f be       	out	0x3f, r0	; 63
    490c:	cd bf       	out	0x3d, r28	; 61
    490e:	cf 91       	pop	r28
    4910:	df 91       	pop	r29
    4912:	1f 91       	pop	r17
    4914:	0f 91       	pop	r16
    4916:	ff 90       	pop	r15
    4918:	ef 90       	pop	r14
    491a:	08 95       	ret

0000491c <nrk_reserve_consume>:

int8_t nrk_reserve_consume (uint8_t reserve_id)
{
    491c:	cf 93       	push	r28
    491e:	df 93       	push	r29
    4920:	48 2f       	mov	r20, r24

  if (reserve_id >= NRK_MAX_RESERVES) {
    4922:	85 30       	cpi	r24, 0x05	; 5
    4924:	10 f0       	brcs	.+4      	; 0x492a <nrk_reserve_consume+0xe>
    _nrk_errno_set (1);
    4926:	81 e0       	ldi	r24, 0x01	; 1
    4928:	10 c0       	rjmp	.+32     	; 0x494a <nrk_reserve_consume+0x2e>
    return NRK_ERROR;
  }
  if (_nrk_reserve[reserve_id].active == -1) {
    492a:	90 e0       	ldi	r25, 0x00	; 0
    492c:	23 e1       	ldi	r18, 0x13	; 19
    492e:	30 e0       	ldi	r19, 0x00	; 0
    4930:	82 9f       	mul	r24, r18
    4932:	e0 01       	movw	r28, r0
    4934:	83 9f       	mul	r24, r19
    4936:	d0 0d       	add	r29, r0
    4938:	92 9f       	mul	r25, r18
    493a:	d0 0d       	add	r29, r0
    493c:	11 24       	eor	r1, r1
    493e:	c0 53       	subi	r28, 0x30	; 48
    4940:	da 4f       	sbci	r29, 0xFA	; 250
    4942:	88 89       	ldd	r24, Y+16	; 0x10
    4944:	8f 3f       	cpi	r24, 0xFF	; 255
    4946:	21 f4       	brne	.+8      	; 0x4950 <nrk_reserve_consume+0x34>
    _nrk_errno_set (2);
    4948:	82 e0       	ldi	r24, 0x02	; 2
    494a:	0e 94 23 15 	call	0x2a46	; 0x2a46 <_nrk_errno_set>
    494e:	11 c0       	rjmp	.+34     	; 0x4972 <nrk_reserve_consume+0x56>
    return NRK_ERROR;
  }

  _nrk_reserve_update (reserve_id);
    4950:	84 2f       	mov	r24, r20
    4952:	0e 94 3b 24 	call	0x4876	; 0x4876 <_nrk_reserve_update>

  if ((_nrk_reserve[reserve_id].set_access <=
    4956:	2e 85       	ldd	r18, Y+14	; 0x0e
    4958:	3f 85       	ldd	r19, Y+15	; 0x0f
    495a:	8c 85       	ldd	r24, Y+12	; 0x0c
    495c:	9d 85       	ldd	r25, Y+13	; 0x0d
    495e:	28 17       	cp	r18, r24
    4960:	39 07       	cpc	r19, r25
    4962:	4c f0       	brlt	.+18     	; 0x4976 <nrk_reserve_consume+0x5a>
       _nrk_reserve[reserve_id].cur_access)) {
    // You violated your resource (like MJ after a little boy)
    nrk_int_enable ();
    4964:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>
    if (_nrk_reserve[reserve_id].error != NULL)
    4968:	e9 89       	ldd	r30, Y+17	; 0x11
    496a:	fa 89       	ldd	r31, Y+18	; 0x12
    496c:	30 97       	sbiw	r30, 0x00	; 0
    496e:	09 f0       	breq	.+2      	; 0x4972 <nrk_reserve_consume+0x56>
      _nrk_reserve[reserve_id].error ();
    4970:	09 95       	icall
    4972:	8f ef       	ldi	r24, 0xFF	; 255
    4974:	05 c0       	rjmp	.+10     	; 0x4980 <nrk_reserve_consume+0x64>
    return NRK_ERROR;
  }
  else {
    // Reserve is fine. Take some of it.
    _nrk_reserve[reserve_id].cur_access++;
    4976:	2f 5f       	subi	r18, 0xFF	; 255
    4978:	3f 4f       	sbci	r19, 0xFF	; 255
    497a:	3f 87       	std	Y+15, r19	; 0x0f
    497c:	2e 87       	std	Y+14, r18	; 0x0e
    497e:	81 e0       	ldi	r24, 0x01	; 1
  }


  return NRK_OK;
}
    4980:	df 91       	pop	r29
    4982:	cf 91       	pop	r28
    4984:	08 95       	ret

00004986 <nrk_reserve_get>:




uint8_t nrk_reserve_get (uint8_t reserve_id)
{
    4986:	cf 93       	push	r28
    4988:	df 93       	push	r29
    498a:	48 2f       	mov	r20, r24

  if (reserve_id >= NRK_MAX_RESERVES) {
    498c:	85 30       	cpi	r24, 0x05	; 5
    498e:	10 f0       	brcs	.+4      	; 0x4994 <nrk_reserve_get+0xe>
    _nrk_errno_set (1);
    4990:	81 e0       	ldi	r24, 0x01	; 1
    4992:	10 c0       	rjmp	.+32     	; 0x49b4 <nrk_reserve_get+0x2e>
    return 0;
  }
  if (_nrk_reserve[reserve_id].active == -1) {
    4994:	90 e0       	ldi	r25, 0x00	; 0
    4996:	23 e1       	ldi	r18, 0x13	; 19
    4998:	30 e0       	ldi	r19, 0x00	; 0
    499a:	82 9f       	mul	r24, r18
    499c:	e0 01       	movw	r28, r0
    499e:	83 9f       	mul	r24, r19
    49a0:	d0 0d       	add	r29, r0
    49a2:	92 9f       	mul	r25, r18
    49a4:	d0 0d       	add	r29, r0
    49a6:	11 24       	eor	r1, r1
    49a8:	c0 53       	subi	r28, 0x30	; 48
    49aa:	da 4f       	sbci	r29, 0xFA	; 250
    49ac:	88 89       	ldd	r24, Y+16	; 0x10
    49ae:	8f 3f       	cpi	r24, 0xFF	; 255
    49b0:	29 f4       	brne	.+10     	; 0x49bc <nrk_reserve_get+0x36>
    // Reserve isn't active 
    _nrk_errno_set (2);
    49b2:	82 e0       	ldi	r24, 0x02	; 2
    49b4:	0e 94 23 15 	call	0x2a46	; 0x2a46 <_nrk_errno_set>
    49b8:	80 e0       	ldi	r24, 0x00	; 0
    49ba:	0b c0       	rjmp	.+22     	; 0x49d2 <nrk_reserve_get+0x4c>
    return 0;
  }

  _nrk_reserve_update (reserve_id);
    49bc:	84 2f       	mov	r24, r20
    49be:	0e 94 3b 24 	call	0x4876	; 0x4876 <_nrk_reserve_update>

  if (_nrk_reserve[reserve_id].cur_access >
    49c2:	2e 85       	ldd	r18, Y+14	; 0x0e
    49c4:	3f 85       	ldd	r19, Y+15	; 0x0f
    49c6:	8c 85       	ldd	r24, Y+12	; 0x0c
    49c8:	9d 85       	ldd	r25, Y+13	; 0x0d
    49ca:	82 17       	cp	r24, r18
    49cc:	93 07       	cpc	r25, r19
    49ce:	a4 f3       	brlt	.-24     	; 0x49b8 <nrk_reserve_get+0x32>
      _nrk_reserve[reserve_id].set_access)
    return 0;
  return (_nrk_reserve[reserve_id].set_access -
    49d0:	82 1b       	sub	r24, r18
          _nrk_reserve[reserve_id].cur_access);
}
    49d2:	df 91       	pop	r29
    49d4:	cf 91       	pop	r28
    49d6:	08 95       	ret

000049d8 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    49e0:	01 97       	sbiw	r24, 0x01	; 1
    49e2:	d1 f7       	brne	.-12     	; 0x49d8 <nrk_spin_wait_us>

}
    49e4:	08 95       	ret

000049e6 <_nrk_setup_timer>:
void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    49e6:	88 e0       	ldi	r24, 0x08	; 8
    49e8:	80 bf       	out	0x30, r24	; 48
    OCR0 = _nrk_prev_timer_val;
    49ea:	8e ef       	ldi	r24, 0xFE	; 254
    49ec:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    49ee:	83 e0       	ldi	r24, 0x03	; 3
    49f0:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    49f2:	9b e0       	ldi	r25, 0x0B	; 11
    49f4:	93 bf       	out	0x33, r25	; 51
    SFIOR |= TSM;              // reset prescaler
    49f6:	80 b5       	in	r24, 0x20	; 32
    49f8:	87 60       	ori	r24, 0x07	; 7
    49fa:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    49fc:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    49fe:	81 e0       	ldi	r24, 0x01	; 1
    4a00:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    4a02:	1d bc       	out	0x2d, r1	; 45
    4a04:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    4a06:	80 b5       	in	r24, 0x20	; 32
    4a08:	81 60       	ori	r24, 0x01	; 1
    4a0a:	80 bd       	out	0x20, r24	; 32
}

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    4a0c:	80 b5       	in	r24, 0x20	; 32
    4a0e:	82 60       	ori	r24, 0x02	; 2
    4a10:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    4a12:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    _nrk_prev_timer_val=0;
    4a14:	10 92 31 04 	sts	0x0431, r1
    //ASSR = 0;
}
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    4a18:	93 bf       	out	0x33, r25	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    4a1a:	87 b7       	in	r24, 0x37	; 55
    4a1c:	83 60       	ori	r24, 0x03	; 3
    4a1e:	87 bf       	out	0x37, r24	; 55
    TCNT1=0;  // 16 bit
    SFIOR |= BM(PSR321);              // reset prescaler

    _nrk_os_timer_reset();
    _nrk_os_timer_start();
    _nrk_time_trigger=0;
    4a20:	10 92 06 03 	sts	0x0306, r1
}
    4a24:	08 95       	ret

00004a26 <_nrk_high_speed_timer_stop>:

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    4a26:	1e bc       	out	0x2e, r1	; 46
}
    4a28:	08 95       	ret

00004a2a <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    4a2a:	81 e0       	ldi	r24, 0x01	; 1
    4a2c:	8e bd       	out	0x2e, r24	; 46
}
    4a2e:	08 95       	ret

00004a30 <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    4a30:	80 b5       	in	r24, 0x20	; 32
    4a32:	81 60       	ori	r24, 0x01	; 1
    4a34:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    4a36:	1d bc       	out	0x2d, r1	; 45
    4a38:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    4a3a:	08 95       	ret

00004a3c <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    4a3c:	df 93       	push	r29
    4a3e:	cf 93       	push	r28
    4a40:	00 d0       	rcall	.+0      	; 0x4a42 <nrk_high_speed_timer_wait+0x6>
    4a42:	cd b7       	in	r28, 0x3d	; 61
    4a44:	de b7       	in	r29, 0x3e	; 62
    4a46:	fc 01       	movw	r30, r24
    uint32_t tmp;
    if(start>65400) start=0;
    4a48:	8f ef       	ldi	r24, 0xFF	; 255
    4a4a:	e9 37       	cpi	r30, 0x79	; 121
    4a4c:	f8 07       	cpc	r31, r24
    4a4e:	10 f0       	brcs	.+4      	; 0x4a54 <nrk_high_speed_timer_wait+0x18>
    4a50:	e0 e0       	ldi	r30, 0x00	; 0
    4a52:	f0 e0       	ldi	r31, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    4a54:	9f 01       	movw	r18, r30
    4a56:	40 e0       	ldi	r20, 0x00	; 0
    4a58:	50 e0       	ldi	r21, 0x00	; 0
    4a5a:	cb 01       	movw	r24, r22
    4a5c:	a0 e0       	ldi	r26, 0x00	; 0
    4a5e:	b0 e0       	ldi	r27, 0x00	; 0
    4a60:	28 0f       	add	r18, r24
    4a62:	39 1f       	adc	r19, r25
    4a64:	4a 1f       	adc	r20, r26
    4a66:	5b 1f       	adc	r21, r27
    if(tmp>65536)
    4a68:	21 30       	cpi	r18, 0x01	; 1
    4a6a:	80 e0       	ldi	r24, 0x00	; 0
    4a6c:	38 07       	cpc	r19, r24
    4a6e:	81 e0       	ldi	r24, 0x01	; 1
    4a70:	48 07       	cpc	r20, r24
    4a72:	80 e0       	ldi	r24, 0x00	; 0
    4a74:	58 07       	cpc	r21, r24
    4a76:	68 f0       	brcs	.+26     	; 0x4a92 <nrk_high_speed_timer_wait+0x56>

inline uint16_t _nrk_high_speed_timer_get()
{
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    4a78:	8c b5       	in	r24, 0x2c	; 44
    4a7a:	9d b5       	in	r25, 0x2d	; 45
    4a7c:	9a 83       	std	Y+2, r25	; 0x02
    4a7e:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    4a80:	89 81       	ldd	r24, Y+1	; 0x01
    4a82:	9a 81       	ldd	r25, Y+2	; 0x02
    tmp=(uint32_t)start+(uint32_t)ticks;
    if(tmp>65536)
    {
        tmp-=65536;
        do {}
        while(_nrk_high_speed_timer_get()>start);
    4a84:	e8 17       	cp	r30, r24
    4a86:	f9 07       	cpc	r31, r25
    4a88:	b8 f3       	brcs	.-18     	; 0x4a78 <nrk_high_speed_timer_wait+0x3c>
    uint32_t tmp;
    if(start>65400) start=0;
    tmp=(uint32_t)start+(uint32_t)ticks;
    if(tmp>65536)
    {
        tmp-=65536;
    4a8a:	20 50       	subi	r18, 0x00	; 0
    4a8c:	30 40       	sbci	r19, 0x00	; 0
    4a8e:	41 40       	sbci	r20, 0x01	; 1
    4a90:	50 40       	sbci	r21, 0x00	; 0

inline uint16_t _nrk_high_speed_timer_get()
{
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    4a92:	8c b5       	in	r24, 0x2c	; 44
    4a94:	9d b5       	in	r25, 0x2d	; 45
    4a96:	9a 83       	std	Y+2, r25	; 0x02
    4a98:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    4a9a:	89 81       	ldd	r24, Y+1	; 0x01
    4a9c:	9a 81       	ldd	r25, Y+2	; 0x02
        while(_nrk_high_speed_timer_get()>start);
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    4a9e:	82 17       	cp	r24, r18
    4aa0:	93 07       	cpc	r25, r19
    4aa2:	b8 f3       	brcs	.-18     	; 0x4a92 <nrk_high_speed_timer_wait+0x56>
}
    4aa4:	0f 90       	pop	r0
    4aa6:	0f 90       	pop	r0
    4aa8:	cf 91       	pop	r28
    4aaa:	df 91       	pop	r29
    4aac:	08 95       	ret

00004aae <_nrk_high_speed_timer_get>:

inline uint16_t _nrk_high_speed_timer_get()
{
    4aae:	df 93       	push	r29
    4ab0:	cf 93       	push	r28
    4ab2:	00 d0       	rcall	.+0      	; 0x4ab4 <_nrk_high_speed_timer_get+0x6>
    4ab4:	cd b7       	in	r28, 0x3d	; 61
    4ab6:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    4ab8:	8c b5       	in	r24, 0x2c	; 44
    4aba:	9d b5       	in	r25, 0x2d	; 45
    4abc:	9a 83       	std	Y+2, r25	; 0x02
    4abe:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    4ac0:	29 81       	ldd	r18, Y+1	; 0x01
    4ac2:	3a 81       	ldd	r19, Y+2	; 0x02
}
    4ac4:	c9 01       	movw	r24, r18
    4ac6:	0f 90       	pop	r0
    4ac8:	0f 90       	pop	r0
    4aca:	cf 91       	pop	r28
    4acc:	df 91       	pop	r29
    4ace:	08 95       	ret

00004ad0 <_nrk_os_timer_set>:

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    4ad0:	82 bf       	out	0x32, r24	; 50
}
    4ad2:	08 95       	ret

00004ad4 <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    4ad4:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    4ad6:	87 b7       	in	r24, 0x37	; 55
    4ad8:	8d 7f       	andi	r24, 0xFD	; 253
    4ada:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    4adc:	87 b7       	in	r24, 0x37	; 55
    4ade:	8e 7f       	andi	r24, 0xFE	; 254
    4ae0:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    4ae2:	08 95       	ret

00004ae4 <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    4ae4:	8b e0       	ldi	r24, 0x0B	; 11
    4ae6:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    4ae8:	87 b7       	in	r24, 0x37	; 55
    4aea:	83 60       	ori	r24, 0x03	; 3
    4aec:	87 bf       	out	0x37, r24	; 55
}
    4aee:	08 95       	ret

00004af0 <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    4af0:	80 b5       	in	r24, 0x20	; 32
    4af2:	82 60       	ori	r24, 0x02	; 2
    4af4:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    4af6:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    4af8:	10 92 06 03 	sts	0x0306, r1
    _nrk_prev_timer_val=0;
    4afc:	10 92 31 04 	sts	0x0431, r1
}
    4b00:	08 95       	ret

00004b02 <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    4b02:	81 b7       	in	r24, 0x31	; 49
}
    4b04:	8f 5f       	subi	r24, 0xFF	; 255
    4b06:	08 95       	ret

00004b08 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    4b08:	81 50       	subi	r24, 0x01	; 1
    4b0a:	81 bf       	out	0x31, r24	; 49
}
    4b0c:	08 95       	ret

00004b0e <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    4b0e:	82 b7       	in	r24, 0x32	; 50
}
    4b10:	08 95       	ret

00004b12 <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    4b12:	0f 92       	push	r0
    4b14:	0f b6       	in	r0, 0x3f	; 63
    4b16:	0f 92       	push	r0
    4b18:	1f 92       	push	r1
    4b1a:	2f 92       	push	r2
    4b1c:	3f 92       	push	r3
    4b1e:	4f 92       	push	r4
    4b20:	5f 92       	push	r5
    4b22:	6f 92       	push	r6
    4b24:	7f 92       	push	r7
    4b26:	8f 92       	push	r8
    4b28:	9f 92       	push	r9
    4b2a:	af 92       	push	r10
    4b2c:	bf 92       	push	r11
    4b2e:	cf 92       	push	r12
    4b30:	df 92       	push	r13
    4b32:	ef 92       	push	r14
    4b34:	ff 92       	push	r15
    4b36:	0f 93       	push	r16
    4b38:	1f 93       	push	r17
    4b3a:	2f 93       	push	r18
    4b3c:	3f 93       	push	r19
    4b3e:	4f 93       	push	r20
    4b40:	5f 93       	push	r21
    4b42:	6f 93       	push	r22
    4b44:	7f 93       	push	r23
    4b46:	8f 93       	push	r24
    4b48:	9f 93       	push	r25
    4b4a:	af 93       	push	r26
    4b4c:	bf 93       	push	r27
    4b4e:	cf 93       	push	r28
    4b50:	df 93       	push	r29
    4b52:	ef 93       	push	r30
    4b54:	ff 93       	push	r31
    4b56:	a0 91 ae 05 	lds	r26, 0x05AE
    4b5a:	b0 91 af 05 	lds	r27, 0x05AF
    4b5e:	0d b6       	in	r0, 0x3d	; 61
    4b60:	0d 92       	st	X+, r0
    4b62:	0e b6       	in	r0, 0x3e	; 62
    4b64:	0d 92       	st	X+, r0
    4b66:	1f 92       	push	r1
    4b68:	a0 91 2e 04 	lds	r26, 0x042E
    4b6c:	b0 91 2f 04 	lds	r27, 0x042F
    4b70:	1e 90       	ld	r1, -X
    4b72:	be bf       	out	0x3e, r27	; 62
    4b74:	ad bf       	out	0x3d, r26	; 61
    4b76:	08 95       	ret

00004b78 <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4b78:	88 23       	and	r24, r24
    4b7a:	19 f4       	brne	.+6      	; 0x4b82 <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    4b7c:	87 b7       	in	r24, 0x37	; 55
    4b7e:	8f 77       	andi	r24, 0x7F	; 127
    4b80:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    4b82:	8f ef       	ldi	r24, 0xFF	; 255
    4b84:	08 95       	ret

00004b86 <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4b86:	88 23       	and	r24, r24
    4b88:	11 f0       	breq	.+4      	; 0x4b8e <nrk_timer_int_reset+0x8>
    4b8a:	8f ef       	ldi	r24, 0xFF	; 255
    4b8c:	08 95       	ret
    {
        TCNT2=0;
    4b8e:	14 bc       	out	0x24, r1	; 36
    4b90:	81 e0       	ldi	r24, 0x01	; 1
        return NRK_OK;
    }
    return NRK_ERROR;
}
    4b92:	08 95       	ret

00004b94 <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4b94:	88 23       	and	r24, r24
    4b96:	19 f0       	breq	.+6      	; 0x4b9e <nrk_timer_int_read+0xa>
    4b98:	20 e0       	ldi	r18, 0x00	; 0
    4b9a:	30 e0       	ldi	r19, 0x00	; 0
    4b9c:	03 c0       	rjmp	.+6      	; 0x4ba4 <nrk_timer_int_read+0x10>
    {
        return TCNT2;
    4b9e:	84 b5       	in	r24, 0x24	; 36
    4ba0:	28 2f       	mov	r18, r24
    4ba2:	30 e0       	ldi	r19, 0x00	; 0
    }
    return 0;

}
    4ba4:	c9 01       	movw	r24, r18
    4ba6:	08 95       	ret

00004ba8 <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    4ba8:	88 23       	and	r24, r24
    4baa:	11 f0       	breq	.+4      	; 0x4bb0 <nrk_timer_int_start+0x8>
    4bac:	8f ef       	ldi	r24, 0xFF	; 255
    4bae:	08 95       	ret
    {
        TIMSK |= BM(OCIE2);
    4bb0:	87 b7       	in	r24, 0x37	; 55
    4bb2:	80 68       	ori	r24, 0x80	; 128
    4bb4:	87 bf       	out	0x37, r24	; 55
    4bb6:	81 e0       	ldi	r24, 0x01	; 1
        return NRK_OK;
    }
    return NRK_ERROR;
}
    4bb8:	08 95       	ret

00004bba <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    4bba:	88 23       	and	r24, r24
    4bbc:	11 f0       	breq	.+4      	; 0x4bc2 <nrk_timer_int_configure+0x8>
    4bbe:	8f ef       	ldi	r24, 0xFF	; 255
    4bc0:	08 95       	ret
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    4bc2:	cb 01       	movw	r24, r22
    4bc4:	01 97       	sbiw	r24, 0x01	; 1
    4bc6:	05 97       	sbiw	r24, 0x05	; 5
    4bc8:	10 f4       	brcc	.+4      	; 0x4bce <nrk_timer_int_configure+0x14>
    4bca:	60 93 30 04 	sts	0x0430, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    4bce:	88 e0       	ldi	r24, 0x08	; 8
    4bd0:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    4bd2:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    4bd4:	30 93 04 03 	sts	0x0304, r19
    4bd8:	20 93 03 03 	sts	0x0303, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    4bdc:	80 91 30 04 	lds	r24, 0x0430
    4be0:	81 30       	cpi	r24, 0x01	; 1
    4be2:	19 f4       	brne	.+6      	; 0x4bea <nrk_timer_int_configure+0x30>
    4be4:	85 b5       	in	r24, 0x25	; 37
    4be6:	81 60       	ori	r24, 0x01	; 1
    4be8:	09 c0       	rjmp	.+18     	; 0x4bfc <nrk_timer_int_configure+0x42>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    4bea:	82 30       	cpi	r24, 0x02	; 2
    4bec:	19 f4       	brne	.+6      	; 0x4bf4 <nrk_timer_int_configure+0x3a>
    4bee:	85 b5       	in	r24, 0x25	; 37
    4bf0:	82 60       	ori	r24, 0x02	; 2
    4bf2:	04 c0       	rjmp	.+8      	; 0x4bfc <nrk_timer_int_configure+0x42>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    4bf4:	83 30       	cpi	r24, 0x03	; 3
    4bf6:	21 f4       	brne	.+8      	; 0x4c00 <nrk_timer_int_configure+0x46>
    4bf8:	85 b5       	in	r24, 0x25	; 37
    4bfa:	83 60       	ori	r24, 0x03	; 3
    4bfc:	85 bd       	out	0x25, r24	; 37
    4bfe:	07 c0       	rjmp	.+14     	; 0x4c0e <nrk_timer_int_configure+0x54>
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    4c00:	84 30       	cpi	r24, 0x04	; 4
    4c02:	19 f4       	brne	.+6      	; 0x4c0a <nrk_timer_int_configure+0x50>
    4c04:	85 b5       	in	r24, 0x25	; 37
    4c06:	84 60       	ori	r24, 0x04	; 4
    4c08:	f9 cf       	rjmp	.-14     	; 0x4bfc <nrk_timer_int_configure+0x42>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    4c0a:	85 30       	cpi	r24, 0x05	; 5
    4c0c:	11 f0       	breq	.+4      	; 0x4c12 <nrk_timer_int_configure+0x58>
    4c0e:	81 e0       	ldi	r24, 0x01	; 1
    4c10:	08 95       	ret
    4c12:	85 b5       	in	r24, 0x25	; 37
    4c14:	85 60       	ori	r24, 0x05	; 5
    4c16:	85 bd       	out	0x25, r24	; 37
    4c18:	81 e0       	ldi	r24, 0x01	; 1
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
}
    4c1a:	08 95       	ret

00004c1c <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    4c1c:	1f 92       	push	r1
    4c1e:	0f 92       	push	r0
    4c20:	0f b6       	in	r0, 0x3f	; 63
    4c22:	0f 92       	push	r0
    4c24:	0b b6       	in	r0, 0x3b	; 59
    4c26:	0f 92       	push	r0
    4c28:	11 24       	eor	r1, r1
    4c2a:	2f 93       	push	r18
    4c2c:	3f 93       	push	r19
    4c2e:	4f 93       	push	r20
    4c30:	5f 93       	push	r21
    4c32:	6f 93       	push	r22
    4c34:	7f 93       	push	r23
    4c36:	8f 93       	push	r24
    4c38:	9f 93       	push	r25
    4c3a:	af 93       	push	r26
    4c3c:	bf 93       	push	r27
    4c3e:	ef 93       	push	r30
    4c40:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    4c42:	e0 91 03 03 	lds	r30, 0x0303
    4c46:	f0 91 04 03 	lds	r31, 0x0304
    4c4a:	30 97       	sbiw	r30, 0x00	; 0
    4c4c:	11 f0       	breq	.+4      	; 0x4c52 <__vector_9+0x36>
    4c4e:	09 95       	icall
    4c50:	04 c0       	rjmp	.+8      	; 0x4c5a <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4c52:	8a e0       	ldi	r24, 0x0A	; 10
    4c54:	60 e0       	ldi	r22, 0x00	; 0
    4c56:	0e 94 ff 16 	call	0x2dfe	; 0x2dfe <nrk_kernel_error_add>
    return;
}
    4c5a:	ff 91       	pop	r31
    4c5c:	ef 91       	pop	r30
    4c5e:	bf 91       	pop	r27
    4c60:	af 91       	pop	r26
    4c62:	9f 91       	pop	r25
    4c64:	8f 91       	pop	r24
    4c66:	7f 91       	pop	r23
    4c68:	6f 91       	pop	r22
    4c6a:	5f 91       	pop	r21
    4c6c:	4f 91       	pop	r20
    4c6e:	3f 91       	pop	r19
    4c70:	2f 91       	pop	r18
    4c72:	0f 90       	pop	r0
    4c74:	0b be       	out	0x3b, r0	; 59
    4c76:	0f 90       	pop	r0
    4c78:	0f be       	out	0x3f, r0	; 63
    4c7a:	0f 90       	pop	r0
    4c7c:	1f 90       	pop	r1
    4c7e:	18 95       	reti

00004c80 <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    4c80:	1f 92       	push	r1
    4c82:	0f 92       	push	r0
    4c84:	0f b6       	in	r0, 0x3f	; 63
    4c86:	0f 92       	push	r0
    4c88:	0b b6       	in	r0, 0x3b	; 59
    4c8a:	0f 92       	push	r0
    4c8c:	11 24       	eor	r1, r1
    4c8e:	2f 93       	push	r18
    4c90:	3f 93       	push	r19
    4c92:	4f 93       	push	r20
    4c94:	5f 93       	push	r21
    4c96:	6f 93       	push	r22
    4c98:	7f 93       	push	r23
    4c9a:	8f 93       	push	r24
    4c9c:	9f 93       	push	r25
    4c9e:	af 93       	push	r26
    4ca0:	bf 93       	push	r27
    4ca2:	ef 93       	push	r30
    4ca4:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4ca6:	8a e0       	ldi	r24, 0x0A	; 10
    4ca8:	60 e0       	ldi	r22, 0x00	; 0
    4caa:	0e 94 ff 16 	call	0x2dfe	; 0x2dfe <nrk_kernel_error_add>
}
    4cae:	ff 91       	pop	r31
    4cb0:	ef 91       	pop	r30
    4cb2:	bf 91       	pop	r27
    4cb4:	af 91       	pop	r26
    4cb6:	9f 91       	pop	r25
    4cb8:	8f 91       	pop	r24
    4cba:	7f 91       	pop	r23
    4cbc:	6f 91       	pop	r22
    4cbe:	5f 91       	pop	r21
    4cc0:	4f 91       	pop	r20
    4cc2:	3f 91       	pop	r19
    4cc4:	2f 91       	pop	r18
    4cc6:	0f 90       	pop	r0
    4cc8:	0b be       	out	0x3b, r0	; 59
    4cca:	0f 90       	pop	r0
    4ccc:	0f be       	out	0x3f, r0	; 63
    4cce:	0f 90       	pop	r0
    4cd0:	1f 90       	pop	r1
    4cd2:	18 95       	reti

00004cd4 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    4cd4:	04 b6       	in	r0, 0x34	; 52
    4cd6:	03 fe       	sbrs	r0, 3
    4cd8:	02 c0       	rjmp	.+4      	; 0x4cde <_nrk_startup_error+0xa>
    4cda:	90 e1       	ldi	r25, 0x10	; 16
    4cdc:	01 c0       	rjmp	.+2      	; 0x4ce0 <_nrk_startup_error+0xc>
    4cde:	90 e0       	ldi	r25, 0x00	; 0
	error|=0x10;
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    4ce0:	04 b6       	in	r0, 0x34	; 52
    4ce2:	02 fe       	sbrs	r0, 2
    4ce4:	06 c0       	rjmp	.+12     	; 0x4cf2 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    4ce6:	84 b7       	in	r24, 0x34	; 52
    4ce8:	8b 7f       	andi	r24, 0xFB	; 251
    4cea:	84 bf       	out	0x34, r24	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    4cec:	04 b6       	in	r0, 0x34	; 52
    4cee:	00 fe       	sbrs	r0, 0
		error|=0x04;
    4cf0:	94 60       	ori	r25, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    4cf2:	04 b6       	in	r0, 0x34	; 52
    4cf4:	01 fe       	sbrs	r0, 1
    4cf6:	04 c0       	rjmp	.+8      	; 0x4d00 <_nrk_startup_error+0x2c>
	{
	MCUSR &= ~(1<<EXTRF);	
    4cf8:	84 b7       	in	r24, 0x34	; 52
    4cfa:	8d 7f       	andi	r24, 0xFD	; 253
    4cfc:	84 bf       	out	0x34, r24	; 52
	error|=0x02;
    4cfe:	92 60       	ori	r25, 0x02	; 2
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    4d00:	99 23       	and	r25, r25
    4d02:	51 f4       	brne	.+20     	; 0x4d18 <_nrk_startup_error+0x44>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    4d04:	04 b6       	in	r0, 0x34	; 52
    4d06:	00 fe       	sbrs	r0, 0
    4d08:	03 c0       	rjmp	.+6      	; 0x4d10 <_nrk_startup_error+0x3c>
	{
	MCUSR &= ~(1<<PORF);
    4d0a:	84 b7       	in	r24, 0x34	; 52
    4d0c:	8e 7f       	andi	r24, 0xFE	; 254
    4d0e:	84 bf       	out	0x34, r24	; 52
	else {
	/* error|=0x01; */
	}

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    4d10:	83 b7       	in	r24, 0x33	; 51
    4d12:	81 11       	cpse	r24, r1
    4d14:	81 e0       	ldi	r24, 0x01	; 1
    4d16:	98 2f       	mov	r25, r24

return error;
}
    4d18:	89 2f       	mov	r24, r25
    4d1a:	08 95       	ret

00004d1c <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    4d1c:	8f ef       	ldi	r24, 0xFF	; 255
    4d1e:	08 95       	ret

00004d20 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    4d20:	8f ef       	ldi	r24, 0xFF	; 255
    4d22:	08 95       	ret

00004d24 <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    4d24:	8f ef       	ldi	r24, 0xFF	; 255
    4d26:	08 95       	ret

00004d28 <__vector_1>:



SIGNAL(INT0_vect) {
    4d28:	1f 92       	push	r1
    4d2a:	0f 92       	push	r0
    4d2c:	0f b6       	in	r0, 0x3f	; 63
    4d2e:	0f 92       	push	r0
    4d30:	0b b6       	in	r0, 0x3b	; 59
    4d32:	0f 92       	push	r0
    4d34:	11 24       	eor	r1, r1
    4d36:	2f 93       	push	r18
    4d38:	3f 93       	push	r19
    4d3a:	4f 93       	push	r20
    4d3c:	5f 93       	push	r21
    4d3e:	6f 93       	push	r22
    4d40:	7f 93       	push	r23
    4d42:	8f 93       	push	r24
    4d44:	9f 93       	push	r25
    4d46:	af 93       	push	r26
    4d48:	bf 93       	push	r27
    4d4a:	ef 93       	push	r30
    4d4c:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4d4e:	8a e0       	ldi	r24, 0x0A	; 10
    4d50:	60 e0       	ldi	r22, 0x00	; 0
    4d52:	0e 94 ff 16 	call	0x2dfe	; 0x2dfe <nrk_kernel_error_add>
	return;  	
}
    4d56:	ff 91       	pop	r31
    4d58:	ef 91       	pop	r30
    4d5a:	bf 91       	pop	r27
    4d5c:	af 91       	pop	r26
    4d5e:	9f 91       	pop	r25
    4d60:	8f 91       	pop	r24
    4d62:	7f 91       	pop	r23
    4d64:	6f 91       	pop	r22
    4d66:	5f 91       	pop	r21
    4d68:	4f 91       	pop	r20
    4d6a:	3f 91       	pop	r19
    4d6c:	2f 91       	pop	r18
    4d6e:	0f 90       	pop	r0
    4d70:	0b be       	out	0x3b, r0	; 59
    4d72:	0f 90       	pop	r0
    4d74:	0f be       	out	0x3f, r0	; 63
    4d76:	0f 90       	pop	r0
    4d78:	1f 90       	pop	r1
    4d7a:	18 95       	reti

00004d7c <nrk_watchdog_check>:
}

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    4d7c:	04 b6       	in	r0, 0x34	; 52
    4d7e:	03 fe       	sbrs	r0, 3
    4d80:	02 c0       	rjmp	.+4      	; 0x4d86 <nrk_watchdog_check+0xa>
    4d82:	8f ef       	ldi	r24, 0xFF	; 255
    4d84:	08 95       	ret
    4d86:	81 e0       	ldi	r24, 0x01	; 1
    return NRK_ERROR;
}
    4d88:	08 95       	ret

00004d8a <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4d8a:	a8 95       	wdr

}
    4d8c:	08 95       	ret

00004d8e <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    4d8e:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    4d92:	84 b7       	in	r24, 0x34	; 52
    4d94:	87 7f       	andi	r24, 0xF7	; 247
    4d96:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4d98:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4d9a:	81 b5       	in	r24, 0x21	; 33
    4d9c:	88 61       	ori	r24, 0x18	; 24
    4d9e:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    4da0:	8f e0       	ldi	r24, 0x0F	; 15
    4da2:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    4da4:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>

}
    4da8:	08 95       	ret

00004daa <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    4daa:	0e 94 01 13 	call	0x2602	; 0x2602 <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4dae:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    4db0:	84 b7       	in	r24, 0x34	; 52
    4db2:	87 7f       	andi	r24, 0xF7	; 247
    4db4:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4db6:	81 b5       	in	r24, 0x21	; 33
    4db8:	88 61       	ori	r24, 0x18	; 24
    4dba:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    4dbc:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    4dbe:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>
}
    4dc2:	08 95       	ret

00004dc4 <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    4dc4:	08 95       	ret

00004dc6 <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    4dc6:	fc 01       	movw	r30, r24
    4dc8:	76 83       	std	Z+6, r23	; 0x06
    4dca:	65 83       	std	Z+5, r22	; 0x05
}
    4dcc:	08 95       	ret

00004dce <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    4dce:	85 b7       	in	r24, 0x35	; 53
    4dd0:	83 7e       	andi	r24, 0xE3	; 227
    4dd2:	88 61       	ori	r24, 0x18	; 24
    4dd4:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4dd6:	85 b7       	in	r24, 0x35	; 53
    4dd8:	80 62       	ori	r24, 0x20	; 32
    4dda:	85 bf       	out	0x35, r24	; 53
    4ddc:	88 95       	sleep
    4dde:	85 b7       	in	r24, 0x35	; 53
    4de0:	8f 7d       	andi	r24, 0xDF	; 223
    4de2:	85 bf       	out	0x35, r24	; 53

}
    4de4:	08 95       	ret

00004de6 <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    4de6:	85 b7       	in	r24, 0x35	; 53
    4de8:	83 7e       	andi	r24, 0xE3	; 227
    4dea:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4dec:	85 b7       	in	r24, 0x35	; 53
    4dee:	80 62       	ori	r24, 0x20	; 32
    4df0:	85 bf       	out	0x35, r24	; 53
    4df2:	88 95       	sleep
    4df4:	85 b7       	in	r24, 0x35	; 53
    4df6:	8f 7d       	andi	r24, 0xDF	; 223
    4df8:	85 bf       	out	0x35, r24	; 53

}
    4dfa:	08 95       	ret

00004dfc <nrk_task_stk_init>:
void *nrk_task_stk_init (void (*task)(), void *ptos, void *pbos)
{
    4dfc:	fa 01       	movw	r30, r20
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    4dfe:	25 e5       	ldi	r18, 0x55	; 85
    4e00:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    4e02:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    4e04:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    4e06:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    4e08:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    4e0a:	12 92       	st	-Z, r1
    4e0c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e0e:	12 92       	st	-Z, r1
    4e10:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e12:	12 92       	st	-Z, r1
    4e14:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e16:	12 92       	st	-Z, r1
    4e18:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e1a:	12 92       	st	-Z, r1
    4e1c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e1e:	12 92       	st	-Z, r1
    4e20:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e22:	12 92       	st	-Z, r1
    4e24:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e26:	12 92       	st	-Z, r1
    4e28:	12 92       	st	-Z, r1

    *(--stk) = 0;
    4e2a:	12 92       	st	-Z, r1
    4e2c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e2e:	12 92       	st	-Z, r1
    4e30:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e32:	12 92       	st	-Z, r1
    4e34:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e36:	12 92       	st	-Z, r1
    4e38:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e3a:	12 92       	st	-Z, r1
    4e3c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e3e:	12 92       	st	-Z, r1
    4e40:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e42:	12 92       	st	-Z, r1
    4e44:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e46:	12 92       	st	-Z, r1
    4e48:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e4a:	12 92       	st	-Z, r1
    4e4c:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    4e4e:	cf 01       	movw	r24, r30
    4e50:	08 95       	ret

00004e52 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4e52:	8a e0       	ldi	r24, 0x0A	; 10
    4e54:	93 e1       	ldi	r25, 0x13	; 19
    4e56:	90 93 fe 10 	sts	0x10FE, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4e5a:	80 93 ff 10 	sts	0x10FF, r24
}
    4e5e:	08 95       	ret

00004e60 <nrk_stack_pointer_init>:
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    4e60:	85 e5       	ldi	r24, 0x55	; 85
    4e62:	80 93 7e 10 	sts	0x107E, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    4e66:	ee ef       	ldi	r30, 0xFE	; 254
    4e68:	f0 e1       	ldi	r31, 0x10	; 16
    4e6a:	f0 93 2f 04 	sts	0x042F, r31
    4e6e:	e0 93 2e 04 	sts	0x042E, r30
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4e72:	8a e0       	ldi	r24, 0x0A	; 10
    4e74:	93 e1       	ldi	r25, 0x13	; 19
    4e76:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4e78:	80 93 ff 10 	sts	0x10FF, r24

}
    4e7c:	08 95       	ret

00004e7e <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    4e7e:	0e 94 f3 24 	call	0x49e6	; 0x49e6 <_nrk_setup_timer>
    nrk_int_enable();
    4e82:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_int_enable>

}
    4e86:	08 95       	ret

00004e88 <nrk_task_set_stk>:

    return ((void *)stk);
}

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    4e88:	ef 92       	push	r14
    4e8a:	ff 92       	push	r15
    4e8c:	0f 93       	push	r16
    4e8e:	1f 93       	push	r17
    4e90:	cf 93       	push	r28
    4e92:	df 93       	push	r29
    4e94:	7c 01       	movw	r14, r24
    4e96:	8b 01       	movw	r16, r22
    4e98:	ea 01       	movw	r28, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    4e9a:	40 32       	cpi	r20, 0x20	; 32
    4e9c:	51 05       	cpc	r21, r1
    4e9e:	18 f4       	brcc	.+6      	; 0x4ea6 <nrk_task_set_stk+0x1e>
    4ea0:	81 e1       	ldi	r24, 0x11	; 17
    4ea2:	0e 94 06 17 	call	0x2e0c	; 0x2e0c <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    4ea6:	21 97       	sbiw	r28, 0x01	; 1
    4ea8:	c0 0f       	add	r28, r16
    4eaa:	d1 1f       	adc	r29, r17
    4eac:	f7 01       	movw	r30, r14
    4eae:	d2 83       	std	Z+2, r29	; 0x02
    4eb0:	c1 83       	std	Z+1, r28	; 0x01
    task->Pbos = (void *) &stk_base[0];
    4eb2:	14 83       	std	Z+4, r17	; 0x04
    4eb4:	03 83       	std	Z+3, r16	; 0x03

}
    4eb6:	df 91       	pop	r29
    4eb8:	cf 91       	pop	r28
    4eba:	1f 91       	pop	r17
    4ebc:	0f 91       	pop	r16
    4ebe:	ff 90       	pop	r15
    4ec0:	ef 90       	pop	r14
    4ec2:	08 95       	ret

00004ec4 <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    4ec4:	0f 93       	push	r16
    4ec6:	1f 93       	push	r17
    4ec8:	16 2f       	mov	r17, r22
    4eca:	04 2f       	mov	r16, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
	
	i2c_controlByte_TX(address);
    4ecc:	83 70       	andi	r24, 0x03	; 3
    4ece:	8c 62       	ori	r24, 0x2C	; 44
    4ed0:	0e 94 28 28 	call	0x5050	; 0x5050 <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    4ed4:	11 30       	cpi	r17, 0x01	; 1
    4ed6:	11 f4       	brne	.+4      	; 0x4edc <ad5242_set+0x18>
		i2c_send(0x00);		// Channel A (1)
    4ed8:	80 e0       	ldi	r24, 0x00	; 0
    4eda:	01 c0       	rjmp	.+2      	; 0x4ede <ad5242_set+0x1a>
	else
		i2c_send(0x80);		// Channel B (2)
    4edc:	80 e8       	ldi	r24, 0x80	; 128
    4ede:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    4ee2:	80 2f       	mov	r24, r16
    4ee4:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <i2c_send>
		
	i2c_stop();
    4ee8:	0e 94 dc 27 	call	0x4fb8	; 0x4fb8 <i2c_stop>
}
    4eec:	1f 91       	pop	r17
    4eee:	0f 91       	pop	r16
    4ef0:	08 95       	ret

00004ef2 <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    4ef2:	0e 94 b2 27 	call	0x4f64	; 0x4f64 <i2c_init>
}
    4ef6:	08 95       	ret

00004ef8 <adc_init>:
#include <util/delay.h>



void adc_init()
{
    4ef8:	df 93       	push	r29
    4efa:	cf 93       	push	r28
    4efc:	00 d0       	rcall	.+0      	; 0x4efe <adc_init+0x6>
    4efe:	cd b7       	in	r28, 0x3d	; 61
    4f00:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    4f02:	80 e4       	ldi	r24, 0x40	; 64
    4f04:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    4f06:	86 e0       	ldi	r24, 0x06	; 6
    4f08:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    4f0a:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    4f0c:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    4f0e:	36 99       	sbic	0x06, 6	; 6
    4f10:	fe cf       	rjmp	.-4      	; 0x4f0e <adc_init+0x16>
  dummy = ADCW;
    4f12:	84 b1       	in	r24, 0x04	; 4
    4f14:	95 b1       	in	r25, 0x05	; 5
    4f16:	9a 83       	std	Y+2, r25	; 0x02
    4f18:	89 83       	std	Y+1, r24	; 0x01
}
    4f1a:	0f 90       	pop	r0
    4f1c:	0f 90       	pop	r0
    4f1e:	cf 91       	pop	r28
    4f20:	df 91       	pop	r29
    4f22:	08 95       	ret

00004f24 <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    4f24:	37 98       	cbi	0x06, 7	; 6
}
    4f26:	08 95       	ret

00004f28 <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    4f28:	97 b1       	in	r25, 0x07	; 7
    4f2a:	8f 71       	andi	r24, 0x1F	; 31
    4f2c:	90 7e       	andi	r25, 0xE0	; 224
    4f2e:	89 2b       	or	r24, r25
    4f30:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    4f32:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    4f34:	36 99       	sbic	0x06, 6	; 6
    4f36:	fe cf       	rjmp	.-4      	; 0x4f34 <adc_GetChannel+0xc>
  return ADCW;
    4f38:	24 b1       	in	r18, 0x04	; 4
    4f3a:	35 b1       	in	r19, 0x05	; 5
}
    4f3c:	c9 01       	movw	r24, r18
    4f3e:	08 95       	ret

00004f40 <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    4f40:	8e e1       	ldi	r24, 0x1E	; 30
    4f42:	0e 94 94 27 	call	0x4f28	; 0x4f28 <adc_GetChannel>
    4f46:	a0 e0       	ldi	r26, 0x00	; 0
    4f48:	b0 e0       	ldi	r27, 0x00	; 0
    4f4a:	bc 01       	movw	r22, r24
    4f4c:	cd 01       	movw	r24, r26
    4f4e:	0e 94 e2 3e 	call	0x7dc4	; 0x7dc4 <__floatunsisf>
    4f52:	9b 01       	movw	r18, r22
    4f54:	ac 01       	movw	r20, r24
    4f56:	64 ea       	ldi	r22, 0xA4	; 164
    4f58:	70 e7       	ldi	r23, 0x70	; 112
    4f5a:	8d e9       	ldi	r24, 0x9D	; 157
    4f5c:	94 e4       	ldi	r25, 0x44	; 68
    4f5e:	0e 94 4e 3e 	call	0x7c9c	; 0x7c9c <__divsf3>

	return (1.23 * 1024.0 / (float)adValue);
}
    4f62:	08 95       	ret

00004f64 <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    4f64:	e1 e7       	ldi	r30, 0x71	; 113
    4f66:	f0 e0       	ldi	r31, 0x00	; 0
    4f68:	80 81       	ld	r24, Z
    4f6a:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    4f6c:	81 e0       	ldi	r24, 0x01	; 1
    4f6e:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    4f72:	84 e0       	ldi	r24, 0x04	; 4
    4f74:	80 93 74 00 	sts	0x0074, r24
}
    4f78:	08 95       	ret

00004f7a <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    4f7a:	80 91 74 00 	lds	r24, 0x0074
    4f7e:	87 ff       	sbrs	r24, 7
    4f80:	fc cf       	rjmp	.-8      	; 0x4f7a <i2c_waitForInterruptFlag>
}
    4f82:	08 95       	ret

00004f84 <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    4f84:	e4 e7       	ldi	r30, 0x74	; 116
    4f86:	f0 e0       	ldi	r31, 0x00	; 0
    4f88:	80 81       	ld	r24, Z
    4f8a:	80 68       	ori	r24, 0x80	; 128
    4f8c:	80 83       	st	Z, r24
}
    4f8e:	08 95       	ret

00004f90 <i2c_start>:



void i2c_start()
{
	TWCR |= (1 << TWSTA);			// Set start condition flag
    4f90:	80 91 74 00 	lds	r24, 0x0074
    4f94:	80 62       	ori	r24, 0x20	; 32
    4f96:	80 93 74 00 	sts	0x0074, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    4f9a:	80 91 74 00 	lds	r24, 0x0074
    4f9e:	80 68       	ori	r24, 0x80	; 128
    4fa0:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    4fa4:	80 91 74 00 	lds	r24, 0x0074
    4fa8:	87 ff       	sbrs	r24, 7
    4faa:	fc cf       	rjmp	.-8      	; 0x4fa4 <i2c_start+0x14>
void i2c_start()
{
	TWCR |= (1 << TWSTA);			// Set start condition flag
	i2c_actionStart();				// Send START
	i2c_waitForInterruptFlag();	// Wait until START is sent
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    4fac:	80 91 74 00 	lds	r24, 0x0074
    4fb0:	8f 7d       	andi	r24, 0xDF	; 223
    4fb2:	80 93 74 00 	sts	0x0074, r24
}
    4fb6:	08 95       	ret

00004fb8 <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    4fb8:	80 91 74 00 	lds	r24, 0x0074
    4fbc:	80 61       	ori	r24, 0x10	; 16
    4fbe:	80 93 74 00 	sts	0x0074, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    4fc2:	80 91 74 00 	lds	r24, 0x0074
    4fc6:	80 68       	ori	r24, 0x80	; 128
    4fc8:	80 93 74 00 	sts	0x0074, r24

void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
	i2c_actionStart();				// Send STOP
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    4fcc:	80 91 74 00 	lds	r24, 0x0074
    4fd0:	84 fd       	sbrc	r24, 4
    4fd2:	fc cf       	rjmp	.-8      	; 0x4fcc <i2c_stop+0x14>
}
    4fd4:	08 95       	ret

00004fd6 <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    4fd6:	80 93 73 00 	sts	0x0073, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    4fda:	80 91 74 00 	lds	r24, 0x0074
    4fde:	80 68       	ori	r24, 0x80	; 128
    4fe0:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    4fe4:	80 91 74 00 	lds	r24, 0x0074
    4fe8:	87 ff       	sbrs	r24, 7
    4fea:	fc cf       	rjmp	.-8      	; 0x4fe4 <i2c_send+0xe>
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    4fec:	80 91 71 00 	lds	r24, 0x0071
    4ff0:	88 7f       	andi	r24, 0xF8	; 248
    4ff2:	88 32       	cpi	r24, 0x28	; 40
    4ff4:	11 f4       	brne	.+4      	; 0x4ffa <i2c_send+0x24>
    4ff6:	90 e0       	ldi	r25, 0x00	; 0
    4ff8:	07 c0       	rjmp	.+14     	; 0x5008 <i2c_send+0x32>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    4ffa:	80 91 71 00 	lds	r24, 0x0071
    4ffe:	90 e0       	ldi	r25, 0x00	; 0
    5000:	88 7f       	andi	r24, 0xF8	; 248
    5002:	88 31       	cpi	r24, 0x18	; 24
    5004:	09 f0       	breq	.+2      	; 0x5008 <i2c_send+0x32>
    5006:	91 e0       	ldi	r25, 0x01	; 1
	else return 1;
}
    5008:	89 2f       	mov	r24, r25
    500a:	08 95       	ret

0000500c <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    500c:	89 2b       	or	r24, r25
    500e:	21 f0       	breq	.+8      	; 0x5018 <i2c_receive+0xc>
    5010:	80 91 74 00 	lds	r24, 0x0074
    5014:	80 64       	ori	r24, 0x40	; 64
    5016:	03 c0       	rjmp	.+6      	; 0x501e <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    5018:	80 91 74 00 	lds	r24, 0x0074
    501c:	8f 7b       	andi	r24, 0xBF	; 191
    501e:	80 93 74 00 	sts	0x0074, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    5022:	80 91 74 00 	lds	r24, 0x0074
    5026:	80 68       	ori	r24, 0x80	; 128
    5028:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    502c:	80 91 74 00 	lds	r24, 0x0074
    5030:	87 ff       	sbrs	r24, 7
    5032:	fc cf       	rjmp	.-8      	; 0x502c <i2c_receive+0x20>
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
	else 		TWCR &= ~(1 << TWEA);	// no ACK
	i2c_actionStart();					// Start receiving
	i2c_waitForInterruptFlag();		// Wait until byte is received
	return TWDR;
    5034:	80 91 73 00 	lds	r24, 0x0073
}
    5038:	08 95       	ret

0000503a <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    503a:	1f 93       	push	r17
    503c:	18 2f       	mov	r17, r24
	i2c_start();
    503e:	0e 94 c8 27 	call	0x4f90	; 0x4f90 <i2c_start>
	i2c_send((address << 1) | 0x01);
    5042:	11 0f       	add	r17, r17
    5044:	81 2f       	mov	r24, r17
    5046:	81 60       	ori	r24, 0x01	; 1
    5048:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <i2c_send>
}
    504c:	1f 91       	pop	r17
    504e:	08 95       	ret

00005050 <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    5050:	1f 93       	push	r17
    5052:	18 2f       	mov	r17, r24
	i2c_start();
    5054:	0e 94 c8 27 	call	0x4f90	; 0x4f90 <i2c_start>
	i2c_send(address << 1);
    5058:	81 2f       	mov	r24, r17
    505a:	88 0f       	add	r24, r24
    505c:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <i2c_send>
}
    5060:	1f 91       	pop	r17
    5062:	08 95       	ret

00005064 <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    5064:	0e 94 7c 27 	call	0x4ef8	; 0x4ef8 <adc_init>
	mda100_initDone = 1;
    5068:	81 e0       	ldi	r24, 0x01	; 1
    506a:	80 93 f4 02 	sts	0x02F4, r24
}
    506e:	08 95       	ret

00005070 <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    5070:	1f 93       	push	r17
    5072:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    5074:	80 91 f4 02 	lds	r24, 0x02F4
    5078:	88 23       	and	r24, r24
    507a:	11 f4       	brne	.+4      	; 0x5080 <mda100_TemperatureSensor_Power+0x10>
    507c:	0e 94 32 28 	call	0x5064	; 0x5064 <mda100_init>
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    5080:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    5082:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    5084:	11 30       	cpi	r17, 0x01	; 1
    5086:	19 f4       	brne	.+6      	; 0x508e <mda100_TemperatureSensor_Power+0x1e>
	{
		PORTC |= (1 << 0);
    5088:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    508a:	a0 9a       	sbi	0x14, 0	; 20
    508c:	02 c0       	rjmp	.+4      	; 0x5092 <mda100_TemperatureSensor_Power+0x22>
	}
	else
	{
		PORTC &= ~(1 << 0);
    508e:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    5090:	a0 98       	cbi	0x14, 0	; 20
	}
}
    5092:	1f 91       	pop	r17
    5094:	08 95       	ret

00005096 <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    5096:	80 91 f4 02 	lds	r24, 0x02F4
    509a:	88 23       	and	r24, r24
    509c:	11 f4       	brne	.+4      	; 0x50a2 <mda100_TemperatureSensor_GetCounts+0xc>
    509e:	0e 94 32 28 	call	0x5064	; 0x5064 <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    50a2:	81 e0       	ldi	r24, 0x01	; 1
    50a4:	0e 94 38 28 	call	0x5070	; 0x5070 <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    50a8:	81 e0       	ldi	r24, 0x01	; 1
    50aa:	0e 94 94 27 	call	0x4f28	; 0x4f28 <adc_GetChannel>
}
    50ae:	08 95       	ret

000050b0 <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    50b0:	af 92       	push	r10
    50b2:	bf 92       	push	r11
    50b4:	cf 92       	push	r12
    50b6:	df 92       	push	r13
    50b8:	ef 92       	push	r14
    50ba:	ff 92       	push	r15
    50bc:	0f 93       	push	r16
    50be:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    50c0:	0e 94 4b 28 	call	0x5096	; 0x5096 <mda100_TemperatureSensor_GetCounts>
    50c4:	a0 e0       	ldi	r26, 0x00	; 0
    50c6:	b0 e0       	ldi	r27, 0x00	; 0
    50c8:	bc 01       	movw	r22, r24
    50ca:	cd 01       	movw	r24, r26
    50cc:	0e 94 e2 3e 	call	0x7dc4	; 0x7dc4 <__floatunsisf>
    50d0:	7b 01       	movw	r14, r22
    50d2:	8c 01       	movw	r16, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    50d4:	60 e0       	ldi	r22, 0x00	; 0
    50d6:	70 ec       	ldi	r23, 0xC0	; 192
    50d8:	8f e7       	ldi	r24, 0x7F	; 127
    50da:	94 e4       	ldi	r25, 0x44	; 68
    50dc:	a8 01       	movw	r20, r16
    50de:	97 01       	movw	r18, r14
    50e0:	0e 94 e9 3d 	call	0x7bd2	; 0x7bd2 <__subsf3>
    50e4:	20 e0       	ldi	r18, 0x00	; 0
    50e6:	30 e4       	ldi	r19, 0x40	; 64
    50e8:	4c e1       	ldi	r20, 0x1C	; 28
    50ea:	56 e4       	ldi	r21, 0x46	; 70
    50ec:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <__mulsf3>
    50f0:	a8 01       	movw	r20, r16
    50f2:	97 01       	movw	r18, r14
    50f4:	0e 94 4e 3e 	call	0x7c9c	; 0x7c9c <__divsf3>
    50f8:	0e 94 79 3f 	call	0x7ef2	; 0x7ef2 <log>
    50fc:	5b 01       	movw	r10, r22
    50fe:	6c 01       	movw	r12, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    5100:	20 e0       	ldi	r18, 0x00	; 0
    5102:	30 e0       	ldi	r19, 0x00	; 0
    5104:	40 e4       	ldi	r20, 0x40	; 64
    5106:	50 e4       	ldi	r21, 0x40	; 64
    5108:	0e 94 1c 40 	call	0x8038	; 0x8038 <pow>
    510c:	7b 01       	movw	r14, r22
    510e:	8c 01       	movw	r16, r24
    5110:	c6 01       	movw	r24, r12
    5112:	b5 01       	movw	r22, r10
    5114:	29 e7       	ldi	r18, 0x79	; 121
    5116:	33 ee       	ldi	r19, 0xE3	; 227
    5118:	4d e7       	ldi	r20, 0x7D	; 125
    511a:	59 e3       	ldi	r21, 0x39	; 57
    511c:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <__mulsf3>
    5120:	28 ec       	ldi	r18, 0xC8	; 200
    5122:	32 e6       	ldi	r19, 0x62	; 98
    5124:	44 e8       	ldi	r20, 0x84	; 132
    5126:	5a e3       	ldi	r21, 0x3A	; 58
    5128:	0e 94 ea 3d 	call	0x7bd4	; 0x7bd4 <__addsf3>
    512c:	5b 01       	movw	r10, r22
    512e:	6c 01       	movw	r12, r24
    5130:	c8 01       	movw	r24, r16
    5132:	b7 01       	movw	r22, r14
    5134:	2d e2       	ldi	r18, 0x2D	; 45
    5136:	34 ec       	ldi	r19, 0xC4	; 196
    5138:	4c e1       	ldi	r20, 0x1C	; 28
    513a:	54 e3       	ldi	r21, 0x34	; 52
    513c:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <__mulsf3>
    5140:	9b 01       	movw	r18, r22
    5142:	ac 01       	movw	r20, r24
    5144:	c6 01       	movw	r24, r12
    5146:	b5 01       	movw	r22, r10
    5148:	0e 94 ea 3d 	call	0x7bd4	; 0x7bd4 <__addsf3>
    514c:	9b 01       	movw	r18, r22
    514e:	ac 01       	movw	r20, r24
    5150:	60 e0       	ldi	r22, 0x00	; 0
    5152:	70 e0       	ldi	r23, 0x00	; 0
    5154:	80 e8       	ldi	r24, 0x80	; 128
    5156:	9f e3       	ldi	r25, 0x3F	; 63
    5158:	0e 94 4e 3e 	call	0x7c9c	; 0x7c9c <__divsf3>
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
}
    515c:	1f 91       	pop	r17
    515e:	0f 91       	pop	r16
    5160:	ff 90       	pop	r15
    5162:	ef 90       	pop	r14
    5164:	df 90       	pop	r13
    5166:	cf 90       	pop	r12
    5168:	bf 90       	pop	r11
    516a:	af 90       	pop	r10
    516c:	08 95       	ret

0000516e <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    516e:	0e 94 58 28 	call	0x50b0	; 0x50b0 <mda100_TemperatureSensor_GetKelvin>
    5172:	23 e3       	ldi	r18, 0x33	; 51
    5174:	33 e9       	ldi	r19, 0x93	; 147
    5176:	48 e8       	ldi	r20, 0x88	; 136
    5178:	53 e4       	ldi	r21, 0x43	; 67
    517a:	0e 94 e9 3d 	call	0x7bd2	; 0x7bd2 <__subsf3>
}
    517e:	08 95       	ret

00005180 <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    5180:	1f 93       	push	r17
    5182:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    5184:	80 91 f4 02 	lds	r24, 0x02F4
    5188:	88 23       	and	r24, r24
    518a:	11 f4       	brne	.+4      	; 0x5190 <mda100_LightSensor_Power+0x10>
    518c:	0e 94 32 28 	call	0x5064	; 0x5064 <mda100_init>
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    5190:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    5192:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    5194:	11 30       	cpi	r17, 0x01	; 1
    5196:	19 f4       	brne	.+6      	; 0x519e <mda100_LightSensor_Power+0x1e>
	{
		PORTE |= (1 << 5);
    5198:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    519a:	15 9a       	sbi	0x02, 5	; 2
    519c:	02 c0       	rjmp	.+4      	; 0x51a2 <mda100_LightSensor_Power+0x22>
	}
	else
	{
		PORTE &= ~(1 << 5);
    519e:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    51a0:	15 98       	cbi	0x02, 5	; 2
	}
}
    51a2:	1f 91       	pop	r17
    51a4:	08 95       	ret

000051a6 <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    51a6:	80 91 f4 02 	lds	r24, 0x02F4
    51aa:	88 23       	and	r24, r24
    51ac:	11 f4       	brne	.+4      	; 0x51b2 <mda100_LightSensor_GetCounts+0xc>
    51ae:	0e 94 32 28 	call	0x5064	; 0x5064 <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    51b2:	81 e0       	ldi	r24, 0x01	; 1
    51b4:	0e 94 c0 28 	call	0x5180	; 0x5180 <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    51b8:	81 e0       	ldi	r24, 0x01	; 1
    51ba:	0e 94 94 27 	call	0x4f28	; 0x4f28 <adc_GetChannel>
}
    51be:	08 95       	ret

000051c0 <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    51c0:	80 91 f4 02 	lds	r24, 0x02F4
    51c4:	88 23       	and	r24, r24
    51c6:	11 f4       	brne	.+4      	; 0x51cc <mda100_Powersave+0xc>
    51c8:	0e 94 32 28 	call	0x5064	; 0x5064 <mda100_init>
	adc_Powersave();
    51cc:	0e 94 92 27 	call	0x4f24	; 0x4f24 <adc_Powersave>
}
    51d0:	08 95       	ret

000051d2 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    51d2:	0e 94 7c 27 	call	0x4ef8	; 0x4ef8 <adc_init>
	ad5242_init();
    51d6:	0e 94 79 27 	call	0x4ef2	; 0x4ef2 <ad5242_init>
	mts310cb_initDone = 1;
    51da:	81 e0       	ldi	r24, 0x01	; 1
    51dc:	80 93 f5 02 	sts	0x02F5, r24
}
    51e0:	08 95       	ret

000051e2 <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    51e2:	80 91 f5 02 	lds	r24, 0x02F5
    51e6:	88 23       	and	r24, r24
    51e8:	11 f4       	brne	.+4      	; 0x51ee <mts310cb_Magnetometer_y_GetCounts+0xc>
    51ea:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	return adc_GetChannel(6);
    51ee:	86 e0       	ldi	r24, 0x06	; 6
    51f0:	0e 94 94 27 	call	0x4f28	; 0x4f28 <adc_GetChannel>
}
    51f4:	08 95       	ret

000051f6 <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    51f6:	80 91 f5 02 	lds	r24, 0x02F5
    51fa:	88 23       	and	r24, r24
    51fc:	11 f4       	brne	.+4      	; 0x5202 <mts310cb_Magnetometer_x_GetCounts+0xc>
    51fe:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	return adc_GetChannel(5);
    5202:	85 e0       	ldi	r24, 0x05	; 5
    5204:	0e 94 94 27 	call	0x4f28	; 0x4f28 <adc_GetChannel>
}
    5208:	08 95       	ret

0000520a <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    520a:	80 91 f5 02 	lds	r24, 0x02F5
    520e:	88 23       	and	r24, r24
    5210:	11 f4       	brne	.+4      	; 0x5216 <mts310cb_Accelerometer_y_GetCounts+0xc>
    5212:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	return adc_GetChannel(4);
    5216:	84 e0       	ldi	r24, 0x04	; 4
    5218:	0e 94 94 27 	call	0x4f28	; 0x4f28 <adc_GetChannel>
}
    521c:	08 95       	ret

0000521e <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    521e:	80 91 f5 02 	lds	r24, 0x02F5
    5222:	88 23       	and	r24, r24
    5224:	11 f4       	brne	.+4      	; 0x522a <mts310cb_Accelerometer_x_GetCounts+0xc>
    5226:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	return adc_GetChannel(3);
    522a:	83 e0       	ldi	r24, 0x03	; 3
    522c:	0e 94 94 27 	call	0x4f28	; 0x4f28 <adc_GetChannel>
}
    5230:	08 95       	ret

00005232 <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    5232:	80 91 f5 02 	lds	r24, 0x02F5
    5236:	88 23       	and	r24, r24
    5238:	11 f4       	brne	.+4      	; 0x523e <mts310cb_Microphone_GetCounts+0xc>
    523a:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	return adc_GetChannel(2);
    523e:	82 e0       	ldi	r24, 0x02	; 2
    5240:	0e 94 94 27 	call	0x4f28	; 0x4f28 <adc_GetChannel>
}
    5244:	08 95       	ret

00005246 <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    5246:	1f 93       	push	r17
    5248:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    524a:	80 91 f5 02 	lds	r24, 0x02F5
    524e:	88 23       	and	r24, r24
    5250:	11 f4       	brne	.+4      	; 0x5256 <mts310cb_Microphone_SetMode+0x10>
    5252:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    5256:	11 23       	and	r17, r17
    5258:	11 f4       	brne	.+4      	; 0x525e <mts310cb_Microphone_SetMode+0x18>
    525a:	ae 9a       	sbi	0x15, 6	; 21
    525c:	03 c0       	rjmp	.+6      	; 0x5264 <mts310cb_Microphone_SetMode+0x1e>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    525e:	11 30       	cpi	r17, 0x01	; 1
    5260:	09 f4       	brne	.+2      	; 0x5264 <mts310cb_Microphone_SetMode+0x1e>
    5262:	ae 98       	cbi	0x15, 6	; 21
}
    5264:	1f 91       	pop	r17
    5266:	08 95       	ret

00005268 <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    5268:	1f 93       	push	r17
    526a:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    526c:	80 91 f5 02 	lds	r24, 0x02F5
    5270:	88 23       	and	r24, r24
    5272:	11 f4       	brne	.+4      	; 0x5278 <mts310cb_Microphone_SetGain+0x10>
    5274:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    5278:	81 e0       	ldi	r24, 0x01	; 1
    527a:	61 e0       	ldi	r22, 0x01	; 1
    527c:	41 2f       	mov	r20, r17
    527e:	0e 94 62 27 	call	0x4ec4	; 0x4ec4 <ad5242_set>
}
    5282:	1f 91       	pop	r17
    5284:	08 95       	ret

00005286 <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    5286:	1f 93       	push	r17
    5288:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    528a:	80 91 f5 02 	lds	r24, 0x02F5
    528e:	88 23       	and	r24, r24
    5290:	11 f4       	brne	.+4      	; 0x5296 <mts310cb_Magnetometer_y_SetOffset+0x10>
    5292:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    5296:	80 e0       	ldi	r24, 0x00	; 0
    5298:	62 e0       	ldi	r22, 0x02	; 2
    529a:	41 2f       	mov	r20, r17
    529c:	0e 94 62 27 	call	0x4ec4	; 0x4ec4 <ad5242_set>
}
    52a0:	1f 91       	pop	r17
    52a2:	08 95       	ret

000052a4 <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    52a4:	1f 93       	push	r17
    52a6:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    52a8:	80 91 f5 02 	lds	r24, 0x02F5
    52ac:	88 23       	and	r24, r24
    52ae:	11 f4       	brne	.+4      	; 0x52b4 <mts310cb_Magnetometer_x_SetOffset+0x10>
    52b0:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    52b4:	80 e0       	ldi	r24, 0x00	; 0
    52b6:	61 e0       	ldi	r22, 0x01	; 1
    52b8:	41 2f       	mov	r20, r17
    52ba:	0e 94 62 27 	call	0x4ec4	; 0x4ec4 <ad5242_set>
}
    52be:	1f 91       	pop	r17
    52c0:	08 95       	ret

000052c2 <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    52c2:	1f 93       	push	r17
    52c4:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    52c6:	80 91 f5 02 	lds	r24, 0x02F5
    52ca:	88 23       	and	r24, r24
    52cc:	11 f4       	brne	.+4      	; 0x52d2 <mts310cb_Microphone_Power+0x10>
    52ce:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    52d2:	11 30       	cpi	r17, 0x01	; 1
    52d4:	11 f4       	brne	.+4      	; 0x52da <mts310cb_Microphone_Power+0x18>
    52d6:	ab 9a       	sbi	0x15, 3	; 21
    52d8:	01 c0       	rjmp	.+2      	; 0x52dc <mts310cb_Microphone_Power+0x1a>
	else									PORTC &= ~(1 << 3);
    52da:	ab 98       	cbi	0x15, 3	; 21
}
    52dc:	1f 91       	pop	r17
    52de:	08 95       	ret

000052e0 <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    52e0:	1f 93       	push	r17
    52e2:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    52e4:	80 91 f5 02 	lds	r24, 0x02F5
    52e8:	88 23       	and	r24, r24
    52ea:	11 f4       	brne	.+4      	; 0x52f0 <mts310cb_Sounder_Power+0x10>
    52ec:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    52f0:	11 30       	cpi	r17, 0x01	; 1
    52f2:	11 f4       	brne	.+4      	; 0x52f8 <mts310cb_Sounder_Power+0x18>
    52f4:	aa 9a       	sbi	0x15, 2	; 21
    52f6:	01 c0       	rjmp	.+2      	; 0x52fa <mts310cb_Sounder_Power+0x1a>
	else									PORTC &= ~(1 << 2);
    52f8:	aa 98       	cbi	0x15, 2	; 21
}
    52fa:	1f 91       	pop	r17
    52fc:	08 95       	ret

000052fe <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    52fe:	1f 93       	push	r17
    5300:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    5302:	80 91 f5 02 	lds	r24, 0x02F5
    5306:	88 23       	and	r24, r24
    5308:	11 f4       	brne	.+4      	; 0x530e <mts310cb_TemperatureSensor_Power+0x10>
    530a:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    530e:	80 e0       	ldi	r24, 0x00	; 0
    5310:	0e 94 93 29 	call	0x5326	; 0x5326 <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    5314:	11 30       	cpi	r17, 0x01	; 1
    5316:	19 f4       	brne	.+6      	; 0x531e <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    5318:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    531a:	a0 9a       	sbi	0x14, 0	; 20
    531c:	02 c0       	rjmp	.+4      	; 0x5322 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    531e:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    5320:	a0 98       	cbi	0x14, 0	; 20
	}
}
    5322:	1f 91       	pop	r17
    5324:	08 95       	ret

00005326 <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    5326:	1f 93       	push	r17
    5328:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    532a:	80 91 f5 02 	lds	r24, 0x02F5
    532e:	88 23       	and	r24, r24
    5330:	11 f4       	brne	.+4      	; 0x5336 <mts310cb_LightSensor_Power+0x10>
    5332:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    5336:	80 e0       	ldi	r24, 0x00	; 0
    5338:	0e 94 7f 29 	call	0x52fe	; 0x52fe <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    533c:	11 30       	cpi	r17, 0x01	; 1
    533e:	19 f4       	brne	.+6      	; 0x5346 <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    5340:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    5342:	15 9a       	sbi	0x02, 5	; 2
    5344:	02 c0       	rjmp	.+4      	; 0x534a <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    5346:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    5348:	15 98       	cbi	0x02, 5	; 2
	}
}
    534a:	1f 91       	pop	r17
    534c:	08 95       	ret

0000534e <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    534e:	80 91 f5 02 	lds	r24, 0x02F5
    5352:	88 23       	and	r24, r24
    5354:	11 f4       	brne	.+4      	; 0x535a <mts310cb_LightSensor_GetCounts+0xc>
    5356:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    535a:	81 e0       	ldi	r24, 0x01	; 1
    535c:	0e 94 93 29 	call	0x5326	; 0x5326 <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    5360:	81 e0       	ldi	r24, 0x01	; 1
    5362:	0e 94 94 27 	call	0x4f28	; 0x4f28 <adc_GetChannel>
}
    5366:	08 95       	ret

00005368 <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    5368:	80 91 f5 02 	lds	r24, 0x02F5
    536c:	88 23       	and	r24, r24
    536e:	11 f4       	brne	.+4      	; 0x5374 <mts310cb_TemperatureSensor_GetCounts+0xc>
    5370:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    5374:	81 e0       	ldi	r24, 0x01	; 1
    5376:	0e 94 7f 29 	call	0x52fe	; 0x52fe <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    537a:	81 e0       	ldi	r24, 0x01	; 1
    537c:	0e 94 94 27 	call	0x4f28	; 0x4f28 <adc_GetChannel>
}
    5380:	08 95       	ret

00005382 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    5382:	1f 93       	push	r17
    5384:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    5386:	80 91 f5 02 	lds	r24, 0x02F5
    538a:	88 23       	and	r24, r24
    538c:	11 f4       	brne	.+4      	; 0x5392 <mts310cb_Magnetometer_Power+0x10>
    538e:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    5392:	11 30       	cpi	r17, 0x01	; 1
    5394:	11 f4       	brne	.+4      	; 0x539a <mts310cb_Magnetometer_Power+0x18>
    5396:	ad 9a       	sbi	0x15, 5	; 21
    5398:	01 c0       	rjmp	.+2      	; 0x539c <mts310cb_Magnetometer_Power+0x1a>
	else									PORTC &= ~(1 << 5);
    539a:	ad 98       	cbi	0x15, 5	; 21
}
    539c:	1f 91       	pop	r17
    539e:	08 95       	ret

000053a0 <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    53a0:	1f 93       	push	r17
    53a2:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    53a4:	80 91 f5 02 	lds	r24, 0x02F5
    53a8:	88 23       	and	r24, r24
    53aa:	11 f4       	brne	.+4      	; 0x53b0 <mts310cb_Accelerometer_Power+0x10>
    53ac:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    53b0:	11 30       	cpi	r17, 0x01	; 1
    53b2:	11 f4       	brne	.+4      	; 0x53b8 <mts310cb_Accelerometer_Power+0x18>
    53b4:	ac 9a       	sbi	0x15, 4	; 21
    53b6:	01 c0       	rjmp	.+2      	; 0x53ba <mts310cb_Accelerometer_Power+0x1a>
	else									PORTC &= ~(1 << 4);
    53b8:	ac 98       	cbi	0x15, 4	; 21
}
    53ba:	1f 91       	pop	r17
    53bc:	08 95       	ret

000053be <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    53be:	80 91 f5 02 	lds	r24, 0x02F5
    53c2:	88 23       	and	r24, r24
    53c4:	11 f4       	brne	.+4      	; 0x53ca <mts310cb_Powersave+0xc>
    53c6:	0e 94 e9 28 	call	0x51d2	; 0x51d2 <mts310cb_init>
	adc_Powersave();
    53ca:	0e 94 92 27 	call	0x4f24	; 0x4f24 <adc_Powersave>
}
    53ce:	08 95       	ret

000053d0 <Maxim_1Wire_ResetPulse>:
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    53d0:	89 e9       	ldi	r24, 0x99	; 153
    53d2:	93 e0       	ldi	r25, 0x03	; 3
    53d4:	fc 01       	movw	r30, r24
    53d6:	31 97       	sbiw	r30, 0x01	; 1
    53d8:	f1 f7       	brne	.-4      	; 0x53d6 <Maxim_1Wire_ResetPulse+0x6>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    53da:	dc 98       	cbi	0x1b, 4	; 27
    53dc:	d4 9a       	sbi	0x1a, 4	; 26
    53de:	01 97       	sbiw	r24, 0x01	; 1
    53e0:	f1 f7       	brne	.-4      	; 0x53de <Maxim_1Wire_ResetPulse+0xe>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    53e2:	d4 98       	cbi	0x1a, 4	; 26
    53e4:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    53e6:	cc 9b       	sbis	0x19, 4	; 25
    53e8:	fe cf       	rjmp	.-4      	; 0x53e6 <Maxim_1Wire_ResetPulse+0x16>
    53ea:	90 e0       	ldi	r25, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    53ec:	21 e3       	ldi	r18, 0x31	; 49
    53ee:	08 c0       	rjmp	.+16     	; 0x5400 <Maxim_1Wire_ResetPulse+0x30>
    53f0:	82 2f       	mov	r24, r18
    53f2:	8a 95       	dec	r24
    53f4:	f1 f7       	brne	.-4      	; 0x53f2 <Maxim_1Wire_ResetPulse+0x22>

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    53f6:	9f 5f       	subi	r25, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    53f8:	9f 31       	cpi	r25, 0x1F	; 31
    53fa:	11 f4       	brne	.+4      	; 0x5400 <Maxim_1Wire_ResetPulse+0x30>
    53fc:	8f ef       	ldi	r24, 0xFF	; 255
    53fe:	08 95       	ret

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    5400:	cc 99       	sbic	0x19, 4	; 25
    5402:	f6 cf       	rjmp	.-20     	; 0x53f0 <Maxim_1Wire_ResetPulse+0x20>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    5404:	89 e9       	ldi	r24, 0x99	; 153
    5406:	93 e0       	ldi	r25, 0x03	; 3
    5408:	01 97       	sbiw	r24, 0x01	; 1
    540a:	f1 f7       	brne	.-4      	; 0x5408 <Maxim_1Wire_ResetPulse+0x38>
    540c:	80 e0       	ldi	r24, 0x00	; 0

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    540e:	08 95       	ret

00005410 <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    5410:	88 23       	and	r24, r24
    5412:	49 f4       	brne	.+18     	; 0x5426 <Maxim_1Wire_WriteBit+0x16>
   {
      DataPin_DriveLow;
    5414:	dc 98       	cbi	0x1b, 4	; 27
    5416:	d4 9a       	sbi	0x1a, 4	; 26
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    5418:	84 ec       	ldi	r24, 0xC4	; 196
    541a:	8a 95       	dec	r24
    541c:	f1 f7       	brne	.-4      	; 0x541a <Maxim_1Wire_WriteBit+0xa>
      _delay_us(80);    //80
      DataPin_PullUp;
    541e:	d4 98       	cbi	0x1a, 4	; 26
    5420:	dc 9a       	sbi	0x1b, 4	; 27
    5422:	81 e3       	ldi	r24, 0x31	; 49
    5424:	08 c0       	rjmp	.+16     	; 0x5436 <Maxim_1Wire_WriteBit+0x26>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    5426:	dc 98       	cbi	0x1b, 4	; 27
    5428:	d4 9a       	sbi	0x1a, 4	; 26
    542a:	88 e1       	ldi	r24, 0x18	; 24
    542c:	8a 95       	dec	r24
    542e:	f1 f7       	brne	.-4      	; 0x542c <Maxim_1Wire_WriteBit+0x1c>
      _delay_us(10);    //10
      DataPin_PullUp;
    5430:	d4 98       	cbi	0x1a, 4	; 26
    5432:	dc 9a       	sbi	0x1b, 4	; 27
    5434:	8d ed       	ldi	r24, 0xDD	; 221
    5436:	8a 95       	dec	r24
    5438:	f1 f7       	brne	.-4      	; 0x5436 <Maxim_1Wire_WriteBit+0x26>
    543a:	08 95       	ret

0000543c <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    543c:	dc 98       	cbi	0x1b, 4	; 27
    543e:	d4 9a       	sbi	0x1a, 4	; 26
    5440:	82 e0       	ldi	r24, 0x02	; 2
    5442:	8a 95       	dec	r24
    5444:	f1 f7       	brne	.-4      	; 0x5442 <Maxim_1Wire_ReadBit+0x6>
   _delay_us(1);    //1
   DataPin_PullUp;
    5446:	d4 98       	cbi	0x1a, 4	; 26
    5448:	dc 9a       	sbi	0x1b, 4	; 27
    544a:	86 e1       	ldi	r24, 0x16	; 22
    544c:	8a 95       	dec	r24
    544e:	f1 f7       	brne	.-4      	; 0x544c <Maxim_1Wire_ReadBit+0x10>
   _delay_us(9);   //9
   bit = DataPin_State;
    5450:	89 b3       	in	r24, 0x19	; 25
    5452:	94 ec       	ldi	r25, 0xC4	; 196
    5454:	9a 95       	dec	r25
    5456:	f1 f7       	brne	.-4      	; 0x5454 <Maxim_1Wire_ReadBit+0x18>
    5458:	90 e0       	ldi	r25, 0x00	; 0
    545a:	80 71       	andi	r24, 0x10	; 16
    545c:	90 70       	andi	r25, 0x00	; 0
    545e:	24 e0       	ldi	r18, 0x04	; 4
    5460:	95 95       	asr	r25
    5462:	87 95       	ror	r24
    5464:	2a 95       	dec	r18
    5466:	e1 f7       	brne	.-8      	; 0x5460 <Maxim_1Wire_ReadBit+0x24>
   _delay_us(80);   //80

   return bit;
}
    5468:	08 95       	ret

0000546a <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    546a:	ff 92       	push	r15
    546c:	0f 93       	push	r16
    546e:	1f 93       	push	r17
    5470:	cf 93       	push	r28
    5472:	df 93       	push	r29
    5474:	f8 2e       	mov	r15, r24
    5476:	c0 e0       	ldi	r28, 0x00	; 0
    5478:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    547a:	01 e0       	ldi	r16, 0x01	; 1
    547c:	10 e0       	ldi	r17, 0x00	; 0
    547e:	c8 01       	movw	r24, r16
    5480:	0c 2e       	mov	r0, r28
    5482:	02 c0       	rjmp	.+4      	; 0x5488 <Maxim_1Wire_WriteByte+0x1e>
    5484:	88 0f       	add	r24, r24
    5486:	99 1f       	adc	r25, r25
    5488:	0a 94       	dec	r0
    548a:	e2 f7       	brpl	.-8      	; 0x5484 <Maxim_1Wire_WriteByte+0x1a>
    548c:	8f 21       	and	r24, r15
    548e:	0e 94 08 2a 	call	0x5410	; 0x5410 <Maxim_1Wire_WriteBit>
    5492:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    5494:	c8 30       	cpi	r28, 0x08	; 8
    5496:	d1 05       	cpc	r29, r1
    5498:	91 f7       	brne	.-28     	; 0x547e <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    549a:	df 91       	pop	r29
    549c:	cf 91       	pop	r28
    549e:	1f 91       	pop	r17
    54a0:	0f 91       	pop	r16
    54a2:	ff 90       	pop	r15
    54a4:	08 95       	ret

000054a6 <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    54a6:	1f 93       	push	r17
    54a8:	cf 93       	push	r28
    54aa:	df 93       	push	r29
    54ac:	10 e0       	ldi	r17, 0x00	; 0
    54ae:	c0 e0       	ldi	r28, 0x00	; 0
    54b0:	d0 e0       	ldi	r29, 0x00	; 0
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    54b2:	0e 94 1e 2a 	call	0x543c	; 0x543c <Maxim_1Wire_ReadBit>
    54b6:	90 e0       	ldi	r25, 0x00	; 0
    54b8:	0c 2e       	mov	r0, r28
    54ba:	02 c0       	rjmp	.+4      	; 0x54c0 <Maxim_1Wire_ReadByte+0x1a>
    54bc:	88 0f       	add	r24, r24
    54be:	99 1f       	adc	r25, r25
    54c0:	0a 94       	dec	r0
    54c2:	e2 f7       	brpl	.-8      	; 0x54bc <Maxim_1Wire_ReadByte+0x16>
    54c4:	18 2b       	or	r17, r24
    54c6:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    54c8:	c8 30       	cpi	r28, 0x08	; 8
    54ca:	d1 05       	cpc	r29, r1
    54cc:	91 f7       	brne	.-28     	; 0x54b2 <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    54ce:	81 2f       	mov	r24, r17
    54d0:	df 91       	pop	r29
    54d2:	cf 91       	pop	r28
    54d4:	1f 91       	pop	r17
    54d6:	08 95       	ret

000054d8 <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    54d8:	8f e0       	ldi	r24, 0x0F	; 15
    54da:	0e 94 35 2a 	call	0x546a	; 0x546a <Maxim_1Wire_WriteByte>
}
    54de:	08 95       	ret

000054e0 <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    54e0:	80 b5       	in	r24, 0x20	; 32
    54e2:	8b 7f       	andi	r24, 0xFB	; 251
    54e4:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    54e6:	d4 98       	cbi	0x1a, 4	; 26
    54e8:	dc 9a       	sbi	0x1b, 4	; 27
    54ea:	85 ef       	ldi	r24, 0xF5	; 245
    54ec:	8a 95       	dec	r24
    54ee:	f1 f7       	brne	.-4      	; 0x54ec <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    54f0:	08 95       	ret

000054f2 <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    54f2:	ef 92       	push	r14
    54f4:	ff 92       	push	r15
    54f6:	0f 93       	push	r16
    54f8:	1f 93       	push	r17
    54fa:	df 93       	push	r29
    54fc:	cf 93       	push	r28
    54fe:	00 d0       	rcall	.+0      	; 0x5500 <DS2401_getSerialNumber+0xe>
    5500:	00 d0       	rcall	.+0      	; 0x5502 <DS2401_getSerialNumber+0x10>
    5502:	cd b7       	in	r28, 0x3d	; 61
    5504:	de b7       	in	r29, 0x3e	; 62
    5506:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    5508:	19 82       	std	Y+1, r1	; 0x01
    550a:	1a 82       	std	Y+2, r1	; 0x02
    550c:	1b 82       	std	Y+3, r1	; 0x03
    550e:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    5510:	0e 94 e8 29 	call	0x53d0	; 0x53d0 <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    5514:	88 23       	and	r24, r24
    5516:	39 f0       	breq	.+14     	; 0x5526 <DS2401_getSerialNumber+0x34>
    5518:	28 2f       	mov	r18, r24
    551a:	33 27       	eor	r19, r19
    551c:	27 fd       	sbrc	r18, 7
    551e:	30 95       	com	r19
    5520:	43 2f       	mov	r20, r19
    5522:	53 2f       	mov	r21, r19
    5524:	27 c0       	rjmp	.+78     	; 0x5574 <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    5526:	0e 94 6c 2a 	call	0x54d8	; 0x54d8 <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    552a:	0e 94 53 2a 	call	0x54a6	; 0x54a6 <Maxim_1Wire_ReadByte>
    552e:	81 30       	cpi	r24, 0x01	; 1
    5530:	19 f0       	breq	.+6      	; 0x5538 <DS2401_getSerialNumber+0x46>
    5532:	8e ef       	ldi	r24, 0xFE	; 254
    5534:	f7 01       	movw	r30, r14
    5536:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    5538:	8e 01       	movw	r16, r28
    553a:	0f 5f       	subi	r16, 0xFF	; 255
    553c:	1f 4f       	sbci	r17, 0xFF	; 255
    553e:	0e 94 53 2a 	call	0x54a6	; 0x54a6 <Maxim_1Wire_ReadByte>
    5542:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    5544:	0e 94 53 2a 	call	0x54a6	; 0x54a6 <Maxim_1Wire_ReadByte>
    5548:	f8 01       	movw	r30, r16
    554a:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    554c:	0e 94 53 2a 	call	0x54a6	; 0x54a6 <Maxim_1Wire_ReadByte>
    5550:	f8 01       	movw	r30, r16
    5552:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    5554:	0e 94 53 2a 	call	0x54a6	; 0x54a6 <Maxim_1Wire_ReadByte>
    5558:	f8 01       	movw	r30, r16
    555a:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    555c:	0e 94 53 2a 	call	0x54a6	; 0x54a6 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    5560:	0e 94 53 2a 	call	0x54a6	; 0x54a6 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    5564:	0e 94 53 2a 	call	0x54a6	; 0x54a6 <Maxim_1Wire_ReadByte>
    *valid = 0;
    5568:	f7 01       	movw	r30, r14
    556a:	10 82       	st	Z, r1
    return serialNumber;
    556c:	29 81       	ldd	r18, Y+1	; 0x01
    556e:	3a 81       	ldd	r19, Y+2	; 0x02
    5570:	4b 81       	ldd	r20, Y+3	; 0x03
    5572:	5c 81       	ldd	r21, Y+4	; 0x04
}
    5574:	b9 01       	movw	r22, r18
    5576:	ca 01       	movw	r24, r20
    5578:	0f 90       	pop	r0
    557a:	0f 90       	pop	r0
    557c:	0f 90       	pop	r0
    557e:	0f 90       	pop	r0
    5580:	cf 91       	pop	r28
    5582:	df 91       	pop	r29
    5584:	1f 91       	pop	r17
    5586:	0f 91       	pop	r16
    5588:	ff 90       	pop	r15
    558a:	ef 90       	pop	r14
    558c:	08 95       	ret

0000558e <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    558e:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    5590:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    5592:	87 ff       	sbrs	r24, 7
    5594:	02 c0       	rjmp	.+4      	; 0x559a <DOGM128_6_usart1_sendByte+0xc>
    5596:	93 9a       	sbi	0x12, 3	; 18
    5598:	01 c0       	rjmp	.+2      	; 0x559c <DOGM128_6_usart1_sendByte+0xe>
    559a:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    559c:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    559e:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    55a0:	86 ff       	sbrs	r24, 6
    55a2:	02 c0       	rjmp	.+4      	; 0x55a8 <DOGM128_6_usart1_sendByte+0x1a>
    55a4:	93 9a       	sbi	0x12, 3	; 18
    55a6:	01 c0       	rjmp	.+2      	; 0x55aa <DOGM128_6_usart1_sendByte+0x1c>
    55a8:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    55aa:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    55ac:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    55ae:	85 ff       	sbrs	r24, 5
    55b0:	02 c0       	rjmp	.+4      	; 0x55b6 <DOGM128_6_usart1_sendByte+0x28>
    55b2:	93 9a       	sbi	0x12, 3	; 18
    55b4:	01 c0       	rjmp	.+2      	; 0x55b8 <DOGM128_6_usart1_sendByte+0x2a>
    55b6:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    55b8:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    55ba:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    55bc:	84 ff       	sbrs	r24, 4
    55be:	02 c0       	rjmp	.+4      	; 0x55c4 <DOGM128_6_usart1_sendByte+0x36>
    55c0:	93 9a       	sbi	0x12, 3	; 18
    55c2:	01 c0       	rjmp	.+2      	; 0x55c6 <DOGM128_6_usart1_sendByte+0x38>
    55c4:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    55c6:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    55c8:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    55ca:	83 ff       	sbrs	r24, 3
    55cc:	02 c0       	rjmp	.+4      	; 0x55d2 <DOGM128_6_usart1_sendByte+0x44>
    55ce:	93 9a       	sbi	0x12, 3	; 18
    55d0:	01 c0       	rjmp	.+2      	; 0x55d4 <DOGM128_6_usart1_sendByte+0x46>
    55d2:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    55d4:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    55d6:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    55d8:	82 ff       	sbrs	r24, 2
    55da:	02 c0       	rjmp	.+4      	; 0x55e0 <DOGM128_6_usart1_sendByte+0x52>
    55dc:	93 9a       	sbi	0x12, 3	; 18
    55de:	01 c0       	rjmp	.+2      	; 0x55e2 <DOGM128_6_usart1_sendByte+0x54>
    55e0:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    55e2:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    55e4:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    55e6:	81 ff       	sbrs	r24, 1
    55e8:	02 c0       	rjmp	.+4      	; 0x55ee <DOGM128_6_usart1_sendByte+0x60>
    55ea:	93 9a       	sbi	0x12, 3	; 18
    55ec:	01 c0       	rjmp	.+2      	; 0x55f0 <DOGM128_6_usart1_sendByte+0x62>
    55ee:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    55f0:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    55f2:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    55f4:	80 ff       	sbrs	r24, 0
    55f6:	02 c0       	rjmp	.+4      	; 0x55fc <DOGM128_6_usart1_sendByte+0x6e>
    55f8:	93 9a       	sbi	0x12, 3	; 18
    55fa:	01 c0       	rjmp	.+2      	; 0x55fe <DOGM128_6_usart1_sendByte+0x70>
    55fc:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    55fe:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    5600:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    5602:	aa 9a       	sbi	0x15, 2	; 21
}
    5604:	08 95       	ret

00005606 <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    5606:	df 93       	push	r29
    5608:	cf 93       	push	r28
    560a:	00 d0       	rcall	.+0      	; 0x560c <DOGM128_6_clear_display+0x6>
    560c:	0f 92       	push	r0
    560e:	cd b7       	in	r28, 0x3d	; 61
    5610:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    5612:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    5614:	19 82       	std	Y+1, r1	; 0x01
    5616:	1f c0       	rjmp	.+62     	; 0x5656 <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    5618:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    561a:	89 81       	ldd	r24, Y+1	; 0x01
    561c:	80 55       	subi	r24, 0x50	; 80
    561e:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    5622:	80 e1       	ldi	r24, 0x10	; 16
    5624:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    5628:	80 e0       	ldi	r24, 0x00	; 0
    562a:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
    DisA0high;
    562e:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    5630:	1b 82       	std	Y+3, r1	; 0x03
    5632:	1a 82       	std	Y+2, r1	; 0x02
    5634:	08 c0       	rjmp	.+16     	; 0x5646 <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    5636:	80 e0       	ldi	r24, 0x00	; 0
    5638:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    563c:	8a 81       	ldd	r24, Y+2	; 0x02
    563e:	9b 81       	ldd	r25, Y+3	; 0x03
    5640:	01 96       	adiw	r24, 0x01	; 1
    5642:	9b 83       	std	Y+3, r25	; 0x03
    5644:	8a 83       	std	Y+2, r24	; 0x02
    5646:	8a 81       	ldd	r24, Y+2	; 0x02
    5648:	9b 81       	ldd	r25, Y+3	; 0x03
    564a:	80 38       	cpi	r24, 0x80	; 128
    564c:	91 05       	cpc	r25, r1
    564e:	9c f3       	brlt	.-26     	; 0x5636 <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    5650:	89 81       	ldd	r24, Y+1	; 0x01
    5652:	8f 5f       	subi	r24, 0xFF	; 255
    5654:	89 83       	std	Y+1, r24	; 0x01
    5656:	89 81       	ldd	r24, Y+1	; 0x01
    5658:	88 30       	cpi	r24, 0x08	; 8
    565a:	f0 f2       	brcs	.-68     	; 0x5618 <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    565c:	0f 90       	pop	r0
    565e:	0f 90       	pop	r0
    5660:	0f 90       	pop	r0
    5662:	cf 91       	pop	r28
    5664:	df 91       	pop	r29
    5666:	08 95       	ret

00005668 <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    5668:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    566a:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    566c:	85 b3       	in	r24, 0x15	; 21
    566e:	87 60       	ori	r24, 0x07	; 7
    5670:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    5672:	84 b3       	in	r24, 0x14	; 20
    5674:	87 60       	ori	r24, 0x07	; 7
    5676:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    5678:	81 b3       	in	r24, 0x11	; 17
    567a:	88 62       	ori	r24, 0x28	; 40
    567c:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    567e:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    5680:	88 e7       	ldi	r24, 0x78	; 120
    5682:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    5684:	84 b3       	in	r24, 0x14	; 20
    5686:	87 78       	andi	r24, 0x87	; 135
    5688:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    568a:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    568c:	a9 98       	cbi	0x15, 1	; 21
    568e:	88 ee       	ldi	r24, 0xE8	; 232
    5690:	93 e0       	ldi	r25, 0x03	; 3
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    5692:	28 eb       	ldi	r18, 0xB8	; 184
    5694:	30 e0       	ldi	r19, 0x00	; 0
    5696:	f9 01       	movw	r30, r18
    5698:	31 97       	sbiw	r30, 0x01	; 1
    569a:	f1 f7       	brne	.-4      	; 0x5698 <DOGM128_6_display_init+0x30>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    569c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    569e:	d9 f7       	brne	.-10     	; 0x5696 <DOGM128_6_display_init+0x2e>
  	_delay_ms(100);
  	DisRESEThigh;
    56a0:	a9 9a       	sbi	0x15, 1	; 21
    56a2:	88 ee       	ldi	r24, 0xE8	; 232
    56a4:	93 e0       	ldi	r25, 0x03	; 3
    56a6:	28 eb       	ldi	r18, 0xB8	; 184
    56a8:	30 e0       	ldi	r19, 0x00	; 0
    56aa:	f9 01       	movw	r30, r18
    56ac:	31 97       	sbiw	r30, 0x01	; 1
    56ae:	f1 f7       	brne	.-4      	; 0x56ac <DOGM128_6_display_init+0x44>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    56b0:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    56b2:	d9 f7       	brne	.-10     	; 0x56aa <DOGM128_6_display_init+0x42>
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    56b4:	80 e4       	ldi	r24, 0x40	; 64
    56b6:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    56ba:	81 ea       	ldi	r24, 0xA1	; 161
    56bc:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    56c0:	80 ec       	ldi	r24, 0xC0	; 192
    56c2:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    56c6:	86 ea       	ldi	r24, 0xA6	; 166
    56c8:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    56cc:	82 ea       	ldi	r24, 0xA2	; 162
    56ce:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    56d2:	8f e2       	ldi	r24, 0x2F	; 47
    56d4:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    56d8:	88 ef       	ldi	r24, 0xF8	; 248
    56da:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    56de:	80 e0       	ldi	r24, 0x00	; 0
    56e0:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    56e4:	87 e2       	ldi	r24, 0x27	; 39
    56e6:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    56ea:	81 e8       	ldi	r24, 0x81	; 129
    56ec:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    56f0:	80 e1       	ldi	r24, 0x10	; 16
    56f2:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    56f6:	8c ea       	ldi	r24, 0xAC	; 172
    56f8:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    56fc:	80 e0       	ldi	r24, 0x00	; 0
    56fe:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    5702:	8f ea       	ldi	r24, 0xAF	; 175
    5704:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    5708:	0e 94 03 2b 	call	0x5606	; 0x5606 <DOGM128_6_clear_display>
}
    570c:	08 95       	ret

0000570e <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    570e:	81 30       	cpi	r24, 0x01	; 1
    5710:	11 f4       	brne	.+4      	; 0x5716 <DOGM128_6_display_backlight+0x8>
    5712:	c4 9a       	sbi	0x18, 4	; 24
    5714:	08 95       	ret
	else DisBLIGHToff;
    5716:	c4 98       	cbi	0x18, 4	; 24
    5718:	08 95       	ret

0000571a <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    571a:	ff 92       	push	r15
    571c:	0f 93       	push	r16
    571e:	1f 93       	push	r17
    5720:	cf 93       	push	r28
    5722:	df 93       	push	r29
    5724:	08 2f       	mov	r16, r24
    5726:	f9 2e       	mov	r15, r25
    5728:	16 2f       	mov	r17, r22
    572a:	84 2f       	mov	r24, r20
	int charnumber = 0, pixelcolumn;

	DisA0low;
    572c:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    572e:	80 55       	subi	r24, 0x50	; 80
    5730:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    5734:	81 2f       	mov	r24, r17
    5736:	82 95       	swap	r24
    5738:	8f 70       	andi	r24, 0x0F	; 15
    573a:	80 61       	ori	r24, 0x10	; 16
    573c:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    5740:	81 2f       	mov	r24, r17
    5742:	8f 70       	andi	r24, 0x0F	; 15
    5744:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>

	DisA0high;
    5748:	a8 9a       	sbi	0x15, 0	; 21
    574a:	20 2f       	mov	r18, r16
    574c:	3f 2d       	mov	r19, r15
    574e:	c9 01       	movw	r24, r18
    5750:	ec 01       	movw	r28, r24

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    5752:	85 e0       	ldi	r24, 0x05	; 5
    5754:	f8 2e       	mov	r15, r24
    5756:	17 c0       	rjmp	.+46     	; 0x5786 <DOGM128_6_LCD_print+0x6c>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    5758:	00 e0       	ldi	r16, 0x00	; 0
    575a:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    575c:	e8 81       	ld	r30, Y
    575e:	ef 9d       	mul	r30, r15
    5760:	f0 01       	movw	r30, r0
    5762:	11 24       	eor	r1, r1
    5764:	e0 0f       	add	r30, r16
    5766:	f1 1f       	adc	r31, r17
    5768:	e4 5d       	subi	r30, 0xD4	; 212
    576a:	fb 4f       	sbci	r31, 0xFB	; 251
    576c:	e4 91       	lpm	r30, Z+
    576e:	8e 2f       	mov	r24, r30
    5770:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    5774:	0f 5f       	subi	r16, 0xFF	; 255
    5776:	1f 4f       	sbci	r17, 0xFF	; 255
    5778:	05 30       	cpi	r16, 0x05	; 5
    577a:	11 05       	cpc	r17, r1
    577c:	79 f7       	brne	.-34     	; 0x575c <DOGM128_6_LCD_print+0x42>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    577e:	80 e0       	ldi	r24, 0x00	; 0
    5780:	0e 94 c7 2a 	call	0x558e	; 0x558e <DOGM128_6_usart1_sendByte>
    5784:	21 96       	adiw	r28, 0x01	; 1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    5786:	88 81       	ld	r24, Y
    5788:	88 23       	and	r24, r24
    578a:	31 f7       	brne	.-52     	; 0x5758 <DOGM128_6_LCD_print+0x3e>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    578c:	df 91       	pop	r29
    578e:	cf 91       	pop	r28
    5790:	1f 91       	pop	r17
    5792:	0f 91       	pop	r16
    5794:	ff 90       	pop	r15
    5796:	08 95       	ret

00005798 <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    5798:	80 e0       	ldi	r24, 0x00	; 0
    579a:	0e 94 cc 0f 	call	0x1f98	; 0x1f98 <nrk_uart_data_ready>
    579e:	88 23       	and	r24, r24
    57a0:	19 f4       	brne	.+6      	; 0x57a8 <USART0_getchar+0x10>
    57a2:	2f ef       	ldi	r18, 0xFF	; 255
    57a4:	3f ef       	ldi	r19, 0xFF	; 255
    57a6:	08 c0       	rjmp	.+16     	; 0x57b8 <USART0_getchar+0x20>
		return (signed int)(unsigned char)getchar();
    57a8:	80 91 3c 06 	lds	r24, 0x063C
    57ac:	90 91 3d 06 	lds	r25, 0x063D
    57b0:	0e 94 26 43 	call	0x864c	; 0x864c <fgetc>
    57b4:	28 2f       	mov	r18, r24
    57b6:	30 e0       	ldi	r19, 0x00	; 0
	else return -1;
}
    57b8:	c9 01       	movw	r24, r18
    57ba:	08 95       	ret

000057bc <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    57bc:	60 91 3e 06 	lds	r22, 0x063E
    57c0:	70 91 3f 06 	lds	r23, 0x063F
    57c4:	90 e0       	ldi	r25, 0x00	; 0
    57c6:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
}
    57ca:	08 95       	ret

000057cc <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    57cc:	1f 93       	push	r17
    57ce:	df 93       	push	r29
    57d0:	cf 93       	push	r28
    57d2:	00 d0       	rcall	.+0      	; 0x57d4 <eDIP240_7_Display_deselect+0x8>
    57d4:	00 d0       	rcall	.+0      	; 0x57d6 <eDIP240_7_Display_deselect+0xa>
    57d6:	cd b7       	in	r28, 0x3d	; 61
    57d8:	de b7       	in	r29, 0x3e	; 62
    57da:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    57dc:	80 e4       	ldi	r24, 0x40	; 64
    57de:	92 e4       	ldi	r25, 0x42	; 66
    57e0:	af e0       	ldi	r26, 0x0F	; 15
    57e2:	b0 e0       	ldi	r27, 0x00	; 0
    57e4:	89 83       	std	Y+1, r24	; 0x01
    57e6:	9a 83       	std	Y+2, r25	; 0x02
    57e8:	ab 83       	std	Y+3, r26	; 0x03
    57ea:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    57ec:	60 91 3e 06 	lds	r22, 0x063E
    57f0:	70 91 3f 06 	lds	r23, 0x063F
    57f4:	82 e1       	ldi	r24, 0x12	; 18
    57f6:	90 e0       	ldi	r25, 0x00	; 0
    57f8:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
 USART0_putchar('D');
 USART0_putchar(address);
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    57fc:	60 91 3e 06 	lds	r22, 0x063E
    5800:	70 91 3f 06 	lds	r23, 0x063F
    5804:	83 e0       	ldi	r24, 0x03	; 3
    5806:	90 e0       	ldi	r25, 0x00	; 0
    5808:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    580c:	60 91 3e 06 	lds	r22, 0x063E
    5810:	70 91 3f 06 	lds	r23, 0x063F
    5814:	81 e4       	ldi	r24, 0x41	; 65
    5816:	90 e0       	ldi	r25, 0x00	; 0
    5818:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    581c:	60 91 3e 06 	lds	r22, 0x063E
    5820:	70 91 3f 06 	lds	r23, 0x063F
    5824:	84 e4       	ldi	r24, 0x44	; 68
    5826:	90 e0       	ldi	r25, 0x00	; 0
    5828:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    582c:	60 91 3e 06 	lds	r22, 0x063E
    5830:	70 91 3f 06 	lds	r23, 0x063F
    5834:	81 2f       	mov	r24, r17
    5836:	90 e0       	ldi	r25, 0x00	; 0
    5838:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    583c:	60 91 3e 06 	lds	r22, 0x063E
    5840:	70 91 3f 06 	lds	r23, 0x063F
    5844:	81 2f       	mov	r24, r17
    5846:	86 56       	subi	r24, 0x66	; 102
    5848:	90 e0       	ldi	r25, 0x00	; 0
    584a:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    584e:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
	ack_timeout--;
    5852:	29 81       	ldd	r18, Y+1	; 0x01
    5854:	3a 81       	ldd	r19, Y+2	; 0x02
    5856:	4b 81       	ldd	r20, Y+3	; 0x03
    5858:	5c 81       	ldd	r21, Y+4	; 0x04
    585a:	21 50       	subi	r18, 0x01	; 1
    585c:	30 40       	sbci	r19, 0x00	; 0
    585e:	40 40       	sbci	r20, 0x00	; 0
    5860:	50 40       	sbci	r21, 0x00	; 0
    5862:	29 83       	std	Y+1, r18	; 0x01
    5864:	3a 83       	std	Y+2, r19	; 0x02
    5866:	4b 83       	std	Y+3, r20	; 0x03
    5868:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    586a:	86 30       	cpi	r24, 0x06	; 6
    586c:	51 f0       	breq	.+20     	; 0x5882 <eDIP240_7_Display_deselect+0xb6>
    586e:	89 81       	ldd	r24, Y+1	; 0x01
    5870:	9a 81       	ldd	r25, Y+2	; 0x02
    5872:	ab 81       	ldd	r26, Y+3	; 0x03
    5874:	bc 81       	ldd	r27, Y+4	; 0x04
    5876:	00 97       	sbiw	r24, 0x00	; 0
    5878:	a1 05       	cpc	r26, r1
    587a:	b1 05       	cpc	r27, r1
    587c:	41 f7       	brne	.-48     	; 0x584e <eDIP240_7_Display_deselect+0x82>
 if (ack != 0x06) return (-1);
    587e:	8f ef       	ldi	r24, 0xFF	; 255
    5880:	01 c0       	rjmp	.+2      	; 0x5884 <eDIP240_7_Display_deselect+0xb8>
    5882:	80 e0       	ldi	r24, 0x00	; 0
 return 0;
}
    5884:	0f 90       	pop	r0
    5886:	0f 90       	pop	r0
    5888:	0f 90       	pop	r0
    588a:	0f 90       	pop	r0
    588c:	cf 91       	pop	r28
    588e:	df 91       	pop	r29
    5890:	1f 91       	pop	r17
    5892:	08 95       	ret

00005894 <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    5894:	1f 93       	push	r17
    5896:	df 93       	push	r29
    5898:	cf 93       	push	r28
    589a:	00 d0       	rcall	.+0      	; 0x589c <eDIP240_7_Display_select+0x8>
    589c:	00 d0       	rcall	.+0      	; 0x589e <eDIP240_7_Display_select+0xa>
    589e:	cd b7       	in	r28, 0x3d	; 61
    58a0:	de b7       	in	r29, 0x3e	; 62
    58a2:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    58a4:	80 e4       	ldi	r24, 0x40	; 64
    58a6:	92 e4       	ldi	r25, 0x42	; 66
    58a8:	af e0       	ldi	r26, 0x0F	; 15
    58aa:	b0 e0       	ldi	r27, 0x00	; 0
    58ac:	89 83       	std	Y+1, r24	; 0x01
    58ae:	9a 83       	std	Y+2, r25	; 0x02
    58b0:	ab 83       	std	Y+3, r26	; 0x03
    58b2:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    58b4:	60 91 3e 06 	lds	r22, 0x063E
    58b8:	70 91 3f 06 	lds	r23, 0x063F
    58bc:	82 e1       	ldi	r24, 0x12	; 18
    58be:	90 e0       	ldi	r25, 0x00	; 0
    58c0:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
 USART0_putchar('S');
 USART0_putchar(address);
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    58c4:	60 91 3e 06 	lds	r22, 0x063E
    58c8:	70 91 3f 06 	lds	r23, 0x063F
    58cc:	83 e0       	ldi	r24, 0x03	; 3
    58ce:	90 e0       	ldi	r25, 0x00	; 0
    58d0:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    58d4:	60 91 3e 06 	lds	r22, 0x063E
    58d8:	70 91 3f 06 	lds	r23, 0x063F
    58dc:	81 e4       	ldi	r24, 0x41	; 65
    58de:	90 e0       	ldi	r25, 0x00	; 0
    58e0:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    58e4:	60 91 3e 06 	lds	r22, 0x063E
    58e8:	70 91 3f 06 	lds	r23, 0x063F
    58ec:	83 e5       	ldi	r24, 0x53	; 83
    58ee:	90 e0       	ldi	r25, 0x00	; 0
    58f0:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    58f4:	60 91 3e 06 	lds	r22, 0x063E
    58f8:	70 91 3f 06 	lds	r23, 0x063F
    58fc:	81 2f       	mov	r24, r17
    58fe:	90 e0       	ldi	r25, 0x00	; 0
    5900:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5904:	60 91 3e 06 	lds	r22, 0x063E
    5908:	70 91 3f 06 	lds	r23, 0x063F
    590c:	81 2f       	mov	r24, r17
    590e:	87 55       	subi	r24, 0x57	; 87
    5910:	90 e0       	ldi	r25, 0x00	; 0
    5912:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5916:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
	ack_timeout--;
    591a:	29 81       	ldd	r18, Y+1	; 0x01
    591c:	3a 81       	ldd	r19, Y+2	; 0x02
    591e:	4b 81       	ldd	r20, Y+3	; 0x03
    5920:	5c 81       	ldd	r21, Y+4	; 0x04
    5922:	21 50       	subi	r18, 0x01	; 1
    5924:	30 40       	sbci	r19, 0x00	; 0
    5926:	40 40       	sbci	r20, 0x00	; 0
    5928:	50 40       	sbci	r21, 0x00	; 0
    592a:	29 83       	std	Y+1, r18	; 0x01
    592c:	3a 83       	std	Y+2, r19	; 0x02
    592e:	4b 83       	std	Y+3, r20	; 0x03
    5930:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5932:	86 30       	cpi	r24, 0x06	; 6
    5934:	51 f0       	breq	.+20     	; 0x594a <eDIP240_7_Display_select+0xb6>
    5936:	89 81       	ldd	r24, Y+1	; 0x01
    5938:	9a 81       	ldd	r25, Y+2	; 0x02
    593a:	ab 81       	ldd	r26, Y+3	; 0x03
    593c:	bc 81       	ldd	r27, Y+4	; 0x04
    593e:	00 97       	sbiw	r24, 0x00	; 0
    5940:	a1 05       	cpc	r26, r1
    5942:	b1 05       	cpc	r27, r1
    5944:	41 f7       	brne	.-48     	; 0x5916 <eDIP240_7_Display_select+0x82>
 if (ack != 0x06) return (-1);
    5946:	8f ef       	ldi	r24, 0xFF	; 255
    5948:	01 c0       	rjmp	.+2      	; 0x594c <eDIP240_7_Display_select+0xb8>
    594a:	80 e0       	ldi	r24, 0x00	; 0
 return 0;
}
    594c:	0f 90       	pop	r0
    594e:	0f 90       	pop	r0
    5950:	0f 90       	pop	r0
    5952:	0f 90       	pop	r0
    5954:	cf 91       	pop	r28
    5956:	df 91       	pop	r29
    5958:	1f 91       	pop	r17
    595a:	08 95       	ret

0000595c <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    595c:	ef 92       	push	r14
    595e:	ff 92       	push	r15
    5960:	0f 93       	push	r16
    5962:	1f 93       	push	r17
    5964:	df 93       	push	r29
    5966:	cf 93       	push	r28
    5968:	00 d0       	rcall	.+0      	; 0x596a <eDIP240_7_Display_repeat_last_packet+0xe>
    596a:	00 d0       	rcall	.+0      	; 0x596c <eDIP240_7_Display_repeat_last_packet+0x10>
    596c:	cd b7       	in	r28, 0x3d	; 61
    596e:	de b7       	in	r29, 0x3e	; 62
    5970:	18 2f       	mov	r17, r24
    5972:	f9 2e       	mov	r15, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5974:	80 e4       	ldi	r24, 0x40	; 64
    5976:	92 e4       	ldi	r25, 0x42	; 66
    5978:	af e0       	ldi	r26, 0x0F	; 15
    597a:	b0 e0       	ldi	r27, 0x00	; 0
    597c:	89 83       	std	Y+1, r24	; 0x01
    597e:	9a 83       	std	Y+2, r25	; 0x02
    5980:	ab 83       	std	Y+3, r26	; 0x03
    5982:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    5984:	60 91 3e 06 	lds	r22, 0x063E
    5988:	70 91 3f 06 	lds	r23, 0x063F
    598c:	82 e1       	ldi	r24, 0x12	; 18
    598e:	90 e0       	ldi	r25, 0x00	; 0
    5990:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
 USART0_putchar(1);
 USART0_putchar('R');
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5994:	60 91 3e 06 	lds	r22, 0x063E
    5998:	70 91 3f 06 	lds	r23, 0x063F
    599c:	81 e0       	ldi	r24, 0x01	; 1
    599e:	90 e0       	ldi	r25, 0x00	; 0
    59a0:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    59a4:	60 91 3e 06 	lds	r22, 0x063E
    59a8:	70 91 3f 06 	lds	r23, 0x063F
    59ac:	82 e5       	ldi	r24, 0x52	; 82
    59ae:	90 e0       	ldi	r25, 0x00	; 0
    59b0:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    59b4:	60 91 3e 06 	lds	r22, 0x063E
    59b8:	70 91 3f 06 	lds	r23, 0x063F
    59bc:	85 e6       	ldi	r24, 0x65	; 101
    59be:	90 e0       	ldi	r25, 0x00	; 0
    59c0:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    59c4:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
	ack_timeout--;
    59c8:	29 81       	ldd	r18, Y+1	; 0x01
    59ca:	3a 81       	ldd	r19, Y+2	; 0x02
    59cc:	4b 81       	ldd	r20, Y+3	; 0x03
    59ce:	5c 81       	ldd	r21, Y+4	; 0x04
    59d0:	21 50       	subi	r18, 0x01	; 1
    59d2:	30 40       	sbci	r19, 0x00	; 0
    59d4:	40 40       	sbci	r20, 0x00	; 0
    59d6:	50 40       	sbci	r21, 0x00	; 0
    59d8:	29 83       	std	Y+1, r18	; 0x01
    59da:	3a 83       	std	Y+2, r19	; 0x02
    59dc:	4b 83       	std	Y+3, r20	; 0x03
    59de:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    59e0:	86 30       	cpi	r24, 0x06	; 6
    59e2:	51 f0       	breq	.+20     	; 0x59f8 <eDIP240_7_Display_repeat_last_packet+0x9c>
    59e4:	89 81       	ldd	r24, Y+1	; 0x01
    59e6:	9a 81       	ldd	r25, Y+2	; 0x02
    59e8:	ab 81       	ldd	r26, Y+3	; 0x03
    59ea:	bc 81       	ldd	r27, Y+4	; 0x04
    59ec:	00 97       	sbiw	r24, 0x00	; 0
    59ee:	a1 05       	cpc	r26, r1
    59f0:	b1 05       	cpc	r27, r1
    59f2:	41 f7       	brne	.-48     	; 0x59c4 <eDIP240_7_Display_repeat_last_packet+0x68>
 if (ack != 0x06) return (-1);
    59f4:	8f ef       	ldi	r24, 0xFF	; 255
    59f6:	27 c0       	rjmp	.+78     	; 0x5a46 <eDIP240_7_Display_repeat_last_packet+0xea>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    59f8:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    59fc:	2f ef       	ldi	r18, 0xFF	; 255
    59fe:	8f 3f       	cpi	r24, 0xFF	; 255
    5a00:	92 07       	cpc	r25, r18
    5a02:	d1 f3       	breq	.-12     	; 0x59f8 <eDIP240_7_Display_repeat_last_packet+0x9c>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5a04:	41 97       	sbiw	r24, 0x11	; 17
    5a06:	f1 f4       	brne	.+60     	; 0x5a44 <eDIP240_7_Display_repeat_last_packet+0xe8>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5a08:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5a0c:	ef ef       	ldi	r30, 0xFF	; 255
    5a0e:	8f 3f       	cpi	r24, 0xFF	; 255
    5a10:	9e 07       	cpc	r25, r30
    5a12:	d1 f3       	breq	.-12     	; 0x5a08 <eDIP240_7_Display_repeat_last_packet+0xac>
	length = ch;
    5a14:	08 2f       	mov	r16, r24
    5a16:	81 2f       	mov	r24, r17
    5a18:	9f 2d       	mov	r25, r15
    5a1a:	9c 01       	movw	r18, r24
    5a1c:	79 01       	movw	r14, r18
    5a1e:	10 e0       	ldi	r17, 0x00	; 0
    5a20:	0a c0       	rjmp	.+20     	; 0x5a36 <eDIP240_7_Display_repeat_last_packet+0xda>
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5a22:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5a26:	ff ef       	ldi	r31, 0xFF	; 255
    5a28:	8f 3f       	cpi	r24, 0xFF	; 255
    5a2a:	9f 07       	cpc	r25, r31
    5a2c:	d1 f3       	breq	.-12     	; 0x5a22 <eDIP240_7_Display_repeat_last_packet+0xc6>
	  data[i] = ch;
    5a2e:	f7 01       	movw	r30, r14
    5a30:	81 93       	st	Z+, r24
    5a32:	7f 01       	movw	r14, r30
	  checksum += ch;                                 // Calculate checksum
	  i++;
    5a34:	1f 5f       	subi	r17, 0xFF	; 255
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5a36:	10 17       	cp	r17, r16
    5a38:	a0 f3       	brcs	.-24     	; 0x5a22 <eDIP240_7_Display_repeat_last_packet+0xc6>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5a3a:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5a3e:	8f 5f       	subi	r24, 0xFF	; 255
    5a40:	9f 4f       	sbci	r25, 0xFF	; 255
    5a42:	d9 f3       	breq	.-10     	; 0x5a3a <eDIP240_7_Display_repeat_last_packet+0xde>
    5a44:	80 e0       	ldi	r24, 0x00	; 0
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
}
    5a46:	0f 90       	pop	r0
    5a48:	0f 90       	pop	r0
    5a4a:	0f 90       	pop	r0
    5a4c:	0f 90       	pop	r0
    5a4e:	cf 91       	pop	r28
    5a50:	df 91       	pop	r29
    5a52:	1f 91       	pop	r17
    5a54:	0f 91       	pop	r16
    5a56:	ff 90       	pop	r15
    5a58:	ef 90       	pop	r14
    5a5a:	08 95       	ret

00005a5c <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    5a5c:	af 92       	push	r10
    5a5e:	bf 92       	push	r11
    5a60:	cf 92       	push	r12
    5a62:	df 92       	push	r13
    5a64:	ef 92       	push	r14
    5a66:	ff 92       	push	r15
    5a68:	0f 93       	push	r16
    5a6a:	1f 93       	push	r17
    5a6c:	df 93       	push	r29
    5a6e:	cf 93       	push	r28
    5a70:	00 d0       	rcall	.+0      	; 0x5a72 <eDIP240_7_Display_get_protocoll_info+0x16>
    5a72:	00 d0       	rcall	.+0      	; 0x5a74 <eDIP240_7_Display_get_protocoll_info+0x18>
    5a74:	cd b7       	in	r28, 0x3d	; 61
    5a76:	de b7       	in	r29, 0x3e	; 62
    5a78:	7c 01       	movw	r14, r24
    5a7a:	6b 01       	movw	r12, r22
    5a7c:	5a 01       	movw	r10, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5a7e:	80 e4       	ldi	r24, 0x40	; 64
    5a80:	92 e4       	ldi	r25, 0x42	; 66
    5a82:	af e0       	ldi	r26, 0x0F	; 15
    5a84:	b0 e0       	ldi	r27, 0x00	; 0
    5a86:	89 83       	std	Y+1, r24	; 0x01
    5a88:	9a 83       	std	Y+2, r25	; 0x02
    5a8a:	ab 83       	std	Y+3, r26	; 0x03
    5a8c:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    5a8e:	60 91 3e 06 	lds	r22, 0x063E
    5a92:	70 91 3f 06 	lds	r23, 0x063F
    5a96:	82 e1       	ldi	r24, 0x12	; 18
    5a98:	90 e0       	ldi	r25, 0x00	; 0
    5a9a:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
 USART0_putchar(1);
 USART0_putchar('P');
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5a9e:	60 91 3e 06 	lds	r22, 0x063E
    5aa2:	70 91 3f 06 	lds	r23, 0x063F
    5aa6:	81 e0       	ldi	r24, 0x01	; 1
    5aa8:	90 e0       	ldi	r25, 0x00	; 0
    5aaa:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5aae:	60 91 3e 06 	lds	r22, 0x063E
    5ab2:	70 91 3f 06 	lds	r23, 0x063F
    5ab6:	80 e5       	ldi	r24, 0x50	; 80
    5ab8:	90 e0       	ldi	r25, 0x00	; 0
    5aba:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5abe:	60 91 3e 06 	lds	r22, 0x063E
    5ac2:	70 91 3f 06 	lds	r23, 0x063F
    5ac6:	83 e6       	ldi	r24, 0x63	; 99
    5ac8:	90 e0       	ldi	r25, 0x00	; 0
    5aca:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5ace:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
	ack_timeout--;
    5ad2:	29 81       	ldd	r18, Y+1	; 0x01
    5ad4:	3a 81       	ldd	r19, Y+2	; 0x02
    5ad6:	4b 81       	ldd	r20, Y+3	; 0x03
    5ad8:	5c 81       	ldd	r21, Y+4	; 0x04
    5ada:	21 50       	subi	r18, 0x01	; 1
    5adc:	30 40       	sbci	r19, 0x00	; 0
    5ade:	40 40       	sbci	r20, 0x00	; 0
    5ae0:	50 40       	sbci	r21, 0x00	; 0
    5ae2:	29 83       	std	Y+1, r18	; 0x01
    5ae4:	3a 83       	std	Y+2, r19	; 0x02
    5ae6:	4b 83       	std	Y+3, r20	; 0x03
    5ae8:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5aea:	86 30       	cpi	r24, 0x06	; 6
    5aec:	49 f0       	breq	.+18     	; 0x5b00 <eDIP240_7_Display_get_protocoll_info+0xa4>
    5aee:	89 81       	ldd	r24, Y+1	; 0x01
    5af0:	9a 81       	ldd	r25, Y+2	; 0x02
    5af2:	ab 81       	ldd	r26, Y+3	; 0x03
    5af4:	bc 81       	ldd	r27, Y+4	; 0x04
    5af6:	00 97       	sbiw	r24, 0x00	; 0
    5af8:	a1 05       	cpc	r26, r1
    5afa:	b1 05       	cpc	r27, r1
    5afc:	41 f7       	brne	.-48     	; 0x5ace <eDIP240_7_Display_get_protocoll_info+0x72>
    5afe:	3c c0       	rjmp	.+120    	; 0x5b78 <eDIP240_7_Display_get_protocoll_info+0x11c>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5b00:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5b04:	2f ef       	ldi	r18, 0xFF	; 255
    5b06:	8f 3f       	cpi	r24, 0xFF	; 255
    5b08:	92 07       	cpc	r25, r18
    5b0a:	d1 f3       	breq	.-12     	; 0x5b00 <eDIP240_7_Display_get_protocoll_info+0xa4>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5b0c:	42 97       	sbiw	r24, 0x12	; 18
    5b0e:	a1 f5       	brne	.+104    	; 0x5b78 <eDIP240_7_Display_get_protocoll_info+0x11c>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5b10:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5b14:	ef ef       	ldi	r30, 0xFF	; 255
    5b16:	8f 3f       	cpi	r24, 0xFF	; 255
    5b18:	9e 07       	cpc	r25, r30
    5b1a:	d1 f3       	breq	.-12     	; 0x5b10 <eDIP240_7_Display_get_protocoll_info+0xb4>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    5b1c:	83 30       	cpi	r24, 0x03	; 3
    5b1e:	61 f5       	brne	.+88     	; 0x5b78 <eDIP240_7_Display_get_protocoll_info+0x11c>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5b20:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5b24:	ff ef       	ldi	r31, 0xFF	; 255
    5b26:	8f 3f       	cpi	r24, 0xFF	; 255
    5b28:	9f 07       	cpc	r25, r31
    5b2a:	d1 f3       	breq	.-12     	; 0x5b20 <eDIP240_7_Display_get_protocoll_info+0xc4>
	  checksum += ch;                                 // Calculate checksum
    5b2c:	18 2f       	mov	r17, r24
	  *sendbuffer_size = ch;
    5b2e:	f7 01       	movw	r30, r14
    5b30:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5b32:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5b36:	ff ef       	ldi	r31, 0xFF	; 255
    5b38:	8f 3f       	cpi	r24, 0xFF	; 255
    5b3a:	9f 07       	cpc	r25, r31
    5b3c:	d1 f3       	breq	.-12     	; 0x5b32 <eDIP240_7_Display_get_protocoll_info+0xd6>
	  checksum += ch;                                 // Calculate checksum
    5b3e:	f8 2e       	mov	r15, r24
	  *sendbuffer_level = ch;
    5b40:	f6 01       	movw	r30, r12
    5b42:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5b44:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5b48:	ff ef       	ldi	r31, 0xFF	; 255
    5b4a:	8f 3f       	cpi	r24, 0xFF	; 255
    5b4c:	9f 07       	cpc	r25, r31
    5b4e:	d1 f3       	breq	.-12     	; 0x5b44 <eDIP240_7_Display_get_protocoll_info+0xe8>
	  checksum += ch;                                 // Calculate checksum
    5b50:	08 2f       	mov	r16, r24
	  *timeout = ch;
    5b52:	f5 01       	movw	r30, r10
    5b54:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5b56:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5b5a:	9c 01       	movw	r18, r24
    5b5c:	ff ef       	ldi	r31, 0xFF	; 255
    5b5e:	8f 3f       	cpi	r24, 0xFF	; 255
    5b60:	9f 07       	cpc	r25, r31
    5b62:	c9 f3       	breq	.-14     	; 0x5b56 <eDIP240_7_Display_get_protocoll_info+0xfa>
	if (length == 3)                                  // Abort if length is incorrect
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
	  checksum += ch;                                 // Calculate checksum
    5b64:	1b 5e       	subi	r17, 0xEB	; 235
	  *sendbuffer_size = ch;

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
	  checksum += ch;                                 // Calculate checksum
    5b66:	1f 0d       	add	r17, r15
	  *timeout = ch;

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5b68:	10 0f       	add	r17, r16
    5b6a:	81 2f       	mov	r24, r17
    5b6c:	90 e0       	ldi	r25, 0x00	; 0
    5b6e:	28 17       	cp	r18, r24
    5b70:	39 07       	cpc	r19, r25
    5b72:	11 f4       	brne	.+4      	; 0x5b78 <eDIP240_7_Display_get_protocoll_info+0x11c>
    5b74:	80 e0       	ldi	r24, 0x00	; 0
    5b76:	01 c0       	rjmp	.+2      	; 0x5b7a <eDIP240_7_Display_get_protocoll_info+0x11e>
    5b78:	8f ef       	ldi	r24, 0xFF	; 255
 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    5b7a:	0f 90       	pop	r0
    5b7c:	0f 90       	pop	r0
    5b7e:	0f 90       	pop	r0
    5b80:	0f 90       	pop	r0
    5b82:	cf 91       	pop	r28
    5b84:	df 91       	pop	r29
    5b86:	1f 91       	pop	r17
    5b88:	0f 91       	pop	r16
    5b8a:	ff 90       	pop	r15
    5b8c:	ef 90       	pop	r14
    5b8e:	df 90       	pop	r13
    5b90:	cf 90       	pop	r12
    5b92:	bf 90       	pop	r11
    5b94:	af 90       	pop	r10
    5b96:	08 95       	ret

00005b98 <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    5b98:	0f 93       	push	r16
    5b9a:	1f 93       	push	r17
    5b9c:	df 93       	push	r29
    5b9e:	cf 93       	push	r28
    5ba0:	00 d0       	rcall	.+0      	; 0x5ba2 <eDIP240_7_Display_set_protocol+0xa>
    5ba2:	00 d0       	rcall	.+0      	; 0x5ba4 <eDIP240_7_Display_set_protocol+0xc>
    5ba4:	cd b7       	in	r28, 0x3d	; 61
    5ba6:	de b7       	in	r29, 0x3e	; 62
    5ba8:	18 2f       	mov	r17, r24
    5baa:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5bac:	80 e4       	ldi	r24, 0x40	; 64
    5bae:	92 e4       	ldi	r25, 0x42	; 66
    5bb0:	af e0       	ldi	r26, 0x0F	; 15
    5bb2:	b0 e0       	ldi	r27, 0x00	; 0
    5bb4:	89 83       	std	Y+1, r24	; 0x01
    5bb6:	9a 83       	std	Y+2, r25	; 0x02
    5bb8:	ab 83       	std	Y+3, r26	; 0x03
    5bba:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    5bbc:	60 91 3e 06 	lds	r22, 0x063E
    5bc0:	70 91 3f 06 	lds	r23, 0x063F
    5bc4:	82 e1       	ldi	r24, 0x12	; 18
    5bc6:	90 e0       	ldi	r25, 0x00	; 0
    5bc8:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
 USART0_putchar(sendbuffer_size);
 USART0_putchar(timeout);
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5bcc:	60 91 3e 06 	lds	r22, 0x063E
    5bd0:	70 91 3f 06 	lds	r23, 0x063F
    5bd4:	83 e0       	ldi	r24, 0x03	; 3
    5bd6:	90 e0       	ldi	r25, 0x00	; 0
    5bd8:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5bdc:	60 91 3e 06 	lds	r22, 0x063E
    5be0:	70 91 3f 06 	lds	r23, 0x063F
    5be4:	84 e4       	ldi	r24, 0x44	; 68
    5be6:	90 e0       	ldi	r25, 0x00	; 0
    5be8:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5bec:	60 91 3e 06 	lds	r22, 0x063E
    5bf0:	70 91 3f 06 	lds	r23, 0x063F
    5bf4:	81 2f       	mov	r24, r17
    5bf6:	90 e0       	ldi	r25, 0x00	; 0
    5bf8:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5bfc:	60 91 3e 06 	lds	r22, 0x063E
    5c00:	70 91 3f 06 	lds	r23, 0x063F
    5c04:	80 2f       	mov	r24, r16
    5c06:	90 e0       	ldi	r25, 0x00	; 0
    5c08:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5c0c:	17 5a       	subi	r17, 0xA7	; 167
    5c0e:	60 91 3e 06 	lds	r22, 0x063E
    5c12:	70 91 3f 06 	lds	r23, 0x063F
    5c16:	81 2f       	mov	r24, r17
    5c18:	80 0f       	add	r24, r16
    5c1a:	90 e0       	ldi	r25, 0x00	; 0
    5c1c:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5c20:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
	ack_timeout--;
    5c24:	29 81       	ldd	r18, Y+1	; 0x01
    5c26:	3a 81       	ldd	r19, Y+2	; 0x02
    5c28:	4b 81       	ldd	r20, Y+3	; 0x03
    5c2a:	5c 81       	ldd	r21, Y+4	; 0x04
    5c2c:	21 50       	subi	r18, 0x01	; 1
    5c2e:	30 40       	sbci	r19, 0x00	; 0
    5c30:	40 40       	sbci	r20, 0x00	; 0
    5c32:	50 40       	sbci	r21, 0x00	; 0
    5c34:	29 83       	std	Y+1, r18	; 0x01
    5c36:	3a 83       	std	Y+2, r19	; 0x02
    5c38:	4b 83       	std	Y+3, r20	; 0x03
    5c3a:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5c3c:	86 30       	cpi	r24, 0x06	; 6
    5c3e:	51 f0       	breq	.+20     	; 0x5c54 <eDIP240_7_Display_set_protocol+0xbc>
    5c40:	89 81       	ldd	r24, Y+1	; 0x01
    5c42:	9a 81       	ldd	r25, Y+2	; 0x02
    5c44:	ab 81       	ldd	r26, Y+3	; 0x03
    5c46:	bc 81       	ldd	r27, Y+4	; 0x04
    5c48:	00 97       	sbiw	r24, 0x00	; 0
    5c4a:	a1 05       	cpc	r26, r1
    5c4c:	b1 05       	cpc	r27, r1
    5c4e:	41 f7       	brne	.-48     	; 0x5c20 <eDIP240_7_Display_set_protocol+0x88>
 if (ack != 0x06) return (-1);
    5c50:	8f ef       	ldi	r24, 0xFF	; 255
    5c52:	01 c0       	rjmp	.+2      	; 0x5c56 <eDIP240_7_Display_set_protocol+0xbe>
    5c54:	80 e0       	ldi	r24, 0x00	; 0
 return 0;
}
    5c56:	0f 90       	pop	r0
    5c58:	0f 90       	pop	r0
    5c5a:	0f 90       	pop	r0
    5c5c:	0f 90       	pop	r0
    5c5e:	cf 91       	pop	r28
    5c60:	df 91       	pop	r29
    5c62:	1f 91       	pop	r17
    5c64:	0f 91       	pop	r16
    5c66:	08 95       	ret

00005c68 <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    5c68:	af 92       	push	r10
    5c6a:	bf 92       	push	r11
    5c6c:	cf 92       	push	r12
    5c6e:	df 92       	push	r13
    5c70:	ff 92       	push	r15
    5c72:	0f 93       	push	r16
    5c74:	1f 93       	push	r17
    5c76:	df 93       	push	r29
    5c78:	cf 93       	push	r28
    5c7a:	00 d0       	rcall	.+0      	; 0x5c7c <eDIP240_7_Display_request_buffer_info+0x14>
    5c7c:	00 d0       	rcall	.+0      	; 0x5c7e <eDIP240_7_Display_request_buffer_info+0x16>
    5c7e:	cd b7       	in	r28, 0x3d	; 61
    5c80:	de b7       	in	r29, 0x3e	; 62
    5c82:	6c 01       	movw	r12, r24
    5c84:	5b 01       	movw	r10, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5c86:	80 e4       	ldi	r24, 0x40	; 64
    5c88:	92 e4       	ldi	r25, 0x42	; 66
    5c8a:	af e0       	ldi	r26, 0x0F	; 15
    5c8c:	b0 e0       	ldi	r27, 0x00	; 0
    5c8e:	89 83       	std	Y+1, r24	; 0x01
    5c90:	9a 83       	std	Y+2, r25	; 0x02
    5c92:	ab 83       	std	Y+3, r26	; 0x03
    5c94:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    5c96:	60 91 3e 06 	lds	r22, 0x063E
    5c9a:	70 91 3f 06 	lds	r23, 0x063F
    5c9e:	82 e1       	ldi	r24, 0x12	; 18
    5ca0:	90 e0       	ldi	r25, 0x00	; 0
    5ca2:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
 USART0_putchar(0x01);                 // Send payload size to the display
 USART0_putchar(0x49);                 // Payload
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5ca6:	60 91 3e 06 	lds	r22, 0x063E
    5caa:	70 91 3f 06 	lds	r23, 0x063F
    5cae:	81 e0       	ldi	r24, 0x01	; 1
    5cb0:	90 e0       	ldi	r25, 0x00	; 0
    5cb2:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5cb6:	60 91 3e 06 	lds	r22, 0x063E
    5cba:	70 91 3f 06 	lds	r23, 0x063F
    5cbe:	89 e4       	ldi	r24, 0x49	; 73
    5cc0:	90 e0       	ldi	r25, 0x00	; 0
    5cc2:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5cc6:	60 91 3e 06 	lds	r22, 0x063E
    5cca:	70 91 3f 06 	lds	r23, 0x063F
    5cce:	8c e5       	ldi	r24, 0x5C	; 92
    5cd0:	90 e0       	ldi	r25, 0x00	; 0
    5cd2:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5cd6:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
	ack_timeout--;
    5cda:	29 81       	ldd	r18, Y+1	; 0x01
    5cdc:	3a 81       	ldd	r19, Y+2	; 0x02
    5cde:	4b 81       	ldd	r20, Y+3	; 0x03
    5ce0:	5c 81       	ldd	r21, Y+4	; 0x04
    5ce2:	21 50       	subi	r18, 0x01	; 1
    5ce4:	30 40       	sbci	r19, 0x00	; 0
    5ce6:	40 40       	sbci	r20, 0x00	; 0
    5ce8:	50 40       	sbci	r21, 0x00	; 0
    5cea:	29 83       	std	Y+1, r18	; 0x01
    5cec:	3a 83       	std	Y+2, r19	; 0x02
    5cee:	4b 83       	std	Y+3, r20	; 0x03
    5cf0:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5cf2:	86 30       	cpi	r24, 0x06	; 6
    5cf4:	11 f4       	brne	.+4      	; 0x5cfa <eDIP240_7_Display_request_buffer_info+0x92>
    5cf6:	ff 24       	eor	r15, r15
    5cf8:	0a c0       	rjmp	.+20     	; 0x5d0e <eDIP240_7_Display_request_buffer_info+0xa6>
    5cfa:	89 81       	ldd	r24, Y+1	; 0x01
    5cfc:	9a 81       	ldd	r25, Y+2	; 0x02
    5cfe:	ab 81       	ldd	r26, Y+3	; 0x03
    5d00:	bc 81       	ldd	r27, Y+4	; 0x04
    5d02:	00 97       	sbiw	r24, 0x00	; 0
    5d04:	a1 05       	cpc	r26, r1
    5d06:	b1 05       	cpc	r27, r1
    5d08:	31 f7       	brne	.-52     	; 0x5cd6 <eDIP240_7_Display_request_buffer_info+0x6e>
    5d0a:	ff 24       	eor	r15, r15
    5d0c:	f3 94       	inc	r15
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5d0e:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5d12:	2f ef       	ldi	r18, 0xFF	; 255
    5d14:	8f 3f       	cpi	r24, 0xFF	; 255
    5d16:	92 07       	cpc	r25, r18
    5d18:	d1 f3       	breq	.-12     	; 0x5d0e <eDIP240_7_Display_request_buffer_info+0xa6>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5d1a:	42 97       	sbiw	r24, 0x12	; 18
    5d1c:	61 f5       	brne	.+88     	; 0x5d76 <eDIP240_7_Display_request_buffer_info+0x10e>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5d1e:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5d22:	ef ef       	ldi	r30, 0xFF	; 255
    5d24:	8f 3f       	cpi	r24, 0xFF	; 255
    5d26:	9e 07       	cpc	r25, r30
    5d28:	d1 f3       	breq	.-12     	; 0x5d1e <eDIP240_7_Display_request_buffer_info+0xb6>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    5d2a:	82 30       	cpi	r24, 0x02	; 2
    5d2c:	21 f5       	brne	.+72     	; 0x5d76 <eDIP240_7_Display_request_buffer_info+0x10e>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5d2e:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5d32:	ff ef       	ldi	r31, 0xFF	; 255
    5d34:	8f 3f       	cpi	r24, 0xFF	; 255
    5d36:	9f 07       	cpc	r25, r31
    5d38:	d1 f3       	breq	.-12     	; 0x5d2e <eDIP240_7_Display_request_buffer_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    5d3a:	18 2f       	mov	r17, r24
	  *bytes_ready = ch;
    5d3c:	f6 01       	movw	r30, r12
    5d3e:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5d40:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5d44:	ff ef       	ldi	r31, 0xFF	; 255
    5d46:	8f 3f       	cpi	r24, 0xFF	; 255
    5d48:	9f 07       	cpc	r25, r31
    5d4a:	d1 f3       	breq	.-12     	; 0x5d40 <eDIP240_7_Display_request_buffer_info+0xd8>
	  checksum += ch;                                 // Calculate checksum
    5d4c:	08 2f       	mov	r16, r24
	  *bytes_free = ch;
    5d4e:	f5 01       	movw	r30, r10
    5d50:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5d52:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5d56:	9c 01       	movw	r18, r24
    5d58:	ff ef       	ldi	r31, 0xFF	; 255
    5d5a:	8f 3f       	cpi	r24, 0xFF	; 255
    5d5c:	9f 07       	cpc	r25, r31
    5d5e:	c9 f3       	breq	.-14     	; 0x5d52 <eDIP240_7_Display_request_buffer_info+0xea>
	if (length == 2)                                  // Abort if length is incorrect
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
	  checksum += ch;                                 // Calculate checksum
    5d60:	1c 5e       	subi	r17, 0xEC	; 236
	  *bytes_free = ch;

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5d62:	10 0f       	add	r17, r16
    5d64:	81 2f       	mov	r24, r17
    5d66:	90 e0       	ldi	r25, 0x00	; 0
    5d68:	28 17       	cp	r18, r24
    5d6a:	39 07       	cpc	r19, r25
    5d6c:	21 f4       	brne	.+8      	; 0x5d76 <eDIP240_7_Display_request_buffer_info+0x10e>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5d6e:	ff 20       	and	r15, r15
    5d70:	11 f4       	brne	.+4      	; 0x5d76 <eDIP240_7_Display_request_buffer_info+0x10e>
    5d72:	80 e0       	ldi	r24, 0x00	; 0
    5d74:	01 c0       	rjmp	.+2      	; 0x5d78 <eDIP240_7_Display_request_buffer_info+0x110>
    5d76:	8f ef       	ldi	r24, 0xFF	; 255
 else return -1;             // No success! User has to repeat the packet
}
    5d78:	0f 90       	pop	r0
    5d7a:	0f 90       	pop	r0
    5d7c:	0f 90       	pop	r0
    5d7e:	0f 90       	pop	r0
    5d80:	cf 91       	pop	r28
    5d82:	df 91       	pop	r29
    5d84:	1f 91       	pop	r17
    5d86:	0f 91       	pop	r16
    5d88:	ff 90       	pop	r15
    5d8a:	df 90       	pop	r13
    5d8c:	cf 90       	pop	r12
    5d8e:	bf 90       	pop	r11
    5d90:	af 90       	pop	r10
    5d92:	08 95       	ret

00005d94 <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    5d94:	cf 92       	push	r12
    5d96:	df 92       	push	r13
    5d98:	ef 92       	push	r14
    5d9a:	ff 92       	push	r15
    5d9c:	0f 93       	push	r16
    5d9e:	1f 93       	push	r17
    5da0:	df 93       	push	r29
    5da2:	cf 93       	push	r28
    5da4:	00 d0       	rcall	.+0      	; 0x5da6 <eDIP240_7_Display_get_buffer+0x12>
    5da6:	00 d0       	rcall	.+0      	; 0x5da8 <eDIP240_7_Display_get_buffer+0x14>
    5da8:	cd b7       	in	r28, 0x3d	; 61
    5daa:	de b7       	in	r29, 0x3e	; 62
    5dac:	18 2f       	mov	r17, r24
    5dae:	f9 2e       	mov	r15, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    5db0:	80 ea       	ldi	r24, 0xA0	; 160
    5db2:	96 e8       	ldi	r25, 0x86	; 134
    5db4:	a1 e0       	ldi	r26, 0x01	; 1
    5db6:	b0 e0       	ldi	r27, 0x00	; 0
    5db8:	89 83       	std	Y+1, r24	; 0x01
    5dba:	9a 83       	std	Y+2, r25	; 0x02
    5dbc:	ab 83       	std	Y+3, r26	; 0x03
    5dbe:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    5dc0:	60 91 3e 06 	lds	r22, 0x063E
    5dc4:	70 91 3f 06 	lds	r23, 0x063F
    5dc8:	82 e1       	ldi	r24, 0x12	; 18
    5dca:	90 e0       	ldi	r25, 0x00	; 0
    5dcc:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
 USART0_putchar(0x53);                 // Payload
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5dd0:	60 91 3e 06 	lds	r22, 0x063E
    5dd4:	70 91 3f 06 	lds	r23, 0x063F
    5dd8:	81 e0       	ldi	r24, 0x01	; 1
    5dda:	90 e0       	ldi	r25, 0x00	; 0
    5ddc:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5de0:	60 91 3e 06 	lds	r22, 0x063E
    5de4:	70 91 3f 06 	lds	r23, 0x063F
    5de8:	83 e5       	ldi	r24, 0x53	; 83
    5dea:	90 e0       	ldi	r25, 0x00	; 0
    5dec:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5df0:	60 91 3e 06 	lds	r22, 0x063E
    5df4:	70 91 3f 06 	lds	r23, 0x063F
    5df8:	86 e6       	ldi	r24, 0x66	; 102
    5dfa:	90 e0       	ldi	r25, 0x00	; 0
    5dfc:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5e00:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
	ack_timeout--;
    5e04:	29 81       	ldd	r18, Y+1	; 0x01
    5e06:	3a 81       	ldd	r19, Y+2	; 0x02
    5e08:	4b 81       	ldd	r20, Y+3	; 0x03
    5e0a:	5c 81       	ldd	r21, Y+4	; 0x04
    5e0c:	21 50       	subi	r18, 0x01	; 1
    5e0e:	30 40       	sbci	r19, 0x00	; 0
    5e10:	40 40       	sbci	r20, 0x00	; 0
    5e12:	50 40       	sbci	r21, 0x00	; 0
    5e14:	29 83       	std	Y+1, r18	; 0x01
    5e16:	3a 83       	std	Y+2, r19	; 0x02
    5e18:	4b 83       	std	Y+3, r20	; 0x03
    5e1a:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5e1c:	86 30       	cpi	r24, 0x06	; 6
    5e1e:	11 f4       	brne	.+4      	; 0x5e24 <eDIP240_7_Display_get_buffer+0x90>
    5e20:	cc 24       	eor	r12, r12
    5e22:	0a c0       	rjmp	.+20     	; 0x5e38 <eDIP240_7_Display_get_buffer+0xa4>
    5e24:	89 81       	ldd	r24, Y+1	; 0x01
    5e26:	9a 81       	ldd	r25, Y+2	; 0x02
    5e28:	ab 81       	ldd	r26, Y+3	; 0x03
    5e2a:	bc 81       	ldd	r27, Y+4	; 0x04
    5e2c:	00 97       	sbiw	r24, 0x00	; 0
    5e2e:	a1 05       	cpc	r26, r1
    5e30:	b1 05       	cpc	r27, r1
    5e32:	31 f7       	brne	.-52     	; 0x5e00 <eDIP240_7_Display_get_buffer+0x6c>
    5e34:	cc 24       	eor	r12, r12
    5e36:	c3 94       	inc	r12
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5e38:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5e3c:	2f ef       	ldi	r18, 0xFF	; 255
    5e3e:	8f 3f       	cpi	r24, 0xFF	; 255
    5e40:	92 07       	cpc	r25, r18
    5e42:	d1 f3       	breq	.-12     	; 0x5e38 <eDIP240_7_Display_get_buffer+0xa4>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5e44:	41 97       	sbiw	r24, 0x11	; 17
    5e46:	61 f5       	brne	.+88     	; 0x5ea0 <eDIP240_7_Display_get_buffer+0x10c>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5e48:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5e4c:	ef ef       	ldi	r30, 0xFF	; 255
    5e4e:	8f 3f       	cpi	r24, 0xFF	; 255
    5e50:	9e 07       	cpc	r25, r30
    5e52:	d1 f3       	breq	.-12     	; 0x5e48 <eDIP240_7_Display_get_buffer+0xb4>
	length = ch;
    5e54:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    5e56:	08 2f       	mov	r16, r24
    5e58:	0f 5e       	subi	r16, 0xEF	; 239
    5e5a:	81 2f       	mov	r24, r17
    5e5c:	9f 2d       	mov	r25, r15
    5e5e:	9c 01       	movw	r18, r24
    5e60:	79 01       	movw	r14, r18
    5e62:	10 e0       	ldi	r17, 0x00	; 0
    5e64:	0b c0       	rjmp	.+22     	; 0x5e7c <eDIP240_7_Display_get_buffer+0xe8>
	while (i < length)
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5e66:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5e6a:	ff ef       	ldi	r31, 0xFF	; 255
    5e6c:	8f 3f       	cpi	r24, 0xFF	; 255
    5e6e:	9f 07       	cpc	r25, r31
    5e70:	d1 f3       	breq	.-12     	; 0x5e66 <eDIP240_7_Display_get_buffer+0xd2>
	  data[i] = ch;
    5e72:	f7 01       	movw	r30, r14
    5e74:	81 93       	st	Z+, r24
    5e76:	7f 01       	movw	r14, r30
	  checksum += ch;                                 // Calculate checksum
    5e78:	08 0f       	add	r16, r24
	  i++;
    5e7a:	1f 5f       	subi	r17, 0xFF	; 255
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5e7c:	1d 15       	cp	r17, r13
    5e7e:	98 f3       	brcs	.-26     	; 0x5e66 <eDIP240_7_Display_get_buffer+0xd2>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5e80:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
    5e84:	9c 01       	movw	r18, r24
    5e86:	ff ef       	ldi	r31, 0xFF	; 255
    5e88:	8f 3f       	cpi	r24, 0xFF	; 255
    5e8a:	9f 07       	cpc	r25, r31
    5e8c:	c9 f3       	breq	.-14     	; 0x5e80 <eDIP240_7_Display_get_buffer+0xec>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    5e8e:	80 2f       	mov	r24, r16
    5e90:	90 e0       	ldi	r25, 0x00	; 0
    5e92:	28 17       	cp	r18, r24
    5e94:	39 07       	cpc	r19, r25
    5e96:	21 f4       	brne	.+8      	; 0x5ea0 <eDIP240_7_Display_get_buffer+0x10c>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    5e98:	cc 20       	and	r12, r12
    5e9a:	11 f4       	brne	.+4      	; 0x5ea0 <eDIP240_7_Display_get_buffer+0x10c>
    5e9c:	8d 2d       	mov	r24, r13
    5e9e:	01 c0       	rjmp	.+2      	; 0x5ea2 <eDIP240_7_Display_get_buffer+0x10e>
    5ea0:	8f ef       	ldi	r24, 0xFF	; 255
 else return -1;                   // No success! User has to repeat the packet
}
    5ea2:	0f 90       	pop	r0
    5ea4:	0f 90       	pop	r0
    5ea6:	0f 90       	pop	r0
    5ea8:	0f 90       	pop	r0
    5eaa:	cf 91       	pop	r28
    5eac:	df 91       	pop	r29
    5eae:	1f 91       	pop	r17
    5eb0:	0f 91       	pop	r16
    5eb2:	ff 90       	pop	r15
    5eb4:	ef 90       	pop	r14
    5eb6:	df 90       	pop	r13
    5eb8:	cf 90       	pop	r12
    5eba:	08 95       	ret

00005ebc <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    5ebc:	df 92       	push	r13
    5ebe:	ef 92       	push	r14
    5ec0:	ff 92       	push	r15
    5ec2:	0f 93       	push	r16
    5ec4:	1f 93       	push	r17
    5ec6:	df 93       	push	r29
    5ec8:	cf 93       	push	r28
    5eca:	00 d0       	rcall	.+0      	; 0x5ecc <eDIP240_7_Display_send_packet+0x10>
    5ecc:	00 d0       	rcall	.+0      	; 0x5ece <eDIP240_7_Display_send_packet+0x12>
    5ece:	cd b7       	in	r28, 0x3d	; 61
    5ed0:	de b7       	in	r29, 0x3e	; 62
    5ed2:	18 2f       	mov	r17, r24
    5ed4:	09 2f       	mov	r16, r25
    5ed6:	d6 2e       	mov	r13, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    5ed8:	80 ea       	ldi	r24, 0xA0	; 160
    5eda:	96 e8       	ldi	r25, 0x86	; 134
    5edc:	a1 e0       	ldi	r26, 0x01	; 1
    5ede:	b0 e0       	ldi	r27, 0x00	; 0
    5ee0:	89 83       	std	Y+1, r24	; 0x01
    5ee2:	9a 83       	std	Y+2, r25	; 0x02
    5ee4:	ab 83       	std	Y+3, r26	; 0x03
    5ee6:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    5ee8:	60 91 3e 06 	lds	r22, 0x063E
    5eec:	70 91 3f 06 	lds	r23, 0x063F
    5ef0:	81 e1       	ldi	r24, 0x11	; 17
    5ef2:	90 e0       	ldi	r25, 0x00	; 0
    5ef4:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
    5ef8:	60 91 3e 06 	lds	r22, 0x063E
    5efc:	70 91 3f 06 	lds	r23, 0x063F
    5f00:	8d 2d       	mov	r24, r13
    5f02:	90 e0       	ldi	r25, 0x00	; 0
    5f04:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    5f08:	81 e1       	ldi	r24, 0x11	; 17
    5f0a:	e8 2e       	mov	r14, r24
    5f0c:	ed 0c       	add	r14, r13
    5f0e:	21 2f       	mov	r18, r17
    5f10:	30 2f       	mov	r19, r16
    5f12:	c9 01       	movw	r24, r18
    5f14:	8c 01       	movw	r16, r24
    5f16:	ff 24       	eor	r15, r15
    5f18:	0e c0       	rjmp	.+28     	; 0x5f36 <eDIP240_7_Display_send_packet+0x7a>
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    5f1a:	60 91 3e 06 	lds	r22, 0x063E
    5f1e:	70 91 3f 06 	lds	r23, 0x063F
    5f22:	f8 01       	movw	r30, r16
    5f24:	80 81       	ld	r24, Z
    5f26:	90 e0       	ldi	r25, 0x00	; 0
    5f28:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
    5f2c:	f8 01       	movw	r30, r16
    5f2e:	81 91       	ld	r24, Z+
    5f30:	8f 01       	movw	r16, r30
    5f32:	e8 0e       	add	r14, r24
	i++;
    5f34:	f3 94       	inc	r15
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    5f36:	fd 14       	cp	r15, r13
    5f38:	80 f3       	brcs	.-32     	; 0x5f1a <eDIP240_7_Display_send_packet+0x5e>
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    5f3a:	60 91 3e 06 	lds	r22, 0x063E
    5f3e:	70 91 3f 06 	lds	r23, 0x063F
    5f42:	8e 2d       	mov	r24, r14
    5f44:	90 e0       	ldi	r25, 0x00	; 0
    5f46:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
 }
 USART0_putchar(checksum);   // Send checksum to the display
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5f4a:	0e 94 cc 2b 	call	0x5798	; 0x5798 <USART0_getchar>
	ack_timeout--;
    5f4e:	29 81       	ldd	r18, Y+1	; 0x01
    5f50:	3a 81       	ldd	r19, Y+2	; 0x02
    5f52:	4b 81       	ldd	r20, Y+3	; 0x03
    5f54:	5c 81       	ldd	r21, Y+4	; 0x04
    5f56:	21 50       	subi	r18, 0x01	; 1
    5f58:	30 40       	sbci	r19, 0x00	; 0
    5f5a:	40 40       	sbci	r20, 0x00	; 0
    5f5c:	50 40       	sbci	r21, 0x00	; 0
    5f5e:	29 83       	std	Y+1, r18	; 0x01
    5f60:	3a 83       	std	Y+2, r19	; 0x02
    5f62:	4b 83       	std	Y+3, r20	; 0x03
    5f64:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5f66:	86 30       	cpi	r24, 0x06	; 6
    5f68:	51 f0       	breq	.+20     	; 0x5f7e <eDIP240_7_Display_send_packet+0xc2>
    5f6a:	89 81       	ldd	r24, Y+1	; 0x01
    5f6c:	9a 81       	ldd	r25, Y+2	; 0x02
    5f6e:	ab 81       	ldd	r26, Y+3	; 0x03
    5f70:	bc 81       	ldd	r27, Y+4	; 0x04
    5f72:	00 97       	sbiw	r24, 0x00	; 0
    5f74:	a1 05       	cpc	r26, r1
    5f76:	b1 05       	cpc	r27, r1
    5f78:	41 f7       	brne	.-48     	; 0x5f4a <eDIP240_7_Display_send_packet+0x8e>

 if (ack == 0x06) return 0;  // Success!
    5f7a:	8f ef       	ldi	r24, 0xFF	; 255
    5f7c:	01 c0       	rjmp	.+2      	; 0x5f80 <eDIP240_7_Display_send_packet+0xc4>
    5f7e:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5f80:	0f 90       	pop	r0
    5f82:	0f 90       	pop	r0
    5f84:	0f 90       	pop	r0
    5f86:	0f 90       	pop	r0
    5f88:	cf 91       	pop	r28
    5f8a:	df 91       	pop	r29
    5f8c:	1f 91       	pop	r17
    5f8e:	0f 91       	pop	r16
    5f90:	ff 90       	pop	r15
    5f92:	ef 90       	pop	r14
    5f94:	df 90       	pop	r13
    5f96:	08 95       	ret

00005f98 <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    5f98:	dc 01       	movw	r26, r24
    5f9a:	0d 90       	ld	r0, X+
    5f9c:	00 20       	and	r0, r0
    5f9e:	e9 f7       	brne	.-6      	; 0x5f9a <eDIP240_7_Display_send_string_with_NULL+0x2>
    5fa0:	a8 1b       	sub	r26, r24
    5fa2:	6a 2f       	mov	r22, r26
    5fa4:	0e 94 5e 2f 	call	0x5ebc	; 0x5ebc <eDIP240_7_Display_send_packet>
}
    5fa8:	08 95       	ret

00005faa <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    5faa:	dc 01       	movw	r26, r24
    5fac:	0d 90       	ld	r0, X+
    5fae:	00 20       	and	r0, r0
    5fb0:	e9 f7       	brne	.-6      	; 0x5fac <eDIP240_7_Display_send_string+0x2>
    5fb2:	11 97       	sbiw	r26, 0x01	; 1
    5fb4:	a8 1b       	sub	r26, r24
    5fb6:	b9 0b       	sbc	r27, r25
    5fb8:	6a 2f       	mov	r22, r26
    5fba:	0e 94 5e 2f 	call	0x5ebc	; 0x5ebc <eDIP240_7_Display_send_packet>
}
    5fbe:	08 95       	ret

00005fc0 <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    5fc0:	83 70       	andi	r24, 0x03	; 3
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    5fc2:	88 0f       	add	r24, r24
    5fc4:	23 e0       	ldi	r18, 0x03	; 3
    5fc6:	30 e0       	ldi	r19, 0x00	; 0
    5fc8:	08 2e       	mov	r0, r24
    5fca:	01 c0       	rjmp	.+2      	; 0x5fce <setLedMode+0xe>
    5fcc:	22 0f       	add	r18, r18
    5fce:	0a 94       	dec	r0
    5fd0:	ea f7       	brpl	.-6      	; 0x5fcc <setLedMode+0xc>
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    5fd2:	92 2f       	mov	r25, r18
    5fd4:	90 95       	com	r25
    5fd6:	40 91 00 03 	lds	r20, 0x0300
    5fda:	94 23       	and	r25, r20
    5fdc:	01 c0       	rjmp	.+2      	; 0x5fe0 <setLedMode+0x20>
    5fde:	66 0f       	add	r22, r22
    5fe0:	8a 95       	dec	r24
    5fe2:	ea f7       	brpl	.-6      	; 0x5fde <setLedMode+0x1e>
    5fe4:	26 23       	and	r18, r22
    5fe6:	92 2b       	or	r25, r18
    5fe8:	90 93 00 03 	sts	0x0300, r25
}
    5fec:	08 95       	ret

00005fee <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    5fee:	83 70       	andi	r24, 0x03	; 3
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    5ff0:	88 0f       	add	r24, r24
    5ff2:	23 e0       	ldi	r18, 0x03	; 3
    5ff4:	30 e0       	ldi	r19, 0x00	; 0
    5ff6:	08 2e       	mov	r0, r24
    5ff8:	02 c0       	rjmp	.+4      	; 0x5ffe <getLedMode+0x10>
    5ffa:	22 0f       	add	r18, r18
    5ffc:	33 1f       	adc	r19, r19
    5ffe:	0a 94       	dec	r0
    6000:	e2 f7       	brpl	.-8      	; 0x5ffa <getLedMode+0xc>
    6002:	40 91 00 03 	lds	r20, 0x0300
    6006:	50 e0       	ldi	r21, 0x00	; 0
    6008:	24 23       	and	r18, r20
    600a:	35 23       	and	r19, r21
    600c:	02 c0       	rjmp	.+4      	; 0x6012 <getLedMode+0x24>
    600e:	35 95       	asr	r19
    6010:	27 95       	ror	r18
    6012:	8a 95       	dec	r24
    6014:	e2 f7       	brpl	.-8      	; 0x600e <getLedMode+0x20>
}
    6016:	82 2f       	mov	r24, r18
    6018:	08 95       	ret

0000601a <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    601a:	90 e0       	ldi	r25, 0x00	; 0
    601c:	a0 e0       	ldi	r26, 0x00	; 0
    601e:	b0 e0       	ldi	r27, 0x00	; 0
    6020:	bc 01       	movw	r22, r24
    6022:	cd 01       	movw	r24, r26
    6024:	0e 94 e2 3e 	call	0x7dc4	; 0x7dc4 <__floatunsisf>
    6028:	20 91 e8 01 	lds	r18, 0x01E8
    602c:	30 91 e9 01 	lds	r19, 0x01E9
    6030:	40 91 ea 01 	lds	r20, 0x01EA
    6034:	50 91 eb 01 	lds	r21, 0x01EB
    6038:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <__mulsf3>
    603c:	20 e0       	ldi	r18, 0x00	; 0
    603e:	30 e0       	ldi	r19, 0x00	; 0
    6040:	40 e8       	ldi	r20, 0x80	; 128
    6042:	5b e3       	ldi	r21, 0x3B	; 59
    6044:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <__mulsf3>
    6048:	08 95       	ret

0000604a <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    604a:	20 e0       	ldi	r18, 0x00	; 0
    604c:	30 e0       	ldi	r19, 0x00	; 0
    604e:	40 e8       	ldi	r20, 0x80	; 128
    6050:	53 e4       	ldi	r21, 0x43	; 67
    6052:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <__mulsf3>
    6056:	20 91 e8 01 	lds	r18, 0x01E8
    605a:	30 91 e9 01 	lds	r19, 0x01E9
    605e:	40 91 ea 01 	lds	r20, 0x01EA
    6062:	50 91 eb 01 	lds	r21, 0x01EB
    6066:	0e 94 4e 3e 	call	0x7c9c	; 0x7c9c <__divsf3>
    606a:	0e 94 b6 3e 	call	0x7d6c	; 0x7d6c <__fixunssfsi>
    606e:	dc 01       	movw	r26, r24
    6070:	cb 01       	movw	r24, r22
    6072:	08 95       	ret

00006074 <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6074:	68 23       	and	r22, r24
    6076:	84 2f       	mov	r24, r20
    6078:	86 2b       	or	r24, r22
    607a:	08 95       	ret

0000607c <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    607c:	ef 92       	push	r14
    607e:	ff 92       	push	r15
    6080:	0f 93       	push	r16
    6082:	1f 93       	push	r17
    6084:	7b 01       	movw	r14, r22
    6086:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    6088:	20 e0       	ldi	r18, 0x00	; 0
    608a:	38 e6       	ldi	r19, 0x68	; 104
    608c:	47 e1       	ldi	r20, 0x17	; 23
    608e:	57 e4       	ldi	r21, 0x47	; 71
    6090:	0e 94 70 3f 	call	0x7ee0	; 0x7ee0 <__gesf2>
    6094:	18 16       	cp	r1, r24
    6096:	14 f4       	brge	.+4      	; 0x609c <prescalerSec2Hex+0x20>
    6098:	8f ef       	ldi	r24, 0xFF	; 255
    609a:	1d c0       	rjmp	.+58     	; 0x60d6 <prescalerSec2Hex+0x5a>
		return( 0xFF );
	else if (t >= 1./152.0)
    609c:	c8 01       	movw	r24, r16
    609e:	b7 01       	movw	r22, r14
    60a0:	26 e3       	ldi	r18, 0x36	; 54
    60a2:	34 e9       	ldi	r19, 0x94	; 148
    60a4:	47 ed       	ldi	r20, 0xD7	; 215
    60a6:	5b e3       	ldi	r21, 0x3B	; 59
    60a8:	0e 94 70 3f 	call	0x7ee0	; 0x7ee0 <__gesf2>
    60ac:	87 ff       	sbrs	r24, 7
    60ae:	02 c0       	rjmp	.+4      	; 0x60b4 <prescalerSec2Hex+0x38>
    60b0:	80 e0       	ldi	r24, 0x00	; 0
    60b2:	11 c0       	rjmp	.+34     	; 0x60d6 <prescalerSec2Hex+0x5a>
		return( (uint8_t) (t * 152 - 1) );
    60b4:	c8 01       	movw	r24, r16
    60b6:	b7 01       	movw	r22, r14
    60b8:	20 e0       	ldi	r18, 0x00	; 0
    60ba:	30 e0       	ldi	r19, 0x00	; 0
    60bc:	48 e1       	ldi	r20, 0x18	; 24
    60be:	53 e4       	ldi	r21, 0x43	; 67
    60c0:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <__mulsf3>
    60c4:	20 e0       	ldi	r18, 0x00	; 0
    60c6:	30 e0       	ldi	r19, 0x00	; 0
    60c8:	40 e8       	ldi	r20, 0x80	; 128
    60ca:	5f e3       	ldi	r21, 0x3F	; 63
    60cc:	0e 94 e9 3d 	call	0x7bd2	; 0x7bd2 <__subsf3>
    60d0:	0e 94 b6 3e 	call	0x7d6c	; 0x7d6c <__fixunssfsi>
    60d4:	86 2f       	mov	r24, r22
	else
		return( 0x00 );
}
    60d6:	1f 91       	pop	r17
    60d8:	0f 91       	pop	r16
    60da:	ff 90       	pop	r15
    60dc:	ef 90       	pop	r14
    60de:	08 95       	ret

000060e0 <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    60e0:	ef 92       	push	r14
    60e2:	ff 92       	push	r15
    60e4:	0f 93       	push	r16
    60e6:	1f 93       	push	r17
    60e8:	7b 01       	movw	r14, r22
    60ea:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    60ec:	20 e0       	ldi	r18, 0x00	; 0
    60ee:	30 e0       	ldi	r19, 0x00	; 0
    60f0:	40 e8       	ldi	r20, 0x80	; 128
    60f2:	5f e3       	ldi	r21, 0x3F	; 63
    60f4:	0e 94 70 3f 	call	0x7ee0	; 0x7ee0 <__gesf2>
    60f8:	88 23       	and	r24, r24
    60fa:	14 f0       	brlt	.+4      	; 0x6100 <pwmFrac2Hex+0x20>
    60fc:	8f ef       	ldi	r24, 0xFF	; 255
    60fe:	17 c0       	rjmp	.+46     	; 0x612e <pwmFrac2Hex+0x4e>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    6100:	c8 01       	movw	r24, r16
    6102:	b7 01       	movw	r22, r14
    6104:	20 e0       	ldi	r18, 0x00	; 0
    6106:	30 e0       	ldi	r19, 0x00	; 0
    6108:	40 e8       	ldi	r20, 0x80	; 128
    610a:	5b e3       	ldi	r21, 0x3B	; 59
    610c:	0e 94 70 3f 	call	0x7ee0	; 0x7ee0 <__gesf2>
    6110:	87 ff       	sbrs	r24, 7
    6112:	02 c0       	rjmp	.+4      	; 0x6118 <pwmFrac2Hex+0x38>
    6114:	80 e0       	ldi	r24, 0x00	; 0
    6116:	0b c0       	rjmp	.+22     	; 0x612e <pwmFrac2Hex+0x4e>
		return( (uint8_t) (fraction * 256) );
    6118:	c8 01       	movw	r24, r16
    611a:	b7 01       	movw	r22, r14
    611c:	20 e0       	ldi	r18, 0x00	; 0
    611e:	30 e0       	ldi	r19, 0x00	; 0
    6120:	40 e8       	ldi	r20, 0x80	; 128
    6122:	53 e4       	ldi	r21, 0x43	; 67
    6124:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <__mulsf3>
    6128:	0e 94 b6 3e 	call	0x7d6c	; 0x7d6c <__fixunssfsi>
    612c:	86 2f       	mov	r24, r22
	else
		return( 0x00 );
}
    612e:	1f 91       	pop	r17
    6130:	0f 91       	pop	r16
    6132:	ff 90       	pop	r15
    6134:	ef 90       	pop	r14
    6136:	08 95       	ret

00006138 <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    6138:	80 91 f6 02 	lds	r24, 0x02F6
    613c:	08 95       	ret

0000613e <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    613e:	ef 92       	push	r14
    6140:	ff 92       	push	r15
    6142:	0f 93       	push	r16
    6144:	1f 93       	push	r17
    6146:	79 01       	movw	r14, r18
    6148:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    614a:	0e 94 3e 30 	call	0x607c	; 0x607c <prescalerSec2Hex>
    614e:	80 93 01 03 	sts	0x0301, r24


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    6152:	c8 01       	movw	r24, r16
    6154:	b7 01       	movw	r22, r14
    6156:	20 e0       	ldi	r18, 0x00	; 0
    6158:	30 e0       	ldi	r19, 0x00	; 0
    615a:	40 e8       	ldi	r20, 0x80	; 128
    615c:	5f e3       	ldi	r21, 0x3F	; 63
    615e:	0e 94 70 3f 	call	0x7ee0	; 0x7ee0 <__gesf2>
    6162:	88 23       	and	r24, r24
    6164:	14 f0       	brlt	.+4      	; 0x616a <TUM_LKN_Sensorboard_setControl0+0x2c>
    6166:	6f ef       	ldi	r22, 0xFF	; 255
    6168:	16 c0       	rjmp	.+44     	; 0x6196 <TUM_LKN_Sensorboard_setControl0+0x58>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    616a:	c8 01       	movw	r24, r16
    616c:	b7 01       	movw	r22, r14
    616e:	20 e0       	ldi	r18, 0x00	; 0
    6170:	30 e0       	ldi	r19, 0x00	; 0
    6172:	40 e8       	ldi	r20, 0x80	; 128
    6174:	5b e3       	ldi	r21, 0x3B	; 59
    6176:	0e 94 70 3f 	call	0x7ee0	; 0x7ee0 <__gesf2>
    617a:	87 ff       	sbrs	r24, 7
    617c:	02 c0       	rjmp	.+4      	; 0x6182 <TUM_LKN_Sensorboard_setControl0+0x44>
    617e:	60 e0       	ldi	r22, 0x00	; 0
    6180:	0a c0       	rjmp	.+20     	; 0x6196 <TUM_LKN_Sensorboard_setControl0+0x58>
		return( (uint8_t) (fraction * 256) );
    6182:	c8 01       	movw	r24, r16
    6184:	b7 01       	movw	r22, r14
    6186:	20 e0       	ldi	r18, 0x00	; 0
    6188:	30 e0       	ldi	r19, 0x00	; 0
    618a:	40 e8       	ldi	r20, 0x80	; 128
    618c:	53 e4       	ldi	r21, 0x43	; 67
    618e:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <__mulsf3>
    6192:	0e 94 b6 3e 	call	0x7d6c	; 0x7d6c <__fixunssfsi>
// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    6196:	60 93 ec 01 	sts	0x01EC, r22
}
    619a:	1f 91       	pop	r17
    619c:	0f 91       	pop	r16
    619e:	ff 90       	pop	r15
    61a0:	ef 90       	pop	r14
    61a2:	08 95       	ret

000061a4 <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    61a4:	ef 92       	push	r14
    61a6:	ff 92       	push	r15
    61a8:	0f 93       	push	r16
    61aa:	1f 93       	push	r17
    61ac:	79 01       	movw	r14, r18
    61ae:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    61b0:	0e 94 3e 30 	call	0x607c	; 0x607c <prescalerSec2Hex>
    61b4:	80 93 02 03 	sts	0x0302, r24


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    61b8:	c8 01       	movw	r24, r16
    61ba:	b7 01       	movw	r22, r14
    61bc:	20 e0       	ldi	r18, 0x00	; 0
    61be:	30 e0       	ldi	r19, 0x00	; 0
    61c0:	40 e8       	ldi	r20, 0x80	; 128
    61c2:	5f e3       	ldi	r21, 0x3F	; 63
    61c4:	0e 94 70 3f 	call	0x7ee0	; 0x7ee0 <__gesf2>
    61c8:	88 23       	and	r24, r24
    61ca:	14 f0       	brlt	.+4      	; 0x61d0 <TUM_LKN_Sensorboard_setControl1+0x2c>
    61cc:	6f ef       	ldi	r22, 0xFF	; 255
    61ce:	16 c0       	rjmp	.+44     	; 0x61fc <TUM_LKN_Sensorboard_setControl1+0x58>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    61d0:	c8 01       	movw	r24, r16
    61d2:	b7 01       	movw	r22, r14
    61d4:	20 e0       	ldi	r18, 0x00	; 0
    61d6:	30 e0       	ldi	r19, 0x00	; 0
    61d8:	40 e8       	ldi	r20, 0x80	; 128
    61da:	5b e3       	ldi	r21, 0x3B	; 59
    61dc:	0e 94 70 3f 	call	0x7ee0	; 0x7ee0 <__gesf2>
    61e0:	87 ff       	sbrs	r24, 7
    61e2:	02 c0       	rjmp	.+4      	; 0x61e8 <TUM_LKN_Sensorboard_setControl1+0x44>
    61e4:	60 e0       	ldi	r22, 0x00	; 0
    61e6:	0a c0       	rjmp	.+20     	; 0x61fc <TUM_LKN_Sensorboard_setControl1+0x58>
		return( (uint8_t) (fraction * 256) );
    61e8:	c8 01       	movw	r24, r16
    61ea:	b7 01       	movw	r22, r14
    61ec:	20 e0       	ldi	r18, 0x00	; 0
    61ee:	30 e0       	ldi	r19, 0x00	; 0
    61f0:	40 e8       	ldi	r20, 0x80	; 128
    61f2:	53 e4       	ldi	r21, 0x43	; 67
    61f4:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <__mulsf3>
    61f8:	0e 94 b6 3e 	call	0x7d6c	; 0x7d6c <__fixunssfsi>


void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    61fc:	60 93 ed 01 	sts	0x01ED, r22
}
    6200:	1f 91       	pop	r17
    6202:	0f 91       	pop	r16
    6204:	ff 90       	pop	r15
    6206:	ef 90       	pop	r14
    6208:	08 95       	ret

0000620a <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
    620a:	ef 92       	push	r14
    620c:	ff 92       	push	r15
    620e:	0f 93       	push	r16
    6210:	1f 93       	push	r17
    6212:	7b 01       	movw	r14, r22
    6214:	8c 01       	movw	r16, r24
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    6216:	10 92 01 03 	sts	0x0301, r1


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    621a:	20 e0       	ldi	r18, 0x00	; 0
    621c:	30 e0       	ldi	r19, 0x00	; 0
    621e:	40 e8       	ldi	r20, 0x80	; 128
    6220:	5f e3       	ldi	r21, 0x3F	; 63
    6222:	0e 94 70 3f 	call	0x7ee0	; 0x7ee0 <__gesf2>
    6226:	88 23       	and	r24, r24
    6228:	14 f0       	brlt	.+4      	; 0x622e <TUM_LKN_Sensorboard_setBrightness0+0x24>
    622a:	6f ef       	ldi	r22, 0xFF	; 255
    622c:	16 c0       	rjmp	.+44     	; 0x625a <TUM_LKN_Sensorboard_setBrightness0+0x50>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    622e:	c8 01       	movw	r24, r16
    6230:	b7 01       	movw	r22, r14
    6232:	20 e0       	ldi	r18, 0x00	; 0
    6234:	30 e0       	ldi	r19, 0x00	; 0
    6236:	40 e8       	ldi	r20, 0x80	; 128
    6238:	5b e3       	ldi	r21, 0x3B	; 59
    623a:	0e 94 70 3f 	call	0x7ee0	; 0x7ee0 <__gesf2>
    623e:	87 ff       	sbrs	r24, 7
    6240:	02 c0       	rjmp	.+4      	; 0x6246 <TUM_LKN_Sensorboard_setBrightness0+0x3c>
    6242:	60 e0       	ldi	r22, 0x00	; 0
    6244:	0a c0       	rjmp	.+20     	; 0x625a <TUM_LKN_Sensorboard_setBrightness0+0x50>
		return( (uint8_t) (fraction * 256) );
    6246:	c8 01       	movw	r24, r16
    6248:	b7 01       	movw	r22, r14
    624a:	20 e0       	ldi	r18, 0x00	; 0
    624c:	30 e0       	ldi	r19, 0x00	; 0
    624e:	40 e8       	ldi	r20, 0x80	; 128
    6250:	53 e4       	ldi	r21, 0x43	; 67
    6252:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <__mulsf3>
    6256:	0e 94 b6 3e 	call	0x7d6c	; 0x7d6c <__fixunssfsi>


void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    625a:	60 93 ec 01 	sts	0x01EC, r22
}
    625e:	1f 91       	pop	r17
    6260:	0f 91       	pop	r16
    6262:	ff 90       	pop	r15
    6264:	ef 90       	pop	r14
    6266:	08 95       	ret

00006268 <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
    6268:	ef 92       	push	r14
    626a:	ff 92       	push	r15
    626c:	0f 93       	push	r16
    626e:	1f 93       	push	r17
    6270:	7b 01       	movw	r14, r22
    6272:	8c 01       	movw	r16, r24
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    6274:	10 92 02 03 	sts	0x0302, r1


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    6278:	20 e0       	ldi	r18, 0x00	; 0
    627a:	30 e0       	ldi	r19, 0x00	; 0
    627c:	40 e8       	ldi	r20, 0x80	; 128
    627e:	5f e3       	ldi	r21, 0x3F	; 63
    6280:	0e 94 70 3f 	call	0x7ee0	; 0x7ee0 <__gesf2>
    6284:	88 23       	and	r24, r24
    6286:	14 f0       	brlt	.+4      	; 0x628c <TUM_LKN_Sensorboard_setBrightness1+0x24>
    6288:	6f ef       	ldi	r22, 0xFF	; 255
    628a:	16 c0       	rjmp	.+44     	; 0x62b8 <TUM_LKN_Sensorboard_setBrightness1+0x50>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    628c:	c8 01       	movw	r24, r16
    628e:	b7 01       	movw	r22, r14
    6290:	20 e0       	ldi	r18, 0x00	; 0
    6292:	30 e0       	ldi	r19, 0x00	; 0
    6294:	40 e8       	ldi	r20, 0x80	; 128
    6296:	5b e3       	ldi	r21, 0x3B	; 59
    6298:	0e 94 70 3f 	call	0x7ee0	; 0x7ee0 <__gesf2>
    629c:	87 ff       	sbrs	r24, 7
    629e:	02 c0       	rjmp	.+4      	; 0x62a4 <TUM_LKN_Sensorboard_setBrightness1+0x3c>
    62a0:	60 e0       	ldi	r22, 0x00	; 0
    62a2:	0a c0       	rjmp	.+20     	; 0x62b8 <TUM_LKN_Sensorboard_setBrightness1+0x50>
		return( (uint8_t) (fraction * 256) );
    62a4:	c8 01       	movw	r24, r16
    62a6:	b7 01       	movw	r22, r14
    62a8:	20 e0       	ldi	r18, 0x00	; 0
    62aa:	30 e0       	ldi	r19, 0x00	; 0
    62ac:	40 e8       	ldi	r20, 0x80	; 128
    62ae:	53 e4       	ldi	r21, 0x43	; 67
    62b0:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <__mulsf3>
    62b4:	0e 94 b6 3e 	call	0x7d6c	; 0x7d6c <__fixunssfsi>


void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    62b8:	60 93 ed 01 	sts	0x01ED, r22
}
    62bc:	1f 91       	pop	r17
    62be:	0f 91       	pop	r16
    62c0:	ff 90       	pop	r15
    62c2:	ef 90       	pop	r14
    62c4:	08 95       	ret

000062c6 <TWI_write>:
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }



void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
    62c6:	98 2f       	mov	r25, r24
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    62c8:	82 b3       	in	r24, 0x12	; 18
    62ca:	83 60       	ori	r24, 0x03	; 3
    62cc:	82 bb       	out	0x12, r24	; 18

	TWSR = 0;                             // set prescaler == 0
    62ce:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    62d2:	8e e3       	ldi	r24, 0x3E	; 62
    62d4:	80 93 70 00 	sts	0x0070, r24
	TWAR = 0;
    62d8:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    62dc:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    62e0:	84 ea       	ldi	r24, 0xA4	; 164
    62e2:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));
    62e6:	80 91 74 00 	lds	r24, 0x0074
    62ea:	87 ff       	sbrs	r24, 7
    62ec:	fc cf       	rjmp	.-8      	; 0x62e6 <TWI_write+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    62ee:	90 93 73 00 	sts	0x0073, r25
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    62f2:	84 e8       	ldi	r24, 0x84	; 132
    62f4:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    62f8:	80 91 74 00 	lds	r24, 0x0074
    62fc:	87 ff       	sbrs	r24, 7
    62fe:	fc cf       	rjmp	.-8      	; 0x62f8 <TWI_write+0x32>
    6300:	fa 01       	movw	r30, r20
    6302:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    6304:	24 e8       	ldi	r18, 0x84	; 132
    6306:	0b c0       	rjmp	.+22     	; 0x631e <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    6308:	80 81       	ld	r24, Z
    630a:	80 93 73 00 	sts	0x0073, r24
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    630e:	20 93 74 00 	sts	0x0074, r18
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    6312:	80 91 74 00 	lds	r24, 0x0074
    6316:	87 ff       	sbrs	r24, 7
    6318:	fc cf       	rjmp	.-8      	; 0x6312 <TWI_write+0x4c>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    631a:	9f 5f       	subi	r25, 0xFF	; 255
    631c:	31 96       	adiw	r30, 0x01	; 1
    631e:	96 17       	cp	r25, r22
    6320:	98 f3       	brcs	.-26     	; 0x6308 <TWI_write+0x42>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    6322:	84 e9       	ldi	r24, 0x94	; 148
    6324:	80 93 74 00 	sts	0x0074, r24
}
    6328:	08 95       	ret

0000632a <TWI_read>:



void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
    632a:	98 2f       	mov	r25, r24
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c

	PORTD |= 0x03;		//enable Portpin pullups
    632c:	82 b3       	in	r24, 0x12	; 18
    632e:	83 60       	ori	r24, 0x03	; 3
    6330:	82 bb       	out	0x12, r24	; 18

	TWSR = 0;                             				// set prescaler == 0
    6332:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    6336:	8e e3       	ldi	r24, 0x3E	; 62
    6338:	80 93 70 00 	sts	0x0070, r24
	TWAR = 0;
    633c:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    6340:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    6344:	84 ea       	ldi	r24, 0xA4	; 164
    6346:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));
    634a:	80 91 74 00 	lds	r24, 0x0074
    634e:	87 ff       	sbrs	r24, 7
    6350:	fc cf       	rjmp	.-8      	; 0x634a <TWI_read+0x20>

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    6352:	91 60       	ori	r25, 0x01	; 1
	TWCR = 0;

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
	while (!(TWCR & (1<<TWINT)));
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    6354:	90 93 73 00 	sts	0x0073, r25
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    6358:	84 e8       	ldi	r24, 0x84	; 132
    635a:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    635e:	80 91 74 00 	lds	r24, 0x0074
    6362:	87 ff       	sbrs	r24, 7
    6364:	fc cf       	rjmp	.-8      	; 0x635e <TWI_read+0x34>
    6366:	fa 01       	movw	r30, r20
    6368:	40 e0       	ldi	r20, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    636a:	26 2f       	mov	r18, r22
    636c:	30 e0       	ldi	r19, 0x00	; 0
    636e:	21 50       	subi	r18, 0x01	; 1
    6370:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    6372:	74 e8       	ldi	r23, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    6374:	54 ec       	ldi	r21, 0xC4	; 196
    6376:	12 c0       	rjmp	.+36     	; 0x639c <TWI_read+0x72>
    6378:	84 2f       	mov	r24, r20
    637a:	90 e0       	ldi	r25, 0x00	; 0
    637c:	82 17       	cp	r24, r18
    637e:	93 07       	cpc	r25, r19
    6380:	1c f4       	brge	.+6      	; 0x6388 <TWI_read+0x5e>
    6382:	50 93 74 00 	sts	0x0074, r21
    6386:	02 c0       	rjmp	.+4      	; 0x638c <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    6388:	70 93 74 00 	sts	0x0074, r23
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    638c:	80 91 74 00 	lds	r24, 0x0074
    6390:	87 ff       	sbrs	r24, 7
    6392:	fc cf       	rjmp	.-8      	; 0x638c <TWI_read+0x62>
		payload[datapointer] = TWDR;
    6394:	80 91 73 00 	lds	r24, 0x0073
    6398:	81 93       	st	Z+, r24
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    639a:	4f 5f       	subi	r20, 0xFF	; 255
    639c:	46 17       	cp	r20, r22
    639e:	60 f3       	brcs	.-40     	; 0x6378 <TWI_read+0x4e>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    63a0:	84 e9       	ldi	r24, 0x94	; 148
    63a2:	80 93 74 00 	sts	0x0074, r24
}
    63a6:	08 95       	ret

000063a8 <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    63a8:	80 91 38 06 	lds	r24, 0x0638
    63ac:	88 23       	and	r24, r24
    63ae:	49 f4       	brne	.+18     	; 0x63c2 <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    63b0:	80 91 3a 06 	lds	r24, 0x063A
    63b4:	60 91 37 06 	lds	r22, 0x0637
    63b8:	47 ef       	ldi	r20, 0xF7	; 247
    63ba:	52 e0       	ldi	r21, 0x02	; 2
    63bc:	0e 94 63 31 	call	0x62c6	; 0x62c6 <TWI_write>
    63c0:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    63c2:	80 91 3a 06 	lds	r24, 0x063A
    63c6:	60 91 37 06 	lds	r22, 0x0637
    63ca:	47 ef       	ldi	r20, 0xF7	; 247
    63cc:	52 e0       	ldi	r21, 0x02	; 2
    63ce:	0e 94 95 31 	call	0x632a	; 0x632a <TWI_read>
    63d2:	08 95       	ret

000063d4 <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    63d4:	86 e0       	ldi	r24, 0x06	; 6
    63d6:	80 93 37 06 	sts	0x0637, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    63da:	81 e1       	ldi	r24, 0x11	; 17
    63dc:	80 93 f7 02 	sts	0x02F7, r24
	i2cData[1] = m_prescaler[ 0 ];
    63e0:	80 91 01 03 	lds	r24, 0x0301
    63e4:	80 93 f8 02 	sts	0x02F8, r24
	i2cData[2] = m_pwm[ 0 ];
    63e8:	80 91 ec 01 	lds	r24, 0x01EC
    63ec:	80 93 f9 02 	sts	0x02F9, r24
	i2cData[3] = m_prescaler[ 1 ];
    63f0:	80 91 02 03 	lds	r24, 0x0302
    63f4:	80 93 fa 02 	sts	0x02FA, r24
	i2cData[4] = m_pwm[ 1 ];
    63f8:	80 91 ed 01 	lds	r24, 0x01ED
    63fc:	80 93 fb 02 	sts	0x02FB, r24
	i2cData[5] = m_ledstate;
    6400:	80 91 00 03 	lds	r24, 0x0300
    6404:	80 93 fc 02 	sts	0x02FC, r24
	i2cDataDirection = i2cWrite;
    6408:	10 92 38 06 	sts	0x0638, r1
	i2cDestination = PCA9533;
    640c:	86 ec       	ldi	r24, 0xC6	; 198
    640e:	90 e0       	ldi	r25, 0x00	; 0
    6410:	90 93 3b 06 	sts	0x063B, r25
    6414:	80 93 3a 06 	sts	0x063A, r24

	i2cAction();
    6418:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <i2cAction>
}
    641c:	08 95       	ret

0000641e <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    641e:	68 2f       	mov	r22, r24
    6420:	61 70       	andi	r22, 0x01	; 1
    6422:	62 60       	ori	r22, 0x02	; 2
    6424:	82 e0       	ldi	r24, 0x02	; 2
    6426:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    642a:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    642e:	08 95       	ret

00006430 <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    6430:	80 91 00 03 	lds	r24, 0x0300
    6434:	90 e0       	ldi	r25, 0x00	; 0
    6436:	80 73       	andi	r24, 0x30	; 48
    6438:	90 70       	andi	r25, 0x00	; 0
    643a:	24 e0       	ldi	r18, 0x04	; 4
    643c:	95 95       	asr	r25
    643e:	87 95       	ror	r24
    6440:	2a 95       	dec	r18
    6442:	e1 f7       	brne	.-8      	; 0x643c <TUM_LKN_Sensorboard_greenToggle+0xc>
    6444:	61 e0       	ldi	r22, 0x01	; 1
    6446:	68 27       	eor	r22, r24
    6448:	82 e0       	ldi	r24, 0x02	; 2
    644a:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    644e:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    6452:	08 95       	ret

00006454 <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    6454:	82 e0       	ldi	r24, 0x02	; 2
    6456:	60 e0       	ldi	r22, 0x00	; 0
    6458:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    645c:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    6460:	08 95       	ret

00006462 <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    6462:	82 e0       	ldi	r24, 0x02	; 2
    6464:	61 e0       	ldi	r22, 0x01	; 1
    6466:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    646a:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    646e:	08 95       	ret

00006470 <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    6470:	68 2f       	mov	r22, r24
    6472:	61 70       	andi	r22, 0x01	; 1
    6474:	62 60       	ori	r22, 0x02	; 2
    6476:	81 e0       	ldi	r24, 0x01	; 1
    6478:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    647c:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    6480:	08 95       	ret

00006482 <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    6482:	80 91 00 03 	lds	r24, 0x0300
    6486:	90 e0       	ldi	r25, 0x00	; 0
    6488:	8c 70       	andi	r24, 0x0C	; 12
    648a:	90 70       	andi	r25, 0x00	; 0
    648c:	95 95       	asr	r25
    648e:	87 95       	ror	r24
    6490:	95 95       	asr	r25
    6492:	87 95       	ror	r24
    6494:	61 e0       	ldi	r22, 0x01	; 1
    6496:	68 27       	eor	r22, r24
    6498:	81 e0       	ldi	r24, 0x01	; 1
    649a:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    649e:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    64a2:	08 95       	ret

000064a4 <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    64a4:	81 e0       	ldi	r24, 0x01	; 1
    64a6:	60 e0       	ldi	r22, 0x00	; 0
    64a8:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    64ac:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    64b0:	08 95       	ret

000064b2 <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    64b2:	81 e0       	ldi	r24, 0x01	; 1
    64b4:	61 e0       	ldi	r22, 0x01	; 1
    64b6:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    64ba:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    64be:	08 95       	ret

000064c0 <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    64c0:	68 2f       	mov	r22, r24
    64c2:	61 70       	andi	r22, 0x01	; 1
    64c4:	62 60       	ori	r22, 0x02	; 2
    64c6:	80 e0       	ldi	r24, 0x00	; 0
    64c8:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    64cc:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    64d0:	08 95       	ret

000064d2 <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    64d2:	60 91 00 03 	lds	r22, 0x0300
    64d6:	63 70       	andi	r22, 0x03	; 3
    64d8:	81 e0       	ldi	r24, 0x01	; 1
    64da:	68 27       	eor	r22, r24
    64dc:	80 e0       	ldi	r24, 0x00	; 0
    64de:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    64e2:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    64e6:	08 95       	ret

000064e8 <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    64e8:	80 e0       	ldi	r24, 0x00	; 0
    64ea:	60 e0       	ldi	r22, 0x00	; 0
    64ec:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    64f0:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    64f4:	08 95       	ret

000064f6 <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    64f6:	80 e0       	ldi	r24, 0x00	; 0
    64f8:	61 e0       	ldi	r22, 0x01	; 1
    64fa:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    64fe:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    6502:	08 95       	ret

00006504 <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    6504:	68 2f       	mov	r22, r24
    6506:	61 70       	andi	r22, 0x01	; 1
    6508:	62 60       	ori	r22, 0x02	; 2
    650a:	83 e0       	ldi	r24, 0x03	; 3
    650c:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    6510:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    6514:	08 95       	ret

00006516 <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    6516:	60 91 00 03 	lds	r22, 0x0300
    651a:	62 95       	swap	r22
    651c:	66 95       	lsr	r22
    651e:	66 95       	lsr	r22
    6520:	63 70       	andi	r22, 0x03	; 3
    6522:	81 e0       	ldi	r24, 0x01	; 1
    6524:	68 27       	eor	r22, r24
    6526:	83 e0       	ldi	r24, 0x03	; 3
    6528:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    652c:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    6530:	08 95       	ret

00006532 <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    6532:	83 e0       	ldi	r24, 0x03	; 3
    6534:	60 e0       	ldi	r22, 0x00	; 0
    6536:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    653a:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    653e:	08 95       	ret

00006540 <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    6540:	83 e0       	ldi	r24, 0x03	; 3
    6542:	61 e0       	ldi	r22, 0x01	; 1
    6544:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <setLedMode>
    6548:	0e 94 ea 31 	call	0x63d4	; 0x63d4 <setLeds>
    654c:	08 95       	ret

0000654e <readADC>:
}



void readADC( uint8_t channel )
{
    654e:	ff 92       	push	r15
    6550:	0f 93       	push	r16
    6552:	1f 93       	push	r17
	//set the correct channel first
	channel &= 0x03;
    6554:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    6556:	80 93 39 06 	sts	0x0639, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    655a:	10 92 38 06 	sts	0x0638, r1
	i2cDataLen = 1;
    655e:	ff 24       	eor	r15, r15
    6560:	f3 94       	inc	r15
    6562:	f0 92 37 06 	sts	0x0637, r15
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    6566:	80 64       	ori	r24, 0x40	; 64
    6568:	80 93 f7 02 	sts	0x02F7, r24
	i2cDestination = PCF8591;
    656c:	00 e9       	ldi	r16, 0x90	; 144
    656e:	10 e0       	ldi	r17, 0x00	; 0
    6570:	10 93 3b 06 	sts	0x063B, r17
    6574:	00 93 3a 06 	sts	0x063A, r16

	i2cAction();
    6578:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    657c:	f0 92 38 06 	sts	0x0638, r15
	i2cDataLen = 2;
    6580:	82 e0       	ldi	r24, 0x02	; 2
    6582:	80 93 37 06 	sts	0x0637, r24
	i2cDestination = PCF8591;
    6586:	10 93 3b 06 	sts	0x063B, r17
    658a:	00 93 3a 06 	sts	0x063A, r16

	i2cAction();
    658e:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <i2cAction>
}
    6592:	1f 91       	pop	r17
    6594:	0f 91       	pop	r16
    6596:	ff 90       	pop	r15
    6598:	08 95       	ret

0000659a <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    659a:	0e 94 a7 32 	call	0x654e	; 0x654e <readADC>
    659e:	08 95       	ret

000065a0 <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    65a0:	83 e0       	ldi	r24, 0x03	; 3
    65a2:	0e 94 a7 32 	call	0x654e	; 0x654e <readADC>
    65a6:	08 95       	ret

000065a8 <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    65a8:	82 e0       	ldi	r24, 0x02	; 2
    65aa:	0e 94 a7 32 	call	0x654e	; 0x654e <readADC>
    65ae:	08 95       	ret

000065b0 <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    65b0:	81 e0       	ldi	r24, 0x01	; 1
    65b2:	0e 94 a7 32 	call	0x654e	; 0x654e <readADC>
    65b6:	08 95       	ret

000065b8 <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    65b8:	80 e0       	ldi	r24, 0x00	; 0
    65ba:	0e 94 a7 32 	call	0x654e	; 0x654e <readADC>
    65be:	08 95       	ret

000065c0 <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    65c0:	10 92 38 06 	sts	0x0638, r1
	i2cDataLen = 2;
    65c4:	92 e0       	ldi	r25, 0x02	; 2
    65c6:	90 93 37 06 	sts	0x0637, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    65ca:	90 e4       	ldi	r25, 0x40	; 64
    65cc:	90 93 f7 02 	sts	0x02F7, r25
	i2cData[ 1 ] = value;
    65d0:	80 93 f8 02 	sts	0x02F8, r24
	i2cDestination = PCF8591;
    65d4:	80 e9       	ldi	r24, 0x90	; 144
    65d6:	90 e0       	ldi	r25, 0x00	; 0
    65d8:	90 93 3b 06 	sts	0x063B, r25
    65dc:	80 93 3a 06 	sts	0x063A, r24

	i2cAction();
    65e0:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <i2cAction>
}
    65e4:	08 95       	ret

000065e6 <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    65e6:	0e 94 25 30 	call	0x604a	; 0x604a <V2S>
    65ea:	0e 94 e0 32 	call	0x65c0	; 0x65c0 <writeDAC>
    65ee:	08 95       	ret

000065f0 <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    65f0:	81 e0       	ldi	r24, 0x01	; 1
    65f2:	80 93 38 06 	sts	0x0638, r24
	i2cDataLen = 1;
    65f6:	80 93 37 06 	sts	0x0637, r24
	i2cDestination = PCF8574;
    65fa:	80 e4       	ldi	r24, 0x40	; 64
    65fc:	90 e0       	ldi	r25, 0x00	; 0
    65fe:	90 93 3b 06 	sts	0x063B, r25
    6602:	80 93 3a 06 	sts	0x063A, r24

	i2cAction();
    6606:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <i2cAction>
}
    660a:	08 95       	ret

0000660c <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    660c:	80 93 ff 02 	sts	0x02FF, r24
    6610:	80 93 f7 02 	sts	0x02F7, r24
	i2cDataLen = 1;
    6614:	81 e0       	ldi	r24, 0x01	; 1
    6616:	80 93 37 06 	sts	0x0637, r24
	i2cDataDirection = i2cWrite;
    661a:	10 92 38 06 	sts	0x0638, r1
	i2cDestination = PCF8574;
    661e:	80 e4       	ldi	r24, 0x40	; 64
    6620:	90 e0       	ldi	r25, 0x00	; 0
    6622:	90 93 3b 06 	sts	0x063B, r25
    6626:	80 93 3a 06 	sts	0x063A, r24

	i2cAction();
    662a:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <i2cAction>
}
    662e:	08 95       	ret

00006630 <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6630:	80 91 f6 02 	lds	r24, 0x02F6
    6634:	e0 ee       	ldi	r30, 0xE0	; 224
    6636:	f1 e0       	ldi	r31, 0x01	; 1
    6638:	e8 0f       	add	r30, r24
    663a:	f1 1d       	adc	r31, r1
    663c:	80 91 ff 02 	lds	r24, 0x02FF
    6640:	8f 70       	andi	r24, 0x0F	; 15
    6642:	90 81       	ld	r25, Z
    6644:	89 2b       	or	r24, r25
    6646:	0e 94 06 33 	call	0x660c	; 0x660c <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    664a:	80 91 f6 02 	lds	r24, 0x02F6
    664e:	89 5f       	subi	r24, 0xF9	; 249
    6650:	87 70       	andi	r24, 0x07	; 7
    6652:	80 93 f6 02 	sts	0x02F6, r24
}
    6656:	08 95       	ret

00006658 <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6658:	80 91 f6 02 	lds	r24, 0x02F6
    665c:	e0 ee       	ldi	r30, 0xE0	; 224
    665e:	f1 e0       	ldi	r31, 0x01	; 1
    6660:	e8 0f       	add	r30, r24
    6662:	f1 1d       	adc	r31, r1
    6664:	80 91 ff 02 	lds	r24, 0x02FF
    6668:	8f 70       	andi	r24, 0x0F	; 15
    666a:	90 81       	ld	r25, Z
    666c:	89 2b       	or	r24, r25
    666e:	0e 94 06 33 	call	0x660c	; 0x660c <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    6672:	80 91 f6 02 	lds	r24, 0x02F6
    6676:	8f 5f       	subi	r24, 0xFF	; 255
    6678:	87 70       	andi	r24, 0x07	; 7
    667a:	80 93 f6 02 	sts	0x02F6, r24
}
    667e:	08 95       	ret

00006680 <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6680:	80 91 f6 02 	lds	r24, 0x02F6
    6684:	e0 ee       	ldi	r30, 0xE0	; 224
    6686:	f1 e0       	ldi	r31, 0x01	; 1
    6688:	e8 0f       	add	r30, r24
    668a:	f1 1d       	adc	r31, r1
    668c:	80 91 ff 02 	lds	r24, 0x02FF
    6690:	8f 70       	andi	r24, 0x0F	; 15
    6692:	90 81       	ld	r25, Z
    6694:	89 2b       	or	r24, r25
    6696:	0e 94 06 33 	call	0x660c	; 0x660c <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    669a:	80 91 f6 02 	lds	r24, 0x02F6
    669e:	8a 5f       	subi	r24, 0xFA	; 250
    66a0:	86 70       	andi	r24, 0x06	; 6
    66a2:	80 93 f6 02 	sts	0x02F6, r24
}
    66a6:	08 95       	ret

000066a8 <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    66a8:	80 91 f6 02 	lds	r24, 0x02F6
    66ac:	e0 ee       	ldi	r30, 0xE0	; 224
    66ae:	f1 e0       	ldi	r31, 0x01	; 1
    66b0:	e8 0f       	add	r30, r24
    66b2:	f1 1d       	adc	r31, r1
    66b4:	80 91 ff 02 	lds	r24, 0x02FF
    66b8:	8f 70       	andi	r24, 0x0F	; 15
    66ba:	90 81       	ld	r25, Z
    66bc:	89 2b       	or	r24, r25
    66be:	0e 94 06 33 	call	0x660c	; 0x660c <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    66c2:	80 91 f6 02 	lds	r24, 0x02F6
    66c6:	8e 5f       	subi	r24, 0xFE	; 254
    66c8:	86 70       	andi	r24, 0x06	; 6
    66ca:	80 93 f6 02 	sts	0x02F6, r24
}
    66ce:	08 95       	ret

000066d0 <TUM_LKN_Sensorboard_StepperIdle>:
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    66d0:	80 91 ff 02 	lds	r24, 0x02FF
    66d4:	80 6f       	ori	r24, 0xF0	; 240
    66d6:	0e 94 06 33 	call	0x660c	; 0x660c <writeIOs>
}
    66da:	08 95       	ret

000066dc <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    66dc:	90 91 ff 02 	lds	r25, 0x02FF
    66e0:	88 23       	and	r24, r24
    66e2:	11 f0       	breq	.+4      	; 0x66e8 <TUM_LKN_Sensorboard_setBeeper+0xc>
    66e4:	80 e0       	ldi	r24, 0x00	; 0
    66e6:	01 c0       	rjmp	.+2      	; 0x66ea <TUM_LKN_Sensorboard_setBeeper+0xe>
    66e8:	88 e0       	ldi	r24, 0x08	; 8
    66ea:	97 7f       	andi	r25, 0xF7	; 247
    66ec:	89 2b       	or	r24, r25
    66ee:	0e 94 06 33 	call	0x660c	; 0x660c <writeIOs>
    66f2:	08 95       	ret

000066f4 <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    66f4:	40 91 ff 02 	lds	r20, 0x02FF
    66f8:	21 e0       	ldi	r18, 0x01	; 1
    66fa:	30 e0       	ldi	r19, 0x00	; 0
    66fc:	02 c0       	rjmp	.+4      	; 0x6702 <TUM_LKN_Sensorboard_writeIO+0xe>
    66fe:	22 0f       	add	r18, r18
    6700:	33 1f       	adc	r19, r19
    6702:	8a 95       	dec	r24
    6704:	e2 f7       	brpl	.-8      	; 0x66fe <TUM_LKN_Sensorboard_writeIO+0xa>
    6706:	66 23       	and	r22, r22
    6708:	11 f4       	brne	.+4      	; 0x670e <TUM_LKN_Sensorboard_writeIO+0x1a>
    670a:	90 e0       	ldi	r25, 0x00	; 0
    670c:	01 c0       	rjmp	.+2      	; 0x6710 <TUM_LKN_Sensorboard_writeIO+0x1c>
    670e:	92 2f       	mov	r25, r18
    6710:	82 2f       	mov	r24, r18
    6712:	80 95       	com	r24
    6714:	84 23       	and	r24, r20
    6716:	89 2b       	or	r24, r25
    6718:	0e 94 06 33 	call	0x660c	; 0x660c <writeIOs>
    671c:	08 95       	ret

0000671e <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    671e:	0e 94 06 33 	call	0x660c	; 0x660c <writeIOs>
    6722:	08 95       	ret

00006724 <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    6724:	8f ef       	ldi	r24, 0xFF	; 255
    6726:	0e 94 06 33 	call	0x660c	; 0x660c <writeIOs>
    672a:	80 e0       	ldi	r24, 0x00	; 0
    672c:	0e 94 e0 32 	call	0x65c0	; 0x65c0 <writeDAC>
    6730:	08 95       	ret

00006732 <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    6732:	a0 91 9f 05 	lds	r26, 0x059F
	lds r27,nrk_high_ready_TCB+1
    6736:	b0 91 a0 05 	lds	r27, 0x05A0

    	;x points to &OSTCB[x]
    
	ld r28,x+
    673a:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    673c:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    673e:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    6740:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    6742:	ff 91       	pop	r31
	pop r30
    6744:	ef 91       	pop	r30
	pop r29
    6746:	df 91       	pop	r29
	pop r28
    6748:	cf 91       	pop	r28
	pop r27
    674a:	bf 91       	pop	r27
	pop r26
    674c:	af 91       	pop	r26
	pop r25
    674e:	9f 91       	pop	r25
	pop r24			
    6750:	8f 91       	pop	r24
	pop r23
    6752:	7f 91       	pop	r23
	pop r22
    6754:	6f 91       	pop	r22
	pop r21
    6756:	5f 91       	pop	r21
	pop r20	
    6758:	4f 91       	pop	r20
	pop r19
    675a:	3f 91       	pop	r19
	pop r18	
    675c:	2f 91       	pop	r18
	pop r17
    675e:	1f 91       	pop	r17
	pop r16
    6760:	0f 91       	pop	r16
	pop r15
    6762:	ff 90       	pop	r15
	pop r14
    6764:	ef 90       	pop	r14
	pop r13
    6766:	df 90       	pop	r13
	pop r12
    6768:	cf 90       	pop	r12
	pop r11
    676a:	bf 90       	pop	r11
	pop r10
    676c:	af 90       	pop	r10
	pop r9
    676e:	9f 90       	pop	r9
	pop r8
    6770:	8f 90       	pop	r8
	pop r7
    6772:	7f 90       	pop	r7
	pop r6
    6774:	6f 90       	pop	r6
	pop r5
    6776:	5f 90       	pop	r5
	pop r4
    6778:	4f 90       	pop	r4
	pop r3
    677a:	3f 90       	pop	r3
	pop r2
    677c:	2f 90       	pop	r2
	pop r1
    677e:	1f 90       	pop	r1
	pop r0
    6780:	0f 90       	pop	r0
	out __SREG__, r0
    6782:	0f be       	out	0x3f, r0	; 63
	pop r0	
    6784:	0f 90       	pop	r0
	   
    	reti 
    6786:	18 95       	reti

00006788 <__udivdi3>:
    6788:	ae e5       	ldi	r26, 0x5E	; 94
    678a:	b0 e0       	ldi	r27, 0x00	; 0
    678c:	ea ec       	ldi	r30, 0xCA	; 202
    678e:	f3 e3       	ldi	r31, 0x33	; 51
    6790:	0c 94 b5 41 	jmp	0x836a	; 0x836a <__prologue_saves__>
    6794:	a8 e0       	ldi	r26, 0x08	; 8
    6796:	4e 01       	movw	r8, r28
    6798:	08 94       	sec
    679a:	81 1c       	adc	r8, r1
    679c:	91 1c       	adc	r9, r1
    679e:	f4 01       	movw	r30, r8
    67a0:	6a 2e       	mov	r6, r26
    67a2:	11 92       	st	Z+, r1
    67a4:	6a 94       	dec	r6
    67a6:	e9 f7       	brne	.-6      	; 0x67a2 <__udivdi3+0x1a>
    67a8:	29 83       	std	Y+1, r18	; 0x01
    67aa:	3a 83       	std	Y+2, r19	; 0x02
    67ac:	4b 83       	std	Y+3, r20	; 0x03
    67ae:	5c 83       	std	Y+4, r21	; 0x04
    67b0:	6d 83       	std	Y+5, r22	; 0x05
    67b2:	7e 83       	std	Y+6, r23	; 0x06
    67b4:	8f 83       	std	Y+7, r24	; 0x07
    67b6:	98 87       	std	Y+8, r25	; 0x08
    67b8:	ce 01       	movw	r24, r28
    67ba:	09 96       	adiw	r24, 0x09	; 9
    67bc:	fc 01       	movw	r30, r24
    67be:	11 92       	st	Z+, r1
    67c0:	aa 95       	dec	r26
    67c2:	e9 f7       	brne	.-6      	; 0x67be <__udivdi3+0x36>
    67c4:	a9 86       	std	Y+9, r10	; 0x09
    67c6:	ba 86       	std	Y+10, r11	; 0x0a
    67c8:	cb 86       	std	Y+11, r12	; 0x0b
    67ca:	dc 86       	std	Y+12, r13	; 0x0c
    67cc:	ed 86       	std	Y+13, r14	; 0x0d
    67ce:	fe 86       	std	Y+14, r15	; 0x0e
    67d0:	0f 87       	std	Y+15, r16	; 0x0f
    67d2:	18 8b       	std	Y+16, r17	; 0x10
    67d4:	29 84       	ldd	r2, Y+9	; 0x09
    67d6:	3a 84       	ldd	r3, Y+10	; 0x0a
    67d8:	4b 84       	ldd	r4, Y+11	; 0x0b
    67da:	5c 84       	ldd	r5, Y+12	; 0x0c
    67dc:	ed 84       	ldd	r14, Y+13	; 0x0d
    67de:	fe 84       	ldd	r15, Y+14	; 0x0e
    67e0:	0f 85       	ldd	r16, Y+15	; 0x0f
    67e2:	18 89       	ldd	r17, Y+16	; 0x10
    67e4:	69 80       	ldd	r6, Y+1	; 0x01
    67e6:	7a 80       	ldd	r7, Y+2	; 0x02
    67e8:	8b 80       	ldd	r8, Y+3	; 0x03
    67ea:	9c 80       	ldd	r9, Y+4	; 0x04
    67ec:	6d a6       	std	Y+45, r6	; 0x2d
    67ee:	7e a6       	std	Y+46, r7	; 0x2e
    67f0:	8f a6       	std	Y+47, r8	; 0x2f
    67f2:	98 aa       	std	Y+48, r9	; 0x30
    67f4:	6d 80       	ldd	r6, Y+5	; 0x05
    67f6:	7e 80       	ldd	r7, Y+6	; 0x06
    67f8:	8f 80       	ldd	r8, Y+7	; 0x07
    67fa:	98 84       	ldd	r9, Y+8	; 0x08
    67fc:	e1 14       	cp	r14, r1
    67fe:	f1 04       	cpc	r15, r1
    6800:	01 05       	cpc	r16, r1
    6802:	11 05       	cpc	r17, r1
    6804:	09 f0       	breq	.+2      	; 0x6808 <__udivdi3+0x80>
    6806:	b3 c3       	rjmp	.+1894   	; 0x6f6e <__udivdi3+0x7e6>
    6808:	62 14       	cp	r6, r2
    680a:	73 04       	cpc	r7, r3
    680c:	84 04       	cpc	r8, r4
    680e:	95 04       	cpc	r9, r5
    6810:	08 f0       	brcs	.+2      	; 0x6814 <__udivdi3+0x8c>
    6812:	3d c1       	rjmp	.+634    	; 0x6a8e <__udivdi3+0x306>
    6814:	00 e0       	ldi	r16, 0x00	; 0
    6816:	20 16       	cp	r2, r16
    6818:	00 e0       	ldi	r16, 0x00	; 0
    681a:	30 06       	cpc	r3, r16
    681c:	01 e0       	ldi	r16, 0x01	; 1
    681e:	40 06       	cpc	r4, r16
    6820:	00 e0       	ldi	r16, 0x00	; 0
    6822:	50 06       	cpc	r5, r16
    6824:	88 f4       	brcc	.+34     	; 0x6848 <__udivdi3+0xc0>
    6826:	1f ef       	ldi	r17, 0xFF	; 255
    6828:	21 16       	cp	r2, r17
    682a:	31 04       	cpc	r3, r1
    682c:	41 04       	cpc	r4, r1
    682e:	51 04       	cpc	r5, r1
    6830:	39 f0       	breq	.+14     	; 0x6840 <__udivdi3+0xb8>
    6832:	30 f0       	brcs	.+12     	; 0x6840 <__udivdi3+0xb8>
    6834:	48 e0       	ldi	r20, 0x08	; 8
    6836:	e4 2e       	mov	r14, r20
    6838:	f1 2c       	mov	r15, r1
    683a:	01 2d       	mov	r16, r1
    683c:	11 2d       	mov	r17, r1
    683e:	18 c0       	rjmp	.+48     	; 0x6870 <__udivdi3+0xe8>
    6840:	ee 24       	eor	r14, r14
    6842:	ff 24       	eor	r15, r15
    6844:	87 01       	movw	r16, r14
    6846:	14 c0       	rjmp	.+40     	; 0x6870 <__udivdi3+0xe8>
    6848:	20 e0       	ldi	r18, 0x00	; 0
    684a:	22 16       	cp	r2, r18
    684c:	20 e0       	ldi	r18, 0x00	; 0
    684e:	32 06       	cpc	r3, r18
    6850:	20 e0       	ldi	r18, 0x00	; 0
    6852:	42 06       	cpc	r4, r18
    6854:	21 e0       	ldi	r18, 0x01	; 1
    6856:	52 06       	cpc	r5, r18
    6858:	30 f0       	brcs	.+12     	; 0x6866 <__udivdi3+0xde>
    685a:	38 e1       	ldi	r19, 0x18	; 24
    685c:	e3 2e       	mov	r14, r19
    685e:	f1 2c       	mov	r15, r1
    6860:	01 2d       	mov	r16, r1
    6862:	11 2d       	mov	r17, r1
    6864:	05 c0       	rjmp	.+10     	; 0x6870 <__udivdi3+0xe8>
    6866:	20 e1       	ldi	r18, 0x10	; 16
    6868:	e2 2e       	mov	r14, r18
    686a:	f1 2c       	mov	r15, r1
    686c:	01 2d       	mov	r16, r1
    686e:	11 2d       	mov	r17, r1
    6870:	d2 01       	movw	r26, r4
    6872:	c1 01       	movw	r24, r2
    6874:	0e 2c       	mov	r0, r14
    6876:	04 c0       	rjmp	.+8      	; 0x6880 <__udivdi3+0xf8>
    6878:	b6 95       	lsr	r27
    687a:	a7 95       	ror	r26
    687c:	97 95       	ror	r25
    687e:	87 95       	ror	r24
    6880:	0a 94       	dec	r0
    6882:	d2 f7       	brpl	.-12     	; 0x6878 <__udivdi3+0xf0>
    6884:	82 51       	subi	r24, 0x12	; 18
    6886:	9e 4f       	sbci	r25, 0xFE	; 254
    6888:	dc 01       	movw	r26, r24
    688a:	2c 91       	ld	r18, X
    688c:	80 e2       	ldi	r24, 0x20	; 32
    688e:	90 e0       	ldi	r25, 0x00	; 0
    6890:	a0 e0       	ldi	r26, 0x00	; 0
    6892:	b0 e0       	ldi	r27, 0x00	; 0
    6894:	8e 19       	sub	r24, r14
    6896:	9f 09       	sbc	r25, r15
    6898:	a0 0b       	sbc	r26, r16
    689a:	b1 0b       	sbc	r27, r17
    689c:	7c 01       	movw	r14, r24
    689e:	8d 01       	movw	r16, r26
    68a0:	e2 1a       	sub	r14, r18
    68a2:	f1 08       	sbc	r15, r1
    68a4:	01 09       	sbc	r16, r1
    68a6:	11 09       	sbc	r17, r1
    68a8:	e1 14       	cp	r14, r1
    68aa:	f1 04       	cpc	r15, r1
    68ac:	01 05       	cpc	r16, r1
    68ae:	11 05       	cpc	r17, r1
    68b0:	a1 f1       	breq	.+104    	; 0x691a <__udivdi3+0x192>
    68b2:	0e 2c       	mov	r0, r14
    68b4:	04 c0       	rjmp	.+8      	; 0x68be <__udivdi3+0x136>
    68b6:	22 0c       	add	r2, r2
    68b8:	33 1c       	adc	r3, r3
    68ba:	44 1c       	adc	r4, r4
    68bc:	55 1c       	adc	r5, r5
    68be:	0a 94       	dec	r0
    68c0:	d2 f7       	brpl	.-12     	; 0x68b6 <__udivdi3+0x12e>
    68c2:	a4 01       	movw	r20, r8
    68c4:	93 01       	movw	r18, r6
    68c6:	0e 2c       	mov	r0, r14
    68c8:	04 c0       	rjmp	.+8      	; 0x68d2 <__udivdi3+0x14a>
    68ca:	22 0f       	add	r18, r18
    68cc:	33 1f       	adc	r19, r19
    68ce:	44 1f       	adc	r20, r20
    68d0:	55 1f       	adc	r21, r21
    68d2:	0a 94       	dec	r0
    68d4:	d2 f7       	brpl	.-12     	; 0x68ca <__udivdi3+0x142>
    68d6:	80 e2       	ldi	r24, 0x20	; 32
    68d8:	90 e0       	ldi	r25, 0x00	; 0
    68da:	8e 19       	sub	r24, r14
    68dc:	9f 09       	sbc	r25, r15
    68de:	6d a4       	ldd	r6, Y+45	; 0x2d
    68e0:	7e a4       	ldd	r7, Y+46	; 0x2e
    68e2:	8f a4       	ldd	r8, Y+47	; 0x2f
    68e4:	98 a8       	ldd	r9, Y+48	; 0x30
    68e6:	04 c0       	rjmp	.+8      	; 0x68f0 <__udivdi3+0x168>
    68e8:	96 94       	lsr	r9
    68ea:	87 94       	ror	r8
    68ec:	77 94       	ror	r7
    68ee:	67 94       	ror	r6
    68f0:	8a 95       	dec	r24
    68f2:	d2 f7       	brpl	.-12     	; 0x68e8 <__udivdi3+0x160>
    68f4:	62 2a       	or	r6, r18
    68f6:	73 2a       	or	r7, r19
    68f8:	84 2a       	or	r8, r20
    68fa:	95 2a       	or	r9, r21
    68fc:	ad a4       	ldd	r10, Y+45	; 0x2d
    68fe:	be a4       	ldd	r11, Y+46	; 0x2e
    6900:	cf a4       	ldd	r12, Y+47	; 0x2f
    6902:	d8 a8       	ldd	r13, Y+48	; 0x30
    6904:	04 c0       	rjmp	.+8      	; 0x690e <__udivdi3+0x186>
    6906:	aa 0c       	add	r10, r10
    6908:	bb 1c       	adc	r11, r11
    690a:	cc 1c       	adc	r12, r12
    690c:	dd 1c       	adc	r13, r13
    690e:	ea 94       	dec	r14
    6910:	d2 f7       	brpl	.-12     	; 0x6906 <__udivdi3+0x17e>
    6912:	ad a6       	std	Y+45, r10	; 0x2d
    6914:	be a6       	std	Y+46, r11	; 0x2e
    6916:	cf a6       	std	Y+47, r12	; 0x2f
    6918:	d8 aa       	std	Y+48, r13	; 0x30
    691a:	62 01       	movw	r12, r4
    691c:	ee 24       	eor	r14, r14
    691e:	ff 24       	eor	r15, r15
    6920:	cd aa       	std	Y+53, r12	; 0x35
    6922:	de aa       	std	Y+54, r13	; 0x36
    6924:	ef aa       	std	Y+55, r14	; 0x37
    6926:	f8 ae       	std	Y+56, r15	; 0x38
    6928:	92 01       	movw	r18, r4
    692a:	81 01       	movw	r16, r2
    692c:	20 70       	andi	r18, 0x00	; 0
    692e:	30 70       	andi	r19, 0x00	; 0
    6930:	09 af       	std	Y+57, r16	; 0x39
    6932:	1a af       	std	Y+58, r17	; 0x3a
    6934:	2b af       	std	Y+59, r18	; 0x3b
    6936:	3c af       	std	Y+60, r19	; 0x3c
    6938:	c4 01       	movw	r24, r8
    693a:	b3 01       	movw	r22, r6
    693c:	a7 01       	movw	r20, r14
    693e:	96 01       	movw	r18, r12
    6940:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    6944:	7b 01       	movw	r14, r22
    6946:	8c 01       	movw	r16, r24
    6948:	c4 01       	movw	r24, r8
    694a:	b3 01       	movw	r22, r6
    694c:	2d a9       	ldd	r18, Y+53	; 0x35
    694e:	3e a9       	ldd	r19, Y+54	; 0x36
    6950:	4f a9       	ldd	r20, Y+55	; 0x37
    6952:	58 ad       	ldd	r21, Y+56	; 0x38
    6954:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    6958:	c9 01       	movw	r24, r18
    695a:	da 01       	movw	r26, r20
    695c:	3c 01       	movw	r6, r24
    695e:	4d 01       	movw	r8, r26
    6960:	c4 01       	movw	r24, r8
    6962:	b3 01       	movw	r22, r6
    6964:	29 ad       	ldd	r18, Y+57	; 0x39
    6966:	3a ad       	ldd	r19, Y+58	; 0x3a
    6968:	4b ad       	ldd	r20, Y+59	; 0x3b
    696a:	5c ad       	ldd	r21, Y+60	; 0x3c
    696c:	0e 94 60 41 	call	0x82c0	; 0x82c0 <__mulsi3>
    6970:	9b 01       	movw	r18, r22
    6972:	ac 01       	movw	r20, r24
    6974:	87 01       	movw	r16, r14
    6976:	ff 24       	eor	r15, r15
    6978:	ee 24       	eor	r14, r14
    697a:	ad a4       	ldd	r10, Y+45	; 0x2d
    697c:	be a4       	ldd	r11, Y+46	; 0x2e
    697e:	cf a4       	ldd	r12, Y+47	; 0x2f
    6980:	d8 a8       	ldd	r13, Y+48	; 0x30
    6982:	c6 01       	movw	r24, r12
    6984:	aa 27       	eor	r26, r26
    6986:	bb 27       	eor	r27, r27
    6988:	57 01       	movw	r10, r14
    698a:	68 01       	movw	r12, r16
    698c:	a8 2a       	or	r10, r24
    698e:	b9 2a       	or	r11, r25
    6990:	ca 2a       	or	r12, r26
    6992:	db 2a       	or	r13, r27
    6994:	a2 16       	cp	r10, r18
    6996:	b3 06       	cpc	r11, r19
    6998:	c4 06       	cpc	r12, r20
    699a:	d5 06       	cpc	r13, r21
    699c:	e0 f4       	brcc	.+56     	; 0x69d6 <__udivdi3+0x24e>
    699e:	08 94       	sec
    69a0:	61 08       	sbc	r6, r1
    69a2:	71 08       	sbc	r7, r1
    69a4:	81 08       	sbc	r8, r1
    69a6:	91 08       	sbc	r9, r1
    69a8:	a2 0c       	add	r10, r2
    69aa:	b3 1c       	adc	r11, r3
    69ac:	c4 1c       	adc	r12, r4
    69ae:	d5 1c       	adc	r13, r5
    69b0:	a2 14       	cp	r10, r2
    69b2:	b3 04       	cpc	r11, r3
    69b4:	c4 04       	cpc	r12, r4
    69b6:	d5 04       	cpc	r13, r5
    69b8:	70 f0       	brcs	.+28     	; 0x69d6 <__udivdi3+0x24e>
    69ba:	a2 16       	cp	r10, r18
    69bc:	b3 06       	cpc	r11, r19
    69be:	c4 06       	cpc	r12, r20
    69c0:	d5 06       	cpc	r13, r21
    69c2:	48 f4       	brcc	.+18     	; 0x69d6 <__udivdi3+0x24e>
    69c4:	08 94       	sec
    69c6:	61 08       	sbc	r6, r1
    69c8:	71 08       	sbc	r7, r1
    69ca:	81 08       	sbc	r8, r1
    69cc:	91 08       	sbc	r9, r1
    69ce:	a2 0c       	add	r10, r2
    69d0:	b3 1c       	adc	r11, r3
    69d2:	c4 1c       	adc	r12, r4
    69d4:	d5 1c       	adc	r13, r5
    69d6:	a2 1a       	sub	r10, r18
    69d8:	b3 0a       	sbc	r11, r19
    69da:	c4 0a       	sbc	r12, r20
    69dc:	d5 0a       	sbc	r13, r21
    69de:	c6 01       	movw	r24, r12
    69e0:	b5 01       	movw	r22, r10
    69e2:	2d a9       	ldd	r18, Y+53	; 0x35
    69e4:	3e a9       	ldd	r19, Y+54	; 0x36
    69e6:	4f a9       	ldd	r20, Y+55	; 0x37
    69e8:	58 ad       	ldd	r21, Y+56	; 0x38
    69ea:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    69ee:	7b 01       	movw	r14, r22
    69f0:	8c 01       	movw	r16, r24
    69f2:	c6 01       	movw	r24, r12
    69f4:	b5 01       	movw	r22, r10
    69f6:	2d a9       	ldd	r18, Y+53	; 0x35
    69f8:	3e a9       	ldd	r19, Y+54	; 0x36
    69fa:	4f a9       	ldd	r20, Y+55	; 0x37
    69fc:	58 ad       	ldd	r21, Y+56	; 0x38
    69fe:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    6a02:	c9 01       	movw	r24, r18
    6a04:	da 01       	movw	r26, r20
    6a06:	5c 01       	movw	r10, r24
    6a08:	6d 01       	movw	r12, r26
    6a0a:	c6 01       	movw	r24, r12
    6a0c:	b5 01       	movw	r22, r10
    6a0e:	29 ad       	ldd	r18, Y+57	; 0x39
    6a10:	3a ad       	ldd	r19, Y+58	; 0x3a
    6a12:	4b ad       	ldd	r20, Y+59	; 0x3b
    6a14:	5c ad       	ldd	r21, Y+60	; 0x3c
    6a16:	0e 94 60 41 	call	0x82c0	; 0x82c0 <__mulsi3>
    6a1a:	9b 01       	movw	r18, r22
    6a1c:	ac 01       	movw	r20, r24
    6a1e:	87 01       	movw	r16, r14
    6a20:	ff 24       	eor	r15, r15
    6a22:	ee 24       	eor	r14, r14
    6a24:	8d a5       	ldd	r24, Y+45	; 0x2d
    6a26:	9e a5       	ldd	r25, Y+46	; 0x2e
    6a28:	af a5       	ldd	r26, Y+47	; 0x2f
    6a2a:	b8 a9       	ldd	r27, Y+48	; 0x30
    6a2c:	a0 70       	andi	r26, 0x00	; 0
    6a2e:	b0 70       	andi	r27, 0x00	; 0
    6a30:	e8 2a       	or	r14, r24
    6a32:	f9 2a       	or	r15, r25
    6a34:	0a 2b       	or	r16, r26
    6a36:	1b 2b       	or	r17, r27
    6a38:	e2 16       	cp	r14, r18
    6a3a:	f3 06       	cpc	r15, r19
    6a3c:	04 07       	cpc	r16, r20
    6a3e:	15 07       	cpc	r17, r21
    6a40:	c0 f4       	brcc	.+48     	; 0x6a72 <__udivdi3+0x2ea>
    6a42:	08 94       	sec
    6a44:	a1 08       	sbc	r10, r1
    6a46:	b1 08       	sbc	r11, r1
    6a48:	c1 08       	sbc	r12, r1
    6a4a:	d1 08       	sbc	r13, r1
    6a4c:	e2 0c       	add	r14, r2
    6a4e:	f3 1c       	adc	r15, r3
    6a50:	04 1d       	adc	r16, r4
    6a52:	15 1d       	adc	r17, r5
    6a54:	e2 14       	cp	r14, r2
    6a56:	f3 04       	cpc	r15, r3
    6a58:	04 05       	cpc	r16, r4
    6a5a:	15 05       	cpc	r17, r5
    6a5c:	50 f0       	brcs	.+20     	; 0x6a72 <__udivdi3+0x2ea>
    6a5e:	e2 16       	cp	r14, r18
    6a60:	f3 06       	cpc	r15, r19
    6a62:	04 07       	cpc	r16, r20
    6a64:	15 07       	cpc	r17, r21
    6a66:	28 f4       	brcc	.+10     	; 0x6a72 <__udivdi3+0x2ea>
    6a68:	08 94       	sec
    6a6a:	a1 08       	sbc	r10, r1
    6a6c:	b1 08       	sbc	r11, r1
    6a6e:	c1 08       	sbc	r12, r1
    6a70:	d1 08       	sbc	r13, r1
    6a72:	d3 01       	movw	r26, r6
    6a74:	99 27       	eor	r25, r25
    6a76:	88 27       	eor	r24, r24
    6a78:	86 01       	movw	r16, r12
    6a7a:	75 01       	movw	r14, r10
    6a7c:	e8 2a       	or	r14, r24
    6a7e:	f9 2a       	or	r15, r25
    6a80:	0a 2b       	or	r16, r26
    6a82:	1b 2b       	or	r17, r27
    6a84:	e9 aa       	std	Y+49, r14	; 0x31
    6a86:	fa aa       	std	Y+50, r15	; 0x32
    6a88:	0b ab       	std	Y+51, r16	; 0x33
    6a8a:	1c ab       	std	Y+52, r17	; 0x34
    6a8c:	cf c4       	rjmp	.+2462   	; 0x742c <__udivdi3+0xca4>
    6a8e:	21 14       	cp	r2, r1
    6a90:	31 04       	cpc	r3, r1
    6a92:	41 04       	cpc	r4, r1
    6a94:	51 04       	cpc	r5, r1
    6a96:	71 f4       	brne	.+28     	; 0x6ab4 <__udivdi3+0x32c>
    6a98:	61 e0       	ldi	r22, 0x01	; 1
    6a9a:	70 e0       	ldi	r23, 0x00	; 0
    6a9c:	80 e0       	ldi	r24, 0x00	; 0
    6a9e:	90 e0       	ldi	r25, 0x00	; 0
    6aa0:	20 e0       	ldi	r18, 0x00	; 0
    6aa2:	30 e0       	ldi	r19, 0x00	; 0
    6aa4:	40 e0       	ldi	r20, 0x00	; 0
    6aa6:	50 e0       	ldi	r21, 0x00	; 0
    6aa8:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    6aac:	c9 01       	movw	r24, r18
    6aae:	da 01       	movw	r26, r20
    6ab0:	1c 01       	movw	r2, r24
    6ab2:	2d 01       	movw	r4, r26
    6ab4:	00 e0       	ldi	r16, 0x00	; 0
    6ab6:	20 16       	cp	r2, r16
    6ab8:	00 e0       	ldi	r16, 0x00	; 0
    6aba:	30 06       	cpc	r3, r16
    6abc:	01 e0       	ldi	r16, 0x01	; 1
    6abe:	40 06       	cpc	r4, r16
    6ac0:	00 e0       	ldi	r16, 0x00	; 0
    6ac2:	50 06       	cpc	r5, r16
    6ac4:	88 f4       	brcc	.+34     	; 0x6ae8 <__udivdi3+0x360>
    6ac6:	1f ef       	ldi	r17, 0xFF	; 255
    6ac8:	21 16       	cp	r2, r17
    6aca:	31 04       	cpc	r3, r1
    6acc:	41 04       	cpc	r4, r1
    6ace:	51 04       	cpc	r5, r1
    6ad0:	31 f0       	breq	.+12     	; 0x6ade <__udivdi3+0x356>
    6ad2:	28 f0       	brcs	.+10     	; 0x6ade <__udivdi3+0x356>
    6ad4:	48 e0       	ldi	r20, 0x08	; 8
    6ad6:	50 e0       	ldi	r21, 0x00	; 0
    6ad8:	60 e0       	ldi	r22, 0x00	; 0
    6ada:	70 e0       	ldi	r23, 0x00	; 0
    6adc:	17 c0       	rjmp	.+46     	; 0x6b0c <__udivdi3+0x384>
    6ade:	40 e0       	ldi	r20, 0x00	; 0
    6ae0:	50 e0       	ldi	r21, 0x00	; 0
    6ae2:	60 e0       	ldi	r22, 0x00	; 0
    6ae4:	70 e0       	ldi	r23, 0x00	; 0
    6ae6:	12 c0       	rjmp	.+36     	; 0x6b0c <__udivdi3+0x384>
    6ae8:	20 e0       	ldi	r18, 0x00	; 0
    6aea:	22 16       	cp	r2, r18
    6aec:	20 e0       	ldi	r18, 0x00	; 0
    6aee:	32 06       	cpc	r3, r18
    6af0:	20 e0       	ldi	r18, 0x00	; 0
    6af2:	42 06       	cpc	r4, r18
    6af4:	21 e0       	ldi	r18, 0x01	; 1
    6af6:	52 06       	cpc	r5, r18
    6af8:	28 f0       	brcs	.+10     	; 0x6b04 <__udivdi3+0x37c>
    6afa:	48 e1       	ldi	r20, 0x18	; 24
    6afc:	50 e0       	ldi	r21, 0x00	; 0
    6afe:	60 e0       	ldi	r22, 0x00	; 0
    6b00:	70 e0       	ldi	r23, 0x00	; 0
    6b02:	04 c0       	rjmp	.+8      	; 0x6b0c <__udivdi3+0x384>
    6b04:	40 e1       	ldi	r20, 0x10	; 16
    6b06:	50 e0       	ldi	r21, 0x00	; 0
    6b08:	60 e0       	ldi	r22, 0x00	; 0
    6b0a:	70 e0       	ldi	r23, 0x00	; 0
    6b0c:	d2 01       	movw	r26, r4
    6b0e:	c1 01       	movw	r24, r2
    6b10:	04 2e       	mov	r0, r20
    6b12:	04 c0       	rjmp	.+8      	; 0x6b1c <__udivdi3+0x394>
    6b14:	b6 95       	lsr	r27
    6b16:	a7 95       	ror	r26
    6b18:	97 95       	ror	r25
    6b1a:	87 95       	ror	r24
    6b1c:	0a 94       	dec	r0
    6b1e:	d2 f7       	brpl	.-12     	; 0x6b14 <__udivdi3+0x38c>
    6b20:	82 51       	subi	r24, 0x12	; 18
    6b22:	9e 4f       	sbci	r25, 0xFE	; 254
    6b24:	dc 01       	movw	r26, r24
    6b26:	2c 91       	ld	r18, X
    6b28:	e0 e2       	ldi	r30, 0x20	; 32
    6b2a:	ee 2e       	mov	r14, r30
    6b2c:	f1 2c       	mov	r15, r1
    6b2e:	01 2d       	mov	r16, r1
    6b30:	11 2d       	mov	r17, r1
    6b32:	d8 01       	movw	r26, r16
    6b34:	c7 01       	movw	r24, r14
    6b36:	84 1b       	sub	r24, r20
    6b38:	95 0b       	sbc	r25, r21
    6b3a:	a6 0b       	sbc	r26, r22
    6b3c:	b7 0b       	sbc	r27, r23
    6b3e:	82 1b       	sub	r24, r18
    6b40:	91 09       	sbc	r25, r1
    6b42:	a1 09       	sbc	r26, r1
    6b44:	b1 09       	sbc	r27, r1
    6b46:	00 97       	sbiw	r24, 0x00	; 0
    6b48:	a1 05       	cpc	r26, r1
    6b4a:	b1 05       	cpc	r27, r1
    6b4c:	61 f4       	brne	.+24     	; 0x6b66 <__udivdi3+0x3de>
    6b4e:	64 01       	movw	r12, r8
    6b50:	53 01       	movw	r10, r6
    6b52:	a2 18       	sub	r10, r2
    6b54:	b3 08       	sbc	r11, r3
    6b56:	c4 08       	sbc	r12, r4
    6b58:	d5 08       	sbc	r13, r5
    6b5a:	31 e0       	ldi	r19, 0x01	; 1
    6b5c:	63 2e       	mov	r6, r19
    6b5e:	71 2c       	mov	r7, r1
    6b60:	81 2c       	mov	r8, r1
    6b62:	91 2c       	mov	r9, r1
    6b64:	1e c1       	rjmp	.+572    	; 0x6da2 <__udivdi3+0x61a>
    6b66:	6f 96       	adiw	r28, 0x1f	; 31
    6b68:	8f af       	std	Y+63, r24	; 0x3f
    6b6a:	6f 97       	sbiw	r28, 0x1f	; 31
    6b6c:	08 2e       	mov	r0, r24
    6b6e:	04 c0       	rjmp	.+8      	; 0x6b78 <__udivdi3+0x3f0>
    6b70:	22 0c       	add	r2, r2
    6b72:	33 1c       	adc	r3, r3
    6b74:	44 1c       	adc	r4, r4
    6b76:	55 1c       	adc	r5, r5
    6b78:	0a 94       	dec	r0
    6b7a:	d2 f7       	brpl	.-12     	; 0x6b70 <__udivdi3+0x3e8>
    6b7c:	ee 2d       	mov	r30, r14
    6b7e:	e8 1b       	sub	r30, r24
    6b80:	64 01       	movw	r12, r8
    6b82:	53 01       	movw	r10, r6
    6b84:	0e 2e       	mov	r0, r30
    6b86:	04 c0       	rjmp	.+8      	; 0x6b90 <__udivdi3+0x408>
    6b88:	d6 94       	lsr	r13
    6b8a:	c7 94       	ror	r12
    6b8c:	b7 94       	ror	r11
    6b8e:	a7 94       	ror	r10
    6b90:	0a 94       	dec	r0
    6b92:	d2 f7       	brpl	.-12     	; 0x6b88 <__udivdi3+0x400>
    6b94:	a4 01       	movw	r20, r8
    6b96:	93 01       	movw	r18, r6
    6b98:	6f 96       	adiw	r28, 0x1f	; 31
    6b9a:	0f ac       	ldd	r0, Y+63	; 0x3f
    6b9c:	6f 97       	sbiw	r28, 0x1f	; 31
    6b9e:	04 c0       	rjmp	.+8      	; 0x6ba8 <__udivdi3+0x420>
    6ba0:	22 0f       	add	r18, r18
    6ba2:	33 1f       	adc	r19, r19
    6ba4:	44 1f       	adc	r20, r20
    6ba6:	55 1f       	adc	r21, r21
    6ba8:	0a 94       	dec	r0
    6baa:	d2 f7       	brpl	.-12     	; 0x6ba0 <__udivdi3+0x418>
    6bac:	6d a4       	ldd	r6, Y+45	; 0x2d
    6bae:	7e a4       	ldd	r7, Y+46	; 0x2e
    6bb0:	8f a4       	ldd	r8, Y+47	; 0x2f
    6bb2:	98 a8       	ldd	r9, Y+48	; 0x30
    6bb4:	0e 2e       	mov	r0, r30
    6bb6:	04 c0       	rjmp	.+8      	; 0x6bc0 <__udivdi3+0x438>
    6bb8:	96 94       	lsr	r9
    6bba:	87 94       	ror	r8
    6bbc:	77 94       	ror	r7
    6bbe:	67 94       	ror	r6
    6bc0:	0a 94       	dec	r0
    6bc2:	d2 f7       	brpl	.-12     	; 0x6bb8 <__udivdi3+0x430>
    6bc4:	84 01       	movw	r16, r8
    6bc6:	73 01       	movw	r14, r6
    6bc8:	e2 2a       	or	r14, r18
    6bca:	f3 2a       	or	r15, r19
    6bcc:	04 2b       	or	r16, r20
    6bce:	15 2b       	or	r17, r21
    6bd0:	e9 a6       	std	Y+41, r14	; 0x29
    6bd2:	fa a6       	std	Y+42, r15	; 0x2a
    6bd4:	0b a7       	std	Y+43, r16	; 0x2b
    6bd6:	1c a7       	std	Y+44, r17	; 0x2c
    6bd8:	32 01       	movw	r6, r4
    6bda:	88 24       	eor	r8, r8
    6bdc:	99 24       	eor	r9, r9
    6bde:	92 01       	movw	r18, r4
    6be0:	81 01       	movw	r16, r2
    6be2:	20 70       	andi	r18, 0x00	; 0
    6be4:	30 70       	andi	r19, 0x00	; 0
    6be6:	21 96       	adiw	r28, 0x01	; 1
    6be8:	0c af       	std	Y+60, r16	; 0x3c
    6bea:	1d af       	std	Y+61, r17	; 0x3d
    6bec:	2e af       	std	Y+62, r18	; 0x3e
    6bee:	3f af       	std	Y+63, r19	; 0x3f
    6bf0:	21 97       	sbiw	r28, 0x01	; 1
    6bf2:	c6 01       	movw	r24, r12
    6bf4:	b5 01       	movw	r22, r10
    6bf6:	a4 01       	movw	r20, r8
    6bf8:	93 01       	movw	r18, r6
    6bfa:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    6bfe:	7b 01       	movw	r14, r22
    6c00:	8c 01       	movw	r16, r24
    6c02:	c6 01       	movw	r24, r12
    6c04:	b5 01       	movw	r22, r10
    6c06:	a4 01       	movw	r20, r8
    6c08:	93 01       	movw	r18, r6
    6c0a:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    6c0e:	c9 01       	movw	r24, r18
    6c10:	da 01       	movw	r26, r20
    6c12:	25 96       	adiw	r28, 0x05	; 5
    6c14:	8c af       	std	Y+60, r24	; 0x3c
    6c16:	9d af       	std	Y+61, r25	; 0x3d
    6c18:	ae af       	std	Y+62, r26	; 0x3e
    6c1a:	bf af       	std	Y+63, r27	; 0x3f
    6c1c:	25 97       	sbiw	r28, 0x05	; 5
    6c1e:	bc 01       	movw	r22, r24
    6c20:	cd 01       	movw	r24, r26
    6c22:	21 96       	adiw	r28, 0x01	; 1
    6c24:	2c ad       	ldd	r18, Y+60	; 0x3c
    6c26:	3d ad       	ldd	r19, Y+61	; 0x3d
    6c28:	4e ad       	ldd	r20, Y+62	; 0x3e
    6c2a:	5f ad       	ldd	r21, Y+63	; 0x3f
    6c2c:	21 97       	sbiw	r28, 0x01	; 1
    6c2e:	0e 94 60 41 	call	0x82c0	; 0x82c0 <__mulsi3>
    6c32:	9b 01       	movw	r18, r22
    6c34:	ac 01       	movw	r20, r24
    6c36:	87 01       	movw	r16, r14
    6c38:	ff 24       	eor	r15, r15
    6c3a:	ee 24       	eor	r14, r14
    6c3c:	a9 a4       	ldd	r10, Y+41	; 0x29
    6c3e:	ba a4       	ldd	r11, Y+42	; 0x2a
    6c40:	cb a4       	ldd	r12, Y+43	; 0x2b
    6c42:	dc a4       	ldd	r13, Y+44	; 0x2c
    6c44:	c6 01       	movw	r24, r12
    6c46:	aa 27       	eor	r26, r26
    6c48:	bb 27       	eor	r27, r27
    6c4a:	5c 01       	movw	r10, r24
    6c4c:	6d 01       	movw	r12, r26
    6c4e:	ae 28       	or	r10, r14
    6c50:	bf 28       	or	r11, r15
    6c52:	c0 2a       	or	r12, r16
    6c54:	d1 2a       	or	r13, r17
    6c56:	a2 16       	cp	r10, r18
    6c58:	b3 06       	cpc	r11, r19
    6c5a:	c4 06       	cpc	r12, r20
    6c5c:	d5 06       	cpc	r13, r21
    6c5e:	60 f5       	brcc	.+88     	; 0x6cb8 <__udivdi3+0x530>
    6c60:	25 96       	adiw	r28, 0x05	; 5
    6c62:	6c ad       	ldd	r22, Y+60	; 0x3c
    6c64:	7d ad       	ldd	r23, Y+61	; 0x3d
    6c66:	8e ad       	ldd	r24, Y+62	; 0x3e
    6c68:	9f ad       	ldd	r25, Y+63	; 0x3f
    6c6a:	25 97       	sbiw	r28, 0x05	; 5
    6c6c:	61 50       	subi	r22, 0x01	; 1
    6c6e:	70 40       	sbci	r23, 0x00	; 0
    6c70:	80 40       	sbci	r24, 0x00	; 0
    6c72:	90 40       	sbci	r25, 0x00	; 0
    6c74:	25 96       	adiw	r28, 0x05	; 5
    6c76:	6c af       	std	Y+60, r22	; 0x3c
    6c78:	7d af       	std	Y+61, r23	; 0x3d
    6c7a:	8e af       	std	Y+62, r24	; 0x3e
    6c7c:	9f af       	std	Y+63, r25	; 0x3f
    6c7e:	25 97       	sbiw	r28, 0x05	; 5
    6c80:	a2 0c       	add	r10, r2
    6c82:	b3 1c       	adc	r11, r3
    6c84:	c4 1c       	adc	r12, r4
    6c86:	d5 1c       	adc	r13, r5
    6c88:	a2 14       	cp	r10, r2
    6c8a:	b3 04       	cpc	r11, r3
    6c8c:	c4 04       	cpc	r12, r4
    6c8e:	d5 04       	cpc	r13, r5
    6c90:	98 f0       	brcs	.+38     	; 0x6cb8 <__udivdi3+0x530>
    6c92:	a2 16       	cp	r10, r18
    6c94:	b3 06       	cpc	r11, r19
    6c96:	c4 06       	cpc	r12, r20
    6c98:	d5 06       	cpc	r13, r21
    6c9a:	70 f4       	brcc	.+28     	; 0x6cb8 <__udivdi3+0x530>
    6c9c:	61 50       	subi	r22, 0x01	; 1
    6c9e:	70 40       	sbci	r23, 0x00	; 0
    6ca0:	80 40       	sbci	r24, 0x00	; 0
    6ca2:	90 40       	sbci	r25, 0x00	; 0
    6ca4:	25 96       	adiw	r28, 0x05	; 5
    6ca6:	6c af       	std	Y+60, r22	; 0x3c
    6ca8:	7d af       	std	Y+61, r23	; 0x3d
    6caa:	8e af       	std	Y+62, r24	; 0x3e
    6cac:	9f af       	std	Y+63, r25	; 0x3f
    6cae:	25 97       	sbiw	r28, 0x05	; 5
    6cb0:	a2 0c       	add	r10, r2
    6cb2:	b3 1c       	adc	r11, r3
    6cb4:	c4 1c       	adc	r12, r4
    6cb6:	d5 1c       	adc	r13, r5
    6cb8:	a2 1a       	sub	r10, r18
    6cba:	b3 0a       	sbc	r11, r19
    6cbc:	c4 0a       	sbc	r12, r20
    6cbe:	d5 0a       	sbc	r13, r21
    6cc0:	c6 01       	movw	r24, r12
    6cc2:	b5 01       	movw	r22, r10
    6cc4:	a4 01       	movw	r20, r8
    6cc6:	93 01       	movw	r18, r6
    6cc8:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    6ccc:	7b 01       	movw	r14, r22
    6cce:	8c 01       	movw	r16, r24
    6cd0:	c6 01       	movw	r24, r12
    6cd2:	b5 01       	movw	r22, r10
    6cd4:	a4 01       	movw	r20, r8
    6cd6:	93 01       	movw	r18, r6
    6cd8:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    6cdc:	c9 01       	movw	r24, r18
    6cde:	da 01       	movw	r26, r20
    6ce0:	3c 01       	movw	r6, r24
    6ce2:	4d 01       	movw	r8, r26
    6ce4:	c4 01       	movw	r24, r8
    6ce6:	b3 01       	movw	r22, r6
    6ce8:	21 96       	adiw	r28, 0x01	; 1
    6cea:	2c ad       	ldd	r18, Y+60	; 0x3c
    6cec:	3d ad       	ldd	r19, Y+61	; 0x3d
    6cee:	4e ad       	ldd	r20, Y+62	; 0x3e
    6cf0:	5f ad       	ldd	r21, Y+63	; 0x3f
    6cf2:	21 97       	sbiw	r28, 0x01	; 1
    6cf4:	0e 94 60 41 	call	0x82c0	; 0x82c0 <__mulsi3>
    6cf8:	9b 01       	movw	r18, r22
    6cfa:	ac 01       	movw	r20, r24
    6cfc:	87 01       	movw	r16, r14
    6cfe:	ff 24       	eor	r15, r15
    6d00:	ee 24       	eor	r14, r14
    6d02:	89 a5       	ldd	r24, Y+41	; 0x29
    6d04:	9a a5       	ldd	r25, Y+42	; 0x2a
    6d06:	ab a5       	ldd	r26, Y+43	; 0x2b
    6d08:	bc a5       	ldd	r27, Y+44	; 0x2c
    6d0a:	a0 70       	andi	r26, 0x00	; 0
    6d0c:	b0 70       	andi	r27, 0x00	; 0
    6d0e:	57 01       	movw	r10, r14
    6d10:	68 01       	movw	r12, r16
    6d12:	a8 2a       	or	r10, r24
    6d14:	b9 2a       	or	r11, r25
    6d16:	ca 2a       	or	r12, r26
    6d18:	db 2a       	or	r13, r27
    6d1a:	a2 16       	cp	r10, r18
    6d1c:	b3 06       	cpc	r11, r19
    6d1e:	c4 06       	cpc	r12, r20
    6d20:	d5 06       	cpc	r13, r21
    6d22:	e0 f4       	brcc	.+56     	; 0x6d5c <__udivdi3+0x5d4>
    6d24:	08 94       	sec
    6d26:	61 08       	sbc	r6, r1
    6d28:	71 08       	sbc	r7, r1
    6d2a:	81 08       	sbc	r8, r1
    6d2c:	91 08       	sbc	r9, r1
    6d2e:	a2 0c       	add	r10, r2
    6d30:	b3 1c       	adc	r11, r3
    6d32:	c4 1c       	adc	r12, r4
    6d34:	d5 1c       	adc	r13, r5
    6d36:	a2 14       	cp	r10, r2
    6d38:	b3 04       	cpc	r11, r3
    6d3a:	c4 04       	cpc	r12, r4
    6d3c:	d5 04       	cpc	r13, r5
    6d3e:	70 f0       	brcs	.+28     	; 0x6d5c <__udivdi3+0x5d4>
    6d40:	a2 16       	cp	r10, r18
    6d42:	b3 06       	cpc	r11, r19
    6d44:	c4 06       	cpc	r12, r20
    6d46:	d5 06       	cpc	r13, r21
    6d48:	48 f4       	brcc	.+18     	; 0x6d5c <__udivdi3+0x5d4>
    6d4a:	08 94       	sec
    6d4c:	61 08       	sbc	r6, r1
    6d4e:	71 08       	sbc	r7, r1
    6d50:	81 08       	sbc	r8, r1
    6d52:	91 08       	sbc	r9, r1
    6d54:	a2 0c       	add	r10, r2
    6d56:	b3 1c       	adc	r11, r3
    6d58:	c4 1c       	adc	r12, r4
    6d5a:	d5 1c       	adc	r13, r5
    6d5c:	8d a5       	ldd	r24, Y+45	; 0x2d
    6d5e:	9e a5       	ldd	r25, Y+46	; 0x2e
    6d60:	af a5       	ldd	r26, Y+47	; 0x2f
    6d62:	b8 a9       	ldd	r27, Y+48	; 0x30
    6d64:	6f 96       	adiw	r28, 0x1f	; 31
    6d66:	0f ac       	ldd	r0, Y+63	; 0x3f
    6d68:	6f 97       	sbiw	r28, 0x1f	; 31
    6d6a:	04 c0       	rjmp	.+8      	; 0x6d74 <__udivdi3+0x5ec>
    6d6c:	88 0f       	add	r24, r24
    6d6e:	99 1f       	adc	r25, r25
    6d70:	aa 1f       	adc	r26, r26
    6d72:	bb 1f       	adc	r27, r27
    6d74:	0a 94       	dec	r0
    6d76:	d2 f7       	brpl	.-12     	; 0x6d6c <__udivdi3+0x5e4>
    6d78:	8d a7       	std	Y+45, r24	; 0x2d
    6d7a:	9e a7       	std	Y+46, r25	; 0x2e
    6d7c:	af a7       	std	Y+47, r26	; 0x2f
    6d7e:	b8 ab       	std	Y+48, r27	; 0x30
    6d80:	a2 1a       	sub	r10, r18
    6d82:	b3 0a       	sbc	r11, r19
    6d84:	c4 0a       	sbc	r12, r20
    6d86:	d5 0a       	sbc	r13, r21
    6d88:	25 96       	adiw	r28, 0x05	; 5
    6d8a:	ec ac       	ldd	r14, Y+60	; 0x3c
    6d8c:	fd ac       	ldd	r15, Y+61	; 0x3d
    6d8e:	0e ad       	ldd	r16, Y+62	; 0x3e
    6d90:	1f ad       	ldd	r17, Y+63	; 0x3f
    6d92:	25 97       	sbiw	r28, 0x05	; 5
    6d94:	d7 01       	movw	r26, r14
    6d96:	99 27       	eor	r25, r25
    6d98:	88 27       	eor	r24, r24
    6d9a:	68 2a       	or	r6, r24
    6d9c:	79 2a       	or	r7, r25
    6d9e:	8a 2a       	or	r8, r26
    6da0:	9b 2a       	or	r9, r27
    6da2:	82 01       	movw	r16, r4
    6da4:	22 27       	eor	r18, r18
    6da6:	33 27       	eor	r19, r19
    6da8:	29 96       	adiw	r28, 0x09	; 9
    6daa:	0c af       	std	Y+60, r16	; 0x3c
    6dac:	1d af       	std	Y+61, r17	; 0x3d
    6dae:	2e af       	std	Y+62, r18	; 0x3e
    6db0:	3f af       	std	Y+63, r19	; 0x3f
    6db2:	29 97       	sbiw	r28, 0x09	; 9
    6db4:	a2 01       	movw	r20, r4
    6db6:	91 01       	movw	r18, r2
    6db8:	40 70       	andi	r20, 0x00	; 0
    6dba:	50 70       	andi	r21, 0x00	; 0
    6dbc:	2d 96       	adiw	r28, 0x0d	; 13
    6dbe:	2c af       	std	Y+60, r18	; 0x3c
    6dc0:	3d af       	std	Y+61, r19	; 0x3d
    6dc2:	4e af       	std	Y+62, r20	; 0x3e
    6dc4:	5f af       	std	Y+63, r21	; 0x3f
    6dc6:	2d 97       	sbiw	r28, 0x0d	; 13
    6dc8:	c6 01       	movw	r24, r12
    6dca:	b5 01       	movw	r22, r10
    6dcc:	29 96       	adiw	r28, 0x09	; 9
    6dce:	2c ad       	ldd	r18, Y+60	; 0x3c
    6dd0:	3d ad       	ldd	r19, Y+61	; 0x3d
    6dd2:	4e ad       	ldd	r20, Y+62	; 0x3e
    6dd4:	5f ad       	ldd	r21, Y+63	; 0x3f
    6dd6:	29 97       	sbiw	r28, 0x09	; 9
    6dd8:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    6ddc:	7b 01       	movw	r14, r22
    6dde:	8c 01       	movw	r16, r24
    6de0:	c6 01       	movw	r24, r12
    6de2:	b5 01       	movw	r22, r10
    6de4:	29 96       	adiw	r28, 0x09	; 9
    6de6:	2c ad       	ldd	r18, Y+60	; 0x3c
    6de8:	3d ad       	ldd	r19, Y+61	; 0x3d
    6dea:	4e ad       	ldd	r20, Y+62	; 0x3e
    6dec:	5f ad       	ldd	r21, Y+63	; 0x3f
    6dee:	29 97       	sbiw	r28, 0x09	; 9
    6df0:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    6df4:	c9 01       	movw	r24, r18
    6df6:	da 01       	movw	r26, r20
    6df8:	61 96       	adiw	r28, 0x11	; 17
    6dfa:	8c af       	std	Y+60, r24	; 0x3c
    6dfc:	9d af       	std	Y+61, r25	; 0x3d
    6dfe:	ae af       	std	Y+62, r26	; 0x3e
    6e00:	bf af       	std	Y+63, r27	; 0x3f
    6e02:	61 97       	sbiw	r28, 0x11	; 17
    6e04:	bc 01       	movw	r22, r24
    6e06:	cd 01       	movw	r24, r26
    6e08:	2d 96       	adiw	r28, 0x0d	; 13
    6e0a:	2c ad       	ldd	r18, Y+60	; 0x3c
    6e0c:	3d ad       	ldd	r19, Y+61	; 0x3d
    6e0e:	4e ad       	ldd	r20, Y+62	; 0x3e
    6e10:	5f ad       	ldd	r21, Y+63	; 0x3f
    6e12:	2d 97       	sbiw	r28, 0x0d	; 13
    6e14:	0e 94 60 41 	call	0x82c0	; 0x82c0 <__mulsi3>
    6e18:	9b 01       	movw	r18, r22
    6e1a:	ac 01       	movw	r20, r24
    6e1c:	87 01       	movw	r16, r14
    6e1e:	ff 24       	eor	r15, r15
    6e20:	ee 24       	eor	r14, r14
    6e22:	ad a4       	ldd	r10, Y+45	; 0x2d
    6e24:	be a4       	ldd	r11, Y+46	; 0x2e
    6e26:	cf a4       	ldd	r12, Y+47	; 0x2f
    6e28:	d8 a8       	ldd	r13, Y+48	; 0x30
    6e2a:	c6 01       	movw	r24, r12
    6e2c:	aa 27       	eor	r26, r26
    6e2e:	bb 27       	eor	r27, r27
    6e30:	57 01       	movw	r10, r14
    6e32:	68 01       	movw	r12, r16
    6e34:	a8 2a       	or	r10, r24
    6e36:	b9 2a       	or	r11, r25
    6e38:	ca 2a       	or	r12, r26
    6e3a:	db 2a       	or	r13, r27
    6e3c:	a2 16       	cp	r10, r18
    6e3e:	b3 06       	cpc	r11, r19
    6e40:	c4 06       	cpc	r12, r20
    6e42:	d5 06       	cpc	r13, r21
    6e44:	60 f5       	brcc	.+88     	; 0x6e9e <__udivdi3+0x716>
    6e46:	61 96       	adiw	r28, 0x11	; 17
    6e48:	6c ad       	ldd	r22, Y+60	; 0x3c
    6e4a:	7d ad       	ldd	r23, Y+61	; 0x3d
    6e4c:	8e ad       	ldd	r24, Y+62	; 0x3e
    6e4e:	9f ad       	ldd	r25, Y+63	; 0x3f
    6e50:	61 97       	sbiw	r28, 0x11	; 17
    6e52:	61 50       	subi	r22, 0x01	; 1
    6e54:	70 40       	sbci	r23, 0x00	; 0
    6e56:	80 40       	sbci	r24, 0x00	; 0
    6e58:	90 40       	sbci	r25, 0x00	; 0
    6e5a:	61 96       	adiw	r28, 0x11	; 17
    6e5c:	6c af       	std	Y+60, r22	; 0x3c
    6e5e:	7d af       	std	Y+61, r23	; 0x3d
    6e60:	8e af       	std	Y+62, r24	; 0x3e
    6e62:	9f af       	std	Y+63, r25	; 0x3f
    6e64:	61 97       	sbiw	r28, 0x11	; 17
    6e66:	a2 0c       	add	r10, r2
    6e68:	b3 1c       	adc	r11, r3
    6e6a:	c4 1c       	adc	r12, r4
    6e6c:	d5 1c       	adc	r13, r5
    6e6e:	a2 14       	cp	r10, r2
    6e70:	b3 04       	cpc	r11, r3
    6e72:	c4 04       	cpc	r12, r4
    6e74:	d5 04       	cpc	r13, r5
    6e76:	98 f0       	brcs	.+38     	; 0x6e9e <__udivdi3+0x716>
    6e78:	a2 16       	cp	r10, r18
    6e7a:	b3 06       	cpc	r11, r19
    6e7c:	c4 06       	cpc	r12, r20
    6e7e:	d5 06       	cpc	r13, r21
    6e80:	70 f4       	brcc	.+28     	; 0x6e9e <__udivdi3+0x716>
    6e82:	61 50       	subi	r22, 0x01	; 1
    6e84:	70 40       	sbci	r23, 0x00	; 0
    6e86:	80 40       	sbci	r24, 0x00	; 0
    6e88:	90 40       	sbci	r25, 0x00	; 0
    6e8a:	61 96       	adiw	r28, 0x11	; 17
    6e8c:	6c af       	std	Y+60, r22	; 0x3c
    6e8e:	7d af       	std	Y+61, r23	; 0x3d
    6e90:	8e af       	std	Y+62, r24	; 0x3e
    6e92:	9f af       	std	Y+63, r25	; 0x3f
    6e94:	61 97       	sbiw	r28, 0x11	; 17
    6e96:	a2 0c       	add	r10, r2
    6e98:	b3 1c       	adc	r11, r3
    6e9a:	c4 1c       	adc	r12, r4
    6e9c:	d5 1c       	adc	r13, r5
    6e9e:	a2 1a       	sub	r10, r18
    6ea0:	b3 0a       	sbc	r11, r19
    6ea2:	c4 0a       	sbc	r12, r20
    6ea4:	d5 0a       	sbc	r13, r21
    6ea6:	c6 01       	movw	r24, r12
    6ea8:	b5 01       	movw	r22, r10
    6eaa:	29 96       	adiw	r28, 0x09	; 9
    6eac:	2c ad       	ldd	r18, Y+60	; 0x3c
    6eae:	3d ad       	ldd	r19, Y+61	; 0x3d
    6eb0:	4e ad       	ldd	r20, Y+62	; 0x3e
    6eb2:	5f ad       	ldd	r21, Y+63	; 0x3f
    6eb4:	29 97       	sbiw	r28, 0x09	; 9
    6eb6:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    6eba:	7b 01       	movw	r14, r22
    6ebc:	8c 01       	movw	r16, r24
    6ebe:	c6 01       	movw	r24, r12
    6ec0:	b5 01       	movw	r22, r10
    6ec2:	29 96       	adiw	r28, 0x09	; 9
    6ec4:	2c ad       	ldd	r18, Y+60	; 0x3c
    6ec6:	3d ad       	ldd	r19, Y+61	; 0x3d
    6ec8:	4e ad       	ldd	r20, Y+62	; 0x3e
    6eca:	5f ad       	ldd	r21, Y+63	; 0x3f
    6ecc:	29 97       	sbiw	r28, 0x09	; 9
    6ece:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    6ed2:	c9 01       	movw	r24, r18
    6ed4:	da 01       	movw	r26, r20
    6ed6:	5c 01       	movw	r10, r24
    6ed8:	6d 01       	movw	r12, r26
    6eda:	c6 01       	movw	r24, r12
    6edc:	b5 01       	movw	r22, r10
    6ede:	2d 96       	adiw	r28, 0x0d	; 13
    6ee0:	2c ad       	ldd	r18, Y+60	; 0x3c
    6ee2:	3d ad       	ldd	r19, Y+61	; 0x3d
    6ee4:	4e ad       	ldd	r20, Y+62	; 0x3e
    6ee6:	5f ad       	ldd	r21, Y+63	; 0x3f
    6ee8:	2d 97       	sbiw	r28, 0x0d	; 13
    6eea:	0e 94 60 41 	call	0x82c0	; 0x82c0 <__mulsi3>
    6eee:	9b 01       	movw	r18, r22
    6ef0:	ac 01       	movw	r20, r24
    6ef2:	87 01       	movw	r16, r14
    6ef4:	ff 24       	eor	r15, r15
    6ef6:	ee 24       	eor	r14, r14
    6ef8:	8d a5       	ldd	r24, Y+45	; 0x2d
    6efa:	9e a5       	ldd	r25, Y+46	; 0x2e
    6efc:	af a5       	ldd	r26, Y+47	; 0x2f
    6efe:	b8 a9       	ldd	r27, Y+48	; 0x30
    6f00:	a0 70       	andi	r26, 0x00	; 0
    6f02:	b0 70       	andi	r27, 0x00	; 0
    6f04:	e8 2a       	or	r14, r24
    6f06:	f9 2a       	or	r15, r25
    6f08:	0a 2b       	or	r16, r26
    6f0a:	1b 2b       	or	r17, r27
    6f0c:	e2 16       	cp	r14, r18
    6f0e:	f3 06       	cpc	r15, r19
    6f10:	04 07       	cpc	r16, r20
    6f12:	15 07       	cpc	r17, r21
    6f14:	c0 f4       	brcc	.+48     	; 0x6f46 <__udivdi3+0x7be>
    6f16:	08 94       	sec
    6f18:	a1 08       	sbc	r10, r1
    6f1a:	b1 08       	sbc	r11, r1
    6f1c:	c1 08       	sbc	r12, r1
    6f1e:	d1 08       	sbc	r13, r1
    6f20:	e2 0c       	add	r14, r2
    6f22:	f3 1c       	adc	r15, r3
    6f24:	04 1d       	adc	r16, r4
    6f26:	15 1d       	adc	r17, r5
    6f28:	e2 14       	cp	r14, r2
    6f2a:	f3 04       	cpc	r15, r3
    6f2c:	04 05       	cpc	r16, r4
    6f2e:	15 05       	cpc	r17, r5
    6f30:	50 f0       	brcs	.+20     	; 0x6f46 <__udivdi3+0x7be>
    6f32:	e2 16       	cp	r14, r18
    6f34:	f3 06       	cpc	r15, r19
    6f36:	04 07       	cpc	r16, r20
    6f38:	15 07       	cpc	r17, r21
    6f3a:	28 f4       	brcc	.+10     	; 0x6f46 <__udivdi3+0x7be>
    6f3c:	08 94       	sec
    6f3e:	a1 08       	sbc	r10, r1
    6f40:	b1 08       	sbc	r11, r1
    6f42:	c1 08       	sbc	r12, r1
    6f44:	d1 08       	sbc	r13, r1
    6f46:	61 96       	adiw	r28, 0x11	; 17
    6f48:	ec ac       	ldd	r14, Y+60	; 0x3c
    6f4a:	fd ac       	ldd	r15, Y+61	; 0x3d
    6f4c:	0e ad       	ldd	r16, Y+62	; 0x3e
    6f4e:	1f ad       	ldd	r17, Y+63	; 0x3f
    6f50:	61 97       	sbiw	r28, 0x11	; 17
    6f52:	d7 01       	movw	r26, r14
    6f54:	99 27       	eor	r25, r25
    6f56:	88 27       	eor	r24, r24
    6f58:	96 01       	movw	r18, r12
    6f5a:	85 01       	movw	r16, r10
    6f5c:	08 2b       	or	r16, r24
    6f5e:	19 2b       	or	r17, r25
    6f60:	2a 2b       	or	r18, r26
    6f62:	3b 2b       	or	r19, r27
    6f64:	09 ab       	std	Y+49, r16	; 0x31
    6f66:	1a ab       	std	Y+50, r17	; 0x32
    6f68:	2b ab       	std	Y+51, r18	; 0x33
    6f6a:	3c ab       	std	Y+52, r19	; 0x34
    6f6c:	62 c2       	rjmp	.+1220   	; 0x7432 <__udivdi3+0xcaa>
    6f6e:	6e 14       	cp	r6, r14
    6f70:	7f 04       	cpc	r7, r15
    6f72:	80 06       	cpc	r8, r16
    6f74:	91 06       	cpc	r9, r17
    6f76:	08 f4       	brcc	.+2      	; 0x6f7a <__udivdi3+0x7f2>
    6f78:	51 c2       	rjmp	.+1186   	; 0x741c <__udivdi3+0xc94>
    6f7a:	20 e0       	ldi	r18, 0x00	; 0
    6f7c:	e2 16       	cp	r14, r18
    6f7e:	20 e0       	ldi	r18, 0x00	; 0
    6f80:	f2 06       	cpc	r15, r18
    6f82:	21 e0       	ldi	r18, 0x01	; 1
    6f84:	02 07       	cpc	r16, r18
    6f86:	20 e0       	ldi	r18, 0x00	; 0
    6f88:	12 07       	cpc	r17, r18
    6f8a:	88 f4       	brcc	.+34     	; 0x6fae <__udivdi3+0x826>
    6f8c:	3f ef       	ldi	r19, 0xFF	; 255
    6f8e:	e3 16       	cp	r14, r19
    6f90:	f1 04       	cpc	r15, r1
    6f92:	01 05       	cpc	r16, r1
    6f94:	11 05       	cpc	r17, r1
    6f96:	31 f0       	breq	.+12     	; 0x6fa4 <__udivdi3+0x81c>
    6f98:	28 f0       	brcs	.+10     	; 0x6fa4 <__udivdi3+0x81c>
    6f9a:	48 e0       	ldi	r20, 0x08	; 8
    6f9c:	50 e0       	ldi	r21, 0x00	; 0
    6f9e:	60 e0       	ldi	r22, 0x00	; 0
    6fa0:	70 e0       	ldi	r23, 0x00	; 0
    6fa2:	17 c0       	rjmp	.+46     	; 0x6fd2 <__udivdi3+0x84a>
    6fa4:	40 e0       	ldi	r20, 0x00	; 0
    6fa6:	50 e0       	ldi	r21, 0x00	; 0
    6fa8:	60 e0       	ldi	r22, 0x00	; 0
    6faa:	70 e0       	ldi	r23, 0x00	; 0
    6fac:	12 c0       	rjmp	.+36     	; 0x6fd2 <__udivdi3+0x84a>
    6fae:	40 e0       	ldi	r20, 0x00	; 0
    6fb0:	e4 16       	cp	r14, r20
    6fb2:	40 e0       	ldi	r20, 0x00	; 0
    6fb4:	f4 06       	cpc	r15, r20
    6fb6:	40 e0       	ldi	r20, 0x00	; 0
    6fb8:	04 07       	cpc	r16, r20
    6fba:	41 e0       	ldi	r20, 0x01	; 1
    6fbc:	14 07       	cpc	r17, r20
    6fbe:	28 f0       	brcs	.+10     	; 0x6fca <__udivdi3+0x842>
    6fc0:	48 e1       	ldi	r20, 0x18	; 24
    6fc2:	50 e0       	ldi	r21, 0x00	; 0
    6fc4:	60 e0       	ldi	r22, 0x00	; 0
    6fc6:	70 e0       	ldi	r23, 0x00	; 0
    6fc8:	04 c0       	rjmp	.+8      	; 0x6fd2 <__udivdi3+0x84a>
    6fca:	40 e1       	ldi	r20, 0x10	; 16
    6fcc:	50 e0       	ldi	r21, 0x00	; 0
    6fce:	60 e0       	ldi	r22, 0x00	; 0
    6fd0:	70 e0       	ldi	r23, 0x00	; 0
    6fd2:	d8 01       	movw	r26, r16
    6fd4:	c7 01       	movw	r24, r14
    6fd6:	04 2e       	mov	r0, r20
    6fd8:	04 c0       	rjmp	.+8      	; 0x6fe2 <__udivdi3+0x85a>
    6fda:	b6 95       	lsr	r27
    6fdc:	a7 95       	ror	r26
    6fde:	97 95       	ror	r25
    6fe0:	87 95       	ror	r24
    6fe2:	0a 94       	dec	r0
    6fe4:	d2 f7       	brpl	.-12     	; 0x6fda <__udivdi3+0x852>
    6fe6:	82 51       	subi	r24, 0x12	; 18
    6fe8:	9e 4f       	sbci	r25, 0xFE	; 254
    6fea:	dc 01       	movw	r26, r24
    6fec:	2c 91       	ld	r18, X
    6fee:	30 e2       	ldi	r19, 0x20	; 32
    6ff0:	a3 2e       	mov	r10, r19
    6ff2:	b1 2c       	mov	r11, r1
    6ff4:	c1 2c       	mov	r12, r1
    6ff6:	d1 2c       	mov	r13, r1
    6ff8:	d6 01       	movw	r26, r12
    6ffa:	c5 01       	movw	r24, r10
    6ffc:	84 1b       	sub	r24, r20
    6ffe:	95 0b       	sbc	r25, r21
    7000:	a6 0b       	sbc	r26, r22
    7002:	b7 0b       	sbc	r27, r23
    7004:	82 1b       	sub	r24, r18
    7006:	91 09       	sbc	r25, r1
    7008:	a1 09       	sbc	r26, r1
    700a:	b1 09       	sbc	r27, r1
    700c:	00 97       	sbiw	r24, 0x00	; 0
    700e:	a1 05       	cpc	r26, r1
    7010:	b1 05       	cpc	r27, r1
    7012:	89 f4       	brne	.+34     	; 0x7036 <__udivdi3+0x8ae>
    7014:	e6 14       	cp	r14, r6
    7016:	f7 04       	cpc	r15, r7
    7018:	08 05       	cpc	r16, r8
    701a:	19 05       	cpc	r17, r9
    701c:	08 f4       	brcc	.+2      	; 0x7020 <__udivdi3+0x898>
    701e:	f2 c1       	rjmp	.+996    	; 0x7404 <__udivdi3+0xc7c>
    7020:	6d a4       	ldd	r6, Y+45	; 0x2d
    7022:	7e a4       	ldd	r7, Y+46	; 0x2e
    7024:	8f a4       	ldd	r8, Y+47	; 0x2f
    7026:	98 a8       	ldd	r9, Y+48	; 0x30
    7028:	62 14       	cp	r6, r2
    702a:	73 04       	cpc	r7, r3
    702c:	84 04       	cpc	r8, r4
    702e:	95 04       	cpc	r9, r5
    7030:	08 f0       	brcs	.+2      	; 0x7034 <__udivdi3+0x8ac>
    7032:	e8 c1       	rjmp	.+976    	; 0x7404 <__udivdi3+0xc7c>
    7034:	f3 c1       	rjmp	.+998    	; 0x741c <__udivdi3+0xc94>
    7036:	6e 96       	adiw	r28, 0x1e	; 30
    7038:	8f af       	std	Y+63, r24	; 0x3f
    703a:	6e 97       	sbiw	r28, 0x1e	; 30
    703c:	08 2e       	mov	r0, r24
    703e:	04 c0       	rjmp	.+8      	; 0x7048 <__udivdi3+0x8c0>
    7040:	ee 0c       	add	r14, r14
    7042:	ff 1c       	adc	r15, r15
    7044:	00 1f       	adc	r16, r16
    7046:	11 1f       	adc	r17, r17
    7048:	0a 94       	dec	r0
    704a:	d2 f7       	brpl	.-12     	; 0x7040 <__udivdi3+0x8b8>
    704c:	6a 2d       	mov	r22, r10
    704e:	68 1b       	sub	r22, r24
    7050:	d2 01       	movw	r26, r4
    7052:	c1 01       	movw	r24, r2
    7054:	06 2e       	mov	r0, r22
    7056:	04 c0       	rjmp	.+8      	; 0x7060 <__udivdi3+0x8d8>
    7058:	b6 95       	lsr	r27
    705a:	a7 95       	ror	r26
    705c:	97 95       	ror	r25
    705e:	87 95       	ror	r24
    7060:	0a 94       	dec	r0
    7062:	d2 f7       	brpl	.-12     	; 0x7058 <__udivdi3+0x8d0>
    7064:	5c 01       	movw	r10, r24
    7066:	6d 01       	movw	r12, r26
    7068:	ae 28       	or	r10, r14
    706a:	bf 28       	or	r11, r15
    706c:	c0 2a       	or	r12, r16
    706e:	d1 2a       	or	r13, r17
    7070:	ad a2       	std	Y+37, r10	; 0x25
    7072:	be a2       	std	Y+38, r11	; 0x26
    7074:	cf a2       	std	Y+39, r12	; 0x27
    7076:	d8 a6       	std	Y+40, r13	; 0x28
    7078:	72 01       	movw	r14, r4
    707a:	61 01       	movw	r12, r2
    707c:	6e 96       	adiw	r28, 0x1e	; 30
    707e:	0f ac       	ldd	r0, Y+63	; 0x3f
    7080:	6e 97       	sbiw	r28, 0x1e	; 30
    7082:	04 c0       	rjmp	.+8      	; 0x708c <__udivdi3+0x904>
    7084:	cc 0c       	add	r12, r12
    7086:	dd 1c       	adc	r13, r13
    7088:	ee 1c       	adc	r14, r14
    708a:	ff 1c       	adc	r15, r15
    708c:	0a 94       	dec	r0
    708e:	d2 f7       	brpl	.-12     	; 0x7084 <__udivdi3+0x8fc>
    7090:	c9 a2       	std	Y+33, r12	; 0x21
    7092:	da a2       	std	Y+34, r13	; 0x22
    7094:	eb a2       	std	Y+35, r14	; 0x23
    7096:	fc a2       	std	Y+36, r15	; 0x24
    7098:	64 01       	movw	r12, r8
    709a:	53 01       	movw	r10, r6
    709c:	06 2e       	mov	r0, r22
    709e:	04 c0       	rjmp	.+8      	; 0x70a8 <__udivdi3+0x920>
    70a0:	d6 94       	lsr	r13
    70a2:	c7 94       	ror	r12
    70a4:	b7 94       	ror	r11
    70a6:	a7 94       	ror	r10
    70a8:	0a 94       	dec	r0
    70aa:	d2 f7       	brpl	.-12     	; 0x70a0 <__udivdi3+0x918>
    70ac:	d4 01       	movw	r26, r8
    70ae:	c3 01       	movw	r24, r6
    70b0:	6e 96       	adiw	r28, 0x1e	; 30
    70b2:	0f ac       	ldd	r0, Y+63	; 0x3f
    70b4:	6e 97       	sbiw	r28, 0x1e	; 30
    70b6:	04 c0       	rjmp	.+8      	; 0x70c0 <__udivdi3+0x938>
    70b8:	88 0f       	add	r24, r24
    70ba:	99 1f       	adc	r25, r25
    70bc:	aa 1f       	adc	r26, r26
    70be:	bb 1f       	adc	r27, r27
    70c0:	0a 94       	dec	r0
    70c2:	d2 f7       	brpl	.-12     	; 0x70b8 <__udivdi3+0x930>
    70c4:	ed a4       	ldd	r14, Y+45	; 0x2d
    70c6:	fe a4       	ldd	r15, Y+46	; 0x2e
    70c8:	0f a5       	ldd	r16, Y+47	; 0x2f
    70ca:	18 a9       	ldd	r17, Y+48	; 0x30
    70cc:	04 c0       	rjmp	.+8      	; 0x70d6 <__udivdi3+0x94e>
    70ce:	16 95       	lsr	r17
    70d0:	07 95       	ror	r16
    70d2:	f7 94       	ror	r15
    70d4:	e7 94       	ror	r14
    70d6:	6a 95       	dec	r22
    70d8:	d2 f7       	brpl	.-12     	; 0x70ce <__udivdi3+0x946>
    70da:	37 01       	movw	r6, r14
    70dc:	48 01       	movw	r8, r16
    70de:	68 2a       	or	r6, r24
    70e0:	79 2a       	or	r7, r25
    70e2:	8a 2a       	or	r8, r26
    70e4:	9b 2a       	or	r9, r27
    70e6:	6d 8e       	std	Y+29, r6	; 0x1d
    70e8:	7e 8e       	std	Y+30, r7	; 0x1e
    70ea:	8f 8e       	std	Y+31, r8	; 0x1f
    70ec:	98 a2       	std	Y+32, r9	; 0x20
    70ee:	ed a0       	ldd	r14, Y+37	; 0x25
    70f0:	fe a0       	ldd	r15, Y+38	; 0x26
    70f2:	0f a1       	ldd	r16, Y+39	; 0x27
    70f4:	18 a5       	ldd	r17, Y+40	; 0x28
    70f6:	38 01       	movw	r6, r16
    70f8:	88 24       	eor	r8, r8
    70fa:	99 24       	eor	r9, r9
    70fc:	98 01       	movw	r18, r16
    70fe:	87 01       	movw	r16, r14
    7100:	20 70       	andi	r18, 0x00	; 0
    7102:	30 70       	andi	r19, 0x00	; 0
    7104:	65 96       	adiw	r28, 0x15	; 21
    7106:	0c af       	std	Y+60, r16	; 0x3c
    7108:	1d af       	std	Y+61, r17	; 0x3d
    710a:	2e af       	std	Y+62, r18	; 0x3e
    710c:	3f af       	std	Y+63, r19	; 0x3f
    710e:	65 97       	sbiw	r28, 0x15	; 21
    7110:	c6 01       	movw	r24, r12
    7112:	b5 01       	movw	r22, r10
    7114:	a4 01       	movw	r20, r8
    7116:	93 01       	movw	r18, r6
    7118:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    711c:	7b 01       	movw	r14, r22
    711e:	8c 01       	movw	r16, r24
    7120:	c6 01       	movw	r24, r12
    7122:	b5 01       	movw	r22, r10
    7124:	a4 01       	movw	r20, r8
    7126:	93 01       	movw	r18, r6
    7128:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    712c:	c9 01       	movw	r24, r18
    712e:	da 01       	movw	r26, r20
    7130:	1c 01       	movw	r2, r24
    7132:	2d 01       	movw	r4, r26
    7134:	c2 01       	movw	r24, r4
    7136:	b1 01       	movw	r22, r2
    7138:	65 96       	adiw	r28, 0x15	; 21
    713a:	2c ad       	ldd	r18, Y+60	; 0x3c
    713c:	3d ad       	ldd	r19, Y+61	; 0x3d
    713e:	4e ad       	ldd	r20, Y+62	; 0x3e
    7140:	5f ad       	ldd	r21, Y+63	; 0x3f
    7142:	65 97       	sbiw	r28, 0x15	; 21
    7144:	0e 94 60 41 	call	0x82c0	; 0x82c0 <__mulsi3>
    7148:	9b 01       	movw	r18, r22
    714a:	ac 01       	movw	r20, r24
    714c:	87 01       	movw	r16, r14
    714e:	ff 24       	eor	r15, r15
    7150:	ee 24       	eor	r14, r14
    7152:	ad 8c       	ldd	r10, Y+29	; 0x1d
    7154:	be 8c       	ldd	r11, Y+30	; 0x1e
    7156:	cf 8c       	ldd	r12, Y+31	; 0x1f
    7158:	d8 a0       	ldd	r13, Y+32	; 0x20
    715a:	c6 01       	movw	r24, r12
    715c:	aa 27       	eor	r26, r26
    715e:	bb 27       	eor	r27, r27
    7160:	57 01       	movw	r10, r14
    7162:	68 01       	movw	r12, r16
    7164:	a8 2a       	or	r10, r24
    7166:	b9 2a       	or	r11, r25
    7168:	ca 2a       	or	r12, r26
    716a:	db 2a       	or	r13, r27
    716c:	a2 16       	cp	r10, r18
    716e:	b3 06       	cpc	r11, r19
    7170:	c4 06       	cpc	r12, r20
    7172:	d5 06       	cpc	r13, r21
    7174:	00 f5       	brcc	.+64     	; 0x71b6 <__udivdi3+0xa2e>
    7176:	08 94       	sec
    7178:	21 08       	sbc	r2, r1
    717a:	31 08       	sbc	r3, r1
    717c:	41 08       	sbc	r4, r1
    717e:	51 08       	sbc	r5, r1
    7180:	ed a0       	ldd	r14, Y+37	; 0x25
    7182:	fe a0       	ldd	r15, Y+38	; 0x26
    7184:	0f a1       	ldd	r16, Y+39	; 0x27
    7186:	18 a5       	ldd	r17, Y+40	; 0x28
    7188:	ae 0c       	add	r10, r14
    718a:	bf 1c       	adc	r11, r15
    718c:	c0 1e       	adc	r12, r16
    718e:	d1 1e       	adc	r13, r17
    7190:	ae 14       	cp	r10, r14
    7192:	bf 04       	cpc	r11, r15
    7194:	c0 06       	cpc	r12, r16
    7196:	d1 06       	cpc	r13, r17
    7198:	70 f0       	brcs	.+28     	; 0x71b6 <__udivdi3+0xa2e>
    719a:	a2 16       	cp	r10, r18
    719c:	b3 06       	cpc	r11, r19
    719e:	c4 06       	cpc	r12, r20
    71a0:	d5 06       	cpc	r13, r21
    71a2:	48 f4       	brcc	.+18     	; 0x71b6 <__udivdi3+0xa2e>
    71a4:	08 94       	sec
    71a6:	21 08       	sbc	r2, r1
    71a8:	31 08       	sbc	r3, r1
    71aa:	41 08       	sbc	r4, r1
    71ac:	51 08       	sbc	r5, r1
    71ae:	ae 0c       	add	r10, r14
    71b0:	bf 1c       	adc	r11, r15
    71b2:	c0 1e       	adc	r12, r16
    71b4:	d1 1e       	adc	r13, r17
    71b6:	a2 1a       	sub	r10, r18
    71b8:	b3 0a       	sbc	r11, r19
    71ba:	c4 0a       	sbc	r12, r20
    71bc:	d5 0a       	sbc	r13, r21
    71be:	c6 01       	movw	r24, r12
    71c0:	b5 01       	movw	r22, r10
    71c2:	a4 01       	movw	r20, r8
    71c4:	93 01       	movw	r18, r6
    71c6:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    71ca:	7b 01       	movw	r14, r22
    71cc:	8c 01       	movw	r16, r24
    71ce:	c6 01       	movw	r24, r12
    71d0:	b5 01       	movw	r22, r10
    71d2:	a4 01       	movw	r20, r8
    71d4:	93 01       	movw	r18, r6
    71d6:	0e 94 93 41 	call	0x8326	; 0x8326 <__udivmodsi4>
    71da:	c9 01       	movw	r24, r18
    71dc:	da 01       	movw	r26, r20
    71de:	3c 01       	movw	r6, r24
    71e0:	4d 01       	movw	r8, r26
    71e2:	c4 01       	movw	r24, r8
    71e4:	b3 01       	movw	r22, r6
    71e6:	65 96       	adiw	r28, 0x15	; 21
    71e8:	2c ad       	ldd	r18, Y+60	; 0x3c
    71ea:	3d ad       	ldd	r19, Y+61	; 0x3d
    71ec:	4e ad       	ldd	r20, Y+62	; 0x3e
    71ee:	5f ad       	ldd	r21, Y+63	; 0x3f
    71f0:	65 97       	sbiw	r28, 0x15	; 21
    71f2:	0e 94 60 41 	call	0x82c0	; 0x82c0 <__mulsi3>
    71f6:	9b 01       	movw	r18, r22
    71f8:	ac 01       	movw	r20, r24
    71fa:	87 01       	movw	r16, r14
    71fc:	ff 24       	eor	r15, r15
    71fe:	ee 24       	eor	r14, r14
    7200:	8d 8d       	ldd	r24, Y+29	; 0x1d
    7202:	9e 8d       	ldd	r25, Y+30	; 0x1e
    7204:	af 8d       	ldd	r26, Y+31	; 0x1f
    7206:	b8 a1       	ldd	r27, Y+32	; 0x20
    7208:	a0 70       	andi	r26, 0x00	; 0
    720a:	b0 70       	andi	r27, 0x00	; 0
    720c:	57 01       	movw	r10, r14
    720e:	68 01       	movw	r12, r16
    7210:	a8 2a       	or	r10, r24
    7212:	b9 2a       	or	r11, r25
    7214:	ca 2a       	or	r12, r26
    7216:	db 2a       	or	r13, r27
    7218:	a2 16       	cp	r10, r18
    721a:	b3 06       	cpc	r11, r19
    721c:	c4 06       	cpc	r12, r20
    721e:	d5 06       	cpc	r13, r21
    7220:	00 f5       	brcc	.+64     	; 0x7262 <__udivdi3+0xada>
    7222:	08 94       	sec
    7224:	61 08       	sbc	r6, r1
    7226:	71 08       	sbc	r7, r1
    7228:	81 08       	sbc	r8, r1
    722a:	91 08       	sbc	r9, r1
    722c:	6d a1       	ldd	r22, Y+37	; 0x25
    722e:	7e a1       	ldd	r23, Y+38	; 0x26
    7230:	8f a1       	ldd	r24, Y+39	; 0x27
    7232:	98 a5       	ldd	r25, Y+40	; 0x28
    7234:	a6 0e       	add	r10, r22
    7236:	b7 1e       	adc	r11, r23
    7238:	c8 1e       	adc	r12, r24
    723a:	d9 1e       	adc	r13, r25
    723c:	a6 16       	cp	r10, r22
    723e:	b7 06       	cpc	r11, r23
    7240:	c8 06       	cpc	r12, r24
    7242:	d9 06       	cpc	r13, r25
    7244:	70 f0       	brcs	.+28     	; 0x7262 <__udivdi3+0xada>
    7246:	a2 16       	cp	r10, r18
    7248:	b3 06       	cpc	r11, r19
    724a:	c4 06       	cpc	r12, r20
    724c:	d5 06       	cpc	r13, r21
    724e:	48 f4       	brcc	.+18     	; 0x7262 <__udivdi3+0xada>
    7250:	08 94       	sec
    7252:	61 08       	sbc	r6, r1
    7254:	71 08       	sbc	r7, r1
    7256:	81 08       	sbc	r8, r1
    7258:	91 08       	sbc	r9, r1
    725a:	a6 0e       	add	r10, r22
    725c:	b7 1e       	adc	r11, r23
    725e:	c8 1e       	adc	r12, r24
    7260:	d9 1e       	adc	r13, r25
    7262:	d6 01       	movw	r26, r12
    7264:	c5 01       	movw	r24, r10
    7266:	82 1b       	sub	r24, r18
    7268:	93 0b       	sbc	r25, r19
    726a:	a4 0b       	sbc	r26, r20
    726c:	b5 0b       	sbc	r27, r21
    726e:	89 8f       	std	Y+25, r24	; 0x19
    7270:	9a 8f       	std	Y+26, r25	; 0x1a
    7272:	ab 8f       	std	Y+27, r26	; 0x1b
    7274:	bc 8f       	std	Y+28, r27	; 0x1c
    7276:	d1 01       	movw	r26, r2
    7278:	99 27       	eor	r25, r25
    727a:	88 27       	eor	r24, r24
    727c:	64 01       	movw	r12, r8
    727e:	53 01       	movw	r10, r6
    7280:	a8 2a       	or	r10, r24
    7282:	b9 2a       	or	r11, r25
    7284:	ca 2a       	or	r12, r26
    7286:	db 2a       	or	r13, r27
    7288:	a9 aa       	std	Y+49, r10	; 0x31
    728a:	ba aa       	std	Y+50, r11	; 0x32
    728c:	cb aa       	std	Y+51, r12	; 0x33
    728e:	dc aa       	std	Y+52, r13	; 0x34
    7290:	86 01       	movw	r16, r12
    7292:	75 01       	movw	r14, r10
    7294:	2f ef       	ldi	r18, 0xFF	; 255
    7296:	3f ef       	ldi	r19, 0xFF	; 255
    7298:	40 e0       	ldi	r20, 0x00	; 0
    729a:	50 e0       	ldi	r21, 0x00	; 0
    729c:	e2 22       	and	r14, r18
    729e:	f3 22       	and	r15, r19
    72a0:	04 23       	and	r16, r20
    72a2:	15 23       	and	r17, r21
    72a4:	a6 01       	movw	r20, r12
    72a6:	66 27       	eor	r22, r22
    72a8:	77 27       	eor	r23, r23
    72aa:	6d 96       	adiw	r28, 0x1d	; 29
    72ac:	4c af       	std	Y+60, r20	; 0x3c
    72ae:	5d af       	std	Y+61, r21	; 0x3d
    72b0:	6e af       	std	Y+62, r22	; 0x3e
    72b2:	7f af       	std	Y+63, r23	; 0x3f
    72b4:	6d 97       	sbiw	r28, 0x1d	; 29
    72b6:	a9 a0       	ldd	r10, Y+33	; 0x21
    72b8:	ba a0       	ldd	r11, Y+34	; 0x22
    72ba:	cb a0       	ldd	r12, Y+35	; 0x23
    72bc:	dc a0       	ldd	r13, Y+36	; 0x24
    72be:	6f ef       	ldi	r22, 0xFF	; 255
    72c0:	7f ef       	ldi	r23, 0xFF	; 255
    72c2:	80 e0       	ldi	r24, 0x00	; 0
    72c4:	90 e0       	ldi	r25, 0x00	; 0
    72c6:	a6 22       	and	r10, r22
    72c8:	b7 22       	and	r11, r23
    72ca:	c8 22       	and	r12, r24
    72cc:	d9 22       	and	r13, r25
    72ce:	89 a1       	ldd	r24, Y+33	; 0x21
    72d0:	9a a1       	ldd	r25, Y+34	; 0x22
    72d2:	ab a1       	ldd	r26, Y+35	; 0x23
    72d4:	bc a1       	ldd	r27, Y+36	; 0x24
    72d6:	1d 01       	movw	r2, r26
    72d8:	44 24       	eor	r4, r4
    72da:	55 24       	eor	r5, r5
    72dc:	c8 01       	movw	r24, r16
    72de:	b7 01       	movw	r22, r14
    72e0:	a6 01       	movw	r20, r12
    72e2:	95 01       	movw	r18, r10
    72e4:	0e 94 60 41 	call	0x82c0	; 0x82c0 <__mulsi3>
    72e8:	69 96       	adiw	r28, 0x19	; 25
    72ea:	6c af       	std	Y+60, r22	; 0x3c
    72ec:	7d af       	std	Y+61, r23	; 0x3d
    72ee:	8e af       	std	Y+62, r24	; 0x3e
    72f0:	9f af       	std	Y+63, r25	; 0x3f
    72f2:	69 97       	sbiw	r28, 0x19	; 25
    72f4:	c8 01       	movw	r24, r16
    72f6:	b7 01       	movw	r22, r14
    72f8:	a2 01       	movw	r20, r4
    72fa:	91 01       	movw	r18, r2
    72fc:	0e 94 60 41 	call	0x82c0	; 0x82c0 <__mulsi3>
    7300:	3b 01       	movw	r6, r22
    7302:	4c 01       	movw	r8, r24
    7304:	6d 96       	adiw	r28, 0x1d	; 29
    7306:	6c ad       	ldd	r22, Y+60	; 0x3c
    7308:	7d ad       	ldd	r23, Y+61	; 0x3d
    730a:	8e ad       	ldd	r24, Y+62	; 0x3e
    730c:	9f ad       	ldd	r25, Y+63	; 0x3f
    730e:	6d 97       	sbiw	r28, 0x1d	; 29
    7310:	a6 01       	movw	r20, r12
    7312:	95 01       	movw	r18, r10
    7314:	0e 94 60 41 	call	0x82c0	; 0x82c0 <__mulsi3>
    7318:	7b 01       	movw	r14, r22
    731a:	8c 01       	movw	r16, r24
    731c:	6d 96       	adiw	r28, 0x1d	; 29
    731e:	6c ad       	ldd	r22, Y+60	; 0x3c
    7320:	7d ad       	ldd	r23, Y+61	; 0x3d
    7322:	8e ad       	ldd	r24, Y+62	; 0x3e
    7324:	9f ad       	ldd	r25, Y+63	; 0x3f
    7326:	6d 97       	sbiw	r28, 0x1d	; 29
    7328:	a2 01       	movw	r20, r4
    732a:	91 01       	movw	r18, r2
    732c:	0e 94 60 41 	call	0x82c0	; 0x82c0 <__mulsi3>
    7330:	5b 01       	movw	r10, r22
    7332:	6c 01       	movw	r12, r24
    7334:	a8 01       	movw	r20, r16
    7336:	97 01       	movw	r18, r14
    7338:	26 0d       	add	r18, r6
    733a:	37 1d       	adc	r19, r7
    733c:	48 1d       	adc	r20, r8
    733e:	59 1d       	adc	r21, r9
    7340:	69 96       	adiw	r28, 0x19	; 25
    7342:	6c ac       	ldd	r6, Y+60	; 0x3c
    7344:	7d ac       	ldd	r7, Y+61	; 0x3d
    7346:	8e ac       	ldd	r8, Y+62	; 0x3e
    7348:	9f ac       	ldd	r9, Y+63	; 0x3f
    734a:	69 97       	sbiw	r28, 0x19	; 25
    734c:	c4 01       	movw	r24, r8
    734e:	aa 27       	eor	r26, r26
    7350:	bb 27       	eor	r27, r27
    7352:	28 0f       	add	r18, r24
    7354:	39 1f       	adc	r19, r25
    7356:	4a 1f       	adc	r20, r26
    7358:	5b 1f       	adc	r21, r27
    735a:	2e 15       	cp	r18, r14
    735c:	3f 05       	cpc	r19, r15
    735e:	40 07       	cpc	r20, r16
    7360:	51 07       	cpc	r21, r17
    7362:	48 f4       	brcc	.+18     	; 0x7376 <__udivdi3+0xbee>
    7364:	e1 2c       	mov	r14, r1
    7366:	f1 2c       	mov	r15, r1
    7368:	61 e0       	ldi	r22, 0x01	; 1
    736a:	06 2f       	mov	r16, r22
    736c:	11 2d       	mov	r17, r1
    736e:	ae 0c       	add	r10, r14
    7370:	bf 1c       	adc	r11, r15
    7372:	c0 1e       	adc	r12, r16
    7374:	d1 1e       	adc	r13, r17
    7376:	ca 01       	movw	r24, r20
    7378:	aa 27       	eor	r26, r26
    737a:	bb 27       	eor	r27, r27
    737c:	bc 01       	movw	r22, r24
    737e:	cd 01       	movw	r24, r26
    7380:	6a 0d       	add	r22, r10
    7382:	7b 1d       	adc	r23, r11
    7384:	8c 1d       	adc	r24, r12
    7386:	9d 1d       	adc	r25, r13
    7388:	69 8c       	ldd	r6, Y+25	; 0x19
    738a:	7a 8c       	ldd	r7, Y+26	; 0x1a
    738c:	8b 8c       	ldd	r8, Y+27	; 0x1b
    738e:	9c 8c       	ldd	r9, Y+28	; 0x1c
    7390:	66 16       	cp	r6, r22
    7392:	77 06       	cpc	r7, r23
    7394:	88 06       	cpc	r8, r24
    7396:	99 06       	cpc	r9, r25
    7398:	40 f1       	brcs	.+80     	; 0x73ea <__udivdi3+0xc62>
    739a:	66 15       	cp	r22, r6
    739c:	77 05       	cpc	r23, r7
    739e:	88 05       	cpc	r24, r8
    73a0:	99 05       	cpc	r25, r9
    73a2:	09 f0       	breq	.+2      	; 0x73a6 <__udivdi3+0xc1e>
    73a4:	43 c0       	rjmp	.+134    	; 0x742c <__udivdi3+0xca4>
    73a6:	d9 01       	movw	r26, r18
    73a8:	99 27       	eor	r25, r25
    73aa:	88 27       	eor	r24, r24
    73ac:	69 96       	adiw	r28, 0x19	; 25
    73ae:	2c ad       	ldd	r18, Y+60	; 0x3c
    73b0:	3d ad       	ldd	r19, Y+61	; 0x3d
    73b2:	4e ad       	ldd	r20, Y+62	; 0x3e
    73b4:	5f ad       	ldd	r21, Y+63	; 0x3f
    73b6:	69 97       	sbiw	r28, 0x19	; 25
    73b8:	40 70       	andi	r20, 0x00	; 0
    73ba:	50 70       	andi	r21, 0x00	; 0
    73bc:	82 0f       	add	r24, r18
    73be:	93 1f       	adc	r25, r19
    73c0:	a4 1f       	adc	r26, r20
    73c2:	b5 1f       	adc	r27, r21
    73c4:	2d a5       	ldd	r18, Y+45	; 0x2d
    73c6:	3e a5       	ldd	r19, Y+46	; 0x2e
    73c8:	4f a5       	ldd	r20, Y+47	; 0x2f
    73ca:	58 a9       	ldd	r21, Y+48	; 0x30
    73cc:	6e 96       	adiw	r28, 0x1e	; 30
    73ce:	0f ac       	ldd	r0, Y+63	; 0x3f
    73d0:	6e 97       	sbiw	r28, 0x1e	; 30
    73d2:	04 c0       	rjmp	.+8      	; 0x73dc <__udivdi3+0xc54>
    73d4:	22 0f       	add	r18, r18
    73d6:	33 1f       	adc	r19, r19
    73d8:	44 1f       	adc	r20, r20
    73da:	55 1f       	adc	r21, r21
    73dc:	0a 94       	dec	r0
    73de:	d2 f7       	brpl	.-12     	; 0x73d4 <__udivdi3+0xc4c>
    73e0:	28 17       	cp	r18, r24
    73e2:	39 07       	cpc	r19, r25
    73e4:	4a 07       	cpc	r20, r26
    73e6:	5b 07       	cpc	r21, r27
    73e8:	08 f5       	brcc	.+66     	; 0x742c <__udivdi3+0xca4>
    73ea:	09 a9       	ldd	r16, Y+49	; 0x31
    73ec:	1a a9       	ldd	r17, Y+50	; 0x32
    73ee:	2b a9       	ldd	r18, Y+51	; 0x33
    73f0:	3c a9       	ldd	r19, Y+52	; 0x34
    73f2:	01 50       	subi	r16, 0x01	; 1
    73f4:	10 40       	sbci	r17, 0x00	; 0
    73f6:	20 40       	sbci	r18, 0x00	; 0
    73f8:	30 40       	sbci	r19, 0x00	; 0
    73fa:	09 ab       	std	Y+49, r16	; 0x31
    73fc:	1a ab       	std	Y+50, r17	; 0x32
    73fe:	2b ab       	std	Y+51, r18	; 0x33
    7400:	3c ab       	std	Y+52, r19	; 0x34
    7402:	14 c0       	rjmp	.+40     	; 0x742c <__udivdi3+0xca4>
    7404:	66 24       	eor	r6, r6
    7406:	77 24       	eor	r7, r7
    7408:	43 01       	movw	r8, r6
    740a:	21 e0       	ldi	r18, 0x01	; 1
    740c:	30 e0       	ldi	r19, 0x00	; 0
    740e:	40 e0       	ldi	r20, 0x00	; 0
    7410:	50 e0       	ldi	r21, 0x00	; 0
    7412:	29 ab       	std	Y+49, r18	; 0x31
    7414:	3a ab       	std	Y+50, r19	; 0x32
    7416:	4b ab       	std	Y+51, r20	; 0x33
    7418:	5c ab       	std	Y+52, r21	; 0x34
    741a:	0b c0       	rjmp	.+22     	; 0x7432 <__udivdi3+0xcaa>
    741c:	66 24       	eor	r6, r6
    741e:	77 24       	eor	r7, r7
    7420:	43 01       	movw	r8, r6
    7422:	19 aa       	std	Y+49, r1	; 0x31
    7424:	1a aa       	std	Y+50, r1	; 0x32
    7426:	1b aa       	std	Y+51, r1	; 0x33
    7428:	1c aa       	std	Y+52, r1	; 0x34
    742a:	03 c0       	rjmp	.+6      	; 0x7432 <__udivdi3+0xcaa>
    742c:	66 24       	eor	r6, r6
    742e:	77 24       	eor	r7, r7
    7430:	43 01       	movw	r8, r6
    7432:	fe 01       	movw	r30, r28
    7434:	71 96       	adiw	r30, 0x11	; 17
    7436:	88 e0       	ldi	r24, 0x08	; 8
    7438:	df 01       	movw	r26, r30
    743a:	1d 92       	st	X+, r1
    743c:	8a 95       	dec	r24
    743e:	e9 f7       	brne	.-6      	; 0x743a <__udivdi3+0xcb2>
    7440:	a9 a8       	ldd	r10, Y+49	; 0x31
    7442:	ba a8       	ldd	r11, Y+50	; 0x32
    7444:	cb a8       	ldd	r12, Y+51	; 0x33
    7446:	dc a8       	ldd	r13, Y+52	; 0x34
    7448:	a9 8a       	std	Y+17, r10	; 0x11
    744a:	ba 8a       	std	Y+18, r11	; 0x12
    744c:	cb 8a       	std	Y+19, r12	; 0x13
    744e:	dc 8a       	std	Y+20, r13	; 0x14
    7450:	6d 8a       	std	Y+21, r6	; 0x15
    7452:	7e 8a       	std	Y+22, r7	; 0x16
    7454:	8f 8a       	std	Y+23, r8	; 0x17
    7456:	98 8e       	std	Y+24, r9	; 0x18
    7458:	29 a9       	ldd	r18, Y+49	; 0x31
    745a:	3a 89       	ldd	r19, Y+18	; 0x12
    745c:	4b 89       	ldd	r20, Y+19	; 0x13
    745e:	5c 89       	ldd	r21, Y+20	; 0x14
    7460:	66 2d       	mov	r22, r6
    7462:	7e 89       	ldd	r23, Y+22	; 0x16
    7464:	8f 89       	ldd	r24, Y+23	; 0x17
    7466:	98 8d       	ldd	r25, Y+24	; 0x18
    7468:	c2 5a       	subi	r28, 0xA2	; 162
    746a:	df 4f       	sbci	r29, 0xFF	; 255
    746c:	e2 e1       	ldi	r30, 0x12	; 18
    746e:	0c 94 d1 41 	jmp	0x83a2	; 0x83a2 <__epilogue_restores__>

00007472 <vfprintf>:
    7472:	2f 92       	push	r2
    7474:	3f 92       	push	r3
    7476:	4f 92       	push	r4
    7478:	5f 92       	push	r5
    747a:	6f 92       	push	r6
    747c:	7f 92       	push	r7
    747e:	8f 92       	push	r8
    7480:	9f 92       	push	r9
    7482:	af 92       	push	r10
    7484:	bf 92       	push	r11
    7486:	cf 92       	push	r12
    7488:	df 92       	push	r13
    748a:	ef 92       	push	r14
    748c:	ff 92       	push	r15
    748e:	0f 93       	push	r16
    7490:	1f 93       	push	r17
    7492:	df 93       	push	r29
    7494:	cf 93       	push	r28
    7496:	cd b7       	in	r28, 0x3d	; 61
    7498:	de b7       	in	r29, 0x3e	; 62
    749a:	61 97       	sbiw	r28, 0x11	; 17
    749c:	0f b6       	in	r0, 0x3f	; 63
    749e:	f8 94       	cli
    74a0:	de bf       	out	0x3e, r29	; 62
    74a2:	0f be       	out	0x3f, r0	; 63
    74a4:	cd bf       	out	0x3d, r28	; 61
    74a6:	3c 01       	movw	r6, r24
    74a8:	7f 87       	std	Y+15, r23	; 0x0f
    74aa:	6e 87       	std	Y+14, r22	; 0x0e
    74ac:	6a 01       	movw	r12, r20
    74ae:	fc 01       	movw	r30, r24
    74b0:	17 82       	std	Z+7, r1	; 0x07
    74b2:	16 82       	std	Z+6, r1	; 0x06
    74b4:	83 81       	ldd	r24, Z+3	; 0x03
    74b6:	81 fd       	sbrc	r24, 1
    74b8:	03 c0       	rjmp	.+6      	; 0x74c0 <vfprintf+0x4e>
    74ba:	6f ef       	ldi	r22, 0xFF	; 255
    74bc:	7f ef       	ldi	r23, 0xFF	; 255
    74be:	6f c3       	rjmp	.+1758   	; 0x7b9e <vfprintf+0x72c>
    74c0:	9e 01       	movw	r18, r28
    74c2:	2f 5f       	subi	r18, 0xFF	; 255
    74c4:	3f 4f       	sbci	r19, 0xFF	; 255
    74c6:	39 8b       	std	Y+17, r19	; 0x11
    74c8:	28 8b       	std	Y+16, r18	; 0x10
    74ca:	f3 01       	movw	r30, r6
    74cc:	23 81       	ldd	r18, Z+3	; 0x03
    74ce:	ee 85       	ldd	r30, Y+14	; 0x0e
    74d0:	ff 85       	ldd	r31, Y+15	; 0x0f
    74d2:	23 fd       	sbrc	r18, 3
    74d4:	85 91       	lpm	r24, Z+
    74d6:	23 ff       	sbrs	r18, 3
    74d8:	81 91       	ld	r24, Z+
    74da:	ff 87       	std	Y+15, r31	; 0x0f
    74dc:	ee 87       	std	Y+14, r30	; 0x0e
    74de:	88 23       	and	r24, r24
    74e0:	09 f4       	brne	.+2      	; 0x74e4 <vfprintf+0x72>
    74e2:	5a c3       	rjmp	.+1716   	; 0x7b98 <vfprintf+0x726>
    74e4:	85 32       	cpi	r24, 0x25	; 37
    74e6:	51 f4       	brne	.+20     	; 0x74fc <vfprintf+0x8a>
    74e8:	ee 85       	ldd	r30, Y+14	; 0x0e
    74ea:	ff 85       	ldd	r31, Y+15	; 0x0f
    74ec:	23 fd       	sbrc	r18, 3
    74ee:	85 91       	lpm	r24, Z+
    74f0:	23 ff       	sbrs	r18, 3
    74f2:	81 91       	ld	r24, Z+
    74f4:	ff 87       	std	Y+15, r31	; 0x0f
    74f6:	ee 87       	std	Y+14, r30	; 0x0e
    74f8:	85 32       	cpi	r24, 0x25	; 37
    74fa:	29 f4       	brne	.+10     	; 0x7506 <vfprintf+0x94>
    74fc:	90 e0       	ldi	r25, 0x00	; 0
    74fe:	b3 01       	movw	r22, r6
    7500:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    7504:	e2 cf       	rjmp	.-60     	; 0x74ca <vfprintf+0x58>
    7506:	98 2f       	mov	r25, r24
    7508:	10 e0       	ldi	r17, 0x00	; 0
    750a:	88 24       	eor	r8, r8
    750c:	99 24       	eor	r9, r9
    750e:	10 32       	cpi	r17, 0x20	; 32
    7510:	b0 f4       	brcc	.+44     	; 0x753e <vfprintf+0xcc>
    7512:	9b 32       	cpi	r25, 0x2B	; 43
    7514:	69 f0       	breq	.+26     	; 0x7530 <vfprintf+0xbe>
    7516:	9c 32       	cpi	r25, 0x2C	; 44
    7518:	28 f4       	brcc	.+10     	; 0x7524 <vfprintf+0xb2>
    751a:	90 32       	cpi	r25, 0x20	; 32
    751c:	51 f0       	breq	.+20     	; 0x7532 <vfprintf+0xc0>
    751e:	93 32       	cpi	r25, 0x23	; 35
    7520:	71 f4       	brne	.+28     	; 0x753e <vfprintf+0xcc>
    7522:	0b c0       	rjmp	.+22     	; 0x753a <vfprintf+0xc8>
    7524:	9d 32       	cpi	r25, 0x2D	; 45
    7526:	39 f0       	breq	.+14     	; 0x7536 <vfprintf+0xc4>
    7528:	90 33       	cpi	r25, 0x30	; 48
    752a:	49 f4       	brne	.+18     	; 0x753e <vfprintf+0xcc>
    752c:	11 60       	ori	r17, 0x01	; 1
    752e:	28 c0       	rjmp	.+80     	; 0x7580 <vfprintf+0x10e>
    7530:	12 60       	ori	r17, 0x02	; 2
    7532:	14 60       	ori	r17, 0x04	; 4
    7534:	25 c0       	rjmp	.+74     	; 0x7580 <vfprintf+0x10e>
    7536:	18 60       	ori	r17, 0x08	; 8
    7538:	23 c0       	rjmp	.+70     	; 0x7580 <vfprintf+0x10e>
    753a:	10 61       	ori	r17, 0x10	; 16
    753c:	21 c0       	rjmp	.+66     	; 0x7580 <vfprintf+0x10e>
    753e:	17 fd       	sbrc	r17, 7
    7540:	2a c0       	rjmp	.+84     	; 0x7596 <vfprintf+0x124>
    7542:	89 2f       	mov	r24, r25
    7544:	80 53       	subi	r24, 0x30	; 48
    7546:	8a 30       	cpi	r24, 0x0A	; 10
    7548:	78 f4       	brcc	.+30     	; 0x7568 <vfprintf+0xf6>
    754a:	16 ff       	sbrs	r17, 6
    754c:	06 c0       	rjmp	.+12     	; 0x755a <vfprintf+0xe8>
    754e:	fa e0       	ldi	r31, 0x0A	; 10
    7550:	9f 9e       	mul	r9, r31
    7552:	90 2c       	mov	r9, r0
    7554:	11 24       	eor	r1, r1
    7556:	98 0e       	add	r9, r24
    7558:	13 c0       	rjmp	.+38     	; 0x7580 <vfprintf+0x10e>
    755a:	3a e0       	ldi	r19, 0x0A	; 10
    755c:	83 9e       	mul	r8, r19
    755e:	80 2c       	mov	r8, r0
    7560:	11 24       	eor	r1, r1
    7562:	88 0e       	add	r8, r24
    7564:	10 62       	ori	r17, 0x20	; 32
    7566:	0c c0       	rjmp	.+24     	; 0x7580 <vfprintf+0x10e>
    7568:	9e 32       	cpi	r25, 0x2E	; 46
    756a:	21 f4       	brne	.+8      	; 0x7574 <vfprintf+0x102>
    756c:	16 fd       	sbrc	r17, 6
    756e:	14 c3       	rjmp	.+1576   	; 0x7b98 <vfprintf+0x726>
    7570:	10 64       	ori	r17, 0x40	; 64
    7572:	06 c0       	rjmp	.+12     	; 0x7580 <vfprintf+0x10e>
    7574:	9c 36       	cpi	r25, 0x6C	; 108
    7576:	11 f4       	brne	.+4      	; 0x757c <vfprintf+0x10a>
    7578:	10 68       	ori	r17, 0x80	; 128
    757a:	02 c0       	rjmp	.+4      	; 0x7580 <vfprintf+0x10e>
    757c:	98 36       	cpi	r25, 0x68	; 104
    757e:	59 f4       	brne	.+22     	; 0x7596 <vfprintf+0x124>
    7580:	ee 85       	ldd	r30, Y+14	; 0x0e
    7582:	ff 85       	ldd	r31, Y+15	; 0x0f
    7584:	23 fd       	sbrc	r18, 3
    7586:	95 91       	lpm	r25, Z+
    7588:	23 ff       	sbrs	r18, 3
    758a:	91 91       	ld	r25, Z+
    758c:	ff 87       	std	Y+15, r31	; 0x0f
    758e:	ee 87       	std	Y+14, r30	; 0x0e
    7590:	99 23       	and	r25, r25
    7592:	09 f0       	breq	.+2      	; 0x7596 <vfprintf+0x124>
    7594:	bc cf       	rjmp	.-136    	; 0x750e <vfprintf+0x9c>
    7596:	89 2f       	mov	r24, r25
    7598:	85 54       	subi	r24, 0x45	; 69
    759a:	83 30       	cpi	r24, 0x03	; 3
    759c:	20 f4       	brcc	.+8      	; 0x75a6 <vfprintf+0x134>
    759e:	81 2f       	mov	r24, r17
    75a0:	80 61       	ori	r24, 0x10	; 16
    75a2:	90 5e       	subi	r25, 0xE0	; 224
    75a4:	07 c0       	rjmp	.+14     	; 0x75b4 <vfprintf+0x142>
    75a6:	89 2f       	mov	r24, r25
    75a8:	85 56       	subi	r24, 0x65	; 101
    75aa:	83 30       	cpi	r24, 0x03	; 3
    75ac:	08 f0       	brcs	.+2      	; 0x75b0 <vfprintf+0x13e>
    75ae:	9f c1       	rjmp	.+830    	; 0x78ee <vfprintf+0x47c>
    75b0:	81 2f       	mov	r24, r17
    75b2:	8f 7e       	andi	r24, 0xEF	; 239
    75b4:	86 fd       	sbrc	r24, 6
    75b6:	02 c0       	rjmp	.+4      	; 0x75bc <vfprintf+0x14a>
    75b8:	76 e0       	ldi	r23, 0x06	; 6
    75ba:	97 2e       	mov	r9, r23
    75bc:	6f e3       	ldi	r22, 0x3F	; 63
    75be:	f6 2e       	mov	r15, r22
    75c0:	f8 22       	and	r15, r24
    75c2:	95 36       	cpi	r25, 0x65	; 101
    75c4:	19 f4       	brne	.+6      	; 0x75cc <vfprintf+0x15a>
    75c6:	f0 e4       	ldi	r31, 0x40	; 64
    75c8:	ff 2a       	or	r15, r31
    75ca:	07 c0       	rjmp	.+14     	; 0x75da <vfprintf+0x168>
    75cc:	96 36       	cpi	r25, 0x66	; 102
    75ce:	19 f4       	brne	.+6      	; 0x75d6 <vfprintf+0x164>
    75d0:	20 e8       	ldi	r18, 0x80	; 128
    75d2:	f2 2a       	or	r15, r18
    75d4:	02 c0       	rjmp	.+4      	; 0x75da <vfprintf+0x168>
    75d6:	91 10       	cpse	r9, r1
    75d8:	9a 94       	dec	r9
    75da:	f7 fe       	sbrs	r15, 7
    75dc:	0a c0       	rjmp	.+20     	; 0x75f2 <vfprintf+0x180>
    75de:	3b e3       	ldi	r19, 0x3B	; 59
    75e0:	39 15       	cp	r19, r9
    75e2:	18 f4       	brcc	.+6      	; 0x75ea <vfprintf+0x178>
    75e4:	5c e3       	ldi	r21, 0x3C	; 60
    75e6:	b5 2e       	mov	r11, r21
    75e8:	02 c0       	rjmp	.+4      	; 0x75ee <vfprintf+0x17c>
    75ea:	b9 2c       	mov	r11, r9
    75ec:	b3 94       	inc	r11
    75ee:	27 e0       	ldi	r18, 0x07	; 7
    75f0:	09 c0       	rjmp	.+18     	; 0x7604 <vfprintf+0x192>
    75f2:	47 e0       	ldi	r20, 0x07	; 7
    75f4:	49 15       	cp	r20, r9
    75f6:	20 f4       	brcc	.+8      	; 0x7600 <vfprintf+0x18e>
    75f8:	bb 24       	eor	r11, r11
    75fa:	47 e0       	ldi	r20, 0x07	; 7
    75fc:	94 2e       	mov	r9, r20
    75fe:	f7 cf       	rjmp	.-18     	; 0x75ee <vfprintf+0x17c>
    7600:	29 2d       	mov	r18, r9
    7602:	bb 24       	eor	r11, r11
    7604:	c6 01       	movw	r24, r12
    7606:	04 96       	adiw	r24, 0x04	; 4
    7608:	9d 87       	std	Y+13, r25	; 0x0d
    760a:	8c 87       	std	Y+12, r24	; 0x0c
    760c:	f6 01       	movw	r30, r12
    760e:	60 81       	ld	r22, Z
    7610:	71 81       	ldd	r23, Z+1	; 0x01
    7612:	82 81       	ldd	r24, Z+2	; 0x02
    7614:	93 81       	ldd	r25, Z+3	; 0x03
    7616:	ae 01       	movw	r20, r28
    7618:	4f 5f       	subi	r20, 0xFF	; 255
    761a:	5f 4f       	sbci	r21, 0xFF	; 255
    761c:	0b 2d       	mov	r16, r11
    761e:	0e 94 ec 41 	call	0x83d8	; 0x83d8 <__ftoa_engine>
    7622:	6c 01       	movw	r12, r24
    7624:	09 81       	ldd	r16, Y+1	; 0x01
    7626:	20 2e       	mov	r2, r16
    7628:	33 24       	eor	r3, r3
    762a:	00 ff       	sbrs	r16, 0
    762c:	04 c0       	rjmp	.+8      	; 0x7636 <vfprintf+0x1c4>
    762e:	03 fd       	sbrc	r16, 3
    7630:	02 c0       	rjmp	.+4      	; 0x7636 <vfprintf+0x1c4>
    7632:	1d e2       	ldi	r17, 0x2D	; 45
    7634:	09 c0       	rjmp	.+18     	; 0x7648 <vfprintf+0x1d6>
    7636:	f1 fe       	sbrs	r15, 1
    7638:	02 c0       	rjmp	.+4      	; 0x763e <vfprintf+0x1cc>
    763a:	1b e2       	ldi	r17, 0x2B	; 43
    763c:	05 c0       	rjmp	.+10     	; 0x7648 <vfprintf+0x1d6>
    763e:	f2 fc       	sbrc	r15, 2
    7640:	02 c0       	rjmp	.+4      	; 0x7646 <vfprintf+0x1d4>
    7642:	10 e0       	ldi	r17, 0x00	; 0
    7644:	01 c0       	rjmp	.+2      	; 0x7648 <vfprintf+0x1d6>
    7646:	10 e2       	ldi	r17, 0x20	; 32
    7648:	c1 01       	movw	r24, r2
    764a:	8c 70       	andi	r24, 0x0C	; 12
    764c:	90 70       	andi	r25, 0x00	; 0
    764e:	89 2b       	or	r24, r25
    7650:	b9 f1       	breq	.+110    	; 0x76c0 <vfprintf+0x24e>
    7652:	11 23       	and	r17, r17
    7654:	11 f4       	brne	.+4      	; 0x765a <vfprintf+0x1e8>
    7656:	83 e0       	ldi	r24, 0x03	; 3
    7658:	01 c0       	rjmp	.+2      	; 0x765c <vfprintf+0x1ea>
    765a:	84 e0       	ldi	r24, 0x04	; 4
    765c:	88 15       	cp	r24, r8
    765e:	10 f0       	brcs	.+4      	; 0x7664 <vfprintf+0x1f2>
    7660:	88 24       	eor	r8, r8
    7662:	0a c0       	rjmp	.+20     	; 0x7678 <vfprintf+0x206>
    7664:	88 1a       	sub	r8, r24
    7666:	f3 fc       	sbrc	r15, 3
    7668:	07 c0       	rjmp	.+14     	; 0x7678 <vfprintf+0x206>
    766a:	80 e2       	ldi	r24, 0x20	; 32
    766c:	90 e0       	ldi	r25, 0x00	; 0
    766e:	b3 01       	movw	r22, r6
    7670:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    7674:	8a 94       	dec	r8
    7676:	c9 f7       	brne	.-14     	; 0x766a <vfprintf+0x1f8>
    7678:	11 23       	and	r17, r17
    767a:	29 f0       	breq	.+10     	; 0x7686 <vfprintf+0x214>
    767c:	81 2f       	mov	r24, r17
    767e:	90 e0       	ldi	r25, 0x00	; 0
    7680:	b3 01       	movw	r22, r6
    7682:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    7686:	23 fe       	sbrs	r2, 3
    7688:	03 c0       	rjmp	.+6      	; 0x7690 <vfprintf+0x21e>
    768a:	0c e2       	ldi	r16, 0x2C	; 44
    768c:	19 e0       	ldi	r17, 0x09	; 9
    768e:	0e c0       	rjmp	.+28     	; 0x76ac <vfprintf+0x23a>
    7690:	00 e3       	ldi	r16, 0x30	; 48
    7692:	19 e0       	ldi	r17, 0x09	; 9
    7694:	0b c0       	rjmp	.+22     	; 0x76ac <vfprintf+0x23a>
    7696:	e1 14       	cp	r14, r1
    7698:	f1 04       	cpc	r15, r1
    769a:	09 f0       	breq	.+2      	; 0x769e <vfprintf+0x22c>
    769c:	80 52       	subi	r24, 0x20	; 32
    769e:	90 e0       	ldi	r25, 0x00	; 0
    76a0:	b3 01       	movw	r22, r6
    76a2:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    76a6:	0f 5f       	subi	r16, 0xFF	; 255
    76a8:	1f 4f       	sbci	r17, 0xFF	; 255
    76aa:	05 c0       	rjmp	.+10     	; 0x76b6 <vfprintf+0x244>
    76ac:	ef 2c       	mov	r14, r15
    76ae:	ff 24       	eor	r15, r15
    76b0:	f0 e1       	ldi	r31, 0x10	; 16
    76b2:	ef 22       	and	r14, r31
    76b4:	ff 24       	eor	r15, r15
    76b6:	f8 01       	movw	r30, r16
    76b8:	84 91       	lpm	r24, Z+
    76ba:	88 23       	and	r24, r24
    76bc:	61 f7       	brne	.-40     	; 0x7696 <vfprintf+0x224>
    76be:	14 c1       	rjmp	.+552    	; 0x78e8 <vfprintf+0x476>
    76c0:	f7 fe       	sbrs	r15, 7
    76c2:	12 c0       	rjmp	.+36     	; 0x76e8 <vfprintf+0x276>
    76c4:	bc 0c       	add	r11, r12
    76c6:	24 fe       	sbrs	r2, 4
    76c8:	04 c0       	rjmp	.+8      	; 0x76d2 <vfprintf+0x260>
    76ca:	8a 81       	ldd	r24, Y+2	; 0x02
    76cc:	81 33       	cpi	r24, 0x31	; 49
    76ce:	09 f4       	brne	.+2      	; 0x76d2 <vfprintf+0x260>
    76d0:	ba 94       	dec	r11
    76d2:	1b 14       	cp	r1, r11
    76d4:	1c f0       	brlt	.+6      	; 0x76dc <vfprintf+0x26a>
    76d6:	bb 24       	eor	r11, r11
    76d8:	b3 94       	inc	r11
    76da:	2d c0       	rjmp	.+90     	; 0x7736 <vfprintf+0x2c4>
    76dc:	f8 e0       	ldi	r31, 0x08	; 8
    76de:	fb 15       	cp	r31, r11
    76e0:	50 f5       	brcc	.+84     	; 0x7736 <vfprintf+0x2c4>
    76e2:	38 e0       	ldi	r19, 0x08	; 8
    76e4:	b3 2e       	mov	r11, r19
    76e6:	27 c0       	rjmp	.+78     	; 0x7736 <vfprintf+0x2c4>
    76e8:	f6 fc       	sbrc	r15, 6
    76ea:	25 c0       	rjmp	.+74     	; 0x7736 <vfprintf+0x2c4>
    76ec:	89 2d       	mov	r24, r9
    76ee:	90 e0       	ldi	r25, 0x00	; 0
    76f0:	8c 15       	cp	r24, r12
    76f2:	9d 05       	cpc	r25, r13
    76f4:	4c f0       	brlt	.+18     	; 0x7708 <vfprintf+0x296>
    76f6:	2c ef       	ldi	r18, 0xFC	; 252
    76f8:	c2 16       	cp	r12, r18
    76fa:	2f ef       	ldi	r18, 0xFF	; 255
    76fc:	d2 06       	cpc	r13, r18
    76fe:	24 f0       	brlt	.+8      	; 0x7708 <vfprintf+0x296>
    7700:	30 e8       	ldi	r19, 0x80	; 128
    7702:	f3 2a       	or	r15, r19
    7704:	01 c0       	rjmp	.+2      	; 0x7708 <vfprintf+0x296>
    7706:	9a 94       	dec	r9
    7708:	99 20       	and	r9, r9
    770a:	49 f0       	breq	.+18     	; 0x771e <vfprintf+0x2ac>
    770c:	e2 e0       	ldi	r30, 0x02	; 2
    770e:	f0 e0       	ldi	r31, 0x00	; 0
    7710:	ec 0f       	add	r30, r28
    7712:	fd 1f       	adc	r31, r29
    7714:	e9 0d       	add	r30, r9
    7716:	f1 1d       	adc	r31, r1
    7718:	80 81       	ld	r24, Z
    771a:	80 33       	cpi	r24, 0x30	; 48
    771c:	a1 f3       	breq	.-24     	; 0x7706 <vfprintf+0x294>
    771e:	f7 fe       	sbrs	r15, 7
    7720:	0a c0       	rjmp	.+20     	; 0x7736 <vfprintf+0x2c4>
    7722:	b9 2c       	mov	r11, r9
    7724:	b3 94       	inc	r11
    7726:	89 2d       	mov	r24, r9
    7728:	90 e0       	ldi	r25, 0x00	; 0
    772a:	c8 16       	cp	r12, r24
    772c:	d9 06       	cpc	r13, r25
    772e:	14 f0       	brlt	.+4      	; 0x7734 <vfprintf+0x2c2>
    7730:	99 24       	eor	r9, r9
    7732:	01 c0       	rjmp	.+2      	; 0x7736 <vfprintf+0x2c4>
    7734:	9c 18       	sub	r9, r12
    7736:	f7 fc       	sbrc	r15, 7
    7738:	03 c0       	rjmp	.+6      	; 0x7740 <vfprintf+0x2ce>
    773a:	25 e0       	ldi	r18, 0x05	; 5
    773c:	30 e0       	ldi	r19, 0x00	; 0
    773e:	09 c0       	rjmp	.+18     	; 0x7752 <vfprintf+0x2e0>
    7740:	1c 14       	cp	r1, r12
    7742:	1d 04       	cpc	r1, r13
    7744:	1c f0       	brlt	.+6      	; 0x774c <vfprintf+0x2da>
    7746:	21 e0       	ldi	r18, 0x01	; 1
    7748:	30 e0       	ldi	r19, 0x00	; 0
    774a:	03 c0       	rjmp	.+6      	; 0x7752 <vfprintf+0x2e0>
    774c:	96 01       	movw	r18, r12
    774e:	2f 5f       	subi	r18, 0xFF	; 255
    7750:	3f 4f       	sbci	r19, 0xFF	; 255
    7752:	11 23       	and	r17, r17
    7754:	11 f0       	breq	.+4      	; 0x775a <vfprintf+0x2e8>
    7756:	2f 5f       	subi	r18, 0xFF	; 255
    7758:	3f 4f       	sbci	r19, 0xFF	; 255
    775a:	99 20       	and	r9, r9
    775c:	29 f0       	breq	.+10     	; 0x7768 <vfprintf+0x2f6>
    775e:	89 2d       	mov	r24, r9
    7760:	90 e0       	ldi	r25, 0x00	; 0
    7762:	01 96       	adiw	r24, 0x01	; 1
    7764:	28 0f       	add	r18, r24
    7766:	39 1f       	adc	r19, r25
    7768:	88 2d       	mov	r24, r8
    776a:	90 e0       	ldi	r25, 0x00	; 0
    776c:	28 17       	cp	r18, r24
    776e:	39 07       	cpc	r19, r25
    7770:	14 f0       	brlt	.+4      	; 0x7776 <vfprintf+0x304>
    7772:	88 24       	eor	r8, r8
    7774:	01 c0       	rjmp	.+2      	; 0x7778 <vfprintf+0x306>
    7776:	82 1a       	sub	r8, r18
    7778:	4f 2c       	mov	r4, r15
    777a:	55 24       	eor	r5, r5
    777c:	c2 01       	movw	r24, r4
    777e:	89 70       	andi	r24, 0x09	; 9
    7780:	90 70       	andi	r25, 0x00	; 0
    7782:	89 2b       	or	r24, r25
    7784:	39 f0       	breq	.+14     	; 0x7794 <vfprintf+0x322>
    7786:	08 c0       	rjmp	.+16     	; 0x7798 <vfprintf+0x326>
    7788:	80 e2       	ldi	r24, 0x20	; 32
    778a:	90 e0       	ldi	r25, 0x00	; 0
    778c:	b3 01       	movw	r22, r6
    778e:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    7792:	8a 94       	dec	r8
    7794:	88 20       	and	r8, r8
    7796:	c1 f7       	brne	.-16     	; 0x7788 <vfprintf+0x316>
    7798:	11 23       	and	r17, r17
    779a:	29 f0       	breq	.+10     	; 0x77a6 <vfprintf+0x334>
    779c:	81 2f       	mov	r24, r17
    779e:	90 e0       	ldi	r25, 0x00	; 0
    77a0:	b3 01       	movw	r22, r6
    77a2:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    77a6:	43 fe       	sbrs	r4, 3
    77a8:	07 c0       	rjmp	.+14     	; 0x77b8 <vfprintf+0x346>
    77aa:	08 c0       	rjmp	.+16     	; 0x77bc <vfprintf+0x34a>
    77ac:	80 e3       	ldi	r24, 0x30	; 48
    77ae:	90 e0       	ldi	r25, 0x00	; 0
    77b0:	b3 01       	movw	r22, r6
    77b2:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    77b6:	8a 94       	dec	r8
    77b8:	88 20       	and	r8, r8
    77ba:	c1 f7       	brne	.-16     	; 0x77ac <vfprintf+0x33a>
    77bc:	f7 fe       	sbrs	r15, 7
    77be:	46 c0       	rjmp	.+140    	; 0x784c <vfprintf+0x3da>
    77c0:	86 01       	movw	r16, r12
    77c2:	d7 fe       	sbrs	r13, 7
    77c4:	02 c0       	rjmp	.+4      	; 0x77ca <vfprintf+0x358>
    77c6:	00 e0       	ldi	r16, 0x00	; 0
    77c8:	10 e0       	ldi	r17, 0x00	; 0
    77ca:	76 01       	movw	r14, r12
    77cc:	08 94       	sec
    77ce:	e1 1c       	adc	r14, r1
    77d0:	f1 1c       	adc	r15, r1
    77d2:	e0 1a       	sub	r14, r16
    77d4:	f1 0a       	sbc	r15, r17
    77d6:	41 e0       	ldi	r20, 0x01	; 1
    77d8:	50 e0       	ldi	r21, 0x00	; 0
    77da:	4c 0f       	add	r20, r28
    77dc:	5d 1f       	adc	r21, r29
    77de:	e4 0e       	add	r14, r20
    77e0:	f5 1e       	adc	r15, r21
    77e2:	26 01       	movw	r4, r12
    77e4:	4b 18       	sub	r4, r11
    77e6:	51 08       	sbc	r5, r1
    77e8:	89 2d       	mov	r24, r9
    77ea:	90 e0       	ldi	r25, 0x00	; 0
    77ec:	aa 24       	eor	r10, r10
    77ee:	bb 24       	eor	r11, r11
    77f0:	a8 1a       	sub	r10, r24
    77f2:	b9 0a       	sbc	r11, r25
    77f4:	5f ef       	ldi	r21, 0xFF	; 255
    77f6:	0f 3f       	cpi	r16, 0xFF	; 255
    77f8:	15 07       	cpc	r17, r21
    77fa:	29 f4       	brne	.+10     	; 0x7806 <vfprintf+0x394>
    77fc:	8e e2       	ldi	r24, 0x2E	; 46
    77fe:	90 e0       	ldi	r25, 0x00	; 0
    7800:	b3 01       	movw	r22, r6
    7802:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    7806:	c0 16       	cp	r12, r16
    7808:	d1 06       	cpc	r13, r17
    780a:	34 f0       	brlt	.+12     	; 0x7818 <vfprintf+0x3a6>
    780c:	40 16       	cp	r4, r16
    780e:	51 06       	cpc	r5, r17
    7810:	1c f4       	brge	.+6      	; 0x7818 <vfprintf+0x3a6>
    7812:	f7 01       	movw	r30, r14
    7814:	80 81       	ld	r24, Z
    7816:	01 c0       	rjmp	.+2      	; 0x781a <vfprintf+0x3a8>
    7818:	80 e3       	ldi	r24, 0x30	; 48
    781a:	01 50       	subi	r16, 0x01	; 1
    781c:	10 40       	sbci	r17, 0x00	; 0
    781e:	08 94       	sec
    7820:	e1 1c       	adc	r14, r1
    7822:	f1 1c       	adc	r15, r1
    7824:	0a 15       	cp	r16, r10
    7826:	1b 05       	cpc	r17, r11
    7828:	2c f0       	brlt	.+10     	; 0x7834 <vfprintf+0x3c2>
    782a:	90 e0       	ldi	r25, 0x00	; 0
    782c:	b3 01       	movw	r22, r6
    782e:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    7832:	e0 cf       	rjmp	.-64     	; 0x77f4 <vfprintf+0x382>
    7834:	0c 15       	cp	r16, r12
    7836:	1d 05       	cpc	r17, r13
    7838:	39 f4       	brne	.+14     	; 0x7848 <vfprintf+0x3d6>
    783a:	9a 81       	ldd	r25, Y+2	; 0x02
    783c:	96 33       	cpi	r25, 0x36	; 54
    783e:	18 f4       	brcc	.+6      	; 0x7846 <vfprintf+0x3d4>
    7840:	95 33       	cpi	r25, 0x35	; 53
    7842:	11 f4       	brne	.+4      	; 0x7848 <vfprintf+0x3d6>
    7844:	24 fe       	sbrs	r2, 4
    7846:	81 e3       	ldi	r24, 0x31	; 49
    7848:	90 e0       	ldi	r25, 0x00	; 0
    784a:	4b c0       	rjmp	.+150    	; 0x78e2 <vfprintf+0x470>
    784c:	8a 81       	ldd	r24, Y+2	; 0x02
    784e:	81 33       	cpi	r24, 0x31	; 49
    7850:	09 f0       	breq	.+2      	; 0x7854 <vfprintf+0x3e2>
    7852:	0f 7e       	andi	r16, 0xEF	; 239
    7854:	90 e0       	ldi	r25, 0x00	; 0
    7856:	b3 01       	movw	r22, r6
    7858:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    785c:	99 20       	and	r9, r9
    785e:	a1 f0       	breq	.+40     	; 0x7888 <vfprintf+0x416>
    7860:	8e e2       	ldi	r24, 0x2E	; 46
    7862:	90 e0       	ldi	r25, 0x00	; 0
    7864:	b3 01       	movw	r22, r6
    7866:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    786a:	12 e0       	ldi	r17, 0x02	; 2
    786c:	e1 e0       	ldi	r30, 0x01	; 1
    786e:	f0 e0       	ldi	r31, 0x00	; 0
    7870:	ec 0f       	add	r30, r28
    7872:	fd 1f       	adc	r31, r29
    7874:	e1 0f       	add	r30, r17
    7876:	f1 1d       	adc	r31, r1
    7878:	1f 5f       	subi	r17, 0xFF	; 255
    787a:	80 81       	ld	r24, Z
    787c:	90 e0       	ldi	r25, 0x00	; 0
    787e:	b3 01       	movw	r22, r6
    7880:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    7884:	9a 94       	dec	r9
    7886:	91 f7       	brne	.-28     	; 0x786c <vfprintf+0x3fa>
    7888:	44 fc       	sbrc	r4, 4
    788a:	03 c0       	rjmp	.+6      	; 0x7892 <vfprintf+0x420>
    788c:	85 e6       	ldi	r24, 0x65	; 101
    788e:	90 e0       	ldi	r25, 0x00	; 0
    7890:	02 c0       	rjmp	.+4      	; 0x7896 <vfprintf+0x424>
    7892:	85 e4       	ldi	r24, 0x45	; 69
    7894:	90 e0       	ldi	r25, 0x00	; 0
    7896:	b3 01       	movw	r22, r6
    7898:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    789c:	d7 fc       	sbrc	r13, 7
    789e:	05 c0       	rjmp	.+10     	; 0x78aa <vfprintf+0x438>
    78a0:	c1 14       	cp	r12, r1
    78a2:	d1 04       	cpc	r13, r1
    78a4:	41 f4       	brne	.+16     	; 0x78b6 <vfprintf+0x444>
    78a6:	04 ff       	sbrs	r16, 4
    78a8:	06 c0       	rjmp	.+12     	; 0x78b6 <vfprintf+0x444>
    78aa:	d0 94       	com	r13
    78ac:	c1 94       	neg	r12
    78ae:	d1 08       	sbc	r13, r1
    78b0:	d3 94       	inc	r13
    78b2:	8d e2       	ldi	r24, 0x2D	; 45
    78b4:	01 c0       	rjmp	.+2      	; 0x78b8 <vfprintf+0x446>
    78b6:	8b e2       	ldi	r24, 0x2B	; 43
    78b8:	90 e0       	ldi	r25, 0x00	; 0
    78ba:	b3 01       	movw	r22, r6
    78bc:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    78c0:	80 e3       	ldi	r24, 0x30	; 48
    78c2:	05 c0       	rjmp	.+10     	; 0x78ce <vfprintf+0x45c>
    78c4:	8f 5f       	subi	r24, 0xFF	; 255
    78c6:	26 ef       	ldi	r18, 0xF6	; 246
    78c8:	3f ef       	ldi	r19, 0xFF	; 255
    78ca:	c2 0e       	add	r12, r18
    78cc:	d3 1e       	adc	r13, r19
    78ce:	3a e0       	ldi	r19, 0x0A	; 10
    78d0:	c3 16       	cp	r12, r19
    78d2:	d1 04       	cpc	r13, r1
    78d4:	bc f7       	brge	.-18     	; 0x78c4 <vfprintf+0x452>
    78d6:	90 e0       	ldi	r25, 0x00	; 0
    78d8:	b3 01       	movw	r22, r6
    78da:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    78de:	c6 01       	movw	r24, r12
    78e0:	c0 96       	adiw	r24, 0x30	; 48
    78e2:	b3 01       	movw	r22, r6
    78e4:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    78e8:	cc 84       	ldd	r12, Y+12	; 0x0c
    78ea:	dd 84       	ldd	r13, Y+13	; 0x0d
    78ec:	52 c1       	rjmp	.+676    	; 0x7b92 <vfprintf+0x720>
    78ee:	93 36       	cpi	r25, 0x63	; 99
    78f0:	31 f0       	breq	.+12     	; 0x78fe <vfprintf+0x48c>
    78f2:	93 37       	cpi	r25, 0x73	; 115
    78f4:	99 f0       	breq	.+38     	; 0x791c <vfprintf+0x4aa>
    78f6:	93 35       	cpi	r25, 0x53	; 83
    78f8:	09 f0       	breq	.+2      	; 0x78fc <vfprintf+0x48a>
    78fa:	59 c0       	rjmp	.+178    	; 0x79ae <vfprintf+0x53c>
    78fc:	23 c0       	rjmp	.+70     	; 0x7944 <vfprintf+0x4d2>
    78fe:	f6 01       	movw	r30, r12
    7900:	80 81       	ld	r24, Z
    7902:	89 83       	std	Y+1, r24	; 0x01
    7904:	5e 01       	movw	r10, r28
    7906:	08 94       	sec
    7908:	a1 1c       	adc	r10, r1
    790a:	b1 1c       	adc	r11, r1
    790c:	22 e0       	ldi	r18, 0x02	; 2
    790e:	30 e0       	ldi	r19, 0x00	; 0
    7910:	c2 0e       	add	r12, r18
    7912:	d3 1e       	adc	r13, r19
    7914:	21 e0       	ldi	r18, 0x01	; 1
    7916:	e2 2e       	mov	r14, r18
    7918:	f1 2c       	mov	r15, r1
    791a:	12 c0       	rjmp	.+36     	; 0x7940 <vfprintf+0x4ce>
    791c:	f6 01       	movw	r30, r12
    791e:	a0 80       	ld	r10, Z
    7920:	b1 80       	ldd	r11, Z+1	; 0x01
    7922:	16 fd       	sbrc	r17, 6
    7924:	03 c0       	rjmp	.+6      	; 0x792c <vfprintf+0x4ba>
    7926:	6f ef       	ldi	r22, 0xFF	; 255
    7928:	7f ef       	ldi	r23, 0xFF	; 255
    792a:	02 c0       	rjmp	.+4      	; 0x7930 <vfprintf+0x4be>
    792c:	69 2d       	mov	r22, r9
    792e:	70 e0       	ldi	r23, 0x00	; 0
    7930:	22 e0       	ldi	r18, 0x02	; 2
    7932:	30 e0       	ldi	r19, 0x00	; 0
    7934:	c2 0e       	add	r12, r18
    7936:	d3 1e       	adc	r13, r19
    7938:	c5 01       	movw	r24, r10
    793a:	0e 94 cf 42 	call	0x859e	; 0x859e <strnlen>
    793e:	7c 01       	movw	r14, r24
    7940:	1f 77       	andi	r17, 0x7F	; 127
    7942:	13 c0       	rjmp	.+38     	; 0x796a <vfprintf+0x4f8>
    7944:	f6 01       	movw	r30, r12
    7946:	a0 80       	ld	r10, Z
    7948:	b1 80       	ldd	r11, Z+1	; 0x01
    794a:	16 fd       	sbrc	r17, 6
    794c:	03 c0       	rjmp	.+6      	; 0x7954 <vfprintf+0x4e2>
    794e:	6f ef       	ldi	r22, 0xFF	; 255
    7950:	7f ef       	ldi	r23, 0xFF	; 255
    7952:	02 c0       	rjmp	.+4      	; 0x7958 <vfprintf+0x4e6>
    7954:	69 2d       	mov	r22, r9
    7956:	70 e0       	ldi	r23, 0x00	; 0
    7958:	22 e0       	ldi	r18, 0x02	; 2
    795a:	30 e0       	ldi	r19, 0x00	; 0
    795c:	c2 0e       	add	r12, r18
    795e:	d3 1e       	adc	r13, r19
    7960:	c5 01       	movw	r24, r10
    7962:	0e 94 c4 42 	call	0x8588	; 0x8588 <strnlen_P>
    7966:	7c 01       	movw	r14, r24
    7968:	10 68       	ori	r17, 0x80	; 128
    796a:	13 ff       	sbrs	r17, 3
    796c:	07 c0       	rjmp	.+14     	; 0x797c <vfprintf+0x50a>
    796e:	1b c0       	rjmp	.+54     	; 0x79a6 <vfprintf+0x534>
    7970:	80 e2       	ldi	r24, 0x20	; 32
    7972:	90 e0       	ldi	r25, 0x00	; 0
    7974:	b3 01       	movw	r22, r6
    7976:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    797a:	8a 94       	dec	r8
    797c:	88 2d       	mov	r24, r8
    797e:	90 e0       	ldi	r25, 0x00	; 0
    7980:	e8 16       	cp	r14, r24
    7982:	f9 06       	cpc	r15, r25
    7984:	a8 f3       	brcs	.-22     	; 0x7970 <vfprintf+0x4fe>
    7986:	0f c0       	rjmp	.+30     	; 0x79a6 <vfprintf+0x534>
    7988:	f5 01       	movw	r30, r10
    798a:	17 fd       	sbrc	r17, 7
    798c:	85 91       	lpm	r24, Z+
    798e:	17 ff       	sbrs	r17, 7
    7990:	81 91       	ld	r24, Z+
    7992:	5f 01       	movw	r10, r30
    7994:	90 e0       	ldi	r25, 0x00	; 0
    7996:	b3 01       	movw	r22, r6
    7998:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    799c:	81 10       	cpse	r8, r1
    799e:	8a 94       	dec	r8
    79a0:	08 94       	sec
    79a2:	e1 08       	sbc	r14, r1
    79a4:	f1 08       	sbc	r15, r1
    79a6:	e1 14       	cp	r14, r1
    79a8:	f1 04       	cpc	r15, r1
    79aa:	71 f7       	brne	.-36     	; 0x7988 <vfprintf+0x516>
    79ac:	f2 c0       	rjmp	.+484    	; 0x7b92 <vfprintf+0x720>
    79ae:	94 36       	cpi	r25, 0x64	; 100
    79b0:	11 f0       	breq	.+4      	; 0x79b6 <vfprintf+0x544>
    79b2:	99 36       	cpi	r25, 0x69	; 105
    79b4:	89 f5       	brne	.+98     	; 0x7a18 <vfprintf+0x5a6>
    79b6:	17 ff       	sbrs	r17, 7
    79b8:	08 c0       	rjmp	.+16     	; 0x79ca <vfprintf+0x558>
    79ba:	f6 01       	movw	r30, r12
    79bc:	20 81       	ld	r18, Z
    79be:	31 81       	ldd	r19, Z+1	; 0x01
    79c0:	42 81       	ldd	r20, Z+2	; 0x02
    79c2:	53 81       	ldd	r21, Z+3	; 0x03
    79c4:	84 e0       	ldi	r24, 0x04	; 4
    79c6:	90 e0       	ldi	r25, 0x00	; 0
    79c8:	0a c0       	rjmp	.+20     	; 0x79de <vfprintf+0x56c>
    79ca:	f6 01       	movw	r30, r12
    79cc:	80 81       	ld	r24, Z
    79ce:	91 81       	ldd	r25, Z+1	; 0x01
    79d0:	9c 01       	movw	r18, r24
    79d2:	44 27       	eor	r20, r20
    79d4:	37 fd       	sbrc	r19, 7
    79d6:	40 95       	com	r20
    79d8:	54 2f       	mov	r21, r20
    79da:	82 e0       	ldi	r24, 0x02	; 2
    79dc:	90 e0       	ldi	r25, 0x00	; 0
    79de:	c8 0e       	add	r12, r24
    79e0:	d9 1e       	adc	r13, r25
    79e2:	9f e6       	ldi	r25, 0x6F	; 111
    79e4:	f9 2e       	mov	r15, r25
    79e6:	f1 22       	and	r15, r17
    79e8:	57 ff       	sbrs	r21, 7
    79ea:	09 c0       	rjmp	.+18     	; 0x79fe <vfprintf+0x58c>
    79ec:	50 95       	com	r21
    79ee:	40 95       	com	r20
    79f0:	30 95       	com	r19
    79f2:	21 95       	neg	r18
    79f4:	3f 4f       	sbci	r19, 0xFF	; 255
    79f6:	4f 4f       	sbci	r20, 0xFF	; 255
    79f8:	5f 4f       	sbci	r21, 0xFF	; 255
    79fa:	90 e8       	ldi	r25, 0x80	; 128
    79fc:	f9 2a       	or	r15, r25
    79fe:	ca 01       	movw	r24, r20
    7a00:	b9 01       	movw	r22, r18
    7a02:	ae 01       	movw	r20, r28
    7a04:	4f 5f       	subi	r20, 0xFF	; 255
    7a06:	5f 4f       	sbci	r21, 0xFF	; 255
    7a08:	2a e0       	ldi	r18, 0x0A	; 10
    7a0a:	30 e0       	ldi	r19, 0x00	; 0
    7a0c:	0e 94 d7 43 	call	0x87ae	; 0x87ae <__ultoa_invert>
    7a10:	e8 2e       	mov	r14, r24
    7a12:	e8 89       	ldd	r30, Y+16	; 0x10
    7a14:	ee 1a       	sub	r14, r30
    7a16:	41 c0       	rjmp	.+130    	; 0x7a9a <vfprintf+0x628>
    7a18:	95 37       	cpi	r25, 0x75	; 117
    7a1a:	21 f4       	brne	.+8      	; 0x7a24 <vfprintf+0x5b2>
    7a1c:	1f 7e       	andi	r17, 0xEF	; 239
    7a1e:	2a e0       	ldi	r18, 0x0A	; 10
    7a20:	30 e0       	ldi	r19, 0x00	; 0
    7a22:	1c c0       	rjmp	.+56     	; 0x7a5c <vfprintf+0x5ea>
    7a24:	19 7f       	andi	r17, 0xF9	; 249
    7a26:	9f 36       	cpi	r25, 0x6F	; 111
    7a28:	61 f0       	breq	.+24     	; 0x7a42 <vfprintf+0x5d0>
    7a2a:	90 37       	cpi	r25, 0x70	; 112
    7a2c:	20 f4       	brcc	.+8      	; 0x7a36 <vfprintf+0x5c4>
    7a2e:	98 35       	cpi	r25, 0x58	; 88
    7a30:	09 f0       	breq	.+2      	; 0x7a34 <vfprintf+0x5c2>
    7a32:	b2 c0       	rjmp	.+356    	; 0x7b98 <vfprintf+0x726>
    7a34:	0f c0       	rjmp	.+30     	; 0x7a54 <vfprintf+0x5e2>
    7a36:	90 37       	cpi	r25, 0x70	; 112
    7a38:	39 f0       	breq	.+14     	; 0x7a48 <vfprintf+0x5d6>
    7a3a:	98 37       	cpi	r25, 0x78	; 120
    7a3c:	09 f0       	breq	.+2      	; 0x7a40 <vfprintf+0x5ce>
    7a3e:	ac c0       	rjmp	.+344    	; 0x7b98 <vfprintf+0x726>
    7a40:	04 c0       	rjmp	.+8      	; 0x7a4a <vfprintf+0x5d8>
    7a42:	28 e0       	ldi	r18, 0x08	; 8
    7a44:	30 e0       	ldi	r19, 0x00	; 0
    7a46:	0a c0       	rjmp	.+20     	; 0x7a5c <vfprintf+0x5ea>
    7a48:	10 61       	ori	r17, 0x10	; 16
    7a4a:	14 fd       	sbrc	r17, 4
    7a4c:	14 60       	ori	r17, 0x04	; 4
    7a4e:	20 e1       	ldi	r18, 0x10	; 16
    7a50:	30 e0       	ldi	r19, 0x00	; 0
    7a52:	04 c0       	rjmp	.+8      	; 0x7a5c <vfprintf+0x5ea>
    7a54:	14 fd       	sbrc	r17, 4
    7a56:	16 60       	ori	r17, 0x06	; 6
    7a58:	20 e1       	ldi	r18, 0x10	; 16
    7a5a:	32 e0       	ldi	r19, 0x02	; 2
    7a5c:	17 ff       	sbrs	r17, 7
    7a5e:	08 c0       	rjmp	.+16     	; 0x7a70 <vfprintf+0x5fe>
    7a60:	f6 01       	movw	r30, r12
    7a62:	60 81       	ld	r22, Z
    7a64:	71 81       	ldd	r23, Z+1	; 0x01
    7a66:	82 81       	ldd	r24, Z+2	; 0x02
    7a68:	93 81       	ldd	r25, Z+3	; 0x03
    7a6a:	44 e0       	ldi	r20, 0x04	; 4
    7a6c:	50 e0       	ldi	r21, 0x00	; 0
    7a6e:	08 c0       	rjmp	.+16     	; 0x7a80 <vfprintf+0x60e>
    7a70:	f6 01       	movw	r30, r12
    7a72:	80 81       	ld	r24, Z
    7a74:	91 81       	ldd	r25, Z+1	; 0x01
    7a76:	bc 01       	movw	r22, r24
    7a78:	80 e0       	ldi	r24, 0x00	; 0
    7a7a:	90 e0       	ldi	r25, 0x00	; 0
    7a7c:	42 e0       	ldi	r20, 0x02	; 2
    7a7e:	50 e0       	ldi	r21, 0x00	; 0
    7a80:	c4 0e       	add	r12, r20
    7a82:	d5 1e       	adc	r13, r21
    7a84:	ae 01       	movw	r20, r28
    7a86:	4f 5f       	subi	r20, 0xFF	; 255
    7a88:	5f 4f       	sbci	r21, 0xFF	; 255
    7a8a:	0e 94 d7 43 	call	0x87ae	; 0x87ae <__ultoa_invert>
    7a8e:	e8 2e       	mov	r14, r24
    7a90:	58 89       	ldd	r21, Y+16	; 0x10
    7a92:	e5 1a       	sub	r14, r21
    7a94:	8f e7       	ldi	r24, 0x7F	; 127
    7a96:	f8 2e       	mov	r15, r24
    7a98:	f1 22       	and	r15, r17
    7a9a:	f6 fe       	sbrs	r15, 6
    7a9c:	0b c0       	rjmp	.+22     	; 0x7ab4 <vfprintf+0x642>
    7a9e:	8e ef       	ldi	r24, 0xFE	; 254
    7aa0:	f8 22       	and	r15, r24
    7aa2:	e9 14       	cp	r14, r9
    7aa4:	38 f4       	brcc	.+14     	; 0x7ab4 <vfprintf+0x642>
    7aa6:	f4 fe       	sbrs	r15, 4
    7aa8:	07 c0       	rjmp	.+14     	; 0x7ab8 <vfprintf+0x646>
    7aaa:	f2 fc       	sbrc	r15, 2
    7aac:	05 c0       	rjmp	.+10     	; 0x7ab8 <vfprintf+0x646>
    7aae:	9f ee       	ldi	r25, 0xEF	; 239
    7ab0:	f9 22       	and	r15, r25
    7ab2:	02 c0       	rjmp	.+4      	; 0x7ab8 <vfprintf+0x646>
    7ab4:	1e 2d       	mov	r17, r14
    7ab6:	01 c0       	rjmp	.+2      	; 0x7aba <vfprintf+0x648>
    7ab8:	19 2d       	mov	r17, r9
    7aba:	f4 fe       	sbrs	r15, 4
    7abc:	0d c0       	rjmp	.+26     	; 0x7ad8 <vfprintf+0x666>
    7abe:	fe 01       	movw	r30, r28
    7ac0:	ee 0d       	add	r30, r14
    7ac2:	f1 1d       	adc	r31, r1
    7ac4:	80 81       	ld	r24, Z
    7ac6:	80 33       	cpi	r24, 0x30	; 48
    7ac8:	19 f4       	brne	.+6      	; 0x7ad0 <vfprintf+0x65e>
    7aca:	e9 ee       	ldi	r30, 0xE9	; 233
    7acc:	fe 22       	and	r15, r30
    7ace:	08 c0       	rjmp	.+16     	; 0x7ae0 <vfprintf+0x66e>
    7ad0:	1f 5f       	subi	r17, 0xFF	; 255
    7ad2:	f2 fe       	sbrs	r15, 2
    7ad4:	05 c0       	rjmp	.+10     	; 0x7ae0 <vfprintf+0x66e>
    7ad6:	03 c0       	rjmp	.+6      	; 0x7ade <vfprintf+0x66c>
    7ad8:	8f 2d       	mov	r24, r15
    7ada:	86 78       	andi	r24, 0x86	; 134
    7adc:	09 f0       	breq	.+2      	; 0x7ae0 <vfprintf+0x66e>
    7ade:	1f 5f       	subi	r17, 0xFF	; 255
    7ae0:	0f 2d       	mov	r16, r15
    7ae2:	f3 fc       	sbrc	r15, 3
    7ae4:	14 c0       	rjmp	.+40     	; 0x7b0e <vfprintf+0x69c>
    7ae6:	f0 fe       	sbrs	r15, 0
    7ae8:	0f c0       	rjmp	.+30     	; 0x7b08 <vfprintf+0x696>
    7aea:	18 15       	cp	r17, r8
    7aec:	10 f0       	brcs	.+4      	; 0x7af2 <vfprintf+0x680>
    7aee:	9e 2c       	mov	r9, r14
    7af0:	0b c0       	rjmp	.+22     	; 0x7b08 <vfprintf+0x696>
    7af2:	9e 2c       	mov	r9, r14
    7af4:	98 0c       	add	r9, r8
    7af6:	91 1a       	sub	r9, r17
    7af8:	18 2d       	mov	r17, r8
    7afa:	06 c0       	rjmp	.+12     	; 0x7b08 <vfprintf+0x696>
    7afc:	80 e2       	ldi	r24, 0x20	; 32
    7afe:	90 e0       	ldi	r25, 0x00	; 0
    7b00:	b3 01       	movw	r22, r6
    7b02:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    7b06:	1f 5f       	subi	r17, 0xFF	; 255
    7b08:	18 15       	cp	r17, r8
    7b0a:	c0 f3       	brcs	.-16     	; 0x7afc <vfprintf+0x68a>
    7b0c:	04 c0       	rjmp	.+8      	; 0x7b16 <vfprintf+0x6a4>
    7b0e:	18 15       	cp	r17, r8
    7b10:	10 f4       	brcc	.+4      	; 0x7b16 <vfprintf+0x6a4>
    7b12:	81 1a       	sub	r8, r17
    7b14:	01 c0       	rjmp	.+2      	; 0x7b18 <vfprintf+0x6a6>
    7b16:	88 24       	eor	r8, r8
    7b18:	04 ff       	sbrs	r16, 4
    7b1a:	0f c0       	rjmp	.+30     	; 0x7b3a <vfprintf+0x6c8>
    7b1c:	80 e3       	ldi	r24, 0x30	; 48
    7b1e:	90 e0       	ldi	r25, 0x00	; 0
    7b20:	b3 01       	movw	r22, r6
    7b22:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    7b26:	02 ff       	sbrs	r16, 2
    7b28:	1d c0       	rjmp	.+58     	; 0x7b64 <vfprintf+0x6f2>
    7b2a:	01 fd       	sbrc	r16, 1
    7b2c:	03 c0       	rjmp	.+6      	; 0x7b34 <vfprintf+0x6c2>
    7b2e:	88 e7       	ldi	r24, 0x78	; 120
    7b30:	90 e0       	ldi	r25, 0x00	; 0
    7b32:	0e c0       	rjmp	.+28     	; 0x7b50 <vfprintf+0x6de>
    7b34:	88 e5       	ldi	r24, 0x58	; 88
    7b36:	90 e0       	ldi	r25, 0x00	; 0
    7b38:	0b c0       	rjmp	.+22     	; 0x7b50 <vfprintf+0x6de>
    7b3a:	80 2f       	mov	r24, r16
    7b3c:	86 78       	andi	r24, 0x86	; 134
    7b3e:	91 f0       	breq	.+36     	; 0x7b64 <vfprintf+0x6f2>
    7b40:	01 ff       	sbrs	r16, 1
    7b42:	02 c0       	rjmp	.+4      	; 0x7b48 <vfprintf+0x6d6>
    7b44:	8b e2       	ldi	r24, 0x2B	; 43
    7b46:	01 c0       	rjmp	.+2      	; 0x7b4a <vfprintf+0x6d8>
    7b48:	80 e2       	ldi	r24, 0x20	; 32
    7b4a:	f7 fc       	sbrc	r15, 7
    7b4c:	8d e2       	ldi	r24, 0x2D	; 45
    7b4e:	90 e0       	ldi	r25, 0x00	; 0
    7b50:	b3 01       	movw	r22, r6
    7b52:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    7b56:	06 c0       	rjmp	.+12     	; 0x7b64 <vfprintf+0x6f2>
    7b58:	80 e3       	ldi	r24, 0x30	; 48
    7b5a:	90 e0       	ldi	r25, 0x00	; 0
    7b5c:	b3 01       	movw	r22, r6
    7b5e:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    7b62:	9a 94       	dec	r9
    7b64:	e9 14       	cp	r14, r9
    7b66:	c0 f3       	brcs	.-16     	; 0x7b58 <vfprintf+0x6e6>
    7b68:	ea 94       	dec	r14
    7b6a:	e1 e0       	ldi	r30, 0x01	; 1
    7b6c:	f0 e0       	ldi	r31, 0x00	; 0
    7b6e:	ec 0f       	add	r30, r28
    7b70:	fd 1f       	adc	r31, r29
    7b72:	ee 0d       	add	r30, r14
    7b74:	f1 1d       	adc	r31, r1
    7b76:	80 81       	ld	r24, Z
    7b78:	90 e0       	ldi	r25, 0x00	; 0
    7b7a:	b3 01       	movw	r22, r6
    7b7c:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    7b80:	ee 20       	and	r14, r14
    7b82:	91 f7       	brne	.-28     	; 0x7b68 <vfprintf+0x6f6>
    7b84:	06 c0       	rjmp	.+12     	; 0x7b92 <vfprintf+0x720>
    7b86:	80 e2       	ldi	r24, 0x20	; 32
    7b88:	90 e0       	ldi	r25, 0x00	; 0
    7b8a:	b3 01       	movw	r22, r6
    7b8c:	0e 94 68 43 	call	0x86d0	; 0x86d0 <fputc>
    7b90:	8a 94       	dec	r8
    7b92:	88 20       	and	r8, r8
    7b94:	c1 f7       	brne	.-16     	; 0x7b86 <vfprintf+0x714>
    7b96:	99 cc       	rjmp	.-1742   	; 0x74ca <vfprintf+0x58>
    7b98:	f3 01       	movw	r30, r6
    7b9a:	66 81       	ldd	r22, Z+6	; 0x06
    7b9c:	77 81       	ldd	r23, Z+7	; 0x07
    7b9e:	cb 01       	movw	r24, r22
    7ba0:	61 96       	adiw	r28, 0x11	; 17
    7ba2:	0f b6       	in	r0, 0x3f	; 63
    7ba4:	f8 94       	cli
    7ba6:	de bf       	out	0x3e, r29	; 62
    7ba8:	0f be       	out	0x3f, r0	; 63
    7baa:	cd bf       	out	0x3d, r28	; 61
    7bac:	cf 91       	pop	r28
    7bae:	df 91       	pop	r29
    7bb0:	1f 91       	pop	r17
    7bb2:	0f 91       	pop	r16
    7bb4:	ff 90       	pop	r15
    7bb6:	ef 90       	pop	r14
    7bb8:	df 90       	pop	r13
    7bba:	cf 90       	pop	r12
    7bbc:	bf 90       	pop	r11
    7bbe:	af 90       	pop	r10
    7bc0:	9f 90       	pop	r9
    7bc2:	8f 90       	pop	r8
    7bc4:	7f 90       	pop	r7
    7bc6:	6f 90       	pop	r6
    7bc8:	5f 90       	pop	r5
    7bca:	4f 90       	pop	r4
    7bcc:	3f 90       	pop	r3
    7bce:	2f 90       	pop	r2
    7bd0:	08 95       	ret

00007bd2 <__subsf3>:
    7bd2:	50 58       	subi	r21, 0x80	; 128

00007bd4 <__addsf3>:
    7bd4:	bb 27       	eor	r27, r27
    7bd6:	aa 27       	eor	r26, r26
    7bd8:	0e d0       	rcall	.+28     	; 0x7bf6 <__addsf3x>
    7bda:	48 c1       	rjmp	.+656    	; 0x7e6c <__fp_round>
    7bdc:	39 d1       	rcall	.+626    	; 0x7e50 <__fp_pscA>
    7bde:	30 f0       	brcs	.+12     	; 0x7bec <__addsf3+0x18>
    7be0:	3e d1       	rcall	.+636    	; 0x7e5e <__fp_pscB>
    7be2:	20 f0       	brcs	.+8      	; 0x7bec <__addsf3+0x18>
    7be4:	31 f4       	brne	.+12     	; 0x7bf2 <__addsf3+0x1e>
    7be6:	9f 3f       	cpi	r25, 0xFF	; 255
    7be8:	11 f4       	brne	.+4      	; 0x7bee <__addsf3+0x1a>
    7bea:	1e f4       	brtc	.+6      	; 0x7bf2 <__addsf3+0x1e>
    7bec:	2e c1       	rjmp	.+604    	; 0x7e4a <__fp_nan>
    7bee:	0e f4       	brtc	.+2      	; 0x7bf2 <__addsf3+0x1e>
    7bf0:	e0 95       	com	r30
    7bf2:	e7 fb       	bst	r30, 7
    7bf4:	24 c1       	rjmp	.+584    	; 0x7e3e <__fp_inf>

00007bf6 <__addsf3x>:
    7bf6:	e9 2f       	mov	r30, r25
    7bf8:	4a d1       	rcall	.+660    	; 0x7e8e <__fp_split3>
    7bfa:	80 f3       	brcs	.-32     	; 0x7bdc <__addsf3+0x8>
    7bfc:	ba 17       	cp	r27, r26
    7bfe:	62 07       	cpc	r22, r18
    7c00:	73 07       	cpc	r23, r19
    7c02:	84 07       	cpc	r24, r20
    7c04:	95 07       	cpc	r25, r21
    7c06:	18 f0       	brcs	.+6      	; 0x7c0e <__addsf3x+0x18>
    7c08:	71 f4       	brne	.+28     	; 0x7c26 <__addsf3x+0x30>
    7c0a:	9e f5       	brtc	.+102    	; 0x7c72 <__addsf3x+0x7c>
    7c0c:	62 c1       	rjmp	.+708    	; 0x7ed2 <__fp_zero>
    7c0e:	0e f4       	brtc	.+2      	; 0x7c12 <__addsf3x+0x1c>
    7c10:	e0 95       	com	r30
    7c12:	0b 2e       	mov	r0, r27
    7c14:	ba 2f       	mov	r27, r26
    7c16:	a0 2d       	mov	r26, r0
    7c18:	0b 01       	movw	r0, r22
    7c1a:	b9 01       	movw	r22, r18
    7c1c:	90 01       	movw	r18, r0
    7c1e:	0c 01       	movw	r0, r24
    7c20:	ca 01       	movw	r24, r20
    7c22:	a0 01       	movw	r20, r0
    7c24:	11 24       	eor	r1, r1
    7c26:	ff 27       	eor	r31, r31
    7c28:	59 1b       	sub	r21, r25
    7c2a:	99 f0       	breq	.+38     	; 0x7c52 <__addsf3x+0x5c>
    7c2c:	59 3f       	cpi	r21, 0xF9	; 249
    7c2e:	50 f4       	brcc	.+20     	; 0x7c44 <__addsf3x+0x4e>
    7c30:	50 3e       	cpi	r21, 0xE0	; 224
    7c32:	68 f1       	brcs	.+90     	; 0x7c8e <__addsf3x+0x98>
    7c34:	1a 16       	cp	r1, r26
    7c36:	f0 40       	sbci	r31, 0x00	; 0
    7c38:	a2 2f       	mov	r26, r18
    7c3a:	23 2f       	mov	r18, r19
    7c3c:	34 2f       	mov	r19, r20
    7c3e:	44 27       	eor	r20, r20
    7c40:	58 5f       	subi	r21, 0xF8	; 248
    7c42:	f3 cf       	rjmp	.-26     	; 0x7c2a <__addsf3x+0x34>
    7c44:	46 95       	lsr	r20
    7c46:	37 95       	ror	r19
    7c48:	27 95       	ror	r18
    7c4a:	a7 95       	ror	r26
    7c4c:	f0 40       	sbci	r31, 0x00	; 0
    7c4e:	53 95       	inc	r21
    7c50:	c9 f7       	brne	.-14     	; 0x7c44 <__addsf3x+0x4e>
    7c52:	7e f4       	brtc	.+30     	; 0x7c72 <__addsf3x+0x7c>
    7c54:	1f 16       	cp	r1, r31
    7c56:	ba 0b       	sbc	r27, r26
    7c58:	62 0b       	sbc	r22, r18
    7c5a:	73 0b       	sbc	r23, r19
    7c5c:	84 0b       	sbc	r24, r20
    7c5e:	ba f0       	brmi	.+46     	; 0x7c8e <__addsf3x+0x98>
    7c60:	91 50       	subi	r25, 0x01	; 1
    7c62:	a1 f0       	breq	.+40     	; 0x7c8c <__addsf3x+0x96>
    7c64:	ff 0f       	add	r31, r31
    7c66:	bb 1f       	adc	r27, r27
    7c68:	66 1f       	adc	r22, r22
    7c6a:	77 1f       	adc	r23, r23
    7c6c:	88 1f       	adc	r24, r24
    7c6e:	c2 f7       	brpl	.-16     	; 0x7c60 <__addsf3x+0x6a>
    7c70:	0e c0       	rjmp	.+28     	; 0x7c8e <__addsf3x+0x98>
    7c72:	ba 0f       	add	r27, r26
    7c74:	62 1f       	adc	r22, r18
    7c76:	73 1f       	adc	r23, r19
    7c78:	84 1f       	adc	r24, r20
    7c7a:	48 f4       	brcc	.+18     	; 0x7c8e <__addsf3x+0x98>
    7c7c:	87 95       	ror	r24
    7c7e:	77 95       	ror	r23
    7c80:	67 95       	ror	r22
    7c82:	b7 95       	ror	r27
    7c84:	f7 95       	ror	r31
    7c86:	9e 3f       	cpi	r25, 0xFE	; 254
    7c88:	08 f0       	brcs	.+2      	; 0x7c8c <__addsf3x+0x96>
    7c8a:	b3 cf       	rjmp	.-154    	; 0x7bf2 <__addsf3+0x1e>
    7c8c:	93 95       	inc	r25
    7c8e:	88 0f       	add	r24, r24
    7c90:	08 f0       	brcs	.+2      	; 0x7c94 <__addsf3x+0x9e>
    7c92:	99 27       	eor	r25, r25
    7c94:	ee 0f       	add	r30, r30
    7c96:	97 95       	ror	r25
    7c98:	87 95       	ror	r24
    7c9a:	08 95       	ret

00007c9c <__divsf3>:
    7c9c:	0c d0       	rcall	.+24     	; 0x7cb6 <__divsf3x>
    7c9e:	e6 c0       	rjmp	.+460    	; 0x7e6c <__fp_round>
    7ca0:	de d0       	rcall	.+444    	; 0x7e5e <__fp_pscB>
    7ca2:	40 f0       	brcs	.+16     	; 0x7cb4 <__divsf3+0x18>
    7ca4:	d5 d0       	rcall	.+426    	; 0x7e50 <__fp_pscA>
    7ca6:	30 f0       	brcs	.+12     	; 0x7cb4 <__divsf3+0x18>
    7ca8:	21 f4       	brne	.+8      	; 0x7cb2 <__divsf3+0x16>
    7caa:	5f 3f       	cpi	r21, 0xFF	; 255
    7cac:	19 f0       	breq	.+6      	; 0x7cb4 <__divsf3+0x18>
    7cae:	c7 c0       	rjmp	.+398    	; 0x7e3e <__fp_inf>
    7cb0:	51 11       	cpse	r21, r1
    7cb2:	10 c1       	rjmp	.+544    	; 0x7ed4 <__fp_szero>
    7cb4:	ca c0       	rjmp	.+404    	; 0x7e4a <__fp_nan>

00007cb6 <__divsf3x>:
    7cb6:	eb d0       	rcall	.+470    	; 0x7e8e <__fp_split3>
    7cb8:	98 f3       	brcs	.-26     	; 0x7ca0 <__divsf3+0x4>

00007cba <__divsf3_pse>:
    7cba:	99 23       	and	r25, r25
    7cbc:	c9 f3       	breq	.-14     	; 0x7cb0 <__divsf3+0x14>
    7cbe:	55 23       	and	r21, r21
    7cc0:	b1 f3       	breq	.-20     	; 0x7cae <__divsf3+0x12>
    7cc2:	95 1b       	sub	r25, r21
    7cc4:	55 0b       	sbc	r21, r21
    7cc6:	bb 27       	eor	r27, r27
    7cc8:	aa 27       	eor	r26, r26
    7cca:	62 17       	cp	r22, r18
    7ccc:	73 07       	cpc	r23, r19
    7cce:	84 07       	cpc	r24, r20
    7cd0:	38 f0       	brcs	.+14     	; 0x7ce0 <__divsf3_pse+0x26>
    7cd2:	9f 5f       	subi	r25, 0xFF	; 255
    7cd4:	5f 4f       	sbci	r21, 0xFF	; 255
    7cd6:	22 0f       	add	r18, r18
    7cd8:	33 1f       	adc	r19, r19
    7cda:	44 1f       	adc	r20, r20
    7cdc:	aa 1f       	adc	r26, r26
    7cde:	a9 f3       	breq	.-22     	; 0x7cca <__divsf3_pse+0x10>
    7ce0:	33 d0       	rcall	.+102    	; 0x7d48 <__divsf3_pse+0x8e>
    7ce2:	0e 2e       	mov	r0, r30
    7ce4:	3a f0       	brmi	.+14     	; 0x7cf4 <__divsf3_pse+0x3a>
    7ce6:	e0 e8       	ldi	r30, 0x80	; 128
    7ce8:	30 d0       	rcall	.+96     	; 0x7d4a <__divsf3_pse+0x90>
    7cea:	91 50       	subi	r25, 0x01	; 1
    7cec:	50 40       	sbci	r21, 0x00	; 0
    7cee:	e6 95       	lsr	r30
    7cf0:	00 1c       	adc	r0, r0
    7cf2:	ca f7       	brpl	.-14     	; 0x7ce6 <__divsf3_pse+0x2c>
    7cf4:	29 d0       	rcall	.+82     	; 0x7d48 <__divsf3_pse+0x8e>
    7cf6:	fe 2f       	mov	r31, r30
    7cf8:	27 d0       	rcall	.+78     	; 0x7d48 <__divsf3_pse+0x8e>
    7cfa:	66 0f       	add	r22, r22
    7cfc:	77 1f       	adc	r23, r23
    7cfe:	88 1f       	adc	r24, r24
    7d00:	bb 1f       	adc	r27, r27
    7d02:	26 17       	cp	r18, r22
    7d04:	37 07       	cpc	r19, r23
    7d06:	48 07       	cpc	r20, r24
    7d08:	ab 07       	cpc	r26, r27
    7d0a:	b0 e8       	ldi	r27, 0x80	; 128
    7d0c:	09 f0       	breq	.+2      	; 0x7d10 <__divsf3_pse+0x56>
    7d0e:	bb 0b       	sbc	r27, r27
    7d10:	80 2d       	mov	r24, r0
    7d12:	bf 01       	movw	r22, r30
    7d14:	ff 27       	eor	r31, r31
    7d16:	93 58       	subi	r25, 0x83	; 131
    7d18:	5f 4f       	sbci	r21, 0xFF	; 255
    7d1a:	2a f0       	brmi	.+10     	; 0x7d26 <__divsf3_pse+0x6c>
    7d1c:	9e 3f       	cpi	r25, 0xFE	; 254
    7d1e:	51 05       	cpc	r21, r1
    7d20:	68 f0       	brcs	.+26     	; 0x7d3c <__divsf3_pse+0x82>
    7d22:	8d c0       	rjmp	.+282    	; 0x7e3e <__fp_inf>
    7d24:	d7 c0       	rjmp	.+430    	; 0x7ed4 <__fp_szero>
    7d26:	5f 3f       	cpi	r21, 0xFF	; 255
    7d28:	ec f3       	brlt	.-6      	; 0x7d24 <__divsf3_pse+0x6a>
    7d2a:	98 3e       	cpi	r25, 0xE8	; 232
    7d2c:	dc f3       	brlt	.-10     	; 0x7d24 <__divsf3_pse+0x6a>
    7d2e:	86 95       	lsr	r24
    7d30:	77 95       	ror	r23
    7d32:	67 95       	ror	r22
    7d34:	b7 95       	ror	r27
    7d36:	f7 95       	ror	r31
    7d38:	9f 5f       	subi	r25, 0xFF	; 255
    7d3a:	c9 f7       	brne	.-14     	; 0x7d2e <__divsf3_pse+0x74>
    7d3c:	88 0f       	add	r24, r24
    7d3e:	91 1d       	adc	r25, r1
    7d40:	96 95       	lsr	r25
    7d42:	87 95       	ror	r24
    7d44:	97 f9       	bld	r25, 7
    7d46:	08 95       	ret
    7d48:	e1 e0       	ldi	r30, 0x01	; 1
    7d4a:	66 0f       	add	r22, r22
    7d4c:	77 1f       	adc	r23, r23
    7d4e:	88 1f       	adc	r24, r24
    7d50:	bb 1f       	adc	r27, r27
    7d52:	62 17       	cp	r22, r18
    7d54:	73 07       	cpc	r23, r19
    7d56:	84 07       	cpc	r24, r20
    7d58:	ba 07       	cpc	r27, r26
    7d5a:	20 f0       	brcs	.+8      	; 0x7d64 <__divsf3_pse+0xaa>
    7d5c:	62 1b       	sub	r22, r18
    7d5e:	73 0b       	sbc	r23, r19
    7d60:	84 0b       	sbc	r24, r20
    7d62:	ba 0b       	sbc	r27, r26
    7d64:	ee 1f       	adc	r30, r30
    7d66:	88 f7       	brcc	.-30     	; 0x7d4a <__divsf3_pse+0x90>
    7d68:	e0 95       	com	r30
    7d6a:	08 95       	ret

00007d6c <__fixunssfsi>:
    7d6c:	98 d0       	rcall	.+304    	; 0x7e9e <__fp_splitA>
    7d6e:	88 f0       	brcs	.+34     	; 0x7d92 <__fixunssfsi+0x26>
    7d70:	9f 57       	subi	r25, 0x7F	; 127
    7d72:	90 f0       	brcs	.+36     	; 0x7d98 <__fixunssfsi+0x2c>
    7d74:	b9 2f       	mov	r27, r25
    7d76:	99 27       	eor	r25, r25
    7d78:	b7 51       	subi	r27, 0x17	; 23
    7d7a:	a0 f0       	brcs	.+40     	; 0x7da4 <__fixunssfsi+0x38>
    7d7c:	d1 f0       	breq	.+52     	; 0x7db2 <__fixunssfsi+0x46>
    7d7e:	66 0f       	add	r22, r22
    7d80:	77 1f       	adc	r23, r23
    7d82:	88 1f       	adc	r24, r24
    7d84:	99 1f       	adc	r25, r25
    7d86:	1a f0       	brmi	.+6      	; 0x7d8e <__fixunssfsi+0x22>
    7d88:	ba 95       	dec	r27
    7d8a:	c9 f7       	brne	.-14     	; 0x7d7e <__fixunssfsi+0x12>
    7d8c:	12 c0       	rjmp	.+36     	; 0x7db2 <__fixunssfsi+0x46>
    7d8e:	b1 30       	cpi	r27, 0x01	; 1
    7d90:	81 f0       	breq	.+32     	; 0x7db2 <__fixunssfsi+0x46>
    7d92:	9f d0       	rcall	.+318    	; 0x7ed2 <__fp_zero>
    7d94:	b1 e0       	ldi	r27, 0x01	; 1
    7d96:	08 95       	ret
    7d98:	9c c0       	rjmp	.+312    	; 0x7ed2 <__fp_zero>
    7d9a:	67 2f       	mov	r22, r23
    7d9c:	78 2f       	mov	r23, r24
    7d9e:	88 27       	eor	r24, r24
    7da0:	b8 5f       	subi	r27, 0xF8	; 248
    7da2:	39 f0       	breq	.+14     	; 0x7db2 <__fixunssfsi+0x46>
    7da4:	b9 3f       	cpi	r27, 0xF9	; 249
    7da6:	cc f3       	brlt	.-14     	; 0x7d9a <__fixunssfsi+0x2e>
    7da8:	86 95       	lsr	r24
    7daa:	77 95       	ror	r23
    7dac:	67 95       	ror	r22
    7dae:	b3 95       	inc	r27
    7db0:	d9 f7       	brne	.-10     	; 0x7da8 <__fixunssfsi+0x3c>
    7db2:	3e f4       	brtc	.+14     	; 0x7dc2 <__fixunssfsi+0x56>
    7db4:	90 95       	com	r25
    7db6:	80 95       	com	r24
    7db8:	70 95       	com	r23
    7dba:	61 95       	neg	r22
    7dbc:	7f 4f       	sbci	r23, 0xFF	; 255
    7dbe:	8f 4f       	sbci	r24, 0xFF	; 255
    7dc0:	9f 4f       	sbci	r25, 0xFF	; 255
    7dc2:	08 95       	ret

00007dc4 <__floatunsisf>:
    7dc4:	e8 94       	clt
    7dc6:	09 c0       	rjmp	.+18     	; 0x7dda <__floatsisf+0x12>

00007dc8 <__floatsisf>:
    7dc8:	97 fb       	bst	r25, 7
    7dca:	3e f4       	brtc	.+14     	; 0x7dda <__floatsisf+0x12>
    7dcc:	90 95       	com	r25
    7dce:	80 95       	com	r24
    7dd0:	70 95       	com	r23
    7dd2:	61 95       	neg	r22
    7dd4:	7f 4f       	sbci	r23, 0xFF	; 255
    7dd6:	8f 4f       	sbci	r24, 0xFF	; 255
    7dd8:	9f 4f       	sbci	r25, 0xFF	; 255
    7dda:	99 23       	and	r25, r25
    7ddc:	a9 f0       	breq	.+42     	; 0x7e08 <__floatsisf+0x40>
    7dde:	f9 2f       	mov	r31, r25
    7de0:	96 e9       	ldi	r25, 0x96	; 150
    7de2:	bb 27       	eor	r27, r27
    7de4:	93 95       	inc	r25
    7de6:	f6 95       	lsr	r31
    7de8:	87 95       	ror	r24
    7dea:	77 95       	ror	r23
    7dec:	67 95       	ror	r22
    7dee:	b7 95       	ror	r27
    7df0:	f1 11       	cpse	r31, r1
    7df2:	f8 cf       	rjmp	.-16     	; 0x7de4 <__floatsisf+0x1c>
    7df4:	fa f4       	brpl	.+62     	; 0x7e34 <__floatsisf+0x6c>
    7df6:	bb 0f       	add	r27, r27
    7df8:	11 f4       	brne	.+4      	; 0x7dfe <__floatsisf+0x36>
    7dfa:	60 ff       	sbrs	r22, 0
    7dfc:	1b c0       	rjmp	.+54     	; 0x7e34 <__floatsisf+0x6c>
    7dfe:	6f 5f       	subi	r22, 0xFF	; 255
    7e00:	7f 4f       	sbci	r23, 0xFF	; 255
    7e02:	8f 4f       	sbci	r24, 0xFF	; 255
    7e04:	9f 4f       	sbci	r25, 0xFF	; 255
    7e06:	16 c0       	rjmp	.+44     	; 0x7e34 <__floatsisf+0x6c>
    7e08:	88 23       	and	r24, r24
    7e0a:	11 f0       	breq	.+4      	; 0x7e10 <__floatsisf+0x48>
    7e0c:	96 e9       	ldi	r25, 0x96	; 150
    7e0e:	11 c0       	rjmp	.+34     	; 0x7e32 <__floatsisf+0x6a>
    7e10:	77 23       	and	r23, r23
    7e12:	21 f0       	breq	.+8      	; 0x7e1c <__floatsisf+0x54>
    7e14:	9e e8       	ldi	r25, 0x8E	; 142
    7e16:	87 2f       	mov	r24, r23
    7e18:	76 2f       	mov	r23, r22
    7e1a:	05 c0       	rjmp	.+10     	; 0x7e26 <__floatsisf+0x5e>
    7e1c:	66 23       	and	r22, r22
    7e1e:	71 f0       	breq	.+28     	; 0x7e3c <__floatsisf+0x74>
    7e20:	96 e8       	ldi	r25, 0x86	; 134
    7e22:	86 2f       	mov	r24, r22
    7e24:	70 e0       	ldi	r23, 0x00	; 0
    7e26:	60 e0       	ldi	r22, 0x00	; 0
    7e28:	2a f0       	brmi	.+10     	; 0x7e34 <__floatsisf+0x6c>
    7e2a:	9a 95       	dec	r25
    7e2c:	66 0f       	add	r22, r22
    7e2e:	77 1f       	adc	r23, r23
    7e30:	88 1f       	adc	r24, r24
    7e32:	da f7       	brpl	.-10     	; 0x7e2a <__floatsisf+0x62>
    7e34:	88 0f       	add	r24, r24
    7e36:	96 95       	lsr	r25
    7e38:	87 95       	ror	r24
    7e3a:	97 f9       	bld	r25, 7
    7e3c:	08 95       	ret

00007e3e <__fp_inf>:
    7e3e:	97 f9       	bld	r25, 7
    7e40:	9f 67       	ori	r25, 0x7F	; 127
    7e42:	80 e8       	ldi	r24, 0x80	; 128
    7e44:	70 e0       	ldi	r23, 0x00	; 0
    7e46:	60 e0       	ldi	r22, 0x00	; 0
    7e48:	08 95       	ret

00007e4a <__fp_nan>:
    7e4a:	9f ef       	ldi	r25, 0xFF	; 255
    7e4c:	80 ec       	ldi	r24, 0xC0	; 192
    7e4e:	08 95       	ret

00007e50 <__fp_pscA>:
    7e50:	00 24       	eor	r0, r0
    7e52:	0a 94       	dec	r0
    7e54:	16 16       	cp	r1, r22
    7e56:	17 06       	cpc	r1, r23
    7e58:	18 06       	cpc	r1, r24
    7e5a:	09 06       	cpc	r0, r25
    7e5c:	08 95       	ret

00007e5e <__fp_pscB>:
    7e5e:	00 24       	eor	r0, r0
    7e60:	0a 94       	dec	r0
    7e62:	12 16       	cp	r1, r18
    7e64:	13 06       	cpc	r1, r19
    7e66:	14 06       	cpc	r1, r20
    7e68:	05 06       	cpc	r0, r21
    7e6a:	08 95       	ret

00007e6c <__fp_round>:
    7e6c:	09 2e       	mov	r0, r25
    7e6e:	03 94       	inc	r0
    7e70:	00 0c       	add	r0, r0
    7e72:	11 f4       	brne	.+4      	; 0x7e78 <__fp_round+0xc>
    7e74:	88 23       	and	r24, r24
    7e76:	52 f0       	brmi	.+20     	; 0x7e8c <__fp_round+0x20>
    7e78:	bb 0f       	add	r27, r27
    7e7a:	40 f4       	brcc	.+16     	; 0x7e8c <__fp_round+0x20>
    7e7c:	bf 2b       	or	r27, r31
    7e7e:	11 f4       	brne	.+4      	; 0x7e84 <__fp_round+0x18>
    7e80:	60 ff       	sbrs	r22, 0
    7e82:	04 c0       	rjmp	.+8      	; 0x7e8c <__fp_round+0x20>
    7e84:	6f 5f       	subi	r22, 0xFF	; 255
    7e86:	7f 4f       	sbci	r23, 0xFF	; 255
    7e88:	8f 4f       	sbci	r24, 0xFF	; 255
    7e8a:	9f 4f       	sbci	r25, 0xFF	; 255
    7e8c:	08 95       	ret

00007e8e <__fp_split3>:
    7e8e:	57 fd       	sbrc	r21, 7
    7e90:	90 58       	subi	r25, 0x80	; 128
    7e92:	44 0f       	add	r20, r20
    7e94:	55 1f       	adc	r21, r21
    7e96:	59 f0       	breq	.+22     	; 0x7eae <__fp_splitA+0x10>
    7e98:	5f 3f       	cpi	r21, 0xFF	; 255
    7e9a:	71 f0       	breq	.+28     	; 0x7eb8 <__fp_splitA+0x1a>
    7e9c:	47 95       	ror	r20

00007e9e <__fp_splitA>:
    7e9e:	88 0f       	add	r24, r24
    7ea0:	97 fb       	bst	r25, 7
    7ea2:	99 1f       	adc	r25, r25
    7ea4:	61 f0       	breq	.+24     	; 0x7ebe <__fp_splitA+0x20>
    7ea6:	9f 3f       	cpi	r25, 0xFF	; 255
    7ea8:	79 f0       	breq	.+30     	; 0x7ec8 <__fp_splitA+0x2a>
    7eaa:	87 95       	ror	r24
    7eac:	08 95       	ret
    7eae:	12 16       	cp	r1, r18
    7eb0:	13 06       	cpc	r1, r19
    7eb2:	14 06       	cpc	r1, r20
    7eb4:	55 1f       	adc	r21, r21
    7eb6:	f2 cf       	rjmp	.-28     	; 0x7e9c <__fp_split3+0xe>
    7eb8:	46 95       	lsr	r20
    7eba:	f1 df       	rcall	.-30     	; 0x7e9e <__fp_splitA>
    7ebc:	08 c0       	rjmp	.+16     	; 0x7ece <__fp_splitA+0x30>
    7ebe:	16 16       	cp	r1, r22
    7ec0:	17 06       	cpc	r1, r23
    7ec2:	18 06       	cpc	r1, r24
    7ec4:	99 1f       	adc	r25, r25
    7ec6:	f1 cf       	rjmp	.-30     	; 0x7eaa <__fp_splitA+0xc>
    7ec8:	86 95       	lsr	r24
    7eca:	71 05       	cpc	r23, r1
    7ecc:	61 05       	cpc	r22, r1
    7ece:	08 94       	sec
    7ed0:	08 95       	ret

00007ed2 <__fp_zero>:
    7ed2:	e8 94       	clt

00007ed4 <__fp_szero>:
    7ed4:	bb 27       	eor	r27, r27
    7ed6:	66 27       	eor	r22, r22
    7ed8:	77 27       	eor	r23, r23
    7eda:	cb 01       	movw	r24, r22
    7edc:	97 f9       	bld	r25, 7
    7ede:	08 95       	ret

00007ee0 <__gesf2>:
    7ee0:	28 d1       	rcall	.+592    	; 0x8132 <__fp_cmp>
    7ee2:	08 f4       	brcc	.+2      	; 0x7ee6 <__gesf2+0x6>
    7ee4:	8f ef       	ldi	r24, 0xFF	; 255
    7ee6:	08 95       	ret
    7ee8:	0e f0       	brts	.+2      	; 0x7eec <__gesf2+0xc>
    7eea:	47 c1       	rjmp	.+654    	; 0x817a <__fp_mpack>
    7eec:	ae cf       	rjmp	.-164    	; 0x7e4a <__fp_nan>
    7eee:	68 94       	set
    7ef0:	a6 cf       	rjmp	.-180    	; 0x7e3e <__fp_inf>

00007ef2 <log>:
    7ef2:	d5 df       	rcall	.-86     	; 0x7e9e <__fp_splitA>
    7ef4:	c8 f3       	brcs	.-14     	; 0x7ee8 <__gesf2+0x8>
    7ef6:	99 23       	and	r25, r25
    7ef8:	d1 f3       	breq	.-12     	; 0x7eee <__gesf2+0xe>
    7efa:	c6 f3       	brts	.-16     	; 0x7eec <__gesf2+0xc>
    7efc:	df 93       	push	r29
    7efe:	cf 93       	push	r28
    7f00:	1f 93       	push	r17
    7f02:	0f 93       	push	r16
    7f04:	ff 92       	push	r15
    7f06:	c9 2f       	mov	r28, r25
    7f08:	dd 27       	eor	r29, r29
    7f0a:	88 23       	and	r24, r24
    7f0c:	2a f0       	brmi	.+10     	; 0x7f18 <log+0x26>
    7f0e:	21 97       	sbiw	r28, 0x01	; 1
    7f10:	66 0f       	add	r22, r22
    7f12:	77 1f       	adc	r23, r23
    7f14:	88 1f       	adc	r24, r24
    7f16:	da f7       	brpl	.-10     	; 0x7f0e <log+0x1c>
    7f18:	20 e0       	ldi	r18, 0x00	; 0
    7f1a:	30 e0       	ldi	r19, 0x00	; 0
    7f1c:	40 e8       	ldi	r20, 0x80	; 128
    7f1e:	5f eb       	ldi	r21, 0xBF	; 191
    7f20:	9f e3       	ldi	r25, 0x3F	; 63
    7f22:	88 39       	cpi	r24, 0x98	; 152
    7f24:	20 f0       	brcs	.+8      	; 0x7f2e <log+0x3c>
    7f26:	80 3e       	cpi	r24, 0xE0	; 224
    7f28:	30 f0       	brcs	.+12     	; 0x7f36 <log+0x44>
    7f2a:	21 96       	adiw	r28, 0x01	; 1
    7f2c:	8f 77       	andi	r24, 0x7F	; 127
    7f2e:	52 de       	rcall	.-860    	; 0x7bd4 <__addsf3>
    7f30:	e8 eb       	ldi	r30, 0xB8	; 184
    7f32:	f0 e0       	ldi	r31, 0x00	; 0
    7f34:	03 c0       	rjmp	.+6      	; 0x7f3c <log+0x4a>
    7f36:	4e de       	rcall	.-868    	; 0x7bd4 <__addsf3>
    7f38:	e5 ee       	ldi	r30, 0xE5	; 229
    7f3a:	f0 e0       	ldi	r31, 0x00	; 0
    7f3c:	2c d1       	rcall	.+600    	; 0x8196 <__fp_powser>
    7f3e:	8b 01       	movw	r16, r22
    7f40:	be 01       	movw	r22, r28
    7f42:	ec 01       	movw	r28, r24
    7f44:	fb 2e       	mov	r15, r27
    7f46:	6f 57       	subi	r22, 0x7F	; 127
    7f48:	71 09       	sbc	r23, r1
    7f4a:	75 95       	asr	r23
    7f4c:	77 1f       	adc	r23, r23
    7f4e:	88 0b       	sbc	r24, r24
    7f50:	99 0b       	sbc	r25, r25
    7f52:	3a df       	rcall	.-396    	; 0x7dc8 <__floatsisf>
    7f54:	28 e1       	ldi	r18, 0x18	; 24
    7f56:	32 e7       	ldi	r19, 0x72	; 114
    7f58:	41 e3       	ldi	r20, 0x31	; 49
    7f5a:	5f e3       	ldi	r21, 0x3F	; 63
    7f5c:	16 d0       	rcall	.+44     	; 0x7f8a <__mulsf3x>
    7f5e:	af 2d       	mov	r26, r15
    7f60:	98 01       	movw	r18, r16
    7f62:	ae 01       	movw	r20, r28
    7f64:	ff 90       	pop	r15
    7f66:	0f 91       	pop	r16
    7f68:	1f 91       	pop	r17
    7f6a:	cf 91       	pop	r28
    7f6c:	df 91       	pop	r29
    7f6e:	43 de       	rcall	.-890    	; 0x7bf6 <__addsf3x>
    7f70:	7d cf       	rjmp	.-262    	; 0x7e6c <__fp_round>

00007f72 <__mulsf3>:
    7f72:	0b d0       	rcall	.+22     	; 0x7f8a <__mulsf3x>
    7f74:	7b cf       	rjmp	.-266    	; 0x7e6c <__fp_round>
    7f76:	6c df       	rcall	.-296    	; 0x7e50 <__fp_pscA>
    7f78:	28 f0       	brcs	.+10     	; 0x7f84 <__mulsf3+0x12>
    7f7a:	71 df       	rcall	.-286    	; 0x7e5e <__fp_pscB>
    7f7c:	18 f0       	brcs	.+6      	; 0x7f84 <__mulsf3+0x12>
    7f7e:	95 23       	and	r25, r21
    7f80:	09 f0       	breq	.+2      	; 0x7f84 <__mulsf3+0x12>
    7f82:	5d cf       	rjmp	.-326    	; 0x7e3e <__fp_inf>
    7f84:	62 cf       	rjmp	.-316    	; 0x7e4a <__fp_nan>
    7f86:	11 24       	eor	r1, r1
    7f88:	a5 cf       	rjmp	.-182    	; 0x7ed4 <__fp_szero>

00007f8a <__mulsf3x>:
    7f8a:	81 df       	rcall	.-254    	; 0x7e8e <__fp_split3>
    7f8c:	a0 f3       	brcs	.-24     	; 0x7f76 <__mulsf3+0x4>

00007f8e <__mulsf3_pse>:
    7f8e:	95 9f       	mul	r25, r21
    7f90:	d1 f3       	breq	.-12     	; 0x7f86 <__mulsf3+0x14>
    7f92:	95 0f       	add	r25, r21
    7f94:	50 e0       	ldi	r21, 0x00	; 0
    7f96:	55 1f       	adc	r21, r21
    7f98:	62 9f       	mul	r22, r18
    7f9a:	f0 01       	movw	r30, r0
    7f9c:	72 9f       	mul	r23, r18
    7f9e:	bb 27       	eor	r27, r27
    7fa0:	f0 0d       	add	r31, r0
    7fa2:	b1 1d       	adc	r27, r1
    7fa4:	63 9f       	mul	r22, r19
    7fa6:	aa 27       	eor	r26, r26
    7fa8:	f0 0d       	add	r31, r0
    7faa:	b1 1d       	adc	r27, r1
    7fac:	aa 1f       	adc	r26, r26
    7fae:	64 9f       	mul	r22, r20
    7fb0:	66 27       	eor	r22, r22
    7fb2:	b0 0d       	add	r27, r0
    7fb4:	a1 1d       	adc	r26, r1
    7fb6:	66 1f       	adc	r22, r22
    7fb8:	82 9f       	mul	r24, r18
    7fba:	22 27       	eor	r18, r18
    7fbc:	b0 0d       	add	r27, r0
    7fbe:	a1 1d       	adc	r26, r1
    7fc0:	62 1f       	adc	r22, r18
    7fc2:	73 9f       	mul	r23, r19
    7fc4:	b0 0d       	add	r27, r0
    7fc6:	a1 1d       	adc	r26, r1
    7fc8:	62 1f       	adc	r22, r18
    7fca:	83 9f       	mul	r24, r19
    7fcc:	a0 0d       	add	r26, r0
    7fce:	61 1d       	adc	r22, r1
    7fd0:	22 1f       	adc	r18, r18
    7fd2:	74 9f       	mul	r23, r20
    7fd4:	33 27       	eor	r19, r19
    7fd6:	a0 0d       	add	r26, r0
    7fd8:	61 1d       	adc	r22, r1
    7fda:	23 1f       	adc	r18, r19
    7fdc:	84 9f       	mul	r24, r20
    7fde:	60 0d       	add	r22, r0
    7fe0:	21 1d       	adc	r18, r1
    7fe2:	82 2f       	mov	r24, r18
    7fe4:	76 2f       	mov	r23, r22
    7fe6:	6a 2f       	mov	r22, r26
    7fe8:	11 24       	eor	r1, r1
    7fea:	9f 57       	subi	r25, 0x7F	; 127
    7fec:	50 40       	sbci	r21, 0x00	; 0
    7fee:	8a f0       	brmi	.+34     	; 0x8012 <__mulsf3_pse+0x84>
    7ff0:	e1 f0       	breq	.+56     	; 0x802a <__mulsf3_pse+0x9c>
    7ff2:	88 23       	and	r24, r24
    7ff4:	4a f0       	brmi	.+18     	; 0x8008 <__mulsf3_pse+0x7a>
    7ff6:	ee 0f       	add	r30, r30
    7ff8:	ff 1f       	adc	r31, r31
    7ffa:	bb 1f       	adc	r27, r27
    7ffc:	66 1f       	adc	r22, r22
    7ffe:	77 1f       	adc	r23, r23
    8000:	88 1f       	adc	r24, r24
    8002:	91 50       	subi	r25, 0x01	; 1
    8004:	50 40       	sbci	r21, 0x00	; 0
    8006:	a9 f7       	brne	.-22     	; 0x7ff2 <__mulsf3_pse+0x64>
    8008:	9e 3f       	cpi	r25, 0xFE	; 254
    800a:	51 05       	cpc	r21, r1
    800c:	70 f0       	brcs	.+28     	; 0x802a <__mulsf3_pse+0x9c>
    800e:	17 cf       	rjmp	.-466    	; 0x7e3e <__fp_inf>
    8010:	61 cf       	rjmp	.-318    	; 0x7ed4 <__fp_szero>
    8012:	5f 3f       	cpi	r21, 0xFF	; 255
    8014:	ec f3       	brlt	.-6      	; 0x8010 <__mulsf3_pse+0x82>
    8016:	98 3e       	cpi	r25, 0xE8	; 232
    8018:	dc f3       	brlt	.-10     	; 0x8010 <__mulsf3_pse+0x82>
    801a:	86 95       	lsr	r24
    801c:	77 95       	ror	r23
    801e:	67 95       	ror	r22
    8020:	b7 95       	ror	r27
    8022:	f7 95       	ror	r31
    8024:	e7 95       	ror	r30
    8026:	9f 5f       	subi	r25, 0xFF	; 255
    8028:	c1 f7       	brne	.-16     	; 0x801a <__mulsf3_pse+0x8c>
    802a:	fe 2b       	or	r31, r30
    802c:	88 0f       	add	r24, r24
    802e:	91 1d       	adc	r25, r1
    8030:	96 95       	lsr	r25
    8032:	87 95       	ror	r24
    8034:	97 f9       	bld	r25, 7
    8036:	08 95       	ret

00008038 <pow>:
    8038:	fa 01       	movw	r30, r20
    803a:	ee 0f       	add	r30, r30
    803c:	ff 1f       	adc	r31, r31
    803e:	30 96       	adiw	r30, 0x00	; 0
    8040:	21 05       	cpc	r18, r1
    8042:	31 05       	cpc	r19, r1
    8044:	99 f1       	breq	.+102    	; 0x80ac <pow+0x74>
    8046:	61 15       	cp	r22, r1
    8048:	71 05       	cpc	r23, r1
    804a:	61 f4       	brne	.+24     	; 0x8064 <pow+0x2c>
    804c:	80 38       	cpi	r24, 0x80	; 128
    804e:	bf e3       	ldi	r27, 0x3F	; 63
    8050:	9b 07       	cpc	r25, r27
    8052:	49 f1       	breq	.+82     	; 0x80a6 <pow+0x6e>
    8054:	68 94       	set
    8056:	90 38       	cpi	r25, 0x80	; 128
    8058:	81 05       	cpc	r24, r1
    805a:	61 f0       	breq	.+24     	; 0x8074 <pow+0x3c>
    805c:	80 38       	cpi	r24, 0x80	; 128
    805e:	bf ef       	ldi	r27, 0xFF	; 255
    8060:	9b 07       	cpc	r25, r27
    8062:	41 f0       	breq	.+16     	; 0x8074 <pow+0x3c>
    8064:	99 23       	and	r25, r25
    8066:	42 f5       	brpl	.+80     	; 0x80b8 <pow+0x80>
    8068:	ff 3f       	cpi	r31, 0xFF	; 255
    806a:	e1 05       	cpc	r30, r1
    806c:	31 05       	cpc	r19, r1
    806e:	21 05       	cpc	r18, r1
    8070:	11 f1       	breq	.+68     	; 0x80b6 <pow+0x7e>
    8072:	e8 94       	clt
    8074:	08 94       	sec
    8076:	e7 95       	ror	r30
    8078:	d9 01       	movw	r26, r18
    807a:	aa 23       	and	r26, r26
    807c:	29 f4       	brne	.+10     	; 0x8088 <pow+0x50>
    807e:	ab 2f       	mov	r26, r27
    8080:	be 2f       	mov	r27, r30
    8082:	f8 5f       	subi	r31, 0xF8	; 248
    8084:	d0 f3       	brcs	.-12     	; 0x807a <pow+0x42>
    8086:	10 c0       	rjmp	.+32     	; 0x80a8 <pow+0x70>
    8088:	ff 5f       	subi	r31, 0xFF	; 255
    808a:	70 f4       	brcc	.+28     	; 0x80a8 <pow+0x70>
    808c:	a6 95       	lsr	r26
    808e:	e0 f7       	brcc	.-8      	; 0x8088 <pow+0x50>
    8090:	f7 39       	cpi	r31, 0x97	; 151
    8092:	50 f0       	brcs	.+20     	; 0x80a8 <pow+0x70>
    8094:	19 f0       	breq	.+6      	; 0x809c <pow+0x64>
    8096:	ff 3a       	cpi	r31, 0xAF	; 175
    8098:	38 f4       	brcc	.+14     	; 0x80a8 <pow+0x70>
    809a:	9f 77       	andi	r25, 0x7F	; 127
    809c:	9f 93       	push	r25
    809e:	0c d0       	rcall	.+24     	; 0x80b8 <pow+0x80>
    80a0:	0f 90       	pop	r0
    80a2:	07 fc       	sbrc	r0, 7
    80a4:	90 58       	subi	r25, 0x80	; 128
    80a6:	08 95       	ret
    80a8:	3e f0       	brts	.+14     	; 0x80b8 <pow+0x80>
    80aa:	cf ce       	rjmp	.-610    	; 0x7e4a <__fp_nan>
    80ac:	60 e0       	ldi	r22, 0x00	; 0
    80ae:	70 e0       	ldi	r23, 0x00	; 0
    80b0:	80 e8       	ldi	r24, 0x80	; 128
    80b2:	9f e3       	ldi	r25, 0x3F	; 63
    80b4:	08 95       	ret
    80b6:	4f e7       	ldi	r20, 0x7F	; 127
    80b8:	9f 77       	andi	r25, 0x7F	; 127
    80ba:	5f 93       	push	r21
    80bc:	4f 93       	push	r20
    80be:	3f 93       	push	r19
    80c0:	2f 93       	push	r18
    80c2:	17 df       	rcall	.-466    	; 0x7ef2 <log>
    80c4:	2f 91       	pop	r18
    80c6:	3f 91       	pop	r19
    80c8:	4f 91       	pop	r20
    80ca:	5f 91       	pop	r21
    80cc:	52 df       	rcall	.-348    	; 0x7f72 <__mulsf3>
    80ce:	05 c0       	rjmp	.+10     	; 0x80da <exp>
    80d0:	19 f4       	brne	.+6      	; 0x80d8 <pow+0xa0>
    80d2:	0e f0       	brts	.+2      	; 0x80d6 <pow+0x9e>
    80d4:	b4 ce       	rjmp	.-664    	; 0x7e3e <__fp_inf>
    80d6:	fd ce       	rjmp	.-518    	; 0x7ed2 <__fp_zero>
    80d8:	b8 ce       	rjmp	.-656    	; 0x7e4a <__fp_nan>

000080da <exp>:
    80da:	e1 de       	rcall	.-574    	; 0x7e9e <__fp_splitA>
    80dc:	c8 f3       	brcs	.-14     	; 0x80d0 <pow+0x98>
    80de:	96 38       	cpi	r25, 0x86	; 134
    80e0:	c0 f7       	brcc	.-16     	; 0x80d2 <pow+0x9a>
    80e2:	07 f8       	bld	r0, 7
    80e4:	0f 92       	push	r0
    80e6:	e8 94       	clt
    80e8:	2b e3       	ldi	r18, 0x3B	; 59
    80ea:	3a ea       	ldi	r19, 0xAA	; 170
    80ec:	48 eb       	ldi	r20, 0xB8	; 184
    80ee:	5f e7       	ldi	r21, 0x7F	; 127
    80f0:	4e df       	rcall	.-356    	; 0x7f8e <__mulsf3_pse>
    80f2:	0f 92       	push	r0
    80f4:	0f 92       	push	r0
    80f6:	0f 92       	push	r0
    80f8:	4d b7       	in	r20, 0x3d	; 61
    80fa:	5e b7       	in	r21, 0x3e	; 62
    80fc:	0f 92       	push	r0
    80fe:	ad d0       	rcall	.+346    	; 0x825a <modf>
    8100:	e2 e1       	ldi	r30, 0x12	; 18
    8102:	f1 e0       	ldi	r31, 0x01	; 1
    8104:	48 d0       	rcall	.+144    	; 0x8196 <__fp_powser>
    8106:	4f 91       	pop	r20
    8108:	5f 91       	pop	r21
    810a:	ef 91       	pop	r30
    810c:	ff 91       	pop	r31
    810e:	e5 95       	asr	r30
    8110:	ee 1f       	adc	r30, r30
    8112:	ff 1f       	adc	r31, r31
    8114:	49 f0       	breq	.+18     	; 0x8128 <exp+0x4e>
    8116:	fe 57       	subi	r31, 0x7E	; 126
    8118:	e0 68       	ori	r30, 0x80	; 128
    811a:	44 27       	eor	r20, r20
    811c:	ee 0f       	add	r30, r30
    811e:	44 1f       	adc	r20, r20
    8120:	fa 95       	dec	r31
    8122:	e1 f7       	brne	.-8      	; 0x811c <exp+0x42>
    8124:	41 95       	neg	r20
    8126:	55 0b       	sbc	r21, r21
    8128:	64 d0       	rcall	.+200    	; 0x81f2 <ldexp>
    812a:	0f 90       	pop	r0
    812c:	07 fe       	sbrs	r0, 7
    812e:	58 c0       	rjmp	.+176    	; 0x81e0 <inverse>
    8130:	08 95       	ret

00008132 <__fp_cmp>:
    8132:	99 0f       	add	r25, r25
    8134:	00 08       	sbc	r0, r0
    8136:	55 0f       	add	r21, r21
    8138:	aa 0b       	sbc	r26, r26
    813a:	e0 e8       	ldi	r30, 0x80	; 128
    813c:	fe ef       	ldi	r31, 0xFE	; 254
    813e:	16 16       	cp	r1, r22
    8140:	17 06       	cpc	r1, r23
    8142:	e8 07       	cpc	r30, r24
    8144:	f9 07       	cpc	r31, r25
    8146:	c0 f0       	brcs	.+48     	; 0x8178 <__fp_cmp+0x46>
    8148:	12 16       	cp	r1, r18
    814a:	13 06       	cpc	r1, r19
    814c:	e4 07       	cpc	r30, r20
    814e:	f5 07       	cpc	r31, r21
    8150:	98 f0       	brcs	.+38     	; 0x8178 <__fp_cmp+0x46>
    8152:	62 1b       	sub	r22, r18
    8154:	73 0b       	sbc	r23, r19
    8156:	84 0b       	sbc	r24, r20
    8158:	95 0b       	sbc	r25, r21
    815a:	39 f4       	brne	.+14     	; 0x816a <__fp_cmp+0x38>
    815c:	0a 26       	eor	r0, r26
    815e:	61 f0       	breq	.+24     	; 0x8178 <__fp_cmp+0x46>
    8160:	23 2b       	or	r18, r19
    8162:	24 2b       	or	r18, r20
    8164:	25 2b       	or	r18, r21
    8166:	21 f4       	brne	.+8      	; 0x8170 <__fp_cmp+0x3e>
    8168:	08 95       	ret
    816a:	0a 26       	eor	r0, r26
    816c:	09 f4       	brne	.+2      	; 0x8170 <__fp_cmp+0x3e>
    816e:	a1 40       	sbci	r26, 0x01	; 1
    8170:	a6 95       	lsr	r26
    8172:	8f ef       	ldi	r24, 0xFF	; 255
    8174:	81 1d       	adc	r24, r1
    8176:	81 1d       	adc	r24, r1
    8178:	08 95       	ret

0000817a <__fp_mpack>:
    817a:	9f 3f       	cpi	r25, 0xFF	; 255
    817c:	31 f0       	breq	.+12     	; 0x818a <__fp_mpack_finite+0xc>

0000817e <__fp_mpack_finite>:
    817e:	91 50       	subi	r25, 0x01	; 1
    8180:	20 f4       	brcc	.+8      	; 0x818a <__fp_mpack_finite+0xc>
    8182:	87 95       	ror	r24
    8184:	77 95       	ror	r23
    8186:	67 95       	ror	r22
    8188:	b7 95       	ror	r27
    818a:	88 0f       	add	r24, r24
    818c:	91 1d       	adc	r25, r1
    818e:	96 95       	lsr	r25
    8190:	87 95       	ror	r24
    8192:	97 f9       	bld	r25, 7
    8194:	08 95       	ret

00008196 <__fp_powser>:
    8196:	df 93       	push	r29
    8198:	cf 93       	push	r28
    819a:	1f 93       	push	r17
    819c:	0f 93       	push	r16
    819e:	ff 92       	push	r15
    81a0:	ef 92       	push	r14
    81a2:	df 92       	push	r13
    81a4:	7b 01       	movw	r14, r22
    81a6:	8c 01       	movw	r16, r24
    81a8:	68 94       	set
    81aa:	05 c0       	rjmp	.+10     	; 0x81b6 <__fp_powser+0x20>
    81ac:	da 2e       	mov	r13, r26
    81ae:	ef 01       	movw	r28, r30
    81b0:	ec de       	rcall	.-552    	; 0x7f8a <__mulsf3x>
    81b2:	fe 01       	movw	r30, r28
    81b4:	e8 94       	clt
    81b6:	a5 91       	lpm	r26, Z+
    81b8:	25 91       	lpm	r18, Z+
    81ba:	35 91       	lpm	r19, Z+
    81bc:	45 91       	lpm	r20, Z+
    81be:	55 91       	lpm	r21, Z+
    81c0:	ae f3       	brts	.-22     	; 0x81ac <__fp_powser+0x16>
    81c2:	ef 01       	movw	r28, r30
    81c4:	18 dd       	rcall	.-1488   	; 0x7bf6 <__addsf3x>
    81c6:	fe 01       	movw	r30, r28
    81c8:	97 01       	movw	r18, r14
    81ca:	a8 01       	movw	r20, r16
    81cc:	da 94       	dec	r13
    81ce:	79 f7       	brne	.-34     	; 0x81ae <__fp_powser+0x18>
    81d0:	df 90       	pop	r13
    81d2:	ef 90       	pop	r14
    81d4:	ff 90       	pop	r15
    81d6:	0f 91       	pop	r16
    81d8:	1f 91       	pop	r17
    81da:	cf 91       	pop	r28
    81dc:	df 91       	pop	r29
    81de:	08 95       	ret

000081e0 <inverse>:
    81e0:	9b 01       	movw	r18, r22
    81e2:	ac 01       	movw	r20, r24
    81e4:	60 e0       	ldi	r22, 0x00	; 0
    81e6:	70 e0       	ldi	r23, 0x00	; 0
    81e8:	80 e8       	ldi	r24, 0x80	; 128
    81ea:	9f e3       	ldi	r25, 0x3F	; 63
    81ec:	57 cd       	rjmp	.-1362   	; 0x7c9c <__divsf3>
    81ee:	27 ce       	rjmp	.-946    	; 0x7e3e <__fp_inf>
    81f0:	c4 cf       	rjmp	.-120    	; 0x817a <__fp_mpack>

000081f2 <ldexp>:
    81f2:	55 de       	rcall	.-854    	; 0x7e9e <__fp_splitA>
    81f4:	e8 f3       	brcs	.-6      	; 0x81f0 <inverse+0x10>
    81f6:	99 23       	and	r25, r25
    81f8:	d9 f3       	breq	.-10     	; 0x81f0 <inverse+0x10>
    81fa:	94 0f       	add	r25, r20
    81fc:	51 1d       	adc	r21, r1
    81fe:	bb f3       	brvs	.-18     	; 0x81ee <inverse+0xe>
    8200:	91 50       	subi	r25, 0x01	; 1
    8202:	50 40       	sbci	r21, 0x00	; 0
    8204:	94 f0       	brlt	.+36     	; 0x822a <ldexp+0x38>
    8206:	59 f0       	breq	.+22     	; 0x821e <ldexp+0x2c>
    8208:	88 23       	and	r24, r24
    820a:	32 f0       	brmi	.+12     	; 0x8218 <ldexp+0x26>
    820c:	66 0f       	add	r22, r22
    820e:	77 1f       	adc	r23, r23
    8210:	88 1f       	adc	r24, r24
    8212:	91 50       	subi	r25, 0x01	; 1
    8214:	50 40       	sbci	r21, 0x00	; 0
    8216:	c1 f7       	brne	.-16     	; 0x8208 <ldexp+0x16>
    8218:	9e 3f       	cpi	r25, 0xFE	; 254
    821a:	51 05       	cpc	r21, r1
    821c:	44 f7       	brge	.-48     	; 0x81ee <inverse+0xe>
    821e:	88 0f       	add	r24, r24
    8220:	91 1d       	adc	r25, r1
    8222:	96 95       	lsr	r25
    8224:	87 95       	ror	r24
    8226:	97 f9       	bld	r25, 7
    8228:	08 95       	ret
    822a:	5f 3f       	cpi	r21, 0xFF	; 255
    822c:	ac f0       	brlt	.+42     	; 0x8258 <ldexp+0x66>
    822e:	98 3e       	cpi	r25, 0xE8	; 232
    8230:	9c f0       	brlt	.+38     	; 0x8258 <ldexp+0x66>
    8232:	bb 27       	eor	r27, r27
    8234:	86 95       	lsr	r24
    8236:	77 95       	ror	r23
    8238:	67 95       	ror	r22
    823a:	b7 95       	ror	r27
    823c:	08 f4       	brcc	.+2      	; 0x8240 <ldexp+0x4e>
    823e:	b1 60       	ori	r27, 0x01	; 1
    8240:	93 95       	inc	r25
    8242:	c1 f7       	brne	.-16     	; 0x8234 <ldexp+0x42>
    8244:	bb 0f       	add	r27, r27
    8246:	58 f7       	brcc	.-42     	; 0x821e <ldexp+0x2c>
    8248:	11 f4       	brne	.+4      	; 0x824e <ldexp+0x5c>
    824a:	60 ff       	sbrs	r22, 0
    824c:	e8 cf       	rjmp	.-48     	; 0x821e <ldexp+0x2c>
    824e:	6f 5f       	subi	r22, 0xFF	; 255
    8250:	7f 4f       	sbci	r23, 0xFF	; 255
    8252:	8f 4f       	sbci	r24, 0xFF	; 255
    8254:	9f 4f       	sbci	r25, 0xFF	; 255
    8256:	e3 cf       	rjmp	.-58     	; 0x821e <ldexp+0x2c>
    8258:	3d ce       	rjmp	.-902    	; 0x7ed4 <__fp_szero>

0000825a <modf>:
    825a:	fa 01       	movw	r30, r20
    825c:	dc 01       	movw	r26, r24
    825e:	aa 0f       	add	r26, r26
    8260:	bb 1f       	adc	r27, r27
    8262:	9b 01       	movw	r18, r22
    8264:	ac 01       	movw	r20, r24
    8266:	bf 57       	subi	r27, 0x7F	; 127
    8268:	28 f4       	brcc	.+10     	; 0x8274 <modf+0x1a>
    826a:	22 27       	eor	r18, r18
    826c:	33 27       	eor	r19, r19
    826e:	44 27       	eor	r20, r20
    8270:	50 78       	andi	r21, 0x80	; 128
    8272:	1f c0       	rjmp	.+62     	; 0x82b2 <modf+0x58>
    8274:	b7 51       	subi	r27, 0x17	; 23
    8276:	88 f4       	brcc	.+34     	; 0x829a <modf+0x40>
    8278:	ab 2f       	mov	r26, r27
    827a:	00 24       	eor	r0, r0
    827c:	46 95       	lsr	r20
    827e:	37 95       	ror	r19
    8280:	27 95       	ror	r18
    8282:	01 1c       	adc	r0, r1
    8284:	a3 95       	inc	r26
    8286:	d2 f3       	brmi	.-12     	; 0x827c <modf+0x22>
    8288:	00 20       	and	r0, r0
    828a:	69 f0       	breq	.+26     	; 0x82a6 <modf+0x4c>
    828c:	22 0f       	add	r18, r18
    828e:	33 1f       	adc	r19, r19
    8290:	44 1f       	adc	r20, r20
    8292:	b3 95       	inc	r27
    8294:	da f3       	brmi	.-10     	; 0x828c <modf+0x32>
    8296:	0d d0       	rcall	.+26     	; 0x82b2 <modf+0x58>
    8298:	9c cc       	rjmp	.-1736   	; 0x7bd2 <__subsf3>
    829a:	61 30       	cpi	r22, 0x01	; 1
    829c:	71 05       	cpc	r23, r1
    829e:	a0 e8       	ldi	r26, 0x80	; 128
    82a0:	8a 07       	cpc	r24, r26
    82a2:	b9 46       	sbci	r27, 0x69	; 105
    82a4:	30 f4       	brcc	.+12     	; 0x82b2 <modf+0x58>
    82a6:	9b 01       	movw	r18, r22
    82a8:	ac 01       	movw	r20, r24
    82aa:	66 27       	eor	r22, r22
    82ac:	77 27       	eor	r23, r23
    82ae:	88 27       	eor	r24, r24
    82b0:	90 78       	andi	r25, 0x80	; 128
    82b2:	30 96       	adiw	r30, 0x00	; 0
    82b4:	21 f0       	breq	.+8      	; 0x82be <modf+0x64>
    82b6:	20 83       	st	Z, r18
    82b8:	31 83       	std	Z+1, r19	; 0x01
    82ba:	42 83       	std	Z+2, r20	; 0x02
    82bc:	53 83       	std	Z+3, r21	; 0x03
    82be:	08 95       	ret

000082c0 <__mulsi3>:
    82c0:	62 9f       	mul	r22, r18
    82c2:	d0 01       	movw	r26, r0
    82c4:	73 9f       	mul	r23, r19
    82c6:	f0 01       	movw	r30, r0
    82c8:	82 9f       	mul	r24, r18
    82ca:	e0 0d       	add	r30, r0
    82cc:	f1 1d       	adc	r31, r1
    82ce:	64 9f       	mul	r22, r20
    82d0:	e0 0d       	add	r30, r0
    82d2:	f1 1d       	adc	r31, r1
    82d4:	92 9f       	mul	r25, r18
    82d6:	f0 0d       	add	r31, r0
    82d8:	83 9f       	mul	r24, r19
    82da:	f0 0d       	add	r31, r0
    82dc:	74 9f       	mul	r23, r20
    82de:	f0 0d       	add	r31, r0
    82e0:	65 9f       	mul	r22, r21
    82e2:	f0 0d       	add	r31, r0
    82e4:	99 27       	eor	r25, r25
    82e6:	72 9f       	mul	r23, r18
    82e8:	b0 0d       	add	r27, r0
    82ea:	e1 1d       	adc	r30, r1
    82ec:	f9 1f       	adc	r31, r25
    82ee:	63 9f       	mul	r22, r19
    82f0:	b0 0d       	add	r27, r0
    82f2:	e1 1d       	adc	r30, r1
    82f4:	f9 1f       	adc	r31, r25
    82f6:	bd 01       	movw	r22, r26
    82f8:	cf 01       	movw	r24, r30
    82fa:	11 24       	eor	r1, r1
    82fc:	08 95       	ret

000082fe <__udivmodhi4>:
    82fe:	aa 1b       	sub	r26, r26
    8300:	bb 1b       	sub	r27, r27
    8302:	51 e1       	ldi	r21, 0x11	; 17
    8304:	07 c0       	rjmp	.+14     	; 0x8314 <__udivmodhi4_ep>

00008306 <__udivmodhi4_loop>:
    8306:	aa 1f       	adc	r26, r26
    8308:	bb 1f       	adc	r27, r27
    830a:	a6 17       	cp	r26, r22
    830c:	b7 07       	cpc	r27, r23
    830e:	10 f0       	brcs	.+4      	; 0x8314 <__udivmodhi4_ep>
    8310:	a6 1b       	sub	r26, r22
    8312:	b7 0b       	sbc	r27, r23

00008314 <__udivmodhi4_ep>:
    8314:	88 1f       	adc	r24, r24
    8316:	99 1f       	adc	r25, r25
    8318:	5a 95       	dec	r21
    831a:	a9 f7       	brne	.-22     	; 0x8306 <__udivmodhi4_loop>
    831c:	80 95       	com	r24
    831e:	90 95       	com	r25
    8320:	bc 01       	movw	r22, r24
    8322:	cd 01       	movw	r24, r26
    8324:	08 95       	ret

00008326 <__udivmodsi4>:
    8326:	a1 e2       	ldi	r26, 0x21	; 33
    8328:	1a 2e       	mov	r1, r26
    832a:	aa 1b       	sub	r26, r26
    832c:	bb 1b       	sub	r27, r27
    832e:	fd 01       	movw	r30, r26
    8330:	0d c0       	rjmp	.+26     	; 0x834c <__udivmodsi4_ep>

00008332 <__udivmodsi4_loop>:
    8332:	aa 1f       	adc	r26, r26
    8334:	bb 1f       	adc	r27, r27
    8336:	ee 1f       	adc	r30, r30
    8338:	ff 1f       	adc	r31, r31
    833a:	a2 17       	cp	r26, r18
    833c:	b3 07       	cpc	r27, r19
    833e:	e4 07       	cpc	r30, r20
    8340:	f5 07       	cpc	r31, r21
    8342:	20 f0       	brcs	.+8      	; 0x834c <__udivmodsi4_ep>
    8344:	a2 1b       	sub	r26, r18
    8346:	b3 0b       	sbc	r27, r19
    8348:	e4 0b       	sbc	r30, r20
    834a:	f5 0b       	sbc	r31, r21

0000834c <__udivmodsi4_ep>:
    834c:	66 1f       	adc	r22, r22
    834e:	77 1f       	adc	r23, r23
    8350:	88 1f       	adc	r24, r24
    8352:	99 1f       	adc	r25, r25
    8354:	1a 94       	dec	r1
    8356:	69 f7       	brne	.-38     	; 0x8332 <__udivmodsi4_loop>
    8358:	60 95       	com	r22
    835a:	70 95       	com	r23
    835c:	80 95       	com	r24
    835e:	90 95       	com	r25
    8360:	9b 01       	movw	r18, r22
    8362:	ac 01       	movw	r20, r24
    8364:	bd 01       	movw	r22, r26
    8366:	cf 01       	movw	r24, r30
    8368:	08 95       	ret

0000836a <__prologue_saves__>:
    836a:	2f 92       	push	r2
    836c:	3f 92       	push	r3
    836e:	4f 92       	push	r4
    8370:	5f 92       	push	r5
    8372:	6f 92       	push	r6
    8374:	7f 92       	push	r7
    8376:	8f 92       	push	r8
    8378:	9f 92       	push	r9
    837a:	af 92       	push	r10
    837c:	bf 92       	push	r11
    837e:	cf 92       	push	r12
    8380:	df 92       	push	r13
    8382:	ef 92       	push	r14
    8384:	ff 92       	push	r15
    8386:	0f 93       	push	r16
    8388:	1f 93       	push	r17
    838a:	cf 93       	push	r28
    838c:	df 93       	push	r29
    838e:	cd b7       	in	r28, 0x3d	; 61
    8390:	de b7       	in	r29, 0x3e	; 62
    8392:	ca 1b       	sub	r28, r26
    8394:	db 0b       	sbc	r29, r27
    8396:	0f b6       	in	r0, 0x3f	; 63
    8398:	f8 94       	cli
    839a:	de bf       	out	0x3e, r29	; 62
    839c:	0f be       	out	0x3f, r0	; 63
    839e:	cd bf       	out	0x3d, r28	; 61
    83a0:	09 94       	ijmp

000083a2 <__epilogue_restores__>:
    83a2:	2a 88       	ldd	r2, Y+18	; 0x12
    83a4:	39 88       	ldd	r3, Y+17	; 0x11
    83a6:	48 88       	ldd	r4, Y+16	; 0x10
    83a8:	5f 84       	ldd	r5, Y+15	; 0x0f
    83aa:	6e 84       	ldd	r6, Y+14	; 0x0e
    83ac:	7d 84       	ldd	r7, Y+13	; 0x0d
    83ae:	8c 84       	ldd	r8, Y+12	; 0x0c
    83b0:	9b 84       	ldd	r9, Y+11	; 0x0b
    83b2:	aa 84       	ldd	r10, Y+10	; 0x0a
    83b4:	b9 84       	ldd	r11, Y+9	; 0x09
    83b6:	c8 84       	ldd	r12, Y+8	; 0x08
    83b8:	df 80       	ldd	r13, Y+7	; 0x07
    83ba:	ee 80       	ldd	r14, Y+6	; 0x06
    83bc:	fd 80       	ldd	r15, Y+5	; 0x05
    83be:	0c 81       	ldd	r16, Y+4	; 0x04
    83c0:	1b 81       	ldd	r17, Y+3	; 0x03
    83c2:	aa 81       	ldd	r26, Y+2	; 0x02
    83c4:	b9 81       	ldd	r27, Y+1	; 0x01
    83c6:	ce 0f       	add	r28, r30
    83c8:	d1 1d       	adc	r29, r1
    83ca:	0f b6       	in	r0, 0x3f	; 63
    83cc:	f8 94       	cli
    83ce:	de bf       	out	0x3e, r29	; 62
    83d0:	0f be       	out	0x3f, r0	; 63
    83d2:	cd bf       	out	0x3d, r28	; 61
    83d4:	ed 01       	movw	r28, r26
    83d6:	08 95       	ret

000083d8 <__ftoa_engine>:
    83d8:	28 30       	cpi	r18, 0x08	; 8
    83da:	08 f0       	brcs	.+2      	; 0x83de <__ftoa_engine+0x6>
    83dc:	27 e0       	ldi	r18, 0x07	; 7
    83de:	33 27       	eor	r19, r19
    83e0:	da 01       	movw	r26, r20
    83e2:	99 0f       	add	r25, r25
    83e4:	31 1d       	adc	r19, r1
    83e6:	87 fd       	sbrc	r24, 7
    83e8:	91 60       	ori	r25, 0x01	; 1
    83ea:	00 96       	adiw	r24, 0x00	; 0
    83ec:	61 05       	cpc	r22, r1
    83ee:	71 05       	cpc	r23, r1
    83f0:	39 f4       	brne	.+14     	; 0x8400 <__ftoa_engine+0x28>
    83f2:	32 60       	ori	r19, 0x02	; 2
    83f4:	2e 5f       	subi	r18, 0xFE	; 254
    83f6:	3d 93       	st	X+, r19
    83f8:	30 e3       	ldi	r19, 0x30	; 48
    83fa:	2a 95       	dec	r18
    83fc:	e1 f7       	brne	.-8      	; 0x83f6 <__ftoa_engine+0x1e>
    83fe:	08 95       	ret
    8400:	9f 3f       	cpi	r25, 0xFF	; 255
    8402:	30 f0       	brcs	.+12     	; 0x8410 <__ftoa_engine+0x38>
    8404:	80 38       	cpi	r24, 0x80	; 128
    8406:	71 05       	cpc	r23, r1
    8408:	61 05       	cpc	r22, r1
    840a:	09 f0       	breq	.+2      	; 0x840e <__ftoa_engine+0x36>
    840c:	3c 5f       	subi	r19, 0xFC	; 252
    840e:	3c 5f       	subi	r19, 0xFC	; 252
    8410:	3d 93       	st	X+, r19
    8412:	91 30       	cpi	r25, 0x01	; 1
    8414:	08 f0       	brcs	.+2      	; 0x8418 <__ftoa_engine+0x40>
    8416:	80 68       	ori	r24, 0x80	; 128
    8418:	91 1d       	adc	r25, r1
    841a:	df 93       	push	r29
    841c:	cf 93       	push	r28
    841e:	1f 93       	push	r17
    8420:	0f 93       	push	r16
    8422:	ff 92       	push	r15
    8424:	ef 92       	push	r14
    8426:	19 2f       	mov	r17, r25
    8428:	98 7f       	andi	r25, 0xF8	; 248
    842a:	96 95       	lsr	r25
    842c:	e9 2f       	mov	r30, r25
    842e:	96 95       	lsr	r25
    8430:	96 95       	lsr	r25
    8432:	e9 0f       	add	r30, r25
    8434:	ff 27       	eor	r31, r31
    8436:	e2 57       	subi	r30, 0x72	; 114
    8438:	f6 4f       	sbci	r31, 0xF6	; 246
    843a:	99 27       	eor	r25, r25
    843c:	33 27       	eor	r19, r19
    843e:	ee 24       	eor	r14, r14
    8440:	ff 24       	eor	r15, r15
    8442:	a7 01       	movw	r20, r14
    8444:	e7 01       	movw	r28, r14
    8446:	05 90       	lpm	r0, Z+
    8448:	08 94       	sec
    844a:	07 94       	ror	r0
    844c:	28 f4       	brcc	.+10     	; 0x8458 <__ftoa_engine+0x80>
    844e:	36 0f       	add	r19, r22
    8450:	e7 1e       	adc	r14, r23
    8452:	f8 1e       	adc	r15, r24
    8454:	49 1f       	adc	r20, r25
    8456:	51 1d       	adc	r21, r1
    8458:	66 0f       	add	r22, r22
    845a:	77 1f       	adc	r23, r23
    845c:	88 1f       	adc	r24, r24
    845e:	99 1f       	adc	r25, r25
    8460:	06 94       	lsr	r0
    8462:	a1 f7       	brne	.-24     	; 0x844c <__ftoa_engine+0x74>
    8464:	05 90       	lpm	r0, Z+
    8466:	07 94       	ror	r0
    8468:	28 f4       	brcc	.+10     	; 0x8474 <__ftoa_engine+0x9c>
    846a:	e7 0e       	add	r14, r23
    846c:	f8 1e       	adc	r15, r24
    846e:	49 1f       	adc	r20, r25
    8470:	56 1f       	adc	r21, r22
    8472:	c1 1d       	adc	r28, r1
    8474:	77 0f       	add	r23, r23
    8476:	88 1f       	adc	r24, r24
    8478:	99 1f       	adc	r25, r25
    847a:	66 1f       	adc	r22, r22
    847c:	06 94       	lsr	r0
    847e:	a1 f7       	brne	.-24     	; 0x8468 <__ftoa_engine+0x90>
    8480:	05 90       	lpm	r0, Z+
    8482:	07 94       	ror	r0
    8484:	28 f4       	brcc	.+10     	; 0x8490 <__ftoa_engine+0xb8>
    8486:	f8 0e       	add	r15, r24
    8488:	49 1f       	adc	r20, r25
    848a:	56 1f       	adc	r21, r22
    848c:	c7 1f       	adc	r28, r23
    848e:	d1 1d       	adc	r29, r1
    8490:	88 0f       	add	r24, r24
    8492:	99 1f       	adc	r25, r25
    8494:	66 1f       	adc	r22, r22
    8496:	77 1f       	adc	r23, r23
    8498:	06 94       	lsr	r0
    849a:	a1 f7       	brne	.-24     	; 0x8484 <__ftoa_engine+0xac>
    849c:	05 90       	lpm	r0, Z+
    849e:	07 94       	ror	r0
    84a0:	20 f4       	brcc	.+8      	; 0x84aa <__ftoa_engine+0xd2>
    84a2:	49 0f       	add	r20, r25
    84a4:	56 1f       	adc	r21, r22
    84a6:	c7 1f       	adc	r28, r23
    84a8:	d8 1f       	adc	r29, r24
    84aa:	99 0f       	add	r25, r25
    84ac:	66 1f       	adc	r22, r22
    84ae:	77 1f       	adc	r23, r23
    84b0:	88 1f       	adc	r24, r24
    84b2:	06 94       	lsr	r0
    84b4:	a9 f7       	brne	.-22     	; 0x84a0 <__ftoa_engine+0xc8>
    84b6:	84 91       	lpm	r24, Z+
    84b8:	10 95       	com	r17
    84ba:	17 70       	andi	r17, 0x07	; 7
    84bc:	41 f0       	breq	.+16     	; 0x84ce <__ftoa_engine+0xf6>
    84be:	d6 95       	lsr	r29
    84c0:	c7 95       	ror	r28
    84c2:	57 95       	ror	r21
    84c4:	47 95       	ror	r20
    84c6:	f7 94       	ror	r15
    84c8:	e7 94       	ror	r14
    84ca:	1a 95       	dec	r17
    84cc:	c1 f7       	brne	.-16     	; 0x84be <__ftoa_engine+0xe6>
    84ce:	e4 e3       	ldi	r30, 0x34	; 52
    84d0:	f9 e0       	ldi	r31, 0x09	; 9
    84d2:	68 94       	set
    84d4:	15 90       	lpm	r1, Z+
    84d6:	15 91       	lpm	r17, Z+
    84d8:	35 91       	lpm	r19, Z+
    84da:	65 91       	lpm	r22, Z+
    84dc:	95 91       	lpm	r25, Z+
    84de:	05 90       	lpm	r0, Z+
    84e0:	7f e2       	ldi	r23, 0x2F	; 47
    84e2:	73 95       	inc	r23
    84e4:	e1 18       	sub	r14, r1
    84e6:	f1 0a       	sbc	r15, r17
    84e8:	43 0b       	sbc	r20, r19
    84ea:	56 0b       	sbc	r21, r22
    84ec:	c9 0b       	sbc	r28, r25
    84ee:	d0 09       	sbc	r29, r0
    84f0:	c0 f7       	brcc	.-16     	; 0x84e2 <__ftoa_engine+0x10a>
    84f2:	e1 0c       	add	r14, r1
    84f4:	f1 1e       	adc	r15, r17
    84f6:	43 1f       	adc	r20, r19
    84f8:	56 1f       	adc	r21, r22
    84fa:	c9 1f       	adc	r28, r25
    84fc:	d0 1d       	adc	r29, r0
    84fe:	7e f4       	brtc	.+30     	; 0x851e <__ftoa_engine+0x146>
    8500:	70 33       	cpi	r23, 0x30	; 48
    8502:	11 f4       	brne	.+4      	; 0x8508 <__ftoa_engine+0x130>
    8504:	8a 95       	dec	r24
    8506:	e6 cf       	rjmp	.-52     	; 0x84d4 <__ftoa_engine+0xfc>
    8508:	e8 94       	clt
    850a:	01 50       	subi	r16, 0x01	; 1
    850c:	30 f0       	brcs	.+12     	; 0x851a <__ftoa_engine+0x142>
    850e:	08 0f       	add	r16, r24
    8510:	0a f4       	brpl	.+2      	; 0x8514 <__ftoa_engine+0x13c>
    8512:	00 27       	eor	r16, r16
    8514:	02 17       	cp	r16, r18
    8516:	08 f4       	brcc	.+2      	; 0x851a <__ftoa_engine+0x142>
    8518:	20 2f       	mov	r18, r16
    851a:	23 95       	inc	r18
    851c:	02 2f       	mov	r16, r18
    851e:	7a 33       	cpi	r23, 0x3A	; 58
    8520:	28 f0       	brcs	.+10     	; 0x852c <__ftoa_engine+0x154>
    8522:	79 e3       	ldi	r23, 0x39	; 57
    8524:	7d 93       	st	X+, r23
    8526:	2a 95       	dec	r18
    8528:	e9 f7       	brne	.-6      	; 0x8524 <__ftoa_engine+0x14c>
    852a:	10 c0       	rjmp	.+32     	; 0x854c <__ftoa_engine+0x174>
    852c:	7d 93       	st	X+, r23
    852e:	2a 95       	dec	r18
    8530:	89 f6       	brne	.-94     	; 0x84d4 <__ftoa_engine+0xfc>
    8532:	06 94       	lsr	r0
    8534:	97 95       	ror	r25
    8536:	67 95       	ror	r22
    8538:	37 95       	ror	r19
    853a:	17 95       	ror	r17
    853c:	17 94       	ror	r1
    853e:	e1 18       	sub	r14, r1
    8540:	f1 0a       	sbc	r15, r17
    8542:	43 0b       	sbc	r20, r19
    8544:	56 0b       	sbc	r21, r22
    8546:	c9 0b       	sbc	r28, r25
    8548:	d0 09       	sbc	r29, r0
    854a:	98 f0       	brcs	.+38     	; 0x8572 <__ftoa_engine+0x19a>
    854c:	23 95       	inc	r18
    854e:	7e 91       	ld	r23, -X
    8550:	73 95       	inc	r23
    8552:	7a 33       	cpi	r23, 0x3A	; 58
    8554:	08 f0       	brcs	.+2      	; 0x8558 <__ftoa_engine+0x180>
    8556:	70 e3       	ldi	r23, 0x30	; 48
    8558:	7c 93       	st	X, r23
    855a:	20 13       	cpse	r18, r16
    855c:	b8 f7       	brcc	.-18     	; 0x854c <__ftoa_engine+0x174>
    855e:	7e 91       	ld	r23, -X
    8560:	70 61       	ori	r23, 0x10	; 16
    8562:	7d 93       	st	X+, r23
    8564:	30 f0       	brcs	.+12     	; 0x8572 <__ftoa_engine+0x19a>
    8566:	83 95       	inc	r24
    8568:	71 e3       	ldi	r23, 0x31	; 49
    856a:	7d 93       	st	X+, r23
    856c:	70 e3       	ldi	r23, 0x30	; 48
    856e:	2a 95       	dec	r18
    8570:	e1 f7       	brne	.-8      	; 0x856a <__ftoa_engine+0x192>
    8572:	11 24       	eor	r1, r1
    8574:	ef 90       	pop	r14
    8576:	ff 90       	pop	r15
    8578:	0f 91       	pop	r16
    857a:	1f 91       	pop	r17
    857c:	cf 91       	pop	r28
    857e:	df 91       	pop	r29
    8580:	99 27       	eor	r25, r25
    8582:	87 fd       	sbrc	r24, 7
    8584:	90 95       	com	r25
    8586:	08 95       	ret

00008588 <strnlen_P>:
    8588:	fc 01       	movw	r30, r24
    858a:	05 90       	lpm	r0, Z+
    858c:	61 50       	subi	r22, 0x01	; 1
    858e:	70 40       	sbci	r23, 0x00	; 0
    8590:	01 10       	cpse	r0, r1
    8592:	d8 f7       	brcc	.-10     	; 0x858a <strnlen_P+0x2>
    8594:	80 95       	com	r24
    8596:	90 95       	com	r25
    8598:	8e 0f       	add	r24, r30
    859a:	9f 1f       	adc	r25, r31
    859c:	08 95       	ret

0000859e <strnlen>:
    859e:	fc 01       	movw	r30, r24
    85a0:	61 50       	subi	r22, 0x01	; 1
    85a2:	70 40       	sbci	r23, 0x00	; 0
    85a4:	01 90       	ld	r0, Z+
    85a6:	01 10       	cpse	r0, r1
    85a8:	d8 f7       	brcc	.-10     	; 0x85a0 <strnlen+0x2>
    85aa:	80 95       	com	r24
    85ac:	90 95       	com	r25
    85ae:	8e 0f       	add	r24, r30
    85b0:	9f 1f       	adc	r25, r31
    85b2:	08 95       	ret

000085b4 <fdevopen>:
    85b4:	0f 93       	push	r16
    85b6:	1f 93       	push	r17
    85b8:	cf 93       	push	r28
    85ba:	df 93       	push	r29
    85bc:	8c 01       	movw	r16, r24
    85be:	eb 01       	movw	r28, r22
    85c0:	00 97       	sbiw	r24, 0x00	; 0
    85c2:	31 f4       	brne	.+12     	; 0x85d0 <fdevopen+0x1c>
    85c4:	61 15       	cp	r22, r1
    85c6:	71 05       	cpc	r23, r1
    85c8:	19 f4       	brne	.+6      	; 0x85d0 <fdevopen+0x1c>
    85ca:	20 e0       	ldi	r18, 0x00	; 0
    85cc:	30 e0       	ldi	r19, 0x00	; 0
    85ce:	38 c0       	rjmp	.+112    	; 0x8640 <fdevopen+0x8c>
    85d0:	81 e0       	ldi	r24, 0x01	; 1
    85d2:	90 e0       	ldi	r25, 0x00	; 0
    85d4:	6e e0       	ldi	r22, 0x0E	; 14
    85d6:	70 e0       	ldi	r23, 0x00	; 0
    85d8:	0e 94 4a 44 	call	0x8894	; 0x8894 <calloc>
    85dc:	fc 01       	movw	r30, r24
    85de:	9c 01       	movw	r18, r24
    85e0:	00 97       	sbiw	r24, 0x00	; 0
    85e2:	71 f1       	breq	.+92     	; 0x8640 <fdevopen+0x8c>
    85e4:	80 e8       	ldi	r24, 0x80	; 128
    85e6:	83 83       	std	Z+3, r24	; 0x03
    85e8:	20 97       	sbiw	r28, 0x00	; 0
    85ea:	71 f0       	breq	.+28     	; 0x8608 <fdevopen+0x54>
    85ec:	d3 87       	std	Z+11, r29	; 0x0b
    85ee:	c2 87       	std	Z+10, r28	; 0x0a
    85f0:	81 e8       	ldi	r24, 0x81	; 129
    85f2:	83 83       	std	Z+3, r24	; 0x03
    85f4:	80 91 3c 06 	lds	r24, 0x063C
    85f8:	90 91 3d 06 	lds	r25, 0x063D
    85fc:	89 2b       	or	r24, r25
    85fe:	21 f4       	brne	.+8      	; 0x8608 <fdevopen+0x54>
    8600:	f0 93 3d 06 	sts	0x063D, r31
    8604:	e0 93 3c 06 	sts	0x063C, r30
    8608:	01 15       	cp	r16, r1
    860a:	11 05       	cpc	r17, r1
    860c:	c9 f0       	breq	.+50     	; 0x8640 <fdevopen+0x8c>
    860e:	11 87       	std	Z+9, r17	; 0x09
    8610:	00 87       	std	Z+8, r16	; 0x08
    8612:	83 81       	ldd	r24, Z+3	; 0x03
    8614:	82 60       	ori	r24, 0x02	; 2
    8616:	83 83       	std	Z+3, r24	; 0x03
    8618:	80 91 3e 06 	lds	r24, 0x063E
    861c:	90 91 3f 06 	lds	r25, 0x063F
    8620:	89 2b       	or	r24, r25
    8622:	71 f4       	brne	.+28     	; 0x8640 <fdevopen+0x8c>
    8624:	f0 93 3f 06 	sts	0x063F, r31
    8628:	e0 93 3e 06 	sts	0x063E, r30
    862c:	80 91 40 06 	lds	r24, 0x0640
    8630:	90 91 41 06 	lds	r25, 0x0641
    8634:	89 2b       	or	r24, r25
    8636:	21 f4       	brne	.+8      	; 0x8640 <fdevopen+0x8c>
    8638:	f0 93 41 06 	sts	0x0641, r31
    863c:	e0 93 40 06 	sts	0x0640, r30
    8640:	c9 01       	movw	r24, r18
    8642:	df 91       	pop	r29
    8644:	cf 91       	pop	r28
    8646:	1f 91       	pop	r17
    8648:	0f 91       	pop	r16
    864a:	08 95       	ret

0000864c <fgetc>:
    864c:	cf 93       	push	r28
    864e:	df 93       	push	r29
    8650:	ec 01       	movw	r28, r24
    8652:	4b 81       	ldd	r20, Y+3	; 0x03
    8654:	40 ff       	sbrs	r20, 0
    8656:	1a c0       	rjmp	.+52     	; 0x868c <fgetc+0x40>
    8658:	46 ff       	sbrs	r20, 6
    865a:	0a c0       	rjmp	.+20     	; 0x8670 <fgetc+0x24>
    865c:	4f 7b       	andi	r20, 0xBF	; 191
    865e:	4b 83       	std	Y+3, r20	; 0x03
    8660:	8e 81       	ldd	r24, Y+6	; 0x06
    8662:	9f 81       	ldd	r25, Y+7	; 0x07
    8664:	01 96       	adiw	r24, 0x01	; 1
    8666:	9f 83       	std	Y+7, r25	; 0x07
    8668:	8e 83       	std	Y+6, r24	; 0x06
    866a:	8a 81       	ldd	r24, Y+2	; 0x02
    866c:	28 2f       	mov	r18, r24
    866e:	2b c0       	rjmp	.+86     	; 0x86c6 <fgetc+0x7a>
    8670:	42 ff       	sbrs	r20, 2
    8672:	13 c0       	rjmp	.+38     	; 0x869a <fgetc+0x4e>
    8674:	e8 81       	ld	r30, Y
    8676:	f9 81       	ldd	r31, Y+1	; 0x01
    8678:	80 81       	ld	r24, Z
    867a:	28 2f       	mov	r18, r24
    867c:	33 27       	eor	r19, r19
    867e:	27 fd       	sbrc	r18, 7
    8680:	30 95       	com	r19
    8682:	21 15       	cp	r18, r1
    8684:	31 05       	cpc	r19, r1
    8686:	29 f4       	brne	.+10     	; 0x8692 <fgetc+0x46>
    8688:	40 62       	ori	r20, 0x20	; 32
    868a:	4b 83       	std	Y+3, r20	; 0x03
    868c:	2f ef       	ldi	r18, 0xFF	; 255
    868e:	3f ef       	ldi	r19, 0xFF	; 255
    8690:	1b c0       	rjmp	.+54     	; 0x86c8 <fgetc+0x7c>
    8692:	31 96       	adiw	r30, 0x01	; 1
    8694:	f9 83       	std	Y+1, r31	; 0x01
    8696:	e8 83       	st	Y, r30
    8698:	11 c0       	rjmp	.+34     	; 0x86bc <fgetc+0x70>
    869a:	ea 85       	ldd	r30, Y+10	; 0x0a
    869c:	fb 85       	ldd	r31, Y+11	; 0x0b
    869e:	ce 01       	movw	r24, r28
    86a0:	09 95       	icall
    86a2:	9c 01       	movw	r18, r24
    86a4:	97 ff       	sbrs	r25, 7
    86a6:	0a c0       	rjmp	.+20     	; 0x86bc <fgetc+0x70>
    86a8:	9b 81       	ldd	r25, Y+3	; 0x03
    86aa:	2f 5f       	subi	r18, 0xFF	; 255
    86ac:	3f 4f       	sbci	r19, 0xFF	; 255
    86ae:	11 f0       	breq	.+4      	; 0x86b4 <fgetc+0x68>
    86b0:	80 e2       	ldi	r24, 0x20	; 32
    86b2:	01 c0       	rjmp	.+2      	; 0x86b6 <fgetc+0x6a>
    86b4:	80 e1       	ldi	r24, 0x10	; 16
    86b6:	89 2b       	or	r24, r25
    86b8:	8b 83       	std	Y+3, r24	; 0x03
    86ba:	e8 cf       	rjmp	.-48     	; 0x868c <fgetc+0x40>
    86bc:	8e 81       	ldd	r24, Y+6	; 0x06
    86be:	9f 81       	ldd	r25, Y+7	; 0x07
    86c0:	01 96       	adiw	r24, 0x01	; 1
    86c2:	9f 83       	std	Y+7, r25	; 0x07
    86c4:	8e 83       	std	Y+6, r24	; 0x06
    86c6:	30 e0       	ldi	r19, 0x00	; 0
    86c8:	c9 01       	movw	r24, r18
    86ca:	df 91       	pop	r29
    86cc:	cf 91       	pop	r28
    86ce:	08 95       	ret

000086d0 <fputc>:
    86d0:	0f 93       	push	r16
    86d2:	1f 93       	push	r17
    86d4:	cf 93       	push	r28
    86d6:	df 93       	push	r29
    86d8:	8c 01       	movw	r16, r24
    86da:	eb 01       	movw	r28, r22
    86dc:	8b 81       	ldd	r24, Y+3	; 0x03
    86de:	81 ff       	sbrs	r24, 1
    86e0:	1b c0       	rjmp	.+54     	; 0x8718 <fputc+0x48>
    86e2:	82 ff       	sbrs	r24, 2
    86e4:	0d c0       	rjmp	.+26     	; 0x8700 <fputc+0x30>
    86e6:	2e 81       	ldd	r18, Y+6	; 0x06
    86e8:	3f 81       	ldd	r19, Y+7	; 0x07
    86ea:	8c 81       	ldd	r24, Y+4	; 0x04
    86ec:	9d 81       	ldd	r25, Y+5	; 0x05
    86ee:	28 17       	cp	r18, r24
    86f0:	39 07       	cpc	r19, r25
    86f2:	64 f4       	brge	.+24     	; 0x870c <fputc+0x3c>
    86f4:	e8 81       	ld	r30, Y
    86f6:	f9 81       	ldd	r31, Y+1	; 0x01
    86f8:	01 93       	st	Z+, r16
    86fa:	f9 83       	std	Y+1, r31	; 0x01
    86fc:	e8 83       	st	Y, r30
    86fe:	06 c0       	rjmp	.+12     	; 0x870c <fputc+0x3c>
    8700:	e8 85       	ldd	r30, Y+8	; 0x08
    8702:	f9 85       	ldd	r31, Y+9	; 0x09
    8704:	80 2f       	mov	r24, r16
    8706:	09 95       	icall
    8708:	89 2b       	or	r24, r25
    870a:	31 f4       	brne	.+12     	; 0x8718 <fputc+0x48>
    870c:	8e 81       	ldd	r24, Y+6	; 0x06
    870e:	9f 81       	ldd	r25, Y+7	; 0x07
    8710:	01 96       	adiw	r24, 0x01	; 1
    8712:	9f 83       	std	Y+7, r25	; 0x07
    8714:	8e 83       	std	Y+6, r24	; 0x06
    8716:	02 c0       	rjmp	.+4      	; 0x871c <fputc+0x4c>
    8718:	0f ef       	ldi	r16, 0xFF	; 255
    871a:	1f ef       	ldi	r17, 0xFF	; 255
    871c:	c8 01       	movw	r24, r16
    871e:	df 91       	pop	r29
    8720:	cf 91       	pop	r28
    8722:	1f 91       	pop	r17
    8724:	0f 91       	pop	r16
    8726:	08 95       	ret

00008728 <printf>:
    8728:	df 93       	push	r29
    872a:	cf 93       	push	r28
    872c:	cd b7       	in	r28, 0x3d	; 61
    872e:	de b7       	in	r29, 0x3e	; 62
    8730:	fe 01       	movw	r30, r28
    8732:	35 96       	adiw	r30, 0x05	; 5
    8734:	61 91       	ld	r22, Z+
    8736:	71 91       	ld	r23, Z+
    8738:	80 91 3e 06 	lds	r24, 0x063E
    873c:	90 91 3f 06 	lds	r25, 0x063F
    8740:	af 01       	movw	r20, r30
    8742:	0e 94 39 3a 	call	0x7472	; 0x7472 <vfprintf>
    8746:	cf 91       	pop	r28
    8748:	df 91       	pop	r29
    874a:	08 95       	ret

0000874c <sprintf>:
    874c:	0f 93       	push	r16
    874e:	1f 93       	push	r17
    8750:	df 93       	push	r29
    8752:	cf 93       	push	r28
    8754:	cd b7       	in	r28, 0x3d	; 61
    8756:	de b7       	in	r29, 0x3e	; 62
    8758:	2e 97       	sbiw	r28, 0x0e	; 14
    875a:	0f b6       	in	r0, 0x3f	; 63
    875c:	f8 94       	cli
    875e:	de bf       	out	0x3e, r29	; 62
    8760:	0f be       	out	0x3f, r0	; 63
    8762:	cd bf       	out	0x3d, r28	; 61
    8764:	0d 89       	ldd	r16, Y+21	; 0x15
    8766:	1e 89       	ldd	r17, Y+22	; 0x16
    8768:	86 e0       	ldi	r24, 0x06	; 6
    876a:	8c 83       	std	Y+4, r24	; 0x04
    876c:	1a 83       	std	Y+2, r17	; 0x02
    876e:	09 83       	std	Y+1, r16	; 0x01
    8770:	8f ef       	ldi	r24, 0xFF	; 255
    8772:	9f e7       	ldi	r25, 0x7F	; 127
    8774:	9e 83       	std	Y+6, r25	; 0x06
    8776:	8d 83       	std	Y+5, r24	; 0x05
    8778:	9e 01       	movw	r18, r28
    877a:	27 5e       	subi	r18, 0xE7	; 231
    877c:	3f 4f       	sbci	r19, 0xFF	; 255
    877e:	ce 01       	movw	r24, r28
    8780:	01 96       	adiw	r24, 0x01	; 1
    8782:	6f 89       	ldd	r22, Y+23	; 0x17
    8784:	78 8d       	ldd	r23, Y+24	; 0x18
    8786:	a9 01       	movw	r20, r18
    8788:	0e 94 39 3a 	call	0x7472	; 0x7472 <vfprintf>
    878c:	2f 81       	ldd	r18, Y+7	; 0x07
    878e:	38 85       	ldd	r19, Y+8	; 0x08
    8790:	02 0f       	add	r16, r18
    8792:	13 1f       	adc	r17, r19
    8794:	f8 01       	movw	r30, r16
    8796:	10 82       	st	Z, r1
    8798:	2e 96       	adiw	r28, 0x0e	; 14
    879a:	0f b6       	in	r0, 0x3f	; 63
    879c:	f8 94       	cli
    879e:	de bf       	out	0x3e, r29	; 62
    87a0:	0f be       	out	0x3f, r0	; 63
    87a2:	cd bf       	out	0x3d, r28	; 61
    87a4:	cf 91       	pop	r28
    87a6:	df 91       	pop	r29
    87a8:	1f 91       	pop	r17
    87aa:	0f 91       	pop	r16
    87ac:	08 95       	ret

000087ae <__ultoa_invert>:
    87ae:	fa 01       	movw	r30, r20
    87b0:	aa 27       	eor	r26, r26
    87b2:	28 30       	cpi	r18, 0x08	; 8
    87b4:	51 f1       	breq	.+84     	; 0x880a <__ultoa_invert+0x5c>
    87b6:	20 31       	cpi	r18, 0x10	; 16
    87b8:	81 f1       	breq	.+96     	; 0x881a <__ultoa_invert+0x6c>
    87ba:	e8 94       	clt
    87bc:	6f 93       	push	r22
    87be:	6e 7f       	andi	r22, 0xFE	; 254
    87c0:	6e 5f       	subi	r22, 0xFE	; 254
    87c2:	7f 4f       	sbci	r23, 0xFF	; 255
    87c4:	8f 4f       	sbci	r24, 0xFF	; 255
    87c6:	9f 4f       	sbci	r25, 0xFF	; 255
    87c8:	af 4f       	sbci	r26, 0xFF	; 255
    87ca:	b1 e0       	ldi	r27, 0x01	; 1
    87cc:	3e d0       	rcall	.+124    	; 0x884a <__ultoa_invert+0x9c>
    87ce:	b4 e0       	ldi	r27, 0x04	; 4
    87d0:	3c d0       	rcall	.+120    	; 0x884a <__ultoa_invert+0x9c>
    87d2:	67 0f       	add	r22, r23
    87d4:	78 1f       	adc	r23, r24
    87d6:	89 1f       	adc	r24, r25
    87d8:	9a 1f       	adc	r25, r26
    87da:	a1 1d       	adc	r26, r1
    87dc:	68 0f       	add	r22, r24
    87de:	79 1f       	adc	r23, r25
    87e0:	8a 1f       	adc	r24, r26
    87e2:	91 1d       	adc	r25, r1
    87e4:	a1 1d       	adc	r26, r1
    87e6:	6a 0f       	add	r22, r26
    87e8:	71 1d       	adc	r23, r1
    87ea:	81 1d       	adc	r24, r1
    87ec:	91 1d       	adc	r25, r1
    87ee:	a1 1d       	adc	r26, r1
    87f0:	20 d0       	rcall	.+64     	; 0x8832 <__ultoa_invert+0x84>
    87f2:	09 f4       	brne	.+2      	; 0x87f6 <__ultoa_invert+0x48>
    87f4:	68 94       	set
    87f6:	3f 91       	pop	r19
    87f8:	2a e0       	ldi	r18, 0x0A	; 10
    87fa:	26 9f       	mul	r18, r22
    87fc:	11 24       	eor	r1, r1
    87fe:	30 19       	sub	r19, r0
    8800:	30 5d       	subi	r19, 0xD0	; 208
    8802:	31 93       	st	Z+, r19
    8804:	de f6       	brtc	.-74     	; 0x87bc <__ultoa_invert+0xe>
    8806:	cf 01       	movw	r24, r30
    8808:	08 95       	ret
    880a:	46 2f       	mov	r20, r22
    880c:	47 70       	andi	r20, 0x07	; 7
    880e:	40 5d       	subi	r20, 0xD0	; 208
    8810:	41 93       	st	Z+, r20
    8812:	b3 e0       	ldi	r27, 0x03	; 3
    8814:	0f d0       	rcall	.+30     	; 0x8834 <__ultoa_invert+0x86>
    8816:	c9 f7       	brne	.-14     	; 0x880a <__ultoa_invert+0x5c>
    8818:	f6 cf       	rjmp	.-20     	; 0x8806 <__ultoa_invert+0x58>
    881a:	46 2f       	mov	r20, r22
    881c:	4f 70       	andi	r20, 0x0F	; 15
    881e:	40 5d       	subi	r20, 0xD0	; 208
    8820:	4a 33       	cpi	r20, 0x3A	; 58
    8822:	18 f0       	brcs	.+6      	; 0x882a <__ultoa_invert+0x7c>
    8824:	49 5d       	subi	r20, 0xD9	; 217
    8826:	31 fd       	sbrc	r19, 1
    8828:	40 52       	subi	r20, 0x20	; 32
    882a:	41 93       	st	Z+, r20
    882c:	02 d0       	rcall	.+4      	; 0x8832 <__ultoa_invert+0x84>
    882e:	a9 f7       	brne	.-22     	; 0x881a <__ultoa_invert+0x6c>
    8830:	ea cf       	rjmp	.-44     	; 0x8806 <__ultoa_invert+0x58>
    8832:	b4 e0       	ldi	r27, 0x04	; 4
    8834:	a6 95       	lsr	r26
    8836:	97 95       	ror	r25
    8838:	87 95       	ror	r24
    883a:	77 95       	ror	r23
    883c:	67 95       	ror	r22
    883e:	ba 95       	dec	r27
    8840:	c9 f7       	brne	.-14     	; 0x8834 <__ultoa_invert+0x86>
    8842:	00 97       	sbiw	r24, 0x00	; 0
    8844:	61 05       	cpc	r22, r1
    8846:	71 05       	cpc	r23, r1
    8848:	08 95       	ret
    884a:	9b 01       	movw	r18, r22
    884c:	ac 01       	movw	r20, r24
    884e:	0a 2e       	mov	r0, r26
    8850:	06 94       	lsr	r0
    8852:	57 95       	ror	r21
    8854:	47 95       	ror	r20
    8856:	37 95       	ror	r19
    8858:	27 95       	ror	r18
    885a:	ba 95       	dec	r27
    885c:	c9 f7       	brne	.-14     	; 0x8850 <__ultoa_invert+0xa2>
    885e:	62 0f       	add	r22, r18
    8860:	73 1f       	adc	r23, r19
    8862:	84 1f       	adc	r24, r20
    8864:	95 1f       	adc	r25, r21
    8866:	a0 1d       	adc	r26, r0
    8868:	08 95       	ret

0000886a <__eerd_byte_m128>:
    886a:	e1 99       	sbic	0x1c, 1	; 28
    886c:	fe cf       	rjmp	.-4      	; 0x886a <__eerd_byte_m128>
    886e:	9f bb       	out	0x1f, r25	; 31
    8870:	8e bb       	out	0x1e, r24	; 30
    8872:	e0 9a       	sbi	0x1c, 0	; 28
    8874:	99 27       	eor	r25, r25
    8876:	8d b3       	in	r24, 0x1d	; 29
    8878:	08 95       	ret

0000887a <__eewr_byte_m128>:
    887a:	26 2f       	mov	r18, r22

0000887c <__eewr_r18_m128>:
    887c:	e1 99       	sbic	0x1c, 1	; 28
    887e:	fe cf       	rjmp	.-4      	; 0x887c <__eewr_r18_m128>
    8880:	9f bb       	out	0x1f, r25	; 31
    8882:	8e bb       	out	0x1e, r24	; 30
    8884:	2d bb       	out	0x1d, r18	; 29
    8886:	0f b6       	in	r0, 0x3f	; 63
    8888:	f8 94       	cli
    888a:	e2 9a       	sbi	0x1c, 2	; 28
    888c:	e1 9a       	sbi	0x1c, 1	; 28
    888e:	0f be       	out	0x3f, r0	; 63
    8890:	01 96       	adiw	r24, 0x01	; 1
    8892:	08 95       	ret

00008894 <calloc>:
    8894:	0f 93       	push	r16
    8896:	1f 93       	push	r17
    8898:	cf 93       	push	r28
    889a:	df 93       	push	r29
    889c:	68 9f       	mul	r22, r24
    889e:	80 01       	movw	r16, r0
    88a0:	69 9f       	mul	r22, r25
    88a2:	10 0d       	add	r17, r0
    88a4:	78 9f       	mul	r23, r24
    88a6:	10 0d       	add	r17, r0
    88a8:	11 24       	eor	r1, r1
    88aa:	c8 01       	movw	r24, r16
    88ac:	0e 94 66 44 	call	0x88cc	; 0x88cc <malloc>
    88b0:	ec 01       	movw	r28, r24
    88b2:	00 97       	sbiw	r24, 0x00	; 0
    88b4:	29 f0       	breq	.+10     	; 0x88c0 <calloc+0x2c>
    88b6:	60 e0       	ldi	r22, 0x00	; 0
    88b8:	70 e0       	ldi	r23, 0x00	; 0
    88ba:	a8 01       	movw	r20, r16
    88bc:	0e 94 6b 45 	call	0x8ad6	; 0x8ad6 <memset>
    88c0:	ce 01       	movw	r24, r28
    88c2:	df 91       	pop	r29
    88c4:	cf 91       	pop	r28
    88c6:	1f 91       	pop	r17
    88c8:	0f 91       	pop	r16
    88ca:	08 95       	ret

000088cc <malloc>:
    88cc:	cf 93       	push	r28
    88ce:	df 93       	push	r29
    88d0:	bc 01       	movw	r22, r24
    88d2:	82 30       	cpi	r24, 0x02	; 2
    88d4:	91 05       	cpc	r25, r1
    88d6:	10 f4       	brcc	.+4      	; 0x88dc <malloc+0x10>
    88d8:	62 e0       	ldi	r22, 0x02	; 2
    88da:	70 e0       	ldi	r23, 0x00	; 0
    88dc:	a0 91 44 06 	lds	r26, 0x0644
    88e0:	b0 91 45 06 	lds	r27, 0x0645
    88e4:	ed 01       	movw	r28, r26
    88e6:	e0 e0       	ldi	r30, 0x00	; 0
    88e8:	f0 e0       	ldi	r31, 0x00	; 0
    88ea:	40 e0       	ldi	r20, 0x00	; 0
    88ec:	50 e0       	ldi	r21, 0x00	; 0
    88ee:	21 c0       	rjmp	.+66     	; 0x8932 <malloc+0x66>
    88f0:	88 81       	ld	r24, Y
    88f2:	99 81       	ldd	r25, Y+1	; 0x01
    88f4:	86 17       	cp	r24, r22
    88f6:	97 07       	cpc	r25, r23
    88f8:	69 f4       	brne	.+26     	; 0x8914 <malloc+0x48>
    88fa:	8a 81       	ldd	r24, Y+2	; 0x02
    88fc:	9b 81       	ldd	r25, Y+3	; 0x03
    88fe:	30 97       	sbiw	r30, 0x00	; 0
    8900:	19 f0       	breq	.+6      	; 0x8908 <malloc+0x3c>
    8902:	93 83       	std	Z+3, r25	; 0x03
    8904:	82 83       	std	Z+2, r24	; 0x02
    8906:	04 c0       	rjmp	.+8      	; 0x8910 <malloc+0x44>
    8908:	90 93 45 06 	sts	0x0645, r25
    890c:	80 93 44 06 	sts	0x0644, r24
    8910:	fe 01       	movw	r30, r28
    8912:	34 c0       	rjmp	.+104    	; 0x897c <malloc+0xb0>
    8914:	68 17       	cp	r22, r24
    8916:	79 07       	cpc	r23, r25
    8918:	38 f4       	brcc	.+14     	; 0x8928 <malloc+0x5c>
    891a:	41 15       	cp	r20, r1
    891c:	51 05       	cpc	r21, r1
    891e:	19 f0       	breq	.+6      	; 0x8926 <malloc+0x5a>
    8920:	84 17       	cp	r24, r20
    8922:	95 07       	cpc	r25, r21
    8924:	08 f4       	brcc	.+2      	; 0x8928 <malloc+0x5c>
    8926:	ac 01       	movw	r20, r24
    8928:	fe 01       	movw	r30, r28
    892a:	8a 81       	ldd	r24, Y+2	; 0x02
    892c:	9b 81       	ldd	r25, Y+3	; 0x03
    892e:	9c 01       	movw	r18, r24
    8930:	e9 01       	movw	r28, r18
    8932:	20 97       	sbiw	r28, 0x00	; 0
    8934:	e9 f6       	brne	.-70     	; 0x88f0 <malloc+0x24>
    8936:	41 15       	cp	r20, r1
    8938:	51 05       	cpc	r21, r1
    893a:	a9 f1       	breq	.+106    	; 0x89a6 <malloc+0xda>
    893c:	ca 01       	movw	r24, r20
    893e:	86 1b       	sub	r24, r22
    8940:	97 0b       	sbc	r25, r23
    8942:	04 97       	sbiw	r24, 0x04	; 4
    8944:	08 f4       	brcc	.+2      	; 0x8948 <malloc+0x7c>
    8946:	ba 01       	movw	r22, r20
    8948:	e0 e0       	ldi	r30, 0x00	; 0
    894a:	f0 e0       	ldi	r31, 0x00	; 0
    894c:	2a c0       	rjmp	.+84     	; 0x89a2 <malloc+0xd6>
    894e:	8d 91       	ld	r24, X+
    8950:	9c 91       	ld	r25, X
    8952:	11 97       	sbiw	r26, 0x01	; 1
    8954:	84 17       	cp	r24, r20
    8956:	95 07       	cpc	r25, r21
    8958:	f9 f4       	brne	.+62     	; 0x8998 <malloc+0xcc>
    895a:	64 17       	cp	r22, r20
    895c:	75 07       	cpc	r23, r21
    895e:	81 f4       	brne	.+32     	; 0x8980 <malloc+0xb4>
    8960:	12 96       	adiw	r26, 0x02	; 2
    8962:	8d 91       	ld	r24, X+
    8964:	9c 91       	ld	r25, X
    8966:	13 97       	sbiw	r26, 0x03	; 3
    8968:	30 97       	sbiw	r30, 0x00	; 0
    896a:	19 f0       	breq	.+6      	; 0x8972 <malloc+0xa6>
    896c:	93 83       	std	Z+3, r25	; 0x03
    896e:	82 83       	std	Z+2, r24	; 0x02
    8970:	04 c0       	rjmp	.+8      	; 0x897a <malloc+0xae>
    8972:	90 93 45 06 	sts	0x0645, r25
    8976:	80 93 44 06 	sts	0x0644, r24
    897a:	fd 01       	movw	r30, r26
    897c:	32 96       	adiw	r30, 0x02	; 2
    897e:	4f c0       	rjmp	.+158    	; 0x8a1e <malloc+0x152>
    8980:	ca 01       	movw	r24, r20
    8982:	86 1b       	sub	r24, r22
    8984:	97 0b       	sbc	r25, r23
    8986:	fd 01       	movw	r30, r26
    8988:	e8 0f       	add	r30, r24
    898a:	f9 1f       	adc	r31, r25
    898c:	61 93       	st	Z+, r22
    898e:	71 93       	st	Z+, r23
    8990:	02 97       	sbiw	r24, 0x02	; 2
    8992:	8d 93       	st	X+, r24
    8994:	9c 93       	st	X, r25
    8996:	43 c0       	rjmp	.+134    	; 0x8a1e <malloc+0x152>
    8998:	fd 01       	movw	r30, r26
    899a:	82 81       	ldd	r24, Z+2	; 0x02
    899c:	93 81       	ldd	r25, Z+3	; 0x03
    899e:	9c 01       	movw	r18, r24
    89a0:	d9 01       	movw	r26, r18
    89a2:	10 97       	sbiw	r26, 0x00	; 0
    89a4:	a1 f6       	brne	.-88     	; 0x894e <malloc+0x82>
    89a6:	80 91 42 06 	lds	r24, 0x0642
    89aa:	90 91 43 06 	lds	r25, 0x0643
    89ae:	89 2b       	or	r24, r25
    89b0:	41 f4       	brne	.+16     	; 0x89c2 <malloc+0xf6>
    89b2:	80 91 f0 02 	lds	r24, 0x02F0
    89b6:	90 91 f1 02 	lds	r25, 0x02F1
    89ba:	90 93 43 06 	sts	0x0643, r25
    89be:	80 93 42 06 	sts	0x0642, r24
    89c2:	40 91 f2 02 	lds	r20, 0x02F2
    89c6:	50 91 f3 02 	lds	r21, 0x02F3
    89ca:	41 15       	cp	r20, r1
    89cc:	51 05       	cpc	r21, r1
    89ce:	41 f4       	brne	.+16     	; 0x89e0 <malloc+0x114>
    89d0:	4d b7       	in	r20, 0x3d	; 61
    89d2:	5e b7       	in	r21, 0x3e	; 62
    89d4:	80 91 ee 02 	lds	r24, 0x02EE
    89d8:	90 91 ef 02 	lds	r25, 0x02EF
    89dc:	48 1b       	sub	r20, r24
    89de:	59 0b       	sbc	r21, r25
    89e0:	20 91 42 06 	lds	r18, 0x0642
    89e4:	30 91 43 06 	lds	r19, 0x0643
    89e8:	24 17       	cp	r18, r20
    89ea:	35 07       	cpc	r19, r21
    89ec:	b0 f4       	brcc	.+44     	; 0x8a1a <malloc+0x14e>
    89ee:	ca 01       	movw	r24, r20
    89f0:	82 1b       	sub	r24, r18
    89f2:	93 0b       	sbc	r25, r19
    89f4:	86 17       	cp	r24, r22
    89f6:	97 07       	cpc	r25, r23
    89f8:	80 f0       	brcs	.+32     	; 0x8a1a <malloc+0x14e>
    89fa:	ab 01       	movw	r20, r22
    89fc:	4e 5f       	subi	r20, 0xFE	; 254
    89fe:	5f 4f       	sbci	r21, 0xFF	; 255
    8a00:	84 17       	cp	r24, r20
    8a02:	95 07       	cpc	r25, r21
    8a04:	50 f0       	brcs	.+20     	; 0x8a1a <malloc+0x14e>
    8a06:	42 0f       	add	r20, r18
    8a08:	53 1f       	adc	r21, r19
    8a0a:	50 93 43 06 	sts	0x0643, r21
    8a0e:	40 93 42 06 	sts	0x0642, r20
    8a12:	f9 01       	movw	r30, r18
    8a14:	61 93       	st	Z+, r22
    8a16:	71 93       	st	Z+, r23
    8a18:	02 c0       	rjmp	.+4      	; 0x8a1e <malloc+0x152>
    8a1a:	e0 e0       	ldi	r30, 0x00	; 0
    8a1c:	f0 e0       	ldi	r31, 0x00	; 0
    8a1e:	cf 01       	movw	r24, r30
    8a20:	df 91       	pop	r29
    8a22:	cf 91       	pop	r28
    8a24:	08 95       	ret

00008a26 <free>:
    8a26:	cf 93       	push	r28
    8a28:	df 93       	push	r29
    8a2a:	00 97       	sbiw	r24, 0x00	; 0
    8a2c:	09 f4       	brne	.+2      	; 0x8a30 <free+0xa>
    8a2e:	50 c0       	rjmp	.+160    	; 0x8ad0 <free+0xaa>
    8a30:	ec 01       	movw	r28, r24
    8a32:	22 97       	sbiw	r28, 0x02	; 2
    8a34:	1b 82       	std	Y+3, r1	; 0x03
    8a36:	1a 82       	std	Y+2, r1	; 0x02
    8a38:	a0 91 44 06 	lds	r26, 0x0644
    8a3c:	b0 91 45 06 	lds	r27, 0x0645
    8a40:	10 97       	sbiw	r26, 0x00	; 0
    8a42:	09 f1       	breq	.+66     	; 0x8a86 <free+0x60>
    8a44:	40 e0       	ldi	r20, 0x00	; 0
    8a46:	50 e0       	ldi	r21, 0x00	; 0
    8a48:	ac 17       	cp	r26, r28
    8a4a:	bd 07       	cpc	r27, r29
    8a4c:	08 f1       	brcs	.+66     	; 0x8a90 <free+0x6a>
    8a4e:	bb 83       	std	Y+3, r27	; 0x03
    8a50:	aa 83       	std	Y+2, r26	; 0x02
    8a52:	fe 01       	movw	r30, r28
    8a54:	21 91       	ld	r18, Z+
    8a56:	31 91       	ld	r19, Z+
    8a58:	e2 0f       	add	r30, r18
    8a5a:	f3 1f       	adc	r31, r19
    8a5c:	ae 17       	cp	r26, r30
    8a5e:	bf 07       	cpc	r27, r31
    8a60:	79 f4       	brne	.+30     	; 0x8a80 <free+0x5a>
    8a62:	8d 91       	ld	r24, X+
    8a64:	9c 91       	ld	r25, X
    8a66:	11 97       	sbiw	r26, 0x01	; 1
    8a68:	28 0f       	add	r18, r24
    8a6a:	39 1f       	adc	r19, r25
    8a6c:	2e 5f       	subi	r18, 0xFE	; 254
    8a6e:	3f 4f       	sbci	r19, 0xFF	; 255
    8a70:	39 83       	std	Y+1, r19	; 0x01
    8a72:	28 83       	st	Y, r18
    8a74:	12 96       	adiw	r26, 0x02	; 2
    8a76:	8d 91       	ld	r24, X+
    8a78:	9c 91       	ld	r25, X
    8a7a:	13 97       	sbiw	r26, 0x03	; 3
    8a7c:	9b 83       	std	Y+3, r25	; 0x03
    8a7e:	8a 83       	std	Y+2, r24	; 0x02
    8a80:	41 15       	cp	r20, r1
    8a82:	51 05       	cpc	r21, r1
    8a84:	71 f4       	brne	.+28     	; 0x8aa2 <free+0x7c>
    8a86:	d0 93 45 06 	sts	0x0645, r29
    8a8a:	c0 93 44 06 	sts	0x0644, r28
    8a8e:	20 c0       	rjmp	.+64     	; 0x8ad0 <free+0xaa>
    8a90:	12 96       	adiw	r26, 0x02	; 2
    8a92:	8d 91       	ld	r24, X+
    8a94:	9c 91       	ld	r25, X
    8a96:	13 97       	sbiw	r26, 0x03	; 3
    8a98:	ad 01       	movw	r20, r26
    8a9a:	00 97       	sbiw	r24, 0x00	; 0
    8a9c:	11 f0       	breq	.+4      	; 0x8aa2 <free+0x7c>
    8a9e:	dc 01       	movw	r26, r24
    8aa0:	d3 cf       	rjmp	.-90     	; 0x8a48 <free+0x22>
    8aa2:	fa 01       	movw	r30, r20
    8aa4:	d3 83       	std	Z+3, r29	; 0x03
    8aa6:	c2 83       	std	Z+2, r28	; 0x02
    8aa8:	21 91       	ld	r18, Z+
    8aaa:	31 91       	ld	r19, Z+
    8aac:	e2 0f       	add	r30, r18
    8aae:	f3 1f       	adc	r31, r19
    8ab0:	ce 17       	cp	r28, r30
    8ab2:	df 07       	cpc	r29, r31
    8ab4:	69 f4       	brne	.+26     	; 0x8ad0 <free+0xaa>
    8ab6:	88 81       	ld	r24, Y
    8ab8:	99 81       	ldd	r25, Y+1	; 0x01
    8aba:	28 0f       	add	r18, r24
    8abc:	39 1f       	adc	r19, r25
    8abe:	2e 5f       	subi	r18, 0xFE	; 254
    8ac0:	3f 4f       	sbci	r19, 0xFF	; 255
    8ac2:	fa 01       	movw	r30, r20
    8ac4:	31 83       	std	Z+1, r19	; 0x01
    8ac6:	20 83       	st	Z, r18
    8ac8:	8a 81       	ldd	r24, Y+2	; 0x02
    8aca:	9b 81       	ldd	r25, Y+3	; 0x03
    8acc:	93 83       	std	Z+3, r25	; 0x03
    8ace:	82 83       	std	Z+2, r24	; 0x02
    8ad0:	df 91       	pop	r29
    8ad2:	cf 91       	pop	r28
    8ad4:	08 95       	ret

00008ad6 <memset>:
    8ad6:	dc 01       	movw	r26, r24
    8ad8:	01 c0       	rjmp	.+2      	; 0x8adc <memset+0x6>
    8ada:	6d 93       	st	X+, r22
    8adc:	41 50       	subi	r20, 0x01	; 1
    8ade:	50 40       	sbci	r21, 0x00	; 0
    8ae0:	e0 f7       	brcc	.-8      	; 0x8ada <memset+0x4>
    8ae2:	08 95       	ret

00008ae4 <_exit>:
    8ae4:	f8 94       	cli

00008ae6 <__stop_program>:
    8ae6:	ff cf       	rjmp	.-2      	; 0x8ae6 <__stop_program>
