WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500263 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000263 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250264 cumulative IPC: 4 (Simulation time: 00 hr 00 min 55 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250264 cumulative IPC: 4 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 10355463 heartbeat IPC: 1.867 cumulative IPC: 1.218 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 19640848 heartbeat IPC: 1.077 cumulative IPC: 1.12 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 26746918 heartbeat IPC: 1.407 cumulative IPC: 1.22 (Simulation time: 00 hr 02 min 40 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 33977889 heartbeat IPC: 1.383 cumulative IPC: 1.262 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 41075411 heartbeat IPC: 1.409 cumulative IPC: 1.292 (Simulation time: 00 hr 03 min 59 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 48179179 heartbeat IPC: 1.408 cumulative IPC: 1.312 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 55309712 heartbeat IPC: 1.402 cumulative IPC: 1.325 (Simulation time: 00 hr 05 min 17 sec)
Heartbeat CPU 0 instructions: 100000004 cycles: 62409248 heartbeat IPC: 1.409 cumulative IPC: 1.335 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 69507885 heartbeat IPC: 1.409 cumulative IPC: 1.344 (Simulation time: 00 hr 06 min 34 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 76620503 heartbeat IPC: 1.406 cumulative IPC: 1.35 (Simulation time: 00 hr 07 min 13 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 73923123 cumulative IPC: 1.353 (Simulation time: 00 hr 07 min 33 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 73923123 cumulative IPC: 1.353 (Simulation time: 00 hr 07 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv2.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.353 instructions: 100000003 cycles: 73923123
CPU 0 Branch Prediction Accuracy: 90.2% MPKI: 15.31 Average ROB Occupancy at Mispredict: 12.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0102
BRANCH_INDIRECT: 10.7
BRANCH_CONDITIONAL: 4.06
BRANCH_DIRECT_CALL: 0.026
BRANCH_INDIRECT_CALL: 0.494
BRANCH_RETURN: 0.0159

LLC TOTAL        ACCESS:      92939 HIT:      43738 MISS:      49201
LLC LOAD         ACCESS:      28742 HIT:       4301 MISS:      24441
LLC RFO          ACCESS:      31073 HIT:       7167 MISS:      23906
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      32161 HIT:      32151 MISS:         10
LLC TRANSLATION  ACCESS:        963 HIT:        119 MISS:        844
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 300 cycles
cpu0_DTLB TOTAL        ACCESS:   24608616 HIT:   23836462 MISS:     772154
cpu0_DTLB LOAD         ACCESS:   24608616 HIT:   23836462 MISS:     772154
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.285 cycles
cpu0_ITLB TOTAL        ACCESS:   13913147 HIT:   11387935 MISS:    2525212
cpu0_ITLB LOAD         ACCESS:   13913147 HIT:   11387935 MISS:    2525212
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.681 cycles
cpu0_L1D TOTAL        ACCESS:   32629196 HIT:   32499961 MISS:     129235
cpu0_L1D LOAD         ACCESS:   18378822 HIT:   18343175 MISS:      35647
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   14248574 HIT:   14156124 MISS:      92450
cpu0_L1D TRANSLATION  ACCESS:       1800 HIT:        662 MISS:       1138
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 116.4 cycles
cpu0_L1I TOTAL        ACCESS:   15845715 HIT:    4990331 MISS:   10855384
cpu0_L1I LOAD         ACCESS:   15845715 HIT:    4990331 MISS:   10855384
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 5.973 cycles
cpu0_L2C TOTAL        ACCESS:    7243418 HIT:    7182621 MISS:      60797
cpu0_L2C LOAD         ACCESS:    7166941 HIT:    7138199 MISS:      28742
cpu0_L2C RFO          ACCESS:      35530 HIT:       4457 MISS:      31073
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      39839 HIT:      39820 MISS:         19
cpu0_L2C TRANSLATION  ACCESS:       1108 HIT:        145 MISS:        963
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 263.6 cycles
cpu0_STLB TOTAL        ACCESS:    1349913 HIT:    1348299 MISS:       1614
cpu0_STLB LOAD         ACCESS:    1349913 HIT:    1348299 MISS:       1614
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 344.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30124
  ROW_BUFFER_MISS:      19064
 AVG DBUS CONGESTED CYCLE: 3.983
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1777
  FULL:      10682
