// Seed: 4127246981
module module_0;
  assign module_1.type_24 = 0;
endmodule
module module_1 (
    output uwire id_0 id_18,
    input wand id_1,
    input tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5,
    input wor id_6,
    input tri1 id_7,
    output supply0 id_8,
    output logic id_9,
    output tri0 id_10,
    input wire id_11,
    input wire id_12,
    output wire id_13,
    output wire id_14,
    output tri0 id_15,
    input wor id_16
);
  assign id_10 = id_4;
  wire id_19;
  wire id_20;
  always_comb begin : LABEL_0
    id_9 <= id_2 - 1;
  end
  module_0 modCall_1 ();
endmodule
