{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09864,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09955,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00136364,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00308317,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00121951,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00308317,
	"finish__design__instance__count__class:fill_cell": 1031,
	"finish__design__instance__area__class:fill_cell": 5782.57,
	"finish__design__instance__count__class:tap_cell": 112,
	"finish__design__instance__area__class:tap_cell": 29.792,
	"finish__design__instance__count__class:buffer": 10,
	"finish__design__instance__area__class:buffer": 11.704,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 6.65,
	"finish__design__instance__count__class:timing_repair_buffer": 19,
	"finish__design__instance__area__class:timing_repair_buffer": 15.162,
	"finish__design__instance__count__class:inverter": 23,
	"finish__design__instance__area__class:inverter": 12.768,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 2.926,
	"finish__design__instance__count__class:sequential_cell": 39,
	"finish__design__instance__area__class:sequential_cell": 176.89,
	"finish__design__instance__count__class:multi_input_combinational_cell": 142,
	"finish__design__instance__area__class:multi_input_combinational_cell": 217.854,
	"finish__design__instance__count": 1384,
	"finish__design__instance__area": 6256.32,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.113377,
	"finish__clock__skew__setup": 0.000950615,
	"finish__clock__skew__hold": 0.000950615,
	"finish__timing__drv__max_slew_limit": 0.793738,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.760084,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00050939,
	"finish__power__switching__total": 0.000198357,
	"finish__power__leakage__total": 8.9258e-06,
	"finish__power__total": 0.000716672,
	"finish__design__io": 26,
	"finish__design__die__area": 10000,
	"finish__design__core__area": 6256.32,
	"finish__design__instance__count": 353,
	"finish__design__instance__area": 473.746,
	"finish__design__instance__count__stdcell": 353,
	"finish__design__instance__area__stdcell": 473.746,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0757228,
	"finish__design__instance__utilization__stdcell": 0.0757228,
	"finish__design__rows": 56,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 56,
	"finish__design__sites": 23520,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 23520,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}