

================================================================
== Vivado HLS Report for 'log_75_21_s'
================================================================
* Date:           Thu Nov 28 22:08:03 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       29|       29| 0.290 us | 0.290 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 1, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.13>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_V_read = call i75 @_ssdm_op_Read.ap_auto.i75(i75 %x_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:509]   --->   Operation 31 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.89ns)   --->   "%icmp_ln1497 = icmp slt i75 %x_V_read, 1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:702]   --->   Operation 32 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "br i1 %icmp_ln1497, label %2, label %_ZN9ap_ufixedILi85ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:702]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i75 %x_V_read to i74" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:727]   --->   Operation 34 'trunc' 'trunc_ln612' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_17 = call i85 @_ssdm_op_BitConcatenate.i85.i1.i74.i10(i1 false, i74 %trunc_ln612, i10 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:727]   --->   Operation 35 'bitconcatenate' 'p_Result_17' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 73)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 36 'bitselect' 'tmp' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 72)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 37 'bitselect' 'tmp_14' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.97ns)   --->   "%and_ln730 = and i1 %tmp, %tmp_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 38 'and' 'and_ln730' <Predicate = (!icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "%xor_ln730 = xor i1 %tmp, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 39 'xor' 'xor_ln730' <Predicate = (!icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (3.17ns)   --->   "br i1 %and_ln730, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 40 'br' <Predicate = (!icmp_ln1497)> <Delay = 3.17>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = call i85 @_ssdm_op_BitConcatenate.i85.i74.i11(i74 %trunc_ln612, i11 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 71)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 42 'bitselect' 'tmp_15' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln730)   --->   "%and_ln730_1 = and i1 %tmp_14, %xor_ln730" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 43 'and' 'and_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln730)   --->   "%and_ln730_2 = and i1 %and_ln730_1, %tmp_15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 44 'and' 'and_ln730_2' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.97ns)   --->   "%xor_ln730_1 = xor i1 %tmp_14, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 45 'xor' 'xor_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln730)   --->   "%and_ln730_3 = and i1 %tmp, %xor_ln730_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 46 'and' 'and_ln730_3' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730 = or i1 %and_ln730_2, %and_ln730_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 47 'or' 'or_ln730' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (3.17ns)   --->   "br i1 %or_ln730, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 48 'br' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 3.17>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1299 = trunc i75 %x_V_read to i73" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 49 'trunc' 'trunc_ln1299' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1299_1 = call i85 @_ssdm_op_BitConcatenate.i85.i73.i12(i73 %trunc_ln1299, i12 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 50 'bitconcatenate' 'shl_ln1299_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 70)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 51 'bitselect' 'tmp_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_1)   --->   "%and_ln730_4 = and i1 %tmp_15, %xor_ln730_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 52 'and' 'and_ln730_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_1)   --->   "%and_ln730_5 = and i1 %and_ln730_4, %tmp_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 53 'and' 'and_ln730_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.97ns)   --->   "%xor_ln730_2 = xor i1 %tmp_15, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 54 'xor' 'xor_ln730_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_1)   --->   "%and_ln730_6 = and i1 %tmp_14, %xor_ln730_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 55 'and' 'and_ln730_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_1 = or i1 %and_ln730_5, %and_ln730_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 56 'or' 'or_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (3.17ns)   --->   "br i1 %or_ln730_1, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 57 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 3.17>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1299_1 = trunc i75 %x_V_read to i72" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 58 'trunc' 'trunc_ln1299_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln1299_2 = call i85 @_ssdm_op_BitConcatenate.i85.i72.i13(i72 %trunc_ln1299_1, i13 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 59 'bitconcatenate' 'shl_ln1299_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 69)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 60 'bitselect' 'tmp_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_2)   --->   "%and_ln730_7 = and i1 %tmp_16, %xor_ln730_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 61 'and' 'and_ln730_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_2)   --->   "%and_ln730_8 = and i1 %and_ln730_7, %tmp_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 62 'and' 'and_ln730_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.97ns)   --->   "%xor_ln730_3 = xor i1 %tmp_16, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 63 'xor' 'xor_ln730_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_2)   --->   "%and_ln730_9 = and i1 %tmp_15, %xor_ln730_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 64 'and' 'and_ln730_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_2 = or i1 %and_ln730_8, %and_ln730_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 65 'or' 'or_ln730_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (3.17ns)   --->   "br i1 %or_ln730_2, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 66 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 3.17>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1299_2 = trunc i75 %x_V_read to i71" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 67 'trunc' 'trunc_ln1299_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln1299_3 = call i85 @_ssdm_op_BitConcatenate.i85.i71.i14(i71 %trunc_ln1299_2, i14 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 68 'bitconcatenate' 'shl_ln1299_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 68)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 69 'bitselect' 'tmp_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_3)   --->   "%and_ln730_10 = and i1 %tmp_17, %xor_ln730_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 70 'and' 'and_ln730_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_3)   --->   "%and_ln730_11 = and i1 %and_ln730_10, %tmp_18" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 71 'and' 'and_ln730_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.97ns)   --->   "%xor_ln730_4 = xor i1 %tmp_17, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 72 'xor' 'xor_ln730_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_3)   --->   "%and_ln730_12 = and i1 %tmp_16, %xor_ln730_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 73 'and' 'and_ln730_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_3 = or i1 %and_ln730_11, %and_ln730_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 74 'or' 'or_ln730_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (3.17ns)   --->   "br i1 %or_ln730_3, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 75 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 3.17>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1299_3 = trunc i75 %x_V_read to i70" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 76 'trunc' 'trunc_ln1299_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln1299_4 = call i85 @_ssdm_op_BitConcatenate.i85.i70.i15(i70 %trunc_ln1299_3, i15 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 77 'bitconcatenate' 'shl_ln1299_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 67)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 78 'bitselect' 'tmp_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_4)   --->   "%and_ln730_13 = and i1 %tmp_18, %xor_ln730_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 79 'and' 'and_ln730_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_4)   --->   "%and_ln730_14 = and i1 %and_ln730_13, %tmp_19" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 80 'and' 'and_ln730_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.97ns)   --->   "%xor_ln730_5 = xor i1 %tmp_18, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 81 'xor' 'xor_ln730_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_4)   --->   "%and_ln730_15 = and i1 %tmp_17, %xor_ln730_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 82 'and' 'and_ln730_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_4 = or i1 %and_ln730_14, %and_ln730_15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 83 'or' 'or_ln730_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (3.17ns)   --->   "br i1 %or_ln730_4, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 84 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 3.17>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln1299_4 = trunc i75 %x_V_read to i69" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 85 'trunc' 'trunc_ln1299_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln1299_5 = call i85 @_ssdm_op_BitConcatenate.i85.i69.i16(i69 %trunc_ln1299_4, i16 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 86 'bitconcatenate' 'shl_ln1299_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 66)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 87 'bitselect' 'tmp_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_5)   --->   "%and_ln730_16 = and i1 %tmp_19, %xor_ln730_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 88 'and' 'and_ln730_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_5)   --->   "%and_ln730_17 = and i1 %and_ln730_16, %tmp_20" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 89 'and' 'and_ln730_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.97ns)   --->   "%xor_ln730_6 = xor i1 %tmp_19, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 90 'xor' 'xor_ln730_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_5)   --->   "%and_ln730_18 = and i1 %tmp_18, %xor_ln730_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 91 'and' 'and_ln730_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_5 = or i1 %and_ln730_17, %and_ln730_18" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 92 'or' 'or_ln730_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (3.17ns)   --->   "br i1 %or_ln730_5, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 93 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 3.17>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln1299_5 = trunc i75 %x_V_read to i68" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 94 'trunc' 'trunc_ln1299_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln1299_6 = call i85 @_ssdm_op_BitConcatenate.i85.i68.i17(i68 %trunc_ln1299_5, i17 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 95 'bitconcatenate' 'shl_ln1299_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 65)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 96 'bitselect' 'tmp_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_6)   --->   "%and_ln730_19 = and i1 %tmp_20, %xor_ln730_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 97 'and' 'and_ln730_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_6)   --->   "%and_ln730_20 = and i1 %and_ln730_19, %tmp_21" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 98 'and' 'and_ln730_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.97ns)   --->   "%xor_ln730_7 = xor i1 %tmp_20, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 99 'xor' 'xor_ln730_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_6)   --->   "%and_ln730_21 = and i1 %tmp_19, %xor_ln730_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 100 'and' 'and_ln730_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_6 = or i1 %and_ln730_20, %and_ln730_21" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 101 'or' 'or_ln730_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (3.17ns)   --->   "br i1 %or_ln730_6, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 102 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 3.17>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln1299_6 = trunc i75 %x_V_read to i67" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 103 'trunc' 'trunc_ln1299_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1299_7 = call i85 @_ssdm_op_BitConcatenate.i85.i67.i18(i67 %trunc_ln1299_6, i18 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 104 'bitconcatenate' 'shl_ln1299_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 64)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 105 'bitselect' 'tmp_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_7)   --->   "%and_ln730_22 = and i1 %tmp_21, %xor_ln730_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 106 'and' 'and_ln730_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_7)   --->   "%and_ln730_23 = and i1 %and_ln730_22, %tmp_22" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 107 'and' 'and_ln730_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.97ns)   --->   "%xor_ln730_8 = xor i1 %tmp_21, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 108 'xor' 'xor_ln730_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_7)   --->   "%and_ln730_24 = and i1 %tmp_20, %xor_ln730_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 109 'and' 'and_ln730_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_7 = or i1 %and_ln730_23, %and_ln730_24" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 110 'or' 'or_ln730_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (3.17ns)   --->   "br i1 %or_ln730_7, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 111 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 3.17>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln1299_7 = trunc i75 %x_V_read to i66" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 112 'trunc' 'trunc_ln1299_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln1299_8 = call i85 @_ssdm_op_BitConcatenate.i85.i66.i19(i66 %trunc_ln1299_7, i19 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 113 'bitconcatenate' 'shl_ln1299_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 63)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 114 'bitselect' 'tmp_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_8)   --->   "%and_ln730_25 = and i1 %tmp_22, %xor_ln730_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 115 'and' 'and_ln730_25' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_8)   --->   "%and_ln730_26 = and i1 %and_ln730_25, %tmp_23" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 116 'and' 'and_ln730_26' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.97ns)   --->   "%xor_ln730_9 = xor i1 %tmp_22, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 117 'xor' 'xor_ln730_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_8)   --->   "%and_ln730_27 = and i1 %tmp_21, %xor_ln730_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 118 'and' 'and_ln730_27' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_8 = or i1 %and_ln730_26, %and_ln730_27" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 119 'or' 'or_ln730_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (3.17ns)   --->   "br i1 %or_ln730_8, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 120 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 3.17>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln1299_8 = trunc i75 %x_V_read to i65" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 121 'trunc' 'trunc_ln1299_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln1299_9 = call i85 @_ssdm_op_BitConcatenate.i85.i65.i20(i65 %trunc_ln1299_8, i20 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 122 'bitconcatenate' 'shl_ln1299_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 62)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 123 'bitselect' 'tmp_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_9)   --->   "%and_ln730_28 = and i1 %tmp_23, %xor_ln730_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 124 'and' 'and_ln730_28' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_9)   --->   "%and_ln730_29 = and i1 %and_ln730_28, %tmp_24" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 125 'and' 'and_ln730_29' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.97ns)   --->   "%xor_ln730_10 = xor i1 %tmp_23, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 126 'xor' 'xor_ln730_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_9)   --->   "%and_ln730_30 = and i1 %tmp_22, %xor_ln730_10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 127 'and' 'and_ln730_30' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_9 = or i1 %and_ln730_29, %and_ln730_30" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 128 'or' 'or_ln730_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (3.17ns)   --->   "br i1 %or_ln730_9, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 129 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 3.17>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln1299_9 = trunc i75 %x_V_read to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 130 'trunc' 'trunc_ln1299_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln1299_s = call i85 @_ssdm_op_BitConcatenate.i85.i64.i21(i64 %trunc_ln1299_9, i21 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 131 'bitconcatenate' 'shl_ln1299_s' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 61)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 132 'bitselect' 'tmp_25' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_10)   --->   "%and_ln730_31 = and i1 %tmp_24, %xor_ln730_10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 133 'and' 'and_ln730_31' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_10)   --->   "%and_ln730_32 = and i1 %and_ln730_31, %tmp_25" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 134 'and' 'and_ln730_32' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.97ns)   --->   "%xor_ln730_11 = xor i1 %tmp_24, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 135 'xor' 'xor_ln730_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_10)   --->   "%and_ln730_33 = and i1 %tmp_23, %xor_ln730_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 136 'and' 'and_ln730_33' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_10 = or i1 %and_ln730_32, %and_ln730_33" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 137 'or' 'or_ln730_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (3.17ns)   --->   "br i1 %or_ln730_10, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 138 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 3.17>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln1299_10 = trunc i75 %x_V_read to i63" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 139 'trunc' 'trunc_ln1299_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1299_10 = call i85 @_ssdm_op_BitConcatenate.i85.i63.i22(i63 %trunc_ln1299_10, i22 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 140 'bitconcatenate' 'shl_ln1299_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 60)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 141 'bitselect' 'tmp_26' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_11)   --->   "%and_ln730_34 = and i1 %tmp_25, %xor_ln730_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 142 'and' 'and_ln730_34' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_11)   --->   "%and_ln730_35 = and i1 %and_ln730_34, %tmp_26" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 143 'and' 'and_ln730_35' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.97ns)   --->   "%xor_ln730_12 = xor i1 %tmp_25, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 144 'xor' 'xor_ln730_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_11)   --->   "%and_ln730_36 = and i1 %tmp_24, %xor_ln730_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 145 'and' 'and_ln730_36' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_11 = or i1 %and_ln730_35, %and_ln730_36" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 146 'or' 'or_ln730_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (3.17ns)   --->   "br i1 %or_ln730_11, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 147 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 3.17>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln1299_11 = trunc i75 %x_V_read to i62" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 148 'trunc' 'trunc_ln1299_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1299_11 = call i85 @_ssdm_op_BitConcatenate.i85.i62.i23(i62 %trunc_ln1299_11, i23 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 149 'bitconcatenate' 'shl_ln1299_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 59)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 150 'bitselect' 'tmp_27' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_12)   --->   "%and_ln730_37 = and i1 %tmp_26, %xor_ln730_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 151 'and' 'and_ln730_37' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_12)   --->   "%and_ln730_38 = and i1 %and_ln730_37, %tmp_27" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 152 'and' 'and_ln730_38' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.97ns)   --->   "%xor_ln730_13 = xor i1 %tmp_26, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 153 'xor' 'xor_ln730_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_12)   --->   "%and_ln730_39 = and i1 %tmp_25, %xor_ln730_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 154 'and' 'and_ln730_39' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_12 = or i1 %and_ln730_38, %and_ln730_39" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 155 'or' 'or_ln730_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (3.17ns)   --->   "br i1 %or_ln730_12, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 156 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 3.17>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln1299_12 = trunc i75 %x_V_read to i61" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 157 'trunc' 'trunc_ln1299_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln1299_12 = call i85 @_ssdm_op_BitConcatenate.i85.i61.i24(i61 %trunc_ln1299_12, i24 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 158 'bitconcatenate' 'shl_ln1299_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 58)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 159 'bitselect' 'tmp_28' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_13)   --->   "%and_ln730_40 = and i1 %tmp_27, %xor_ln730_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 160 'and' 'and_ln730_40' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_13)   --->   "%and_ln730_41 = and i1 %and_ln730_40, %tmp_28" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 161 'and' 'and_ln730_41' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.97ns)   --->   "%xor_ln730_14 = xor i1 %tmp_27, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 162 'xor' 'xor_ln730_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_13)   --->   "%and_ln730_42 = and i1 %tmp_26, %xor_ln730_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 163 'and' 'and_ln730_42' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_13 = or i1 %and_ln730_41, %and_ln730_42" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 164 'or' 'or_ln730_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (3.17ns)   --->   "br i1 %or_ln730_13, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 165 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 3.17>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln1299_13 = trunc i75 %x_V_read to i60" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 166 'trunc' 'trunc_ln1299_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln1299_13 = call i85 @_ssdm_op_BitConcatenate.i85.i60.i25(i60 %trunc_ln1299_13, i25 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 167 'bitconcatenate' 'shl_ln1299_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 57)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 168 'bitselect' 'tmp_29' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_14)   --->   "%and_ln730_43 = and i1 %tmp_28, %xor_ln730_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 169 'and' 'and_ln730_43' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_14)   --->   "%and_ln730_44 = and i1 %and_ln730_43, %tmp_29" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 170 'and' 'and_ln730_44' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.97ns)   --->   "%xor_ln730_15 = xor i1 %tmp_28, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 171 'xor' 'xor_ln730_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_14)   --->   "%and_ln730_45 = and i1 %tmp_27, %xor_ln730_15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 172 'and' 'and_ln730_45' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_14 = or i1 %and_ln730_44, %and_ln730_45" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 173 'or' 'or_ln730_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (3.17ns)   --->   "br i1 %or_ln730_14, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 174 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 3.17>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln1299_14 = trunc i75 %x_V_read to i59" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 175 'trunc' 'trunc_ln1299_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln1299_14 = call i85 @_ssdm_op_BitConcatenate.i85.i59.i26(i59 %trunc_ln1299_14, i26 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 176 'bitconcatenate' 'shl_ln1299_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 56)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 177 'bitselect' 'tmp_30' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_15)   --->   "%and_ln730_46 = and i1 %tmp_29, %xor_ln730_15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 178 'and' 'and_ln730_46' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_15)   --->   "%and_ln730_47 = and i1 %and_ln730_46, %tmp_30" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 179 'and' 'and_ln730_47' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.97ns)   --->   "%xor_ln730_16 = xor i1 %tmp_29, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 180 'xor' 'xor_ln730_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_15)   --->   "%and_ln730_48 = and i1 %tmp_28, %xor_ln730_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 181 'and' 'and_ln730_48' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_15 = or i1 %and_ln730_47, %and_ln730_48" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 182 'or' 'or_ln730_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (3.17ns)   --->   "br i1 %or_ln730_15, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 183 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 3.17>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln1299_15 = trunc i75 %x_V_read to i58" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 184 'trunc' 'trunc_ln1299_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln1299_15 = call i85 @_ssdm_op_BitConcatenate.i85.i58.i27(i58 %trunc_ln1299_15, i27 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 185 'bitconcatenate' 'shl_ln1299_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 55)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 186 'bitselect' 'tmp_31' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_16)   --->   "%and_ln730_49 = and i1 %tmp_30, %xor_ln730_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 187 'and' 'and_ln730_49' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_16)   --->   "%and_ln730_50 = and i1 %and_ln730_49, %tmp_31" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 188 'and' 'and_ln730_50' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.97ns)   --->   "%xor_ln730_17 = xor i1 %tmp_30, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 189 'xor' 'xor_ln730_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_16)   --->   "%and_ln730_51 = and i1 %tmp_29, %xor_ln730_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 190 'and' 'and_ln730_51' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_16 = or i1 %and_ln730_50, %and_ln730_51" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 191 'or' 'or_ln730_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (3.17ns)   --->   "br i1 %or_ln730_16, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 192 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 3.17>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln1299_16 = trunc i75 %x_V_read to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 193 'trunc' 'trunc_ln1299_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln1299_16 = call i85 @_ssdm_op_BitConcatenate.i85.i57.i28(i57 %trunc_ln1299_16, i28 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 194 'bitconcatenate' 'shl_ln1299_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 54)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 195 'bitselect' 'tmp_32' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_17)   --->   "%and_ln730_52 = and i1 %tmp_31, %xor_ln730_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 196 'and' 'and_ln730_52' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_17)   --->   "%and_ln730_53 = and i1 %and_ln730_52, %tmp_32" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 197 'and' 'and_ln730_53' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.97ns)   --->   "%xor_ln730_18 = xor i1 %tmp_31, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 198 'xor' 'xor_ln730_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_17)   --->   "%and_ln730_54 = and i1 %tmp_30, %xor_ln730_18" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 199 'and' 'and_ln730_54' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_17 = or i1 %and_ln730_53, %and_ln730_54" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 200 'or' 'or_ln730_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (3.17ns)   --->   "br i1 %or_ln730_17, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.18" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 201 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 3.17>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln1299_17 = trunc i75 %x_V_read to i56" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 202 'trunc' 'trunc_ln1299_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln1299_17 = call i85 @_ssdm_op_BitConcatenate.i85.i56.i29(i56 %trunc_ln1299_17, i29 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 203 'bitconcatenate' 'shl_ln1299_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 53)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 204 'bitselect' 'tmp_33' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_18)   --->   "%and_ln730_55 = and i1 %tmp_32, %xor_ln730_18" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 205 'and' 'and_ln730_55' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_18)   --->   "%and_ln730_56 = and i1 %and_ln730_55, %tmp_33" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 206 'and' 'and_ln730_56' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.97ns)   --->   "%xor_ln730_19 = xor i1 %tmp_32, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 207 'xor' 'xor_ln730_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_18)   --->   "%and_ln730_57 = and i1 %tmp_31, %xor_ln730_19" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 208 'and' 'and_ln730_57' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_18 = or i1 %and_ln730_56, %and_ln730_57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 209 'or' 'or_ln730_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (3.17ns)   --->   "br i1 %or_ln730_18, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.19" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 210 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 3.17>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln1299_18 = trunc i75 %x_V_read to i55" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 211 'trunc' 'trunc_ln1299_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln1299_18 = call i85 @_ssdm_op_BitConcatenate.i85.i55.i30(i55 %trunc_ln1299_18, i30 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 212 'bitconcatenate' 'shl_ln1299_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 52)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 213 'bitselect' 'tmp_34' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_19)   --->   "%and_ln730_58 = and i1 %tmp_33, %xor_ln730_19" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 214 'and' 'and_ln730_58' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_19)   --->   "%and_ln730_59 = and i1 %and_ln730_58, %tmp_34" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 215 'and' 'and_ln730_59' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.97ns)   --->   "%xor_ln730_20 = xor i1 %tmp_33, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 216 'xor' 'xor_ln730_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_19)   --->   "%and_ln730_60 = and i1 %tmp_32, %xor_ln730_20" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 217 'and' 'and_ln730_60' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_19 = or i1 %and_ln730_59, %and_ln730_60" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 218 'or' 'or_ln730_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (3.17ns)   --->   "br i1 %or_ln730_19, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.20" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 219 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 3.17>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln1299_19 = trunc i75 %x_V_read to i54" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 220 'trunc' 'trunc_ln1299_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%shl_ln1299_19 = call i85 @_ssdm_op_BitConcatenate.i85.i54.i31(i54 %trunc_ln1299_19, i31 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 221 'bitconcatenate' 'shl_ln1299_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 51)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 222 'bitselect' 'tmp_35' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_20)   --->   "%and_ln730_61 = and i1 %tmp_34, %xor_ln730_20" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 223 'and' 'and_ln730_61' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_20)   --->   "%and_ln730_62 = and i1 %and_ln730_61, %tmp_35" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 224 'and' 'and_ln730_62' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.97ns)   --->   "%xor_ln730_21 = xor i1 %tmp_34, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 225 'xor' 'xor_ln730_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_20)   --->   "%and_ln730_63 = and i1 %tmp_33, %xor_ln730_21" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 226 'and' 'and_ln730_63' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_20 = or i1 %and_ln730_62, %and_ln730_63" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 227 'or' 'or_ln730_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (3.17ns)   --->   "br i1 %or_ln730_20, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.21" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 228 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 3.17>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln1299_20 = trunc i75 %x_V_read to i53" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 229 'trunc' 'trunc_ln1299_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln1299_20 = call i85 @_ssdm_op_BitConcatenate.i85.i53.i32(i53 %trunc_ln1299_20, i32 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 230 'bitconcatenate' 'shl_ln1299_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 50)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 231 'bitselect' 'tmp_36' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_21)   --->   "%and_ln730_64 = and i1 %tmp_35, %xor_ln730_21" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 232 'and' 'and_ln730_64' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_21)   --->   "%and_ln730_65 = and i1 %and_ln730_64, %tmp_36" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 233 'and' 'and_ln730_65' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.97ns)   --->   "%xor_ln730_22 = xor i1 %tmp_35, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 234 'xor' 'xor_ln730_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_21)   --->   "%and_ln730_66 = and i1 %tmp_34, %xor_ln730_22" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 235 'and' 'and_ln730_66' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_21 = or i1 %and_ln730_65, %and_ln730_66" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 236 'or' 'or_ln730_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (3.17ns)   --->   "br i1 %or_ln730_21, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.22" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 237 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 3.17>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln1299_21 = trunc i75 %x_V_read to i52" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 238 'trunc' 'trunc_ln1299_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln1299_21 = call i85 @_ssdm_op_BitConcatenate.i85.i52.i33(i52 %trunc_ln1299_21, i33 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 239 'bitconcatenate' 'shl_ln1299_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 49)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 240 'bitselect' 'tmp_37' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_22)   --->   "%and_ln730_67 = and i1 %tmp_36, %xor_ln730_22" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 241 'and' 'and_ln730_67' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_22)   --->   "%and_ln730_68 = and i1 %and_ln730_67, %tmp_37" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 242 'and' 'and_ln730_68' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.97ns)   --->   "%xor_ln730_23 = xor i1 %tmp_36, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 243 'xor' 'xor_ln730_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_22)   --->   "%and_ln730_69 = and i1 %tmp_35, %xor_ln730_23" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 244 'and' 'and_ln730_69' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_22 = or i1 %and_ln730_68, %and_ln730_69" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 245 'or' 'or_ln730_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (3.17ns)   --->   "br i1 %or_ln730_22, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.23" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 246 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 3.17>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln1299_22 = trunc i75 %x_V_read to i51" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 247 'trunc' 'trunc_ln1299_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%shl_ln1299_22 = call i85 @_ssdm_op_BitConcatenate.i85.i51.i34(i51 %trunc_ln1299_22, i34 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 248 'bitconcatenate' 'shl_ln1299_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 48)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 249 'bitselect' 'tmp_38' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_23)   --->   "%and_ln730_70 = and i1 %tmp_37, %xor_ln730_23" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 250 'and' 'and_ln730_70' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_23)   --->   "%and_ln730_71 = and i1 %and_ln730_70, %tmp_38" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 251 'and' 'and_ln730_71' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.97ns)   --->   "%xor_ln730_24 = xor i1 %tmp_37, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 252 'xor' 'xor_ln730_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_23)   --->   "%and_ln730_72 = and i1 %tmp_36, %xor_ln730_24" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 253 'and' 'and_ln730_72' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_23 = or i1 %and_ln730_71, %and_ln730_72" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 254 'or' 'or_ln730_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (3.17ns)   --->   "br i1 %or_ln730_23, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.24" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 255 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 3.17>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln1299_23 = trunc i75 %x_V_read to i50" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 256 'trunc' 'trunc_ln1299_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln1299_23 = call i85 @_ssdm_op_BitConcatenate.i85.i50.i35(i50 %trunc_ln1299_23, i35 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 257 'bitconcatenate' 'shl_ln1299_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 47)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 258 'bitselect' 'tmp_39' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_24)   --->   "%and_ln730_73 = and i1 %tmp_38, %xor_ln730_24" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 259 'and' 'and_ln730_73' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_24)   --->   "%and_ln730_74 = and i1 %and_ln730_73, %tmp_39" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 260 'and' 'and_ln730_74' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.97ns)   --->   "%xor_ln730_25 = xor i1 %tmp_38, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 261 'xor' 'xor_ln730_25' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_24)   --->   "%and_ln730_75 = and i1 %tmp_37, %xor_ln730_25" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 262 'and' 'and_ln730_75' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_24 = or i1 %and_ln730_74, %and_ln730_75" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 263 'or' 'or_ln730_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (3.17ns)   --->   "br i1 %or_ln730_24, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.25" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 264 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 3.17>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln1299_24 = trunc i75 %x_V_read to i49" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 265 'trunc' 'trunc_ln1299_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln1299_24 = call i85 @_ssdm_op_BitConcatenate.i85.i49.i36(i49 %trunc_ln1299_24, i36 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 266 'bitconcatenate' 'shl_ln1299_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 46)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 267 'bitselect' 'tmp_40' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_25)   --->   "%and_ln730_76 = and i1 %tmp_39, %xor_ln730_25" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 268 'and' 'and_ln730_76' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_25)   --->   "%and_ln730_77 = and i1 %and_ln730_76, %tmp_40" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 269 'and' 'and_ln730_77' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.97ns)   --->   "%xor_ln730_26 = xor i1 %tmp_39, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 270 'xor' 'xor_ln730_26' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_25)   --->   "%and_ln730_78 = and i1 %tmp_38, %xor_ln730_26" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 271 'and' 'and_ln730_78' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_25 = or i1 %and_ln730_77, %and_ln730_78" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 272 'or' 'or_ln730_25' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (3.17ns)   --->   "br i1 %or_ln730_25, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.26" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 273 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 3.17>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln1299_25 = trunc i75 %x_V_read to i48" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 274 'trunc' 'trunc_ln1299_25' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%shl_ln1299_25 = call i85 @_ssdm_op_BitConcatenate.i85.i48.i37(i48 %trunc_ln1299_25, i37 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 275 'bitconcatenate' 'shl_ln1299_25' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 45)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 276 'bitselect' 'tmp_41' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_26)   --->   "%and_ln730_79 = and i1 %tmp_40, %xor_ln730_26" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 277 'and' 'and_ln730_79' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_26)   --->   "%and_ln730_80 = and i1 %and_ln730_79, %tmp_41" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 278 'and' 'and_ln730_80' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.97ns)   --->   "%xor_ln730_27 = xor i1 %tmp_40, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 279 'xor' 'xor_ln730_27' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_26)   --->   "%and_ln730_81 = and i1 %tmp_39, %xor_ln730_27" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 280 'and' 'and_ln730_81' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_26 = or i1 %and_ln730_80, %and_ln730_81" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 281 'or' 'or_ln730_26' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (3.17ns)   --->   "br i1 %or_ln730_26, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.27" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 282 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 3.17>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln1299_26 = trunc i75 %x_V_read to i47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 283 'trunc' 'trunc_ln1299_26' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln1299_26 = call i85 @_ssdm_op_BitConcatenate.i85.i47.i38(i47 %trunc_ln1299_26, i38 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 284 'bitconcatenate' 'shl_ln1299_26' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 44)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 285 'bitselect' 'tmp_42' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_27)   --->   "%and_ln730_82 = and i1 %tmp_41, %xor_ln730_27" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 286 'and' 'and_ln730_82' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_27)   --->   "%and_ln730_83 = and i1 %and_ln730_82, %tmp_42" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 287 'and' 'and_ln730_83' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.97ns)   --->   "%xor_ln730_28 = xor i1 %tmp_41, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 288 'xor' 'xor_ln730_28' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_27)   --->   "%and_ln730_84 = and i1 %tmp_40, %xor_ln730_28" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 289 'and' 'and_ln730_84' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_27 = or i1 %and_ln730_83, %and_ln730_84" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 290 'or' 'or_ln730_27' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (3.17ns)   --->   "br i1 %or_ln730_27, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.28" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 291 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 3.17>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln1299_27 = trunc i75 %x_V_read to i46" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 292 'trunc' 'trunc_ln1299_27' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%shl_ln1299_27 = call i85 @_ssdm_op_BitConcatenate.i85.i46.i39(i46 %trunc_ln1299_27, i39 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 293 'bitconcatenate' 'shl_ln1299_27' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 43)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 294 'bitselect' 'tmp_43' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_28)   --->   "%and_ln730_85 = and i1 %tmp_42, %xor_ln730_28" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 295 'and' 'and_ln730_85' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_28)   --->   "%and_ln730_86 = and i1 %and_ln730_85, %tmp_43" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 296 'and' 'and_ln730_86' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.97ns)   --->   "%xor_ln730_29 = xor i1 %tmp_42, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 297 'xor' 'xor_ln730_29' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_28)   --->   "%and_ln730_87 = and i1 %tmp_41, %xor_ln730_29" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 298 'and' 'and_ln730_87' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_28 = or i1 %and_ln730_86, %and_ln730_87" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 299 'or' 'or_ln730_28' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (3.17ns)   --->   "br i1 %or_ln730_28, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.29" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 300 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 3.17>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln1299_28 = trunc i75 %x_V_read to i45" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 301 'trunc' 'trunc_ln1299_28' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln1299_28 = call i85 @_ssdm_op_BitConcatenate.i85.i45.i40(i45 %trunc_ln1299_28, i40 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 302 'bitconcatenate' 'shl_ln1299_28' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 42)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 303 'bitselect' 'tmp_44' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_29)   --->   "%and_ln730_88 = and i1 %tmp_43, %xor_ln730_29" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 304 'and' 'and_ln730_88' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_29)   --->   "%and_ln730_89 = and i1 %and_ln730_88, %tmp_44" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 305 'and' 'and_ln730_89' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.97ns)   --->   "%xor_ln730_30 = xor i1 %tmp_43, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 306 'xor' 'xor_ln730_30' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_29)   --->   "%and_ln730_90 = and i1 %tmp_42, %xor_ln730_30" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 307 'and' 'and_ln730_90' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_29 = or i1 %and_ln730_89, %and_ln730_90" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 308 'or' 'or_ln730_29' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (3.17ns)   --->   "br i1 %or_ln730_29, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.30" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 309 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 3.17>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln1299_29 = trunc i75 %x_V_read to i44" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 310 'trunc' 'trunc_ln1299_29' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln1299_29 = call i85 @_ssdm_op_BitConcatenate.i85.i44.i41(i44 %trunc_ln1299_29, i41 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 311 'bitconcatenate' 'shl_ln1299_29' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 41)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 312 'bitselect' 'tmp_45' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_30)   --->   "%and_ln730_91 = and i1 %tmp_44, %xor_ln730_30" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 313 'and' 'and_ln730_91' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_30)   --->   "%and_ln730_92 = and i1 %and_ln730_91, %tmp_45" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 314 'and' 'and_ln730_92' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.97ns)   --->   "%xor_ln730_31 = xor i1 %tmp_44, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 315 'xor' 'xor_ln730_31' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_30)   --->   "%and_ln730_93 = and i1 %tmp_43, %xor_ln730_31" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 316 'and' 'and_ln730_93' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_30 = or i1 %and_ln730_92, %and_ln730_93" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 317 'or' 'or_ln730_30' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (3.17ns)   --->   "br i1 %or_ln730_30, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.31" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 318 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 3.17>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln1299_30 = trunc i75 %x_V_read to i43" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 319 'trunc' 'trunc_ln1299_30' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln1299_30 = call i85 @_ssdm_op_BitConcatenate.i85.i43.i42(i43 %trunc_ln1299_30, i42 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 320 'bitconcatenate' 'shl_ln1299_30' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 40)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 321 'bitselect' 'tmp_46' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_31)   --->   "%and_ln730_94 = and i1 %tmp_45, %xor_ln730_31" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 322 'and' 'and_ln730_94' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_31)   --->   "%and_ln730_95 = and i1 %and_ln730_94, %tmp_46" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 323 'and' 'and_ln730_95' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.97ns)   --->   "%xor_ln730_32 = xor i1 %tmp_45, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 324 'xor' 'xor_ln730_32' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_31)   --->   "%and_ln730_96 = and i1 %tmp_44, %xor_ln730_32" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 325 'and' 'and_ln730_96' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_31 = or i1 %and_ln730_95, %and_ln730_96" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 326 'or' 'or_ln730_31' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (3.17ns)   --->   "br i1 %or_ln730_31, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.32" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 327 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 3.17>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln1299_31 = trunc i75 %x_V_read to i42" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 328 'trunc' 'trunc_ln1299_31' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln1299_31 = call i85 @_ssdm_op_BitConcatenate.i85.i42.i43(i42 %trunc_ln1299_31, i43 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 329 'bitconcatenate' 'shl_ln1299_31' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 39)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 330 'bitselect' 'tmp_47' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_32)   --->   "%and_ln730_97 = and i1 %tmp_46, %xor_ln730_32" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 331 'and' 'and_ln730_97' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_32)   --->   "%and_ln730_98 = and i1 %and_ln730_97, %tmp_47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 332 'and' 'and_ln730_98' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.97ns)   --->   "%xor_ln730_33 = xor i1 %tmp_46, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 333 'xor' 'xor_ln730_33' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_32)   --->   "%and_ln730_99 = and i1 %tmp_45, %xor_ln730_33" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 334 'and' 'and_ln730_99' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_32 = or i1 %and_ln730_98, %and_ln730_99" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 335 'or' 'or_ln730_32' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (3.17ns)   --->   "br i1 %or_ln730_32, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.33" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 336 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 3.17>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln1299_32 = trunc i75 %x_V_read to i41" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 337 'trunc' 'trunc_ln1299_32' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%shl_ln1299_32 = call i85 @_ssdm_op_BitConcatenate.i85.i41.i44(i41 %trunc_ln1299_32, i44 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 338 'bitconcatenate' 'shl_ln1299_32' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 38)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 339 'bitselect' 'tmp_48' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_33)   --->   "%and_ln730_100 = and i1 %tmp_47, %xor_ln730_33" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 340 'and' 'and_ln730_100' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_33)   --->   "%and_ln730_101 = and i1 %and_ln730_100, %tmp_48" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 341 'and' 'and_ln730_101' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.97ns)   --->   "%xor_ln730_34 = xor i1 %tmp_47, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 342 'xor' 'xor_ln730_34' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_33)   --->   "%and_ln730_102 = and i1 %tmp_46, %xor_ln730_34" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 343 'and' 'and_ln730_102' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_33 = or i1 %and_ln730_101, %and_ln730_102" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 344 'or' 'or_ln730_33' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (3.17ns)   --->   "br i1 %or_ln730_33, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.34" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 345 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 3.17>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln1299_33 = trunc i75 %x_V_read to i40" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 346 'trunc' 'trunc_ln1299_33' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%shl_ln1299_33 = call i85 @_ssdm_op_BitConcatenate.i85.i40.i45(i40 %trunc_ln1299_33, i45 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 347 'bitconcatenate' 'shl_ln1299_33' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 37)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 348 'bitselect' 'tmp_49' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_34)   --->   "%and_ln730_103 = and i1 %tmp_48, %xor_ln730_34" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 349 'and' 'and_ln730_103' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_34)   --->   "%and_ln730_104 = and i1 %and_ln730_103, %tmp_49" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 350 'and' 'and_ln730_104' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.97ns)   --->   "%xor_ln730_35 = xor i1 %tmp_48, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 351 'xor' 'xor_ln730_35' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_34)   --->   "%and_ln730_105 = and i1 %tmp_47, %xor_ln730_35" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 352 'and' 'and_ln730_105' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_34 = or i1 %and_ln730_104, %and_ln730_105" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 353 'or' 'or_ln730_34' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (3.17ns)   --->   "br i1 %or_ln730_34, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.35" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 354 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 3.17>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln1299_34 = trunc i75 %x_V_read to i39" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 355 'trunc' 'trunc_ln1299_34' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln1299_34 = call i85 @_ssdm_op_BitConcatenate.i85.i39.i46(i39 %trunc_ln1299_34, i46 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 356 'bitconcatenate' 'shl_ln1299_34' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 36)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 357 'bitselect' 'tmp_50' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_35)   --->   "%and_ln730_106 = and i1 %tmp_49, %xor_ln730_35" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 358 'and' 'and_ln730_106' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_35)   --->   "%and_ln730_107 = and i1 %and_ln730_106, %tmp_50" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 359 'and' 'and_ln730_107' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.97ns)   --->   "%xor_ln730_36 = xor i1 %tmp_49, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 360 'xor' 'xor_ln730_36' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_35)   --->   "%and_ln730_108 = and i1 %tmp_48, %xor_ln730_36" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 361 'and' 'and_ln730_108' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_35 = or i1 %and_ln730_107, %and_ln730_108" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 362 'or' 'or_ln730_35' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (3.17ns)   --->   "br i1 %or_ln730_35, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.36" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 363 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 3.17>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln1299_35 = trunc i75 %x_V_read to i38" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 364 'trunc' 'trunc_ln1299_35' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%shl_ln1299_35 = call i85 @_ssdm_op_BitConcatenate.i85.i38.i47(i38 %trunc_ln1299_35, i47 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 365 'bitconcatenate' 'shl_ln1299_35' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 35)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 366 'bitselect' 'tmp_51' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_36)   --->   "%and_ln730_109 = and i1 %tmp_50, %xor_ln730_36" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 367 'and' 'and_ln730_109' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_36)   --->   "%and_ln730_110 = and i1 %and_ln730_109, %tmp_51" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 368 'and' 'and_ln730_110' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.97ns)   --->   "%xor_ln730_37 = xor i1 %tmp_50, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 369 'xor' 'xor_ln730_37' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_36)   --->   "%and_ln730_111 = and i1 %tmp_49, %xor_ln730_37" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 370 'and' 'and_ln730_111' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_36 = or i1 %and_ln730_110, %and_ln730_111" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 371 'or' 'or_ln730_36' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (3.17ns)   --->   "br i1 %or_ln730_36, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.37" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 372 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 3.17>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln1299_36 = trunc i75 %x_V_read to i37" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 373 'trunc' 'trunc_ln1299_36' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%shl_ln1299_36 = call i85 @_ssdm_op_BitConcatenate.i85.i37.i48(i37 %trunc_ln1299_36, i48 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 374 'bitconcatenate' 'shl_ln1299_36' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 34)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 375 'bitselect' 'tmp_52' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_37)   --->   "%and_ln730_112 = and i1 %tmp_51, %xor_ln730_37" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 376 'and' 'and_ln730_112' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_37)   --->   "%and_ln730_113 = and i1 %and_ln730_112, %tmp_52" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 377 'and' 'and_ln730_113' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.97ns)   --->   "%xor_ln730_38 = xor i1 %tmp_51, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 378 'xor' 'xor_ln730_38' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_37)   --->   "%and_ln730_114 = and i1 %tmp_50, %xor_ln730_38" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 379 'and' 'and_ln730_114' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_37 = or i1 %and_ln730_113, %and_ln730_114" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 380 'or' 'or_ln730_37' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (3.17ns)   --->   "br i1 %or_ln730_37, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.38" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 381 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 3.17>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln1299_37 = trunc i75 %x_V_read to i36" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 382 'trunc' 'trunc_ln1299_37' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%shl_ln1299_37 = call i85 @_ssdm_op_BitConcatenate.i85.i36.i49(i36 %trunc_ln1299_37, i49 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 383 'bitconcatenate' 'shl_ln1299_37' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 33)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 384 'bitselect' 'tmp_53' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_38)   --->   "%and_ln730_115 = and i1 %tmp_52, %xor_ln730_38" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 385 'and' 'and_ln730_115' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_38)   --->   "%and_ln730_116 = and i1 %and_ln730_115, %tmp_53" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 386 'and' 'and_ln730_116' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.97ns)   --->   "%xor_ln730_39 = xor i1 %tmp_52, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 387 'xor' 'xor_ln730_39' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_38)   --->   "%and_ln730_117 = and i1 %tmp_51, %xor_ln730_39" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 388 'and' 'and_ln730_117' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_38 = or i1 %and_ln730_116, %and_ln730_117" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 389 'or' 'or_ln730_38' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (3.17ns)   --->   "br i1 %or_ln730_38, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.39" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 390 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 3.17>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln1299_38 = trunc i75 %x_V_read to i35" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 391 'trunc' 'trunc_ln1299_38' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%shl_ln1299_38 = call i85 @_ssdm_op_BitConcatenate.i85.i35.i50(i35 %trunc_ln1299_38, i50 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 392 'bitconcatenate' 'shl_ln1299_38' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 32)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 393 'bitselect' 'tmp_54' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_39)   --->   "%and_ln730_118 = and i1 %tmp_53, %xor_ln730_39" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 394 'and' 'and_ln730_118' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_39)   --->   "%and_ln730_119 = and i1 %and_ln730_118, %tmp_54" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 395 'and' 'and_ln730_119' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.97ns)   --->   "%xor_ln730_40 = xor i1 %tmp_53, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 396 'xor' 'xor_ln730_40' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_39)   --->   "%and_ln730_120 = and i1 %tmp_52, %xor_ln730_40" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 397 'and' 'and_ln730_120' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_39 = or i1 %and_ln730_119, %and_ln730_120" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 398 'or' 'or_ln730_39' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (3.17ns)   --->   "br i1 %or_ln730_39, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.40" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 399 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 3.17>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln1299_39 = trunc i75 %x_V_read to i34" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 400 'trunc' 'trunc_ln1299_39' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%shl_ln1299_39 = call i85 @_ssdm_op_BitConcatenate.i85.i34.i51(i34 %trunc_ln1299_39, i51 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 401 'bitconcatenate' 'shl_ln1299_39' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 31)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 402 'bitselect' 'tmp_55' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_40)   --->   "%and_ln730_121 = and i1 %tmp_54, %xor_ln730_40" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 403 'and' 'and_ln730_121' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_40)   --->   "%and_ln730_122 = and i1 %and_ln730_121, %tmp_55" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 404 'and' 'and_ln730_122' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.97ns)   --->   "%xor_ln730_41 = xor i1 %tmp_54, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 405 'xor' 'xor_ln730_41' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_40)   --->   "%and_ln730_123 = and i1 %tmp_53, %xor_ln730_41" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 406 'and' 'and_ln730_123' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_40 = or i1 %and_ln730_122, %and_ln730_123" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 407 'or' 'or_ln730_40' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (3.17ns)   --->   "br i1 %or_ln730_40, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.41" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 408 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 3.17>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln1299_40 = trunc i75 %x_V_read to i33" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 409 'trunc' 'trunc_ln1299_40' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%shl_ln1299_40 = call i85 @_ssdm_op_BitConcatenate.i85.i33.i52(i33 %trunc_ln1299_40, i52 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 410 'bitconcatenate' 'shl_ln1299_40' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 30)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 411 'bitselect' 'tmp_56' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_41)   --->   "%and_ln730_124 = and i1 %tmp_55, %xor_ln730_41" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 412 'and' 'and_ln730_124' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_41)   --->   "%and_ln730_125 = and i1 %and_ln730_124, %tmp_56" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 413 'and' 'and_ln730_125' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.97ns)   --->   "%xor_ln730_42 = xor i1 %tmp_55, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 414 'xor' 'xor_ln730_42' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_41)   --->   "%and_ln730_126 = and i1 %tmp_54, %xor_ln730_42" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 415 'and' 'and_ln730_126' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_41 = or i1 %and_ln730_125, %and_ln730_126" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 416 'or' 'or_ln730_41' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (3.17ns)   --->   "br i1 %or_ln730_41, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.42" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 417 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 3.17>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln1299_41 = trunc i75 %x_V_read to i32" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 418 'trunc' 'trunc_ln1299_41' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln1299_41 = call i85 @_ssdm_op_BitConcatenate.i85.i32.i53(i32 %trunc_ln1299_41, i53 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 419 'bitconcatenate' 'shl_ln1299_41' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 29)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 420 'bitselect' 'tmp_57' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_42)   --->   "%and_ln730_127 = and i1 %tmp_56, %xor_ln730_42" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 421 'and' 'and_ln730_127' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_42)   --->   "%and_ln730_128 = and i1 %and_ln730_127, %tmp_57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 422 'and' 'and_ln730_128' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.97ns)   --->   "%xor_ln730_43 = xor i1 %tmp_56, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 423 'xor' 'xor_ln730_43' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_42)   --->   "%and_ln730_129 = and i1 %tmp_55, %xor_ln730_43" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 424 'and' 'and_ln730_129' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_42 = or i1 %and_ln730_128, %and_ln730_129" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 425 'or' 'or_ln730_42' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (3.17ns)   --->   "br i1 %or_ln730_42, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.43" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 426 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 3.17>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln1299_42 = trunc i75 %x_V_read to i31" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 427 'trunc' 'trunc_ln1299_42' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%shl_ln1299_42 = call i85 @_ssdm_op_BitConcatenate.i85.i31.i54(i31 %trunc_ln1299_42, i54 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 428 'bitconcatenate' 'shl_ln1299_42' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 28)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 429 'bitselect' 'tmp_58' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_43)   --->   "%and_ln730_130 = and i1 %tmp_57, %xor_ln730_43" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 430 'and' 'and_ln730_130' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_43)   --->   "%and_ln730_131 = and i1 %and_ln730_130, %tmp_58" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 431 'and' 'and_ln730_131' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.97ns)   --->   "%xor_ln730_44 = xor i1 %tmp_57, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 432 'xor' 'xor_ln730_44' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_43)   --->   "%and_ln730_132 = and i1 %tmp_56, %xor_ln730_44" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 433 'and' 'and_ln730_132' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_43 = or i1 %and_ln730_131, %and_ln730_132" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 434 'or' 'or_ln730_43' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (3.17ns)   --->   "br i1 %or_ln730_43, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.44" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 435 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 3.17>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln1299_43 = trunc i75 %x_V_read to i30" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 436 'trunc' 'trunc_ln1299_43' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%shl_ln1299_43 = call i85 @_ssdm_op_BitConcatenate.i85.i30.i55(i30 %trunc_ln1299_43, i55 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 437 'bitconcatenate' 'shl_ln1299_43' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 27)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 438 'bitselect' 'tmp_59' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_44)   --->   "%and_ln730_133 = and i1 %tmp_58, %xor_ln730_44" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 439 'and' 'and_ln730_133' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_44)   --->   "%and_ln730_134 = and i1 %and_ln730_133, %tmp_59" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 440 'and' 'and_ln730_134' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.97ns)   --->   "%xor_ln730_45 = xor i1 %tmp_58, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 441 'xor' 'xor_ln730_45' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_44)   --->   "%and_ln730_135 = and i1 %tmp_57, %xor_ln730_45" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 442 'and' 'and_ln730_135' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_44 = or i1 %and_ln730_134, %and_ln730_135" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 443 'or' 'or_ln730_44' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (3.17ns)   --->   "br i1 %or_ln730_44, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.45" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 444 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 3.17>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln1299_44 = trunc i75 %x_V_read to i29" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 445 'trunc' 'trunc_ln1299_44' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%shl_ln1299_44 = call i85 @_ssdm_op_BitConcatenate.i85.i29.i56(i29 %trunc_ln1299_44, i56 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 446 'bitconcatenate' 'shl_ln1299_44' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 26)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 447 'bitselect' 'tmp_60' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_45)   --->   "%and_ln730_136 = and i1 %tmp_59, %xor_ln730_45" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 448 'and' 'and_ln730_136' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_45)   --->   "%and_ln730_137 = and i1 %and_ln730_136, %tmp_60" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 449 'and' 'and_ln730_137' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.97ns)   --->   "%xor_ln730_46 = xor i1 %tmp_59, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 450 'xor' 'xor_ln730_46' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_45)   --->   "%and_ln730_138 = and i1 %tmp_58, %xor_ln730_46" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 451 'and' 'and_ln730_138' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_45 = or i1 %and_ln730_137, %and_ln730_138" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 452 'or' 'or_ln730_45' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (3.17ns)   --->   "br i1 %or_ln730_45, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.46" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 453 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 3.17>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln1299_45 = trunc i75 %x_V_read to i28" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 454 'trunc' 'trunc_ln1299_45' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%shl_ln1299_45 = call i85 @_ssdm_op_BitConcatenate.i85.i28.i57(i28 %trunc_ln1299_45, i57 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 455 'bitconcatenate' 'shl_ln1299_45' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 25)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 456 'bitselect' 'tmp_61' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_46)   --->   "%and_ln730_139 = and i1 %tmp_60, %xor_ln730_46" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 457 'and' 'and_ln730_139' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_46)   --->   "%and_ln730_140 = and i1 %and_ln730_139, %tmp_61" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 458 'and' 'and_ln730_140' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.97ns)   --->   "%xor_ln730_47 = xor i1 %tmp_60, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 459 'xor' 'xor_ln730_47' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_46)   --->   "%and_ln730_141 = and i1 %tmp_59, %xor_ln730_47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 460 'and' 'and_ln730_141' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_46 = or i1 %and_ln730_140, %and_ln730_141" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 461 'or' 'or_ln730_46' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (3.17ns)   --->   "br i1 %or_ln730_46, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 462 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 3.17>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln1299_46 = trunc i75 %x_V_read to i27" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 463 'trunc' 'trunc_ln1299_46' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%shl_ln1299_46 = call i85 @_ssdm_op_BitConcatenate.i85.i27.i58(i27 %trunc_ln1299_46, i58 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 464 'bitconcatenate' 'shl_ln1299_46' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 24)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 465 'bitselect' 'tmp_62' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_47)   --->   "%and_ln730_142 = and i1 %tmp_61, %xor_ln730_47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 466 'and' 'and_ln730_142' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_47)   --->   "%and_ln730_143 = and i1 %and_ln730_142, %tmp_62" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 467 'and' 'and_ln730_143' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.97ns)   --->   "%xor_ln730_48 = xor i1 %tmp_61, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 468 'xor' 'xor_ln730_48' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_47)   --->   "%and_ln730_144 = and i1 %tmp_60, %xor_ln730_48" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 469 'and' 'and_ln730_144' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_47 = or i1 %and_ln730_143, %and_ln730_144" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 470 'or' 'or_ln730_47' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 471 [1/1] (3.17ns)   --->   "br i1 %or_ln730_47, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.48" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 471 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 3.17>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln1299_47 = trunc i75 %x_V_read to i26" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 472 'trunc' 'trunc_ln1299_47' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%shl_ln1299_47 = call i85 @_ssdm_op_BitConcatenate.i85.i26.i59(i26 %trunc_ln1299_47, i59 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 473 'bitconcatenate' 'shl_ln1299_47' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 23)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 474 'bitselect' 'tmp_63' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_48)   --->   "%and_ln730_145 = and i1 %tmp_62, %xor_ln730_48" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 475 'and' 'and_ln730_145' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_48)   --->   "%and_ln730_146 = and i1 %and_ln730_145, %tmp_63" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 476 'and' 'and_ln730_146' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.97ns)   --->   "%xor_ln730_49 = xor i1 %tmp_62, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 477 'xor' 'xor_ln730_49' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_48)   --->   "%and_ln730_147 = and i1 %tmp_61, %xor_ln730_49" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 478 'and' 'and_ln730_147' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_48 = or i1 %and_ln730_146, %and_ln730_147" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 479 'or' 'or_ln730_48' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (3.17ns)   --->   "br i1 %or_ln730_48, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.49" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 480 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 3.17>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln1299_48 = trunc i75 %x_V_read to i25" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 481 'trunc' 'trunc_ln1299_48' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%shl_ln1299_48 = call i85 @_ssdm_op_BitConcatenate.i85.i25.i60(i25 %trunc_ln1299_48, i60 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 482 'bitconcatenate' 'shl_ln1299_48' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 22)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 483 'bitselect' 'tmp_64' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_49)   --->   "%and_ln730_148 = and i1 %tmp_63, %xor_ln730_49" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 484 'and' 'and_ln730_148' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_49)   --->   "%and_ln730_149 = and i1 %and_ln730_148, %tmp_64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 485 'and' 'and_ln730_149' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.97ns)   --->   "%xor_ln730_50 = xor i1 %tmp_63, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 486 'xor' 'xor_ln730_50' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_49)   --->   "%and_ln730_150 = and i1 %tmp_62, %xor_ln730_50" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 487 'and' 'and_ln730_150' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_49 = or i1 %and_ln730_149, %and_ln730_150" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 488 'or' 'or_ln730_49' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (3.17ns)   --->   "br i1 %or_ln730_49, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.50" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 489 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 3.17>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln1299_49 = trunc i75 %x_V_read to i24" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 490 'trunc' 'trunc_ln1299_49' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%shl_ln1299_49 = call i85 @_ssdm_op_BitConcatenate.i85.i24.i61(i24 %trunc_ln1299_49, i61 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 491 'bitconcatenate' 'shl_ln1299_49' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 21)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 492 'bitselect' 'tmp_65' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_50)   --->   "%and_ln730_151 = and i1 %tmp_64, %xor_ln730_50" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 493 'and' 'and_ln730_151' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_50)   --->   "%and_ln730_152 = and i1 %and_ln730_151, %tmp_65" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 494 'and' 'and_ln730_152' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.97ns)   --->   "%xor_ln730_51 = xor i1 %tmp_64, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 495 'xor' 'xor_ln730_51' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_50)   --->   "%and_ln730_153 = and i1 %tmp_63, %xor_ln730_51" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 496 'and' 'and_ln730_153' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_50 = or i1 %and_ln730_152, %and_ln730_153" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 497 'or' 'or_ln730_50' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (3.17ns)   --->   "br i1 %or_ln730_50, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.51" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 498 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 3.17>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln1299_50 = trunc i75 %x_V_read to i23" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 499 'trunc' 'trunc_ln1299_50' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%shl_ln1299_50 = call i85 @_ssdm_op_BitConcatenate.i85.i23.i62(i23 %trunc_ln1299_50, i62 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 500 'bitconcatenate' 'shl_ln1299_50' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 20)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 501 'bitselect' 'tmp_66' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_51)   --->   "%and_ln730_154 = and i1 %tmp_65, %xor_ln730_51" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 502 'and' 'and_ln730_154' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_51)   --->   "%and_ln730_155 = and i1 %and_ln730_154, %tmp_66" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 503 'and' 'and_ln730_155' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.97ns)   --->   "%xor_ln730_52 = xor i1 %tmp_65, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 504 'xor' 'xor_ln730_52' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_51)   --->   "%and_ln730_156 = and i1 %tmp_64, %xor_ln730_52" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 505 'and' 'and_ln730_156' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_51 = or i1 %and_ln730_155, %and_ln730_156" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 506 'or' 'or_ln730_51' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (3.17ns)   --->   "br i1 %or_ln730_51, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.52" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 507 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 3.17>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln1299_51 = trunc i75 %x_V_read to i22" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 508 'trunc' 'trunc_ln1299_51' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%shl_ln1299_51 = call i85 @_ssdm_op_BitConcatenate.i85.i22.i63(i22 %trunc_ln1299_51, i63 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 509 'bitconcatenate' 'shl_ln1299_51' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 19)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 510 'bitselect' 'tmp_67' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_52)   --->   "%and_ln730_157 = and i1 %tmp_66, %xor_ln730_52" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 511 'and' 'and_ln730_157' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_52)   --->   "%and_ln730_158 = and i1 %and_ln730_157, %tmp_67" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 512 'and' 'and_ln730_158' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.97ns)   --->   "%xor_ln730_53 = xor i1 %tmp_66, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 513 'xor' 'xor_ln730_53' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_52)   --->   "%and_ln730_159 = and i1 %tmp_65, %xor_ln730_53" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 514 'and' 'and_ln730_159' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_52 = or i1 %and_ln730_158, %and_ln730_159" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 515 'or' 'or_ln730_52' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (3.17ns)   --->   "br i1 %or_ln730_52, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.53" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 516 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 3.17>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln1299_52 = trunc i75 %x_V_read to i21" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 517 'trunc' 'trunc_ln1299_52' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%shl_ln1299_52 = call i85 @_ssdm_op_BitConcatenate.i85.i21.i64(i21 %trunc_ln1299_52, i64 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 518 'bitconcatenate' 'shl_ln1299_52' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 18)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 519 'bitselect' 'tmp_68' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_53)   --->   "%and_ln730_160 = and i1 %tmp_67, %xor_ln730_53" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 520 'and' 'and_ln730_160' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_53)   --->   "%and_ln730_161 = and i1 %and_ln730_160, %tmp_68" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 521 'and' 'and_ln730_161' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.97ns)   --->   "%xor_ln730_54 = xor i1 %tmp_67, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 522 'xor' 'xor_ln730_54' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_53)   --->   "%and_ln730_162 = and i1 %tmp_66, %xor_ln730_54" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 523 'and' 'and_ln730_162' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_53 = or i1 %and_ln730_161, %and_ln730_162" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 524 'or' 'or_ln730_53' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (3.17ns)   --->   "br i1 %or_ln730_53, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.54" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 525 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 3.17>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln1299_53 = trunc i75 %x_V_read to i20" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 526 'trunc' 'trunc_ln1299_53' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%shl_ln1299_53 = call i85 @_ssdm_op_BitConcatenate.i85.i20.i65(i20 %trunc_ln1299_53, i65 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 527 'bitconcatenate' 'shl_ln1299_53' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 17)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 528 'bitselect' 'tmp_69' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_54)   --->   "%and_ln730_163 = and i1 %tmp_68, %xor_ln730_54" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 529 'and' 'and_ln730_163' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_54)   --->   "%and_ln730_164 = and i1 %and_ln730_163, %tmp_69" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 530 'and' 'and_ln730_164' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.97ns)   --->   "%xor_ln730_55 = xor i1 %tmp_68, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 531 'xor' 'xor_ln730_55' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_54)   --->   "%and_ln730_165 = and i1 %tmp_67, %xor_ln730_55" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 532 'and' 'and_ln730_165' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 533 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_54 = or i1 %and_ln730_164, %and_ln730_165" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 533 'or' 'or_ln730_54' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (3.17ns)   --->   "br i1 %or_ln730_54, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.55" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 534 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 3.17>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln1299_54 = trunc i75 %x_V_read to i19" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 535 'trunc' 'trunc_ln1299_54' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%shl_ln1299_54 = call i85 @_ssdm_op_BitConcatenate.i85.i19.i66(i19 %trunc_ln1299_54, i66 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 536 'bitconcatenate' 'shl_ln1299_54' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 16)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 537 'bitselect' 'tmp_70' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_55)   --->   "%and_ln730_166 = and i1 %tmp_69, %xor_ln730_55" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 538 'and' 'and_ln730_166' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_55)   --->   "%and_ln730_167 = and i1 %and_ln730_166, %tmp_70" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 539 'and' 'and_ln730_167' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.97ns)   --->   "%xor_ln730_56 = xor i1 %tmp_69, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 540 'xor' 'xor_ln730_56' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_55)   --->   "%and_ln730_168 = and i1 %tmp_68, %xor_ln730_56" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 541 'and' 'and_ln730_168' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_55 = or i1 %and_ln730_167, %and_ln730_168" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 542 'or' 'or_ln730_55' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (3.17ns)   --->   "br i1 %or_ln730_55, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.56" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 543 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 3.17>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln1299_55 = trunc i75 %x_V_read to i18" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 544 'trunc' 'trunc_ln1299_55' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%shl_ln1299_55 = call i85 @_ssdm_op_BitConcatenate.i85.i18.i67(i18 %trunc_ln1299_55, i67 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 545 'bitconcatenate' 'shl_ln1299_55' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 15)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 546 'bitselect' 'tmp_71' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_56)   --->   "%and_ln730_169 = and i1 %tmp_70, %xor_ln730_56" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 547 'and' 'and_ln730_169' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_56)   --->   "%and_ln730_170 = and i1 %and_ln730_169, %tmp_71" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 548 'and' 'and_ln730_170' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (0.97ns)   --->   "%xor_ln730_57 = xor i1 %tmp_70, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 549 'xor' 'xor_ln730_57' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_56)   --->   "%and_ln730_171 = and i1 %tmp_69, %xor_ln730_57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 550 'and' 'and_ln730_171' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_56 = or i1 %and_ln730_170, %and_ln730_171" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 551 'or' 'or_ln730_56' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (3.17ns)   --->   "br i1 %or_ln730_56, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 552 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 3.17>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln1299_56 = trunc i75 %x_V_read to i17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 553 'trunc' 'trunc_ln1299_56' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln1299_56 = call i85 @_ssdm_op_BitConcatenate.i85.i17.i68(i17 %trunc_ln1299_56, i68 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 554 'bitconcatenate' 'shl_ln1299_56' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 14)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 555 'bitselect' 'tmp_72' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_57)   --->   "%and_ln730_172 = and i1 %tmp_71, %xor_ln730_57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 556 'and' 'and_ln730_172' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_57)   --->   "%and_ln730_173 = and i1 %and_ln730_172, %tmp_72" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 557 'and' 'and_ln730_173' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (0.97ns)   --->   "%xor_ln730_58 = xor i1 %tmp_71, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 558 'xor' 'xor_ln730_58' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_57)   --->   "%and_ln730_174 = and i1 %tmp_70, %xor_ln730_58" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 559 'and' 'and_ln730_174' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_57 = or i1 %and_ln730_173, %and_ln730_174" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 560 'or' 'or_ln730_57' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 561 [1/1] (3.17ns)   --->   "br i1 %or_ln730_57, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.58" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 561 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 3.17>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln1299_57 = trunc i75 %x_V_read to i16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 562 'trunc' 'trunc_ln1299_57' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln1299_57 = call i85 @_ssdm_op_BitConcatenate.i85.i16.i69(i16 %trunc_ln1299_57, i69 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 563 'bitconcatenate' 'shl_ln1299_57' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 13)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 564 'bitselect' 'tmp_73' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_58)   --->   "%and_ln730_175 = and i1 %tmp_72, %xor_ln730_58" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 565 'and' 'and_ln730_175' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_58)   --->   "%and_ln730_176 = and i1 %and_ln730_175, %tmp_73" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 566 'and' 'and_ln730_176' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (0.97ns)   --->   "%xor_ln730_59 = xor i1 %tmp_72, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 567 'xor' 'xor_ln730_59' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_58)   --->   "%and_ln730_177 = and i1 %tmp_71, %xor_ln730_59" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 568 'and' 'and_ln730_177' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_58 = or i1 %and_ln730_176, %and_ln730_177" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 569 'or' 'or_ln730_58' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (3.17ns)   --->   "br i1 %or_ln730_58, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.59" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 570 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 3.17>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln1299_58 = trunc i75 %x_V_read to i15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 571 'trunc' 'trunc_ln1299_58' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%shl_ln1299_58 = call i85 @_ssdm_op_BitConcatenate.i85.i15.i70(i15 %trunc_ln1299_58, i70 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 572 'bitconcatenate' 'shl_ln1299_58' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 12)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 573 'bitselect' 'tmp_74' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_59)   --->   "%and_ln730_178 = and i1 %tmp_73, %xor_ln730_59" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 574 'and' 'and_ln730_178' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_59)   --->   "%and_ln730_179 = and i1 %and_ln730_178, %tmp_74" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 575 'and' 'and_ln730_179' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.97ns)   --->   "%xor_ln730_60 = xor i1 %tmp_73, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 576 'xor' 'xor_ln730_60' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_59)   --->   "%and_ln730_180 = and i1 %tmp_72, %xor_ln730_60" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 577 'and' 'and_ln730_180' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_59 = or i1 %and_ln730_179, %and_ln730_180" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 578 'or' 'or_ln730_59' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 579 [1/1] (3.17ns)   --->   "br i1 %or_ln730_59, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.60" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 579 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 3.17>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln1299_59 = trunc i75 %x_V_read to i14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 580 'trunc' 'trunc_ln1299_59' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%shl_ln1299_59 = call i85 @_ssdm_op_BitConcatenate.i85.i14.i71(i14 %trunc_ln1299_59, i71 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 581 'bitconcatenate' 'shl_ln1299_59' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 11)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 582 'bitselect' 'tmp_75' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_60)   --->   "%and_ln730_181 = and i1 %tmp_74, %xor_ln730_60" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 583 'and' 'and_ln730_181' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_60)   --->   "%and_ln730_182 = and i1 %and_ln730_181, %tmp_75" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 584 'and' 'and_ln730_182' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (0.97ns)   --->   "%xor_ln730_61 = xor i1 %tmp_74, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 585 'xor' 'xor_ln730_61' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_60)   --->   "%and_ln730_183 = and i1 %tmp_73, %xor_ln730_61" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 586 'and' 'and_ln730_183' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 587 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_60 = or i1 %and_ln730_182, %and_ln730_183" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 587 'or' 'or_ln730_60' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (3.17ns)   --->   "br i1 %or_ln730_60, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.61" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 588 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 3.17>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln1299_60 = trunc i75 %x_V_read to i13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 589 'trunc' 'trunc_ln1299_60' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%shl_ln1299_60 = call i85 @_ssdm_op_BitConcatenate.i85.i13.i72(i13 %trunc_ln1299_60, i72 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 590 'bitconcatenate' 'shl_ln1299_60' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 10)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 591 'bitselect' 'tmp_76' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_61)   --->   "%and_ln730_184 = and i1 %tmp_75, %xor_ln730_61" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 592 'and' 'and_ln730_184' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_61)   --->   "%and_ln730_185 = and i1 %and_ln730_184, %tmp_76" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 593 'and' 'and_ln730_185' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.97ns)   --->   "%xor_ln730_62 = xor i1 %tmp_75, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 594 'xor' 'xor_ln730_62' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_61)   --->   "%and_ln730_186 = and i1 %tmp_74, %xor_ln730_62" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 595 'and' 'and_ln730_186' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_61 = or i1 %and_ln730_185, %and_ln730_186" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 596 'or' 'or_ln730_61' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 597 [1/1] (3.17ns)   --->   "br i1 %or_ln730_61, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.62" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 597 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 3.17>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln1299_61 = trunc i75 %x_V_read to i12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 598 'trunc' 'trunc_ln1299_61' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%shl_ln1299_61 = call i85 @_ssdm_op_BitConcatenate.i85.i12.i73(i12 %trunc_ln1299_61, i73 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 599 'bitconcatenate' 'shl_ln1299_61' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 9)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 600 'bitselect' 'tmp_77' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_62)   --->   "%and_ln730_187 = and i1 %tmp_76, %xor_ln730_62" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 601 'and' 'and_ln730_187' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_62)   --->   "%and_ln730_188 = and i1 %and_ln730_187, %tmp_77" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 602 'and' 'and_ln730_188' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.97ns)   --->   "%xor_ln730_63 = xor i1 %tmp_76, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 603 'xor' 'xor_ln730_63' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_62)   --->   "%and_ln730_189 = and i1 %tmp_75, %xor_ln730_63" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 604 'and' 'and_ln730_189' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_62 = or i1 %and_ln730_188, %and_ln730_189" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 605 'or' 'or_ln730_62' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (3.17ns)   --->   "br i1 %or_ln730_62, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.63" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 606 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 3.17>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln1299_62 = trunc i75 %x_V_read to i11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 607 'trunc' 'trunc_ln1299_62' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%shl_ln1299_62 = call i85 @_ssdm_op_BitConcatenate.i85.i11.i74(i11 %trunc_ln1299_62, i74 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 608 'bitconcatenate' 'shl_ln1299_62' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 8)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 609 'bitselect' 'tmp_78' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_63)   --->   "%and_ln730_190 = and i1 %tmp_77, %xor_ln730_63" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 610 'and' 'and_ln730_190' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_63)   --->   "%and_ln730_191 = and i1 %and_ln730_190, %tmp_78" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 611 'and' 'and_ln730_191' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 612 [1/1] (0.97ns)   --->   "%xor_ln730_64 = xor i1 %tmp_77, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 612 'xor' 'xor_ln730_64' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_63)   --->   "%and_ln730_192 = and i1 %tmp_76, %xor_ln730_64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 613 'and' 'and_ln730_192' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_63 = or i1 %and_ln730_191, %and_ln730_192" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 614 'or' 'or_ln730_63' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 615 [1/1] (3.17ns)   --->   "br i1 %or_ln730_63, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 615 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 3.17>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln1299_63 = trunc i75 %x_V_read to i10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 616 'trunc' 'trunc_ln1299_63' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63)> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%shl_ln1299_63 = call i85 @_ssdm_op_BitConcatenate.i85.i10.i75(i10 %trunc_ln1299_63, i75 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 617 'bitconcatenate' 'shl_ln1299_63' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63)> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 7)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 618 'bitselect' 'tmp_79' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63)> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_64)   --->   "%and_ln730_193 = and i1 %tmp_78, %xor_ln730_64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 619 'and' 'and_ln730_193' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_64)   --->   "%and_ln730_194 = and i1 %and_ln730_193, %tmp_79" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 620 'and' 'and_ln730_194' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 621 [1/1] (0.97ns)   --->   "%xor_ln730_65 = xor i1 %tmp_78, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 621 'xor' 'xor_ln730_65' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_64)   --->   "%and_ln730_195 = and i1 %tmp_77, %xor_ln730_65" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 622 'and' 'and_ln730_195' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 623 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_64 = or i1 %and_ln730_194, %and_ln730_195" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 623 'or' 'or_ln730_64' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (3.17ns)   --->   "br i1 %or_ln730_64, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.65" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 624 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63)> <Delay = 3.17>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln1299_64 = trunc i75 %x_V_read to i9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 625 'trunc' 'trunc_ln1299_64' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64)> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%shl_ln1299_64 = call i85 @_ssdm_op_BitConcatenate.i85.i9.i76(i9 %trunc_ln1299_64, i76 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 626 'bitconcatenate' 'shl_ln1299_64' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64)> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 6)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 627 'bitselect' 'tmp_80' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64)> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_65)   --->   "%and_ln730_196 = and i1 %tmp_79, %xor_ln730_65" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 628 'and' 'and_ln730_196' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_65)   --->   "%and_ln730_197 = and i1 %and_ln730_196, %tmp_80" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 629 'and' 'and_ln730_197' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (0.97ns)   --->   "%xor_ln730_66 = xor i1 %tmp_79, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 630 'xor' 'xor_ln730_66' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_65)   --->   "%and_ln730_198 = and i1 %tmp_78, %xor_ln730_66" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 631 'and' 'and_ln730_198' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_65 = or i1 %and_ln730_197, %and_ln730_198" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 632 'or' 'or_ln730_65' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (3.17ns)   --->   "br i1 %or_ln730_65, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.66" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 633 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64)> <Delay = 3.17>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln1299_65 = trunc i75 %x_V_read to i8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 634 'trunc' 'trunc_ln1299_65' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65)> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%shl_ln1299_65 = call i85 @_ssdm_op_BitConcatenate.i85.i8.i77(i8 %trunc_ln1299_65, i77 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 635 'bitconcatenate' 'shl_ln1299_65' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65)> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 5)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 636 'bitselect' 'tmp_81' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65)> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_66)   --->   "%and_ln730_199 = and i1 %tmp_80, %xor_ln730_66" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 637 'and' 'and_ln730_199' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_66)   --->   "%and_ln730_200 = and i1 %and_ln730_199, %tmp_81" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 638 'and' 'and_ln730_200' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (0.97ns)   --->   "%xor_ln730_67 = xor i1 %tmp_80, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 639 'xor' 'xor_ln730_67' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_66)   --->   "%and_ln730_201 = and i1 %tmp_79, %xor_ln730_67" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 640 'and' 'and_ln730_201' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_66 = or i1 %and_ln730_200, %and_ln730_201" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 641 'or' 'or_ln730_66' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (3.17ns)   --->   "br i1 %or_ln730_66, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.67" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 642 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65)> <Delay = 3.17>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln1299_66 = trunc i75 %x_V_read to i7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 643 'trunc' 'trunc_ln1299_66' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66)> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%shl_ln1299_66 = call i85 @_ssdm_op_BitConcatenate.i85.i7.i78(i7 %trunc_ln1299_66, i78 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 644 'bitconcatenate' 'shl_ln1299_66' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66)> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 4)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 645 'bitselect' 'tmp_82' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66)> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_67)   --->   "%and_ln730_202 = and i1 %tmp_81, %xor_ln730_67" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 646 'and' 'and_ln730_202' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_67)   --->   "%and_ln730_203 = and i1 %and_ln730_202, %tmp_82" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 647 'and' 'and_ln730_203' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 648 [1/1] (0.97ns)   --->   "%xor_ln730_68 = xor i1 %tmp_81, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 648 'xor' 'xor_ln730_68' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_67)   --->   "%and_ln730_204 = and i1 %tmp_80, %xor_ln730_68" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 649 'and' 'and_ln730_204' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_67 = or i1 %and_ln730_203, %and_ln730_204" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 650 'or' 'or_ln730_67' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 651 [1/1] (3.17ns)   --->   "br i1 %or_ln730_67, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.68" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 651 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66)> <Delay = 3.17>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln1299_67 = trunc i75 %x_V_read to i6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 652 'trunc' 'trunc_ln1299_67' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67)> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%shl_ln1299_67 = call i85 @_ssdm_op_BitConcatenate.i85.i6.i79(i6 %trunc_ln1299_67, i79 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 653 'bitconcatenate' 'shl_ln1299_67' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67)> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 3)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 654 'bitselect' 'tmp_83' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67)> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_68)   --->   "%and_ln730_205 = and i1 %tmp_82, %xor_ln730_68" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 655 'and' 'and_ln730_205' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_68)   --->   "%and_ln730_206 = and i1 %and_ln730_205, %tmp_83" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 656 'and' 'and_ln730_206' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.97ns)   --->   "%xor_ln730_69 = xor i1 %tmp_82, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 657 'xor' 'xor_ln730_69' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_68)   --->   "%and_ln730_207 = and i1 %tmp_81, %xor_ln730_69" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 658 'and' 'and_ln730_207' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 659 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_68 = or i1 %and_ln730_206, %and_ln730_207" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 659 'or' 'or_ln730_68' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (3.17ns)   --->   "br i1 %or_ln730_68, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.69" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 660 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67)> <Delay = 3.17>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln1299_68 = trunc i75 %x_V_read to i5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 661 'trunc' 'trunc_ln1299_68' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68)> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%shl_ln1299_68 = call i85 @_ssdm_op_BitConcatenate.i85.i5.i80(i5 %trunc_ln1299_68, i80 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 662 'bitconcatenate' 'shl_ln1299_68' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68)> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 2)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 663 'bitselect' 'tmp_84' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68)> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_69)   --->   "%and_ln730_208 = and i1 %tmp_83, %xor_ln730_69" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 664 'and' 'and_ln730_208' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_69)   --->   "%and_ln730_209 = and i1 %and_ln730_208, %tmp_84" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 665 'and' 'and_ln730_209' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.97ns)   --->   "%xor_ln730_70 = xor i1 %tmp_83, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 666 'xor' 'xor_ln730_70' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_69)   --->   "%and_ln730_210 = and i1 %tmp_82, %xor_ln730_70" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 667 'and' 'and_ln730_210' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_69 = or i1 %and_ln730_209, %and_ln730_210" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 668 'or' 'or_ln730_69' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (3.17ns)   --->   "br i1 %or_ln730_69, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.70" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 669 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68)> <Delay = 3.17>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln1299_69 = trunc i75 %x_V_read to i4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 670 'trunc' 'trunc_ln1299_69' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69)> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%shl_ln1299_69 = call i85 @_ssdm_op_BitConcatenate.i85.i4.i81(i4 %trunc_ln1299_69, i81 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 671 'bitconcatenate' 'shl_ln1299_69' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69)> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i75.i32(i75 %x_V_read, i32 1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 672 'bitselect' 'tmp_85' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69)> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_70)   --->   "%and_ln730_211 = and i1 %tmp_84, %xor_ln730_70" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 673 'and' 'and_ln730_211' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_70)   --->   "%and_ln730_212 = and i1 %and_ln730_211, %tmp_85" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 674 'and' 'and_ln730_212' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.97ns)   --->   "%xor_ln730_71 = xor i1 %tmp_84, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 675 'xor' 'xor_ln730_71' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_70)   --->   "%and_ln730_213 = and i1 %tmp_83, %xor_ln730_71" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 676 'and' 'and_ln730_213' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_70 = or i1 %and_ln730_212, %and_ln730_213" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 677 'or' 'or_ln730_70' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (3.17ns)   --->   "br i1 %or_ln730_70, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.71" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 678 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69)> <Delay = 3.17>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln1299_70 = trunc i75 %x_V_read to i3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 679 'trunc' 'trunc_ln1299_70' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70)> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%shl_ln1299_70 = call i85 @_ssdm_op_BitConcatenate.i85.i3.i82(i3 %trunc_ln1299_70, i82 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 680 'bitconcatenate' 'shl_ln1299_70' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70)> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln730 = trunc i75 %x_V_read to i1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 681 'trunc' 'trunc_ln730' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70)> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_71)   --->   "%and_ln730_214 = and i1 %tmp_85, %xor_ln730_71" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 682 'and' 'and_ln730_214' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_71)   --->   "%and_ln730_215 = and i1 %and_ln730_214, %trunc_ln730" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 683 'and' 'and_ln730_215' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_71)   --->   "%xor_ln730_72 = xor i1 %tmp_85, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 684 'xor' 'xor_ln730_72' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_71)   --->   "%and_ln730_216 = and i1 %tmp_84, %xor_ln730_72" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 685 'and' 'and_ln730_216' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 686 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_71 = or i1 %and_ln730_215, %and_ln730_216" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 686 'or' 'or_ln730_71' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 687 [1/1] (3.17ns)   --->   "br i1 %or_ln730_71, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.72" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 687 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70)> <Delay = 3.17>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln1299_71 = trunc i75 %x_V_read to i2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 688 'trunc' 'trunc_ln1299_71' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70 & !or_ln730_71)> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%shl_ln1299_71 = call i85 @_ssdm_op_BitConcatenate.i85.i2.i83(i2 %trunc_ln1299_71, i83 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 689 'bitconcatenate' 'shl_ln1299_71' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70 & !or_ln730_71)> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node and_ln730_217)   --->   "%xor_ln730_73 = xor i1 %trunc_ln730, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 690 'xor' 'xor_ln730_73' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70 & !or_ln730_71)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln730_217 = and i1 %tmp_85, %xor_ln730_73" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 691 'and' 'and_ln730_217' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70 & !or_ln730_71)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (3.17ns)   --->   "br i1 %and_ln730_217, label %.loopexit, label %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.73" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 692 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70 & !or_ln730_71)> <Delay = 3.17>
ST_1 : Operation 693 [1/1] (0.99ns)   --->   "%select_ln730 = select i1 %trunc_ln730, i7 -54, i7 -55" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 693 'select' 'select_ln730' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70 & !or_ln730_71 & !and_ln730_217)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%st = call i85 @_ssdm_op_BitConcatenate.i85.i1.i84(i1 %trunc_ln730, i84 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 694 'bitconcatenate' 'st' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70 & !or_ln730_71 & !and_ln730_217)> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (1.05ns)   --->   "%select_ln730_1 = select i1 %trunc_ln730, i85 %st, i85 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 695 'select' 'select_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70 & !or_ln730_71 & !and_ln730_217)> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 696 [1/1] (3.17ns)   --->   "br label %.loopexit" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 696 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !or_ln730_64 & !or_ln730_65 & !or_ln730_66 & !or_ln730_67 & !or_ln730_68 & !or_ln730_69 & !or_ln730_70 & !or_ln730_71 & !and_ln730_217)> <Delay = 3.17>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%p_Val2_58_lcssa = phi i85 [ %p_Result_17, %_ZN9ap_ufixedILi85ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %shl_ln, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.0 ], [ %shl_ln1299_1, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.1 ], [ %shl_ln1299_2, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.2 ], [ %shl_ln1299_3, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.3 ], [ %shl_ln1299_4, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.4 ], [ %shl_ln1299_5, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.5 ], [ %shl_ln1299_6, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.6 ], [ %shl_ln1299_7, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.7 ], [ %shl_ln1299_8, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.8 ], [ %shl_ln1299_9, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.9 ], [ %shl_ln1299_s, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.10 ], [ %shl_ln1299_10, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.11 ], [ %shl_ln1299_11, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.12 ], [ %shl_ln1299_12, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.13 ], [ %shl_ln1299_13, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.14 ], [ %shl_ln1299_14, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.15 ], [ %shl_ln1299_15, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.16 ], [ %shl_ln1299_16, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.17 ], [ %shl_ln1299_17, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.18 ], [ %shl_ln1299_18, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.19 ], [ %shl_ln1299_19, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.20 ], [ %shl_ln1299_20, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.21 ], [ %shl_ln1299_21, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.22 ], [ %shl_ln1299_22, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.23 ], [ %shl_ln1299_23, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.24 ], [ %shl_ln1299_24, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.25 ], [ %shl_ln1299_25, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.26 ], [ %shl_ln1299_26, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.27 ], [ %shl_ln1299_27, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.28 ], [ %shl_ln1299_28, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.29 ], [ %shl_ln1299_29, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.30 ], [ %shl_ln1299_30, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.31 ], [ %shl_ln1299_31, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.32 ], [ %shl_ln1299_32, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.33 ], [ %shl_ln1299_33, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.34 ], [ %shl_ln1299_34, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.35 ], [ %shl_ln1299_35, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.36 ], [ %shl_ln1299_36, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.37 ], [ %shl_ln1299_37, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.38 ], [ %shl_ln1299_38, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.39 ], [ %shl_ln1299_39, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.40 ], [ %shl_ln1299_40, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.41 ], [ %shl_ln1299_41, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.42 ], [ %shl_ln1299_42, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.43 ], [ %shl_ln1299_43, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.44 ], [ %shl_ln1299_44, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.45 ], [ %shl_ln1299_45, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.46 ], [ %shl_ln1299_46, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.47 ], [ %shl_ln1299_47, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.48 ], [ %shl_ln1299_48, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.49 ], [ %shl_ln1299_49, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.50 ], [ %shl_ln1299_50, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.51 ], [ %shl_ln1299_51, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.52 ], [ %shl_ln1299_52, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.53 ], [ %shl_ln1299_53, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.54 ], [ %shl_ln1299_54, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.55 ], [ %shl_ln1299_55, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.56 ], [ %shl_ln1299_56, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.57 ], [ %shl_ln1299_57, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.58 ], [ %shl_ln1299_58, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.59 ], [ %shl_ln1299_59, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.60 ], [ %shl_ln1299_60, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.61 ], [ %shl_ln1299_61, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.62 ], [ %shl_ln1299_62, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.63 ], [ %shl_ln1299_63, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.64 ], [ %shl_ln1299_64, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.65 ], [ %shl_ln1299_65, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.66 ], [ %shl_ln1299_66, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.67 ], [ %shl_ln1299_67, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.68 ], [ %shl_ln1299_68, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.69 ], [ %shl_ln1299_69, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.70 ], [ %shl_ln1299_70, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.71 ], [ %shl_ln1299_71, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.72 ], [ %select_ln730_1, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.73 ]"   --->   Operation 697 'phi' 'p_Val2_58_lcssa' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i85.i32(i85 %p_Val2_58_lcssa, i32 84)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 698 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "br i1 %p_Result_s, label %0, label %1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 699 'br' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%p_Result_3 = call i6 @_ssdm_op_PartSelect.i6.i85.i32.i32(i85 %p_Val2_58_lcssa, i32 77, i32 82)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:748]   --->   Operation 700 'partselect' 'p_Result_3' <Predicate = (!icmp_ln1497 & !p_Result_s)> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (1.76ns)   --->   "br label %_ZN9ap_ufixedILi92ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi91ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 701 'br' <Predicate = (!icmp_ln1497 & !p_Result_s)> <Delay = 1.76>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%p_Result_2 = call i6 @_ssdm_op_PartSelect.i6.i85.i32.i32(i85 %p_Val2_58_lcssa, i32 78, i32 83)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 702 'partselect' 'p_Result_2' <Predicate = (!icmp_ln1497 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (1.76ns)   --->   "br label %_ZN9ap_ufixedILi92ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi91ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 703 'br' <Predicate = (!icmp_ln1497 & p_Result_s)> <Delay = 1.76>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%index0_V = phi i6 [ %p_Result_2, %0 ], [ %p_Result_3, %1 ]" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 704 'phi' 'index0_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i6 %index0_V to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 705 'zext' 'zext_ln544' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_10 = getelementptr [64 x i6]* @log_apfixed_reduce_6, i64 0, i64 %zext_ln544" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 706 'getelementptr' 'log_apfixed_reduce_10' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 707 [2/2] (3.25ns)   --->   "%b_frac_tilde_inverse = load i6* %log_apfixed_reduce_10, align 1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 707 'load' 'b_frac_tilde_inverse' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 708 [1/2] (3.25ns)   --->   "%b_frac_tilde_inverse = load i6* %log_apfixed_reduce_10, align 1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 708 'load' 'b_frac_tilde_inverse' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 709 [1/1] (0.00ns)   --->   "%r_V = zext i85 %p_Val2_58_lcssa to i91" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 709 'zext' 'r_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i6 %b_frac_tilde_inverse to i91" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 710 'zext' 'zext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 711 [5/5] (6.97ns)   --->   "%r_V_22 = mul i91 %r_V, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 711 'mul' 'r_V_22' <Predicate = (!icmp_ln1497)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 712 [4/5] (6.97ns)   --->   "%r_V_22 = mul i91 %r_V, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 712 'mul' 'r_V_22' <Predicate = (!icmp_ln1497)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 713 [3/5] (6.97ns)   --->   "%r_V_22 = mul i91 %r_V, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 713 'mul' 'r_V_22' <Predicate = (!icmp_ln1497)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 714 [2/5] (6.97ns)   --->   "%r_V_22 = mul i91 %r_V, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 714 'mul' 'r_V_22' <Predicate = (!icmp_ln1497)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 715 [1/5] (6.97ns)   --->   "%r_V_22 = mul i91 %r_V, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 715 'mul' 'r_V_22' <Predicate = (!icmp_ln1497)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 716 [1/1] (0.00ns)   --->   "%z1_V = call i68 @_ssdm_op_PartSelect.i68.i91.i32.i32(i91 %r_V_22, i32 17, i32 84)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:767]   --->   Operation 716 'partselect' 'z1_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 717 [1/1] (0.00ns)   --->   "%a_V = call i4 @_ssdm_op_PartSelect.i4.i91.i32.i32(i91 %r_V_22, i32 81, i32 84)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:178->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 717 'partselect' 'a_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i91.i32(i91 %r_V_22, i32 84)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 718 'bitselect' 'tmp_87' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp_s = call i67 @_ssdm_op_PartSelect.i67.i91.i32.i32(i91 %r_V_22, i32 18, i32 84)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 719 'partselect' 'tmp_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sf = call i72 @_ssdm_op_BitConcatenate.i72.i5.i67(i5 -16, i67 %tmp_s)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 720 'bitconcatenate' 'sf' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp_7 = call i73 @_ssdm_op_BitConcatenate.i73.i5.i68(i5 -16, i68 %z1_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 721 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln1333 = zext i72 %sf to i73" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 722 'zext' 'zext_ln1333' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%eZ_V = select i1 %tmp_87, i73 %tmp_7, i73 %zext_ln1333" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 723 'select' 'eZ_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp_8 = call i64 @_ssdm_op_PartSelect.i64.i91.i32.i32(i91 %r_V_22, i32 17, i32 80)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 724 'partselect' 'tmp_8' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs_V = call i72 @_ssdm_op_BitConcatenate.i72.i64.i8(i64 %tmp_8, i8 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 725 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln728 = zext i72 %lhs_V to i74" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 726 'zext' 'zext_ln728' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%rhs_V = zext i73 %eZ_V to i74" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 727 'zext' 'rhs_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 728 [1/1] (3.77ns) (out node of the LUT)   --->   "%ret_V = add i74 %zext_ln728, %rhs_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 728 'add' 'ret_V' <Predicate = (!icmp_ln1497)> <Delay = 3.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 729 [1/1] (0.00ns)   --->   "%r_V_11 = zext i4 %a_V to i72" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 729 'zext' 'r_V_11' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i68 %z1_V to i72" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 730 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 731 [5/5] (6.97ns)   --->   "%r_V_23 = mul i72 %zext_ln1118_1, %r_V_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 731 'mul' 'r_V_23' <Predicate = (!icmp_ln1497)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 732 [4/5] (6.97ns)   --->   "%r_V_23 = mul i72 %zext_ln1118_1, %r_V_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 732 'mul' 'r_V_23' <Predicate = (!icmp_ln1497)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 733 [3/5] (6.97ns)   --->   "%r_V_23 = mul i72 %zext_ln1118_1, %r_V_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 733 'mul' 'r_V_23' <Predicate = (!icmp_ln1497)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 734 [2/5] (6.97ns)   --->   "%r_V_23 = mul i72 %zext_ln1118_1, %r_V_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 734 'mul' 'r_V_23' <Predicate = (!icmp_ln1497)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 735 [1/5] (6.97ns)   --->   "%r_V_23 = mul i72 %zext_ln1118_1, %r_V_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 735 'mul' 'r_V_23' <Predicate = (!icmp_ln1497)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.80>
ST_14 : Operation 736 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i74 %ret_V to i75" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 736 'zext' 'lhs_V_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 737 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i72 %r_V_23 to i75" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 737 'zext' 'rhs_V_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 738 [1/1] (3.80ns)   --->   "%ret_V_1 = sub nsw i75 %lhs_V_1, %rhs_V_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 738 'sub' 'ret_V_1' <Predicate = (!icmp_ln1497)> <Delay = 3.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 739 [1/1] (0.00ns)   --->   "%p_Val2_17 = call i60 @_ssdm_op_PartSelect.i60.i75.i32.i32(i75 %ret_V_1, i32 13, i32 72)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 739 'partselect' 'p_Val2_17' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 740 [1/1] (0.00ns)   --->   "%a_V_1 = call i6 @_ssdm_op_PartSelect.i6.i75.i32.i32(i75 %ret_V_1, i32 67, i32 72)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:178->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 740 'partselect' 'a_V_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_9 = call i54 @_ssdm_op_PartSelect.i54.i75.i32.i32(i75 %ret_V_1, i32 13, i32 66)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 741 'partselect' 'tmp_9' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.73>
ST_15 : Operation 742 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_11 = getelementptr [64 x i67]* @log_apfixed_reduce_5, i64 0, i64 %zext_ln544" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:758]   --->   Operation 742 'getelementptr' 'log_apfixed_reduce_11' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 743 [2/2] (3.25ns)   --->   "%log_sum_V = load i67* %log_apfixed_reduce_11, align 16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:758]   --->   Operation 743 'load' 'log_sum_V' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_15 : Operation 744 [1/1] (0.00ns)   --->   "%eZ_V_1 = call i68 @_ssdm_op_BitConcatenate.i68.i8.i60(i8 -128, i60 %p_Val2_17)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 744 'bitconcatenate' 'eZ_V_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 745 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i68 @_ssdm_op_BitConcatenate.i68.i54.i14(i54 %tmp_9, i14 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 745 'bitconcatenate' 'lhs_V_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln728_1 = zext i68 %lhs_V_2 to i69" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 746 'zext' 'zext_ln728_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 747 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i68 %eZ_V_1 to i69" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 747 'zext' 'rhs_V_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 748 [1/1] (3.63ns)   --->   "%ret_V_2 = add i69 %zext_ln728_1, %rhs_V_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 748 'add' 'ret_V_2' <Predicate = (!icmp_ln1497)> <Delay = 3.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 749 [1/1] (0.00ns)   --->   "%r_V_13 = zext i6 %a_V_1 to i66" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 749 'zext' 'r_V_13' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i60 %p_Val2_17 to i66" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 750 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 751 [5/5] (6.73ns)   --->   "%r_V_24 = mul i66 %zext_ln1118_2, %r_V_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 751 'mul' 'r_V_24' <Predicate = (!icmp_ln1497)> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i6 %a_V_1 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 752 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 753 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_13 = getelementptr [64 x i60]* @log_apfixed_reduce_s, i64 0, i64 %zext_ln544_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 753 'getelementptr' 'log_apfixed_reduce_13' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 754 [2/2] (3.25ns)   --->   "%p_Val2_23 = load i60* %log_apfixed_reduce_13, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 754 'load' 'p_Val2_23' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>

State 16 <SV = 15> <Delay = 6.85>
ST_16 : Operation 755 [1/2] (3.25ns)   --->   "%log_sum_V = load i67* %log_apfixed_reduce_11, align 16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:758]   --->   Operation 755 'load' 'log_sum_V' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_16 : Operation 756 [4/5] (6.73ns)   --->   "%r_V_24 = mul i66 %zext_ln1118_2, %r_V_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 756 'mul' 'r_V_24' <Predicate = (!icmp_ln1497)> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 757 [1/2] (3.25ns)   --->   "%p_Val2_23 = load i60* %log_apfixed_reduce_13, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 757 'load' 'p_Val2_23' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_16 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i60 %p_Val2_23 to i67" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 758 'zext' 'zext_ln203' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_16 : Operation 759 [1/1] (3.60ns)   --->   "%add_ln703_2 = add i67 %zext_ln203, %log_sum_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 759 'add' 'add_ln703_2' <Predicate = (!icmp_ln1497)> <Delay = 3.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.73>
ST_17 : Operation 760 [3/5] (6.73ns)   --->   "%r_V_24 = mul i66 %zext_ln1118_2, %r_V_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 760 'mul' 'r_V_24' <Predicate = (!icmp_ln1497)> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.73>
ST_18 : Operation 761 [2/5] (6.73ns)   --->   "%r_V_24 = mul i66 %zext_ln1118_2, %r_V_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 761 'mul' 'r_V_24' <Predicate = (!icmp_ln1497)> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.73>
ST_19 : Operation 762 [1/5] (6.73ns)   --->   "%r_V_24 = mul i66 %zext_ln1118_2, %r_V_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 762 'mul' 'r_V_24' <Predicate = (!icmp_ln1497)> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.66>
ST_20 : Operation 763 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i69 %ret_V_2 to i70" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 763 'zext' 'lhs_V_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_20 : Operation 764 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i67 @_ssdm_op_BitConcatenate.i67.i66.i1(i66 %r_V_24, i1 false)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 764 'bitconcatenate' 'rhs_V_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_20 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln728_2 = zext i67 %rhs_V_3 to i70" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 765 'zext' 'zext_ln728_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_20 : Operation 766 [1/1] (3.66ns)   --->   "%ret_V_3 = sub nsw i70 %lhs_V_3, %zext_ln728_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 766 'sub' 'ret_V_3' <Predicate = (!icmp_ln1497)> <Delay = 3.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 767 [1/1] (0.00ns)   --->   "%p_Val2_24 = call i55 @_ssdm_op_PartSelect.i55.i70.i32.i32(i70 %ret_V_3, i32 14, i32 68)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 767 'partselect' 'p_Val2_24' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_20 : Operation 768 [1/1] (0.00ns)   --->   "%a_V_2 = call i6 @_ssdm_op_PartSelect.i6.i70.i32.i32(i70 %ret_V_3, i32 63, i32 68)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:178->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 768 'partselect' 'a_V_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_20 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_10 = call i49 @_ssdm_op_PartSelect.i49.i70.i32.i32(i70 %ret_V_3, i32 14, i32 62)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 769 'partselect' 'tmp_10' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 8.62>
ST_21 : Operation 770 [1/1] (0.00ns)   --->   "%eZ_V_2 = call i68 @_ssdm_op_BitConcatenate.i68.i13.i55(i13 -4096, i55 %p_Val2_24)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 770 'bitconcatenate' 'eZ_V_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_21 : Operation 771 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i73 @_ssdm_op_BitConcatenate.i73.i49.i24(i49 %tmp_10, i24 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 771 'bitconcatenate' 'lhs_V_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_21 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln728_3 = zext i73 %lhs_V_4 to i74" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 772 'zext' 'zext_ln728_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_21 : Operation 773 [1/1] (0.00ns)   --->   "%rhs_V_4 = zext i68 %eZ_V_2 to i74" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 773 'zext' 'rhs_V_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_21 : Operation 774 [1/1] (3.77ns)   --->   "%ret_V_4 = add i74 %zext_ln728_3, %rhs_V_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 774 'add' 'ret_V_4' <Predicate = (!icmp_ln1497)> <Delay = 3.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 775 [1/1] (0.00ns)   --->   "%r_V_15 = zext i6 %a_V_2 to i61" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 775 'zext' 'r_V_15' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_21 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i55 %p_Val2_24 to i61" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 776 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_21 : Operation 777 [2/2] (8.62ns)   --->   "%r_V_25 = mul i61 %zext_ln1118_3, %r_V_15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 777 'mul' 'r_V_25' <Predicate = (!icmp_ln1497)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.62>
ST_22 : Operation 778 [1/2] (8.62ns)   --->   "%r_V_25 = mul i61 %zext_ln1118_3, %r_V_15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 778 'mul' 'r_V_25' <Predicate = (!icmp_ln1497)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 779 [1/1] (0.00ns)   --->   "%t_V_lcssa = phi i7 [ 20, %_ZN9ap_ufixedILi85ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ 19, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.0 ], [ 18, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.1 ], [ 17, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.2 ], [ 16, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.3 ], [ 15, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.4 ], [ 14, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.5 ], [ 13, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.6 ], [ 12, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.7 ], [ 11, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.8 ], [ 10, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.9 ], [ 9, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.10 ], [ 8, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.11 ], [ 7, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.12 ], [ 6, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.13 ], [ 5, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.14 ], [ 4, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.15 ], [ 3, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.16 ], [ 2, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.17 ], [ 1, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.18 ], [ 0, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.19 ], [ -1, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.20 ], [ -2, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.21 ], [ -3, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.22 ], [ -4, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.23 ], [ -5, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.24 ], [ -6, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.25 ], [ -7, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.26 ], [ -8, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.27 ], [ -9, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.28 ], [ -10, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.29 ], [ -11, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.30 ], [ -12, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.31 ], [ -13, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.32 ], [ -14, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.33 ], [ -15, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.34 ], [ -16, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.35 ], [ -17, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.36 ], [ -18, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.37 ], [ -19, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.38 ], [ -20, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.39 ], [ -21, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.40 ], [ -22, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.41 ], [ -23, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.42 ], [ -24, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.43 ], [ -25, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.44 ], [ -26, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.45 ], [ -27, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.46 ], [ -28, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.47 ], [ -29, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.48 ], [ -30, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.49 ], [ -31, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.50 ], [ -32, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.51 ], [ -33, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.52 ], [ -34, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.53 ], [ -35, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.54 ], [ -36, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.55 ], [ -37, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.56 ], [ -38, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.57 ], [ -39, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.58 ], [ -40, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.59 ], [ -41, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.60 ], [ -42, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.61 ], [ -43, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.62 ], [ -44, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.63 ], [ -45, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.64 ], [ -46, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.65 ], [ -47, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.66 ], [ -48, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.67 ], [ -49, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.68 ], [ -50, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.69 ], [ -51, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.70 ], [ -52, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.71 ], [ -53, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.72 ], [ %select_ln730, %_ZN13ap_fixed_baseILi85ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.73 ]" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 779 'phi' 't_V_lcssa' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_23 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i7 %t_V_lcssa to i73" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 780 'sext' 'sext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_23 : Operation 781 [5/5] (6.97ns)   --->   "%r_V_21 = mul i73 %sext_ln1118, 102290469161621245278" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 781 'mul' 'r_V_21' <Predicate = (!icmp_ln1497)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 782 [1/1] (0.00ns)   --->   "%lhs_V_5 = zext i74 %ret_V_4 to i75" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 782 'zext' 'lhs_V_5' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_23 : Operation 783 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i67 @_ssdm_op_BitConcatenate.i67.i61.i6(i61 %r_V_25, i6 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 783 'bitconcatenate' 'rhs_V_5' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_23 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln728_4 = zext i67 %rhs_V_5 to i75" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 784 'zext' 'zext_ln728_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_23 : Operation 785 [1/1] (3.80ns)   --->   "%ret_V_5 = sub nsw i75 %lhs_V_5, %zext_ln728_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 785 'sub' 'ret_V_5' <Predicate = (!icmp_ln1497)> <Delay = 3.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 786 [1/1] (0.00ns)   --->   "%p_Val2_31 = call i50 @_ssdm_op_PartSelect.i50.i75.i32.i32(i75 %ret_V_5, i32 24, i32 73)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 786 'partselect' 'p_Val2_31' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_23 : Operation 787 [1/1] (0.00ns)   --->   "%a_V_3 = call i6 @_ssdm_op_PartSelect.i6.i75.i32.i32(i75 %ret_V_5, i32 68, i32 73)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:178->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 787 'partselect' 'a_V_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_23 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_11 = call i44 @_ssdm_op_PartSelect.i44.i75.i32.i32(i75 %ret_V_5, i32 24, i32 67)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 788 'partselect' 'tmp_11' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 8.62>
ST_24 : Operation 789 [4/5] (6.97ns)   --->   "%r_V_21 = mul i73 %sext_ln1118, 102290469161621245278" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 789 'mul' 'r_V_21' <Predicate = (!icmp_ln1497)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 790 [1/1] (0.00ns)   --->   "%r_V_17 = zext i6 %a_V_3 to i56" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 790 'zext' 'r_V_17' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_24 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i50 %p_Val2_31 to i56" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 791 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_24 : Operation 792 [2/2] (8.62ns)   --->   "%r_V_26 = mul i56 %zext_ln1118_4, %r_V_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 792 'mul' 'r_V_26' <Predicate = (!icmp_ln1497)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.62>
ST_25 : Operation 793 [3/5] (6.97ns)   --->   "%r_V_21 = mul i73 %sext_ln1118, 102290469161621245278" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 793 'mul' 'r_V_21' <Predicate = (!icmp_ln1497)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 794 [1/2] (8.62ns)   --->   "%r_V_26 = mul i56 %zext_ln1118_4, %r_V_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 794 'mul' 'r_V_26' <Predicate = (!icmp_ln1497)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 795 [2/5] (6.97ns)   --->   "%r_V_21 = mul i73 %sext_ln1118, 102290469161621245278" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 795 'mul' 'r_V_21' <Predicate = (!icmp_ln1497)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 796 [1/1] (0.00ns)   --->   "%eZ_V_3 = call i68 @_ssdm_op_BitConcatenate.i68.i18.i50(i18 -131072, i50 %p_Val2_31)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 796 'bitconcatenate' 'eZ_V_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_26 : Operation 797 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i78 @_ssdm_op_BitConcatenate.i78.i44.i34(i44 %tmp_11, i34 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 797 'bitconcatenate' 'lhs_V_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_26 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln728_5 = zext i78 %lhs_V_6 to i79" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 798 'zext' 'zext_ln728_5' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_26 : Operation 799 [1/1] (0.00ns)   --->   "%rhs_V_6 = zext i68 %eZ_V_3 to i79" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 799 'zext' 'rhs_V_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_26 : Operation 800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_6 = add i79 %zext_ln728_5, %rhs_V_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 800 'add' 'ret_V_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 801 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i67 @_ssdm_op_BitConcatenate.i67.i56.i11(i56 %r_V_26, i11 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 801 'bitconcatenate' 'rhs_V_7' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_26 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln728_6 = zext i67 %rhs_V_7 to i79" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 802 'zext' 'zext_ln728_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_26 : Operation 803 [1/1] (5.74ns) (root node of TernaryAdder)   --->   "%ret_V_7 = sub i79 %ret_V_6, %zext_ln728_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 803 'sub' 'ret_V_7' <Predicate = (!icmp_ln1497)> <Delay = 5.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_12 = call i45 @_ssdm_op_PartSelect.i45.i79.i32.i32(i79 %ret_V_7, i32 34, i32 78)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 804 'partselect' 'tmp_12' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_26 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i79.i32.i32(i79 %ret_V_7, i32 55, i32 78)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:774]   --->   Operation 805 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 806 [1/5] (6.97ns)   --->   "%r_V_21 = mul i73 %sext_ln1118, 102290469161621245278" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 806 'mul' 'r_V_21' <Predicate = (!icmp_ln1497)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i4 %a_V to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 807 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_27 : Operation 808 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_12 = getelementptr [16 x i63]* @log_apfixed_reduce_9, i64 0, i64 %zext_ln544_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 808 'getelementptr' 'log_apfixed_reduce_12' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_27 : Operation 809 [2/2] (3.25ns)   --->   "%p_Val2_16 = load i63* %log_apfixed_reduce_12, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 809 'load' 'p_Val2_16' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_27 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i6 %a_V_2 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 810 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_27 : Operation 811 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_14 = getelementptr [64 x i55]* @log_apfixed_reduce_7, i64 0, i64 %zext_ln544_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 811 'getelementptr' 'log_apfixed_reduce_14' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_27 : Operation 812 [2/2] (3.25ns)   --->   "%p_Val2_30 = load i55* %log_apfixed_reduce_14, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 812 'load' 'p_Val2_30' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_27 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i6 %a_V_3 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 813 'zext' 'zext_ln544_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_27 : Operation 814 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_15 = getelementptr [64 x i50]* @log_apfixed_reduce_8, i64 0, i64 %zext_ln544_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 814 'getelementptr' 'log_apfixed_reduce_15' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_27 : Operation 815 [2/2] (3.25ns)   --->   "%p_Val2_37 = load i50* %log_apfixed_reduce_15, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 815 'load' 'p_Val2_37' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_27 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i24 %trunc_ln to i48" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 816 'zext' 'zext_ln1116' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_27 : Operation 817 [1/1] (6.54ns)   --->   "%r_V_27 = mul i48 %zext_ln1116, %zext_ln1116" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 817 'mul' 'r_V_27' <Predicate = (!icmp_ln1497)> <Delay = 6.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 818 [1/1] (0.00ns)   --->   "%lshr_ln = call i47 @_ssdm_op_PartSelect.i47.i48.i32.i32(i48 %r_V_27, i32 1, i32 47)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 818 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_27 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_13 = call i67 @_ssdm_op_PartSelect.i67.i73.i32.i32(i73 %r_V_21, i32 6, i32 72)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 819 'partselect' 'tmp_13' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 8.53>
ST_28 : Operation 820 [1/2] (3.25ns)   --->   "%p_Val2_16 = load i63* %log_apfixed_reduce_12, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 820 'load' 'p_Val2_16' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_28 : Operation 821 [1/2] (3.25ns)   --->   "%p_Val2_30 = load i55* %log_apfixed_reduce_14, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 821 'load' 'p_Val2_30' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_28 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i55 %p_Val2_30 to i63" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 822 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_28 : Operation 823 [1/2] (3.25ns)   --->   "%p_Val2_37 = load i50* %log_apfixed_reduce_15, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 823 'load' 'p_Val2_37' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_28 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i50 %p_Val2_37 to i63" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 824 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_28 : Operation 825 [1/1] (0.00ns)   --->   "%lhs_V_7 = call i70 @_ssdm_op_BitConcatenate.i70.i45.i25(i45 %tmp_12, i25 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 825 'bitconcatenate' 'lhs_V_7' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_28 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln728_7 = zext i70 %lhs_V_7 to i71" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 826 'zext' 'zext_ln728_7' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_28 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i47 %lshr_ln to i71" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 827 'zext' 'zext_ln703' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_28 : Operation 828 [1/1] (3.69ns)   --->   "%ret_V_8 = sub i71 %zext_ln728_7, %zext_ln703" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 828 'sub' 'ret_V_8' <Predicate = (!icmp_ln1497)> <Delay = 3.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i46 @_ssdm_op_PartSelect.i46.i71.i32.i32(i71 %ret_V_8, i32 25, i32 70)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 829 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_28 : Operation 830 [1/1] (0.00ns)   --->   "%sum_V = sext i46 %trunc_ln708_5 to i74" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 830 'sext' 'sum_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_28 : Operation 831 [1/1] (0.00ns)   --->   "%shl_ln1 = call i73 @_ssdm_op_BitConcatenate.i73.i67.i6(i67 %tmp_13, i6 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 831 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_28 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i73 %shl_ln1 to i74" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 832 'sext' 'sext_ln703' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_28 : Operation 833 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i63 %zext_ln203_1, %p_Val2_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 833 'add' 'add_ln703' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 834 [1/1] (5.28ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i63 %add_ln703, %zext_ln203_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 834 'add' 'add_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 5.28> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 835 [1/1] (3.77ns)   --->   "%add_ln703_3 = add i74 %sext_ln703, %sum_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 835 'add' 'add_ln703_3' <Predicate = (!icmp_ln1497)> <Delay = 3.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.59>
ST_29 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i63 %add_ln703_1 to i74" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 836 'zext' 'zext_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_29 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i67 %add_ln703_2 to i74" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 837 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_29 : Operation 838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_4 = add i74 %add_ln703_3, %sext_ln703_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 838 'add' 'add_ln703_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 839 [1/1] (5.59ns) (root node of TernaryAdder)   --->   "%log_base_V = add i74 %add_ln703_4, %zext_ln703_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 839 'add' 'log_base_V' <Predicate = (!icmp_ln1497)> <Delay = 5.59> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 840 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i74.i32(i74 %log_base_V, i32 73)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:783]   --->   Operation 840 'bitselect' 'p_Result_18' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 5.57>
ST_30 : Operation 841 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:500]   --->   Operation 841 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 842 [1/1] (0.00ns)   --->   "%shl_ln703_1 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 %p_Result_18, i13 -4096)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:785]   --->   Operation 842 'bitconcatenate' 'shl_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_30 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i14 %shl_ln703_1 to i74" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:785]   --->   Operation 843 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_30 : Operation 844 [1/1] (3.80ns)   --->   "%log_base_V_1 = add i74 %sext_ln703_2, %log_base_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:785]   --->   Operation 844 'add' 'log_base_V_1' <Predicate = (!icmp_ln1497)> <Delay = 3.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i61 @_ssdm_op_PartSelect.i61.i74.i32.i32(i74 %log_base_V_1, i32 13, i32 73)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:787]   --->   Operation 845 'partselect' 'trunc_ln708_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_30 : Operation 846 [1/1] (0.00ns)   --->   "%r_V_20 = sext i61 %trunc_ln708_4 to i75" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:787]   --->   Operation 846 'sext' 'r_V_20' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_30 : Operation 847 [1/1] (1.76ns)   --->   "br label %2"   --->   Operation 847 'br' <Predicate = (!icmp_ln1497)> <Delay = 1.76>
ST_30 : Operation 848 [1/1] (0.00ns)   --->   "%agg_result_V_0 = phi i75 [ %r_V_20, %_ZN9ap_ufixedILi92ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi91ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ -18889465931478580854784, %_ZN8ap_fixedILi75ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]"   --->   Operation 848 'phi' 'agg_result_V_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 849 [1/1] (0.00ns)   --->   "ret i75 %agg_result_V_0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:792]   --->   Operation 849 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.14ns
The critical path consists of the following:
	wire read on port 'x_V' (/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:509) [15]  (0 ns)
	'xor' operation ('xor_ln730_1', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730) [31]  (0.978 ns)
	'and' operation ('and_ln730_3', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730) [32]  (0 ns)
	'or' operation ('or_ln730', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730) [33]  (0.978 ns)
	multiplexor before 'phi' operation ('t_V_lcssa', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730) with incoming values : ('select_ln730', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730) [757]  (3.18 ns)

 <State 2>: 5.02ns
The critical path consists of the following:
	'phi' operation ('__Result__') with incoming values : ('__Result__', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:727) ('shl_ln', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_1', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_2', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_3', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_4', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_5', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_6', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_7', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_8', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_9', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_s', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_10', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_11', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_12', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_13', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_14', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_15', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_16', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_17', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_18', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_19', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_20', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_21', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_22', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_23', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_24', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_25', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_26', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_27', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_28', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_29', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_30', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_31', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_32', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_33', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_34', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_35', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_36', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_37', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_38', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_39', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_40', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_41', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_42', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_43', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_44', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_45', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_46', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_47', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_48', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_49', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_50', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_51', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_52', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_53', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_54', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_55', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_56', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_57', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_58', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_59', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_60', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_61', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_62', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_63', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_64', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_65', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_66', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_67', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_68', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_69', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_70', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_71', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('select_ln730_1', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730) [758]  (0 ns)
	multiplexor before 'phi' operation ('index0.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747) with incoming values : ('p_Result_3', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:748) ('p_Result_2', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747) [770]  (1.77 ns)
	'phi' operation ('index0.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747) with incoming values : ('p_Result_3', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:748) ('p_Result_2', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747) [770]  (0 ns)
	'getelementptr' operation ('log_apfixed_reduce_10', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:755) [772]  (0 ns)
	'load' operation ('b_frac_tilde_inverse.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:755) on array 'log_apfixed_reduce_6' [773]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('b_frac_tilde_inverse.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:755) on array 'log_apfixed_reduce_6' [773]  (3.25 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760) [778]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760) [778]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760) [778]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760) [778]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760) [778]  (6.98 ns)

 <State 9>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [794]  (6.98 ns)

 <State 10>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [794]  (6.98 ns)

 <State 11>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [794]  (6.98 ns)

 <State 12>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [794]  (6.98 ns)

 <State 13>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [794]  (6.98 ns)

 <State 14>: 3.81ns
The critical path consists of the following:
	'sub' operation ('ret.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [797]  (3.81 ns)

 <State 15>: 6.74ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [811]  (6.74 ns)

 <State 16>: 6.86ns
The critical path consists of the following:
	'load' operation ('log_sum.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:758) on array 'log_apfixed_reduce_5' [775]  (3.25 ns)
	'add' operation ('add_ln703_2', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778) [874]  (3.61 ns)

 <State 17>: 6.74ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [811]  (6.74 ns)

 <State 18>: 6.74ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [811]  (6.74 ns)

 <State 19>: 6.74ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [811]  (6.74 ns)

 <State 20>: 3.66ns
The critical path consists of the following:
	'sub' operation ('ret.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [815]  (3.66 ns)

 <State 21>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [830]  (8.62 ns)

 <State 22>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [830]  (8.62 ns)

 <State 23>: 6.98ns
The critical path consists of the following:
	'phi' operation ('t_V_lcssa', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730) with incoming values : ('select_ln730', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730) [757]  (0 ns)
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738) [760]  (6.98 ns)

 <State 24>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [849]  (8.62 ns)

 <State 25>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [849]  (8.62 ns)

 <State 26>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738) [760]  (6.98 ns)

 <State 27>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738) [760]  (6.98 ns)

 <State 28>: 8.54ns
The critical path consists of the following:
	'load' operation ('ssdm_int<74 + 1024 * 0, true>.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) on array 'log_apfixed_reduce_9' [801]  (3.25 ns)
	'add' operation ('add_ln703', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778) [871]  (0 ns)
	'add' operation ('add_ln703_1', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778) [872]  (5.28 ns)

 <State 29>: 5.6ns
The critical path consists of the following:
	'add' operation ('log_base.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778) [878]  (5.6 ns)

 <State 30>: 5.58ns
The critical path consists of the following:
	'add' operation ('log_base.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:785) [882]  (3.81 ns)
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:787) [887]  (1.77 ns)
	'phi' operation ('r.V') with incoming values : ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:787) [887]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
