\hypertarget{stm32f4xx__hal__iwdg_8h}{}\doxysection{inc/stm32f4xx\+\_\+hal\+\_\+iwdg.h 文件参考}
\label{stm32f4xx__hal__iwdg_8h}\index{inc/stm32f4xx\_hal\_iwdg.h@{inc/stm32f4xx\_hal\_iwdg.h}}


Header file of I\+W\+DG H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
stm32f4xx\+\_\+hal\+\_\+iwdg.\+h 的引用(Include)关系图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__hal__iwdg_8h__incl}
\end{center}
\end{figure}
此图展示该文件直接或间接的被哪些文件引用了\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=224pt]{stm32f4xx__hal__iwdg_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{结构体}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structIWDG__InitTypeDef}{I\+W\+D\+G\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em I\+W\+DG Init structure definition \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structIWDG__HandleTypeDef}{I\+W\+D\+G\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em I\+W\+DG Handle Structure definition \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__IWDG__Prescaler_ga470bb195d35ef7a0b75164c228b4ee69}{I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+4}}~0x00000000u
\item 
\#define \mbox{\hyperlink{group__IWDG__Prescaler_ga5f00866f823ee700005e8a753b28ad75}{I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+8}}~I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+0
\item 
\#define \mbox{\hyperlink{group__IWDG__Prescaler_gab3eb3c6a10facc8b0dc7c33608f6e129}{I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+16}}~I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+1
\item 
\#define \mbox{\hyperlink{group__IWDG__Prescaler_gac3f33494fb7aaa2845ac106858394e03}{I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+32}}~(I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+1 $\vert$ I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+0)
\item 
\#define \mbox{\hyperlink{group__IWDG__Prescaler_ga52a956c645ce59312c84cbe37b2b20e4}{I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+64}}~I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+2
\item 
\#define \mbox{\hyperlink{group__IWDG__Prescaler_ga17901d4e3e52af620acbbb146fd79264}{I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+128}}~(I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+2 $\vert$ I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+0)
\item 
\#define \mbox{\hyperlink{group__IWDG__Prescaler_ga885221d5bb09157c9e953a1be38556f0}{I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+256}}~(I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+2 $\vert$ I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+1)
\item 
\#define \mbox{\hyperlink{group__IWDG__Exported__Macros_ga5914aff5b85e3151bb75377a32d83d6a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+I\+W\+D\+G\+\_\+\+S\+T\+A\+RT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~W\+R\+I\+T\+E\+\_\+\+R\+EG((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$KR, \mbox{\hyperlink{group__IWDG__Private__Constants_ga493295d56bb62752982234755612386f}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+E\+N\+A\+B\+LE}})
\begin{DoxyCompactList}\small\item\em Enable the I\+W\+DG peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__IWDG__Exported__Macros_gac0eaf381e60a654d6b51c43f645e088f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+I\+W\+D\+G\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+C\+O\+U\+N\+T\+ER}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~W\+R\+I\+T\+E\+\_\+\+R\+EG((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$KR, \mbox{\hyperlink{group__IWDG__Private__Constants_ga33abf7b7c76dfda6b6380448a1d28966}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+R\+E\+L\+O\+AD}})
\begin{DoxyCompactList}\small\item\em Reload I\+W\+DG counter with value defined in the reload register (write access to I\+W\+D\+G\+\_\+\+PR and I\+W\+D\+G\+\_\+\+R\+LR registers disabled). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__IWDG__Private__Constants_ga33abf7b7c76dfda6b6380448a1d28966}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+R\+E\+L\+O\+AD}}~0x0000\+A\+A\+A\+Au
\begin{DoxyCompactList}\small\item\em I\+W\+DG Key Register Bit\+Mask \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__IWDG__Private__Constants_ga493295d56bb62752982234755612386f}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+E\+N\+A\+B\+LE}}~0x0000\+C\+C\+C\+Cu
\item 
\#define \mbox{\hyperlink{group__IWDG__Private__Constants_ga90fbb0a5e42ed25b44c0330ad75724e6}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}}~0x00005555u
\item 
\#define \mbox{\hyperlink{group__IWDG__Private__Constants_ga9e63bed9af448ad96c4621e74230a415}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}}~0x00000000u
\item 
\#define \mbox{\hyperlink{group__IWDG__Private__Macros_ga65cf77f3cfd45d3fd66c0cf33d23d7ab}{I\+W\+D\+G\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+SS}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~W\+R\+I\+T\+E\+\_\+\+R\+EG((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$KR, \mbox{\hyperlink{group__IWDG__Private__Constants_ga90fbb0a5e42ed25b44c0330ad75724e6}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}})
\begin{DoxyCompactList}\small\item\em Enable write access to I\+W\+D\+G\+\_\+\+PR and I\+W\+D\+G\+\_\+\+R\+LR registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__IWDG__Private__Macros_ga31636a55162fc73caf03c2d2808ea9dd}{I\+W\+D\+G\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+SS}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~W\+R\+I\+T\+E\+\_\+\+R\+EG((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$KR, \mbox{\hyperlink{group__IWDG__Private__Constants_ga9e63bed9af448ad96c4621e74230a415}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}})
\begin{DoxyCompactList}\small\item\em Disable write access to I\+W\+D\+G\+\_\+\+PR and I\+W\+D\+G\+\_\+\+R\+LR registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__IWDG__Private__Macros_ga2b1af237dca5c067fbc9088185cb8185}{I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}}(\+\_\+\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check I\+W\+DG prescaler value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__IWDG__Private__Macros_gad7ade0982243f56ba89ff764534f553c}{I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+R\+E\+L\+O\+AD}}(\+\_\+\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+\_\+)~((\+\_\+\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+\_\+) $<$= I\+W\+D\+G\+\_\+\+R\+L\+R\+\_\+\+RL)
\begin{DoxyCompactList}\small\item\em Check I\+W\+DG reload value. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{函数}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__IWDG__Exported__Functions__Group1_ga2e1669e60f2dc298fecaed919e7ae810}{H\+A\+L\+\_\+\+I\+W\+D\+G\+\_\+\+Init}} (\mbox{\hyperlink{structIWDG__HandleTypeDef}{I\+W\+D\+G\+\_\+\+Handle\+Type\+Def}} $\ast$hiwdg)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__IWDG__Exported__Functions__Group2_ga7e86236aea6d2f3638397fdf90333e4a}{H\+A\+L\+\_\+\+I\+W\+D\+G\+\_\+\+Refresh}} (\mbox{\hyperlink{structIWDG__HandleTypeDef}{I\+W\+D\+G\+\_\+\+Handle\+Type\+Def}} $\ast$hiwdg)
\end{DoxyCompactItemize}


\doxysubsection{详细描述}
Header file of I\+W\+DG H\+AL module. 

\begin{DoxyAuthor}{作者}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{注意}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2016 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 