#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: joker.ece.northwestern.edu

# Thu Mar  7 19:49:08 2024

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53001:16:53001:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53051:16:53051:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53060:16:53060:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53074:16:53074:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53221:20:53221:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53226:20:53226:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53229:20:53229:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53232:20:53232:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53346:20:53346:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53351:20:53351:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53354:20:53354:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53357:20:53357:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53446:20:53446:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53451:20:53451:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53454:20:53454:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53457:20:53457:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53545:20:53545:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53550:20:53550:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53553:20:53553:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53556:20:53556:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53642:20:53642:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53647:20:53647:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53650:20:53650:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53653:20:53653:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53861:12:53861:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53875:12:53875:23|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54140:12:54140:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54154:12:54154:23|Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/sub.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv" (library work)
@W: CG1337 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":320:7:320:25|Net bp_pilot_fifo_rd_en is not declared.
Verilog syntax check successful!
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":4:0:4:9|Synthesizing module work_/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv_unit in library work.
Selecting top level module fm_radio
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000001000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000010000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000001000
   Generated name = fifo_8s_128s_8s
Running optimization stage 1 on fifo_8s_128s_8s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":3:7:3:13|Synthesizing module read_iq in library work.

	DATA_SIZE=32'b00000000000000000000000000100000
	CHAR_SIZE=32'b00000000000000000000000000010000
	BYTE=32'b00000000000000000000000000001000
	BITS=32'b00000000000000000000000000001010
   Generated name = read_iq_32s_16s_8s_10s
Running optimization stage 1 on read_iq_32s_16s_8s_10s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000100000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000010000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000001000
   Generated name = fifo_32s_128s_8s
Running optimization stage 1 on fifo_32s_128s_8s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":3:7:3:15|Synthesizing module fir_cmplx in library work.

	NUM_TAPS=32'b00000000000000000000000000010100
	COEFFICIENTS_REAL=640'b0000000000000000000000000000000100000000000000000000000000001000111111111111111111111111111100110000000000000000000000000000100100000000000000000000000000001011111111111111111111111111110100110000000000000000000000000100010111111111111111111111111111010011111111111111111111111111101100010000000000000000000000100101011100000000000000000000001001010111111111111111111111111111101100011111111111111111111111111101001100000000000000000000000001000101111111111111111111111111110100110000000000000000000000000000101100000000000000000000000000001001111111111111111111111111111100110000000000000000000000000000100000000000000000000000000000000001
	COEFFICIENTS_IMAG=640'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = fir_cmplx_20s_Z1
Running optimization stage 1 on fir_cmplx_20s_Z1 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":3:7:3:9|Synthesizing module div in library work.

	DIVIDEND_WIDTH=32'b00000000000000000000000000100000
	DIVISOR_WIDTH=32'b00000000000000000000000000100000
   Generated name = div_32s_32s
Running optimization stage 1 on div_32s_32s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":3:7:3:13|Synthesizing module qarctan in library work.
Running optimization stage 1 on qarctan .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv":3:7:3:16|Synthesizing module demodulate in library work.
Running optimization stage 1 on demodulate .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":3:7:3:15|Synthesizing module demod_fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000000001
	COEFFICIENTS=1024'b0000000000000000000000000000111000000000000000000000000000011111000000000000000000000000001101000000000000000000000000000100100000000000000000000000000001001110000000000000000000000000001101101111111111111111111111111111100011111111111111111111111110011000111111111111111111111111001011011111111111111111111111101101101011111111111111111111111011000011111111111111111111111110111111101111111111111111111111111000101000000000000000000000000001001010000000000000000000000001000011110000000000000000000000011010000100000000000000000000000110100001000000000000000000000001000011110000000000000000000000000100101011111111111111111111111110001010111111111111111111111110111111101111111111111111111111101100001111111111111111111111111011011010111111111111111111111111001011011111111111111111111111111001100011111111111111111111111111111000000000000000000000000000001101100000000000000000000000000100111000000000000000000000000001001000000000000000000000000000001101000000000000000000000000000001111100000000000000000000000000001110
   Generated name = demod_fir_32s_1s_Z2
Running optimization stage 1 on demod_fir_32s_1s_Z2 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":3:7:3:14|Synthesizing module multiply in library work.

	DATA_SIZE=32'b00000000000000000000000000100000
   Generated name = multiply_32s
Running optimization stage 1 on multiply_32s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":3:7:3:15|Synthesizing module demod_fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000000001
	COEFFICIENTS=1024'b0000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111001111111111111111111111111111100111111111111111111111111111111110000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000001111000000000000000000000000000110000111111111111111111111111111111001111111111111111111111111000110011111111111111111111111101011000111111111111111111111111110000110000000000000000000000001000101000000000000000000000000010001010111111111111111111111111110000111111111111111111111111110101100011111111111111111111111110001100111111111111111111111111111111000000000000000000000000000011000000000000000000000000000000011110000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000001100000000000000000000000000000010001111111111111111111111111111111011111111111111111111111111111001111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000
   Generated name = demod_fir_32s_1s_Z3
Running optimization stage 1 on demod_fir_32s_1s_Z3 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":3:7:3:9|Synthesizing module fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000000001
	COEFFICIENTS=1024'b1111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000101100000000000000000000000000001100000000000000000000000000000010001111111111111111111111111111111111111111111111111111111111101110111111111111111111111111110101111111111111111111111111111011101111111111111111111111111110011111111111111111111111111111100001111111111111111111111111110111011011111111111111111111111101110110111111111111111111111111100001111111111111111111111111111001111111111111111111111111111110111011111111111111111111111111110101111111111111111111111111111110111011111111111111111111111111111111000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000001011000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111
   Generated name = fir_32s_1s_Z4
Running optimization stage 1 on fir_32s_1s_Z4 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":3:7:3:15|Synthesizing module demod_fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000001000
	COEFFICIENTS=1024'b1111111111111111111111111111110111111111111111111111111111111010111111111111111111111111111101001111111111111111111111111110110111111111111111111111111111100101111111111111111111111111110111111111111111111111111111111110001011111111111111111111111111110011000000000000000000000000000101010000000000000000000000000100111000000000000000000000000010011011000000000000000000000000111110010000000000000000000000010101110100000000000000000000000110111110000000000000000000000010000011100000000000000000000000100100001100000000000000000000001001000011000000000000000000000010000011100000000000000000000000011011111000000000000000000000000101011101000000000000000000000000111110010000000000000000000000001001101100000000000000000000000001001110000000000000000000000000000101011111111111111111111111111111001111111111111111111111111111100010111111111111111111111111110111111111111111111111111111111110010111111111111111111111111111101101111111111111111111111111111101001111111111111111111111111111101011111111111111111111111111111101
   Generated name = demod_fir_32s_8s_Z5
Running optimization stage 1 on demod_fir_32s_8s_Z5 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":3:7:3:9|Synthesizing module fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000001000
	COEFFICIENTS=1024'b1111111111111111111111111111110111111111111111111111111111111010111111111111111111111111111101001111111111111111111111111110110111111111111111111111111111100101111111111111111111111111110111111111111111111111111111111110001011111111111111111111111111110011000000000000000000000000000101010000000000000000000000000100111000000000000000000000000010011011000000000000000000000000111110010000000000000000000000010101110100000000000000000000000110111110000000000000000000000010000011100000000000000000000000100100001100000000000000000000001001000011000000000000000000000010000011100000000000000000000000011011111000000000000000000000000101011101000000000000000000000000111110010000000000000000000000001001101100000000000000000000000001001110000000000000000000000000000101011111111111111111111111111111001111111111111111111111111111100010111111111111111111111111110111111111111111111111111111111110010111111111111111111111111111101101111111111111111111111111111101001111111111111111111111111111101011111111111111111111111111111101
   Generated name = fir_32s_8s_Z6
Running optimization stage 1 on fir_32s_8s_Z6 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv":3:7:3:9|Synthesizing module add in library work.
Running optimization stage 1 on add .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/sub.sv":3:7:3:9|Synthesizing module sub in library work.
Running optimization stage 1 on sub .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":3:7:3:9|Synthesizing module iir in library work.

	NUM_TAPS=32'b00000000000000000000000000000010
	IIR_Y_COEFFS=64'b0000000000000000000000000000000011111111111111111111110101100110
	IIR_X_COEFFS=64'b0000000000000000000000001011001000000000000000000000000010110010
   Generated name = iir_2s_Z7
Running optimization stage 1 on iir_2s_Z7 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":3:7:3:10|Synthesizing module gain in library work.

	DATA_SIZE=32'b00000000000000000000000000100000
	BITS=32'b00000000000000000000000000001010
   Generated name = gain_32s_10s
Running optimization stage 1 on gain_32s_10s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":3:7:3:14|Synthesizing module fm_radio in library work.
Running optimization stage 1 on fm_radio .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 80MB peak: 82MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar  7 19:49:08 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork/layer0.srs changed - recompiling
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":3:7:3:14|Selected library: work cell: fm_radio view verilog as top level
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":3:7:3:14|Selected library: work cell: fm_radio view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar  7 19:49:08 2024

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Divided design in to 1 groups
@L:"/home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.log" "Log file for distribution node work.fm_radio.verilog "
Compiling work_fm_radio_verilog as a separate process
Compilation of node work.fm_radio finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:03s, Total real run time = 0h:00m:03s

Distributed Compiler Report
***************************

DP Name                   Status      Start time     End Time       Total Real Time     Log File                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.fm_radio.verilog     Success     0h:00m:00s     0h:00m:03s     0h:00m:03s          /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.log
=========================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar  7 19:49:12 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 6MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime

Process completed successfully.
# Thu Mar  7 19:49:12 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork/proj_1_comp.srs changed - recompiling
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":3:7:3:14|Selected library: work cell: fm_radio view verilog as top level
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":3:7:3:14|Selected library: work cell: fm_radio view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar  7 19:49:14 2024

###########################################################]
# Thu Mar  7 19:49:14 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

Reading constraint file: /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_fsm.sdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_scck.rpt 
Printing clock  summary report in "/home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_scck.rpt" file 
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF474 |No compile point is identified in Automatic Compile Point mode
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 108MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)

@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@W: MO129 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":77:4:77:7|Sequential instance demodulate_inst.qarctan_inst.dividend[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":104:8:104:11|Removing sequential instance remainder[31:0] (in view: work.div_32s_32s(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":104:8:104:11|Removing sequential instance overflow (in view: work.div_32s_32s(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[31:0] (in view: work.fifo_32s_128s_8s_3(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Removing sequential instance fifo_buf[31:0] (in view: work.fifo_32s_128s_8s_3(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
******************

          Start                                               Requested     Requested     Clock                             Clock                   Clock
Level     Clock                                               Frequency     Period        Type                              Group                   Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                              100.0 MHz     10.000        system                            system_clkgroup         379  
                                                                                                                                                         
0 -       fm_radio|clock                                      100.0 MHz     10.000        inferred                          Inferred_clkgroup_0     3662 
1 .         read_iq_32s_16s_8s_10s|state_derived_clock[0]     100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     176  
1 .         div_32s_32s|state_derived_clock[5]                100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     129  
1 .         gain_32s_10s_0|state_derived_clock[0]             100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     98   
1 .         gain_32s_10s_1|state_derived_clock[0]             100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     98   
1 .         add|state_derived_clock                           100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     96   
1 .         multiply_32s_0|state_derived_clock[0]             100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     96   
1 .         multiply_32s_1|state_derived_clock[0]             100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     96   
=========================================================================================================================================================



Clock Load Summary
***********************

                                                  Clock     Source                                                                      Clock Pin                                                      Non-clock Pin                                      Non-clock Pin                                                    
Clock                                             Load      Pin                                                                         Seq Example                                                    Seq Example                                        Comb Example                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            379       -                                                                           right_gain_inst.out_wr_en.C                                    -                                                  -                                                                
                                                                                                                                                                                                                                                                                                                           
fm_radio|clock                                    3662      clock(port)                                                                 right_gain_fifo_inst.fifo_buf[31:0].CLK                        -                                                  -                                                                
read_iq_32s_16s_8s_10s|state_derived_clock[0]     176       read_iq_inst.state[0].Q[0](dffr)                                            read_iq_inst.i_buff[7:0].C                                     q_fifo_inst.fifo_buf[31:0].WE[0]                   q_fifo_inst.p_write_buffer\.un11_wr_addr_t.I[1](and)             
div_32s_32s|state_derived_clock[5]                129       demodulate_inst.qarctan_inst.divider_inst.state[5:0].Q[5](statemachine)     demodulate_inst.qarctan_inst.divider_inst.quotient[31:0].C     demodulate_inst.qarctan_inst.state[2:0].I[0]       demodulate_inst.qarctan_inst.quad_product_c_0_sqmuxa.I[0](and)   
gain_32s_10s_0|state_derived_clock[0]             98        right_gain_inst.state[0].Q[0](dffr)                                         right_gain_inst.dout[31:0].C                                   right_gain_inst.temp_in[31:0].E                    right_gain_inst.un1_state_1.I[0](inv)                            
gain_32s_10s_1|state_derived_clock[0]             98        left_gain_inst.state[0].Q[0](dffr)                                          left_gain_inst.dout[31:0].C                                    left_gain_inst.temp_in[31:0].E                     left_gain_inst.un1_state_1.I[0](inv)                             
add|state_derived_clock                           96        add_inst.state.Q[0](dffr)                                                   add_inst.out_din[31:0].C                                       left_fifo_inst.fifo_buf[31:0].WE[0]                lpr_rd_en.I[0](and)                                              
multiply_32s_0|state_derived_clock[0]             96        mult_demod_lmr_inst.state[0].Q[0](dffr)                                     mult_demod_lmr_inst.dout[31:0].C                               mult_demod_lmr_fifo_inst.fifo_buf[31:0].WE[0]      mult_demod_lmr_fifo_inst.p_write_buffer\.un11_wr_addr_t.I[1](and)
multiply_32s_1|state_derived_clock[0]             96        square_bp_pilot_inst.state[0].Q[0](dffr)                                    square_bp_pilot_inst.dout[31:0].C                              square_bp_pilot_fifo_inst.fifo_buf[31:0].WE[0]     bp_pilot_fifo_rd_en.I[0](and)                                    
===========================================================================================================================================================================================================================================================================================================================

@W: MT531 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":100:4:100:7|Found signal identified as System clock which controls 379 sequential elements including fir_cmplx_inst.yreal_out_din[31:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":63:4:63:12|Found inferred clock fm_radio|clock which controls 3662 sequential elements including read_iq_fifo_in_inst.empty. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 134MB)

Encoding state machine state[2:0] (in view: work.fir_cmplx_20s_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[5:0] (in view: work.div_32s_32s(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine state[2:0] (in view: work.qarctan(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.fir_32s_1s_Z4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.demod_fir_32s_8s_Z5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.fir_32s_8s_Z6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog)); safe FSM implementation is not required.
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 149MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 150MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 60MB peak: 150MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar  7 19:49:16 2024

###########################################################]
Map & Optimize Report

# Thu Mar  7 19:49:16 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 123MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)

@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|Found counter in view:work.fir_cmplx_20s_Z1(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_cmplx_20s_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.qarctan(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":104:8:104:11|Removing sequential instance quotient[30] (in view: work.div_32s_32s(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":104:8:104:11|Removing sequential instance quotient[31] (in view: work.div_32s_32s(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
Encoding state machine state[5:0] (in view: work.div_32s_32s(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Found counter in view:work.demod_fir_32s_1s_Z2(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Found counter in view:work.demod_fir_32s_1s_Z3(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|Found counter in view:work.fir_32s_1s_Z4(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_32s_1s_Z4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Found counter in view:work.demod_fir_32s_8s_Z5(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.demod_fir_32s_8s_Z5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|Found counter in view:work.fir_32s_8s_Z6(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_32s_8s_Z6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog)); safe FSM implementation is not required.
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fifo_32s_128s_8s_3(verilog) instance wr_addr[7:0] 
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog)); safe FSM implementation is not required.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)

@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[1] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[1] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[2] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[2] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[3] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[3] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[4] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[4] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[5] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[5] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[6] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[6] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[7] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[7] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[8] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[8] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[9] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[9] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[10] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[10] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[11] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[11] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[12] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[12] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[13] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[13] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[14] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[14] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[15] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[15] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[16] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[16] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[17] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[17] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[18] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[18] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[19] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[19] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[20] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[20] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[21] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[21] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[22] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[22] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[23] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[23] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[24] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[24] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[25] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[25] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[26] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[26] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[27] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[27] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[28] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[28] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[29] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[29] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[30] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[30] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[1] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[1] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[2] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[2] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[3] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[3] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[4] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[4] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[5] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[5] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[6] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[6] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[7] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[7] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[8] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[8] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[9] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[9] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[10] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[10] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[11] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[11] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[12] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[12] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[13] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[13] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[14] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[14] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[15] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[15] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[16] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[16] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[17] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[17] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[18] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[18] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[19] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[19] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[20] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[20] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[21] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[21] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[22] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[22] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[23] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[23] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[24] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[24] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[25] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[25] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[26] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[26] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[27] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[27] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[28] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[28] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[29] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[29] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[30] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[30] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[1] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[2] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[3] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[4] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[5] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[6] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[7] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[8] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[9] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[10] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[11] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[12] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[13] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[14] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[15] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[16] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[17] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[18] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[19] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[20] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[21] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[22] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[23] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[24] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[25] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[26] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[27] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[28] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[29] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[30] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synlog/proj_1_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM i_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM q_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM demod_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM square_bp_pilot_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM lpr_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM mult_demod_lmr_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM lmr_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM right_deemph_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM left_gain_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM right_gain_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM right_fifo_inst.fifo_buf[30:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM left_fifo_inst.fifo_buf[30:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM shift_reg_CR31[31:0] (in view: work.demod_fir_32s_8s_Z5(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_1s_Z4(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM shift_reg_CR31[31:0] (in view: work.demod_fir_32s_1s_Z3(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_8s_Z6(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM realshift_reg_CR31[31:0] (in view: work.fir_cmplx_20s_Z1(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM imagshift_reg_CR31[31:0] (in view: work.fir_cmplx_20s_Z1(verilog)) is 32 words by 32 bits.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[7:0] (in view: work.fifo_8s_128s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM shift_reg_CR31[31:0] (in view: work.demod_fir_32s_1s_Z2(verilog)) is 32 words by 32 bits.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[31:0] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[31:0] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 150MB)

Auto Dissolve of right_gain_inst (inst of view:work.gain_32s_10s_0(verilog))
Auto Dissolve of left_gain_inst (inst of view:work.gain_32s_10s_1(verilog))

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 150MB)

@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[0] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.realshift_reg_CF4[4] because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CF4[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[1] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.realshift_reg_CF4[2] because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CF4[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[3] because it is equivalent to instance right_gain_inst.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[2] because it is equivalent to instance right_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[3] because it is equivalent to instance left_gain_inst.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[2] because it is equivalent to instance left_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[3] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[31] because it is equivalent to instance right_gain_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[30] because it is equivalent to instance right_gain_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[29] because it is equivalent to instance right_gain_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[28] because it is equivalent to instance right_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[31] because it is equivalent to instance read_iq_inst.i_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[30] because it is equivalent to instance read_iq_inst.i_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[29] because it is equivalent to instance read_iq_inst.i_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[28] because it is equivalent to instance read_iq_inst.i_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[27] because it is equivalent to instance read_iq_inst.i_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[31] because it is equivalent to instance left_gain_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[30] because it is equivalent to instance left_gain_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[29] because it is equivalent to instance left_gain_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[28] because it is equivalent to instance left_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[31] because it is equivalent to instance read_iq_inst.q_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[30] because it is equivalent to instance read_iq_inst.q_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[29] because it is equivalent to instance read_iq_inst.q_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[28] because it is equivalent to instance read_iq_inst.q_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[27] because it is equivalent to instance read_iq_inst.q_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[30] because it is equivalent to instance mult_demod_lmr_inst.dout[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[31] because it is equivalent to instance square_bp_pilot_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[30] because it is equivalent to instance square_bp_pilot_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[29] because it is equivalent to instance square_bp_pilot_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[28] because it is equivalent to instance square_bp_pilot_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[27] because it is equivalent to instance square_bp_pilot_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[26] because it is equivalent to instance square_bp_pilot_inst.dout[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[25] because it is equivalent to instance square_bp_pilot_inst.dout[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[24] because it is equivalent to instance square_bp_pilot_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[29] because it is equivalent to instance mult_demod_lmr_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[28] because it is equivalent to instance mult_demod_lmr_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[27] because it is equivalent to instance mult_demod_lmr_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[26] because it is equivalent to instance mult_demod_lmr_inst.dout[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[25] because it is equivalent to instance mult_demod_lmr_inst.dout[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[9] because it is equivalent to instance read_iq_inst.i_out[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[8] because it is equivalent to instance read_iq_inst.i_out[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[7] because it is equivalent to instance read_iq_inst.i_out[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[6] because it is equivalent to instance read_iq_inst.i_out[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[5] because it is equivalent to instance read_iq_inst.i_out[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[4] because it is equivalent to instance read_iq_inst.i_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[3] because it is equivalent to instance read_iq_inst.i_out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[2] because it is equivalent to instance read_iq_inst.i_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[1] because it is equivalent to instance read_iq_inst.q_out[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[0] because it is equivalent to instance read_iq_inst.q_out[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[9] because it is equivalent to instance read_iq_inst.q_out[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[8] because it is equivalent to instance read_iq_inst.q_out[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[7] because it is equivalent to instance read_iq_inst.q_out[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[6] because it is equivalent to instance read_iq_inst.q_out[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[5] because it is equivalent to instance read_iq_inst.q_out[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[4] because it is equivalent to instance read_iq_inst.q_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[3] because it is equivalent to instance read_iq_inst.q_out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[2] because it is equivalent to instance read_iq_inst.q_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[31] because it is equivalent to instance mult_demod_lmr_inst.dout[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[24] because it is equivalent to instance mult_demod_lmr_inst.dout[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[23] because it is equivalent to instance mult_demod_lmr_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[1] because it is equivalent to instance right_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[1] because it is equivalent to instance left_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance i_fifo_inst.wr_addr[6] because it is equivalent to instance q_fifo_inst.wr_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance i_fifo_inst.wr_addr[0] because it is equivalent to instance q_fifo_inst.wr_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[26] because it is equivalent to instance read_iq_inst.i_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[27] because it is equivalent to instance right_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance i_fifo_inst.wr_addr[7] because it is equivalent to instance q_fifo_inst.wr_addr[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance i_fifo_inst.wr_addr[4] because it is equivalent to instance q_fifo_inst.wr_addr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance i_fifo_inst.wr_addr[2] because it is equivalent to instance q_fifo_inst.wr_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance i_fifo_inst.wr_addr[1] because it is equivalent to instance q_fifo_inst.wr_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[27] because it is equivalent to instance left_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[26] because it is equivalent to instance read_iq_inst.q_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[23] because it is equivalent to instance square_bp_pilot_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance i_fifo_inst.wr_addr[5] because it is equivalent to instance q_fifo_inst.wr_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[1] because it is equivalent to instance read_iq_inst.q_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance q_fifo_inst.wr_addr[3] because it is equivalent to instance i_fifo_inst.wr_addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance read_iq_fifo_in_inst.wr_addr[7:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance q_fifo_inst.wr_addr[7:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance demod_fifo_inst.wr_addr[7:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance square_bp_pilot_fifo_inst.wr_addr[7:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance lpr_fifo_inst.wr_addr[7:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance mult_demod_lmr_fifo_inst.wr_addr[7:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance lmr_fifo_inst.wr_addr[7:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance left_fifo_inst.wr_addr[7:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance right_fifo_inst.wr_addr[7:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance right_deemph_fifo_inst.wr_addr[7:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance left_gain_fifo_inst.wr_addr[7:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance right_gain_fifo_inst.wr_addr[7:0] 
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[9] because it is equivalent to instance reg[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[7] because it is equivalent to instance reg[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[4] because it is equivalent to instance reg[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[3] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[9] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[7] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[4] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[3] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[0] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[8] because it is equivalent to instance reg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[6] because it is equivalent to instance reg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[5] because it is equivalent to instance reg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[2] because it is equivalent to instance reg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[1] because it is equivalent to instance reg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[8] because it is equivalent to instance reg_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[6] because it is equivalent to instance reg_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[5] because it is equivalent to instance reg_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[2] because it is equivalent to instance reg_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[1] because it is equivalent to instance reg_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :|Register bit left_deemph_inst.ytap_value_0[18] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FA140 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing register real_fifo_inst.dout_0_0[14] (in view: work.fm_radio(verilog)) because it is always . To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA140 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing register imag_fifo_inst.dout_0_0[14] (in view: work.fm_radio(verilog)) because it is always . To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA140 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing register real_fifo_inst.dout_2[14] (in view: work.fm_radio(verilog)) because it is always . To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA140 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing register imag_fifo_inst.dout_2[14] (in view: work.fm_radio(verilog)) because it is always . To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA140 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing register imag_fifo_inst.dout_1[14] (in view: work.fm_radio(verilog)) because it is always . To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA140 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing register real_fifo_inst.dout_1[14] (in view: work.fm_radio(verilog)) because it is always . To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Sequential instance reg[0] is reduced to a combinational gate by constant propagation.
@W: MO160 :|Register bit right_gain_inst.vol[9] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[8] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[7] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[6] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[5] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[4] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[3] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[2] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[1] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[0] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_deemph_inst.ytap_value_0_0[18] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit demodulate_inst.qarctan_inst.quad_product[1] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit demodulate_inst.qarctan_inst.quad_product[0] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_deemph_inst.y1_product[0] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit left_deemph_inst.y1_product[0] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM hp_pilot_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM fir_cmplx_inst.imagshift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM fir_cmplx_inst.realshift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM bp_pilot_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM hp_pilot_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM bp_lmr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM lpr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM lmr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM bp_pilot_fifo_inst.fifo_buf[30:0] (in view: work.fm_radio(verilog)) is 128 words by 31 bits.
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Ram bp_pilot_fifo_inst.fifo_buf[30:0] will be mapped into logic and will consume around 3968 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM bp_lmr_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) is 128 words by 32 bits.
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Ram bp_lmr_fifo_inst.fifo_buf[31:0] will be mapped into logic and will consume around 4096 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM imag_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) is 128 words by 32 bits.
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Ram imag_fifo_inst.fifo_buf[31:0] will be mapped into logic and will consume around 4096 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM real_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) is 128 words by 32 bits.
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Ram real_fifo_inst.fifo_buf[31:0] will be mapped into logic and will consume around 4096 register resources.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":55:34:55:47|Removing sequential instance G_1469 because it is equivalent to instance G_1431. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":55:34:55:47|Removing sequential instance G_1431 because it is equivalent to instance G_1393. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":55:34:55:47|Removing sequential instance G_1393 because it is equivalent to instance G_1355. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synlog/proj_1_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@W: FA160 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":254:2:254:16|Removing sequential instance demodulate_inst.demod_temp_ret_1[2] (in view: work.fm_radio(verilog)) because its output is always 0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 384MB peak: 447MB)

@N: MF578 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Incompatible asynchronous control logic preventing generated clock conversion of mult_demod_lmr_inst.dout[22] (in view: work.fm_radio(verilog)). Check "Force Generated Clock Conversion with Asynchronous Signals" in "GCC & Prototyping Tools" tab or set force_async_genclk_conv option to 1 in project file to enable. This should only be set if asynchronous control logic cannot cause a clock edge.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 384MB peak: 447MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 404MB peak: 447MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 413MB peak: 447MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:33s; Memory used current: 413MB peak: 447MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 404MB peak: 447MB)

@W: FA160 :|Removing sequential instance right_deemph_inst.y2_product[0] (in view: work.fm_radio(verilog)) because its output is always 0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:40s; Memory used current: 408MB peak: 447MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:45s; Memory used current: 408MB peak: 447MB)


Finished preparing to map (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 408MB peak: 447MB)


Finished technology mapping (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:01m:07s; Memory used current: 458MB peak: 492MB)

@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv":87:4:87:7|Instance "demodulate_inst.imag_rd_en_i" with "191" loads has been replicated "6" time(s) due to hard fanout limit of "30" 
@N: FA101 |Net "real_fifo_inst.un23_rd_addr_t[6]" with "38" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_fifo_inst.un23_rd_addr_t[5]" with "116" loads has been buffered by "3" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_fifo_inst.un23_rd_addr_t[4]" with "80" loads has been buffered by "2" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_fifo_inst.un23_rd_addr_t[3]" with "514" loads has been buffered by "17" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_fifo_inst.un23_rd_addr_t[2]" with "258" loads has been buffered by "8" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_fifo_inst.un23_rd_addr_t[1]" with "1026" loads has been buffered by "34" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_fifo_inst.un23_rd_addr_t[0]" with "2050" loads has been buffered by "68" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[31]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[30]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[29]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[28]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[27]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[26]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[25]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[24]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[23]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[22]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[21]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[20]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[19]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[18]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[17]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[16]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[15]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[14]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[13]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[12]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[11]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[10]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[9]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[8]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[7]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[6]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[5]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[4]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[3]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[2]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[1]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "imag_out_din[0]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[31]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[30]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[29]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[28]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[27]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[26]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[25]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[24]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[23]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[22]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[21]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[20]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[19]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[18]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[17]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[16]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[15]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[14]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[13]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[12]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[11]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[10]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[9]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[8]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[7]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[6]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[5]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[4]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[3]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[2]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[1]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din[0]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: MF321 |332 registers to be packed into RAMs/DSPs blocks 
		bp_lmr_fir_inst.tap_value[0]
		bp_lmr_fir_inst.tap_value[1]
		bp_lmr_fir_inst.tap_value[2]
		bp_lmr_fir_inst.tap_value[3]
		bp_lmr_fir_inst.tap_value[4]
		bp_lmr_fir_inst.tap_value[5]
		bp_lmr_fir_inst.tap_value[6]
		bp_lmr_fir_inst.tap_value[7]
		bp_lmr_fir_inst.tap_value[8]
		bp_lmr_fir_inst.tap_value[9]
		bp_lmr_fir_inst.tap_value[10]
		bp_lmr_fir_inst.tap_value[11]
		bp_lmr_fir_inst.tap_value[12]
		bp_lmr_fir_inst.tap_value[13]
		bp_lmr_fir_inst.tap_value[14]
		bp_lmr_fir_inst.tap_value[15]
		bp_lmr_fir_inst.tap_value[16]
		bp_lmr_fir_inst.tap_value[17]
		bp_lmr_fir_inst.tap_value[18]
		bp_lmr_fir_inst.tap_value[19]
		bp_lmr_fir_inst.tap_value[20]
		bp_lmr_fir_inst.tap_value[21]
		bp_lmr_fir_inst.tap_value[22]
		bp_lmr_fir_inst.tap_value[23]
		bp_lmr_fir_inst.tap_value[24]
		bp_lmr_fir_inst.tap_value[25]
		bp_lmr_fir_inst.tap_value[26]
		bp_lmr_fir_inst.tap_value[27]
		bp_lmr_fir_inst.tap_value[28]
		bp_lmr_fir_inst.tap_value[29]
		bp_lmr_fir_inst.tap_value[30]
		bp_lmr_fir_inst.tap_value[31]
		bp_pilot_fir_inst.tap_value[0]
		bp_pilot_fir_inst.tap_value[1]
		bp_pilot_fir_inst.tap_value[2]
		bp_pilot_fir_inst.tap_value[3]
		bp_pilot_fir_inst.tap_value[4]
		bp_pilot_fir_inst.tap_value[5]
		bp_pilot_fir_inst.tap_value[6]
		bp_pilot_fir_inst.tap_value[7]
		bp_pilot_fir_inst.tap_value[8]
		bp_pilot_fir_inst.tap_value[9]
		bp_pilot_fir_inst.tap_value[10]
		bp_pilot_fir_inst.tap_value[11]
		bp_pilot_fir_inst.tap_value[12]
		bp_pilot_fir_inst.tap_value[13]
		bp_pilot_fir_inst.tap_value[14]
		bp_pilot_fir_inst.tap_value[15]
		bp_pilot_fir_inst.tap_value[16]
		bp_pilot_fir_inst.tap_value[17]
		bp_pilot_fir_inst.tap_value[18]
		bp_pilot_fir_inst.tap_value[19]
		bp_pilot_fir_inst.tap_value[20]
		bp_pilot_fir_inst.tap_value[21]
		bp_pilot_fir_inst.tap_value[22]
		bp_pilot_fir_inst.tap_value[23]
		bp_pilot_fir_inst.tap_value[24]
		bp_pilot_fir_inst.tap_value[25]
		bp_pilot_fir_inst.tap_value[26]
		bp_pilot_fir_inst.tap_value[27]
		bp_pilot_fir_inst.tap_value[28]
		bp_pilot_fir_inst.tap_value[29]
		bp_pilot_fir_inst.tap_value[30]
		bp_pilot_fir_inst.tap_value[31]
		demodulate_inst.demod_data_valid
		demodulate_inst.demod_temp[22]
		demodulate_inst.imag_curr[0]
		demodulate_inst.imag_curr[1]
		demodulate_inst.imag_curr[2]
		demodulate_inst.imag_curr[3]
		demodulate_inst.imag_curr[4]
		demodulate_inst.imag_curr[5]
		demodulate_inst.imag_curr[6]
		demodulate_inst.imag_curr[7]
		demodulate_inst.imag_curr[8]
		demodulate_inst.imag_curr[9]
		demodulate_inst.imag_curr[10]
		demodulate_inst.imag_curr[11]
		demodulate_inst.imag_curr[12]
		demodulate_inst.imag_curr[13]
		demodulate_inst.imag_curr[14]
		demodulate_inst.imag_curr[15]
		demodulate_inst.imag_curr[16]
		demodulate_inst.imag_curr[17]
		demodulate_inst.imag_curr[18]
		demodulate_inst.imag_curr[19]
		demodulate_inst.imag_curr[20]
		demodulate_inst.imag_curr[21]
		demodulate_inst.imag_curr[22]
		demodulate_inst.imag_curr[23]
		demodulate_inst.imag_curr[24]
		demodulate_inst.imag_curr[25]
		demodulate_inst.imag_curr[26]
		demodulate_inst.imag_curr[27]
		demodulate_inst.imag_curr[28]
		demodulate_inst.imag_curr[29]
		demodulate_inst.imag_curr[30]
		demodulate_inst.imag_curr[31]
		demodulate_inst.imag_prev[0]
		demodulate_inst.imag_prev[1]
		demodulate_inst.imag_prev[2]
		demodulate_inst.imag_prev[3]
		demodulate_inst.imag_prev[4]
		demodulate_inst.imag_prev[5]
		demodulate_inst.imag_prev[6]
		demodulate_inst.imag_prev[7]
		demodulate_inst.imag_prev[8]
		demodulate_inst.imag_prev[9]
		demodulate_inst.imag_prev[10]
		demodulate_inst.imag_prev[11]
		demodulate_inst.imag_prev[12]
		demodulate_inst.imag_prev[13]
		demodulate_inst.imag_prev[14]
		demodulate_inst.imag_prev[15]
		demodulate_inst.imag_prev[16]
		demodulate_inst.imag_prev[17]
		demodulate_inst.imag_prev[18]
		demodulate_inst.imag_prev[19]
		demodulate_inst.imag_prev[20]
		demodulate_inst.imag_prev[21]
		demodulate_inst.imag_prev[22]
		demodulate_inst.imag_prev[23]
		demodulate_inst.imag_prev[24]
		demodulate_inst.imag_prev[25]
		demodulate_inst.imag_prev[26]
		demodulate_inst.imag_prev[27]
		demodulate_inst.imag_prev[28]
		demodulate_inst.imag_prev[29]
		demodulate_inst.imag_prev[30]
		demodulate_inst.imag_prev[31]
		demodulate_inst.real_curr[14]
		demodulate_inst.real_curr[15]
		demodulate_inst.real_curr[16]
		demodulate_inst.real_curr[17]
		demodulate_inst.real_curr_0[14]
		demodulate_inst.real_curr_1[14]
		demodulate_inst.real_curr_2[14]
		demodulate_inst.real_prev[0]
		demodulate_inst.real_prev[1]
		demodulate_inst.real_prev[2]
		demodulate_inst.real_prev[3]
		demodulate_inst.real_prev[4]
		demodulate_inst.real_prev[5]
		demodulate_inst.real_prev[6]
		demodulate_inst.real_prev[7]
		demodulate_inst.real_prev[8]
		demodulate_inst.real_prev[9]
		demodulate_inst.real_prev[10]
		demodulate_inst.real_prev[11]
		demodulate_inst.real_prev[12]
		demodulate_inst.real_prev[13]
		demodulate_inst.real_prev[14]
		demodulate_inst.real_prev[15]
		demodulate_inst.real_prev[16]
		demodulate_inst.real_prev[17]
		demodulate_inst.real_prev[18]
		demodulate_inst.real_prev[19]
		demodulate_inst.real_prev[20]
		demodulate_inst.real_prev[21]
		demodulate_inst.real_prev[22]
		demodulate_inst.real_prev[23]
		demodulate_inst.real_prev[24]
		demodulate_inst.real_prev[25]
		demodulate_inst.real_prev[26]
		demodulate_inst.real_prev[27]
		demodulate_inst.real_prev[28]
		demodulate_inst.real_prev[29]
		demodulate_inst.real_prev[30]
		demodulate_inst.real_prev[31]
		demodulate_inst.state[0]
		demodulate_inst.state[1]
		demodulate_inst.state[2]
		fir_cmplx_inst.imagtap_value[0]
		fir_cmplx_inst.imagtap_value[1]
		fir_cmplx_inst.imagtap_value[2]
		fir_cmplx_inst.imagtap_value[3]
		fir_cmplx_inst.imagtap_value[4]
		fir_cmplx_inst.imagtap_value[5]
		fir_cmplx_inst.imagtap_value[6]
		fir_cmplx_inst.imagtap_value[7]
		fir_cmplx_inst.imagtap_value[8]
		fir_cmplx_inst.imagtap_value[9]
		fir_cmplx_inst.imagtap_value[10]
		fir_cmplx_inst.imagtap_value[11]
		fir_cmplx_inst.imagtap_value[12]
		fir_cmplx_inst.imagtap_value[13]
		fir_cmplx_inst.imagtap_value[14]
		fir_cmplx_inst.imagtap_value[15]
		fir_cmplx_inst.imagtap_value[16]
		fir_cmplx_inst.imagtap_value[17]
		fir_cmplx_inst.imagtap_value[18]
		fir_cmplx_inst.imagtap_value[19]
		fir_cmplx_inst.imagtap_value[20]
		fir_cmplx_inst.imagtap_value[21]
		fir_cmplx_inst.imagtap_value[22]
		fir_cmplx_inst.imagtap_value[23]
		fir_cmplx_inst.imagtap_value[24]
		fir_cmplx_inst.imagtap_value[25]
		fir_cmplx_inst.imagtap_value[26]
		fir_cmplx_inst.imagtap_value[27]
		fir_cmplx_inst.imagtap_value[28]
		fir_cmplx_inst.imagtap_value[29]
		fir_cmplx_inst.imagtap_value[30]
		fir_cmplx_inst.imagtap_value[31]
		fir_cmplx_inst.realtap_value[0]
		fir_cmplx_inst.realtap_value[1]
		fir_cmplx_inst.realtap_value[2]
		fir_cmplx_inst.realtap_value[3]
		fir_cmplx_inst.realtap_value[4]
		fir_cmplx_inst.realtap_value[5]
		fir_cmplx_inst.realtap_value[6]
		fir_cmplx_inst.realtap_value[7]
		fir_cmplx_inst.realtap_value[8]
		fir_cmplx_inst.realtap_value[9]
		fir_cmplx_inst.realtap_value[10]
		fir_cmplx_inst.realtap_value[11]
		fir_cmplx_inst.realtap_value[12]
		fir_cmplx_inst.realtap_value[13]
		fir_cmplx_inst.realtap_value[14]
		fir_cmplx_inst.realtap_value[15]
		fir_cmplx_inst.realtap_value[16]
		fir_cmplx_inst.realtap_value[17]
		fir_cmplx_inst.realtap_value[18]
		fir_cmplx_inst.realtap_value[19]
		fir_cmplx_inst.realtap_value[20]
		fir_cmplx_inst.realtap_value[21]
		fir_cmplx_inst.realtap_value[22]
		fir_cmplx_inst.realtap_value[23]
		fir_cmplx_inst.realtap_value[24]
		fir_cmplx_inst.realtap_value[25]
		fir_cmplx_inst.realtap_value[26]
		fir_cmplx_inst.realtap_value[27]
		fir_cmplx_inst.realtap_value[28]
		fir_cmplx_inst.realtap_value[29]
		fir_cmplx_inst.realtap_value[30]
		fir_cmplx_inst.realtap_value[31]
		hp_pilot_fir_inst.tap_value[0]
		hp_pilot_fir_inst.tap_value[1]
		hp_pilot_fir_inst.tap_value[2]
		hp_pilot_fir_inst.tap_value[3]
		hp_pilot_fir_inst.tap_value[4]
		hp_pilot_fir_inst.tap_value[5]
		hp_pilot_fir_inst.tap_value[6]
		hp_pilot_fir_inst.tap_value[7]
		hp_pilot_fir_inst.tap_value[8]
		hp_pilot_fir_inst.tap_value[9]
		hp_pilot_fir_inst.tap_value[10]
		hp_pilot_fir_inst.tap_value[11]
		hp_pilot_fir_inst.tap_value[12]
		hp_pilot_fir_inst.tap_value[13]
		hp_pilot_fir_inst.tap_value[14]
		hp_pilot_fir_inst.tap_value[15]
		hp_pilot_fir_inst.tap_value[16]
		hp_pilot_fir_inst.tap_value[17]
		hp_pilot_fir_inst.tap_value[18]
		hp_pilot_fir_inst.tap_value[19]
		hp_pilot_fir_inst.tap_value[20]
		hp_pilot_fir_inst.tap_value[21]
		hp_pilot_fir_inst.tap_value[22]
		hp_pilot_fir_inst.tap_value[23]
		hp_pilot_fir_inst.tap_value[24]
		hp_pilot_fir_inst.tap_value[25]
		hp_pilot_fir_inst.tap_value[26]
		hp_pilot_fir_inst.tap_value[27]
		hp_pilot_fir_inst.tap_value[28]
		hp_pilot_fir_inst.tap_value[29]
		hp_pilot_fir_inst.tap_value[30]
		hp_pilot_fir_inst.tap_value[31]
		lmr_fir_inst.tap_value[0]
		lmr_fir_inst.tap_value[1]
		lmr_fir_inst.tap_value[2]
		lmr_fir_inst.tap_value[3]
		lmr_fir_inst.tap_value[4]
		lmr_fir_inst.tap_value[5]
		lmr_fir_inst.tap_value[6]
		lmr_fir_inst.tap_value[7]
		lmr_fir_inst.tap_value[8]
		lmr_fir_inst.tap_value[9]
		lmr_fir_inst.tap_value[10]
		lmr_fir_inst.tap_value[11]
		lmr_fir_inst.tap_value[12]
		lmr_fir_inst.tap_value[13]
		lmr_fir_inst.tap_value[14]
		lmr_fir_inst.tap_value[15]
		lmr_fir_inst.tap_value[16]
		lmr_fir_inst.tap_value[17]
		lmr_fir_inst.tap_value[18]
		lmr_fir_inst.tap_value[19]
		lmr_fir_inst.tap_value[20]
		lmr_fir_inst.tap_value[21]
		lmr_fir_inst.tap_value[22]
		lmr_fir_inst.tap_value[23]
		lmr_fir_inst.tap_value[24]
		lmr_fir_inst.tap_value[25]
		lmr_fir_inst.tap_value[26]
		lmr_fir_inst.tap_value[27]
		lmr_fir_inst.tap_value[28]
		lmr_fir_inst.tap_value[29]
		lmr_fir_inst.tap_value[30]
		lmr_fir_inst.tap_value[31]
		lpr_fir_inst.tap_value[0]
		lpr_fir_inst.tap_value[1]
		lpr_fir_inst.tap_value[2]
		lpr_fir_inst.tap_value[3]
		lpr_fir_inst.tap_value[4]
		lpr_fir_inst.tap_value[5]
		lpr_fir_inst.tap_value[6]
		lpr_fir_inst.tap_value[7]
		lpr_fir_inst.tap_value[8]
		lpr_fir_inst.tap_value[9]
		lpr_fir_inst.tap_value[10]
		lpr_fir_inst.tap_value[11]
		lpr_fir_inst.tap_value[12]
		lpr_fir_inst.tap_value[13]
		lpr_fir_inst.tap_value[14]
		lpr_fir_inst.tap_value[15]
		lpr_fir_inst.tap_value[16]
		lpr_fir_inst.tap_value[17]
		lpr_fir_inst.tap_value[18]
		lpr_fir_inst.tap_value[19]
		lpr_fir_inst.tap_value[20]
		lpr_fir_inst.tap_value[21]
		lpr_fir_inst.tap_value[22]
		lpr_fir_inst.tap_value[23]
		lpr_fir_inst.tap_value[24]
		lpr_fir_inst.tap_value[25]
		lpr_fir_inst.tap_value[26]
		lpr_fir_inst.tap_value[27]
		lpr_fir_inst.tap_value[28]
		lpr_fir_inst.tap_value[29]
		lpr_fir_inst.tap_value[30]
		lpr_fir_inst.tap_value[31]

New registers created by packing :
		bp_lmr_fifo_inst.state_ret
		bp_lmr_fifo_inst.state_ret_1
		bp_lmr_fifo_inst.state_ret_2
		bp_lmr_fifo_inst.state_ret_3
		bp_lmr_fifo_inst.state_ret_4
		bp_lmr_fifo_inst.state_ret_5
		bp_lmr_fifo_inst.state_ret_6
		bp_lmr_fifo_inst.state_ret_7
		bp_lmr_fifo_inst.state_ret_8
		bp_lmr_fir_inst.state_ret
		bp_lmr_fir_inst.tap_value_ret
		bp_lmr_fir_inst.tap_value_ret_1
		bp_lmr_fir_inst.tap_value_ret_2
		bp_lmr_fir_inst.tap_value_ret_3
		bp_lmr_fir_inst.tap_value_ret_4
		bp_lmr_fir_inst.tap_value_ret_5
		bp_lmr_fir_inst.tap_value_ret_6
		bp_lmr_fir_inst.tap_value_ret_7
		bp_lmr_fir_inst.tap_value_ret_8
		bp_lmr_fir_inst.tap_value_ret_9
		bp_lmr_fir_inst.tap_value_ret_10
		bp_lmr_fir_inst.tap_value_ret_11
		bp_lmr_fir_inst.tap_value_ret_12
		bp_lmr_fir_inst.tap_value_ret_13
		bp_lmr_fir_inst.tap_value_ret_14
		bp_lmr_fir_inst.tap_value_ret_15
		bp_lmr_fir_inst.tap_value_ret_16
		bp_lmr_fir_inst.tap_value_ret_17
		bp_lmr_fir_inst.tap_value_ret_18
		bp_lmr_fir_inst.tap_value_ret_19
		bp_lmr_fir_inst.tap_value_ret_20
		bp_lmr_fir_inst.tap_value_ret_21
		bp_lmr_fir_inst.tap_value_ret_22
		bp_lmr_fir_inst.tap_value_ret_23
		bp_lmr_fir_inst.tap_value_ret_24
		bp_lmr_fir_inst.tap_value_ret_25
		bp_lmr_fir_inst.tap_value_ret_26
		bp_lmr_fir_inst.tap_value_ret_27
		bp_lmr_fir_inst.tap_value_ret_28
		bp_lmr_fir_inst.tap_value_ret_29
		bp_lmr_fir_inst.tap_value_ret_30
		bp_lmr_fir_inst.tap_value_ret_31
		bp_lmr_fir_inst.tap_value_ret_32
		bp_lmr_fir_inst.tap_value_ret_33
		bp_pilot_fifo_inst.state_ret
		bp_pilot_fifo_inst.state_ret_1
		bp_pilot_fifo_inst.state_ret_2
		bp_pilot_fifo_inst.state_ret_3
		bp_pilot_fifo_inst.state_ret_4
		bp_pilot_fifo_inst.state_ret_5
		bp_pilot_fifo_inst.state_ret_6
		bp_pilot_fifo_inst.state_ret_7
		bp_pilot_fifo_inst.state_ret_8
		bp_pilot_fir_inst.state_ret
		bp_pilot_fir_inst.tap_value_ret
		bp_pilot_fir_inst.tap_value_ret_1
		bp_pilot_fir_inst.tap_value_ret_2
		bp_pilot_fir_inst.tap_value_ret_3
		bp_pilot_fir_inst.tap_value_ret_4
		bp_pilot_fir_inst.tap_value_ret_5
		bp_pilot_fir_inst.tap_value_ret_6
		bp_pilot_fir_inst.tap_value_ret_7
		bp_pilot_fir_inst.tap_value_ret_8
		bp_pilot_fir_inst.tap_value_ret_9
		bp_pilot_fir_inst.tap_value_ret_10
		bp_pilot_fir_inst.tap_value_ret_11
		bp_pilot_fir_inst.tap_value_ret_12
		bp_pilot_fir_inst.tap_value_ret_13
		bp_pilot_fir_inst.tap_value_ret_14
		bp_pilot_fir_inst.tap_value_ret_15
		bp_pilot_fir_inst.tap_value_ret_16
		bp_pilot_fir_inst.tap_value_ret_17
		bp_pilot_fir_inst.tap_value_ret_18
		bp_pilot_fir_inst.tap_value_ret_19
		bp_pilot_fir_inst.tap_value_ret_20
		bp_pilot_fir_inst.tap_value_ret_21
		bp_pilot_fir_inst.tap_value_ret_22
		bp_pilot_fir_inst.tap_value_ret_23
		bp_pilot_fir_inst.tap_value_ret_24
		bp_pilot_fir_inst.tap_value_ret_25
		bp_pilot_fir_inst.tap_value_ret_26
		bp_pilot_fir_inst.tap_value_ret_27
		bp_pilot_fir_inst.tap_value_ret_28
		bp_pilot_fir_inst.tap_value_ret_29
		bp_pilot_fir_inst.tap_value_ret_30
		bp_pilot_fir_inst.tap_value_ret_31
		bp_pilot_fir_inst.tap_value_ret_32
		bp_pilot_fir_inst.tap_value_ret_33
		demodulate_inst.demod_data_valid_ret_5
		demodulate_inst.demod_temp_ret
		demodulate_inst.demod_temp_ret_0
		demodulate_inst.demod_temp_ret_1
		demodulate_inst.imag_curr_ret
		demodulate_inst.imag_curr_ret_0
		demodulate_inst.imag_curr_ret_0_0
		demodulate_inst.imag_curr_ret_1_0
		demodulate_inst.imag_prev_ret_1
		demodulate_inst.imag_prev_ret_2
		demodulate_inst.qarctan_inst.demod_data_valid_ret_2
		demodulate_inst.real_curr_ret_0
		demodulate_inst.state_ret_2
		demodulate_inst.state_ret_3
		demodulate_inst.state_ret_5
		fir_cmplx_inst.imagtap_value_ret
		fir_cmplx_inst.imagtap_value_ret_1
		fir_cmplx_inst.imagtap_value_ret_3
		fir_cmplx_inst.imagtap_value_ret_4
		fir_cmplx_inst.imagtap_value_ret_5
		fir_cmplx_inst.imagtap_value_ret_6
		fir_cmplx_inst.imagtap_value_ret_7
		fir_cmplx_inst.imagtap_value_ret_8
		fir_cmplx_inst.imagtap_value_ret_9
		fir_cmplx_inst.imagtap_value_ret_10
		fir_cmplx_inst.imagtap_value_ret_11
		fir_cmplx_inst.imagtap_value_ret_12
		fir_cmplx_inst.imagtap_value_ret_13
		fir_cmplx_inst.imagtap_value_ret_14
		fir_cmplx_inst.imagtap_value_ret_15
		fir_cmplx_inst.imagtap_value_ret_16
		fir_cmplx_inst.imagtap_value_ret_17
		fir_cmplx_inst.imagtap_value_ret_18
		fir_cmplx_inst.imagtap_value_ret_19
		fir_cmplx_inst.imagtap_value_ret_20
		fir_cmplx_inst.imagtap_value_ret_21
		fir_cmplx_inst.imagtap_value_ret_22
		fir_cmplx_inst.imagtap_value_ret_23
		fir_cmplx_inst.imagtap_value_ret_24
		fir_cmplx_inst.imagtap_value_ret_25
		fir_cmplx_inst.imagtap_value_ret_26
		fir_cmplx_inst.imagtap_value_ret_27
		fir_cmplx_inst.imagtap_value_ret_28
		fir_cmplx_inst.imagtap_value_ret_29
		fir_cmplx_inst.imagtap_value_ret_30
		fir_cmplx_inst.imagtap_value_ret_31
		fir_cmplx_inst.imagtap_value_ret_32
		fir_cmplx_inst.imagtap_value_ret_33
		fir_cmplx_inst.realtap_value_ret
		fir_cmplx_inst.realtap_value_ret_1
		fir_cmplx_inst.realtap_value_ret_2
		fir_cmplx_inst.realtap_value_ret_3
		fir_cmplx_inst.realtap_value_ret_4
		fir_cmplx_inst.realtap_value_ret_5
		fir_cmplx_inst.realtap_value_ret_6
		fir_cmplx_inst.realtap_value_ret_7
		fir_cmplx_inst.realtap_value_ret_8
		fir_cmplx_inst.realtap_value_ret_9
		fir_cmplx_inst.realtap_value_ret_10
		fir_cmplx_inst.realtap_value_ret_11
		fir_cmplx_inst.realtap_value_ret_12
		fir_cmplx_inst.realtap_value_ret_13
		fir_cmplx_inst.realtap_value_ret_14
		fir_cmplx_inst.realtap_value_ret_15
		fir_cmplx_inst.realtap_value_ret_16
		fir_cmplx_inst.realtap_value_ret_17
		fir_cmplx_inst.realtap_value_ret_18
		fir_cmplx_inst.realtap_value_ret_19
		fir_cmplx_inst.realtap_value_ret_20
		fir_cmplx_inst.realtap_value_ret_21
		fir_cmplx_inst.realtap_value_ret_22
		fir_cmplx_inst.realtap_value_ret_23
		fir_cmplx_inst.realtap_value_ret_24
		fir_cmplx_inst.realtap_value_ret_25
		fir_cmplx_inst.realtap_value_ret_26
		fir_cmplx_inst.realtap_value_ret_27
		fir_cmplx_inst.realtap_value_ret_28
		fir_cmplx_inst.realtap_value_ret_29
		fir_cmplx_inst.realtap_value_ret_30
		fir_cmplx_inst.realtap_value_ret_31
		fir_cmplx_inst.realtap_value_ret_32
		fir_cmplx_inst.realtap_value_ret_33
		hp_pilot_fifo_inst.state_ret
		hp_pilot_fifo_inst.state_ret_1
		hp_pilot_fifo_inst.state_ret_2
		hp_pilot_fifo_inst.state_ret_3
		hp_pilot_fifo_inst.state_ret_4
		hp_pilot_fifo_inst.state_ret_5
		hp_pilot_fifo_inst.state_ret_6
		hp_pilot_fifo_inst.state_ret_7
		hp_pilot_fifo_inst.state_ret_8
		hp_pilot_fir_inst.state_ret
		hp_pilot_fir_inst.tap_value_ret
		hp_pilot_fir_inst.tap_value_ret_1
		hp_pilot_fir_inst.tap_value_ret_2
		hp_pilot_fir_inst.tap_value_ret_3
		hp_pilot_fir_inst.tap_value_ret_4
		hp_pilot_fir_inst.tap_value_ret_5
		hp_pilot_fir_inst.tap_value_ret_6
		hp_pilot_fir_inst.tap_value_ret_7
		hp_pilot_fir_inst.tap_value_ret_8
		hp_pilot_fir_inst.tap_value_ret_9
		hp_pilot_fir_inst.tap_value_ret_10
		hp_pilot_fir_inst.tap_value_ret_11
		hp_pilot_fir_inst.tap_value_ret_12
		hp_pilot_fir_inst.tap_value_ret_13
		hp_pilot_fir_inst.tap_value_ret_14
		hp_pilot_fir_inst.tap_value_ret_15
		hp_pilot_fir_inst.tap_value_ret_16
		hp_pilot_fir_inst.tap_value_ret_17
		hp_pilot_fir_inst.tap_value_ret_18
		hp_pilot_fir_inst.tap_value_ret_19
		hp_pilot_fir_inst.tap_value_ret_20
		hp_pilot_fir_inst.tap_value_ret_21
		hp_pilot_fir_inst.tap_value_ret_22
		hp_pilot_fir_inst.tap_value_ret_23
		hp_pilot_fir_inst.tap_value_ret_24
		hp_pilot_fir_inst.tap_value_ret_25
		hp_pilot_fir_inst.tap_value_ret_26
		hp_pilot_fir_inst.tap_value_ret_27
		hp_pilot_fir_inst.tap_value_ret_28
		hp_pilot_fir_inst.tap_value_ret_29
		hp_pilot_fir_inst.tap_value_ret_30
		hp_pilot_fir_inst.tap_value_ret_31
		hp_pilot_fir_inst.tap_value_ret_32
		hp_pilot_fir_inst.tap_value_ret_33
		left_deemph_fifo_inst.wr_addr_ret
		left_deemph_fifo_inst.wr_addr_ret_1
		left_deemph_fifo_inst.wr_addr_ret_3
		left_deemph_fifo_inst.wr_addr_ret_4
		left_deemph_fifo_inst.wr_addr_ret_6
		left_deemph_fifo_inst.wr_addr_ret_7
		left_deemph_fifo_inst.wr_addr_ret_8
		left_deemph_fifo_inst.wr_addr_ret_9
		left_deemph_fifo_inst.wr_addr_ret_10
		left_deemph_inst.state_ret
		left_deemph_inst.state_ret_1
		left_gain_fifo_inst.empty_ret_1
		left_gain_fifo_inst.empty_ret_2
		left_gain_fifo_inst.empty_ret_3
		left_gain_fifo_inst.empty_ret_4
		left_gain_fifo_inst.empty_ret_5
		left_gain_fifo_inst.empty_ret_6
		left_gain_fifo_inst.empty_ret_7
		left_gain_fifo_inst.empty_ret_8
		left_gain_fifo_inst.empty_ret_9
		left_gain_fifo_inst.empty_ret_10
		left_gain_fifo_inst.empty_ret_11
		left_gain_fifo_inst.empty_ret_12
		left_gain_fifo_inst.empty_ret_13
		left_gain_inst.empty_ret_2
		left_gain_inst.empty_ret_3
		lmr_fifo_inst.state_ret
		lmr_fifo_inst.state_ret_1
		lmr_fifo_inst.state_ret_2
		lmr_fifo_inst.state_ret_3
		lmr_fifo_inst.state_ret_4
		lmr_fifo_inst.state_ret_5
		lmr_fifo_inst.state_ret_6
		lmr_fifo_inst.state_ret_7
		lmr_fifo_inst.state_ret_8
		lmr_fir_inst.state_ret
		lmr_fir_inst.tap_value_ret
		lmr_fir_inst.tap_value_ret_1
		lmr_fir_inst.tap_value_ret_2
		lmr_fir_inst.tap_value_ret_3
		lmr_fir_inst.tap_value_ret_4
		lmr_fir_inst.tap_value_ret_5
		lmr_fir_inst.tap_value_ret_6
		lmr_fir_inst.tap_value_ret_7
		lmr_fir_inst.tap_value_ret_8
		lmr_fir_inst.tap_value_ret_9
		lmr_fir_inst.tap_value_ret_10
		lmr_fir_inst.tap_value_ret_11
		lmr_fir_inst.tap_value_ret_12
		lmr_fir_inst.tap_value_ret_13
		lmr_fir_inst.tap_value_ret_14
		lmr_fir_inst.tap_value_ret_15
		lmr_fir_inst.tap_value_ret_16
		lmr_fir_inst.tap_value_ret_17
		lmr_fir_inst.tap_value_ret_18
		lmr_fir_inst.tap_value_ret_19
		lmr_fir_inst.tap_value_ret_20
		lmr_fir_inst.tap_value_ret_21
		lmr_fir_inst.tap_value_ret_22
		lmr_fir_inst.tap_value_ret_23
		lmr_fir_inst.tap_value_ret_24
		lmr_fir_inst.tap_value_ret_25
		lmr_fir_inst.tap_value_ret_26
		lmr_fir_inst.tap_value_ret_27
		lmr_fir_inst.tap_value_ret_28
		lmr_fir_inst.tap_value_ret_29
		lmr_fir_inst.tap_value_ret_30
		lmr_fir_inst.tap_value_ret_31
		lmr_fir_inst.tap_value_ret_32
		lmr_fir_inst.tap_value_ret_33
		lpr_fifo_inst.state_ret
		lpr_fifo_inst.state_ret_1
		lpr_fifo_inst.state_ret_2
		lpr_fifo_inst.state_ret_3
		lpr_fifo_inst.state_ret_4
		lpr_fifo_inst.state_ret_5
		lpr_fifo_inst.state_ret_6
		lpr_fifo_inst.state_ret_7
		lpr_fifo_inst.state_ret_8
		lpr_fir_inst.state_ret
		lpr_fir_inst.tap_value_ret
		lpr_fir_inst.tap_value_ret_1
		lpr_fir_inst.tap_value_ret_2
		lpr_fir_inst.tap_value_ret_3
		lpr_fir_inst.tap_value_ret_4
		lpr_fir_inst.tap_value_ret_5
		lpr_fir_inst.tap_value_ret_6
		lpr_fir_inst.tap_value_ret_7
		lpr_fir_inst.tap_value_ret_8
		lpr_fir_inst.tap_value_ret_9
		lpr_fir_inst.tap_value_ret_10
		lpr_fir_inst.tap_value_ret_11
		lpr_fir_inst.tap_value_ret_12
		lpr_fir_inst.tap_value_ret_13
		lpr_fir_inst.tap_value_ret_14
		lpr_fir_inst.tap_value_ret_15
		lpr_fir_inst.tap_value_ret_16
		lpr_fir_inst.tap_value_ret_17
		lpr_fir_inst.tap_value_ret_18
		lpr_fir_inst.tap_value_ret_19
		lpr_fir_inst.tap_value_ret_20
		lpr_fir_inst.tap_value_ret_21
		lpr_fir_inst.tap_value_ret_22
		lpr_fir_inst.tap_value_ret_23
		lpr_fir_inst.tap_value_ret_24
		lpr_fir_inst.tap_value_ret_25
		lpr_fir_inst.tap_value_ret_26
		lpr_fir_inst.tap_value_ret_27
		lpr_fir_inst.tap_value_ret_28
		lpr_fir_inst.tap_value_ret_29
		lpr_fir_inst.tap_value_ret_30
		lpr_fir_inst.tap_value_ret_31
		lpr_fir_inst.tap_value_ret_32
		lpr_fir_inst.tap_value_ret_33
		read_iq_inst.state_ret_2
		read_iq_inst.state_ret_5
		right_deemph_fifo_inst.wr_addr_ret
		right_deemph_fifo_inst.wr_addr_ret_1
		right_deemph_fifo_inst.wr_addr_ret_3
		right_deemph_fifo_inst.wr_addr_ret_4
		right_deemph_fifo_inst.wr_addr_ret_6
		right_deemph_fifo_inst.wr_addr_ret_7
		right_deemph_fifo_inst.wr_addr_ret_8
		right_deemph_fifo_inst.wr_addr_ret_9
		right_deemph_fifo_inst.wr_addr_ret_10
		right_deemph_inst.state_ret
		right_deemph_inst.state_ret_1
		right_fifo_inst.state_ret
		right_fifo_inst.wr_addr_ret
		right_fifo_inst.wr_addr_ret_1
		right_fifo_inst.wr_addr_ret_3
		right_fifo_inst.wr_addr_ret_4
		right_fifo_inst.wr_addr_ret_6
		right_fifo_inst.wr_addr_ret_7
		right_fifo_inst.wr_addr_ret_8
		right_fifo_inst.wr_addr_ret_9
		right_gain_fifo_inst.empty_ret_1
		right_gain_fifo_inst.empty_ret_2
		right_gain_fifo_inst.empty_ret_3
		right_gain_fifo_inst.empty_ret_4
		right_gain_fifo_inst.empty_ret_5
		right_gain_fifo_inst.empty_ret_6
		right_gain_fifo_inst.empty_ret_7
		right_gain_fifo_inst.empty_ret_8
		right_gain_fifo_inst.empty_ret_9
		right_gain_fifo_inst.empty_ret_10
		right_gain_fifo_inst.empty_ret_11
		right_gain_fifo_inst.empty_ret_12
		right_gain_fifo_inst.empty_ret_13
		right_gain_inst.empty_ret_2
		right_gain_inst.empty_ret_3
		sub_inst.state_ret_1

@N: MF322 |Retiming summary: 516 registers retimed to 871 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 516 registers retimed to 871

Original and Pipelined registers replaced by retiming :
		bp_lmr_fir_inst.product[18]
		bp_lmr_fir_inst.product[19]
		bp_lmr_fir_inst.product[20]
		bp_lmr_fir_inst.product[21]
		bp_lmr_fir_inst.product[22]
		bp_lmr_fir_inst.product[23]
		bp_lmr_fir_inst.product[24]
		bp_lmr_fir_inst.product[25]
		bp_lmr_fir_inst.product[26]
		bp_lmr_fir_inst.product[27]
		bp_lmr_fir_inst.product[28]
		bp_lmr_fir_inst.product[29]
		bp_lmr_fir_inst.product[30]
		bp_lmr_fir_inst.product[31]
		bp_pilot_fir_inst.product[18]
		bp_pilot_fir_inst.product[19]
		bp_pilot_fir_inst.product[20]
		bp_pilot_fir_inst.product[21]
		bp_pilot_fir_inst.product[22]
		bp_pilot_fir_inst.product[23]
		bp_pilot_fir_inst.product[24]
		bp_pilot_fir_inst.product[25]
		bp_pilot_fir_inst.product[26]
		bp_pilot_fir_inst.product[27]
		bp_pilot_fir_inst.product[28]
		bp_pilot_fir_inst.product[29]
		bp_pilot_fir_inst.product[30]
		bp_pilot_fir_inst.product[31]
		demodulate_inst.qarctan_inst.divider_inst.a[16]
		demodulate_inst.qarctan_inst.divider_inst.a[17]
		demodulate_inst.qarctan_inst.divider_inst.a[18]
		demodulate_inst.qarctan_inst.divider_inst.a[19]
		demodulate_inst.qarctan_inst.divider_inst.a[20]
		demodulate_inst.qarctan_inst.divider_inst.a[21]
		demodulate_inst.qarctan_inst.divider_inst.a[22]
		demodulate_inst.qarctan_inst.divider_inst.a[23]
		demodulate_inst.qarctan_inst.divider_inst.a[24]
		demodulate_inst.qarctan_inst.divider_inst.a[25]
		demodulate_inst.qarctan_inst.divider_inst.a[26]
		demodulate_inst.qarctan_inst.divider_inst.a[27]
		demodulate_inst.qarctan_inst.divider_inst.a[28]
		demodulate_inst.qarctan_inst.divider_inst.a[29]
		demodulate_inst.qarctan_inst.divider_inst.a[30]
		demodulate_inst.qarctan_inst.divider_inst.a[31]
		fir_cmplx_inst.real_product[18]
		fir_cmplx_inst.real_product[19]
		fir_cmplx_inst.real_product[20]
		fir_cmplx_inst.real_product[21]
		fir_cmplx_inst.real_product[22]
		fir_cmplx_inst.real_product[23]
		fir_cmplx_inst.real_product[24]
		fir_cmplx_inst.real_product[25]
		fir_cmplx_inst.real_product[26]
		fir_cmplx_inst.real_product[27]
		fir_cmplx_inst.real_product[28]
		fir_cmplx_inst.real_product[29]
		fir_cmplx_inst.real_product[30]
		fir_cmplx_inst.real_product[31]
		fir_cmplx_inst.realimag_product[18]
		fir_cmplx_inst.realimag_product[19]
		fir_cmplx_inst.realimag_product[20]
		fir_cmplx_inst.realimag_product[21]
		fir_cmplx_inst.realimag_product[22]
		fir_cmplx_inst.realimag_product[23]
		fir_cmplx_inst.realimag_product[24]
		fir_cmplx_inst.realimag_product[25]
		fir_cmplx_inst.realimag_product[26]
		fir_cmplx_inst.realimag_product[27]
		fir_cmplx_inst.realimag_product[28]
		fir_cmplx_inst.realimag_product[29]
		fir_cmplx_inst.realimag_product[30]
		fir_cmplx_inst.realimag_product[31]
		hp_pilot_fir_inst.product[18]
		hp_pilot_fir_inst.product[19]
		hp_pilot_fir_inst.product[20]
		hp_pilot_fir_inst.product[21]
		hp_pilot_fir_inst.product[22]
		hp_pilot_fir_inst.product[23]
		hp_pilot_fir_inst.product[24]
		hp_pilot_fir_inst.product[25]
		hp_pilot_fir_inst.product[26]
		hp_pilot_fir_inst.product[27]
		hp_pilot_fir_inst.product[28]
		hp_pilot_fir_inst.product[29]
		hp_pilot_fir_inst.product[30]
		hp_pilot_fir_inst.product[31]
		left_deemph_fifo_inst.wr_addr_0[0]
		left_deemph_fifo_inst.wr_addr_0[1]
		left_deemph_fifo_inst.wr_addr_0[2]
		left_deemph_fifo_inst.wr_addr_0[3]
		left_deemph_fifo_inst.wr_addr_0[4]
		left_deemph_fifo_inst.wr_addr_0[5]
		left_deemph_fifo_inst.wr_addr_0[6]
		left_deemph_fifo_inst.wr_addr_0[7]
		left_gain_fifo_inst.wr_addr_0[0]
		left_gain_fifo_inst.wr_addr_0[1]
		left_gain_fifo_inst.wr_addr_0[2]
		left_gain_fifo_inst.wr_addr_0[3]
		left_gain_fifo_inst.wr_addr_0[4]
		left_gain_fifo_inst.wr_addr_0[5]
		left_gain_fifo_inst.wr_addr_0[6]
		left_gain_fifo_inst.wr_addr_0[7]
		lmr_fifo_inst.wr_addr_0[0]
		lmr_fifo_inst.wr_addr_0[1]
		lmr_fifo_inst.wr_addr_0[2]
		lmr_fifo_inst.wr_addr_0[3]
		lmr_fifo_inst.wr_addr_0[4]
		lmr_fifo_inst.wr_addr_0[5]
		lmr_fifo_inst.wr_addr_0[6]
		lmr_fifo_inst.wr_addr_0[7]
		lmr_fir_inst.product[18]
		lmr_fir_inst.product[19]
		lmr_fir_inst.product[20]
		lmr_fir_inst.product[21]
		lmr_fir_inst.product[22]
		lmr_fir_inst.product[23]
		lmr_fir_inst.product[24]
		lmr_fir_inst.product[25]
		lmr_fir_inst.product[26]
		lmr_fir_inst.product[27]
		lmr_fir_inst.product[28]
		lmr_fir_inst.product[29]
		lmr_fir_inst.product[30]
		lmr_fir_inst.product[31]
		lpr_fifo_inst.wr_addr_0[0]
		lpr_fifo_inst.wr_addr_0[1]
		lpr_fifo_inst.wr_addr_0[2]
		lpr_fifo_inst.wr_addr_0[3]
		lpr_fifo_inst.wr_addr_0[4]
		lpr_fifo_inst.wr_addr_0[5]
		lpr_fifo_inst.wr_addr_0[6]
		lpr_fifo_inst.wr_addr_0[7]
		lpr_fir_inst.product[18]
		lpr_fir_inst.product[19]
		lpr_fir_inst.product[20]
		lpr_fir_inst.product[21]
		lpr_fir_inst.product[22]
		lpr_fir_inst.product[23]
		lpr_fir_inst.product[24]
		lpr_fir_inst.product[25]
		lpr_fir_inst.product[26]
		lpr_fir_inst.product[27]
		lpr_fir_inst.product[28]
		lpr_fir_inst.product[29]
		lpr_fir_inst.product[30]
		lpr_fir_inst.product[31]
		mult_demod_lmr_inst.calc[18]
		mult_demod_lmr_inst.calc[19]
		mult_demod_lmr_inst.calc[20]
		mult_demod_lmr_inst.calc[21]
		mult_demod_lmr_inst.calc[22]
		mult_demod_lmr_inst.calc[23]
		mult_demod_lmr_inst.calc[24]
		mult_demod_lmr_inst.calc[25]
		mult_demod_lmr_inst.calc[26]
		mult_demod_lmr_inst.calc[27]
		mult_demod_lmr_inst.calc[28]
		mult_demod_lmr_inst.calc[29]
		mult_demod_lmr_inst.calc[30]
		mult_demod_lmr_inst.calc[31]
		right_deemph_fifo_inst.wr_addr_0[0]
		right_deemph_fifo_inst.wr_addr_0[1]
		right_deemph_fifo_inst.wr_addr_0[2]
		right_deemph_fifo_inst.wr_addr_0[3]
		right_deemph_fifo_inst.wr_addr_0[4]
		right_deemph_fifo_inst.wr_addr_0[5]
		right_deemph_fifo_inst.wr_addr_0[6]
		right_deemph_fifo_inst.wr_addr_0[7]
		right_fifo_inst.wr_addr_0[0]
		right_fifo_inst.wr_addr_0[1]
		right_fifo_inst.wr_addr_0[2]
		right_fifo_inst.wr_addr_0[3]
		right_fifo_inst.wr_addr_0[4]
		right_fifo_inst.wr_addr_0[5]
		right_fifo_inst.wr_addr_0[6]
		right_fifo_inst.wr_addr_0[7]
		right_gain_fifo_inst.wr_addr_0[0]
		right_gain_fifo_inst.wr_addr_0[1]
		right_gain_fifo_inst.wr_addr_0[2]
		right_gain_fifo_inst.wr_addr_0[3]
		right_gain_fifo_inst.wr_addr_0[4]
		right_gain_fifo_inst.wr_addr_0[5]
		right_gain_fifo_inst.wr_addr_0[6]
		right_gain_fifo_inst.wr_addr_0[7]

New registers created by retiming :
		bp_lmr_fifo_inst.state_ret_0
		bp_lmr_fifo_inst.state_ret_2
		bp_lmr_fir_inst.product_ret_1
		bp_lmr_fir_inst.product_ret_2
		bp_lmr_fir_inst.product_ret_3
		bp_lmr_fir_inst.product_ret_6
		bp_lmr_fir_inst.product_ret_9
		bp_lmr_fir_inst.product_ret_12
		bp_lmr_fir_inst.product_ret_15
		bp_lmr_fir_inst.product_ret_18
		bp_lmr_fir_inst.product_ret_21
		bp_lmr_fir_inst.product_ret_24
		bp_lmr_fir_inst.product_ret_27
		bp_lmr_fir_inst.product_ret_30
		bp_lmr_fir_inst.product_ret_33
		bp_lmr_fir_inst.product_ret_36
		bp_lmr_fir_inst.product_ret_38
		bp_lmr_fir_inst.product_ret_40
		bp_lmr_fir_inst.product_ret_41
		bp_lmr_fir_inst.product_ret_43
		bp_lmr_fir_inst.product_ret_44
		bp_lmr_fir_inst.product_ret_46
		bp_lmr_fir_inst.product_ret_47
		bp_lmr_fir_inst.product_ret_49
		bp_lmr_fir_inst.product_ret_50
		bp_lmr_fir_inst.product_ret_52
		bp_lmr_fir_inst.product_ret_53
		bp_lmr_fir_inst.product_ret_55
		bp_lmr_fir_inst.product_ret_56
		bp_lmr_fir_inst.product_ret_58
		bp_lmr_fir_inst.product_ret_59
		bp_lmr_fir_inst.product_ret_61
		bp_lmr_fir_inst.product_ret_62
		bp_lmr_fir_inst.product_ret_64
		bp_lmr_fir_inst.product_ret_65
		bp_lmr_fir_inst.product_ret_67
		bp_lmr_fir_inst.product_ret_68
		bp_lmr_fir_inst.product_ret_70
		bp_lmr_fir_inst.product_ret_71
		bp_lmr_fir_inst.product_ret_73
		bp_lmr_fir_inst.product_ret_74
		bp_lmr_fir_inst.product_ret_76
		bp_lmr_fir_inst.product_ret_77
		bp_lmr_fir_inst.product_ret_79
		bp_pilot_fir_inst.product_ret_1
		bp_pilot_fir_inst.product_ret_2
		bp_pilot_fir_inst.product_ret_3
		bp_pilot_fir_inst.product_ret_6
		bp_pilot_fir_inst.product_ret_9
		bp_pilot_fir_inst.product_ret_12
		bp_pilot_fir_inst.product_ret_15
		bp_pilot_fir_inst.product_ret_18
		bp_pilot_fir_inst.product_ret_21
		bp_pilot_fir_inst.product_ret_24
		bp_pilot_fir_inst.product_ret_27
		bp_pilot_fir_inst.product_ret_30
		bp_pilot_fir_inst.product_ret_33
		bp_pilot_fir_inst.product_ret_36
		bp_pilot_fir_inst.product_ret_38
		bp_pilot_fir_inst.product_ret_40
		bp_pilot_fir_inst.product_ret_41
		bp_pilot_fir_inst.product_ret_43
		bp_pilot_fir_inst.product_ret_44
		bp_pilot_fir_inst.product_ret_46
		bp_pilot_fir_inst.product_ret_47
		bp_pilot_fir_inst.product_ret_49
		bp_pilot_fir_inst.product_ret_50
		bp_pilot_fir_inst.product_ret_52
		bp_pilot_fir_inst.product_ret_53
		bp_pilot_fir_inst.product_ret_55
		bp_pilot_fir_inst.product_ret_56
		bp_pilot_fir_inst.product_ret_58
		bp_pilot_fir_inst.product_ret_59
		bp_pilot_fir_inst.product_ret_61
		bp_pilot_fir_inst.product_ret_62
		bp_pilot_fir_inst.product_ret_64
		bp_pilot_fir_inst.product_ret_65
		bp_pilot_fir_inst.product_ret_67
		bp_pilot_fir_inst.product_ret_68
		bp_pilot_fir_inst.product_ret_70
		bp_pilot_fir_inst.product_ret_71
		bp_pilot_fir_inst.product_ret_73
		bp_pilot_fir_inst.product_ret_74
		bp_pilot_fir_inst.product_ret_76
		bp_pilot_fir_inst.product_ret_77
		bp_pilot_fir_inst.product_ret_79
		demodulate_inst.demod_temp_ret_0
		demodulate_inst.demod_temp_ret_1
		demodulate_inst.demod_temp_ret_2
		demodulate_inst.demod_temp_ret_3
		demodulate_inst.empty_ret
		demodulate_inst.imag_prev_ret_2
		demodulate_inst.qarctan_inst.divider_inst.a_ret_0
		demodulate_inst.qarctan_inst.divider_inst.a_ret_1
		demodulate_inst.qarctan_inst.divider_inst.a_ret_2
		demodulate_inst.qarctan_inst.divider_inst.a_ret_3
		demodulate_inst.qarctan_inst.divider_inst.a_ret_4
		demodulate_inst.qarctan_inst.divider_inst.a_ret_5
		demodulate_inst.qarctan_inst.divider_inst.a_ret_6
		demodulate_inst.qarctan_inst.divider_inst.a_ret_7
		demodulate_inst.qarctan_inst.divider_inst.a_ret_8
		demodulate_inst.qarctan_inst.divider_inst.a_ret_9
		demodulate_inst.qarctan_inst.divider_inst.a_ret_10
		demodulate_inst.qarctan_inst.divider_inst.a_ret_11
		demodulate_inst.qarctan_inst.divider_inst.a_ret_12
		demodulate_inst.qarctan_inst.divider_inst.a_ret_13
		demodulate_inst.qarctan_inst.divider_inst.a_ret_14
		demodulate_inst.qarctan_inst.divider_inst.a_ret_15
		demodulate_inst.qarctan_inst.divider_inst.a_ret_17
		demodulate_inst.qarctan_inst.divider_inst.a_ret_18
		demodulate_inst.state_0_ret
		fir_cmplx_inst.real_product_ret
		fir_cmplx_inst.real_product_ret_0
		fir_cmplx_inst.real_product_ret_1
		fir_cmplx_inst.real_product_ret_2
		fir_cmplx_inst.real_product_ret_3
		fir_cmplx_inst.real_product_ret_5
		fir_cmplx_inst.real_product_ret_7
		fir_cmplx_inst.real_product_ret_9
		fir_cmplx_inst.real_product_ret_11
		fir_cmplx_inst.real_product_ret_12
		fir_cmplx_inst.real_product_ret_14
		fir_cmplx_inst.real_product_ret_15
		fir_cmplx_inst.real_product_ret_17
		fir_cmplx_inst.real_product_ret_18
		fir_cmplx_inst.real_product_ret_20
		fir_cmplx_inst.real_product_ret_21
		fir_cmplx_inst.real_product_ret_23
		fir_cmplx_inst.real_product_ret_24
		fir_cmplx_inst.real_product_ret_26
		fir_cmplx_inst.real_product_ret_27
		fir_cmplx_inst.real_product_ret_29
		fir_cmplx_inst.real_product_ret_30
		fir_cmplx_inst.real_product_ret_32
		fir_cmplx_inst.real_product_ret_33
		fir_cmplx_inst.real_product_ret_35
		fir_cmplx_inst.realimag_product_ret
		fir_cmplx_inst.realimag_product_ret_0
		fir_cmplx_inst.realimag_product_ret_1
		fir_cmplx_inst.realimag_product_ret_2
		fir_cmplx_inst.realimag_product_ret_3
		fir_cmplx_inst.realimag_product_ret_5
		fir_cmplx_inst.realimag_product_ret_7
		fir_cmplx_inst.realimag_product_ret_9
		fir_cmplx_inst.realimag_product_ret_11
		fir_cmplx_inst.realimag_product_ret_12
		fir_cmplx_inst.realimag_product_ret_14
		fir_cmplx_inst.realimag_product_ret_15
		fir_cmplx_inst.realimag_product_ret_17
		fir_cmplx_inst.realimag_product_ret_18
		fir_cmplx_inst.realimag_product_ret_20
		fir_cmplx_inst.realimag_product_ret_21
		fir_cmplx_inst.realimag_product_ret_23
		fir_cmplx_inst.realimag_product_ret_24
		fir_cmplx_inst.realimag_product_ret_26
		fir_cmplx_inst.realimag_product_ret_27
		fir_cmplx_inst.realimag_product_ret_29
		fir_cmplx_inst.realimag_product_ret_30
		fir_cmplx_inst.realimag_product_ret_32
		fir_cmplx_inst.realimag_product_ret_33
		fir_cmplx_inst.realimag_product_ret_35
		hp_pilot_fir_inst.product_ret_1
		hp_pilot_fir_inst.product_ret_2
		hp_pilot_fir_inst.product_ret_3
		hp_pilot_fir_inst.product_ret_6
		hp_pilot_fir_inst.product_ret_9
		hp_pilot_fir_inst.product_ret_12
		hp_pilot_fir_inst.product_ret_15
		hp_pilot_fir_inst.product_ret_18
		hp_pilot_fir_inst.product_ret_21
		hp_pilot_fir_inst.product_ret_24
		hp_pilot_fir_inst.product_ret_27
		hp_pilot_fir_inst.product_ret_30
		hp_pilot_fir_inst.product_ret_33
		hp_pilot_fir_inst.product_ret_36
		hp_pilot_fir_inst.product_ret_38
		hp_pilot_fir_inst.product_ret_40
		hp_pilot_fir_inst.product_ret_41
		hp_pilot_fir_inst.product_ret_43
		hp_pilot_fir_inst.product_ret_44
		hp_pilot_fir_inst.product_ret_46
		hp_pilot_fir_inst.product_ret_47
		hp_pilot_fir_inst.product_ret_49
		hp_pilot_fir_inst.product_ret_50
		hp_pilot_fir_inst.product_ret_52
		hp_pilot_fir_inst.product_ret_53
		hp_pilot_fir_inst.product_ret_55
		hp_pilot_fir_inst.product_ret_56
		hp_pilot_fir_inst.product_ret_58
		hp_pilot_fir_inst.product_ret_59
		hp_pilot_fir_inst.product_ret_61
		hp_pilot_fir_inst.product_ret_62
		hp_pilot_fir_inst.product_ret_64
		hp_pilot_fir_inst.product_ret_65
		hp_pilot_fir_inst.product_ret_67
		hp_pilot_fir_inst.product_ret_68
		hp_pilot_fir_inst.product_ret_70
		hp_pilot_fir_inst.product_ret_71
		hp_pilot_fir_inst.product_ret_73
		hp_pilot_fir_inst.product_ret_74
		hp_pilot_fir_inst.product_ret_76
		hp_pilot_fir_inst.product_ret_77
		hp_pilot_fir_inst.product_ret_79
		imag_fifo_inst.rd_addr_ret_1
		imag_fifo_inst.rd_addr_ret_2
		imag_fifo_inst.rd_addr_ret_3
		lmr_fir_inst.product_ret_1
		lmr_fir_inst.product_ret_2
		lmr_fir_inst.product_ret_3
		lmr_fir_inst.product_ret_6
		lmr_fir_inst.product_ret_9
		lmr_fir_inst.product_ret_12
		lmr_fir_inst.product_ret_15
		lmr_fir_inst.product_ret_18
		lmr_fir_inst.product_ret_21
		lmr_fir_inst.product_ret_24
		lmr_fir_inst.product_ret_27
		lmr_fir_inst.product_ret_30
		lmr_fir_inst.product_ret_33
		lmr_fir_inst.product_ret_36
		lmr_fir_inst.product_ret_38
		lmr_fir_inst.product_ret_40
		lmr_fir_inst.product_ret_41
		lmr_fir_inst.product_ret_43
		lmr_fir_inst.product_ret_44
		lmr_fir_inst.product_ret_46
		lmr_fir_inst.product_ret_47
		lmr_fir_inst.product_ret_49
		lmr_fir_inst.product_ret_50
		lmr_fir_inst.product_ret_52
		lmr_fir_inst.product_ret_53
		lmr_fir_inst.product_ret_55
		lmr_fir_inst.product_ret_56
		lmr_fir_inst.product_ret_58
		lmr_fir_inst.product_ret_59
		lmr_fir_inst.product_ret_61
		lmr_fir_inst.product_ret_62
		lmr_fir_inst.product_ret_64
		lmr_fir_inst.product_ret_65
		lmr_fir_inst.product_ret_67
		lmr_fir_inst.product_ret_68
		lmr_fir_inst.product_ret_70
		lmr_fir_inst.product_ret_71
		lmr_fir_inst.product_ret_73
		lmr_fir_inst.product_ret_74
		lmr_fir_inst.product_ret_76
		lmr_fir_inst.product_ret_77
		lmr_fir_inst.product_ret_79
		lpr_fir_inst.product_ret_1
		lpr_fir_inst.product_ret_2
		lpr_fir_inst.product_ret_3
		lpr_fir_inst.product_ret_6
		lpr_fir_inst.product_ret_9
		lpr_fir_inst.product_ret_12
		lpr_fir_inst.product_ret_15
		lpr_fir_inst.product_ret_18
		lpr_fir_inst.product_ret_21
		lpr_fir_inst.product_ret_24
		lpr_fir_inst.product_ret_27
		lpr_fir_inst.product_ret_30
		lpr_fir_inst.product_ret_33
		lpr_fir_inst.product_ret_36
		lpr_fir_inst.product_ret_38
		lpr_fir_inst.product_ret_40
		lpr_fir_inst.product_ret_41
		lpr_fir_inst.product_ret_43
		lpr_fir_inst.product_ret_44
		lpr_fir_inst.product_ret_46
		lpr_fir_inst.product_ret_47
		lpr_fir_inst.product_ret_49
		lpr_fir_inst.product_ret_50
		lpr_fir_inst.product_ret_52
		lpr_fir_inst.product_ret_53
		lpr_fir_inst.product_ret_55
		lpr_fir_inst.product_ret_56
		lpr_fir_inst.product_ret_58
		lpr_fir_inst.product_ret_59
		lpr_fir_inst.product_ret_61
		lpr_fir_inst.product_ret_62
		lpr_fir_inst.product_ret_64
		lpr_fir_inst.product_ret_65
		lpr_fir_inst.product_ret_67
		lpr_fir_inst.product_ret_68
		lpr_fir_inst.product_ret_70
		lpr_fir_inst.product_ret_71
		lpr_fir_inst.product_ret_73
		lpr_fir_inst.product_ret_74
		lpr_fir_inst.product_ret_76
		lpr_fir_inst.product_ret_77
		lpr_fir_inst.product_ret_79
		mult_demod_lmr_inst.calc_ret
		mult_demod_lmr_inst.calc_ret_1
		mult_demod_lmr_inst.calc_ret_2
		mult_demod_lmr_inst.calc_ret_3
		mult_demod_lmr_inst.calc_ret_6
		mult_demod_lmr_inst.calc_ret_9
		mult_demod_lmr_inst.calc_ret_12
		mult_demod_lmr_inst.calc_ret_14
		mult_demod_lmr_inst.calc_ret_15
		mult_demod_lmr_inst.calc_ret_17
		mult_demod_lmr_inst.calc_ret_18
		mult_demod_lmr_inst.calc_ret_20
		mult_demod_lmr_inst.calc_ret_21
		mult_demod_lmr_inst.calc_ret_23
		mult_demod_lmr_inst.calc_ret_24
		mult_demod_lmr_inst.calc_ret_26
		mult_demod_lmr_inst.calc_ret_27
		mult_demod_lmr_inst.calc_ret_29
		mult_demod_lmr_inst.calc_ret_30
		mult_demod_lmr_inst.calc_ret_32
		mult_demod_lmr_inst.calc_ret_33
		mult_demod_lmr_inst.calc_ret_35
		mult_demod_lmr_inst.calc_ret_36
		mult_demod_lmr_inst.calc_ret_38
		mult_demod_lmr_inst.calc_ret_40
		mult_demod_lmr_inst.calc_ret_41
		mult_demod_lmr_inst.calc_ret_43
		mult_demod_lmr_inst.calc_ret_44
		mult_demod_lmr_inst.calc_ret_46
		mult_demod_lmr_inst.calc_ret_47
		mult_demod_lmr_inst.calc_ret_49
		mult_demod_lmr_inst.calc_ret_50
		mult_demod_lmr_inst.calc_ret_52
		mult_demod_lmr_inst.calc_ret_53
		mult_demod_lmr_inst.empty_ret
		real_fifo_inst.rd_addr_ret_3
		real_fifo_inst.wr_addr_ret


		#####   END RETIMING REPORT  #####

@N: FA101 |Net "real_out_din_buf[0]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[1]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[2]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[3]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[4]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[5]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[6]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[7]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[8]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[9]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[10]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[11]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[12]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[13]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[14]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[15]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[16]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[17]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[18]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[19]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[20]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[21]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[22]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[23]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[24]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[25]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[26]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[27]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "real_out_din_buf[28]" with "128" loads has been buffered by "4" buffers due to hard fanout limit of "30" 

Only the first 100 messages of id 'FA101' are reported. To see all messages use 'report_messages -log /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synlog/proj_1_fpga_mapper.srr -id FA101' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FA101} -count unlimited' in the Tcl shell.
@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":63:4:63:12|Instance "mult_demod_lmr_inst.empty_ret" with "54" loads has been replicated "1" time(s) due to hard fanout limit of "30" 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:26s; Memory used current: 458MB peak: 492MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:01m:27s; Memory used current: 464MB peak: 492MB)

@N: MT611 :|Automatically generated clock read_iq_32s_16s_8s_10s|state_derived_clock[0] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 19286 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clock_in            cycloneive_io_ibuf     19286      G_1350[0]      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:01m:29s; CPU Time elapsed 0h:01m:29s; Memory used current: 300MB peak: 492MB)

Writing Analyst data base /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork/proj_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:32s; CPU Time elapsed 0h:01m:32s; Memory used current: 372MB peak: 492MB)

@E: FA456 |Combinational function usage is 22535, which is much higher than part resource 6272
@E: FA457 |Register usage is 19258, which is much higher than part resource 6272
@E: MF871 |Unable to write netlist because of resource overflow.

Start final timing analysis (Real Time elapsed 0h:01m:35s; CPU Time elapsed 0h:01m:34s; Memory used current: 363MB peak: 492MB)

@W: MT420 |Found inferred clock fm_radio|clock with period 10.00ns. Please declare a user-defined clock on port clock.
@N: MT615 |Found clock add|state_derived_clock with period 10.00ns 
@N: MT615 |Found clock gain_32s_10s_1|state_derived_clock[0] with period 10.00ns 
@N: MT615 |Found clock multiply_32s_0|state_derived_clock[0] with period 10.00ns 
@N: MT615 |Found clock gain_32s_10s_0|state_derived_clock[0] with period 10.00ns 
@N: MT615 |Found clock multiply_32s_1|state_derived_clock[0] with period 10.00ns 
@N: MT615 |Found clock div_32s_32s|state_derived_clock[5] with period 10.00ns 
@N: MT535 |Writing timing correlation to file /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_ctd.txt 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar  7 19:50:54 2024
#


Top view:               fm_radio
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_fsm.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.061

                                          Requested     Estimated     Requested     Estimated                Clock                             Clock              
Starting Clock                            Frequency     Frequency     Period        Period        Slack      Type                              Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------
add|state_derived_clock                   100.0 MHz     238.2 MHz     10.000        4.197         9.807      derived (from fm_radio|clock)     Inferred_clkgroup_0
div_32s_32s|state_derived_clock[5]        100.0 MHz     255.5 MHz     10.000        3.914         6.086      derived (from fm_radio|clock)     Inferred_clkgroup_0
fm_radio|clock                            100.0 MHz     82.9 MHz      10.000        12.061        -2.061     inferred                          Inferred_clkgroup_0
gain_32s_10s_0|state_derived_clock[0]     100.0 MHz     166.5 MHz     10.000        6.005         5.315      derived (from fm_radio|clock)     Inferred_clkgroup_0
gain_32s_10s_1|state_derived_clock[0]     100.0 MHz     110.5 MHz     10.000        9.051         5.048      derived (from fm_radio|clock)     Inferred_clkgroup_0
multiply_32s_0|state_derived_clock[0]     100.0 MHz     167.7 MHz     10.000        5.962         9.683      derived (from fm_radio|clock)     Inferred_clkgroup_0
multiply_32s_1|state_derived_clock[0]     100.0 MHz     210.6 MHz     10.000        4.749         9.683      derived (from fm_radio|clock)     Inferred_clkgroup_0
System                                    100.0 MHz     611.8 MHz     10.000        1.635         8.366      system                            system_clkgroup    
==================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  10.000      8.366   |  No paths    -      |  10.000      8.366   |  No paths    -    
System                                 fm_radio|clock                         |  10.000      0.000   |  No paths    -      |  10.000      3.020   |  No paths    -    
System                                 div_32s_32s|state_derived_clock[5]     |  10.000      3.020   |  No paths    -      |  10.000      3.020   |  No paths    -    
fm_radio|clock                         System                                 |  10.000      0.295   |  No paths    -      |  10.000      0.295   |  No paths    -    
fm_radio|clock                         fm_radio|clock                         |  10.000      -2.061  |  No paths    -      |  5.000       0.949   |  No paths    -    
fm_radio|clock                         add|state_derived_clock                |  10.000      5.803   |  No paths    -      |  5.000       5.803   |  No paths    -    
fm_radio|clock                         gain_32s_10s_1|state_derived_clock[0]  |  10.000      0.949   |  No paths    -      |  5.000       0.949   |  No paths    -    
fm_radio|clock                         multiply_32s_0|state_derived_clock[0]  |  10.000      4.038   |  No paths    -      |  5.000       4.038   |  No paths    -    
fm_radio|clock                         gain_32s_10s_0|state_derived_clock[0]  |  10.000      3.995   |  No paths    -      |  5.000       3.995   |  No paths    -    
fm_radio|clock                         multiply_32s_1|state_derived_clock[0]  |  10.000      5.251   |  No paths    -      |  5.000       5.251   |  No paths    -    
fm_radio|clock                         div_32s_32s|state_derived_clock[5]     |  10.000      6.643   |  No paths    -      |  5.000       6.643   |  No paths    -    
add|state_derived_clock                fm_radio|clock                         |  10.000      9.807   |  No paths    -      |  No paths    -       |  No paths    -    
gain_32s_10s_1|state_derived_clock[0]  fm_radio|clock                         |  10.000      5.048   |  No paths    -      |  5.000       18.639  |  No paths    -    
gain_32s_10s_1|state_derived_clock[0]  gain_32s_10s_1|state_derived_clock[0]  |  10.000      18.639  |  No paths    -      |  5.000       18.639  |  No paths    -    
multiply_32s_0|state_derived_clock[0]  fm_radio|clock                         |  10.000      9.683   |  No paths    -      |  5.000       18.210  |  No paths    -    
multiply_32s_0|state_derived_clock[0]  multiply_32s_0|state_derived_clock[0]  |  10.000      18.210  |  No paths    -      |  5.000       18.210  |  No paths    -    
gain_32s_10s_0|state_derived_clock[0]  fm_radio|clock                         |  10.000      5.315   |  No paths    -      |  5.000       18.639  |  No paths    -    
gain_32s_10s_0|state_derived_clock[0]  gain_32s_10s_0|state_derived_clock[0]  |  10.000      18.639  |  No paths    -      |  5.000       18.639  |  No paths    -    
multiply_32s_1|state_derived_clock[0]  fm_radio|clock                         |  10.000      9.683   |  No paths    -      |  5.000       18.210  |  No paths    -    
multiply_32s_1|state_derived_clock[0]  multiply_32s_1|state_derived_clock[0]  |  10.000      18.210  |  No paths    -      |  5.000       18.210  |  No paths    -    
div_32s_32s|state_derived_clock[5]     fm_radio|clock                         |  10.000      6.086   |  No paths    -      |  No paths    -       |  No paths    -    
======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: add|state_derived_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                                Arrival          
Instance                Reference                   Type            Pin      Net                Time        Slack
                        Clock                                                                                    
-----------------------------------------------------------------------------------------------------------------
add_inst.out_din[0]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_0     0.845       9.807
add_inst.out_din[1]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_1     0.845       9.807
add_inst.out_din[2]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_2     0.845       9.807
add_inst.out_din[3]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_3     0.845       9.807
add_inst.out_din[4]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_4     0.845       9.807
add_inst.out_din[5]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_5     0.845       9.807
add_inst.out_din[6]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_6     0.845       9.807
add_inst.out_din[7]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_7     0.845       9.807
add_inst.out_din[8]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_8     0.845       9.807
add_inst.out_din[9]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_9     0.845       9.807
=================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                                          Required          
Instance                    Reference                   Type                                 Pin           Net                Time         Slack
                            Clock                                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[0]     left_out_din_0     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[1]     left_out_din_1     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[2]     left_out_din_2     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[3]     left_out_din_3     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[4]     left_out_din_4     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[5]     left_out_din_5     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[6]     left_out_din_6     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[7]     left_out_din_7     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[8]     left_out_din_8     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[9]     left_out_din_9     10.978       9.807
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.978
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.978

    - Propagation time:                      1.171
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.807

    Number of logic level(s):                0
    Starting point:                          add_inst.out_din[0] / Q[0]
    Ending point:                            left_fifo_inst.fifo_buf / data_a[0]
    The start point is clocked by            add|state_derived_clock [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clock0

Instance / Net                                                   Pin           Pin               Arrival     No. of    
Name                        Type                                 Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
add_inst.out_din[0]         SYNLPM_LAT1                          Q[0]          Out     0.845     0.845       -         
left_out_din_0              Net                                  -             -       0.326     -           1         
left_fifo_inst.fifo_buf     synplicity_altsyncram_RAM_R_W_10     data_a[0]     In      -         1.171       -         
=======================================================================================================================
Total path delay (propagation time + setup) of 0.193 is -0.133(-69.1%) logic and 0.326(169.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: div_32s_32s|state_derived_clock[5]
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                                               Arrival          
Instance                                                  Reference                              Type            Pin      Net                    Time        Slack
                                                          Clock                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.quotient[0]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_0     0.845       6.086
demodulate_inst.qarctan_inst.divider_inst.quotient[3]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_3     0.845       6.097
demodulate_inst.qarctan_inst.divider_inst.quotient[4]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_4     0.845       6.152
demodulate_inst.qarctan_inst.divider_inst.quotient[1]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_1     0.845       6.163
demodulate_inst.qarctan_inst.divider_inst.quotient[5]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_5     0.845       6.218
demodulate_inst.qarctan_inst.divider_inst.quotient[2]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_2     0.845       6.229
demodulate_inst.qarctan_inst.divider_inst.quotient[6]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_6     0.845       6.284
demodulate_inst.qarctan_inst.divider_inst.quotient[7]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_7     0.845       6.350
demodulate_inst.qarctan_inst.divider_inst.quotient[8]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_8     0.845       6.416
demodulate_inst.qarctan_inst.divider_inst.quotient[9]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_9     0.845       6.482
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                               Required          
Instance                                          Reference                              Type       Pin     Net                          Time         Slack
                                                  Clock                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.quad_product[31]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add23     10.527       6.086
demodulate_inst.qarctan_inst.quad_product[30]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add22     10.527       6.152
demodulate_inst.qarctan_inst.quad_product[29]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add21     10.527       6.218
demodulate_inst.qarctan_inst.quad_product[28]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add20     10.527       6.284
demodulate_inst.qarctan_inst.quad_product[27]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add19     10.527       6.350
demodulate_inst.qarctan_inst.quad_product[26]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add18     10.527       6.416
demodulate_inst.qarctan_inst.quad_product[25]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add17     10.527       6.482
demodulate_inst.qarctan_inst.quad_product[24]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add16     10.527       6.548
demodulate_inst.qarctan_inst.quad_product[23]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add15     10.527       6.614
demodulate_inst.qarctan_inst.quad_product[22]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add14     10.527       6.680
===========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.527

    - Propagation time:                      4.441
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.086

    Number of logic level(s):                28
    Starting point:                          demodulate_inst.qarctan_inst.divider_inst.quotient[0] / Q[0]
    Ending point:                            demodulate_inst.qarctan_inst.quad_product[31] / d
    The start point is clocked by            div_32s_32s|state_derived_clock[5] [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.quotient[0]       SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
div_quotient_out_0                                          Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add0      cycloneive_lcell_comb     datab       In      -         1.193       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add0      cycloneive_lcell_comb     cout        Out     0.509     1.702       -         
quad_product_c_3_0_0_carry_0                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add1      cycloneive_lcell_comb     cin         In      -         1.702       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add1      cycloneive_lcell_comb     cout        Out     0.066     1.768       -         
quad_product_c_3_0_0_carry_1                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add2      cycloneive_lcell_comb     cin         In      -         1.768       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add2      cycloneive_lcell_comb     cout        Out     0.066     1.834       -         
quad_product_c_3_0_0_carry_2                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add3      cycloneive_lcell_comb     cin         In      -         1.834       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add3      cycloneive_lcell_comb     cout        Out     0.066     1.900       -         
quad_product_c_3_0_0_carry_3                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add4      cycloneive_lcell_comb     cin         In      -         1.900       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add4      cycloneive_lcell_comb     cout        Out     0.066     1.966       -         
quad_product_c_3_0_0_carry_4                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add5      cycloneive_lcell_comb     cin         In      -         1.966       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add5      cycloneive_lcell_comb     cout        Out     0.066     2.032       -         
quad_product_c_3_0_0_carry_5                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add6      cycloneive_lcell_comb     cin         In      -         2.032       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add6      cycloneive_lcell_comb     cout        Out     0.066     2.098       -         
quad_product_c_3_0_0_carry_6                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add7      cycloneive_lcell_comb     cin         In      -         2.098       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add7      cycloneive_lcell_comb     cout        Out     0.066     2.164       -         
quad_product_c_3_0_0_carry_7                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add8      cycloneive_lcell_comb     cin         In      -         2.164       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add8      cycloneive_lcell_comb     cout        Out     0.066     2.230       -         
quad_product_c_3_0_0_carry_8                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add9      cycloneive_lcell_comb     cin         In      -         2.230       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add9      cycloneive_lcell_comb     cout        Out     0.066     2.296       -         
quad_product_c_3_0_0_carry_9                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add10     cycloneive_lcell_comb     cin         In      -         2.296       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add10     cycloneive_lcell_comb     cout        Out     0.066     2.362       -         
quad_product_c_3_0_0_carry_10                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add11     cycloneive_lcell_comb     cin         In      -         2.362       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add11     cycloneive_lcell_comb     cout        Out     0.066     2.428       -         
quad_product_c_3_0_0_carry_11                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add12     cycloneive_lcell_comb     cin         In      -         2.428       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add12     cycloneive_lcell_comb     cout        Out     0.066     2.494       -         
quad_product_c_3_0_0_carry_12                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add13     cycloneive_lcell_comb     cin         In      -         2.494       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add13     cycloneive_lcell_comb     cout        Out     0.066     2.560       -         
quad_product_c_3_0_0_carry_13                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add14     cycloneive_lcell_comb     cin         In      -         2.560       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add14     cycloneive_lcell_comb     cout        Out     0.066     2.626       -         
quad_product_c_3_0_0_carry_14                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add15     cycloneive_lcell_comb     cin         In      -         2.626       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add15     cycloneive_lcell_comb     cout        Out     0.066     2.692       -         
quad_product_c_3_0_0_carry_15                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add16     cycloneive_lcell_comb     cin         In      -         2.692       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add16     cycloneive_lcell_comb     cout        Out     0.066     2.758       -         
quad_product_c_3_0_0_carry_16                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add17     cycloneive_lcell_comb     cin         In      -         2.758       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add17     cycloneive_lcell_comb     cout        Out     0.066     2.824       -         
quad_product_c_3_0_0_carry_17                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add18     cycloneive_lcell_comb     cin         In      -         2.824       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add18     cycloneive_lcell_comb     cout        Out     0.066     2.890       -         
quad_product_c_3_0_0_carry_18                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add19     cycloneive_lcell_comb     cin         In      -         2.890       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add19     cycloneive_lcell_comb     cout        Out     0.066     2.956       -         
quad_product_c_3_0_0_carry_19                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add20     cycloneive_lcell_comb     cin         In      -         2.956       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add20     cycloneive_lcell_comb     cout        Out     0.066     3.022       -         
quad_product_c_3_0_0_carry_20                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add21     cycloneive_lcell_comb     cin         In      -         3.022       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add21     cycloneive_lcell_comb     cout        Out     0.066     3.088       -         
quad_product_c_3_0_0_carry_21                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add22     cycloneive_lcell_comb     cin         In      -         3.088       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add22     cycloneive_lcell_comb     cout        Out     0.066     3.154       -         
quad_product_c_3_0_0_carry_22                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add23     cycloneive_lcell_comb     cin         In      -         3.154       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add23     cycloneive_lcell_comb     cout        Out     0.066     3.220       -         
quad_product_c_3_0_0_carry_23                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add24     cycloneive_lcell_comb     cin         In      -         3.220       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add24     cycloneive_lcell_comb     cout        Out     0.066     3.286       -         
quad_product_c_3_0_0_carry_24                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add25     cycloneive_lcell_comb     cin         In      -         3.286       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add25     cycloneive_lcell_comb     cout        Out     0.066     3.352       -         
quad_product_c_3_0_0_carry_25                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add26     cycloneive_lcell_comb     cin         In      -         3.352       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add26     cycloneive_lcell_comb     combout     Out     0.000     3.352       -         
quad_product_c_3_0_0_add26                                  Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_add23       cycloneive_lcell_comb     dataa       In      -         4.004       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_add23       cycloneive_lcell_comb     combout     Out     0.437     4.441       -         
quad_product_c_3_0_add23                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product[31]               dffeas                    d           In      -         4.441       -         
==========================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.914 is 2.914(74.5%) logic and 1.000(25.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: fm_radio|clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                     Arrival           
Instance                               Reference          Type       Pin     Net                    Time        Slack 
                                       Clock                                                                          
----------------------------------------------------------------------------------------------------------------------
demodulate_inst.real_curr_ret_0[0]     fm_radio|clock     dffeas     q       real_curr_ret_0[0]     0.845       -2.061
demodulate_inst.real_curr_ret_0[1]     fm_radio|clock     dffeas     q       real_curr_ret_0[1]     0.845       -2.050
demodulate_inst.imag_prev_ret_2        fm_radio|clock     dffeas     q       G_12_i                 0.845       -2.031
demodulate_inst.imag_prev_ret_2[0]     fm_radio|clock     dffeas     q       imag_prev_ret_2[0]     0.845       -2.024
demodulate_inst.imag_prev_ret_2[1]     fm_radio|clock     dffeas     q       imag_prev_ret_2[1]     0.845       -2.013
demodulate_inst.real_curr_ret_0[2]     fm_radio|clock     dffeas     q       real_curr_ret_0[2]     0.845       -1.995
demodulate_inst.imag_prev_ret_2[2]     fm_radio|clock     dffeas     q       imag_prev_ret_2[2]     0.845       -1.984
demodulate_inst.real_curr_ret_0[3]     fm_radio|clock     dffeas     q       real_curr_ret_0[3]     0.845       -1.984
demodulate_inst.imag_prev_ret_2[3]     fm_radio|clock     dffeas     q       imag_prev_ret_2[3]     0.845       -1.973
demodulate_inst.real_curr_ret_0[4]     fm_radio|clock     dffeas     q       real_curr_ret_0[4]     0.845       -1.929
======================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                Required           
Instance                               Reference          Type       Pin        Net                            Time         Slack 
                                       Clock                                                                                      
----------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.demod_temp_ret[5]      fm_radio|clock     dffeas     asdata     un4_data_out_combout[23]       9.923        -2.061
demodulate_inst.demod_temp_ret[4]      fm_radio|clock     dffeas     asdata     un4_data_out_combout[22]       9.923        -1.986
demodulate_inst.demod_temp_ret_3       fm_radio|clock     dffeas     d          demod_temp_ret_0_1_0_6__g4     10.527       -1.947
demodulate_inst.demod_temp_ret[3]      fm_radio|clock     dffeas     asdata     un4_data_out_combout[21]       9.923        -1.914
demodulate_inst.demod_temp_ret[2]      fm_radio|clock     dffeas     asdata     un4_data_out_combout[20]       9.923        -1.854
demodulate_inst.demod_temp_ret[1]      fm_radio|clock     dffeas     asdata     un4_data_out_combout[19]       9.923        -1.782
demodulate_inst.demod_temp_ret[0]      fm_radio|clock     dffeas     asdata     un4_data_out_combout[18]       9.923        -1.760
demodulate_inst.demod_temp_ret[16]     fm_radio|clock     dffeas     asdata     un4_data_out_combout[16]       9.923        -1.694
demodulate_inst.demod_temp_ret[17]     fm_radio|clock     dffeas     asdata     un4_data_out_combout[17]       9.923        -1.694
demodulate_inst.demod_temp_ret[14]     fm_radio|clock     dffeas     asdata     un4_data_out_combout[14]       9.923        -1.628
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.923

    - Propagation time:                      11.371
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.061

    Number of logic level(s):                54
    Starting point:                          demodulate_inst.real_curr_ret_0[0] / q
    Ending point:                            demodulate_inst.demod_temp_ret[5] / asdata
    The start point is clocked by            fm_radio|clock [rising] on pin clk
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                            Pin         Pin               Arrival     No. of    
Name                                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.real_curr_ret_0[0]                              dffeas                    q           Out     0.232     0.845       -         
real_curr_ret_0[0]                                              Net                       -           -       0.333     -           2         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[0]               cycloneive_lcell_comb     datab       In      -         1.178       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[0]               cycloneive_lcell_comb     cout        Out     0.509     1.687       -         
un146_DEQUANTIZE_cout[0]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[2]               cycloneive_lcell_comb     cin         In      -         1.687       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[2]               cycloneive_lcell_comb     cout        Out     0.066     1.753       -         
un146_DEQUANTIZE_cout[2]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[4]               cycloneive_lcell_comb     cin         In      -         1.753       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[4]               cycloneive_lcell_comb     cout        Out     0.066     1.819       -         
un146_DEQUANTIZE_cout[4]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[6]               cycloneive_lcell_comb     cin         In      -         1.819       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[6]               cycloneive_lcell_comb     cout        Out     0.066     1.885       -         
un146_DEQUANTIZE_cout[6]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[8]               cycloneive_lcell_comb     cin         In      -         1.885       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[8]               cycloneive_lcell_comb     cout        Out     0.066     1.951       -         
un146_DEQUANTIZE_cout[8]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[10]              cycloneive_lcell_comb     cin         In      -         1.951       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[10]              cycloneive_lcell_comb     combout     Out     0.000     1.951       -         
un146_DEQUANTIZE[10]                                            Net                       -           -       0.439     -           3         
demodulate_inst.DEQUANTIZE_57_1[0]                              cycloneive_lcell_comb     datab       In      -         2.390       -         
demodulate_inst.DEQUANTIZE_57_1[0]                              cycloneive_lcell_comb     cout        Out     0.509     2.899       -         
DEQUANTIZE_57_1_cout[0]                                         Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_57_1[2]                              cycloneive_lcell_comb     cin         In      -         2.899       -         
demodulate_inst.DEQUANTIZE_57_1[2]                              cycloneive_lcell_comb     combout     Out     0.000     2.899       -         
DEQUANTIZE_57_1[2]                                              Net                       -           -       0.652     -           1         
demodulate_inst.un1_short_real\.un1_short_real_m[2]             cycloneive_lcell_comb     datac       In      -         3.551       -         
demodulate_inst.un1_short_real\.un1_short_real_m[2]             cycloneive_lcell_comb     combout     Out     0.429     3.980       -         
un1_short_real_m[2]                                             Net                       -           -       0.326     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add2             cycloneive_lcell_comb     datab       In      -         4.305       -         
demodulate_inst.un1_short_real\.un1_short_real_add2             cycloneive_lcell_comb     cout        Out     0.509     4.814       -         
un1_short_real_carry_2                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add3             cycloneive_lcell_comb     cin         In      -         4.814       -         
demodulate_inst.un1_short_real\.un1_short_real_add3             cycloneive_lcell_comb     cout        Out     0.066     4.880       -         
un1_short_real_carry_3                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add4             cycloneive_lcell_comb     cin         In      -         4.880       -         
demodulate_inst.un1_short_real\.un1_short_real_add4             cycloneive_lcell_comb     cout        Out     0.066     4.946       -         
un1_short_real_carry_4                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add5             cycloneive_lcell_comb     cin         In      -         4.946       -         
demodulate_inst.un1_short_real\.un1_short_real_add5             cycloneive_lcell_comb     cout        Out     0.066     5.012       -         
un1_short_real_carry_5                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add6             cycloneive_lcell_comb     cin         In      -         5.012       -         
demodulate_inst.un1_short_real\.un1_short_real_add6             cycloneive_lcell_comb     cout        Out     0.066     5.078       -         
un1_short_real_carry_6                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add7             cycloneive_lcell_comb     cin         In      -         5.078       -         
demodulate_inst.un1_short_real\.un1_short_real_add7             cycloneive_lcell_comb     cout        Out     0.066     5.144       -         
un1_short_real_carry_7                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add8             cycloneive_lcell_comb     cin         In      -         5.144       -         
demodulate_inst.un1_short_real\.un1_short_real_add8             cycloneive_lcell_comb     cout        Out     0.066     5.210       -         
un1_short_real_carry_8                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add9             cycloneive_lcell_comb     cin         In      -         5.210       -         
demodulate_inst.un1_short_real\.un1_short_real_add9             cycloneive_lcell_comb     cout        Out     0.066     5.276       -         
un1_short_real_carry_9                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add10            cycloneive_lcell_comb     cin         In      -         5.276       -         
demodulate_inst.un1_short_real\.un1_short_real_add10            cycloneive_lcell_comb     cout        Out     0.066     5.342       -         
un1_short_real_carry_10                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add11            cycloneive_lcell_comb     cin         In      -         5.342       -         
demodulate_inst.un1_short_real\.un1_short_real_add11            cycloneive_lcell_comb     cout        Out     0.066     5.408       -         
un1_short_real_carry_11                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add12            cycloneive_lcell_comb     cin         In      -         5.408       -         
demodulate_inst.un1_short_real\.un1_short_real_add12            cycloneive_lcell_comb     cout        Out     0.066     5.474       -         
un1_short_real_carry_12                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add13            cycloneive_lcell_comb     cin         In      -         5.474       -         
demodulate_inst.un1_short_real\.un1_short_real_add13            cycloneive_lcell_comb     cout        Out     0.066     5.540       -         
un1_short_real_carry_13                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add14            cycloneive_lcell_comb     cin         In      -         5.540       -         
demodulate_inst.un1_short_real\.un1_short_real_add14            cycloneive_lcell_comb     cout        Out     0.066     5.606       -         
un1_short_real_carry_14                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add15            cycloneive_lcell_comb     cin         In      -         5.606       -         
demodulate_inst.un1_short_real\.un1_short_real_add15            cycloneive_lcell_comb     cout        Out     0.066     5.672       -         
un1_short_real_carry_15                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add16            cycloneive_lcell_comb     cin         In      -         5.672       -         
demodulate_inst.un1_short_real\.un1_short_real_add16            cycloneive_lcell_comb     cout        Out     0.066     5.738       -         
un1_short_real_carry_16                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add17            cycloneive_lcell_comb     cin         In      -         5.738       -         
demodulate_inst.un1_short_real\.un1_short_real_add17            cycloneive_lcell_comb     cout        Out     0.066     5.804       -         
un1_short_real_carry_17                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add18            cycloneive_lcell_comb     cin         In      -         5.804       -         
demodulate_inst.un1_short_real\.un1_short_real_add18            cycloneive_lcell_comb     cout        Out     0.066     5.870       -         
un1_short_real_carry_18                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add19            cycloneive_lcell_comb     cin         In      -         5.870       -         
demodulate_inst.un1_short_real\.un1_short_real_add19            cycloneive_lcell_comb     cout        Out     0.066     5.936       -         
un1_short_real_carry_19                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add20            cycloneive_lcell_comb     cin         In      -         5.936       -         
demodulate_inst.un1_short_real\.un1_short_real_add20            cycloneive_lcell_comb     cout        Out     0.066     6.002       -         
un1_short_real_carry_20                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add21            cycloneive_lcell_comb     cin         In      -         6.002       -         
demodulate_inst.un1_short_real\.un1_short_real_add21            cycloneive_lcell_comb     cout        Out     0.066     6.068       -         
un1_short_real_carry_21                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add22            cycloneive_lcell_comb     cin         In      -         6.068       -         
demodulate_inst.un1_short_real\.un1_short_real_add22            cycloneive_lcell_comb     cout        Out     0.066     6.134       -         
un1_short_real_carry_22                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add23            cycloneive_lcell_comb     cin         In      -         6.134       -         
demodulate_inst.un1_short_real\.un1_short_real_add23            cycloneive_lcell_comb     combout     Out     0.000     6.134       -         
un1_short_real_add23                                            Net                       -           -       1.558     -           76        
demodulate_inst.qarctan_inst.un1_angle_add3                     cycloneive_lcell_comb     dataa       In      -         7.693       -         
demodulate_inst.qarctan_inst.un1_angle_add3                     cycloneive_lcell_comb     cout        Out     0.498     8.191       -         
un1_angle_carry_3                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add4                     cycloneive_lcell_comb     cin         In      -         8.191       -         
demodulate_inst.qarctan_inst.un1_angle_add4                     cycloneive_lcell_comb     cout        Out     0.066     8.257       -         
un1_angle_carry_4                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add5                     cycloneive_lcell_comb     cin         In      -         8.257       -         
demodulate_inst.qarctan_inst.un1_angle_add5                     cycloneive_lcell_comb     cout        Out     0.066     8.323       -         
un1_angle_carry_5                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add6                     cycloneive_lcell_comb     cin         In      -         8.323       -         
demodulate_inst.qarctan_inst.un1_angle_add6                     cycloneive_lcell_comb     cout        Out     0.066     8.389       -         
un1_angle_carry_6                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add7                     cycloneive_lcell_comb     cin         In      -         8.389       -         
demodulate_inst.qarctan_inst.un1_angle_add7                     cycloneive_lcell_comb     cout        Out     0.066     8.455       -         
un1_angle_carry_7                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add8                     cycloneive_lcell_comb     cin         In      -         8.455       -         
demodulate_inst.qarctan_inst.un1_angle_add8                     cycloneive_lcell_comb     cout        Out     0.066     8.521       -         
un1_angle_carry_8                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add9                     cycloneive_lcell_comb     cin         In      -         8.521       -         
demodulate_inst.qarctan_inst.un1_angle_add9                     cycloneive_lcell_comb     cout        Out     0.066     8.587       -         
un1_angle_carry_9                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add10                    cycloneive_lcell_comb     cin         In      -         8.587       -         
demodulate_inst.qarctan_inst.un1_angle_add10                    cycloneive_lcell_comb     cout        Out     0.066     8.653       -         
un1_angle_carry_10                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add11                    cycloneive_lcell_comb     cin         In      -         8.653       -         
demodulate_inst.qarctan_inst.un1_angle_add11                    cycloneive_lcell_comb     cout        Out     0.066     8.719       -         
un1_angle_carry_11                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add12                    cycloneive_lcell_comb     cin         In      -         8.719       -         
demodulate_inst.qarctan_inst.un1_angle_add12                    cycloneive_lcell_comb     cout        Out     0.066     8.785       -         
un1_angle_carry_12                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add13                    cycloneive_lcell_comb     cin         In      -         8.785       -         
demodulate_inst.qarctan_inst.un1_angle_add13                    cycloneive_lcell_comb     cout        Out     0.066     8.851       -         
un1_angle_carry_13                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add14                    cycloneive_lcell_comb     cin         In      -         8.851       -         
demodulate_inst.qarctan_inst.un1_angle_add14                    cycloneive_lcell_comb     cout        Out     0.066     8.917       -         
un1_angle_carry_14                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add15                    cycloneive_lcell_comb     cin         In      -         8.917       -         
demodulate_inst.qarctan_inst.un1_angle_add15                    cycloneive_lcell_comb     cout        Out     0.066     8.983       -         
un1_angle_carry_15                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add16                    cycloneive_lcell_comb     cin         In      -         8.983       -         
demodulate_inst.qarctan_inst.un1_angle_add16                    cycloneive_lcell_comb     cout        Out     0.066     9.049       -         
un1_angle_carry_16                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add17                    cycloneive_lcell_comb     cin         In      -         9.049       -         
demodulate_inst.qarctan_inst.un1_angle_add17                    cycloneive_lcell_comb     cout        Out     0.066     9.115       -         
un1_angle_carry_17                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add18                    cycloneive_lcell_comb     cin         In      -         9.115       -         
demodulate_inst.qarctan_inst.un1_angle_add18                    cycloneive_lcell_comb     cout        Out     0.066     9.181       -         
un1_angle_carry_18                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add19                    cycloneive_lcell_comb     cin         In      -         9.181       -         
demodulate_inst.qarctan_inst.un1_angle_add19                    cycloneive_lcell_comb     cout        Out     0.066     9.247       -         
un1_angle_carry_19                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add20                    cycloneive_lcell_comb     cin         In      -         9.247       -         
demodulate_inst.qarctan_inst.un1_angle_add20                    cycloneive_lcell_comb     cout        Out     0.066     9.313       -         
un1_angle_carry_20                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add21                    cycloneive_lcell_comb     cin         In      -         9.313       -         
demodulate_inst.qarctan_inst.un1_angle_add21                    cycloneive_lcell_comb     cout        Out     0.066     9.379       -         
un1_angle_carry_21                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add22                    cycloneive_lcell_comb     cin         In      -         9.379       -         
demodulate_inst.qarctan_inst.un1_angle_add22                    cycloneive_lcell_comb     cout        Out     0.066     9.445       -         
un1_angle_carry_22                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add23                    cycloneive_lcell_comb     cin         In      -         9.445       -         
demodulate_inst.qarctan_inst.un1_angle_add23                    cycloneive_lcell_comb     combout     Out     0.000     9.445       -         
un1_angle_add23                                                 Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.angle_4[23]                        cycloneive_lcell_comb     datab       In      -         10.097      -         
demodulate_inst.qarctan_inst.angle_4[23]                        cycloneive_lcell_comb     combout     Out     0.443     10.540      -         
angle_4_22                                                      Net                       -           -       0.355     -           5         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[23]     cycloneive_lcell_comb     dataa       In      -         10.895      -         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[23]     cycloneive_lcell_comb     combout     Out     0.437     11.332      -         
un4_data_out_combout_22                                         Net                       -           -       0.652     -           1         
demodulate_inst.demod_temp_ret[5]                               dffeas                    asdata      In      -         11.984      -         
==============================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 12.061 is 7.094(58.8%) logic and 4.967(41.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.923

    - Propagation time:                      11.363
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.053

    Number of logic level(s):                54
    Starting point:                          demodulate_inst.real_curr_ret_0[0] / q
    Ending point:                            demodulate_inst.demod_temp_ret[5] / asdata
    The start point is clocked by            fm_radio|clock [rising] on pin clk
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                            Pin         Pin               Arrival     No. of    
Name                                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.real_curr_ret_0[0]                              dffeas                    q           Out     0.232     0.845       -         
real_curr_ret_0[0]                                              Net                       -           -       0.333     -           2         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[0]               cycloneive_lcell_comb     datab       In      -         1.178       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[0]               cycloneive_lcell_comb     cout        Out     0.509     1.687       -         
un146_DEQUANTIZE_cout[0]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[2]               cycloneive_lcell_comb     cin         In      -         1.687       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[2]               cycloneive_lcell_comb     cout        Out     0.066     1.753       -         
un146_DEQUANTIZE_cout[2]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[4]               cycloneive_lcell_comb     cin         In      -         1.753       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[4]               cycloneive_lcell_comb     cout        Out     0.066     1.819       -         
un146_DEQUANTIZE_cout[4]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[6]               cycloneive_lcell_comb     cin         In      -         1.819       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[6]               cycloneive_lcell_comb     cout        Out     0.066     1.885       -         
un146_DEQUANTIZE_cout[6]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[8]               cycloneive_lcell_comb     cin         In      -         1.885       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[8]               cycloneive_lcell_comb     cout        Out     0.066     1.951       -         
un146_DEQUANTIZE_cout[8]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[10]              cycloneive_lcell_comb     cin         In      -         1.951       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[10]              cycloneive_lcell_comb     cout        Out     0.066     2.017       -         
un146_DEQUANTIZE_cout[10]                                       Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[12]              cycloneive_lcell_comb     cin         In      -         2.017       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[12]              cycloneive_lcell_comb     combout     Out     0.000     2.017       -         
un146_DEQUANTIZE[12]                                            Net                       -           -       0.432     -           2         
demodulate_inst.DEQUANTIZE_57_1[2]                              cycloneive_lcell_comb     datab       In      -         2.449       -         
demodulate_inst.DEQUANTIZE_57_1[2]                              cycloneive_lcell_comb     combout     Out     0.443     2.892       -         
DEQUANTIZE_57_1[2]                                              Net                       -           -       0.652     -           1         
demodulate_inst.un1_short_real\.un1_short_real_m[2]             cycloneive_lcell_comb     datac       In      -         3.543       -         
demodulate_inst.un1_short_real\.un1_short_real_m[2]             cycloneive_lcell_comb     combout     Out     0.429     3.972       -         
un1_short_real_m[2]                                             Net                       -           -       0.326     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add2             cycloneive_lcell_comb     datab       In      -         4.298       -         
demodulate_inst.un1_short_real\.un1_short_real_add2             cycloneive_lcell_comb     cout        Out     0.509     4.807       -         
un1_short_real_carry_2                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add3             cycloneive_lcell_comb     cin         In      -         4.807       -         
demodulate_inst.un1_short_real\.un1_short_real_add3             cycloneive_lcell_comb     cout        Out     0.066     4.873       -         
un1_short_real_carry_3                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add4             cycloneive_lcell_comb     cin         In      -         4.873       -         
demodulate_inst.un1_short_real\.un1_short_real_add4             cycloneive_lcell_comb     cout        Out     0.066     4.939       -         
un1_short_real_carry_4                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add5             cycloneive_lcell_comb     cin         In      -         4.939       -         
demodulate_inst.un1_short_real\.un1_short_real_add5             cycloneive_lcell_comb     cout        Out     0.066     5.005       -         
un1_short_real_carry_5                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add6             cycloneive_lcell_comb     cin         In      -         5.005       -         
demodulate_inst.un1_short_real\.un1_short_real_add6             cycloneive_lcell_comb     cout        Out     0.066     5.071       -         
un1_short_real_carry_6                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add7             cycloneive_lcell_comb     cin         In      -         5.071       -         
demodulate_inst.un1_short_real\.un1_short_real_add7             cycloneive_lcell_comb     cout        Out     0.066     5.137       -         
un1_short_real_carry_7                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add8             cycloneive_lcell_comb     cin         In      -         5.137       -         
demodulate_inst.un1_short_real\.un1_short_real_add8             cycloneive_lcell_comb     cout        Out     0.066     5.203       -         
un1_short_real_carry_8                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add9             cycloneive_lcell_comb     cin         In      -         5.203       -         
demodulate_inst.un1_short_real\.un1_short_real_add9             cycloneive_lcell_comb     cout        Out     0.066     5.269       -         
un1_short_real_carry_9                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add10            cycloneive_lcell_comb     cin         In      -         5.269       -         
demodulate_inst.un1_short_real\.un1_short_real_add10            cycloneive_lcell_comb     cout        Out     0.066     5.335       -         
un1_short_real_carry_10                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add11            cycloneive_lcell_comb     cin         In      -         5.335       -         
demodulate_inst.un1_short_real\.un1_short_real_add11            cycloneive_lcell_comb     cout        Out     0.066     5.401       -         
un1_short_real_carry_11                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add12            cycloneive_lcell_comb     cin         In      -         5.401       -         
demodulate_inst.un1_short_real\.un1_short_real_add12            cycloneive_lcell_comb     cout        Out     0.066     5.467       -         
un1_short_real_carry_12                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add13            cycloneive_lcell_comb     cin         In      -         5.467       -         
demodulate_inst.un1_short_real\.un1_short_real_add13            cycloneive_lcell_comb     cout        Out     0.066     5.533       -         
un1_short_real_carry_13                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add14            cycloneive_lcell_comb     cin         In      -         5.533       -         
demodulate_inst.un1_short_real\.un1_short_real_add14            cycloneive_lcell_comb     cout        Out     0.066     5.599       -         
un1_short_real_carry_14                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add15            cycloneive_lcell_comb     cin         In      -         5.599       -         
demodulate_inst.un1_short_real\.un1_short_real_add15            cycloneive_lcell_comb     cout        Out     0.066     5.665       -         
un1_short_real_carry_15                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add16            cycloneive_lcell_comb     cin         In      -         5.665       -         
demodulate_inst.un1_short_real\.un1_short_real_add16            cycloneive_lcell_comb     cout        Out     0.066     5.731       -         
un1_short_real_carry_16                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add17            cycloneive_lcell_comb     cin         In      -         5.731       -         
demodulate_inst.un1_short_real\.un1_short_real_add17            cycloneive_lcell_comb     cout        Out     0.066     5.797       -         
un1_short_real_carry_17                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add18            cycloneive_lcell_comb     cin         In      -         5.797       -         
demodulate_inst.un1_short_real\.un1_short_real_add18            cycloneive_lcell_comb     cout        Out     0.066     5.863       -         
un1_short_real_carry_18                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add19            cycloneive_lcell_comb     cin         In      -         5.863       -         
demodulate_inst.un1_short_real\.un1_short_real_add19            cycloneive_lcell_comb     cout        Out     0.066     5.929       -         
un1_short_real_carry_19                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add20            cycloneive_lcell_comb     cin         In      -         5.929       -         
demodulate_inst.un1_short_real\.un1_short_real_add20            cycloneive_lcell_comb     cout        Out     0.066     5.995       -         
un1_short_real_carry_20                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add21            cycloneive_lcell_comb     cin         In      -         5.995       -         
demodulate_inst.un1_short_real\.un1_short_real_add21            cycloneive_lcell_comb     cout        Out     0.066     6.061       -         
un1_short_real_carry_21                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add22            cycloneive_lcell_comb     cin         In      -         6.061       -         
demodulate_inst.un1_short_real\.un1_short_real_add22            cycloneive_lcell_comb     cout        Out     0.066     6.127       -         
un1_short_real_carry_22                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add23            cycloneive_lcell_comb     cin         In      -         6.127       -         
demodulate_inst.un1_short_real\.un1_short_real_add23            cycloneive_lcell_comb     combout     Out     0.000     6.127       -         
un1_short_real_add23                                            Net                       -           -       1.558     -           76        
demodulate_inst.qarctan_inst.un1_angle_add3                     cycloneive_lcell_comb     dataa       In      -         7.686       -         
demodulate_inst.qarctan_inst.un1_angle_add3                     cycloneive_lcell_comb     cout        Out     0.498     8.184       -         
un1_angle_carry_3                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add4                     cycloneive_lcell_comb     cin         In      -         8.184       -         
demodulate_inst.qarctan_inst.un1_angle_add4                     cycloneive_lcell_comb     cout        Out     0.066     8.249       -         
un1_angle_carry_4                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add5                     cycloneive_lcell_comb     cin         In      -         8.249       -         
demodulate_inst.qarctan_inst.un1_angle_add5                     cycloneive_lcell_comb     cout        Out     0.066     8.316       -         
un1_angle_carry_5                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add6                     cycloneive_lcell_comb     cin         In      -         8.316       -         
demodulate_inst.qarctan_inst.un1_angle_add6                     cycloneive_lcell_comb     cout        Out     0.066     8.382       -         
un1_angle_carry_6                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add7                     cycloneive_lcell_comb     cin         In      -         8.382       -         
demodulate_inst.qarctan_inst.un1_angle_add7                     cycloneive_lcell_comb     cout        Out     0.066     8.447       -         
un1_angle_carry_7                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add8                     cycloneive_lcell_comb     cin         In      -         8.447       -         
demodulate_inst.qarctan_inst.un1_angle_add8                     cycloneive_lcell_comb     cout        Out     0.066     8.514       -         
un1_angle_carry_8                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add9                     cycloneive_lcell_comb     cin         In      -         8.514       -         
demodulate_inst.qarctan_inst.un1_angle_add9                     cycloneive_lcell_comb     cout        Out     0.066     8.579       -         
un1_angle_carry_9                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add10                    cycloneive_lcell_comb     cin         In      -         8.579       -         
demodulate_inst.qarctan_inst.un1_angle_add10                    cycloneive_lcell_comb     cout        Out     0.066     8.646       -         
un1_angle_carry_10                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add11                    cycloneive_lcell_comb     cin         In      -         8.646       -         
demodulate_inst.qarctan_inst.un1_angle_add11                    cycloneive_lcell_comb     cout        Out     0.066     8.711       -         
un1_angle_carry_11                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add12                    cycloneive_lcell_comb     cin         In      -         8.711       -         
demodulate_inst.qarctan_inst.un1_angle_add12                    cycloneive_lcell_comb     cout        Out     0.066     8.777       -         
un1_angle_carry_12                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add13                    cycloneive_lcell_comb     cin         In      -         8.777       -         
demodulate_inst.qarctan_inst.un1_angle_add13                    cycloneive_lcell_comb     cout        Out     0.066     8.844       -         
un1_angle_carry_13                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add14                    cycloneive_lcell_comb     cin         In      -         8.844       -         
demodulate_inst.qarctan_inst.un1_angle_add14                    cycloneive_lcell_comb     cout        Out     0.066     8.909       -         
un1_angle_carry_14                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add15                    cycloneive_lcell_comb     cin         In      -         8.909       -         
demodulate_inst.qarctan_inst.un1_angle_add15                    cycloneive_lcell_comb     cout        Out     0.066     8.976       -         
un1_angle_carry_15                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add16                    cycloneive_lcell_comb     cin         In      -         8.976       -         
demodulate_inst.qarctan_inst.un1_angle_add16                    cycloneive_lcell_comb     cout        Out     0.066     9.041       -         
un1_angle_carry_16                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add17                    cycloneive_lcell_comb     cin         In      -         9.041       -         
demodulate_inst.qarctan_inst.un1_angle_add17                    cycloneive_lcell_comb     cout        Out     0.066     9.107       -         
un1_angle_carry_17                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add18                    cycloneive_lcell_comb     cin         In      -         9.107       -         
demodulate_inst.qarctan_inst.un1_angle_add18                    cycloneive_lcell_comb     cout        Out     0.066     9.174       -         
un1_angle_carry_18                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add19                    cycloneive_lcell_comb     cin         In      -         9.174       -         
demodulate_inst.qarctan_inst.un1_angle_add19                    cycloneive_lcell_comb     cout        Out     0.066     9.239       -         
un1_angle_carry_19                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add20                    cycloneive_lcell_comb     cin         In      -         9.239       -         
demodulate_inst.qarctan_inst.un1_angle_add20                    cycloneive_lcell_comb     cout        Out     0.066     9.306       -         
un1_angle_carry_20                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add21                    cycloneive_lcell_comb     cin         In      -         9.306       -         
demodulate_inst.qarctan_inst.un1_angle_add21                    cycloneive_lcell_comb     cout        Out     0.066     9.371       -         
un1_angle_carry_21                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add22                    cycloneive_lcell_comb     cin         In      -         9.371       -         
demodulate_inst.qarctan_inst.un1_angle_add22                    cycloneive_lcell_comb     cout        Out     0.066     9.438       -         
un1_angle_carry_22                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add23                    cycloneive_lcell_comb     cin         In      -         9.438       -         
demodulate_inst.qarctan_inst.un1_angle_add23                    cycloneive_lcell_comb     combout     Out     0.000     9.438       -         
un1_angle_add23                                                 Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.angle_4[23]                        cycloneive_lcell_comb     datab       In      -         10.089      -         
demodulate_inst.qarctan_inst.angle_4[23]                        cycloneive_lcell_comb     combout     Out     0.443     10.532      -         
angle_4_22                                                      Net                       -           -       0.355     -           5         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[23]     cycloneive_lcell_comb     dataa       In      -         10.887      -         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[23]     cycloneive_lcell_comb     combout     Out     0.437     11.325      -         
un4_data_out_combout_22                                         Net                       -           -       0.652     -           1         
demodulate_inst.demod_temp_ret[5]                               dffeas                    asdata      In      -         11.976      -         
==============================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 12.053 is 7.094(58.9%) logic and 4.959(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.923

    - Propagation time:                      11.360
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.050

    Number of logic level(s):                54
    Starting point:                          demodulate_inst.real_curr_ret_0[1] / q
    Ending point:                            demodulate_inst.demod_temp_ret[5] / asdata
    The start point is clocked by            fm_radio|clock [rising] on pin clk
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                            Pin         Pin               Arrival     No. of    
Name                                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.real_curr_ret_0[1]                              dffeas                    q           Out     0.232     0.845       -         
real_curr_ret_0[1]                                              Net                       -           -       0.333     -           2         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[0]               cycloneive_lcell_comb     dataa       In      -         1.178       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[0]               cycloneive_lcell_comb     cout        Out     0.498     1.676       -         
un146_DEQUANTIZE_cout[0]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[2]               cycloneive_lcell_comb     cin         In      -         1.676       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[2]               cycloneive_lcell_comb     cout        Out     0.066     1.742       -         
un146_DEQUANTIZE_cout[2]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[4]               cycloneive_lcell_comb     cin         In      -         1.742       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[4]               cycloneive_lcell_comb     cout        Out     0.066     1.808       -         
un146_DEQUANTIZE_cout[4]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[6]               cycloneive_lcell_comb     cin         In      -         1.808       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[6]               cycloneive_lcell_comb     cout        Out     0.066     1.874       -         
un146_DEQUANTIZE_cout[6]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[8]               cycloneive_lcell_comb     cin         In      -         1.874       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[8]               cycloneive_lcell_comb     cout        Out     0.066     1.940       -         
un146_DEQUANTIZE_cout[8]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[10]              cycloneive_lcell_comb     cin         In      -         1.940       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[10]              cycloneive_lcell_comb     combout     Out     0.000     1.940       -         
un146_DEQUANTIZE[10]                                            Net                       -           -       0.439     -           3         
demodulate_inst.DEQUANTIZE_57_1[0]                              cycloneive_lcell_comb     datab       In      -         2.379       -         
demodulate_inst.DEQUANTIZE_57_1[0]                              cycloneive_lcell_comb     cout        Out     0.509     2.888       -         
DEQUANTIZE_57_1_cout[0]                                         Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_57_1[2]                              cycloneive_lcell_comb     cin         In      -         2.888       -         
demodulate_inst.DEQUANTIZE_57_1[2]                              cycloneive_lcell_comb     combout     Out     0.000     2.888       -         
DEQUANTIZE_57_1[2]                                              Net                       -           -       0.652     -           1         
demodulate_inst.un1_short_real\.un1_short_real_m[2]             cycloneive_lcell_comb     datac       In      -         3.540       -         
demodulate_inst.un1_short_real\.un1_short_real_m[2]             cycloneive_lcell_comb     combout     Out     0.429     3.969       -         
un1_short_real_m[2]                                             Net                       -           -       0.326     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add2             cycloneive_lcell_comb     datab       In      -         4.294       -         
demodulate_inst.un1_short_real\.un1_short_real_add2             cycloneive_lcell_comb     cout        Out     0.509     4.803       -         
un1_short_real_carry_2                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add3             cycloneive_lcell_comb     cin         In      -         4.803       -         
demodulate_inst.un1_short_real\.un1_short_real_add3             cycloneive_lcell_comb     cout        Out     0.066     4.869       -         
un1_short_real_carry_3                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add4             cycloneive_lcell_comb     cin         In      -         4.869       -         
demodulate_inst.un1_short_real\.un1_short_real_add4             cycloneive_lcell_comb     cout        Out     0.066     4.935       -         
un1_short_real_carry_4                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add5             cycloneive_lcell_comb     cin         In      -         4.935       -         
demodulate_inst.un1_short_real\.un1_short_real_add5             cycloneive_lcell_comb     cout        Out     0.066     5.001       -         
un1_short_real_carry_5                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add6             cycloneive_lcell_comb     cin         In      -         5.001       -         
demodulate_inst.un1_short_real\.un1_short_real_add6             cycloneive_lcell_comb     cout        Out     0.066     5.067       -         
un1_short_real_carry_6                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add7             cycloneive_lcell_comb     cin         In      -         5.067       -         
demodulate_inst.un1_short_real\.un1_short_real_add7             cycloneive_lcell_comb     cout        Out     0.066     5.133       -         
un1_short_real_carry_7                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add8             cycloneive_lcell_comb     cin         In      -         5.133       -         
demodulate_inst.un1_short_real\.un1_short_real_add8             cycloneive_lcell_comb     cout        Out     0.066     5.199       -         
un1_short_real_carry_8                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add9             cycloneive_lcell_comb     cin         In      -         5.199       -         
demodulate_inst.un1_short_real\.un1_short_real_add9             cycloneive_lcell_comb     cout        Out     0.066     5.265       -         
un1_short_real_carry_9                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add10            cycloneive_lcell_comb     cin         In      -         5.265       -         
demodulate_inst.un1_short_real\.un1_short_real_add10            cycloneive_lcell_comb     cout        Out     0.066     5.331       -         
un1_short_real_carry_10                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add11            cycloneive_lcell_comb     cin         In      -         5.331       -         
demodulate_inst.un1_short_real\.un1_short_real_add11            cycloneive_lcell_comb     cout        Out     0.066     5.397       -         
un1_short_real_carry_11                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add12            cycloneive_lcell_comb     cin         In      -         5.397       -         
demodulate_inst.un1_short_real\.un1_short_real_add12            cycloneive_lcell_comb     cout        Out     0.066     5.463       -         
un1_short_real_carry_12                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add13            cycloneive_lcell_comb     cin         In      -         5.463       -         
demodulate_inst.un1_short_real\.un1_short_real_add13            cycloneive_lcell_comb     cout        Out     0.066     5.529       -         
un1_short_real_carry_13                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add14            cycloneive_lcell_comb     cin         In      -         5.529       -         
demodulate_inst.un1_short_real\.un1_short_real_add14            cycloneive_lcell_comb     cout        Out     0.066     5.595       -         
un1_short_real_carry_14                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add15            cycloneive_lcell_comb     cin         In      -         5.595       -         
demodulate_inst.un1_short_real\.un1_short_real_add15            cycloneive_lcell_comb     cout        Out     0.066     5.661       -         
un1_short_real_carry_15                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add16            cycloneive_lcell_comb     cin         In      -         5.661       -         
demodulate_inst.un1_short_real\.un1_short_real_add16            cycloneive_lcell_comb     cout        Out     0.066     5.727       -         
un1_short_real_carry_16                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add17            cycloneive_lcell_comb     cin         In      -         5.727       -         
demodulate_inst.un1_short_real\.un1_short_real_add17            cycloneive_lcell_comb     cout        Out     0.066     5.793       -         
un1_short_real_carry_17                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add18            cycloneive_lcell_comb     cin         In      -         5.793       -         
demodulate_inst.un1_short_real\.un1_short_real_add18            cycloneive_lcell_comb     cout        Out     0.066     5.859       -         
un1_short_real_carry_18                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add19            cycloneive_lcell_comb     cin         In      -         5.859       -         
demodulate_inst.un1_short_real\.un1_short_real_add19            cycloneive_lcell_comb     cout        Out     0.066     5.925       -         
un1_short_real_carry_19                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add20            cycloneive_lcell_comb     cin         In      -         5.925       -         
demodulate_inst.un1_short_real\.un1_short_real_add20            cycloneive_lcell_comb     cout        Out     0.066     5.991       -         
un1_short_real_carry_20                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add21            cycloneive_lcell_comb     cin         In      -         5.991       -         
demodulate_inst.un1_short_real\.un1_short_real_add21            cycloneive_lcell_comb     cout        Out     0.066     6.057       -         
un1_short_real_carry_21                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add22            cycloneive_lcell_comb     cin         In      -         6.057       -         
demodulate_inst.un1_short_real\.un1_short_real_add22            cycloneive_lcell_comb     cout        Out     0.066     6.123       -         
un1_short_real_carry_22                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add23            cycloneive_lcell_comb     cin         In      -         6.123       -         
demodulate_inst.un1_short_real\.un1_short_real_add23            cycloneive_lcell_comb     combout     Out     0.000     6.123       -         
un1_short_real_add23                                            Net                       -           -       1.558     -           76        
demodulate_inst.qarctan_inst.un1_angle_add3                     cycloneive_lcell_comb     dataa       In      -         7.682       -         
demodulate_inst.qarctan_inst.un1_angle_add3                     cycloneive_lcell_comb     cout        Out     0.498     8.180       -         
un1_angle_carry_3                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add4                     cycloneive_lcell_comb     cin         In      -         8.180       -         
demodulate_inst.qarctan_inst.un1_angle_add4                     cycloneive_lcell_comb     cout        Out     0.066     8.246       -         
un1_angle_carry_4                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add5                     cycloneive_lcell_comb     cin         In      -         8.246       -         
demodulate_inst.qarctan_inst.un1_angle_add5                     cycloneive_lcell_comb     cout        Out     0.066     8.312       -         
un1_angle_carry_5                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add6                     cycloneive_lcell_comb     cin         In      -         8.312       -         
demodulate_inst.qarctan_inst.un1_angle_add6                     cycloneive_lcell_comb     cout        Out     0.066     8.378       -         
un1_angle_carry_6                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add7                     cycloneive_lcell_comb     cin         In      -         8.378       -         
demodulate_inst.qarctan_inst.un1_angle_add7                     cycloneive_lcell_comb     cout        Out     0.066     8.444       -         
un1_angle_carry_7                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add8                     cycloneive_lcell_comb     cin         In      -         8.444       -         
demodulate_inst.qarctan_inst.un1_angle_add8                     cycloneive_lcell_comb     cout        Out     0.066     8.510       -         
un1_angle_carry_8                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add9                     cycloneive_lcell_comb     cin         In      -         8.510       -         
demodulate_inst.qarctan_inst.un1_angle_add9                     cycloneive_lcell_comb     cout        Out     0.066     8.576       -         
un1_angle_carry_9                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add10                    cycloneive_lcell_comb     cin         In      -         8.576       -         
demodulate_inst.qarctan_inst.un1_angle_add10                    cycloneive_lcell_comb     cout        Out     0.066     8.642       -         
un1_angle_carry_10                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add11                    cycloneive_lcell_comb     cin         In      -         8.642       -         
demodulate_inst.qarctan_inst.un1_angle_add11                    cycloneive_lcell_comb     cout        Out     0.066     8.708       -         
un1_angle_carry_11                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add12                    cycloneive_lcell_comb     cin         In      -         8.708       -         
demodulate_inst.qarctan_inst.un1_angle_add12                    cycloneive_lcell_comb     cout        Out     0.066     8.774       -         
un1_angle_carry_12                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add13                    cycloneive_lcell_comb     cin         In      -         8.774       -         
demodulate_inst.qarctan_inst.un1_angle_add13                    cycloneive_lcell_comb     cout        Out     0.066     8.840       -         
un1_angle_carry_13                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add14                    cycloneive_lcell_comb     cin         In      -         8.840       -         
demodulate_inst.qarctan_inst.un1_angle_add14                    cycloneive_lcell_comb     cout        Out     0.066     8.906       -         
un1_angle_carry_14                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add15                    cycloneive_lcell_comb     cin         In      -         8.906       -         
demodulate_inst.qarctan_inst.un1_angle_add15                    cycloneive_lcell_comb     cout        Out     0.066     8.972       -         
un1_angle_carry_15                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add16                    cycloneive_lcell_comb     cin         In      -         8.972       -         
demodulate_inst.qarctan_inst.un1_angle_add16                    cycloneive_lcell_comb     cout        Out     0.066     9.038       -         
un1_angle_carry_16                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add17                    cycloneive_lcell_comb     cin         In      -         9.038       -         
demodulate_inst.qarctan_inst.un1_angle_add17                    cycloneive_lcell_comb     cout        Out     0.066     9.104       -         
un1_angle_carry_17                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add18                    cycloneive_lcell_comb     cin         In      -         9.104       -         
demodulate_inst.qarctan_inst.un1_angle_add18                    cycloneive_lcell_comb     cout        Out     0.066     9.170       -         
un1_angle_carry_18                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add19                    cycloneive_lcell_comb     cin         In      -         9.170       -         
demodulate_inst.qarctan_inst.un1_angle_add19                    cycloneive_lcell_comb     cout        Out     0.066     9.236       -         
un1_angle_carry_19                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add20                    cycloneive_lcell_comb     cin         In      -         9.236       -         
demodulate_inst.qarctan_inst.un1_angle_add20                    cycloneive_lcell_comb     cout        Out     0.066     9.302       -         
un1_angle_carry_20                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add21                    cycloneive_lcell_comb     cin         In      -         9.302       -         
demodulate_inst.qarctan_inst.un1_angle_add21                    cycloneive_lcell_comb     cout        Out     0.066     9.368       -         
un1_angle_carry_21                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add22                    cycloneive_lcell_comb     cin         In      -         9.368       -         
demodulate_inst.qarctan_inst.un1_angle_add22                    cycloneive_lcell_comb     cout        Out     0.066     9.434       -         
un1_angle_carry_22                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add23                    cycloneive_lcell_comb     cin         In      -         9.434       -         
demodulate_inst.qarctan_inst.un1_angle_add23                    cycloneive_lcell_comb     combout     Out     0.000     9.434       -         
un1_angle_add23                                                 Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.angle_4[23]                        cycloneive_lcell_comb     datab       In      -         10.086      -         
demodulate_inst.qarctan_inst.angle_4[23]                        cycloneive_lcell_comb     combout     Out     0.443     10.529      -         
angle_4_22                                                      Net                       -           -       0.355     -           5         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[23]     cycloneive_lcell_comb     dataa       In      -         10.884      -         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[23]     cycloneive_lcell_comb     combout     Out     0.437     11.321      -         
un4_data_out_combout_22                                         Net                       -           -       0.652     -           1         
demodulate_inst.demod_temp_ret[5]                               dffeas                    asdata      In      -         11.973      -         
==============================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 12.050 is 7.083(58.8%) logic and 4.967(41.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.923

    - Propagation time:                      11.352
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.042

    Number of logic level(s):                54
    Starting point:                          demodulate_inst.real_curr_ret_0[0] / q
    Ending point:                            demodulate_inst.demod_temp_ret[5] / asdata
    The start point is clocked by            fm_radio|clock [rising] on pin clk
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                            Pin         Pin               Arrival     No. of    
Name                                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.real_curr_ret_0[0]                              dffeas                    q           Out     0.232     0.845       -         
real_curr_ret_0[0]                                              Net                       -           -       0.333     -           2         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[1]               cycloneive_lcell_comb     datab       In      -         1.178       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[1]               cycloneive_lcell_comb     cout        Out     0.509     1.687       -         
un146_DEQUANTIZE_cout[1]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[3]               cycloneive_lcell_comb     cin         In      -         1.687       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[3]               cycloneive_lcell_comb     cout        Out     0.066     1.753       -         
un146_DEQUANTIZE_cout[3]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[5]               cycloneive_lcell_comb     cin         In      -         1.753       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[5]               cycloneive_lcell_comb     cout        Out     0.066     1.819       -         
un146_DEQUANTIZE_cout[5]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[7]               cycloneive_lcell_comb     cin         In      -         1.819       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[7]               cycloneive_lcell_comb     cout        Out     0.066     1.885       -         
un146_DEQUANTIZE_cout[7]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[9]               cycloneive_lcell_comb     cin         In      -         1.885       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[9]               cycloneive_lcell_comb     cout        Out     0.066     1.951       -         
un146_DEQUANTIZE_cout[9]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[11]              cycloneive_lcell_comb     cin         In      -         1.951       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[11]              cycloneive_lcell_comb     combout     Out     0.000     1.951       -         
un146_DEQUANTIZE[11]                                            Net                       -           -       0.432     -           2         
demodulate_inst.DEQUANTIZE_57_1[0]                              cycloneive_lcell_comb     dataa       In      -         2.383       -         
demodulate_inst.DEQUANTIZE_57_1[0]                              cycloneive_lcell_comb     cout        Out     0.498     2.881       -         
DEQUANTIZE_57_1_cout[0]                                         Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_57_1[2]                              cycloneive_lcell_comb     cin         In      -         2.881       -         
demodulate_inst.DEQUANTIZE_57_1[2]                              cycloneive_lcell_comb     combout     Out     0.000     2.881       -         
DEQUANTIZE_57_1[2]                                              Net                       -           -       0.652     -           1         
demodulate_inst.un1_short_real\.un1_short_real_m[2]             cycloneive_lcell_comb     datac       In      -         3.532       -         
demodulate_inst.un1_short_real\.un1_short_real_m[2]             cycloneive_lcell_comb     combout     Out     0.429     3.961       -         
un1_short_real_m[2]                                             Net                       -           -       0.326     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add2             cycloneive_lcell_comb     datab       In      -         4.287       -         
demodulate_inst.un1_short_real\.un1_short_real_add2             cycloneive_lcell_comb     cout        Out     0.509     4.796       -         
un1_short_real_carry_2                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add3             cycloneive_lcell_comb     cin         In      -         4.796       -         
demodulate_inst.un1_short_real\.un1_short_real_add3             cycloneive_lcell_comb     cout        Out     0.066     4.862       -         
un1_short_real_carry_3                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add4             cycloneive_lcell_comb     cin         In      -         4.862       -         
demodulate_inst.un1_short_real\.un1_short_real_add4             cycloneive_lcell_comb     cout        Out     0.066     4.928       -         
un1_short_real_carry_4                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add5             cycloneive_lcell_comb     cin         In      -         4.928       -         
demodulate_inst.un1_short_real\.un1_short_real_add5             cycloneive_lcell_comb     cout        Out     0.066     4.994       -         
un1_short_real_carry_5                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add6             cycloneive_lcell_comb     cin         In      -         4.994       -         
demodulate_inst.un1_short_real\.un1_short_real_add6             cycloneive_lcell_comb     cout        Out     0.066     5.060       -         
un1_short_real_carry_6                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add7             cycloneive_lcell_comb     cin         In      -         5.060       -         
demodulate_inst.un1_short_real\.un1_short_real_add7             cycloneive_lcell_comb     cout        Out     0.066     5.126       -         
un1_short_real_carry_7                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add8             cycloneive_lcell_comb     cin         In      -         5.126       -         
demodulate_inst.un1_short_real\.un1_short_real_add8             cycloneive_lcell_comb     cout        Out     0.066     5.192       -         
un1_short_real_carry_8                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add9             cycloneive_lcell_comb     cin         In      -         5.192       -         
demodulate_inst.un1_short_real\.un1_short_real_add9             cycloneive_lcell_comb     cout        Out     0.066     5.258       -         
un1_short_real_carry_9                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add10            cycloneive_lcell_comb     cin         In      -         5.258       -         
demodulate_inst.un1_short_real\.un1_short_real_add10            cycloneive_lcell_comb     cout        Out     0.066     5.324       -         
un1_short_real_carry_10                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add11            cycloneive_lcell_comb     cin         In      -         5.324       -         
demodulate_inst.un1_short_real\.un1_short_real_add11            cycloneive_lcell_comb     cout        Out     0.066     5.390       -         
un1_short_real_carry_11                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add12            cycloneive_lcell_comb     cin         In      -         5.390       -         
demodulate_inst.un1_short_real\.un1_short_real_add12            cycloneive_lcell_comb     cout        Out     0.066     5.456       -         
un1_short_real_carry_12                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add13            cycloneive_lcell_comb     cin         In      -         5.456       -         
demodulate_inst.un1_short_real\.un1_short_real_add13            cycloneive_lcell_comb     cout        Out     0.066     5.522       -         
un1_short_real_carry_13                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add14            cycloneive_lcell_comb     cin         In      -         5.522       -         
demodulate_inst.un1_short_real\.un1_short_real_add14            cycloneive_lcell_comb     cout        Out     0.066     5.588       -         
un1_short_real_carry_14                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add15            cycloneive_lcell_comb     cin         In      -         5.588       -         
demodulate_inst.un1_short_real\.un1_short_real_add15            cycloneive_lcell_comb     cout        Out     0.066     5.654       -         
un1_short_real_carry_15                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add16            cycloneive_lcell_comb     cin         In      -         5.654       -         
demodulate_inst.un1_short_real\.un1_short_real_add16            cycloneive_lcell_comb     cout        Out     0.066     5.720       -         
un1_short_real_carry_16                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add17            cycloneive_lcell_comb     cin         In      -         5.720       -         
demodulate_inst.un1_short_real\.un1_short_real_add17            cycloneive_lcell_comb     cout        Out     0.066     5.786       -         
un1_short_real_carry_17                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add18            cycloneive_lcell_comb     cin         In      -         5.786       -         
demodulate_inst.un1_short_real\.un1_short_real_add18            cycloneive_lcell_comb     cout        Out     0.066     5.852       -         
un1_short_real_carry_18                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add19            cycloneive_lcell_comb     cin         In      -         5.852       -         
demodulate_inst.un1_short_real\.un1_short_real_add19            cycloneive_lcell_comb     cout        Out     0.066     5.918       -         
un1_short_real_carry_19                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add20            cycloneive_lcell_comb     cin         In      -         5.918       -         
demodulate_inst.un1_short_real\.un1_short_real_add20            cycloneive_lcell_comb     cout        Out     0.066     5.984       -         
un1_short_real_carry_20                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add21            cycloneive_lcell_comb     cin         In      -         5.984       -         
demodulate_inst.un1_short_real\.un1_short_real_add21            cycloneive_lcell_comb     cout        Out     0.066     6.050       -         
un1_short_real_carry_21                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add22            cycloneive_lcell_comb     cin         In      -         6.050       -         
demodulate_inst.un1_short_real\.un1_short_real_add22            cycloneive_lcell_comb     cout        Out     0.066     6.116       -         
un1_short_real_carry_22                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add23            cycloneive_lcell_comb     cin         In      -         6.116       -         
demodulate_inst.un1_short_real\.un1_short_real_add23            cycloneive_lcell_comb     combout     Out     0.000     6.116       -         
un1_short_real_add23                                            Net                       -           -       1.558     -           76        
demodulate_inst.qarctan_inst.un1_angle_add3                     cycloneive_lcell_comb     dataa       In      -         7.675       -         
demodulate_inst.qarctan_inst.un1_angle_add3                     cycloneive_lcell_comb     cout        Out     0.498     8.172       -         
un1_angle_carry_3                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add4                     cycloneive_lcell_comb     cin         In      -         8.172       -         
demodulate_inst.qarctan_inst.un1_angle_add4                     cycloneive_lcell_comb     cout        Out     0.066     8.239       -         
un1_angle_carry_4                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add5                     cycloneive_lcell_comb     cin         In      -         8.239       -         
demodulate_inst.qarctan_inst.un1_angle_add5                     cycloneive_lcell_comb     cout        Out     0.066     8.305       -         
un1_angle_carry_5                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add6                     cycloneive_lcell_comb     cin         In      -         8.305       -         
demodulate_inst.qarctan_inst.un1_angle_add6                     cycloneive_lcell_comb     cout        Out     0.066     8.370       -         
un1_angle_carry_6                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add7                     cycloneive_lcell_comb     cin         In      -         8.370       -         
demodulate_inst.qarctan_inst.un1_angle_add7                     cycloneive_lcell_comb     cout        Out     0.066     8.437       -         
un1_angle_carry_7                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add8                     cycloneive_lcell_comb     cin         In      -         8.437       -         
demodulate_inst.qarctan_inst.un1_angle_add8                     cycloneive_lcell_comb     cout        Out     0.066     8.502       -         
un1_angle_carry_8                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add9                     cycloneive_lcell_comb     cin         In      -         8.502       -         
demodulate_inst.qarctan_inst.un1_angle_add9                     cycloneive_lcell_comb     cout        Out     0.066     8.569       -         
un1_angle_carry_9                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add10                    cycloneive_lcell_comb     cin         In      -         8.569       -         
demodulate_inst.qarctan_inst.un1_angle_add10                    cycloneive_lcell_comb     cout        Out     0.066     8.634       -         
un1_angle_carry_10                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add11                    cycloneive_lcell_comb     cin         In      -         8.634       -         
demodulate_inst.qarctan_inst.un1_angle_add11                    cycloneive_lcell_comb     cout        Out     0.066     8.700       -         
un1_angle_carry_11                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add12                    cycloneive_lcell_comb     cin         In      -         8.700       -         
demodulate_inst.qarctan_inst.un1_angle_add12                    cycloneive_lcell_comb     cout        Out     0.066     8.767       -         
un1_angle_carry_12                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add13                    cycloneive_lcell_comb     cin         In      -         8.767       -         
demodulate_inst.qarctan_inst.un1_angle_add13                    cycloneive_lcell_comb     cout        Out     0.066     8.832       -         
un1_angle_carry_13                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add14                    cycloneive_lcell_comb     cin         In      -         8.832       -         
demodulate_inst.qarctan_inst.un1_angle_add14                    cycloneive_lcell_comb     cout        Out     0.066     8.899       -         
un1_angle_carry_14                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add15                    cycloneive_lcell_comb     cin         In      -         8.899       -         
demodulate_inst.qarctan_inst.un1_angle_add15                    cycloneive_lcell_comb     cout        Out     0.066     8.964       -         
un1_angle_carry_15                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add16                    cycloneive_lcell_comb     cin         In      -         8.964       -         
demodulate_inst.qarctan_inst.un1_angle_add16                    cycloneive_lcell_comb     cout        Out     0.066     9.030       -         
un1_angle_carry_16                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add17                    cycloneive_lcell_comb     cin         In      -         9.030       -         
demodulate_inst.qarctan_inst.un1_angle_add17                    cycloneive_lcell_comb     cout        Out     0.066     9.097       -         
un1_angle_carry_17                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add18                    cycloneive_lcell_comb     cin         In      -         9.097       -         
demodulate_inst.qarctan_inst.un1_angle_add18                    cycloneive_lcell_comb     cout        Out     0.066     9.162       -         
un1_angle_carry_18                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add19                    cycloneive_lcell_comb     cin         In      -         9.162       -         
demodulate_inst.qarctan_inst.un1_angle_add19                    cycloneive_lcell_comb     cout        Out     0.066     9.229       -         
un1_angle_carry_19                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add20                    cycloneive_lcell_comb     cin         In      -         9.229       -         
demodulate_inst.qarctan_inst.un1_angle_add20                    cycloneive_lcell_comb     cout        Out     0.066     9.294       -         
un1_angle_carry_20                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add21                    cycloneive_lcell_comb     cin         In      -         9.294       -         
demodulate_inst.qarctan_inst.un1_angle_add21                    cycloneive_lcell_comb     cout        Out     0.066     9.361       -         
un1_angle_carry_21                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add22                    cycloneive_lcell_comb     cin         In      -         9.361       -         
demodulate_inst.qarctan_inst.un1_angle_add22                    cycloneive_lcell_comb     cout        Out     0.066     9.427       -         
un1_angle_carry_22                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add23                    cycloneive_lcell_comb     cin         In      -         9.427       -         
demodulate_inst.qarctan_inst.un1_angle_add23                    cycloneive_lcell_comb     combout     Out     0.000     9.427       -         
un1_angle_add23                                                 Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.angle_4[23]                        cycloneive_lcell_comb     datab       In      -         10.078      -         
demodulate_inst.qarctan_inst.angle_4[23]                        cycloneive_lcell_comb     combout     Out     0.443     10.521      -         
angle_4_22                                                      Net                       -           -       0.355     -           5         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[23]     cycloneive_lcell_comb     dataa       In      -         10.877      -         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[23]     cycloneive_lcell_comb     combout     Out     0.437     11.313      -         
un4_data_out_combout_22                                         Net                       -           -       0.652     -           1         
demodulate_inst.demod_temp_ret[5]                               dffeas                    asdata      In      -         11.965      -         
==============================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 12.042 is 7.083(58.8%) logic and 4.959(41.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.690
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.923

    - Propagation time:                      11.352
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.042

    Number of logic level(s):                54
    Starting point:                          demodulate_inst.real_curr_ret_0[1] / q
    Ending point:                            demodulate_inst.demod_temp_ret[5] / asdata
    The start point is clocked by            fm_radio|clock [rising] on pin clk
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                            Pin         Pin               Arrival     No. of    
Name                                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.real_curr_ret_0[1]                              dffeas                    q           Out     0.232     0.845       -         
real_curr_ret_0[1]                                              Net                       -           -       0.333     -           2         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[0]               cycloneive_lcell_comb     dataa       In      -         1.178       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[0]               cycloneive_lcell_comb     cout        Out     0.498     1.676       -         
un146_DEQUANTIZE_cout[0]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[2]               cycloneive_lcell_comb     cin         In      -         1.676       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[2]               cycloneive_lcell_comb     cout        Out     0.066     1.742       -         
un146_DEQUANTIZE_cout[2]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[4]               cycloneive_lcell_comb     cin         In      -         1.742       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[4]               cycloneive_lcell_comb     cout        Out     0.066     1.808       -         
un146_DEQUANTIZE_cout[4]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[6]               cycloneive_lcell_comb     cin         In      -         1.808       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[6]               cycloneive_lcell_comb     cout        Out     0.066     1.874       -         
un146_DEQUANTIZE_cout[6]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[8]               cycloneive_lcell_comb     cin         In      -         1.874       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[8]               cycloneive_lcell_comb     cout        Out     0.066     1.940       -         
un146_DEQUANTIZE_cout[8]                                        Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[10]              cycloneive_lcell_comb     cin         In      -         1.940       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[10]              cycloneive_lcell_comb     cout        Out     0.066     2.006       -         
un146_DEQUANTIZE_cout[10]                                       Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[12]              cycloneive_lcell_comb     cin         In      -         2.006       -         
demodulate_inst.DEQUANTIZE_7\.un146_DEQUANTIZE[12]              cycloneive_lcell_comb     combout     Out     0.000     2.006       -         
un146_DEQUANTIZE[12]                                            Net                       -           -       0.432     -           2         
demodulate_inst.DEQUANTIZE_57_1[2]                              cycloneive_lcell_comb     datab       In      -         2.438       -         
demodulate_inst.DEQUANTIZE_57_1[2]                              cycloneive_lcell_comb     combout     Out     0.443     2.881       -         
DEQUANTIZE_57_1[2]                                              Net                       -           -       0.652     -           1         
demodulate_inst.un1_short_real\.un1_short_real_m[2]             cycloneive_lcell_comb     datac       In      -         3.532       -         
demodulate_inst.un1_short_real\.un1_short_real_m[2]             cycloneive_lcell_comb     combout     Out     0.429     3.961       -         
un1_short_real_m[2]                                             Net                       -           -       0.326     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add2             cycloneive_lcell_comb     datab       In      -         4.287       -         
demodulate_inst.un1_short_real\.un1_short_real_add2             cycloneive_lcell_comb     cout        Out     0.509     4.796       -         
un1_short_real_carry_2                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add3             cycloneive_lcell_comb     cin         In      -         4.796       -         
demodulate_inst.un1_short_real\.un1_short_real_add3             cycloneive_lcell_comb     cout        Out     0.066     4.862       -         
un1_short_real_carry_3                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add4             cycloneive_lcell_comb     cin         In      -         4.862       -         
demodulate_inst.un1_short_real\.un1_short_real_add4             cycloneive_lcell_comb     cout        Out     0.066     4.928       -         
un1_short_real_carry_4                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add5             cycloneive_lcell_comb     cin         In      -         4.928       -         
demodulate_inst.un1_short_real\.un1_short_real_add5             cycloneive_lcell_comb     cout        Out     0.066     4.994       -         
un1_short_real_carry_5                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add6             cycloneive_lcell_comb     cin         In      -         4.994       -         
demodulate_inst.un1_short_real\.un1_short_real_add6             cycloneive_lcell_comb     cout        Out     0.066     5.060       -         
un1_short_real_carry_6                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add7             cycloneive_lcell_comb     cin         In      -         5.060       -         
demodulate_inst.un1_short_real\.un1_short_real_add7             cycloneive_lcell_comb     cout        Out     0.066     5.126       -         
un1_short_real_carry_7                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add8             cycloneive_lcell_comb     cin         In      -         5.126       -         
demodulate_inst.un1_short_real\.un1_short_real_add8             cycloneive_lcell_comb     cout        Out     0.066     5.192       -         
un1_short_real_carry_8                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add9             cycloneive_lcell_comb     cin         In      -         5.192       -         
demodulate_inst.un1_short_real\.un1_short_real_add9             cycloneive_lcell_comb     cout        Out     0.066     5.258       -         
un1_short_real_carry_9                                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add10            cycloneive_lcell_comb     cin         In      -         5.258       -         
demodulate_inst.un1_short_real\.un1_short_real_add10            cycloneive_lcell_comb     cout        Out     0.066     5.324       -         
un1_short_real_carry_10                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add11            cycloneive_lcell_comb     cin         In      -         5.324       -         
demodulate_inst.un1_short_real\.un1_short_real_add11            cycloneive_lcell_comb     cout        Out     0.066     5.390       -         
un1_short_real_carry_11                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add12            cycloneive_lcell_comb     cin         In      -         5.390       -         
demodulate_inst.un1_short_real\.un1_short_real_add12            cycloneive_lcell_comb     cout        Out     0.066     5.456       -         
un1_short_real_carry_12                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add13            cycloneive_lcell_comb     cin         In      -         5.456       -         
demodulate_inst.un1_short_real\.un1_short_real_add13            cycloneive_lcell_comb     cout        Out     0.066     5.522       -         
un1_short_real_carry_13                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add14            cycloneive_lcell_comb     cin         In      -         5.522       -         
demodulate_inst.un1_short_real\.un1_short_real_add14            cycloneive_lcell_comb     cout        Out     0.066     5.588       -         
un1_short_real_carry_14                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add15            cycloneive_lcell_comb     cin         In      -         5.588       -         
demodulate_inst.un1_short_real\.un1_short_real_add15            cycloneive_lcell_comb     cout        Out     0.066     5.654       -         
un1_short_real_carry_15                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add16            cycloneive_lcell_comb     cin         In      -         5.654       -         
demodulate_inst.un1_short_real\.un1_short_real_add16            cycloneive_lcell_comb     cout        Out     0.066     5.720       -         
un1_short_real_carry_16                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add17            cycloneive_lcell_comb     cin         In      -         5.720       -         
demodulate_inst.un1_short_real\.un1_short_real_add17            cycloneive_lcell_comb     cout        Out     0.066     5.786       -         
un1_short_real_carry_17                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add18            cycloneive_lcell_comb     cin         In      -         5.786       -         
demodulate_inst.un1_short_real\.un1_short_real_add18            cycloneive_lcell_comb     cout        Out     0.066     5.852       -         
un1_short_real_carry_18                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add19            cycloneive_lcell_comb     cin         In      -         5.852       -         
demodulate_inst.un1_short_real\.un1_short_real_add19            cycloneive_lcell_comb     cout        Out     0.066     5.918       -         
un1_short_real_carry_19                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add20            cycloneive_lcell_comb     cin         In      -         5.918       -         
demodulate_inst.un1_short_real\.un1_short_real_add20            cycloneive_lcell_comb     cout        Out     0.066     5.984       -         
un1_short_real_carry_20                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add21            cycloneive_lcell_comb     cin         In      -         5.984       -         
demodulate_inst.un1_short_real\.un1_short_real_add21            cycloneive_lcell_comb     cout        Out     0.066     6.050       -         
un1_short_real_carry_21                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add22            cycloneive_lcell_comb     cin         In      -         6.050       -         
demodulate_inst.un1_short_real\.un1_short_real_add22            cycloneive_lcell_comb     cout        Out     0.066     6.116       -         
un1_short_real_carry_22                                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add23            cycloneive_lcell_comb     cin         In      -         6.116       -         
demodulate_inst.un1_short_real\.un1_short_real_add23            cycloneive_lcell_comb     combout     Out     0.000     6.116       -         
un1_short_real_add23                                            Net                       -           -       1.558     -           76        
demodulate_inst.qarctan_inst.un1_angle_add3                     cycloneive_lcell_comb     dataa       In      -         7.675       -         
demodulate_inst.qarctan_inst.un1_angle_add3                     cycloneive_lcell_comb     cout        Out     0.498     8.172       -         
un1_angle_carry_3                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add4                     cycloneive_lcell_comb     cin         In      -         8.172       -         
demodulate_inst.qarctan_inst.un1_angle_add4                     cycloneive_lcell_comb     cout        Out     0.066     8.239       -         
un1_angle_carry_4                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add5                     cycloneive_lcell_comb     cin         In      -         8.239       -         
demodulate_inst.qarctan_inst.un1_angle_add5                     cycloneive_lcell_comb     cout        Out     0.066     8.305       -         
un1_angle_carry_5                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add6                     cycloneive_lcell_comb     cin         In      -         8.305       -         
demodulate_inst.qarctan_inst.un1_angle_add6                     cycloneive_lcell_comb     cout        Out     0.066     8.370       -         
un1_angle_carry_6                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add7                     cycloneive_lcell_comb     cin         In      -         8.370       -         
demodulate_inst.qarctan_inst.un1_angle_add7                     cycloneive_lcell_comb     cout        Out     0.066     8.437       -         
un1_angle_carry_7                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add8                     cycloneive_lcell_comb     cin         In      -         8.437       -         
demodulate_inst.qarctan_inst.un1_angle_add8                     cycloneive_lcell_comb     cout        Out     0.066     8.502       -         
un1_angle_carry_8                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add9                     cycloneive_lcell_comb     cin         In      -         8.502       -         
demodulate_inst.qarctan_inst.un1_angle_add9                     cycloneive_lcell_comb     cout        Out     0.066     8.569       -         
un1_angle_carry_9                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add10                    cycloneive_lcell_comb     cin         In      -         8.569       -         
demodulate_inst.qarctan_inst.un1_angle_add10                    cycloneive_lcell_comb     cout        Out     0.066     8.634       -         
un1_angle_carry_10                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add11                    cycloneive_lcell_comb     cin         In      -         8.634       -         
demodulate_inst.qarctan_inst.un1_angle_add11                    cycloneive_lcell_comb     cout        Out     0.066     8.700       -         
un1_angle_carry_11                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add12                    cycloneive_lcell_comb     cin         In      -         8.700       -         
demodulate_inst.qarctan_inst.un1_angle_add12                    cycloneive_lcell_comb     cout        Out     0.066     8.767       -         
un1_angle_carry_12                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add13                    cycloneive_lcell_comb     cin         In      -         8.767       -         
demodulate_inst.qarctan_inst.un1_angle_add13                    cycloneive_lcell_comb     cout        Out     0.066     8.832       -         
un1_angle_carry_13                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add14                    cycloneive_lcell_comb     cin         In      -         8.832       -         
demodulate_inst.qarctan_inst.un1_angle_add14                    cycloneive_lcell_comb     cout        Out     0.066     8.899       -         
un1_angle_carry_14                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add15                    cycloneive_lcell_comb     cin         In      -         8.899       -         
demodulate_inst.qarctan_inst.un1_angle_add15                    cycloneive_lcell_comb     cout        Out     0.066     8.964       -         
un1_angle_carry_15                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add16                    cycloneive_lcell_comb     cin         In      -         8.964       -         
demodulate_inst.qarctan_inst.un1_angle_add16                    cycloneive_lcell_comb     cout        Out     0.066     9.030       -         
un1_angle_carry_16                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add17                    cycloneive_lcell_comb     cin         In      -         9.030       -         
demodulate_inst.qarctan_inst.un1_angle_add17                    cycloneive_lcell_comb     cout        Out     0.066     9.097       -         
un1_angle_carry_17                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add18                    cycloneive_lcell_comb     cin         In      -         9.097       -         
demodulate_inst.qarctan_inst.un1_angle_add18                    cycloneive_lcell_comb     cout        Out     0.066     9.162       -         
un1_angle_carry_18                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add19                    cycloneive_lcell_comb     cin         In      -         9.162       -         
demodulate_inst.qarctan_inst.un1_angle_add19                    cycloneive_lcell_comb     cout        Out     0.066     9.229       -         
un1_angle_carry_19                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add20                    cycloneive_lcell_comb     cin         In      -         9.229       -         
demodulate_inst.qarctan_inst.un1_angle_add20                    cycloneive_lcell_comb     cout        Out     0.066     9.294       -         
un1_angle_carry_20                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add21                    cycloneive_lcell_comb     cin         In      -         9.294       -         
demodulate_inst.qarctan_inst.un1_angle_add21                    cycloneive_lcell_comb     cout        Out     0.066     9.361       -         
un1_angle_carry_21                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add22                    cycloneive_lcell_comb     cin         In      -         9.361       -         
demodulate_inst.qarctan_inst.un1_angle_add22                    cycloneive_lcell_comb     cout        Out     0.066     9.427       -         
un1_angle_carry_22                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un1_angle_add23                    cycloneive_lcell_comb     cin         In      -         9.427       -         
demodulate_inst.qarctan_inst.un1_angle_add23                    cycloneive_lcell_comb     combout     Out     0.000     9.427       -         
un1_angle_add23                                                 Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.angle_4[23]                        cycloneive_lcell_comb     datab       In      -         10.078      -         
demodulate_inst.qarctan_inst.angle_4[23]                        cycloneive_lcell_comb     combout     Out     0.443     10.521      -         
angle_4_22                                                      Net                       -           -       0.355     -           5         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[23]     cycloneive_lcell_comb     dataa       In      -         10.877      -         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[23]     cycloneive_lcell_comb     combout     Out     0.437     11.313      -         
un4_data_out_combout_22                                         Net                       -           -       0.652     -           1         
demodulate_inst.demod_temp_ret[5]                               dffeas                    asdata      In      -         11.965      -         
==============================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 12.042 is 7.083(58.8%) logic and 4.959(41.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: gain_32s_10s_0|state_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                                     Arrival          
Instance                       Reference                                 Type            Pin      Net                       Time        Slack
                               Clock                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------
right_gain_inst.in_rd_en_1     gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     in_rd_en_1_1z             0.845       5.315
right_gain_inst.dout[26]       gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_26     0.845       9.748
right_gain_inst.dout[0]        gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_0      0.845       9.778
right_gain_inst.dout[4]        gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_4      0.845       9.800
right_gain_inst.dout[5]        gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_5      0.845       9.800
right_gain_inst.dout[6]        gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_6      0.845       9.800
right_gain_inst.dout[7]        gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_7      0.845       9.800
right_gain_inst.dout[8]        gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_8      0.845       9.800
right_gain_inst.dout[9]        gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_9      0.845       9.800
right_gain_inst.dout[10]       gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_10     0.845       9.800
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                      Required          
Instance                                  Reference                                 Type       Pin     Net                              Time         Slack
                                          Clock                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------
right_deemph_inst.state_ret               gain_32s_10s_0|state_derived_clock[0]     dffeas     d       yshift_counter_0_0_0_0__g2_0     10.527       5.315
right_deemph_inst.state_ret_1             gain_32s_10s_0|state_derived_clock[0]     dffeas     d       y_out_wr_en_0_a3_0               10.527       5.329
right_gain_inst.empty_ret_3               gain_32s_10s_0|state_derived_clock[0]     dffeas     d       in_rd_en_1or_0                   10.527       5.609
right_deemph_fifo_inst.wr_addr_ret_10     gain_32s_10s_0|state_derived_clock[0]     dffeas     d       full_12_1z                       10.527       5.758
right_gain_inst.empty_ret_2               gain_32s_10s_0|state_derived_clock[0]     dffeas     d       vol_1_0_10__g1_0                 10.527       5.897
right_deemph_fifo_inst.empty_0            gain_32s_10s_0|state_derived_clock[0]     dffeas     d       un9_empty_NE_i_0_g0              10.527       6.052
right_deemph_fifo_inst.wr_addr_ret_7      gain_32s_10s_0|state_derived_clock[0]     dffeas     d       un18_full_t_0                    10.527       6.963
right_deemph_fifo_inst.wr_addr_ret_6      gain_32s_10s_0|state_derived_clock[0]     dffeas     d       un14_full_t                      10.527       7.022
right_deemph_fifo_inst.wr_addr_ret_8      gain_32s_10s_0|state_derived_clock[0]     dffeas     d       un14_full_t_7                    10.527       7.022
right_deemph_fifo_inst.wr_addr_ret_3      gain_32s_10s_0|state_derived_clock[0]     dffeas     d       un14_full_t_9                    10.527       7.088
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.527

    - Propagation time:                      5.212
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.315

    Number of logic level(s):                9
    Starting point:                          right_gain_inst.in_rd_en_1 / Q[0]
    Ending point:                            right_deemph_inst.state_ret / d
    The start point is clocked by            gain_32s_10s_0|state_derived_clock[0] [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
right_gain_inst.in_rd_en_1                     SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
in_rd_en_1_1z                                  Net                       -           -       0.326     -           1         
right_deemph_fifo_inst.un13_rd_addr_t          cycloneive_lcell_comb     dataa       In      -         1.171       -         
right_deemph_fifo_inst.un13_rd_addr_t          cycloneive_lcell_comb     combout     Out     0.437     1.608       -         
un13_rd_addr_t                                 Net                       -           -       0.333     -           2         
right_deemph_fifo_inst.un23_rd_addr_t_a[0]     cycloneive_lcell_comb     dataa       In      -         1.941       -         
right_deemph_fifo_inst.un23_rd_addr_t_a[0]     cycloneive_lcell_comb     cout        Out     0.498     2.439       -         
un23_rd_addr_t_a_cout_14[0]                    Net                       -           -       0.000     -           1         
right_deemph_fifo_inst.un23_rd_addr_t[1]       cycloneive_lcell_comb     cin         In      -         2.439       -         
right_deemph_fifo_inst.un23_rd_addr_t[1]       cycloneive_lcell_comb     cout        Out     0.066     2.505       -         
un23_rd_addr_t_cout_14[1]                      Net                       -           -       0.000     -           1         
right_deemph_fifo_inst.un23_rd_addr_t[3]       cycloneive_lcell_comb     cin         In      -         2.505       -         
right_deemph_fifo_inst.un23_rd_addr_t[3]       cycloneive_lcell_comb     cout        Out     0.066     2.571       -         
un23_rd_addr_t_cout_14[3]                      Net                       -           -       0.000     -           1         
right_deemph_fifo_inst.un23_rd_addr_t[5]       cycloneive_lcell_comb     cin         In      -         2.571       -         
right_deemph_fifo_inst.un23_rd_addr_t[5]       cycloneive_lcell_comb     combout     Out     0.000     2.571       -         
un23_rd_addr_t_combout_12[5]                   Net                       -           -       0.446     -           4         
right_deemph_fifo_inst.un14_full_t_7           cycloneive_lcell_comb     datad       In      -         3.017       -         
right_deemph_fifo_inst.un14_full_t_7           cycloneive_lcell_comb     combout     Out     0.155     3.172       -         
un14_full_t_7                                  Net                       -           -       0.333     -           2         
right_deemph_fifo_inst.full_12_5               cycloneive_lcell_comb     datab       In      -         3.505       -         
right_deemph_fifo_inst.full_12_5               cycloneive_lcell_comb     combout     Out     0.443     3.948       -         
full_12_5                                      Net                       -           -       0.326     -           1         
right_deemph_fifo_inst.full_12                 cycloneive_lcell_comb     datad       In      -         4.274       -         
right_deemph_fifo_inst.full_12                 cycloneive_lcell_comb     combout     Out     0.155     4.429       -         
full_12_1z                                     Net                       -           -       0.340     -           3         
right_deemph_inst.state_ret_RNO                cycloneive_lcell_comb     datab       In      -         4.769       -         
right_deemph_inst.state_ret_RNO                cycloneive_lcell_comb     combout     Out     0.443     5.212       -         
yshift_counter_0_0_0_0__g2_0                   Net                       -           -       0.000     -           1         
right_deemph_inst.state_ret                    dffeas                    d           In      -         5.212       -         
=============================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 4.685 is 2.581(55.1%) logic and 2.104(44.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: gain_32s_10s_1|state_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                                    Arrival          
Instance                      Reference                                 Type            Pin      Net                      Time        Slack
                              Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------
left_gain_inst.in_rd_en_1     gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     in_rd_en_1_1z            0.845       5.048
left_gain_inst.dout[26]       gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_26     0.845       9.748
left_gain_inst.dout[0]        gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_0      0.845       9.778
left_gain_inst.dout[4]        gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_4      0.845       9.800
left_gain_inst.dout[5]        gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_5      0.845       9.800
left_gain_inst.dout[6]        gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_6      0.845       9.800
left_gain_inst.dout[7]        gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_7      0.845       9.800
left_gain_inst.dout[8]        gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_8      0.845       9.800
left_gain_inst.dout[9]        gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_9      0.845       9.800
left_gain_inst.dout[10]       gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_10     0.845       9.800
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                      Required          
Instance                                 Reference                                 Type       Pin     Net                              Time         Slack
                                         Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------
left_deemph_inst.state_ret_1             gain_32s_10s_1|state_derived_clock[0]     dffeas     d       y_out_wr_en_0_a3_0               10.527       5.048
left_deemph_inst.state_ret               gain_32s_10s_1|state_derived_clock[0]     dffeas     d       yshift_counter_0_0_0_0__g2_0     10.527       5.322
left_deemph_fifo_inst.wr_addr_ret_10     gain_32s_10s_1|state_derived_clock[0]     dffeas     d       full_12_1z                       10.527       5.477
left_gain_inst.empty_ret_3               gain_32s_10s_1|state_derived_clock[0]     dffeas     d       in_rd_en_1or_0                   10.527       5.616
left_gain_inst.empty_ret_2               gain_32s_10s_1|state_derived_clock[0]     dffeas     d       vol_0_1_0__g1_0                  10.527       5.904
left_deemph_fifo_inst.empty_0            gain_32s_10s_1|state_derived_clock[0]     dffeas     d       un9_empty_NE_i_0_g0              10.527       6.059
left_deemph_fifo_inst.wr_addr_ret_7      gain_32s_10s_1|state_derived_clock[0]     dffeas     d       un18_full_t_0                    10.527       6.681
left_deemph_fifo_inst.wr_addr_ret_8      gain_32s_10s_1|state_derived_clock[0]     dffeas     d       un14_full_t_7                    10.527       6.741
left_deemph_fifo_inst.wr_addr_ret_6      gain_32s_10s_1|state_derived_clock[0]     dffeas     d       un14_full_t                      10.527       6.747
left_deemph_fifo_inst.wr_addr_ret_3      gain_32s_10s_1|state_derived_clock[0]     dffeas     d       un14_full_t_9                    10.527       6.807
=========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.527

    - Propagation time:                      5.479
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.048

    Number of logic level(s):                9
    Starting point:                          left_gain_inst.in_rd_en_1 / Q[0]
    Ending point:                            left_deemph_inst.state_ret_1 / d
    The start point is clocked by            gain_32s_10s_1|state_derived_clock[0] [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
left_gain_inst.in_rd_en_1                     SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
in_rd_en_1_1z                                 Net                       -           -       0.326     -           1         
left_deemph_fifo_inst.un13_rd_addr_t          cycloneive_lcell_comb     dataa       In      -         1.171       -         
left_deemph_fifo_inst.un13_rd_addr_t          cycloneive_lcell_comb     combout     Out     0.437     1.608       -         
un13_rd_addr_t                                Net                       -           -       0.333     -           2         
left_deemph_fifo_inst.un23_rd_addr_t_a[0]     cycloneive_lcell_comb     dataa       In      -         1.941       -         
left_deemph_fifo_inst.un23_rd_addr_t_a[0]     cycloneive_lcell_comb     cout        Out     0.498     2.439       -         
un23_rd_addr_t_a_cout_13[0]                   Net                       -           -       0.000     -           1         
left_deemph_fifo_inst.un23_rd_addr_t[1]       cycloneive_lcell_comb     cin         In      -         2.439       -         
left_deemph_fifo_inst.un23_rd_addr_t[1]       cycloneive_lcell_comb     cout        Out     0.066     2.505       -         
un23_rd_addr_t_cout_13[1]                     Net                       -           -       0.000     -           1         
left_deemph_fifo_inst.un23_rd_addr_t[3]       cycloneive_lcell_comb     cin         In      -         2.505       -         
left_deemph_fifo_inst.un23_rd_addr_t[3]       cycloneive_lcell_comb     cout        Out     0.066     2.571       -         
un23_rd_addr_t_cout_13[3]                     Net                       -           -       0.000     -           1         
left_deemph_fifo_inst.un23_rd_addr_t[5]       cycloneive_lcell_comb     cin         In      -         2.571       -         
left_deemph_fifo_inst.un23_rd_addr_t[5]       cycloneive_lcell_comb     combout     Out     0.000     2.571       -         
un23_rd_addr_t_combout[5]                     Net                       -           -       0.439     -           3         
left_deemph_fifo_inst.un14_full_t_7           cycloneive_lcell_comb     datab       In      -         3.010       -         
left_deemph_fifo_inst.un14_full_t_7           cycloneive_lcell_comb     combout     Out     0.443     3.453       -         
un14_full_t_7                                 Net                       -           -       0.333     -           2         
left_deemph_fifo_inst.full_12_5               cycloneive_lcell_comb     datab       In      -         3.786       -         
left_deemph_fifo_inst.full_12_5               cycloneive_lcell_comb     combout     Out     0.443     4.229       -         
full_12_5                                     Net                       -           -       0.326     -           1         
left_deemph_fifo_inst.full_12                 cycloneive_lcell_comb     datad       In      -         4.554       -         
left_deemph_fifo_inst.full_12                 cycloneive_lcell_comb     combout     Out     0.155     4.709       -         
full_12_1z                                    Net                       -           -       0.340     -           3         
left_deemph_inst.y_out_wr_en_0_a3_0           cycloneive_lcell_comb     datac       In      -         5.050       -         
left_deemph_inst.y_out_wr_en_0_a3_0           cycloneive_lcell_comb     combout     Out     0.429     5.479       -         
y_out_wr_en_0_a3_0                            Net                       -           -       0.000     -           1         
left_deemph_inst.state_ret_1                  dffeas                    d           In      -         5.479       -         
============================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 4.952 is 2.855(57.7%) logic and 2.097(42.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: multiply_32s_0|state_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                                         Arrival          
Instance                         Reference                                 Type            Pin      Net                           Time        Slack
                                 Clock                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
mult_demod_lmr_inst.dout[22]     multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_22     0.845       9.683
mult_demod_lmr_inst.dout[0]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_0      0.845       9.800
mult_demod_lmr_inst.dout[1]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_1      0.845       9.800
mult_demod_lmr_inst.dout[2]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_2      0.845       9.800
mult_demod_lmr_inst.dout[3]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_3      0.845       9.800
mult_demod_lmr_inst.dout[4]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_4      0.845       9.800
mult_demod_lmr_inst.dout[5]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_5      0.845       9.800
mult_demod_lmr_inst.dout[6]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_6      0.845       9.800
mult_demod_lmr_inst.dout[7]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_7      0.845       9.800
mult_demod_lmr_inst.dout[8]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_8      0.845       9.800
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                                                                   Required          
Instance                              Reference                                 Type                                Pin            Net                           Time         Slack
                                      Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_4     data_a[22]     mult_demod_lmr_out_din_22     10.978       9.683
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_4     data_a[23]     mult_demod_lmr_out_din_22     10.978       9.683
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_4     data_a[24]     mult_demod_lmr_out_din_22     10.978       9.683
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_4     data_a[25]     mult_demod_lmr_out_din_22     10.978       9.683
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_4     data_a[26]     mult_demod_lmr_out_din_22     10.978       9.683
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_4     data_a[27]     mult_demod_lmr_out_din_22     10.978       9.683
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_4     data_a[28]     mult_demod_lmr_out_din_22     10.978       9.683
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_4     data_a[29]     mult_demod_lmr_out_din_22     10.978       9.683
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_4     data_a[30]     mult_demod_lmr_out_din_22     10.978       9.683
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_4     data_a[31]     mult_demod_lmr_out_din_22     10.978       9.683
===================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.978
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.978

    - Propagation time:                      1.295
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.683

    Number of logic level(s):                0
    Starting point:                          mult_demod_lmr_inst.dout[22] / Q[0]
    Ending point:                            mult_demod_lmr_fifo_inst.fifo_buf / data_a[22]
    The start point is clocked by            multiply_32s_0|state_derived_clock[0] [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clock0

Instance / Net                                                            Pin            Pin               Arrival     No. of    
Name                                  Type                                Name           Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
mult_demod_lmr_inst.dout[22]          SYNLPM_LAT1                         Q[0]           Out     0.845     0.845       -         
mult_demod_lmr_out_din_22             Net                                 -              -       0.450     -           11        
mult_demod_lmr_fifo_inst.fifo_buf     synplicity_altsyncram_RAM_R_W_4     data_a[22]     In      -         1.295       -         
=================================================================================================================================
Total path delay (propagation time + setup) of 0.317 is -0.133(-42.0%) logic and 0.450(142.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: multiply_32s_1|state_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                                          Arrival          
Instance                          Reference                                 Type            Pin      Net                            Time        Slack
                                  Clock                                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------
square_bp_pilot_inst.dout[22]     multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_22     0.845       9.683
square_bp_pilot_inst.dout[0]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_0      0.845       9.800
square_bp_pilot_inst.dout[1]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_1      0.845       9.800
square_bp_pilot_inst.dout[2]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_2      0.845       9.800
square_bp_pilot_inst.dout[3]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_3      0.845       9.800
square_bp_pilot_inst.dout[4]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_4      0.845       9.800
square_bp_pilot_inst.dout[5]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_5      0.845       9.800
square_bp_pilot_inst.dout[6]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_6      0.845       9.800
square_bp_pilot_inst.dout[7]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_7      0.845       9.800
square_bp_pilot_inst.dout[8]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_8      0.845       9.800
=====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                                                                    Required          
Instance                               Reference                                 Type                                Pin            Net                            Time         Slack
                                       Clock                                                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[22]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[23]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[24]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[25]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[26]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[27]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[28]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[29]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[30]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[31]     square_bp_pilot_out_din_22     10.978       9.683
=====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.978
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.978

    - Propagation time:                      1.295
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.683

    Number of logic level(s):                0
    Starting point:                          square_bp_pilot_inst.dout[22] / Q[0]
    Ending point:                            square_bp_pilot_fifo_inst.fifo_buf / data_a[22]
    The start point is clocked by            multiply_32s_1|state_derived_clock[0] [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clock0

Instance / Net                                                             Pin            Pin               Arrival     No. of    
Name                                   Type                                Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
square_bp_pilot_inst.dout[22]          SYNLPM_LAT1                         Q[0]           Out     0.845     0.845       -         
square_bp_pilot_out_din_22             Net                                 -              -       0.450     -           11        
square_bp_pilot_fifo_inst.fifo_buf     synplicity_altsyncram_RAM_R_W_2     data_a[22]     In      -         1.295       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 0.317 is -0.133(-42.0%) logic and 0.450(142.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                Arrival          
Instance                                      Reference     Type            Pin      Net              Time        Slack
                                              Clock                                                                    
-----------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.dividend[31]     System        SYNLPM_LAT1     Q[0]     dividend[31]     4.048       0.000
demodulate_inst.qarctan_inst.dividend[11]     System        SYNLPM_LAT1     Q[0]     dividend[11]     5.845       0.743
demodulate_inst.qarctan_inst.dividend[12]     System        SYNLPM_LAT1     Q[0]     dividend[12]     5.845       0.809
demodulate_inst.qarctan_inst.dividend[13]     System        SYNLPM_LAT1     Q[0]     dividend[13]     5.845       0.875
demodulate_inst.qarctan_inst.dividend[14]     System        SYNLPM_LAT1     Q[0]     dividend[14]     5.845       0.941
demodulate_inst.qarctan_inst.dividend[15]     System        SYNLPM_LAT1     Q[0]     dividend[15]     5.845       1.007
demodulate_inst.qarctan_inst.dividend[16]     System        SYNLPM_LAT1     Q[0]     dividend[16]     5.845       1.073
demodulate_inst.qarctan_inst.dividend[17]     System        SYNLPM_LAT1     Q[0]     dividend[17]     5.845       1.139
demodulate_inst.qarctan_inst.dividend[18]     System        SYNLPM_LAT1     Q[0]     dividend[18]     5.845       1.205
demodulate_inst.qarctan_inst.dividend[19]     System        SYNLPM_LAT1     Q[0]     dividend[19]     5.845       1.271
=======================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                         Required          
Instance                                               Reference     Type       Pin     Net             Time         Slack
                                                       Clock                                                              
--------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.a_ret_1      System        dffeas     d       a_c_9_0[31]     10.527       0.000
demodulate_inst.qarctan_inst.divider_inst.a_ret_2      System        dffeas     d       a_c_9_0[30]     10.527       0.066
demodulate_inst.qarctan_inst.divider_inst.a_ret_4      System        dffeas     d       a_c_9_0[29]     10.527       0.132
demodulate_inst.qarctan_inst.divider_inst.a_ret_5      System        dffeas     d       a_c_9_0[28]     10.527       0.198
demodulate_inst.qarctan_inst.divider_inst.a_ret_3      System        dffeas     d       a_c_9_0[27]     10.527       0.264
demodulate_inst.qarctan_inst.divider_inst.a_ret_6      System        dffeas     d       a_c_9_0[26]     10.527       0.330
demodulate_inst.qarctan_inst.divider_inst.a_ret_7      System        dffeas     d       a_c_9_0[25]     10.527       0.396
demodulate_inst.qarctan_inst.divider_inst.a_ret_8      System        dffeas     d       a_c_9_0[24]     10.527       0.462
demodulate_inst.qarctan_inst.divider_inst.a_ret_9      System        dffeas     d       a_c_9_0[23]     10.527       0.528
demodulate_inst.qarctan_inst.divider_inst.a_ret_10     System        dffeas     d       a_c_9_0[22]     10.527       0.594
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.527

    - Propagation time:                      7.324
    - time given to startpoint:              3.203
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.000

    Number of logic level(s):                35
    Starting point:                          demodulate_inst.qarctan_inst.dividend[31] / Q[0], time given to startpoint 3.203
    Ending point:                            demodulate_inst.qarctan_inst.divider_inst.a_ret_1 / d
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                          Pin         Pin               Arrival     No. of    
Name                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.dividend[31]                     SYNLPM_LAT1               Q[0]        Out     4.048     4.048       -         
dividend[31]                                                  Net                       -           -       1.567     -           87        
demodulate_inst.qarctan_inst.divider_inst.a_c_1_sqmuxa        cycloneive_lcell_comb     datab       In      -         5.615       -         
demodulate_inst.qarctan_inst.divider_inst.a_c_1_sqmuxa        cycloneive_lcell_comb     combout     Out     0.443     6.058       -         
a_c_1_sqmuxa                                                  Net                       -           -       0.429     -           10        
demodulate_inst.qarctan_inst.divider_inst.un1_a_c_i_a2[0]     cycloneive_lcell_comb     datad       In      -         6.488       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_c_i_a2[0]     cycloneive_lcell_comb     combout     Out     0.155     6.643       -         
un1_a_c_i_a2[0]                                               Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add0        cycloneive_lcell_comb     dataa       In      -         6.968       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add0        cycloneive_lcell_comb     cout        Out     0.498     7.466       -         
un1_a_3_carry_0                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add1        cycloneive_lcell_comb     cin         In      -         7.466       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add1        cycloneive_lcell_comb     cout        Out     0.066     7.532       -         
un1_a_3_carry_1                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add2        cycloneive_lcell_comb     cin         In      -         7.532       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add2        cycloneive_lcell_comb     cout        Out     0.066     7.598       -         
un1_a_3_carry_2                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add3        cycloneive_lcell_comb     cin         In      -         7.598       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add3        cycloneive_lcell_comb     cout        Out     0.066     7.664       -         
un1_a_3_carry_3                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add4        cycloneive_lcell_comb     cin         In      -         7.664       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add4        cycloneive_lcell_comb     cout        Out     0.066     7.730       -         
un1_a_3_carry_4                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add5        cycloneive_lcell_comb     cin         In      -         7.730       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add5        cycloneive_lcell_comb     cout        Out     0.066     7.796       -         
un1_a_3_carry_5                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add6        cycloneive_lcell_comb     cin         In      -         7.796       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add6        cycloneive_lcell_comb     cout        Out     0.066     7.862       -         
un1_a_3_carry_6                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add7        cycloneive_lcell_comb     cin         In      -         7.862       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add7        cycloneive_lcell_comb     cout        Out     0.066     7.928       -         
un1_a_3_carry_7                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add8        cycloneive_lcell_comb     cin         In      -         7.928       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add8        cycloneive_lcell_comb     cout        Out     0.066     7.994       -         
un1_a_3_carry_8                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add9        cycloneive_lcell_comb     cin         In      -         7.994       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add9        cycloneive_lcell_comb     cout        Out     0.066     8.060       -         
un1_a_3_carry_9                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add10       cycloneive_lcell_comb     cin         In      -         8.060       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add10       cycloneive_lcell_comb     cout        Out     0.066     8.126       -         
un1_a_3_carry_10                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add11       cycloneive_lcell_comb     cin         In      -         8.126       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add11       cycloneive_lcell_comb     cout        Out     0.066     8.192       -         
un1_a_3_carry_11                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add12       cycloneive_lcell_comb     cin         In      -         8.192       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add12       cycloneive_lcell_comb     cout        Out     0.066     8.258       -         
un1_a_3_carry_12                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add13       cycloneive_lcell_comb     cin         In      -         8.258       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add13       cycloneive_lcell_comb     cout        Out     0.066     8.324       -         
un1_a_3_carry_13                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add14       cycloneive_lcell_comb     cin         In      -         8.324       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add14       cycloneive_lcell_comb     cout        Out     0.066     8.390       -         
un1_a_3_carry_14                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add15       cycloneive_lcell_comb     cin         In      -         8.390       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add15       cycloneive_lcell_comb     cout        Out     0.066     8.456       -         
un1_a_3_carry_15                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add16       cycloneive_lcell_comb     cin         In      -         8.456       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add16       cycloneive_lcell_comb     cout        Out     0.066     8.522       -         
un1_a_3_carry_16                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add17       cycloneive_lcell_comb     cin         In      -         8.522       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add17       cycloneive_lcell_comb     cout        Out     0.066     8.588       -         
un1_a_3_carry_17                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add18       cycloneive_lcell_comb     cin         In      -         8.588       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add18       cycloneive_lcell_comb     cout        Out     0.066     8.654       -         
un1_a_3_carry_18                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add19       cycloneive_lcell_comb     cin         In      -         8.654       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add19       cycloneive_lcell_comb     cout        Out     0.066     8.720       -         
un1_a_3_carry_19                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add20       cycloneive_lcell_comb     cin         In      -         8.720       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add20       cycloneive_lcell_comb     cout        Out     0.066     8.786       -         
un1_a_3_carry_20                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add21       cycloneive_lcell_comb     cin         In      -         8.786       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add21       cycloneive_lcell_comb     cout        Out     0.066     8.852       -         
un1_a_3_carry_21                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add22       cycloneive_lcell_comb     cin         In      -         8.852       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add22       cycloneive_lcell_comb     cout        Out     0.066     8.918       -         
un1_a_3_carry_22                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add23       cycloneive_lcell_comb     cin         In      -         8.918       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add23       cycloneive_lcell_comb     cout        Out     0.066     8.984       -         
un1_a_3_carry_23                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add24       cycloneive_lcell_comb     cin         In      -         8.984       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add24       cycloneive_lcell_comb     cout        Out     0.066     9.050       -         
un1_a_3_carry_24                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add25       cycloneive_lcell_comb     cin         In      -         9.050       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add25       cycloneive_lcell_comb     cout        Out     0.066     9.116       -         
un1_a_3_carry_25                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add26       cycloneive_lcell_comb     cin         In      -         9.116       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add26       cycloneive_lcell_comb     cout        Out     0.066     9.182       -         
un1_a_3_carry_26                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add27       cycloneive_lcell_comb     cin         In      -         9.182       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add27       cycloneive_lcell_comb     cout        Out     0.066     9.248       -         
un1_a_3_carry_27                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add28       cycloneive_lcell_comb     cin         In      -         9.248       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add28       cycloneive_lcell_comb     cout        Out     0.066     9.314       -         
un1_a_3_carry_28                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add29       cycloneive_lcell_comb     cin         In      -         9.314       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add29       cycloneive_lcell_comb     cout        Out     0.066     9.380       -         
un1_a_3_carry_29                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add30       cycloneive_lcell_comb     cin         In      -         9.380       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add30       cycloneive_lcell_comb     cout        Out     0.066     9.446       -         
un1_a_3_carry_30                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add31       cycloneive_lcell_comb     cin         In      -         9.446       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add31       cycloneive_lcell_comb     combout     Out     0.000     9.446       -         
un1_a_3_add31                                                 Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_ret_1_RNO         cycloneive_lcell_comb     datac       In      -         10.098      -         
demodulate_inst.qarctan_inst.divider_inst.a_ret_1_RNO         cycloneive_lcell_comb     combout     Out     0.429     10.527      -         
a_c_9_0[31]                                                   Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_ret_1             dffeas                    d           In      -         10.527      -         
============================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 6.797 is 7.026(103.4%) logic and 2.974(43.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.527

    - Propagation time:                      7.269
    - time given to startpoint:              3.203
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.055

    Number of logic level(s):                34
    Starting point:                          demodulate_inst.qarctan_inst.dividend[31] / Q[0], time given to startpoint 3.203
    Ending point:                            demodulate_inst.qarctan_inst.divider_inst.a_ret_1 / d
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.dividend[31]                   SYNLPM_LAT1               Q[0]        Out     4.048     4.048       -         
dividend[31]                                                Net                       -           -       1.567     -           87        
demodulate_inst.qarctan_inst.divider_inst.a_c_1_sqmuxa      cycloneive_lcell_comb     datab       In      -         5.615       -         
demodulate_inst.qarctan_inst.divider_inst.a_c_1_sqmuxa      cycloneive_lcell_comb     combout     Out     0.443     6.058       -         
a_c_1_sqmuxa                                                Net                       -           -       0.429     -           10        
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_v[0]      cycloneive_lcell_comb     datad       In      -         6.488       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_v[0]      cycloneive_lcell_comb     combout     Out     0.155     6.643       -         
un1_a_3_v[0]                                                Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add1      cycloneive_lcell_comb     datab       In      -         6.968       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add1      cycloneive_lcell_comb     cout        Out     0.509     7.477       -         
un1_a_3_carry_1                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add2      cycloneive_lcell_comb     cin         In      -         7.477       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add2      cycloneive_lcell_comb     cout        Out     0.066     7.543       -         
un1_a_3_carry_2                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add3      cycloneive_lcell_comb     cin         In      -         7.543       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add3      cycloneive_lcell_comb     cout        Out     0.066     7.609       -         
un1_a_3_carry_3                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add4      cycloneive_lcell_comb     cin         In      -         7.609       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add4      cycloneive_lcell_comb     cout        Out     0.066     7.675       -         
un1_a_3_carry_4                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add5      cycloneive_lcell_comb     cin         In      -         7.675       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add5      cycloneive_lcell_comb     cout        Out     0.066     7.741       -         
un1_a_3_carry_5                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add6      cycloneive_lcell_comb     cin         In      -         7.741       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add6      cycloneive_lcell_comb     cout        Out     0.066     7.807       -         
un1_a_3_carry_6                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add7      cycloneive_lcell_comb     cin         In      -         7.807       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add7      cycloneive_lcell_comb     cout        Out     0.066     7.873       -         
un1_a_3_carry_7                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add8      cycloneive_lcell_comb     cin         In      -         7.873       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add8      cycloneive_lcell_comb     cout        Out     0.066     7.939       -         
un1_a_3_carry_8                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add9      cycloneive_lcell_comb     cin         In      -         7.939       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add9      cycloneive_lcell_comb     cout        Out     0.066     8.005       -         
un1_a_3_carry_9                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add10     cycloneive_lcell_comb     cin         In      -         8.005       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add10     cycloneive_lcell_comb     cout        Out     0.066     8.071       -         
un1_a_3_carry_10                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add11     cycloneive_lcell_comb     cin         In      -         8.071       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add11     cycloneive_lcell_comb     cout        Out     0.066     8.137       -         
un1_a_3_carry_11                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add12     cycloneive_lcell_comb     cin         In      -         8.137       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add12     cycloneive_lcell_comb     cout        Out     0.066     8.203       -         
un1_a_3_carry_12                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add13     cycloneive_lcell_comb     cin         In      -         8.203       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add13     cycloneive_lcell_comb     cout        Out     0.066     8.269       -         
un1_a_3_carry_13                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add14     cycloneive_lcell_comb     cin         In      -         8.269       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add14     cycloneive_lcell_comb     cout        Out     0.066     8.335       -         
un1_a_3_carry_14                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add15     cycloneive_lcell_comb     cin         In      -         8.335       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add15     cycloneive_lcell_comb     cout        Out     0.066     8.401       -         
un1_a_3_carry_15                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add16     cycloneive_lcell_comb     cin         In      -         8.401       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add16     cycloneive_lcell_comb     cout        Out     0.066     8.467       -         
un1_a_3_carry_16                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add17     cycloneive_lcell_comb     cin         In      -         8.467       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add17     cycloneive_lcell_comb     cout        Out     0.066     8.533       -         
un1_a_3_carry_17                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add18     cycloneive_lcell_comb     cin         In      -         8.533       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add18     cycloneive_lcell_comb     cout        Out     0.066     8.599       -         
un1_a_3_carry_18                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add19     cycloneive_lcell_comb     cin         In      -         8.599       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add19     cycloneive_lcell_comb     cout        Out     0.066     8.665       -         
un1_a_3_carry_19                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add20     cycloneive_lcell_comb     cin         In      -         8.665       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add20     cycloneive_lcell_comb     cout        Out     0.066     8.731       -         
un1_a_3_carry_20                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add21     cycloneive_lcell_comb     cin         In      -         8.731       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add21     cycloneive_lcell_comb     cout        Out     0.066     8.797       -         
un1_a_3_carry_21                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add22     cycloneive_lcell_comb     cin         In      -         8.797       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add22     cycloneive_lcell_comb     cout        Out     0.066     8.863       -         
un1_a_3_carry_22                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add23     cycloneive_lcell_comb     cin         In      -         8.863       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add23     cycloneive_lcell_comb     cout        Out     0.066     8.929       -         
un1_a_3_carry_23                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add24     cycloneive_lcell_comb     cin         In      -         8.929       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add24     cycloneive_lcell_comb     cout        Out     0.066     8.995       -         
un1_a_3_carry_24                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add25     cycloneive_lcell_comb     cin         In      -         8.995       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add25     cycloneive_lcell_comb     cout        Out     0.066     9.061       -         
un1_a_3_carry_25                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add26     cycloneive_lcell_comb     cin         In      -         9.061       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add26     cycloneive_lcell_comb     cout        Out     0.066     9.127       -         
un1_a_3_carry_26                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add27     cycloneive_lcell_comb     cin         In      -         9.127       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add27     cycloneive_lcell_comb     cout        Out     0.066     9.193       -         
un1_a_3_carry_27                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add28     cycloneive_lcell_comb     cin         In      -         9.193       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add28     cycloneive_lcell_comb     cout        Out     0.066     9.259       -         
un1_a_3_carry_28                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add29     cycloneive_lcell_comb     cin         In      -         9.259       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add29     cycloneive_lcell_comb     cout        Out     0.066     9.325       -         
un1_a_3_carry_29                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add30     cycloneive_lcell_comb     cin         In      -         9.325       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add30     cycloneive_lcell_comb     cout        Out     0.066     9.391       -         
un1_a_3_carry_30                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add31     cycloneive_lcell_comb     cin         In      -         9.391       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add31     cycloneive_lcell_comb     combout     Out     0.000     9.391       -         
un1_a_3_add31                                               Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_ret_1_RNO       cycloneive_lcell_comb     datac       In      -         10.043      -         
demodulate_inst.qarctan_inst.divider_inst.a_ret_1_RNO       cycloneive_lcell_comb     combout     Out     0.429     10.472      -         
a_c_9_0[31]                                                 Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_ret_1           dffeas                    d           In      -         10.472      -         
==========================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 6.742 is 6.971(103.4%) logic and 2.974(44.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.527

    - Propagation time:                      7.258
    - time given to startpoint:              3.203
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.066

    Number of logic level(s):                34
    Starting point:                          demodulate_inst.qarctan_inst.dividend[31] / Q[0], time given to startpoint 3.203
    Ending point:                            demodulate_inst.qarctan_inst.divider_inst.a_ret_2 / d
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                          Pin         Pin               Arrival     No. of    
Name                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.dividend[31]                     SYNLPM_LAT1               Q[0]        Out     4.048     4.048       -         
dividend[31]                                                  Net                       -           -       1.567     -           87        
demodulate_inst.qarctan_inst.divider_inst.a_c_1_sqmuxa        cycloneive_lcell_comb     datab       In      -         5.615       -         
demodulate_inst.qarctan_inst.divider_inst.a_c_1_sqmuxa        cycloneive_lcell_comb     combout     Out     0.443     6.058       -         
a_c_1_sqmuxa                                                  Net                       -           -       0.429     -           10        
demodulate_inst.qarctan_inst.divider_inst.un1_a_c_i_a2[0]     cycloneive_lcell_comb     datad       In      -         6.488       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_c_i_a2[0]     cycloneive_lcell_comb     combout     Out     0.155     6.643       -         
un1_a_c_i_a2[0]                                               Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add0        cycloneive_lcell_comb     dataa       In      -         6.968       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add0        cycloneive_lcell_comb     cout        Out     0.498     7.466       -         
un1_a_3_carry_0                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add1        cycloneive_lcell_comb     cin         In      -         7.466       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add1        cycloneive_lcell_comb     cout        Out     0.066     7.532       -         
un1_a_3_carry_1                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add2        cycloneive_lcell_comb     cin         In      -         7.532       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add2        cycloneive_lcell_comb     cout        Out     0.066     7.598       -         
un1_a_3_carry_2                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add3        cycloneive_lcell_comb     cin         In      -         7.598       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add3        cycloneive_lcell_comb     cout        Out     0.066     7.664       -         
un1_a_3_carry_3                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add4        cycloneive_lcell_comb     cin         In      -         7.664       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add4        cycloneive_lcell_comb     cout        Out     0.066     7.730       -         
un1_a_3_carry_4                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add5        cycloneive_lcell_comb     cin         In      -         7.730       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add5        cycloneive_lcell_comb     cout        Out     0.066     7.796       -         
un1_a_3_carry_5                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add6        cycloneive_lcell_comb     cin         In      -         7.796       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add6        cycloneive_lcell_comb     cout        Out     0.066     7.862       -         
un1_a_3_carry_6                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add7        cycloneive_lcell_comb     cin         In      -         7.862       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add7        cycloneive_lcell_comb     cout        Out     0.066     7.928       -         
un1_a_3_carry_7                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add8        cycloneive_lcell_comb     cin         In      -         7.928       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add8        cycloneive_lcell_comb     cout        Out     0.066     7.994       -         
un1_a_3_carry_8                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add9        cycloneive_lcell_comb     cin         In      -         7.994       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add9        cycloneive_lcell_comb     cout        Out     0.066     8.060       -         
un1_a_3_carry_9                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add10       cycloneive_lcell_comb     cin         In      -         8.060       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add10       cycloneive_lcell_comb     cout        Out     0.066     8.126       -         
un1_a_3_carry_10                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add11       cycloneive_lcell_comb     cin         In      -         8.126       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add11       cycloneive_lcell_comb     cout        Out     0.066     8.192       -         
un1_a_3_carry_11                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add12       cycloneive_lcell_comb     cin         In      -         8.192       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add12       cycloneive_lcell_comb     cout        Out     0.066     8.258       -         
un1_a_3_carry_12                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add13       cycloneive_lcell_comb     cin         In      -         8.258       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add13       cycloneive_lcell_comb     cout        Out     0.066     8.324       -         
un1_a_3_carry_13                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add14       cycloneive_lcell_comb     cin         In      -         8.324       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add14       cycloneive_lcell_comb     cout        Out     0.066     8.390       -         
un1_a_3_carry_14                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add15       cycloneive_lcell_comb     cin         In      -         8.390       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add15       cycloneive_lcell_comb     cout        Out     0.066     8.456       -         
un1_a_3_carry_15                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add16       cycloneive_lcell_comb     cin         In      -         8.456       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add16       cycloneive_lcell_comb     cout        Out     0.066     8.522       -         
un1_a_3_carry_16                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add17       cycloneive_lcell_comb     cin         In      -         8.522       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add17       cycloneive_lcell_comb     cout        Out     0.066     8.588       -         
un1_a_3_carry_17                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add18       cycloneive_lcell_comb     cin         In      -         8.588       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add18       cycloneive_lcell_comb     cout        Out     0.066     8.654       -         
un1_a_3_carry_18                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add19       cycloneive_lcell_comb     cin         In      -         8.654       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add19       cycloneive_lcell_comb     cout        Out     0.066     8.720       -         
un1_a_3_carry_19                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add20       cycloneive_lcell_comb     cin         In      -         8.720       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add20       cycloneive_lcell_comb     cout        Out     0.066     8.786       -         
un1_a_3_carry_20                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add21       cycloneive_lcell_comb     cin         In      -         8.786       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add21       cycloneive_lcell_comb     cout        Out     0.066     8.852       -         
un1_a_3_carry_21                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add22       cycloneive_lcell_comb     cin         In      -         8.852       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add22       cycloneive_lcell_comb     cout        Out     0.066     8.918       -         
un1_a_3_carry_22                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add23       cycloneive_lcell_comb     cin         In      -         8.918       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add23       cycloneive_lcell_comb     cout        Out     0.066     8.984       -         
un1_a_3_carry_23                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add24       cycloneive_lcell_comb     cin         In      -         8.984       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add24       cycloneive_lcell_comb     cout        Out     0.066     9.050       -         
un1_a_3_carry_24                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add25       cycloneive_lcell_comb     cin         In      -         9.050       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add25       cycloneive_lcell_comb     cout        Out     0.066     9.116       -         
un1_a_3_carry_25                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add26       cycloneive_lcell_comb     cin         In      -         9.116       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add26       cycloneive_lcell_comb     cout        Out     0.066     9.182       -         
un1_a_3_carry_26                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add27       cycloneive_lcell_comb     cin         In      -         9.182       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add27       cycloneive_lcell_comb     cout        Out     0.066     9.248       -         
un1_a_3_carry_27                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add28       cycloneive_lcell_comb     cin         In      -         9.248       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add28       cycloneive_lcell_comb     cout        Out     0.066     9.314       -         
un1_a_3_carry_28                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add29       cycloneive_lcell_comb     cin         In      -         9.314       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add29       cycloneive_lcell_comb     cout        Out     0.066     9.380       -         
un1_a_3_carry_29                                              Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add30       cycloneive_lcell_comb     cin         In      -         9.380       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add30       cycloneive_lcell_comb     combout     Out     0.000     9.380       -         
un1_a_3_add30                                                 Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_ret_2_RNO         cycloneive_lcell_comb     datac       In      -         10.032      -         
demodulate_inst.qarctan_inst.divider_inst.a_ret_2_RNO         cycloneive_lcell_comb     combout     Out     0.429     10.461      -         
a_c_9_0[30]                                                   Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_ret_2             dffeas                    d           In      -         10.461      -         
============================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 6.731 is 6.960(103.4%) logic and 2.974(44.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.527

    - Propagation time:                      7.203
    - time given to startpoint:              3.203
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.121

    Number of logic level(s):                33
    Starting point:                          demodulate_inst.qarctan_inst.dividend[31] / Q[0], time given to startpoint 3.203
    Ending point:                            demodulate_inst.qarctan_inst.divider_inst.a_ret_1 / d
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.dividend[31]                   SYNLPM_LAT1               Q[0]        Out     4.048     4.048       -         
dividend[31]                                                Net                       -           -       1.567     -           87        
demodulate_inst.qarctan_inst.divider_inst.a_c_1_sqmuxa      cycloneive_lcell_comb     datab       In      -         5.615       -         
demodulate_inst.qarctan_inst.divider_inst.a_c_1_sqmuxa      cycloneive_lcell_comb     combout     Out     0.443     6.058       -         
a_c_1_sqmuxa                                                Net                       -           -       0.429     -           10        
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_v[1]      cycloneive_lcell_comb     datad       In      -         6.488       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_v[1]      cycloneive_lcell_comb     combout     Out     0.155     6.643       -         
un1_a_3_v[1]                                                Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add2      cycloneive_lcell_comb     datab       In      -         6.968       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add2      cycloneive_lcell_comb     cout        Out     0.509     7.477       -         
un1_a_3_carry_2                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add3      cycloneive_lcell_comb     cin         In      -         7.477       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add3      cycloneive_lcell_comb     cout        Out     0.066     7.543       -         
un1_a_3_carry_3                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add4      cycloneive_lcell_comb     cin         In      -         7.543       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add4      cycloneive_lcell_comb     cout        Out     0.066     7.609       -         
un1_a_3_carry_4                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add5      cycloneive_lcell_comb     cin         In      -         7.609       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add5      cycloneive_lcell_comb     cout        Out     0.066     7.675       -         
un1_a_3_carry_5                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add6      cycloneive_lcell_comb     cin         In      -         7.675       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add6      cycloneive_lcell_comb     cout        Out     0.066     7.741       -         
un1_a_3_carry_6                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add7      cycloneive_lcell_comb     cin         In      -         7.741       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add7      cycloneive_lcell_comb     cout        Out     0.066     7.807       -         
un1_a_3_carry_7                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add8      cycloneive_lcell_comb     cin         In      -         7.807       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add8      cycloneive_lcell_comb     cout        Out     0.066     7.873       -         
un1_a_3_carry_8                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add9      cycloneive_lcell_comb     cin         In      -         7.873       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add9      cycloneive_lcell_comb     cout        Out     0.066     7.939       -         
un1_a_3_carry_9                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add10     cycloneive_lcell_comb     cin         In      -         7.939       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add10     cycloneive_lcell_comb     cout        Out     0.066     8.005       -         
un1_a_3_carry_10                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add11     cycloneive_lcell_comb     cin         In      -         8.005       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add11     cycloneive_lcell_comb     cout        Out     0.066     8.071       -         
un1_a_3_carry_11                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add12     cycloneive_lcell_comb     cin         In      -         8.071       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add12     cycloneive_lcell_comb     cout        Out     0.066     8.137       -         
un1_a_3_carry_12                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add13     cycloneive_lcell_comb     cin         In      -         8.137       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add13     cycloneive_lcell_comb     cout        Out     0.066     8.203       -         
un1_a_3_carry_13                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add14     cycloneive_lcell_comb     cin         In      -         8.203       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add14     cycloneive_lcell_comb     cout        Out     0.066     8.269       -         
un1_a_3_carry_14                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add15     cycloneive_lcell_comb     cin         In      -         8.269       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add15     cycloneive_lcell_comb     cout        Out     0.066     8.335       -         
un1_a_3_carry_15                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add16     cycloneive_lcell_comb     cin         In      -         8.335       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add16     cycloneive_lcell_comb     cout        Out     0.066     8.401       -         
un1_a_3_carry_16                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add17     cycloneive_lcell_comb     cin         In      -         8.401       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add17     cycloneive_lcell_comb     cout        Out     0.066     8.467       -         
un1_a_3_carry_17                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add18     cycloneive_lcell_comb     cin         In      -         8.467       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add18     cycloneive_lcell_comb     cout        Out     0.066     8.533       -         
un1_a_3_carry_18                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add19     cycloneive_lcell_comb     cin         In      -         8.533       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add19     cycloneive_lcell_comb     cout        Out     0.066     8.599       -         
un1_a_3_carry_19                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add20     cycloneive_lcell_comb     cin         In      -         8.599       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add20     cycloneive_lcell_comb     cout        Out     0.066     8.665       -         
un1_a_3_carry_20                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add21     cycloneive_lcell_comb     cin         In      -         8.665       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add21     cycloneive_lcell_comb     cout        Out     0.066     8.731       -         
un1_a_3_carry_21                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add22     cycloneive_lcell_comb     cin         In      -         8.731       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add22     cycloneive_lcell_comb     cout        Out     0.066     8.797       -         
un1_a_3_carry_22                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add23     cycloneive_lcell_comb     cin         In      -         8.797       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add23     cycloneive_lcell_comb     cout        Out     0.066     8.863       -         
un1_a_3_carry_23                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add24     cycloneive_lcell_comb     cin         In      -         8.863       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add24     cycloneive_lcell_comb     cout        Out     0.066     8.929       -         
un1_a_3_carry_24                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add25     cycloneive_lcell_comb     cin         In      -         8.929       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add25     cycloneive_lcell_comb     cout        Out     0.066     8.995       -         
un1_a_3_carry_25                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add26     cycloneive_lcell_comb     cin         In      -         8.995       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add26     cycloneive_lcell_comb     cout        Out     0.066     9.061       -         
un1_a_3_carry_26                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add27     cycloneive_lcell_comb     cin         In      -         9.061       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add27     cycloneive_lcell_comb     cout        Out     0.066     9.127       -         
un1_a_3_carry_27                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add28     cycloneive_lcell_comb     cin         In      -         9.127       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add28     cycloneive_lcell_comb     cout        Out     0.066     9.193       -         
un1_a_3_carry_28                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add29     cycloneive_lcell_comb     cin         In      -         9.193       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add29     cycloneive_lcell_comb     cout        Out     0.066     9.259       -         
un1_a_3_carry_29                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add30     cycloneive_lcell_comb     cin         In      -         9.259       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add30     cycloneive_lcell_comb     cout        Out     0.066     9.325       -         
un1_a_3_carry_30                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add31     cycloneive_lcell_comb     cin         In      -         9.325       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add31     cycloneive_lcell_comb     combout     Out     0.000     9.325       -         
un1_a_3_add31                                               Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_ret_1_RNO       cycloneive_lcell_comb     datac       In      -         9.977       -         
demodulate_inst.qarctan_inst.divider_inst.a_ret_1_RNO       cycloneive_lcell_comb     combout     Out     0.429     10.406      -         
a_c_9_0[31]                                                 Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_ret_1           dffeas                    d           In      -         10.406      -         
==========================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 6.676 is 6.905(103.4%) logic and 2.974(44.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.527

    - Propagation time:                      7.203
    - time given to startpoint:              3.203
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.121

    Number of logic level(s):                33
    Starting point:                          demodulate_inst.qarctan_inst.dividend[31] / Q[0], time given to startpoint 3.203
    Ending point:                            demodulate_inst.qarctan_inst.divider_inst.a_ret_2 / d
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.dividend[31]                   SYNLPM_LAT1               Q[0]        Out     4.048     4.048       -         
dividend[31]                                                Net                       -           -       1.567     -           87        
demodulate_inst.qarctan_inst.divider_inst.a_c_1_sqmuxa      cycloneive_lcell_comb     datab       In      -         5.615       -         
demodulate_inst.qarctan_inst.divider_inst.a_c_1_sqmuxa      cycloneive_lcell_comb     combout     Out     0.443     6.058       -         
a_c_1_sqmuxa                                                Net                       -           -       0.429     -           10        
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_v[0]      cycloneive_lcell_comb     datad       In      -         6.488       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_v[0]      cycloneive_lcell_comb     combout     Out     0.155     6.643       -         
un1_a_3_v[0]                                                Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add1      cycloneive_lcell_comb     datab       In      -         6.968       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add1      cycloneive_lcell_comb     cout        Out     0.509     7.477       -         
un1_a_3_carry_1                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add2      cycloneive_lcell_comb     cin         In      -         7.477       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add2      cycloneive_lcell_comb     cout        Out     0.066     7.543       -         
un1_a_3_carry_2                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add3      cycloneive_lcell_comb     cin         In      -         7.543       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add3      cycloneive_lcell_comb     cout        Out     0.066     7.609       -         
un1_a_3_carry_3                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add4      cycloneive_lcell_comb     cin         In      -         7.609       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add4      cycloneive_lcell_comb     cout        Out     0.066     7.675       -         
un1_a_3_carry_4                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add5      cycloneive_lcell_comb     cin         In      -         7.675       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add5      cycloneive_lcell_comb     cout        Out     0.066     7.741       -         
un1_a_3_carry_5                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add6      cycloneive_lcell_comb     cin         In      -         7.741       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add6      cycloneive_lcell_comb     cout        Out     0.066     7.807       -         
un1_a_3_carry_6                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add7      cycloneive_lcell_comb     cin         In      -         7.807       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add7      cycloneive_lcell_comb     cout        Out     0.066     7.873       -         
un1_a_3_carry_7                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add8      cycloneive_lcell_comb     cin         In      -         7.873       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add8      cycloneive_lcell_comb     cout        Out     0.066     7.939       -         
un1_a_3_carry_8                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add9      cycloneive_lcell_comb     cin         In      -         7.939       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add9      cycloneive_lcell_comb     cout        Out     0.066     8.005       -         
un1_a_3_carry_9                                             Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add10     cycloneive_lcell_comb     cin         In      -         8.005       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add10     cycloneive_lcell_comb     cout        Out     0.066     8.071       -         
un1_a_3_carry_10                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add11     cycloneive_lcell_comb     cin         In      -         8.071       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add11     cycloneive_lcell_comb     cout        Out     0.066     8.137       -         
un1_a_3_carry_11                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add12     cycloneive_lcell_comb     cin         In      -         8.137       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add12     cycloneive_lcell_comb     cout        Out     0.066     8.203       -         
un1_a_3_carry_12                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add13     cycloneive_lcell_comb     cin         In      -         8.203       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add13     cycloneive_lcell_comb     cout        Out     0.066     8.269       -         
un1_a_3_carry_13                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add14     cycloneive_lcell_comb     cin         In      -         8.269       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add14     cycloneive_lcell_comb     cout        Out     0.066     8.335       -         
un1_a_3_carry_14                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add15     cycloneive_lcell_comb     cin         In      -         8.335       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add15     cycloneive_lcell_comb     cout        Out     0.066     8.401       -         
un1_a_3_carry_15                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add16     cycloneive_lcell_comb     cin         In      -         8.401       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add16     cycloneive_lcell_comb     cout        Out     0.066     8.467       -         
un1_a_3_carry_16                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add17     cycloneive_lcell_comb     cin         In      -         8.467       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add17     cycloneive_lcell_comb     cout        Out     0.066     8.533       -         
un1_a_3_carry_17                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add18     cycloneive_lcell_comb     cin         In      -         8.533       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add18     cycloneive_lcell_comb     cout        Out     0.066     8.599       -         
un1_a_3_carry_18                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add19     cycloneive_lcell_comb     cin         In      -         8.599       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add19     cycloneive_lcell_comb     cout        Out     0.066     8.665       -         
un1_a_3_carry_19                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add20     cycloneive_lcell_comb     cin         In      -         8.665       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add20     cycloneive_lcell_comb     cout        Out     0.066     8.731       -         
un1_a_3_carry_20                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add21     cycloneive_lcell_comb     cin         In      -         8.731       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add21     cycloneive_lcell_comb     cout        Out     0.066     8.797       -         
un1_a_3_carry_21                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add22     cycloneive_lcell_comb     cin         In      -         8.797       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add22     cycloneive_lcell_comb     cout        Out     0.066     8.863       -         
un1_a_3_carry_22                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add23     cycloneive_lcell_comb     cin         In      -         8.863       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add23     cycloneive_lcell_comb     cout        Out     0.066     8.929       -         
un1_a_3_carry_23                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add24     cycloneive_lcell_comb     cin         In      -         8.929       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add24     cycloneive_lcell_comb     cout        Out     0.066     8.995       -         
un1_a_3_carry_24                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add25     cycloneive_lcell_comb     cin         In      -         8.995       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add25     cycloneive_lcell_comb     cout        Out     0.066     9.061       -         
un1_a_3_carry_25                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add26     cycloneive_lcell_comb     cin         In      -         9.061       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add26     cycloneive_lcell_comb     cout        Out     0.066     9.127       -         
un1_a_3_carry_26                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add27     cycloneive_lcell_comb     cin         In      -         9.127       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add27     cycloneive_lcell_comb     cout        Out     0.066     9.193       -         
un1_a_3_carry_27                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add28     cycloneive_lcell_comb     cin         In      -         9.193       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add28     cycloneive_lcell_comb     cout        Out     0.066     9.259       -         
un1_a_3_carry_28                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add29     cycloneive_lcell_comb     cin         In      -         9.259       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add29     cycloneive_lcell_comb     cout        Out     0.066     9.325       -         
un1_a_3_carry_29                                            Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add30     cycloneive_lcell_comb     cin         In      -         9.325       -         
demodulate_inst.qarctan_inst.divider_inst.un1_a_3_add30     cycloneive_lcell_comb     combout     Out     0.000     9.325       -         
un1_a_3_add30                                               Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_ret_2_RNO       cycloneive_lcell_comb     datac       In      -         9.977       -         
demodulate_inst.qarctan_inst.divider_inst.a_ret_2_RNO       cycloneive_lcell_comb     combout     Out     0.429     10.406      -         
a_c_9_0[30]                                                 Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_ret_2           dffeas                    d           In      -         10.406      -         
==========================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 6.676 is 6.905(103.4%) logic and 2.974(44.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:38s; CPU Time elapsed 0h:01m:37s; Memory used current: 388MB peak: 492MB)


Finished timing report (Real Time elapsed 0h:01m:38s; CPU Time elapsed 0h:01m:37s; Memory used current: 388MB peak: 492MB)

##### START OF AREA REPORT #####[
Design view:work.fm_radio(verilog)
Selecting part EP4CE6E22A7
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 22535 of 6272 (359%)
Logic element usage by number of inputs
		  4 input functions 	 13145
		  3 input functions 	 1261
		  <=2 input functions 	 8129
Logic elements by mode
		  normal mode            17166
		  arithmetic mode        5369
Total registers 19258 of 6272 (307%)
I/O pins 80 of 180 (44%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.Simple_Multipliers_18_bit: 15
DSP Blocks:     15  (30 nine-bit DSP elements).
DSP Utilization: 100.00% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             17913
Sload:           206
Sclr:            96
Total ESB:      61184 bits 

LPM latches:    573

##### END OF AREA REPORT #####]

 3 Errors occurred during mapping - no output produced
Process took 0h:01m:39s realtime, 0h:01m:37s cputime
# Thu Mar  7 19:50:55 2024

###########################################################]
