{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 18:43:24 2018 " "Info: Processing started: Tue Dec 18 18:43:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[8\] HEX0\[3\] 11.721 ns Longest " "Info: Longest tpd from source pin \"SW\[8\]\" to destination pin \"HEX0\[3\]\" is 11.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[8\] 1 PIN PIN_B13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 3; PIN Node = 'SW\[8\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.301 ns) + CELL(0.420 ns) 3.720 ns fulladder:bit0\|co~3 2 COMB LCCOMB_X29_Y3_N2 2 " "Info: 2: + IC(2.301 ns) + CELL(0.420 ns) = 3.720 ns; Loc. = LCCOMB_X29_Y3_N2; Fanout = 2; COMB Node = 'fulladder:bit0\|co~3'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { SW[8] fulladder:bit0|co~3 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.420 ns) 4.408 ns fulladder:bit1\|co~3 3 COMB LCCOMB_X29_Y3_N22 3 " "Info: 3: + IC(0.268 ns) + CELL(0.420 ns) = 4.408 ns; Loc. = LCCOMB_X29_Y3_N22; Fanout = 3; COMB Node = 'fulladder:bit1\|co~3'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { fulladder:bit0|co~3 fulladder:bit1|co~3 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.419 ns) 5.097 ns fulladder:bit2\|co~3 4 COMB LCCOMB_X29_Y3_N14 2 " "Info: 4: + IC(0.270 ns) + CELL(0.419 ns) = 5.097 ns; Loc. = LCCOMB_X29_Y3_N14; Fanout = 2; COMB Node = 'fulladder:bit2\|co~3'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { fulladder:bit1|co~3 fulladder:bit2|co~3 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 5.773 ns fulladder:bit3\|co~3 5 COMB LCCOMB_X29_Y3_N8 7 " "Info: 5: + IC(0.256 ns) + CELL(0.420 ns) = 5.773 ns; Loc. = LCCOMB_X29_Y3_N8; Fanout = 7; COMB Node = 'fulladder:bit3\|co~3'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { fulladder:bit2|co~3 fulladder:bit3|co~3 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.416 ns) 6.721 ns S0_M\[2\]~7 6 COMB LCCOMB_X28_Y3_N28 6 " "Info: 6: + IC(0.532 ns) + CELL(0.416 ns) = 6.721 ns; Loc. = LCCOMB_X28_Y3_N28; Fanout = 6; COMB Node = 'S0_M\[2\]~7'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { fulladder:bit3|co~3 S0_M[2]~7 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.438 ns) 7.609 ns bcd7seg:H_0\|H\[0\]~30 7 COMB LCCOMB_X28_Y3_N10 2 " "Info: 7: + IC(0.450 ns) + CELL(0.438 ns) = 7.609 ns; Loc. = LCCOMB_X28_Y3_N10; Fanout = 2; COMB Node = 'bcd7seg:H_0\|H\[0\]~30'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { S0_M[2]~7 bcd7seg:H_0|H[0]~30 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.406 ns) 8.300 ns bcd7seg:H_0\|H\[3\] 8 COMB LCCOMB_X28_Y3_N12 1 " "Info: 8: + IC(0.285 ns) + CELL(0.406 ns) = 8.300 ns; Loc. = LCCOMB_X28_Y3_N12; Fanout = 1; COMB Node = 'bcd7seg:H_0\|H\[3\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { bcd7seg:H_0|H[0]~30 bcd7seg:H_0|H[3] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(2.798 ns) 11.721 ns HEX0\[3\] 9 PIN PIN_AD11 0 " "Info: 9: + IC(0.623 ns) + CELL(2.798 ns) = 11.721 ns; Loc. = PIN_AD11; Fanout = 0; PIN Node = 'HEX0\[3\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { bcd7seg:H_0|H[3] HEX0[3] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part4/part4.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.736 ns ( 57.47 % ) " "Info: Total cell delay = 6.736 ns ( 57.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.985 ns ( 42.53 % ) " "Info: Total interconnect delay = 4.985 ns ( 42.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "11.721 ns" { SW[8] fulladder:bit0|co~3 fulladder:bit1|co~3 fulladder:bit2|co~3 fulladder:bit3|co~3 S0_M[2]~7 bcd7seg:H_0|H[0]~30 bcd7seg:H_0|H[3] HEX0[3] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "11.721 ns" { SW[8] {} SW[8]~combout {} fulladder:bit0|co~3 {} fulladder:bit1|co~3 {} fulladder:bit2|co~3 {} fulladder:bit3|co~3 {} S0_M[2]~7 {} bcd7seg:H_0|H[0]~30 {} bcd7seg:H_0|H[3] {} HEX0[3] {} } { 0.000ns 0.000ns 2.301ns 0.268ns 0.270ns 0.256ns 0.532ns 0.450ns 0.285ns 0.623ns } { 0.000ns 0.999ns 0.420ns 0.420ns 0.419ns 0.420ns 0.416ns 0.438ns 0.406ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 18:43:24 2018 " "Info: Processing ended: Tue Dec 18 18:43:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
