// Seed: 119674173
module module_0 #(
    parameter id_0 = 32'd95,
    parameter id_3 = 32'd29
) (
    output tri _id_0
);
  logic id_2[id_0 : ""];
  ;
  wire _id_3;
  ;
  bit id_4;
  ;
  logic id_5 = id_2;
  always $clog2(70);
  ;
  parameter id_6 = 1;
  bit id_7;
  ;
  reg id_8;
  initial begin : LABEL_0
    begin : LABEL_1
      id_7 <= -1;
      begin : LABEL_2
        logic id_9;
      end
      begin : LABEL_3
        begin : LABEL_4
          id_4.id_8#(
              .id_6(-1 - id_6),
              .id_8(id_6),
              .id_6(-1)
          ) <= 1 * -1'b0;
          if (id_6[-1][("")!=id_3]) begin : LABEL_5
            id_7 = 1;
            if (1 & 1) id_8 <= ~-1;
          end
        end
      end
    end
  end : SymbolIdentifier
  wire [1 : -1  -  1] id_10, id_11, id_12;
endmodule
module module_1 #(
    parameter id_1 = 32'd59,
    parameter id_6 = 32'd63,
    parameter id_8 = 32'd26
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire _id_1;
  logic _id_6;
  ;
  assign id_1 = id_3;
  module_0 modCall_1 (id_1);
  logic id_7;
  ;
  logic _id_8;
  wire [1 : id_6] id_9, id_10;
  wire id_11, id_12[-1 'd0 : (  id_1  )], id_13;
  wire [1 : id_8] id_14;
endmodule
