{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717554798945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717554798946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 23:33:18 2024 " "Processing started: Tue Jun 04 23:33:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717554798946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554798946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao " "Command: quartus_map --read_settings_files=on --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554798946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717554799420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717554799420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemanivel.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemanivel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistemaNivel " "Found entity 1: sistemaNivel" {  } { { "sistemaNivel.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/sistemaNivel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemairrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemairrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistemaIrrigacao " "Found entity 1: sistemaIrrigacao" {  } { { "sistemaIrrigacao.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/sistemaIrrigacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717554807714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717554807714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717554807714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717554807714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk " "Found entity 1: divisor_clk" {  } { { "divisor_clk.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/divisor_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk390.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clk390.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk390 " "Found entity 1: divisor_clk390" {  } { { "divisor_clk390.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/divisor_clk390.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd " "Found entity 1: contador_bcd" {  } { { "contador_bcd.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/contador_bcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_flipflop " "Found entity 1: jk_flipflop" {  } { { "jk_flipflop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/jk_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrescente.v 1 1 " "Found 1 design units, including 1 entities, in source file decrescente.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrescente " "Found entity 1: decrescente" {  } { { "decrescente.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decrescente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "us.v 0 0 " "Found 0 design units, including 0 entities, in source file us.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_flip_flop " "Found entity 1: jk_flip_flop" {  } { { "jk_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/jk_flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/d_flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reversible_master_slave_d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file reversible_master_slave_d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 reversible_master_slave_d_flip_flop " "Found entity 1: reversible_master_slave_d_flip_flop" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_count.v 1 1 " "Found 1 design units, including 1 entities, in source file down_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_count " "Found entity 1: down_count" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_ff " "Found entity 1: jk_ff" {  } { { "jk_ff.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/jk_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554807747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807747 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0 decrescente.v(22) " "Verilog HDL Implicit Net warning at decrescente.v(22): created implicit net for \"a0\"" {  } { { "decrescente.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decrescente.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807747 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 decrescente.v(23) " "Verilog HDL Implicit Net warning at decrescente.v(23): created implicit net for \"a1\"" {  } { { "decrescente.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decrescente.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807747 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2 decrescente.v(35) " "Verilog HDL Implicit Net warning at decrescente.v(35): created implicit net for \"a2\"" {  } { { "decrescente.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decrescente.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807747 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3 decrescente.v(36) " "Verilog HDL Implicit Net warning at decrescente.v(36): created implicit net for \"a3\"" {  } { { "decrescente.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decrescente.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807747 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a4 decrescente.v(48) " "Verilog HDL Implicit Net warning at decrescente.v(48): created implicit net for \"a4\"" {  } { { "decrescente.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decrescente.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807747 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a5 decrescente.v(49) " "Verilog HDL Implicit Net warning at decrescente.v(49): created implicit net for \"a5\"" {  } { { "decrescente.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decrescente.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807747 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0 reversible_master_slave_d_flip_flop.v(9) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(9): created implicit net for \"a0\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807747 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 reversible_master_slave_d_flip_flop.v(10) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(10): created implicit net for \"a1\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807747 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2 reversible_master_slave_d_flip_flop.v(11) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(11): created implicit net for \"a2\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807747 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3 reversible_master_slave_d_flip_flop.v(12) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(12): created implicit net for \"a3\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807747 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a4 reversible_master_slave_d_flip_flop.v(13) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(13): created implicit net for \"a4\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807747 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a5 reversible_master_slave_d_flip_flop.v(14) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(14): created implicit net for \"a5\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a6 reversible_master_slave_d_flip_flop.v(15) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(15): created implicit net for \"a6\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a7 reversible_master_slave_d_flip_flop.v(16) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(16): created implicit net for \"a7\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a8 reversible_master_slave_d_flip_flop.v(17) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(17): created implicit net for \"a8\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x0 reversible_master_slave_d_flip_flop.v(19) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(19): created implicit net for \"x0\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x1 reversible_master_slave_d_flip_flop.v(20) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(20): created implicit net for \"x1\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2 reversible_master_slave_d_flip_flop.v(21) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(21): created implicit net for \"x2\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x3 reversible_master_slave_d_flip_flop.v(22) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(22): created implicit net for \"x3\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o0 reversible_master_slave_d_flip_flop.v(24) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(24): created implicit net for \"o0\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o1 reversible_master_slave_d_flip_flop.v(25) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(25): created implicit net for \"o1\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o2 reversible_master_slave_d_flip_flop.v(26) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(26): created implicit net for \"o2\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o3 reversible_master_slave_d_flip_flop.v(27) " "Verilog HDL Implicit Net warning at reversible_master_slave_d_flip_flop.v(27): created implicit net for \"o3\"" {  } { { "reversible_master_slave_d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n0 down_count.v(14) " "Verilog HDL Implicit Net warning at down_count.v(14): created implicit net for \"n0\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 down_count.v(15) " "Verilog HDL Implicit Net warning at down_count.v(15): created implicit net for \"n1\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 down_count.v(16) " "Verilog HDL Implicit Net warning at down_count.v(16): created implicit net for \"n2\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 down_count.v(17) " "Verilog HDL Implicit Net warning at down_count.v(17): created implicit net for \"n3\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n4 down_count.v(18) " "Verilog HDL Implicit Net warning at down_count.v(18): created implicit net for \"n4\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0 down_count.v(20) " "Verilog HDL Implicit Net warning at down_count.v(20): created implicit net for \"a0\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 down_count.v(21) " "Verilog HDL Implicit Net warning at down_count.v(21): created implicit net for \"a1\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2 down_count.v(22) " "Verilog HDL Implicit Net warning at down_count.v(22): created implicit net for \"a2\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3 down_count.v(23) " "Verilog HDL Implicit Net warning at down_count.v(23): created implicit net for \"a3\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a4 down_count.v(24) " "Verilog HDL Implicit Net warning at down_count.v(24): created implicit net for \"a4\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a5 down_count.v(25) " "Verilog HDL Implicit Net warning at down_count.v(25): created implicit net for \"a5\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a6 down_count.v(26) " "Verilog HDL Implicit Net warning at down_count.v(26): created implicit net for \"a6\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a7 down_count.v(27) " "Verilog HDL Implicit Net warning at down_count.v(27): created implicit net for \"a7\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a8 down_count.v(28) " "Verilog HDL Implicit Net warning at down_count.v(28): created implicit net for \"a8\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a9 down_count.v(29) " "Verilog HDL Implicit Net warning at down_count.v(29): created implicit net for \"a9\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na0 down_count.v(31) " "Verilog HDL Implicit Net warning at down_count.v(31): created implicit net for \"na0\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na1 down_count.v(32) " "Verilog HDL Implicit Net warning at down_count.v(32): created implicit net for \"na1\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na2 down_count.v(33) " "Verilog HDL Implicit Net warning at down_count.v(33): created implicit net for \"na2\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na3 down_count.v(34) " "Verilog HDL Implicit Net warning at down_count.v(34): created implicit net for \"na3\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na4 down_count.v(35) " "Verilog HDL Implicit Net warning at down_count.v(35): created implicit net for \"na4\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na5 down_count.v(36) " "Verilog HDL Implicit Net warning at down_count.v(36): created implicit net for \"na5\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na6 down_count.v(37) " "Verilog HDL Implicit Net warning at down_count.v(37): created implicit net for \"na6\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na7 down_count.v(38) " "Verilog HDL Implicit Net warning at down_count.v(38): created implicit net for \"na7\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na8 down_count.v(39) " "Verilog HDL Implicit Net warning at down_count.v(39): created implicit net for \"na8\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o0 down_count.v(39) " "Verilog HDL Implicit Net warning at down_count.v(39): created implicit net for \"o0\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o1 down_count.v(42) " "Verilog HDL Implicit Net warning at down_count.v(42): created implicit net for \"o1\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o2 down_count.v(43) " "Verilog HDL Implicit Net warning at down_count.v(43): created implicit net for \"o2\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o3 down_count.v(44) " "Verilog HDL Implicit Net warning at down_count.v(44): created implicit net for \"o3\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717554807789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clk divisor_clk:divisor " "Elaborating entity \"divisor_clk\" for hierarchy \"divisor_clk:divisor\"" {  } { { "top_module.v" "divisor" { Text "D:/Dev/Verilog/SistemadeIrrigacao/top_module.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff divisor_clk:divisor\|d_ff:d0 " "Elaborating entity \"d_ff\" for hierarchy \"divisor_clk:divisor\|d_ff:d0\"" {  } { { "divisor_clk.v" "d0" { Text "D:/Dev/Verilog/SistemadeIrrigacao/divisor_clk.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_count down_count:contador_segundos_unidades " "Elaborating entity \"down_count\" for hierarchy \"down_count:contador_segundos_unidades\"" {  } { { "top_module.v" "contador_segundos_unidades" { Text "D:/Dev/Verilog/SistemadeIrrigacao/top_module.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_ff down_count:contador_segundos_unidades\|jk_ff:ff0 " "Elaborating entity \"jk_ff\" for hierarchy \"down_count:contador_segundos_unidades\|jk_ff:ff0\"" {  } { { "down_count.v" "ff0" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554807807 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "reset divisor_clk:divisor\|rstn " "Net \"reset\", which fans out to \"divisor_clk:divisor\|rstn\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "down_count:contador_minutos_decenas\|max_min " "Net is fed by \"down_count:contador_minutos_decenas\|max_min\"" {  } { { "down_count.v" "max_min" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1717554807865 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reset " "Net is fed by \"reset\"" {  } { { "top_module.v" "reset" { Text "D:/Dev/Verilog/SistemadeIrrigacao/top_module.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1717554807865 ""}  } { { "top_module.v" "reset" { Text "D:/Dev/Verilog/SistemadeIrrigacao/top_module.v" 3 -1 0 } } { "divisor_clk.v" "rstn" { Text "D:/Dev/Verilog/SistemadeIrrigacao/divisor_clk.v" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1717554807865 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dev/Verilog/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.map.smsg " "Generated suppressed messages file D:/Dev/Verilog/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807905 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 52 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717554807921 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 04 23:33:27 2024 " "Processing ended: Tue Jun 04 23:33:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717554807921 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717554807921 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717554807921 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554807921 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 52 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 52 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554808531 ""}
