

================================================================
== Vitis HLS Report for 'covCorePart2_double_15_2_16_s'
================================================================
* Date:           Sun May  5 21:30:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.354 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5677|     5677|  18.921 us|  18.921 us|  5677|  5677|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                 |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                            |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80  |covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2  |      374|      374|  1.247 us|  1.247 us|  374|  374|       no|
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_243_1  |     5640|     5640|       376|          -|          -|    15|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      172|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     14|     8004|     3187|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      240|     -|
|Register             |        -|      -|      374|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     14|     8378|     3599|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                            |                         Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80  |covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2  |        0|  14|  8004|  3187|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U72                                |ddiv_64ns_64ns_64_31_no_dsp_1                          |        0|   0|     0|     0|    0|
    |sitodp_32ns_64_5_no_dsp_1_U73                                    |sitodp_32ns_64_5_no_dsp_1                              |        0|   0|     0|     0|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                            |                                                       |        0|  14|  8004|  3187|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln242_fu_103_p2    |         +|   0|  0|  39|          32|           2|
    |add_ln243_1_fu_176_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln243_fu_136_p2    |         +|   0|  0|  38|          31|           1|
    |sub_ln255_fu_158_p2    |         -|   0|  0|  15|           8|           8|
    |icmp_ln243_fu_131_p2   |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 172|         136|          45|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  177|         40|    1|         40|
    |ap_done             |    9|          2|    1|          2|
    |cols_blk_n          |    9|          2|    1|          2|
    |i_fu_64             |    9|          2|   31|         62|
    |indvars_iv10_fu_60  |    9|          2|   32|         64|
    |rows_blk_n          |    9|          2|    1|          2|
    |values2Strm_0_read  |    9|          2|    1|          2|
    |values2Strm_1_read  |    9|          2|    1|          2|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  240|         54|   69|        176|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln242_reg_211                                                             |  32|   0|   32|          0|
    |ap_CS_fsm                                                                     |  39|   0|   39|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |conv_reg_216                                                                  |  64|   0|   64|          0|
    |d1_cols_reg_221                                                               |  64|   0|   64|          0|
    |grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80_ap_start_reg  |   1|   0|    1|          0|
    |i_8_reg_226                                                                   |  31|   0|   31|          0|
    |i_fu_64                                                                       |  31|   0|   31|          0|
    |indvars_iv10_fu_60                                                            |  32|   0|   32|          0|
    |rows_1_reg_206                                                                |  32|   0|   32|          0|
    |sub_ln255_reg_239                                                             |   8|   0|    8|          0|
    |trunc_ln255_reg_234                                                           |   8|   0|    8|          0|
    |trunc_ln_reg_244                                                              |  31|   0|   31|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 374|   0|  374|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  covCorePart2<double, 15, 2, 16>|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  covCorePart2<double, 15, 2, 16>|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  covCorePart2<double, 15, 2, 16>|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  covCorePart2<double, 15, 2, 16>|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  covCorePart2<double, 15, 2, 16>|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  covCorePart2<double, 15, 2, 16>|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  covCorePart2<double, 15, 2, 16>|  return value|
|rows_dout                     |   in|   32|     ap_fifo|                             rows|       pointer|
|rows_num_data_valid           |   in|    3|     ap_fifo|                             rows|       pointer|
|rows_fifo_cap                 |   in|    3|     ap_fifo|                             rows|       pointer|
|rows_empty_n                  |   in|    1|     ap_fifo|                             rows|       pointer|
|rows_read                     |  out|    1|     ap_fifo|                             rows|       pointer|
|cols_dout                     |   in|   32|     ap_fifo|                             cols|       pointer|
|cols_num_data_valid           |   in|    3|     ap_fifo|                             cols|       pointer|
|cols_fifo_cap                 |   in|    3|     ap_fifo|                             cols|       pointer|
|cols_empty_n                  |   in|    1|     ap_fifo|                             cols|       pointer|
|cols_read                     |  out|    1|     ap_fifo|                             cols|       pointer|
|values2Strm_0_dout            |   in|   64|     ap_fifo|                    values2Strm_0|       pointer|
|values2Strm_0_num_data_valid  |   in|    6|     ap_fifo|                    values2Strm_0|       pointer|
|values2Strm_0_fifo_cap        |   in|    6|     ap_fifo|                    values2Strm_0|       pointer|
|values2Strm_0_empty_n         |   in|    1|     ap_fifo|                    values2Strm_0|       pointer|
|values2Strm_0_read            |  out|    1|     ap_fifo|                    values2Strm_0|       pointer|
|values2Strm_1_dout            |   in|   64|     ap_fifo|                    values2Strm_1|       pointer|
|values2Strm_1_num_data_valid  |   in|    6|     ap_fifo|                    values2Strm_1|       pointer|
|values2Strm_1_fifo_cap        |   in|    6|     ap_fifo|                    values2Strm_1|       pointer|
|values2Strm_1_empty_n         |   in|    1|     ap_fifo|                    values2Strm_1|       pointer|
|values2Strm_1_read            |  out|    1|     ap_fifo|                    values2Strm_1|       pointer|
|outCovMatrix_address0         |  out|    8|   ap_memory|                     outCovMatrix|         array|
|outCovMatrix_ce0              |  out|    1|   ap_memory|                     outCovMatrix|         array|
|outCovMatrix_we0              |  out|    1|   ap_memory|                     outCovMatrix|         array|
|outCovMatrix_d0               |  out|   64|   ap_memory|                     outCovMatrix|         array|
+------------------------------+-----+-----+------------+---------------------------------+--------------+

