

================================================================
== Vitis HLS Report for 'padv4_Pipeline_VITIS_LOOP_223_4'
================================================================
* Date:           Mon May  2 01:13:05 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.438 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_223_4  |       64|       64|         2|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     59|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       5|      6|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      22|    101|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                               Module                               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |messageLengthInBinary2_U  |padv4_Pipeline_VITIS_LOOP_223_4_messageLengthInBinary2_ROM_AUTO_1R  |        0|  5|   6|    0|    65|    5|     1|          325|
    +--------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                                                    |        0|  5|   6|    0|    65|    5|     1|          325|
    +--------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln223_fu_85_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln224_1_fu_114_p2  |         +|   0|  0|  24|          17|          17|
    |icmp_ln223_fu_79_p2    |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln224_fu_101_p2    |       xor|   0|  0|   8|           7|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  59|          39|          36|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_kt_1    |   9|          2|    7|         14|
    |kt_fu_34                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |kt_1_reg_136             |  7|   0|    7|          0|
    |kt_fu_34                 |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   17|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_223_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_223_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_223_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_223_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_223_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_223_4|  return value|
|add_ln224               |   in|   17|     ap_none|                        add_ln224|        scalar|
|messageBlocks_address0  |  out|   17|   ap_memory|                    messageBlocks|         array|
|messageBlocks_ce0       |  out|    1|   ap_memory|                    messageBlocks|         array|
|messageBlocks_we0       |  out|    1|   ap_memory|                    messageBlocks|         array|
|messageBlocks_d0        |  out|    5|   ap_memory|                    messageBlocks|         array|
+------------------------+-----+-----+------------+---------------------------------+--------------+

