Block Name			X	Y		#Block ID
---------------------------
cim_stencil$d_reg__U2		12	7		#r130
cim_stencil$d_reg__U3		12	6		#r131
cim_stencil$d_reg__U4		14	8		#r132
cim_stencil$d_reg__U5		20	7		#r133
cim_stencil$d_reg__U6		15	7		#r134
cim_stencil$d_reg__U7		16	6		#r135
cim_stencil$ub_cim_stencil_BANK_0_garnet		15	8		#m86
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I103
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		1	0		#i2
lxx_stencil$d_reg__U10		16	17		#r124
lxx_stencil$d_reg__U11		17	18		#r125
lxx_stencil$d_reg__U12		17	16		#r126
lxx_stencil$d_reg__U13		17	17		#r127
lxx_stencil$d_reg__U14		16	18		#r128
lxx_stencil$d_reg__U15		15	19		#r129
lxx_stencil$ub_lxx_stencil_BANK_0_garnet		15	17		#m27
lxy_stencil$d_reg__U18		15	15		#r118
lxy_stencil$d_reg__U19		16	14		#r119
lxy_stencil$d_reg__U20		13	15		#r120
lxy_stencil$d_reg__U21		13	16		#r121
lxy_stencil$d_reg__U22		15	16		#r122
lxy_stencil$d_reg__U23		18	16		#r123
lxy_stencil$ub_lxy_stencil_BANK_0_garnet		15	14		#m74
lyy_stencil$d_reg__U26		10	16		#r112
lyy_stencil$d_reg__U27		9	16		#r113
lyy_stencil$d_reg__U28		8	16		#r114
lyy_stencil$d_reg__U29		8	17		#r115
lyy_stencil$d_reg__U30		7	18		#r116
lyy_stencil$d_reg__U31		8	18		#r117
lyy_stencil$ub_lyy_stencil_BANK_0_garnet		7	16		#m51
op_hcompute_cim_output_stencil$inner_compute$i140272275501264_i140272278387856		16	7		#p6
op_hcompute_cim_output_stencil$inner_compute$i140272276078800_i140272281385296		13	5		#p99
op_hcompute_cim_output_stencil$inner_compute$i140272276086864_i140272263073104		13	7		#p94
op_hcompute_cim_output_stencil$inner_compute$i140272276088080_i140272278387856		10	6		#p95
op_hcompute_cim_output_stencil$inner_compute$i140272276088272_i140272278387856		13	8		#p91
op_hcompute_cim_output_stencil$inner_compute$i140272276089104_i140272278387856		13	6		#p93
op_hcompute_cim_output_stencil$inner_compute$i140272276089680_i140272263073104		13	9		#p92
op_hcompute_cim_output_stencil$inner_compute$i140272276137680_i140272263073104		12	7		#p98
op_hcompute_cim_output_stencil$inner_compute$i140272276138896_i140272278387856		12	8		#p97
op_hcompute_cim_output_stencil$inner_compute$i140272276139408_i140272278387856		16	5		#p5
op_hcompute_cim_output_stencil$inner_compute$i140272276166224_i140272263073104		14	8		#p90
op_hcompute_cim_output_stencil$inner_compute$i140272276167504_i140272278387856		20	8		#p89
op_hcompute_cim_output_stencil$inner_compute$i140272276167760_i140272263073104		12	6		#p96
op_hcompute_cim_output_stencil$inner_compute$i140272276206352_i140272281385296		6	3		#p3
op_hcompute_cim_output_stencil$inner_compute$i140272276240208_i140272263073104		14	6		#p88
op_hcompute_cim_output_stencil$inner_compute$i140272276240976_i140272263073104		12	4		#p101
op_hcompute_cim_output_stencil$inner_compute$i140272276241040_i140272278387856		14	7		#p87
op_hcompute_cim_output_stencil$inner_compute$i140272276241296_i140272277334928		12	5		#p100
op_hcompute_cim_output_stencil$inner_compute$i140272276242384_i140272263073104		16	6		#p7
op_hcompute_cim_output_stencil$inner_compute$i140272280029072_i140272262488912		6	2		#p102
op_hcompute_cim_output_stencil$inner_compute$i140272344037392_i140272281385296		6	1		#p4
op_hcompute_cim_stencil$inner_compute$i140272282646416_i140272282586832		13	17		#p84
op_hcompute_cim_stencil$inner_compute$i140272282679824_i140272286950416		8	18		#p58
op_hcompute_cim_stencil$inner_compute$i140272282680016_i140272273003600		13	18		#p83
op_hcompute_cim_stencil$inner_compute$i140272282756176_i140272273003600		14	17		#p82
op_hcompute_cim_stencil$inner_compute$i140272282758224_i140272286950416		16	17		#p81
op_hcompute_cim_stencil$inner_compute$i140272282759120_i140272286950416		13	19		#p34
op_hcompute_cim_stencil$inner_compute$i140272282899536_i140272286950416		12	16		#p61
op_hcompute_cim_stencil$inner_compute$i140272282900496_i140272282586832		13	16		#p85
op_hcompute_cim_stencil$inner_compute$i140272282901328_i140272282992912		12	18		#p59
op_hcompute_cim_stencil$inner_compute$i140272282902160_i140272273003600		12	15		#p60
op_hcompute_cim_stencil$inner_compute$i140272287188240_i140272281385296		10	16		#p8
op_hcompute_cim_stencil$inner_compute$i140272287188432_i140272281385296		18	17		#p62
op_hcompute_cim_stencil$inner_compute$i140272287189712_i140272281385296		13	20		#p9
op_hcompute_cim_stencil$inner_compute$i140272287190032_i140272281385296		8	17		#p35
op_hcompute_grad_x_unclamp_stencil$inner_compute$i140272265774480_i140272281385296		9	11		#p14
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i140272265224912_i140272282586832		17	12		#p22
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i140272265642320_i140272291471568		12	11		#p18
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i140272265644560_i140272282992912		10	11		#p19
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i140272265644816_i140272277140880		13	11		#p17
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i140272265645456_i140272282586832		14	12		#p20
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i140272265645776_i140272277140880		18	13		#p13
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i140272265645968_i140272282586832		17	13		#p21
op_hcompute_grad_y_unclamp_stencil$inner_compute$i140272264370064_i140272281385296		16	10		#p40
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i140272218915472_i140272282586832		13	13		#p46
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i140272219349328_i140272291471568		17	11		#p42
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i140272219351568_i140272282992912		16	11		#p43
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i140272219351824_i140272277140880		18	11		#p41
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i140272219352400_i140272282586832		16	12		#p44
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i140272219352720_i140272277140880		16	14		#p39
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i140272219352912_i140272282586832		16	13		#p45
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m1
op_hcompute_lgxx_stencil$inner_compute$i140272216852944_i140272281385296		16	20		#p31
op_hcompute_lgxx_stencil_1$inner_compute$i140272215441616_i140272282992912		14	19		#p33
op_hcompute_lgxx_stencil_1$inner_compute$i140272215442000_i140272291471568		16	19		#p32
op_hcompute_lgxx_stencil_1$inner_compute$i140272215929296_i140272291471568		17	19		#p30
op_hcompute_lgxx_stencil_1$inner_compute$i140272215930960_i140272291471568		17	18		#p29
op_hcompute_lgxx_stencil_1$inner_compute$i140272215932624_i140272291471568		17	17		#p28
op_hcompute_lgxy_stencil$inner_compute$i140272214440912_i140272281385296		16	18		#p78
op_hcompute_lgxy_stencil_1$inner_compute$i140272213981072_i140272291471568		14	16		#p77
op_hcompute_lgxy_stencil_1$inner_compute$i140272214007888_i140272282992912		17	16		#p80
op_hcompute_lgxy_stencil_1$inner_compute$i140272214008016_i140272291471568		16	16		#p79
op_hcompute_lgxy_stencil_1$inner_compute$i140272214009040_i140272291471568		16	15		#p75
op_hcompute_lgxy_stencil_1$inner_compute$i140272214010320_i140272291471568		14	15		#p76
op_hcompute_lgyy_stencil$inner_compute$i140272212989392_i140272281385296		9	19		#p55
op_hcompute_lgyy_stencil_1$inner_compute$i140272211534160_i140272291471568		9	18		#p56
op_hcompute_lgyy_stencil_1$inner_compute$i140272211534416_i140272282992912		8	19		#p57
op_hcompute_lgyy_stencil_1$inner_compute$i140272211535248_i140272291471568		8	16		#p52
op_hcompute_lgyy_stencil_1$inner_compute$i140272211952656_i140272291471568		9	17		#p54
op_hcompute_lgyy_stencil_1$inner_compute$i140272211954320_i140272291471568		9	16		#p53
op_hcompute_lxx_stencil$inner_compute$i140272210239632_i140272273003600		10	17		#p25
op_hcompute_lxx_stencil$inner_compute$i140272210240912_i140272285198288		12	12		#p23
op_hcompute_lxx_stencil$inner_compute$i140272210241040_i140272272876880		10	13		#p24
op_hcompute_lxx_stencil$inner_compute$i140272210241680_i140272281385296		13	12		#p12
op_hcompute_lxx_stencil$inner_compute$i140272210242640_i140272281385296		10	12		#p11
op_hcompute_lxx_stencil$inner_compute$i140272210242704_i140272281385296		12	19		#p10
op_hcompute_lxx_stencil$inner_compute$i140272210695248_i140272286950416		12	17		#p26
op_hcompute_lxy_stencil$inner_compute$i140272208921168_i140272281385296		5	13		#p68
op_hcompute_lxy_stencil$inner_compute$i140272208921360_i140272281385296		8	15		#p64
op_hcompute_lxy_stencil$inner_compute$i140272208921680_i140272285198288		12	14		#p66
op_hcompute_lxy_stencil$inner_compute$i140272208921808_i140272281385296		12	13		#p65
op_hcompute_lxy_stencil$inner_compute$i140272208921872_i140272273003600		6	14		#p72
op_hcompute_lxy_stencil$inner_compute$i140272208922000_i140272272876880		8	14		#p67
op_hcompute_lxy_stencil$inner_compute$i140272208922576_i140272281385296		5	12		#p69
op_hcompute_lxy_stencil$inner_compute$i140272209346000_i140272281385296		5	15		#p63
op_hcompute_lxy_stencil$inner_compute$i140272209346512_i140272272876880		6	13		#p71
op_hcompute_lxy_stencil$inner_compute$i140272209367824_i140272285198288		6	12		#p70
op_hcompute_lxy_stencil$inner_compute$i140272209370960_i140272286950416		6	15		#p73
op_hcompute_lyy_stencil$inner_compute$i140272207562832_i140272286950416		17	14		#p50
op_hcompute_lyy_stencil$inner_compute$i140272208048656_i140272285198288		13	14		#p47
op_hcompute_lyy_stencil$inner_compute$i140272208049104_i140272273003600		18	14		#p49
op_hcompute_lyy_stencil$inner_compute$i140272208050576_i140272272876880		18	15		#p48
op_hcompute_lyy_stencil$inner_compute$i140272208051024_i140272281385296		17	15		#p36
op_hcompute_lyy_stencil$inner_compute$i140272208051088_i140272281385296		18	16		#p37
op_hcompute_lyy_stencil$inner_compute$i140272208051216_i140272281385296		13	15		#p38
op_hcompute_padded16_global_wrapper_stencil_port_controller_garnet		3	2		#m104
padded16_global_wrapper_stencil$d_reg__U34		17	9		#r106
padded16_global_wrapper_stencil$d_reg__U35		17	10		#r107
padded16_global_wrapper_stencil$d_reg__U36		17	12		#r108
padded16_global_wrapper_stencil$d_reg__U37		18	12		#r109
padded16_global_wrapper_stencil$d_reg__U38		15	13		#r110
padded16_global_wrapper_stencil$d_reg__U39		16	13		#r111
padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_BANK_0_garnet		15	11		#m16
padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0		3	0		#I15
padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en		0	0		#i105
reset		2	0		#i0
