

================================================================
== Vivado HLS Report for 'math_accel_hls_fptoui_double_i321'
================================================================
* Date:           Sun Sep  4 20:47:50 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        math_accel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      6.77|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 6.77ns
ST_1: p_read_1 [1/1] 0.00ns
_ifconv:0  %p_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %p_read)

ST_1: p_Val2_s [1/1] 0.00ns
_ifconv:1  %p_Val2_s = bitcast double %p_read_1 to i64

ST_1: loc_V [1/1] 0.00ns
_ifconv:2  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

ST_1: loc_V_1 [1/1] 0.00ns
_ifconv:3  %loc_V_1 = trunc i64 %p_Val2_s to i52

ST_1: p_Result_s [1/1] 0.00ns
_ifconv:4  %p_Result_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind

ST_1: tmp_i_cast [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:5  %tmp_i_cast = zext i53 %p_Result_s to i84

ST_1: tmp_i_i_cast [1/1] 0.00ns
_ifconv:6  %tmp_i_i_cast = zext i11 %loc_V to i12

ST_1: sh_assign [1/1] 1.84ns
_ifconv:7  %sh_assign = add i12 -1023, %tmp_i_i_cast

ST_1: isNeg [1/1] 0.00ns
_ifconv:8  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

ST_1: tmp_8_i [1/1] 1.84ns
_ifconv:9  %tmp_8_i = sub i11 1023, %loc_V

ST_1: tmp_8_i_cast [1/1] 0.00ns
_ifconv:10  %tmp_8_i_cast = sext i11 %tmp_8_i to i12

ST_1: sh_assign_1 [1/1] 1.37ns
_ifconv:11  %sh_assign_1 = select i1 %isNeg, i12 %tmp_8_i_cast, i12 %sh_assign

ST_1: sh_assign_1_i_cast [1/1] 0.00ns
_ifconv:12  %sh_assign_1_i_cast = sext i12 %sh_assign_1 to i32

ST_1: tmp_i_cast_27 [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:13  %tmp_i_cast_27 = zext i32 %sh_assign_1_i_cast to i53

ST_1: tmp_1_i [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:14  %tmp_1_i = lshr i53 %p_Result_s, %tmp_i_cast_27

ST_1: tmp_2_i_cast [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:15  %tmp_2_i_cast = zext i32 %sh_assign_1_i_cast to i84

ST_1: tmp_3_i [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:16  %tmp_3_i = shl i84 %tmp_i_cast, %tmp_2_i_cast

ST_1: tmp [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:17  %tmp = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_1_i, i32 52)

ST_1: tmp_1 [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:18  %tmp_1 = zext i1 %tmp to i32

ST_1: tmp_2 [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:19  %tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i84.i32.i32(i84 %tmp_3_i, i32 52, i32 83)

ST_1: result_V [1/1] 3.56ns (out node of the LUT)
_ifconv:20  %result_V = select i1 %isNeg, i32 %tmp_1, i32 %tmp_2

ST_1: stg_23 [1/1] 0.00ns
_ifconv:21  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %return_r, i32 %result_V)

ST_1: stg_24 [1/1] 0.00ns
_ifconv:22  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ return_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1           (read          ) [ 00]
p_Val2_s           (bitcast       ) [ 00]
loc_V              (partselect    ) [ 00]
loc_V_1            (trunc         ) [ 00]
p_Result_s         (bitconcatenate) [ 00]
tmp_i_cast         (zext          ) [ 00]
tmp_i_i_cast       (zext          ) [ 00]
sh_assign          (add           ) [ 00]
isNeg              (bitselect     ) [ 01]
tmp_8_i            (sub           ) [ 00]
tmp_8_i_cast       (sext          ) [ 00]
sh_assign_1        (select        ) [ 00]
sh_assign_1_i_cast (sext          ) [ 00]
tmp_i_cast_27      (zext          ) [ 00]
tmp_1_i            (lshr          ) [ 00]
tmp_2_i_cast       (zext          ) [ 00]
tmp_3_i            (shl           ) [ 00]
tmp                (bitselect     ) [ 00]
tmp_1              (zext          ) [ 00]
tmp_2              (partselect    ) [ 00]
result_V           (select        ) [ 00]
stg_23             (write         ) [ 00]
stg_24             (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="return_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="return_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i53.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i84.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="p_read_1_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="64" slack="0"/>
<pin id="34" dir="0" index="1" bw="64" slack="0"/>
<pin id="35" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="stg_23_write_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_23/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="p_Val2_s_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="64" slack="0"/>
<pin id="47" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="loc_V_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="11" slack="0"/>
<pin id="51" dir="0" index="1" bw="64" slack="0"/>
<pin id="52" dir="0" index="2" bw="7" slack="0"/>
<pin id="53" dir="0" index="3" bw="7" slack="0"/>
<pin id="54" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="loc_V_1_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="64" slack="0"/>
<pin id="61" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="p_Result_s_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="53" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="52" slack="0"/>
<pin id="67" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="tmp_i_cast_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="53" slack="0"/>
<pin id="73" dir="1" index="1" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="tmp_i_i_cast_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="11" slack="0"/>
<pin id="77" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="sh_assign_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="11" slack="0"/>
<pin id="81" dir="0" index="1" bw="11" slack="0"/>
<pin id="82" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="isNeg_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="12" slack="0"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_8_i_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="11" slack="0"/>
<pin id="95" dir="0" index="1" bw="11" slack="0"/>
<pin id="96" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8_i/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_8_i_cast_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="11" slack="0"/>
<pin id="101" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_i_cast/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sh_assign_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="11" slack="0"/>
<pin id="106" dir="0" index="2" bw="12" slack="0"/>
<pin id="107" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="sh_assign_1_i_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_cast/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_i_cast_27_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="0"/>
<pin id="117" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_27/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_1_i_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="53" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_2_i_cast_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="12" slack="0"/>
<pin id="127" dir="1" index="1" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_cast/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_3_i_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="53" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3_i/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="53" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="84" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="0" index="3" bw="8" slack="0"/>
<pin id="152" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="result_V_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="0"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="30" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="32" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="56"><net_src comp="45" pin="1"/><net_sink comp="49" pin=1"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="49" pin=2"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="49" pin=3"/></net>

<net id="62"><net_src comp="45" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="59" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="74"><net_src comp="63" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="49" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="75" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="79" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="49" pin="4"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="93" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="85" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="79" pin="2"/><net_sink comp="103" pin=2"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="63" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="115" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="111" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="71" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="125" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="119" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="129" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="162"><net_src comp="85" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="143" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="147" pin="4"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="157" pin="3"/><net_sink comp="38" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: return_r | {1 }
 - Input state : 
	Port: math_accel___hls_fptoui_double_i321 : p_read | {1 }
  - Chain level:
	State 1
		loc_V : 1
		loc_V_1 : 1
		p_Result_s : 2
		tmp_i_cast : 3
		tmp_i_i_cast : 2
		sh_assign : 3
		isNeg : 4
		tmp_8_i : 2
		tmp_8_i_cast : 3
		sh_assign_1 : 5
		sh_assign_1_i_cast : 6
		tmp_i_cast_27 : 7
		tmp_1_i : 8
		tmp_2_i_cast : 7
		tmp_3_i : 8
		tmp : 9
		tmp_1 : 10
		tmp_2 : 9
		result_V : 11
		stg_23 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   lshr   |       tmp_1_i_fu_119      |    0    |   157   |
|----------|---------------------------|---------|---------|
|    shl   |       tmp_3_i_fu_129      |    0    |   157   |
|----------|---------------------------|---------|---------|
|  select  |     sh_assign_1_fu_103    |    0    |    12   |
|          |      result_V_fu_157      |    0    |    32   |
|----------|---------------------------|---------|---------|
|    add   |      sh_assign_fu_79      |    0    |    11   |
|----------|---------------------------|---------|---------|
|    sub   |       tmp_8_i_fu_93       |    0    |    11   |
|----------|---------------------------|---------|---------|
|   read   |    p_read_1_read_fu_32    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |     stg_23_write_fu_38    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        loc_V_fu_49        |    0    |    0    |
|          |        tmp_2_fu_147       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |       loc_V_1_fu_59       |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|      p_Result_s_fu_63     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      tmp_i_cast_fu_71     |    0    |    0    |
|          |     tmp_i_i_cast_fu_75    |    0    |    0    |
|   zext   |    tmp_i_cast_27_fu_115   |    0    |    0    |
|          |    tmp_2_i_cast_fu_125    |    0    |    0    |
|          |        tmp_1_fu_143       |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|        isNeg_fu_85        |    0    |    0    |
|          |         tmp_fu_135        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     tmp_8_i_cast_fu_99    |    0    |    0    |
|          | sh_assign_1_i_cast_fu_111 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   380   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   380  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   380  |
+-----------+--------+--------+
