Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Apr 10 17:43:29 2017
| Host         : DESKTOP-AO4G6AL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_out_wrapper_control_sets_placed.rpt
| Design       : hdmi_out_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   152 |
| Minimum Number of register sites lost to control set restrictions |   313 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             981 |          289 |
| No           | No                    | Yes                    |             122 |           34 |
| No           | Yes                   | No                     |             572 |          168 |
| Yes          | No                    | No                     |            1128 |          423 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            1424 |          382 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                 Enable Signal                                                                                 |                                                                                  Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                               | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_1_n_0                                 |                                                                                                                                                                                    |                1 |              2 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/rgb2dvi_0/U0/aRstLck                                                                                                                                                    |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                  | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                 |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                               | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                           |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                               | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                     |                1 |              2 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                     |                2 |              3 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_de_mux_i_1_n_0                                                                                                                 |                3 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                |                                                                                                                                                                                    |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                            |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1_n_0                            | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r[3]_i_1_n_0 |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_i_1_n_0                            | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r[3]_i_1_n_0 |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0    |                                                                                                                                                                                    |                3 |              5 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1_n_0                                                                                                             |                3 |              5 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1_n_0                                                                                                             |                3 |              5 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1_n_0                                                                                                             |                5 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0    |                                                                                                                                                                                    |                2 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | hdmi_out_i/proc_sys_reset_0/U0/EXT_LPF/Lpf_reset                                                                                                                                   |                2 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                 | hdmi_out_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                    |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                       | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                 |                1 |              7 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/p_2_out[6]                                                                                                                                  | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                3 |              7 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_d1_i_1_n_0                                                                                                         |                2 |              7 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/v_tc_0/U0/reset                                                                                                                                                         |                1 |              7 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                   | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                        |                1 |              7 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[18][6]                                                                                                                | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/reset                                                             |                4 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[19]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | hdmi_out_i/axi_dynclk_0/U0/RST                                                                                                                                                     |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[25]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_2_n_0                                                                                                        | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                        | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_1_out                                                                                   |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                6 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[13]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                        | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_dly[12]_i_1_n_0                                                                                                      | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                           |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                        | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                2 |              8 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                       | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                           |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[3]_i_1_n_0                                                                                                        | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                        | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                        | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0    |                                                                                                                                                                                    |                4 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0    |                                                                                                                                                                                    |                4 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                              |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                             | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                 |                5 |              9 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                         |                3 |             10 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                         |                3 |             10 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                         |                4 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |                4 |             11 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count0                                                                                                                      |                3 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0 |                                                                                                                                                                                    |                4 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0  |                                                                                                                                                                                    |                3 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0 |                                                                                                                                                                                    |                6 |             12 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_2_n_0                                                                                                       | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count0                                                                                                                      |                3 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0  |                                                                                                                                                                                    |                3 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | hdmi_out_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                |                5 |             12 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                   | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                |                4 |             13 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                                    |                4 |             13 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/S_READY                                               |                                                                                                                                                                                    |                5 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_1_n_0                               |                                                                                                                                                                                    |                5 |             14 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                                      |                3 |             15 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_i_1_n_0                            |                                                                                                                                                                                    |                7 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_2_n_0                                                                                                                     | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_1_n_0                                                                                                                          |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1_n_0                            |                                                                                                                                                                                    |                9 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                         | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                           |                8 |             16 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int                                                                                                                    |                5 |             17 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                               |                                                                                                                                                                                    |               10 |             18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready                              |                                                                                                                                                                                    |                3 |             20 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[3][31]                                                                                                                | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                8 |             22 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | hdmi_out_i/axi_gpio_hdmi/U0/bus2ip_reset                                                                                                                                           |                6 |             22 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | hdmi_out_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                |                9 |             23 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[15][27]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                9 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[16][27]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                5 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[1][27]                                                                                                                | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                5 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[2][27]                                                                                                                | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                6 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[4][27]                                                                                                                | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                5 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[5][27]                                                                                                                | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                9 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[7][27]                                                                                                                | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                6 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[8][27]                                                                                                                | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |               10 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[9][27]                                                                                                                | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                5 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[12][27]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                6 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[6][27]                                                                                                                | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                8 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[3][27]                                                                                                                | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                6 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                  | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                                      |                6 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/FIFO_RD_EN                                                                                                                        | hdmi_out_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_de_mux_i_1_n_0                                                                                                                 |                6 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0                                                     |                5 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[0][27]                                                                                                                | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                5 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[10][27]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                6 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[11][27]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                7 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[13][27]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                8 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[14][27]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                7 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]                                                                                                                | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |               11 |             25 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/inverse_color_v1_0_0/U0/state_operation0                                                                                                                           |                                                                                                                                                                                    |               14 |             25 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0                                                     |               10 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[24][28]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                7 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[28][28]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                4 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[26][28]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                7 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[27][28]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                8 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[20][28]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                4 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[25][28]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                6 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[23][28]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                7 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[22][28]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                9 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[21][28]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                6 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[16][28]                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |                7 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2][34]                                                                                               |                5 |             27 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rvalid03_out                                                                                                           | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                             |               26 |             32 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                            |                8 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/inverse_color_v1_0_0/U0/height_count0                                                                                                                              |                                                                                                                                                                                    |               11 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/inverse_color_v1_0_0/U0/width_count0                                                                                                                               |                                                                                                                                                                                    |               10 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/test_pattern_generator_v1_0_0/U0/height_count0                                                                                                                     |                                                                                                                                                                                    |               17 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                        | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |               11 |             33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/test_pattern_generator_v1_0_0/U0/tvalid0                                                                                                                           |                                                                                                                                                                                    |               15 |             33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0_i_1_n_0                               |                                                                                                                                                                                    |                9 |             34 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/inverse_color_v1_0_0/U0/state_core                                                                                                                                 | hdmi_out_i/inverse_color_v1_0_0/U0/write_ptr[31]_i_1_n_0                                                                                                                           |               13 |             34 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/S_READY                                                                             |                                                                                                                                                                                    |               10 |             35 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_1_n_0                                                             |                                                                                                                                                                                    |                8 |             35 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                 | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[1]                                                                      |                7 |             36 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/S_READY                                               |                                                                                                                                                                                    |                8 |             47 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[46]_i_1_n_0                               |                                                                                                                                                                                    |                8 |             47 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/S_READY                                              |                                                                                                                                                                                    |               11 |             48 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[61]_i_1_n_0                              |                                                                                                                                                                                    |               10 |             48 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                               | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[0]                                                                      |               12 |             48 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S_READY                                              |                                                                                                                                                                                    |               10 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[1]                                                                      |               12 |             48 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[61]_i_1_n_0                              |                                                                                                                                                                                    |                9 |             48 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                |               12 |             54 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |               29 |             99 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                      |               33 |            156 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                          |               34 |            173 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               |                                                                                                                                                                                    |              101 |            318 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/inverse_color_v1_0_0/U0/state_core                                                                                                                                 |                                                                                                                                                                                    |              226 |            480 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                               |                                                                                                                                                                                    |              183 |            654 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


