[2025-09-17 05:10:11] START suite=qualcomm_srv trace=srv414_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv414_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2641624 heartbeat IPC: 3.786 cumulative IPC: 3.786 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5058107 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5058107 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5058108 heartbeat IPC: 4.138 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14068866 heartbeat IPC: 1.11 cumulative IPC: 1.11 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23030037 heartbeat IPC: 1.116 cumulative IPC: 1.113 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 32043779 heartbeat IPC: 1.109 cumulative IPC: 1.112 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 41015030 heartbeat IPC: 1.115 cumulative IPC: 1.112 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 49934207 heartbeat IPC: 1.121 cumulative IPC: 1.114 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 58962801 heartbeat IPC: 1.108 cumulative IPC: 1.113 (Simulation time: 00 hr 08 min 17 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 67880814 heartbeat IPC: 1.121 cumulative IPC: 1.114 (Simulation time: 00 hr 09 min 27 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 76901308 heartbeat IPC: 1.109 cumulative IPC: 1.114 (Simulation time: 00 hr 10 min 37 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv414_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000023 cycles: 85906550 heartbeat IPC: 1.11 cumulative IPC: 1.113 (Simulation time: 00 hr 11 min 48 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 89906186 cumulative IPC: 1.112 (Simulation time: 00 hr 12 min 56 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 89906186 cumulative IPC: 1.112 (Simulation time: 00 hr 12 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv414_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.112 instructions: 100000000 cycles: 89906186
CPU 0 Branch Prediction Accuracy: 90.9% MPKI: 15.99 Average ROB Occupancy at Mispredict: 25.29
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3869
BRANCH_INDIRECT: 0.4204
BRANCH_CONDITIONAL: 13.03
BRANCH_DIRECT_CALL: 0.9287
BRANCH_INDIRECT_CALL: 0.6026
BRANCH_RETURN: 0.6198


====Backend Stall Breakdown====
ROB_STALL: 98811
LQ_STALL: 0
SQ_STALL: 520403


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 122.270836
REPLAY_LOAD: 82.93056
NON_REPLAY_LOAD: 29.501696

== Total ==
ADDR_TRANS: 5869
REPLAY_LOAD: 5971
NON_REPLAY_LOAD: 86971

== Counts ==
ADDR_TRANS: 48
REPLAY_LOAD: 72
NON_REPLAY_LOAD: 2948

cpu0->cpu0_STLB TOTAL        ACCESS:    1859546 HIT:    1855049 MISS:       4497 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1859546 HIT:    1855049 MISS:       4497 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 208 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8270885 HIT:    7223163 MISS:    1047722 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6723442 HIT:    5851597 MISS:     871845 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     555390 HIT:     402353 MISS:     153037 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     983950 HIT:     968568 MISS:      15382 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8103 HIT:        645 MISS:       7458 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.37 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15001937 HIT:    8054397 MISS:    6947540 MSHR_MERGE:    1646633
cpu0->cpu0_L1I LOAD         ACCESS:   15001937 HIT:    8054397 MISS:    6947540 MSHR_MERGE:    1646633
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.86 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30481124 HIT:   27016627 MISS:    3464497 MSHR_MERGE:    1478465
cpu0->cpu0_L1D LOAD         ACCESS:   17139791 HIT:   15347205 MISS:    1792586 MSHR_MERGE:     370051
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13332165 HIT:   11668461 MISS:    1663704 MSHR_MERGE:    1108310
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9168 HIT:        961 MISS:       8207 MSHR_MERGE:        104
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.21 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12453891 HIT:   10550268 MISS:    1903623 MSHR_MERGE:     956362
cpu0->cpu0_ITLB LOAD         ACCESS:   12453891 HIT:   10550268 MISS:    1903623 MSHR_MERGE:     956362
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.086 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28896242 HIT:   27675048 MISS:    1221194 MSHR_MERGE:     308909
cpu0->cpu0_DTLB LOAD         ACCESS:   28896242 HIT:   27675048 MISS:    1221194 MSHR_MERGE:     308909
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.942 cycles
cpu0->LLC TOTAL        ACCESS:    1261749 HIT:    1209727 MISS:      52022 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     871843 HIT:     852862 MISS:      18981 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     153037 HIT:     124295 MISS:      28742 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     229411 HIT:     229168 MISS:        243 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7458 HIT:       3402 MISS:       4056 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3372
  ROW_BUFFER_MISS:      48405
  AVG DBUS CONGESTED CYCLE: 3.494
Channel 0 WQ ROW_BUFFER_HIT:       1013
  ROW_BUFFER_MISS:      21520
  FULL:          0
Channel 0 REFRESHES ISSUED:       7492

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       519236       433825        78032         2515
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5          246          351          293
  STLB miss resolved @ L2C                0           90          194          226           62
  STLB miss resolved @ LLC                0          192          418         1558          654
  STLB miss resolved @ MEM                0            2          360         2262         2147

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             164455        51522      1257782       140555          375
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           45          142           21
  STLB miss resolved @ L2C                0           43           73           89            7
  STLB miss resolved @ LLC                0           65          229          607           43
  STLB miss resolved @ MEM                0            1           63          272           76
[2025-09-17 05:23:08] END   suite=qualcomm_srv trace=srv414_ap (rc=0)
