<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: Peripheral_Registers_Bits_Definition</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Peripheral_Registers_Bits_Definition<div class="ingroups"><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__stm32f10x.html">Stm32f10x</a> &raquo; <a class="el" href="group___exported__constants.html">Exported_constants</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2bf4701d3b15924e657942ce3caa4105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga2bf4701d3b15924e657942ce3caa4105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="separator:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d57481fb891a0964b40f721354c56d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga7d57481fb891a0964b40f721354c56d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8075e98772470804c9e3fe74984115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga8c8075e98772470804c9e3fe74984115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3928de64f633b84770b1cfecea702fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga3928de64f633b84770b1cfecea702fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73c24d43953c7598e42acdd4c4e7435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;((uint16_t)0x00E0)</td></tr>
<tr class="separator:gac73c24d43953c7598e42acdd4c4e7435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef447510818c468c202e3b4991ea08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gacef447510818c468c202e3b4991ea08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd19d78943514a2f695a39b45594623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gafcd19d78943514a2f695a39b45594623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9155f3ce77fb69b829fc2f9f45b460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9155f3ce77fb69b829fc2f9f45b460">PWR_CR_PLS_2V2</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:ga8d9155f3ce77fb69b829fc2f9f45b460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26a7748bef468020ea4c0b204d89e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac26a7748bef468020ea4c0b204d89e6c">PWR_CR_PLS_2V3</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gac26a7748bef468020ea4c0b204d89e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e25e407d55a33f5b77dce63d8e1bacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e25e407d55a33f5b77dce63d8e1bacb">PWR_CR_PLS_2V4</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga4e25e407d55a33f5b77dce63d8e1bacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d71e9b5c0a51e9ba45feed5f759e0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d71e9b5c0a51e9ba45feed5f759e0f">PWR_CR_PLS_2V5</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr class="separator:gad7d71e9b5c0a51e9ba45feed5f759e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef8ac40cffdc1fa769865ae497ab979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef8ac40cffdc1fa769865ae497ab979">PWR_CR_PLS_2V6</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gacef8ac40cffdc1fa769865ae497ab979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3b9c67db5eb99dfa8651cc0d95ee6ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3b9c67db5eb99dfa8651cc0d95ee6ba">PWR_CR_PLS_2V7</a>&#160;&#160;&#160;((uint16_t)0x00A0)</td></tr>
<tr class="separator:gab3b9c67db5eb99dfa8651cc0d95ee6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f1787c8af928f1fb2e267943d19c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f1787c8af928f1fb2e267943d19c7c">PWR_CR_PLS_2V8</a>&#160;&#160;&#160;((uint16_t)0x00C0)</td></tr>
<tr class="separator:ga95f1787c8af928f1fb2e267943d19c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac179ee1e4ceef0c1b1b3bafe2326b047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac179ee1e4ceef0c1b1b3bafe2326b047">PWR_CR_PLS_2V9</a>&#160;&#160;&#160;((uint16_t)0x00E0)</td></tr>
<tr class="separator:gac179ee1e4ceef0c1b1b3bafe2326b047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9465bb7ad9ca936688344e2a077539e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga9465bb7ad9ca936688344e2a077539e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3535ce181895cc00afeb28dcac68d04c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga3535ce181895cc00afeb28dcac68d04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac8c15a08bbee754ea720b0d4a4f580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga7ac8c15a08bbee754ea720b0d4a4f580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93fe6fb7fdba26550964903c65e6a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf93fe6fb7fdba26550964903c65e6a76">BKP_DR1_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gaf93fe6fb7fdba26550964903c65e6a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5bf0698730c611befa365d9af1e9d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5bf0698730c611befa365d9af1e9d69">BKP_DR2_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gad5bf0698730c611befa365d9af1e9d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20eceb252f64fe20e458e998935d1aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20eceb252f64fe20e458e998935d1aa8">BKP_DR3_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga20eceb252f64fe20e458e998935d1aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d8d13d7e78c9963fbd4efbfc176c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28d8d13d7e78c9963fbd4efbfc176c55">BKP_DR4_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga28d8d13d7e78c9963fbd4efbfc176c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb21f36a74563bffacf9a47ec0b6cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fb21f36a74563bffacf9a47ec0b6cf3">BKP_DR5_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga9fb21f36a74563bffacf9a47ec0b6cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38085c3926abbf483ba60ef9495eb8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38085c3926abbf483ba60ef9495eb8db">BKP_DR6_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga38085c3926abbf483ba60ef9495eb8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e99b1b85bf33bf9f6ce79c3a30ae03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99b1b85bf33bf9f6ce79c3a30ae03b">BKP_DR7_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga6e99b1b85bf33bf9f6ce79c3a30ae03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95495c00cbbaf0495fb42be0ca7ce633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95495c00cbbaf0495fb42be0ca7ce633">BKP_DR8_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga95495c00cbbaf0495fb42be0ca7ce633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5a18517f79bedaa6576a295285c0ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5a18517f79bedaa6576a295285c0ad">BKP_DR9_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga4f5a18517f79bedaa6576a295285c0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2feea44d20bbb9e0f20a3b774c8935c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2feea44d20bbb9e0f20a3b774c8935c2">BKP_DR10_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga2feea44d20bbb9e0f20a3b774c8935c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2178ea3cdf4683470a4415f2a1f79a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2178ea3cdf4683470a4415f2a1f79a82">BKP_DR11_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga2178ea3cdf4683470a4415f2a1f79a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da28c0d4573a06a322ef33ffb8432e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5da28c0d4573a06a322ef33ffb8432e2">BKP_DR12_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga5da28c0d4573a06a322ef33ffb8432e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6931ffc4bdd533d19d3cc18e55259863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6931ffc4bdd533d19d3cc18e55259863">BKP_DR13_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga6931ffc4bdd533d19d3cc18e55259863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b608296fd6fa48bc26a1d8d070ea585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b608296fd6fa48bc26a1d8d070ea585">BKP_DR14_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga3b608296fd6fa48bc26a1d8d070ea585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1da46f20e328f6f4bbdc5db10d669a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1da46f20e328f6f4bbdc5db10d669a5">BKP_DR15_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gae1da46f20e328f6f4bbdc5db10d669a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1b11c989fc5b618da8acaaeb31ddfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c1b11c989fc5b618da8acaaeb31ddfb">BKP_DR16_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga5c1b11c989fc5b618da8acaaeb31ddfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049362d1ecda8041febef5c0b534e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga049362d1ecda8041febef5c0b534e6e8">BKP_DR17_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga049362d1ecda8041febef5c0b534e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2fe2add547f72f4e4a1b27e6a04bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc2fe2add547f72f4e4a1b27e6a04bb0">BKP_DR18_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gacc2fe2add547f72f4e4a1b27e6a04bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff659781fc8bb221a7e85733a232ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff659781fc8bb221a7e85733a232ddf">BKP_DR19_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga1ff659781fc8bb221a7e85733a232ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40a604af9458664068eec575dcef368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab40a604af9458664068eec575dcef368">BKP_DR20_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gab40a604af9458664068eec575dcef368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed370331baa4c4f194bc6f59b4a1433d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed370331baa4c4f194bc6f59b4a1433d">BKP_DR21_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gaed370331baa4c4f194bc6f59b4a1433d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga196a385131a04fb68e85a29884df5c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga196a385131a04fb68e85a29884df5c69">BKP_DR22_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga196a385131a04fb68e85a29884df5c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478b45732836ca02ce3480002270aa43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478b45732836ca02ce3480002270aa43">BKP_DR23_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga478b45732836ca02ce3480002270aa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e18e9e4d061bf30fa1044a63815c70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e18e9e4d061bf30fa1044a63815c70d">BKP_DR24_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga6e18e9e4d061bf30fa1044a63815c70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1bfb7bf5ce1caaf896ae15f30adb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1bfb7bf5ce1caaf896ae15f30adb9d">BKP_DR25_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga3b1bfb7bf5ce1caaf896ae15f30adb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3d8d41878279a53b722ee3c0d3ec3a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3d8d41878279a53b722ee3c0d3ec3a9">BKP_DR26_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gab3d8d41878279a53b722ee3c0d3ec3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cf65090649507cf7756d086ee3d3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66cf65090649507cf7756d086ee3d3c0">BKP_DR27_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga66cf65090649507cf7756d086ee3d3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2b651a9e340d5d33d4783cd01ac692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2b651a9e340d5d33d4783cd01ac692">BKP_DR28_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga1b2b651a9e340d5d33d4783cd01ac692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab243e41c6111e787d3a8d04de524ce1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab243e41c6111e787d3a8d04de524ce1b">BKP_DR29_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gab243e41c6111e787d3a8d04de524ce1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a9f35467043d5c0098c37455b6c8e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9f35467043d5c0098c37455b6c8e0c">BKP_DR30_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga2a9f35467043d5c0098c37455b6c8e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60136c78cd0f3326d12bbd387642536e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60136c78cd0f3326d12bbd387642536e">BKP_DR31_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga60136c78cd0f3326d12bbd387642536e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6864816526392b882cf93be082db0079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6864816526392b882cf93be082db0079">BKP_DR32_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga6864816526392b882cf93be082db0079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0178b0ead4fc6313c36d2fbf20ebb0ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0178b0ead4fc6313c36d2fbf20ebb0ba">BKP_DR33_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga0178b0ead4fc6313c36d2fbf20ebb0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b81902daecb9cb9128d840a03aaf0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b81902daecb9cb9128d840a03aaf0e3">BKP_DR34_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga5b81902daecb9cb9128d840a03aaf0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cdf3e6f18b6cf55ed23d0a36fb27a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cdf3e6f18b6cf55ed23d0a36fb27a2c">BKP_DR35_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga1cdf3e6f18b6cf55ed23d0a36fb27a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba2b2fc9e847f9aaa39fde989a75f01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeba2b2fc9e847f9aaa39fde989a75f01">BKP_DR36_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gaeba2b2fc9e847f9aaa39fde989a75f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3cfe82181cf1631accdf88a73c69e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade3cfe82181cf1631accdf88a73c69e0">BKP_DR37_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gade3cfe82181cf1631accdf88a73c69e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cd0d4ff33759d6f603e68ebac211d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21cd0d4ff33759d6f603e68ebac211d4">BKP_DR38_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga21cd0d4ff33759d6f603e68ebac211d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3e50f20b70a964030c73a5ee32c4e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3e50f20b70a964030c73a5ee32c4e2">BKP_DR39_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gaaa3e50f20b70a964030c73a5ee32c4e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e651d6a3294e88d021a4a71cf204ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e651d6a3294e88d021a4a71cf204ee9">BKP_DR40_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga1e651d6a3294e88d021a4a71cf204ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681af509f6602773cee33a9a0ad73fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681af509f6602773cee33a9a0ad73fc7">BKP_DR41_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga681af509f6602773cee33a9a0ad73fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f23fbe1a7abde5516df64bcf2bbab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f23fbe1a7abde5516df64bcf2bbab4">BKP_DR42_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gad4f23fbe1a7abde5516df64bcf2bbab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f2eeeef42c2f7a59d28a9d5eb4c6857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f2eeeef42c2f7a59d28a9d5eb4c6857">BKP_RTCCR_CAL</a>&#160;&#160;&#160;((uint16_t)0x007F)</td></tr>
<tr class="separator:ga4f2eeeef42c2f7a59d28a9d5eb4c6857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639d569ffd9211519b910c1e6304f7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga639d569ffd9211519b910c1e6304f7b3">BKP_RTCCR_CCO</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga639d569ffd9211519b910c1e6304f7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924692225ba4db945660687fe47f50b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga924692225ba4db945660687fe47f50b4">BKP_RTCCR_ASOE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga924692225ba4db945660687fe47f50b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d017e8f3c09696cd74e170a95966be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d017e8f3c09696cd74e170a95966be4">BKP_RTCCR_ASOS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga8d017e8f3c09696cd74e170a95966be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb835fd9fbe4d74e598d15de3c12e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb835fd9fbe4d74e598d15de3c12e63">BKP_CR_TPE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gadbb835fd9fbe4d74e598d15de3c12e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cd1469212463d8a772b0b67543d320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28cd1469212463d8a772b0b67543d320">BKP_CR_TPAL</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga28cd1469212463d8a772b0b67543d320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8cec91d3c30db07961227bcea5c5452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8cec91d3c30db07961227bcea5c5452">BKP_CSR_CTE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gad8cec91d3c30db07961227bcea5c5452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7dc97ae504ef58fb2137c1fdd02fc4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7dc97ae504ef58fb2137c1fdd02fc4e">BKP_CSR_CTI</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gad7dc97ae504ef58fb2137c1fdd02fc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38baaf48576f4b3ab209369e04d468ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38baaf48576f4b3ab209369e04d468ad">BKP_CSR_TPIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga38baaf48576f4b3ab209369e04d468ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a05fe4e45b0dc0b1f970e51085678d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71a05fe4e45b0dc0b1f970e51085678d">BKP_CSR_TEF</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga71a05fe4e45b0dc0b1f970e51085678d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8317e460ec3e18c78869beacd0bac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8317e460ec3e18c78869beacd0bac8">BKP_CSR_TIF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga3a8317e460ec3e18c78869beacd0bac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb4397b2095c31660a01b748386aa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>&#160;&#160;&#160;((uint32_t)0x000000F8)</td></tr>
<tr class="separator:ga5cb4397b2095c31660a01b748386aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gafb563f217242d969f4355d0818fde705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga87389cacb2eaf53730da13a2a33cd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eae59112c51def51979e31e8695b39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1eae59112c51def51979e31e8695b39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3a5718999d7259f216137a23c2a379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaad3a5718999d7259f216137a23c2a379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gae09a0202f441c1a43e69c62331d50a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac734bddb507eed4a62a0af4cef74a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gadac734bddb507eed4a62a0af4cef74a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1180512cc5f3dde7895040a9037286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5a1180512cc5f3dde7895040a9037286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe860867ae4b1b6d28473ded1546d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000090)</td></tr>
<tr class="separator:gaffe860867ae4b1b6d28473ded1546d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca71d6b42bdb83b5ff5320578869a058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x000000A0)</td></tr>
<tr class="separator:gaca71d6b42bdb83b5ff5320578869a058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;((uint32_t)0x000000B0)</td></tr>
<tr class="separator:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr class="separator:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;((uint32_t)0x000000D0)</td></tr>
<tr class="separator:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089930cedd5b2cb201e717438f29d25b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;((uint32_t)0x000000E0)</td></tr>
<tr class="separator:ga089930cedd5b2cb201e717438f29d25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr class="separator:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d37c20686faa340a77021117f5908b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga2d37c20686faa340a77021117f5908b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41049f8a28fdced6bb4d9267845ffa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gad41049f8a28fdced6bb4d9267845ffa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fcb524f6ca203ddff1862c124d4f89f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga5fcb524f6ca203ddff1862c124d4f89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f6562bb2ecf65055a2f42cbb48ef11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gac8f6562bb2ecf65055a2f42cbb48ef11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf832ad6844c907d9bb37c1536defcb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaf832ad6844c907d9bb37c1536defcb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td></tr>
<tr class="separator:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddd6d657837e1971bb86e3bf1c15e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00000600)</td></tr>
<tr class="separator:ga9ddd6d657837e1971bb86e3bf1c15e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c38ba326bde7c7a18c4f7f2aacf823f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr class="separator:ga5c38ba326bde7c7a18c4f7f2aacf823f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;((uint32_t)0x00003800)</td></tr>
<tr class="separator:gad61bd4f9f345ba41806813b0bfff1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ca63155494ed59eb5e34bec1e5f4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga82ca63155494ed59eb5e34bec1e5f4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb19c9e76fe8e8a7c991714c92e937f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gafdb19c9e76fe8e8a7c991714c92e937f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adc802687eab5b6ece99a20793219db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga9adc802687eab5b6ece99a20793219db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247aebf1999a38ea07785558d277bb1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga247aebf1999a38ea07785558d277bb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d9c91eaad122460d324a71cc939d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga99d9c91eaad122460d324a71cc939d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4340fc3fc52eca36eb302959fbecb715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00002800)</td></tr>
<tr class="separator:ga4340fc3fc52eca36eb302959fbecb715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412b382a1134e0ee5614e0f4bcf97552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:ga412b382a1134e0ee5614e0f4bcf97552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece3ee58d4138f7452733bfa1ad37eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00003800)</td></tr>
<tr class="separator:gaece3ee58d4138f7452733bfa1ad37eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970436533d6ba9f1cb8ac840476093fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr class="separator:ga970436533d6ba9f1cb8ac840476093fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c74a8025b95975be34bee12dc470c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c74a8025b95975be34bee12dc470c48">RCC_CFGR_ADCPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga7c74a8025b95975be34bee12dc470c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b5aa588027e12ad1483885db4db3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81b5aa588027e12ad1483885db4db3a8">RCC_CFGR_ADCPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga81b5aa588027e12ad1483885db4db3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9514a85f55de77d1c7d7be1f2f1f9665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665">RCC_CFGR_ADCPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga9514a85f55de77d1c7d7be1f2f1f9665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748ba0a0bbb1ad1fe7e4e00f40695402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402">RCC_CFGR_ADCPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga748ba0a0bbb1ad1fe7e4e00f40695402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8337d95f8480d74072e817540a333b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8337d95f8480d74072e817540a333b6c">RCC_CFGR_ADCPRE_DIV6</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga8337d95f8480d74072e817540a333b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7898d2e86664877dc43fbc2421a16347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7898d2e86664877dc43fbc2421a16347">RCC_CFGR_ADCPRE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr class="separator:ga7898d2e86664877dc43fbc2421a16347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9735c088436b547fff3baae2bbaa0426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>&#160;&#160;&#160;((uint32_t)0x003C0000)</td></tr>
<tr class="separator:ga9735c088436b547fff3baae2bbaa0426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb6ca064b9e67d2b5b9b432e34784af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb6ca064b9e67d2b5b9b432e34784af5">RCC_CFGR_PLLMULL_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gafb6ca064b9e67d2b5b9b432e34784af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c7cc1ebda470255592844cbd05ee1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c7cc1ebda470255592844cbd05ee1c">RCC_CFGR_PLLMULL_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga81c7cc1ebda470255592844cbd05ee1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26410b868aa7b07921560f91852a791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab26410b868aa7b07921560f91852a791">RCC_CFGR_PLLMULL_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gab26410b868aa7b07921560f91852a791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce99349c21265ea13b8fe3c9bcda130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacce99349c21265ea13b8fe3c9bcda130">RCC_CFGR_PLLMULL_3</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gacce99349c21265ea13b8fe3c9bcda130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58bda37be3c298f91ff14a2840639f11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58bda37be3c298f91ff14a2840639f11">RCC_CFGR_PLLSRC_HSI_Div2</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga58bda37be3c298f91ff14a2840639f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd58409765f79b08b2b5d86a2c322f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga5fd58409765f79b08b2b5d86a2c322f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b5fd80bf935fe93794603e8ce0236c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59b5fd80bf935fe93794603e8ce0236c">RCC_CFGR_PLLXTPRE_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga59b5fd80bf935fe93794603e8ce0236c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ff9511dabb7140e85b2b9260087ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ff9511dabb7140e85b2b9260087ba8">RCC_CFGR_PLLXTPRE_HSE_Div2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga08ff9511dabb7140e85b2b9260087ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa19a3c7d27836012150a86fd9c950cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa19a3c7d27836012150a86fd9c950cdf">RCC_CFGR_PLLMULL2</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gaa19a3c7d27836012150a86fd9c950cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb4c410e818f5a68d58a723e7355e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb4c410e818f5a68d58a723e7355e6e8">RCC_CFGR_PLLMULL3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaeb4c410e818f5a68d58a723e7355e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6066f758a13c7686d1dc709ac0a7d976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066f758a13c7686d1dc709ac0a7d976">RCC_CFGR_PLLMULL4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga6066f758a13c7686d1dc709ac0a7d976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2290e27c9c1b64d2dd076652db40a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2290e27c9c1b64d2dd076652db40a68">RCC_CFGR_PLLMULL5</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr class="separator:gaf2290e27c9c1b64d2dd076652db40a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea3b717fd226bc6ff5a78b711c051eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb">RCC_CFGR_PLLMULL6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga5ea3b717fd226bc6ff5a78b711c051eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff8d8dcf3876d1c85657680a64c1696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff8d8dcf3876d1c85657680a64c1696">RCC_CFGR_PLLMULL7</a>&#160;&#160;&#160;((uint32_t)0x00140000)</td></tr>
<tr class="separator:ga6ff8d8dcf3876d1c85657680a64c1696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d6580b1595ff2d5c3383218370cfca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95d6580b1595ff2d5c3383218370cfca">RCC_CFGR_PLLMULL8</a>&#160;&#160;&#160;((uint32_t)0x00180000)</td></tr>
<tr class="separator:ga95d6580b1595ff2d5c3383218370cfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384c396ec051b958c9a5781c13faf7e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5">RCC_CFGR_PLLMULL9</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr class="separator:ga384c396ec051b958c9a5781c13faf7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae07bb87d09d30874a5eebb32510f647f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae07bb87d09d30874a5eebb32510f647f">RCC_CFGR_PLLMULL10</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gae07bb87d09d30874a5eebb32510f647f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad338c178459b97d617398dca92b2a699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad338c178459b97d617398dca92b2a699">RCC_CFGR_PLLMULL11</a>&#160;&#160;&#160;((uint32_t)0x00240000)</td></tr>
<tr class="separator:gad338c178459b97d617398dca92b2a699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79000f4e48edc56ee6ff315b64dcbfa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79000f4e48edc56ee6ff315b64dcbfa5">RCC_CFGR_PLLMULL12</a>&#160;&#160;&#160;((uint32_t)0x00280000)</td></tr>
<tr class="separator:ga79000f4e48edc56ee6ff315b64dcbfa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647a6f3d6de31737ca95de9db3925274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga647a6f3d6de31737ca95de9db3925274">RCC_CFGR_PLLMULL13</a>&#160;&#160;&#160;((uint32_t)0x002C0000)</td></tr>
<tr class="separator:ga647a6f3d6de31737ca95de9db3925274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffe33153aa4ffd2fe43439a6d2eaf5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffe33153aa4ffd2fe43439a6d2eaf5c">RCC_CFGR_PLLMULL14</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr class="separator:ga9ffe33153aa4ffd2fe43439a6d2eaf5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9afaf1b82cb9c1e9c8b34c5b77b3f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9afaf1b82cb9c1e9c8b34c5b77b3f17">RCC_CFGR_PLLMULL15</a>&#160;&#160;&#160;((uint32_t)0x00340000)</td></tr>
<tr class="separator:gaa9afaf1b82cb9c1e9c8b34c5b77b3f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd78b92c36f3a3aafc6cc8fbf90a7e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecd78b92c36f3a3aafc6cc8fbf90a7e7">RCC_CFGR_PLLMULL16</a>&#160;&#160;&#160;((uint32_t)0x00380000)</td></tr>
<tr class="separator:gaecd78b92c36f3a3aafc6cc8fbf90a7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6d5077566e1bf81dd47156743dd05e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gade6d5077566e1bf81dd47156743dd05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d7212d83114d355736613e6dc1dbde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr class="separator:gaf2d7212d83114d355736613e6dc1dbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7147402d137ccaa1c8608fcb1d3d2e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">RCC_CFGR_MCO_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga7147402d137ccaa1c8608fcb1d3d2e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ec148346aa17c67aafebcb616dd57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">RCC_CFGR_MCO_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaa6ec148346aa17c67aafebcb616dd57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad02d5012ff73e9c839b909887ffde7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">RCC_CFGR_MCO_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaad02d5012ff73e9c839b909887ffde7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab345908eef02b3029dd78be58baa0c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gab345908eef02b3029dd78be58baa0c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>&#160;&#160;&#160;((uint32_t)0x05000000)</td></tr>
<tr class="separator:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>&#160;&#160;&#160;((uint32_t)0x06000000)</td></tr>
<tr class="separator:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b83ae21df9327e2a705b19ce981da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr class="separator:gac1b83ae21df9327e2a705b19ce981da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c01f7eac4d00d2011162116931a165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54c01f7eac4d00d2011162116931a165">RCC_APB2RSTR_AFIORST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga54c01f7eac4d00d2011162116931a165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364c5d4966543fe7fa3ef02e1d6c9bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga364c5d4966543fe7fa3ef02e1d6c9bde">RCC_APB2RSTR_IOPARST</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga364c5d4966543fe7fa3ef02e1d6c9bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b613f6af828f006926a59d2000c4d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86b613f6af828f006926a59d2000c4d8">RCC_APB2RSTR_IOPBRST</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga86b613f6af828f006926a59d2000c4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db2325306703e2f20b6ea2658b79ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2db2325306703e2f20b6ea2658b79ae9">RCC_APB2RSTR_IOPCRST</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga2db2325306703e2f20b6ea2658b79ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206daa5c302d774247f217d6eec788df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga206daa5c302d774247f217d6eec788df">RCC_APB2RSTR_IOPDRST</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga206daa5c302d774247f217d6eec788df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b818d0d9747621c936ad16c93a4956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga7b818d0d9747621c936ad16c93a4956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga080ce46887825380c2c3aa902f31c3ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga080ce46887825380c2c3aa902f31c3ae">RCC_APB2RSTR_ADC2RST</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga080ce46887825380c2c3aa902f31c3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga345f05d3508a9fd5128208761feb29fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881a72d9654ea036eabb104279b8d5e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga881a72d9654ea036eabb104279b8d5e8">RCC_APB2RSTR_IOPERST</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga881a72d9654ea036eabb104279b8d5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga51ca4659706d0e00333d4abff049dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga8680c562fd372b494a160594525d7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gadcd25346a7d7b0009090adfbca899b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f9a8bfc02baedd992d13e489234242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f9a8bfc02baedd992d13e489234242">RCC_APB1RSTR_CAN1RST</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga23f9a8bfc02baedd992d13e489234242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d90a520513e93163dd96058874ba7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d90a520513e93163dd96058874ba7b0">RCC_APB1RSTR_BKPRST</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga3d90a520513e93163dd96058874ba7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga274d8cb48f0e89831efabea66d64af2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a720364de988965b6d2f91ed6519570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga6a720364de988965b6d2f91ed6519570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766478ebdcbb647eb3f32962543bd194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga766478ebdcbb647eb3f32962543bd194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295a704767cb94ee624cbc4dd4c4cd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga295a704767cb94ee624cbc4dd4c4cd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a12de126652d191a1bc2c114c3395a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga67a12de126652d191a1bc2c114c3395a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3ee302bf659a2bfbf75e1a00630242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gade3ee302bf659a2bfbf75e1a00630242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf67d9fc402ce254dd914525bee7361a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf67d9fc402ce254dd914525bee7361a6">RCC_APB2ENR_AFIOEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf67d9fc402ce254dd914525bee7361a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b860fbeb386425bd7d4ef00ce17c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7b860fbeb386425bd7d4ef00ce17c27">RCC_APB2ENR_IOPAEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad7b860fbeb386425bd7d4ef00ce17c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ba85777143e752841c2e6a6977deb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9ba85777143e752841c2e6a6977deb9">RCC_APB2ENR_IOPBEN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaa9ba85777143e752841c2e6a6977deb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443ef1518a62fa7ecee3f1386b545d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443ef1518a62fa7ecee3f1386b545d8c">RCC_APB2ENR_IOPCEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga443ef1518a62fa7ecee3f1386b545d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778a0ac70714122cf143a6b7b275cc83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778a0ac70714122cf143a6b7b275cc83">RCC_APB2ENR_IOPDEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga778a0ac70714122cf143a6b7b275cc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a9732e1cef24f107e815caecdbb445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11a9732e1cef24f107e815caecdbb445">RCC_APB2ENR_ADC2EN</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga11a9732e1cef24f107e815caecdbb445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25852ad4ebc09edc724814de967816bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga25852ad4ebc09edc724814de967816bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gae08a3510371b9234eb96369c91d3552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6193d7181f2f19656f08d40182b6f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6193d7181f2f19656f08d40182b6f9d">RCC_APB2ENR_IOPEEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gae6193d7181f2f19656f08d40182b6f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaf712b922ee776a972d2efa3da0ea4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gab840af4f735ec36419d61c7db3cfa00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b5172158cf0170d29091064ea63a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5172158cf0170d29091064ea63a29">RCC_APB1ENR_CAN1EN</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga66b5172158cf0170d29091064ea63a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32a0efcb7062b8ffbf77865951d2a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad32a0efcb7062b8ffbf77865951d2a54">RCC_APB1ENR_BKPEN</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gad32a0efcb7062b8ffbf77865951d2a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce64692c44bf95efbf2fed054e59be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gafdce64692c44bf95efbf2fed054e59be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe30dbd38f6456990ee641648bc05d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:gabe30dbd38f6456990ee641648bc05d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4e378027f3293ec520ed6d18c633f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaac4e378027f3293ec520ed6d18c633f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c65ae31ae9175346857b1ace10645c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c">RCC_BDCR_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gaf9c65ae31ae9175346857b1ace10645c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f6cd2e581dabf6d442145603033205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205">RCC_BDCR_RTCSEL_LSE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga07f6cd2e581dabf6d442145603033205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">RCC_BDCR_RTCSEL_LSI</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e">RCC_BDCR_RTCSEL_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423aaaebb1846603eaf2b91f7d2b9fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423aaaebb1846603eaf2b91f7d2b9fa1">GPIO_CRL_MODE</a>&#160;&#160;&#160;((uint32_t)0x33333333)</td></tr>
<tr class="separator:ga423aaaebb1846603eaf2b91f7d2b9fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdd3f5cad389fbe7c96458fb115035b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdd3f5cad389fbe7c96458fb115035b">GPIO_CRL_MODE0</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:ga2cdd3f5cad389fbe7c96458fb115035b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1facefbe58e0198f424d1e4487af72f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1facefbe58e0198f424d1e4487af72f6">GPIO_CRL_MODE0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga1facefbe58e0198f424d1e4487af72f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e03107c8dbdeb512d612bb52d88014e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e03107c8dbdeb512d612bb52d88014e">GPIO_CRL_MODE0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga8e03107c8dbdeb512d612bb52d88014e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba5b9f5ed5a0ed429893f9cf0425328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ba5b9f5ed5a0ed429893f9cf0425328">GPIO_CRL_MODE1</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga3ba5b9f5ed5a0ed429893f9cf0425328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58972b411ad8d1f9ac4de980bde84d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae58972b411ad8d1f9ac4de980bde84d6">GPIO_CRL_MODE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gae58972b411ad8d1f9ac4de980bde84d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321825c44a1d436fa483fdf363791ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321825c44a1d436fa483fdf363791ebc">GPIO_CRL_MODE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga321825c44a1d436fa483fdf363791ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a6c37c1f5fc8e89ae2cb017c4f545b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a6c37c1f5fc8e89ae2cb017c4f545b">GPIO_CRL_MODE2</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:ga97a6c37c1f5fc8e89ae2cb017c4f545b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1acdc817f1d3a0ceedbe13f4ce625a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1acdc817f1d3a0ceedbe13f4ce625a2d">GPIO_CRL_MODE2_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga1acdc817f1d3a0ceedbe13f4ce625a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed274efc4fbcb5a6b9e733fc23f6343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed274efc4fbcb5a6b9e733fc23f6343">GPIO_CRL_MODE2_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga5ed274efc4fbcb5a6b9e733fc23f6343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f6e7d1dcc681e79e3ec70f3c13dff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f6e7d1dcc681e79e3ec70f3c13dff7">GPIO_CRL_MODE3</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:gac4f6e7d1dcc681e79e3ec70f3c13dff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7894b794fc3568954dcd0bf4ce97f291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7894b794fc3568954dcd0bf4ce97f291">GPIO_CRL_MODE3_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga7894b794fc3568954dcd0bf4ce97f291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e0d4d691512704d52c9a4d94921a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2e0d4d691512704d52c9a4d94921a37">GPIO_CRL_MODE3_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gae2e0d4d691512704d52c9a4d94921a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c0d876b6305cbf60ec6b3add96658b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c0d876b6305cbf60ec6b3add96658b">GPIO_CRL_MODE4</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr class="separator:ga88c0d876b6305cbf60ec6b3add96658b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae110cd4ac6cc9ad00eec9089ab08a43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae110cd4ac6cc9ad00eec9089ab08a43e">GPIO_CRL_MODE4_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gae110cd4ac6cc9ad00eec9089ab08a43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78534f019846a3c2a541c346798a480b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78534f019846a3c2a541c346798a480b">GPIO_CRL_MODE4_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga78534f019846a3c2a541c346798a480b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6baa7197a06e539323e0d551a19500d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6baa7197a06e539323e0d551a19500d9">GPIO_CRL_MODE5</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr class="separator:ga6baa7197a06e539323e0d551a19500d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4264ac5999e94bb3807ea2078fa2b7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4264ac5999e94bb3807ea2078fa2b7a6">GPIO_CRL_MODE5_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga4264ac5999e94bb3807ea2078fa2b7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13de7f1f4a2b6db8afc28785e30d32c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13de7f1f4a2b6db8afc28785e30d32c7">GPIO_CRL_MODE5_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga13de7f1f4a2b6db8afc28785e30d32c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b353c5507b6cc8575a89a4f445dafd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b353c5507b6cc8575a89a4f445dafd6">GPIO_CRL_MODE6</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr class="separator:ga4b353c5507b6cc8575a89a4f445dafd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda9df54fcfbcb8ee978785b08b0b0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeda9df54fcfbcb8ee978785b08b0b0e6">GPIO_CRL_MODE6_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaeda9df54fcfbcb8ee978785b08b0b0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c5ba2cfc5febb76210d8cc10a815cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c5ba2cfc5febb76210d8cc10a815cd0">GPIO_CRL_MODE6_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga9c5ba2cfc5febb76210d8cc10a815cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9050a4d57b9ed8190d730a98bdf4d3f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9050a4d57b9ed8190d730a98bdf4d3f1">GPIO_CRL_MODE7</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga9050a4d57b9ed8190d730a98bdf4d3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441dd58c2652fdd2787c827165a7f052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga441dd58c2652fdd2787c827165a7f052">GPIO_CRL_MODE7_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga441dd58c2652fdd2787c827165a7f052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae043168c37d4a1c133a9da8cdd94080e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae043168c37d4a1c133a9da8cdd94080e">GPIO_CRL_MODE7_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gae043168c37d4a1c133a9da8cdd94080e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b71e50e58307256aad81040c855f66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b71e50e58307256aad81040c855f66c">GPIO_CRL_CNF</a>&#160;&#160;&#160;((uint32_t)0xCCCCCCCC)</td></tr>
<tr class="separator:ga4b71e50e58307256aad81040c855f66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c66290c450d7078597125c0e127903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c66290c450d7078597125c0e127903">GPIO_CRL_CNF0</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:ga58c66290c450d7078597125c0e127903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf8a6e162d564a0f69b580d417acae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf8a6e162d564a0f69b580d417acae8">GPIO_CRL_CNF0_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga0bf8a6e162d564a0f69b580d417acae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5291190c37de6ae57e06e8586a393a59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5291190c37de6ae57e06e8586a393a59">GPIO_CRL_CNF0_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga5291190c37de6ae57e06e8586a393a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ca2d3a0f7587608aba569acde3317b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ca2d3a0f7587608aba569acde3317b">GPIO_CRL_CNF1</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr class="separator:gaf9ca2d3a0f7587608aba569acde3317b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3173c39ee01b0389024f8612469cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3173c39ee01b0389024f8612469cf2">GPIO_CRL_CNF1_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga7a3173c39ee01b0389024f8612469cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d35220984bf84c5eaae064e3defc3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32d35220984bf84c5eaae064e3defc3a">GPIO_CRL_CNF1_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga32d35220984bf84c5eaae064e3defc3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63db6056280880a85b6103195d6d43ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63db6056280880a85b6103195d6d43ac">GPIO_CRL_CNF2</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr class="separator:ga63db6056280880a85b6103195d6d43ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a2a2770e852c94f4b75c4ca0e6a89e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5a2a2770e852c94f4b75c4ca0e6a89e">GPIO_CRL_CNF2_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gad5a2a2770e852c94f4b75c4ca0e6a89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7c1604bc9d187e8d339385b6be7c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae7c1604bc9d187e8d339385b6be7c05">GPIO_CRL_CNF2_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaae7c1604bc9d187e8d339385b6be7c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b201ed339a417f4a6b16c75ad473ff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b201ed339a417f4a6b16c75ad473ff2">GPIO_CRL_CNF3</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr class="separator:ga5b201ed339a417f4a6b16c75ad473ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ee38d349593c64ca11c3b901289fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ee38d349593c64ca11c3b901289fd6">GPIO_CRL_CNF3_0</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gab8ee38d349593c64ca11c3b901289fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc2aa63cf9d1e41e90e83686efac0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc2aa63cf9d1e41e90e83686efac0be">GPIO_CRL_CNF3_1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga3fc2aa63cf9d1e41e90e83686efac0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ae25542ecc928b5be2efa02cb65a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2ae25542ecc928b5be2efa02cb65a7d">GPIO_CRL_CNF4</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr class="separator:gad2ae25542ecc928b5be2efa02cb65a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8e19f954197c54c587df29aad5047e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8e19f954197c54c587df29aad5047e">GPIO_CRL_CNF4_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga7c8e19f954197c54c587df29aad5047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cabe5a2a5ee896d7abf4471d48b4591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cabe5a2a5ee896d7abf4471d48b4591">GPIO_CRL_CNF4_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga6cabe5a2a5ee896d7abf4471d48b4591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36bc3cc93deb6d6223f5868e73b70115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36bc3cc93deb6d6223f5868e73b70115">GPIO_CRL_CNF5</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr class="separator:ga36bc3cc93deb6d6223f5868e73b70115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5aa19ce2af8682762cccaa141ec2949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5aa19ce2af8682762cccaa141ec2949">GPIO_CRL_CNF5_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gad5aa19ce2af8682762cccaa141ec2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae9d028c9c08feab521de69344ef2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae9d028c9c08feab521de69344ef2bb">GPIO_CRL_CNF5_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gadae9d028c9c08feab521de69344ef2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14aa5957aba048d58b8eecf7afd331a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab14aa5957aba048d58b8eecf7afd331a">GPIO_CRL_CNF6</a>&#160;&#160;&#160;((uint32_t)0x0C000000)</td></tr>
<tr class="separator:gab14aa5957aba048d58b8eecf7afd331a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363316a6d179a6b19f7742e6e976f30c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga363316a6d179a6b19f7742e6e976f30c">GPIO_CRL_CNF6_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga363316a6d179a6b19f7742e6e976f30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b03c0d4a3e05113f0e9315bffd522f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b03c0d4a3e05113f0e9315bffd522f6">GPIO_CRL_CNF6_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga0b03c0d4a3e05113f0e9315bffd522f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce116816638e3ef36b5a94e2fad38dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce116816638e3ef36b5a94e2fad38dd">GPIO_CRL_CNF7</a>&#160;&#160;&#160;((uint32_t)0xC0000000)</td></tr>
<tr class="separator:ga7ce116816638e3ef36b5a94e2fad38dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a0556440a284e54f5d6f94e4fabed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9a0556440a284e54f5d6f94e4fabed6">GPIO_CRL_CNF7_0</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gab9a0556440a284e54f5d6f94e4fabed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb42794f5eb4dfef4df5bb9e73275347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb42794f5eb4dfef4df5bb9e73275347">GPIO_CRL_CNF7_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gabb42794f5eb4dfef4df5bb9e73275347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac114257ba9f8d812b8a18da30e4b9e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac114257ba9f8d812b8a18da30e4b9e07">GPIO_CRH_MODE</a>&#160;&#160;&#160;((uint32_t)0x33333333)</td></tr>
<tr class="separator:gac114257ba9f8d812b8a18da30e4b9e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989e5974697fe08359d1bcd9f76624a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989e5974697fe08359d1bcd9f76624a1">GPIO_CRH_MODE8</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:ga989e5974697fe08359d1bcd9f76624a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b1bd12a10cafb51a9e4090f2826b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52b1bd12a10cafb51a9e4090f2826b78">GPIO_CRH_MODE8_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga52b1bd12a10cafb51a9e4090f2826b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3756f19dcfb0be9f377d1335b716d8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3756f19dcfb0be9f377d1335b716d8b6">GPIO_CRH_MODE8_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga3756f19dcfb0be9f377d1335b716d8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950066b5b6fc68f7373bbcdd70ed28e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga950066b5b6fc68f7373bbcdd70ed28e1">GPIO_CRH_MODE9</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga950066b5b6fc68f7373bbcdd70ed28e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd8c2c6db28e9905cb7a9b8798e7b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd8c2c6db28e9905cb7a9b8798e7b56">GPIO_CRH_MODE9_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga9bd8c2c6db28e9905cb7a9b8798e7b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea120b509cb127a36ccd5658b1f88b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea120b509cb127a36ccd5658b1f88b1">GPIO_CRH_MODE9_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga7ea120b509cb127a36ccd5658b1f88b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac3791e8f42fa3d53d9d0f122feb76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac3791e8f42fa3d53d9d0f122feb76b">GPIO_CRH_MODE10</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:ga1ac3791e8f42fa3d53d9d0f122feb76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ffaef25716156e25dc268af778969a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0ffaef25716156e25dc268af778969a">GPIO_CRH_MODE10_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gad0ffaef25716156e25dc268af778969a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331c724df71676215d0090c9123628cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331c724df71676215d0090c9123628cd">GPIO_CRH_MODE10_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga331c724df71676215d0090c9123628cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99de91066740ee08d4a1f1e5bd3ee69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99de91066740ee08d4a1f1e5bd3ee69">GPIO_CRH_MODE11</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:gae99de91066740ee08d4a1f1e5bd3ee69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5933c89958d25223e8b88b00a4dc522a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5933c89958d25223e8b88b00a4dc522a">GPIO_CRH_MODE11_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga5933c89958d25223e8b88b00a4dc522a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a6803a7c23e649416cb25942e0d113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52a6803a7c23e649416cb25942e0d113">GPIO_CRH_MODE11_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga52a6803a7c23e649416cb25942e0d113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9282af7b7fa56285cc805784ba0126dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9282af7b7fa56285cc805784ba0126dd">GPIO_CRH_MODE12</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr class="separator:ga9282af7b7fa56285cc805784ba0126dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20adb71ffdd8dad9f2ae2b1e42b4809c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20adb71ffdd8dad9f2ae2b1e42b4809c">GPIO_CRH_MODE12_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga20adb71ffdd8dad9f2ae2b1e42b4809c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd15ab3ae38aa1ad96c6361c5c24531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd15ab3ae38aa1ad96c6361c5c24531">GPIO_CRH_MODE12_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga6fd15ab3ae38aa1ad96c6361c5c24531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b20c047a004488b23e24d581935146c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b20c047a004488b23e24d581935146c">GPIO_CRH_MODE13</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr class="separator:ga4b20c047a004488b23e24d581935146c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd514c53d9095c26b47e5206b734c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcd514c53d9095c26b47e5206b734c24">GPIO_CRH_MODE13_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gabcd514c53d9095c26b47e5206b734c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a07c5b52a5caa565c8eb8988c2f5b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a07c5b52a5caa565c8eb8988c2f5b9c">GPIO_CRH_MODE13_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga8a07c5b52a5caa565c8eb8988c2f5b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167bc46193971870fa4f3717f04e8299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga167bc46193971870fa4f3717f04e8299">GPIO_CRH_MODE14</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr class="separator:ga167bc46193971870fa4f3717f04e8299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac343dc334e140a60b4e46332c733336b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac343dc334e140a60b4e46332c733336b">GPIO_CRH_MODE14_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gac343dc334e140a60b4e46332c733336b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15154111d901547358f87c767958e3a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15154111d901547358f87c767958e3a2">GPIO_CRH_MODE14_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga15154111d901547358f87c767958e3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7713e0cfe0e94c8435e4a537e77f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa7713e0cfe0e94c8435e4a537e77f14">GPIO_CRH_MODE15</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:gafa7713e0cfe0e94c8435e4a537e77f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f79bf2c41499678dcba5a72eb4183e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f79bf2c41499678dcba5a72eb4183e1">GPIO_CRH_MODE15_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga0f79bf2c41499678dcba5a72eb4183e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebad3a6ac2874e7cd38cba27369da7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebad3a6ac2874e7cd38cba27369da7d8">GPIO_CRH_MODE15_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaebad3a6ac2874e7cd38cba27369da7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59019c41cf8244eab80bb023686c68a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59019c41cf8244eab80bb023686c68a2">GPIO_CRH_CNF</a>&#160;&#160;&#160;((uint32_t)0xCCCCCCCC)</td></tr>
<tr class="separator:ga59019c41cf8244eab80bb023686c68a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace87ab29a8ba8aa75ed31f2482d93a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace87ab29a8ba8aa75ed31f2482d93a16">GPIO_CRH_CNF8</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:gace87ab29a8ba8aa75ed31f2482d93a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f35602ac8a9be36425faf6d68ecafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f35602ac8a9be36425faf6d68ecafb">GPIO_CRH_CNF8_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga76f35602ac8a9be36425faf6d68ecafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e200a5a3b500ef22782e2a6267a2a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e200a5a3b500ef22782e2a6267a2a63">GPIO_CRH_CNF8_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga5e200a5a3b500ef22782e2a6267a2a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1884160084a2e83912cdd1ef9ee8378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1884160084a2e83912cdd1ef9ee8378">GPIO_CRH_CNF9</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr class="separator:gaa1884160084a2e83912cdd1ef9ee8378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8152db5db71a40d79ae2a01cc826f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8152db5db71a40d79ae2a01cc826f9d">GPIO_CRH_CNF9_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gac8152db5db71a40d79ae2a01cc826f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db7c6d54edcef8a714417c426966ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4db7c6d54edcef8a714417c426966ad0">GPIO_CRH_CNF9_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga4db7c6d54edcef8a714417c426966ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9d14adc37b5e47c9c62f2ad7f5d800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd9d14adc37b5e47c9c62f2ad7f5d800">GPIO_CRH_CNF10</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr class="separator:gafd9d14adc37b5e47c9c62f2ad7f5d800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36572f76f92f081a7353689019c560fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36572f76f92f081a7353689019c560fb">GPIO_CRH_CNF10_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga36572f76f92f081a7353689019c560fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1878a0c7076953418f89ef3986eefa4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1878a0c7076953418f89ef3986eefa4a">GPIO_CRH_CNF10_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga1878a0c7076953418f89ef3986eefa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdda3fcbd9a508bdfc2133bca746a563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdda3fcbd9a508bdfc2133bca746a563">GPIO_CRH_CNF11</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr class="separator:gafdda3fcbd9a508bdfc2133bca746a563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b4db43bf530fbc40071bc55afdb8a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b4db43bf530fbc40071bc55afdb8a12">GPIO_CRH_CNF11_0</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga4b4db43bf530fbc40071bc55afdb8a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga611063f86356e4bb141166e9714d09a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga611063f86356e4bb141166e9714d09a6">GPIO_CRH_CNF11_1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga611063f86356e4bb141166e9714d09a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df966bbe464e265539646deca04f936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df966bbe464e265539646deca04f936">GPIO_CRH_CNF12</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr class="separator:ga7df966bbe464e265539646deca04f936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa088520031f81f5d31377a438154160b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa088520031f81f5d31377a438154160b">GPIO_CRH_CNF12_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaa088520031f81f5d31377a438154160b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f2bdaf714b96bb2ff0fca5828ad328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96f2bdaf714b96bb2ff0fca5828ad328">GPIO_CRH_CNF12_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga96f2bdaf714b96bb2ff0fca5828ad328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf717ae90411d43f184214af6ba48c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaf717ae90411d43f184214af6ba48c1">GPIO_CRH_CNF13</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr class="separator:gaeaf717ae90411d43f184214af6ba48c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4f7c84833863dc528f4ebfdf2033ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd4f7c84833863dc528f4ebfdf2033ee">GPIO_CRH_CNF13_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gafd4f7c84833863dc528f4ebfdf2033ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4087c56a3b179f61cb2bb207236bbc0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4087c56a3b179f61cb2bb207236bbc0e">GPIO_CRH_CNF13_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga4087c56a3b179f61cb2bb207236bbc0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675b06b78f03c59517257ed709d0714a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675b06b78f03c59517257ed709d0714a">GPIO_CRH_CNF14</a>&#160;&#160;&#160;((uint32_t)0x0C000000)</td></tr>
<tr class="separator:ga675b06b78f03c59517257ed709d0714a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c3bc0232af0e0ae1e4146320048109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9c3bc0232af0e0ae1e4146320048109">GPIO_CRH_CNF14_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaa9c3bc0232af0e0ae1e4146320048109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b7deb9a6f017ac1f554dae003c3d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b7deb9a6f017ac1f554dae003c3d6b">GPIO_CRH_CNF14_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga39b7deb9a6f017ac1f554dae003c3d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778bedf9e530d780496a427f3f7239a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778bedf9e530d780496a427f3f7239a9">GPIO_CRH_CNF15</a>&#160;&#160;&#160;((uint32_t)0xC0000000)</td></tr>
<tr class="separator:ga778bedf9e530d780496a427f3f7239a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f6ebf102a5788df027573b13a6438c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f6ebf102a5788df027573b13a6438c">GPIO_CRH_CNF15_0</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga76f6ebf102a5788df027573b13a6438c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd696e9e854d83886aa713bcad9fcf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd696e9e854d83886aa713bcad9fcf8d">GPIO_CRH_CNF15_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gafd696e9e854d83886aa713bcad9fcf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a850e3aa5c1543380ef3ac4136cc11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7a850e3aa5c1543380ef3ac4136cc11">GPIO_IDR_IDR0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gac7a850e3aa5c1543380ef3ac4136cc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba8fd128cd05bfd794c8cdcde0881019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba8fd128cd05bfd794c8cdcde0881019">GPIO_IDR_IDR1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gaba8fd128cd05bfd794c8cdcde0881019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9784fabf7bbd2ebdb5f7e2630234fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9784fabf7bbd2ebdb5f7e2630234fb4">GPIO_IDR_IDR2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gae9784fabf7bbd2ebdb5f7e2630234fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6d373ac7af05410cfbc4d35d996ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6d373ac7af05410cfbc4d35d996ca8">GPIO_IDR_IDR3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga0a6d373ac7af05410cfbc4d35d996ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478dccec7de2abcbd927ed6923ef32c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478dccec7de2abcbd927ed6923ef32c7">GPIO_IDR_IDR4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga478dccec7de2abcbd927ed6923ef32c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20a373bc5a5869e3ce5c87a26cc5c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac20a373bc5a5869e3ce5c87a26cc5c26">GPIO_IDR_IDR5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gac20a373bc5a5869e3ce5c87a26cc5c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c647c0fa98de3db7abe16149e56b912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c647c0fa98de3db7abe16149e56b912">GPIO_IDR_IDR6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga9c647c0fa98de3db7abe16149e56b912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21781c5e4e74462c4d48b0619f3735f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21781c5e4e74462c4d48b0619f3735f2">GPIO_IDR_IDR7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga21781c5e4e74462c4d48b0619f3735f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6cd32d3b32f70f4d0e7a7635fb22969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6cd32d3b32f70f4d0e7a7635fb22969">GPIO_IDR_IDR8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gae6cd32d3b32f70f4d0e7a7635fb22969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c804c5fca2b891e63c691872c440253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c804c5fca2b891e63c691872c440253">GPIO_IDR_IDR9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga2c804c5fca2b891e63c691872c440253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d58438899588f2a4eeeb7d1f9607d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d58438899588f2a4eeeb7d1f9607d9">GPIO_IDR_IDR10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaa7d58438899588f2a4eeeb7d1f9607d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8c6e2fcd0bf5b5284008e1b4d72fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8c6e2fcd0bf5b5284008e1b4d72fb8">GPIO_IDR_IDR11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga4b8c6e2fcd0bf5b5284008e1b4d72fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56777a4d0c73a16970b2b7d7ca7dda18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56777a4d0c73a16970b2b7d7ca7dda18">GPIO_IDR_IDR12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga56777a4d0c73a16970b2b7d7ca7dda18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d488afaf42e3a447b274f73486ad00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45d488afaf42e3a447b274f73486ad00">GPIO_IDR_IDR13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga45d488afaf42e3a447b274f73486ad00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811118b05ed3aff70264813823a69851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga811118b05ed3aff70264813823a69851">GPIO_IDR_IDR14</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga811118b05ed3aff70264813823a69851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccccbeaa1672daedf0837b60dfd5b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabccccbeaa1672daedf0837b60dfd5b45">GPIO_IDR_IDR15</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gabccccbeaa1672daedf0837b60dfd5b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fdb4b0764d21e748916ea683a9c2d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fdb4b0764d21e748916ea683a9c2d51">GPIO_ODR_ODR0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga3fdb4b0764d21e748916ea683a9c2d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410ccbcd45e0c2a52f4785bf931f447e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410ccbcd45e0c2a52f4785bf931f447e">GPIO_ODR_ODR1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga410ccbcd45e0c2a52f4785bf931f447e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7065029983e1d4b3e5d29c39c806fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7065029983e1d4b3e5d29c39c806fcb">GPIO_ODR_ODR2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gaa7065029983e1d4b3e5d29c39c806fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae76bac33647c09342ce6aa992546f7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae76bac33647c09342ce6aa992546f7a2">GPIO_ODR_ODR3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gae76bac33647c09342ce6aa992546f7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa23bde84b70b480e5348394cee5d8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa23bde84b70b480e5348394cee5d8f2">GPIO_ODR_ODR4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gafa23bde84b70b480e5348394cee5d8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a874859723b3e8fe7ce1a68afa9afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3a874859723b3e8fe7ce1a68afa9afd">GPIO_ODR_ODR5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gad3a874859723b3e8fe7ce1a68afa9afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ae0b0c4bc32f9b21b1bc1cea174230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ae0b0c4bc32f9b21b1bc1cea174230">GPIO_ODR_ODR6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga00ae0b0c4bc32f9b21b1bc1cea174230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b634cee6d6e10f6cf464e28e164b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12b634cee6d6e10f6cf464e28e164b3c">GPIO_ODR_ODR7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga12b634cee6d6e10f6cf464e28e164b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9280b6d2fc7b12bd6fe91e82b9feb377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9280b6d2fc7b12bd6fe91e82b9feb377">GPIO_ODR_ODR8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga9280b6d2fc7b12bd6fe91e82b9feb377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec739eff617930cb7c60ef7aab6ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ec739eff617930cb7c60ef7aab6ba58">GPIO_ODR_ODR9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga2ec739eff617930cb7c60ef7aab6ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32f8a517f25bcae7b60330523ff878a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab32f8a517f25bcae7b60330523ff878a">GPIO_ODR_ODR10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gab32f8a517f25bcae7b60330523ff878a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3133087355e6c2f73db21065f74b8254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3133087355e6c2f73db21065f74b8254">GPIO_ODR_ODR11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga3133087355e6c2f73db21065f74b8254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62ec1e54fb8b76bd2f31aa4c32852f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf62ec1e54fb8b76bd2f31aa4c32852f0">GPIO_ODR_ODR12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gaf62ec1e54fb8b76bd2f31aa4c32852f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15416db0d5f54d03e101d7a84bafd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae15416db0d5f54d03e101d7a84bafd0d">GPIO_ODR_ODR13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gae15416db0d5f54d03e101d7a84bafd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c550f614a85b6f7889559010c4f0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93c550f614a85b6f7889559010c4f0b3">GPIO_ODR_ODR14</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga93c550f614a85b6f7889559010c4f0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf788434fb27537f1a3f508b1cedbfbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf788434fb27537f1a3f508b1cedbfbab">GPIO_ODR_ODR15</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaf788434fb27537f1a3f508b1cedbfbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bdfbe2a618de42c420de923b2f8507d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d">GPIO_BSRR_BS0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga4bdfbe2a618de42c420de923b2f8507d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316604d9223fee0c0591b58bd42b5f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51">GPIO_BSRR_BS1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga316604d9223fee0c0591b58bd42b5f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc89617a25217236b94eec1fd93891cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb">GPIO_BSRR_BS2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gacc89617a25217236b94eec1fd93891cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e5ac9ace2d797ecfcc3d633c7ca52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f">GPIO_BSRR_BS3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga79e5ac9ace2d797ecfcc3d633c7ca52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692f3966c5260fd55f3bb09829f69e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75">GPIO_BSRR_BS4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga692f3966c5260fd55f3bb09829f69e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea824455e136eee60ec17f42dabab0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b">GPIO_BSRR_BS5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga5ea824455e136eee60ec17f42dabab0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b3333e39824fde00bc36b181de3929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929">GPIO_BSRR_BS6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga69b3333e39824fde00bc36b181de3929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9836771d1c021b9b7350fd3c3d544b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0">GPIO_BSRR_BS7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaf9836771d1c021b9b7350fd3c3d544b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c295b6482aa91ef51198e570166f60f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f">GPIO_BSRR_BS8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga2c295b6482aa91ef51198e570166f60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49258fbb201ec8e332b248bbd0370b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07">GPIO_BSRR_BS9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga49258fbb201ec8e332b248bbd0370b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe42933da56edaa62f89d6fb5093b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32">GPIO_BSRR_BS10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gadbe42933da56edaa62f89d6fb5093b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b06aba868da67827335c823cde772c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c">GPIO_BSRR_BS11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga71b06aba868da67827335c823cde772c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34dec3bc91096fccb3339f2d6d181846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846">GPIO_BSRR_BS12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga34dec3bc91096fccb3339f2d6d181846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea853befe5a2a238f0e0fe5d6c41b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c">GPIO_BSRR_BS13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga1ea853befe5a2a238f0e0fe5d6c41b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e32d8f8af43a171ed1a4c7eb202d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17">GPIO_BSRR_BS14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga24e32d8f8af43a171ed1a4c7eb202d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8427fb5c9074e51fbf27480a6a65a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80">GPIO_BSRR_BS15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gad8427fb5c9074e51fbf27480a6a65a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44316fb208a551d63550ab435a65faaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf">GPIO_BSRR_BR0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga44316fb208a551d63550ab435a65faaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga855ce6a1019d453bd1fbe9f61b5531b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8">GPIO_BSRR_BR1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga855ce6a1019d453bd1fbe9f61b5531b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac2103861a8ab0c8c8fed5e3bf7db0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a">GPIO_BSRR_BR2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga7ac2103861a8ab0c8c8fed5e3bf7db0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf256a26094e33026f7f575f04d0e05c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9">GPIO_BSRR_BR3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaf256a26094e33026f7f575f04d0e05c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84f66118397bb661ad9edfdd50432f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0">GPIO_BSRR_BR4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gac84f66118397bb661ad9edfdd50432f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a777f006ef68641e80110f20117a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d">GPIO_BSRR_BR5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga09a777f006ef68641e80110f20117a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8695c8bfcc32bda2806805339db1e8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce">GPIO_BSRR_BR6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga8695c8bfcc32bda2806805339db1e8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba577e8f2650976f219ad7ad93244f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a">GPIO_BSRR_BR7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaba577e8f2650976f219ad7ad93244f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaedbc146cc7659d51bc5f472d3a405ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee">GPIO_BSRR_BR8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaaedbc146cc7659d51bc5f472d3a405ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e0c779115c59cb98e021ede5605df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3">GPIO_BSRR_BR9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaa3e0c779115c59cb98e021ede5605df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98581ac23be9f4fa003686d2ea523a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81">GPIO_BSRR_BR10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga98581ac23be9f4fa003686d2ea523a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacedacd6c3e840a8172269cac3dbb550b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b">GPIO_BSRR_BR11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gacedacd6c3e840a8172269cac3dbb550b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4622e78de418b59cd4199928801b6958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958">GPIO_BSRR_BR12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga4622e78de418b59cd4199928801b6958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292c1d0172620e0454ccc36f91f0c6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea">GPIO_BSRR_BR13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga292c1d0172620e0454ccc36f91f0c6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32477ac5ab4f5c7257ca332bb691b7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf">GPIO_BSRR_BR14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga32477ac5ab4f5c7257ca332bb691b7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6d612adeaae9b26d0ea4af74ffe1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd">GPIO_BSRR_BR15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga3c6d612adeaae9b26d0ea4af74ffe1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8acd11feb4223a7ca438effb3d926fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc">GPIO_BRR_BR0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gad8acd11feb4223a7ca438effb3d926fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f94e96c502467ad528983494cb6645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645">GPIO_BRR_BR1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga68f94e96c502467ad528983494cb6645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebe4dddede0f14e00885b70c09bbd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09">GPIO_BRR_BR2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gaeebe4dddede0f14e00885b70c09bbd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b3047fcdfe9269f5a94b6412ec6a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c">GPIO_BRR_BR3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga95b3047fcdfe9269f5a94b6412ec6a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc7d79f0103f892f8c3a87d8038525a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a">GPIO_BRR_BR4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga8fc7d79f0103f892f8c3a87d8038525a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc7663eaa1496185041af93b4ff808b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b">GPIO_BRR_BR5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga6cc7663eaa1496185041af93b4ff808b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa84d5cb9d0a0a945389ad0fef07eb2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a">GPIO_BRR_BR6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gafa84d5cb9d0a0a945389ad0fef07eb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5110afe1f5bda4fde7983b447ce162c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4">GPIO_BRR_BR7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga5110afe1f5bda4fde7983b447ce162c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1560a3457fcec47c6f1871cf225557e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e">GPIO_BRR_BR8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gae1560a3457fcec47c6f1871cf225557e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248ac798aa8fdd42573fa6ff4762ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58">GPIO_BRR_BR9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga248ac798aa8fdd42573fa6ff4762ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe20398333e9f7e5c247e0bcfcd1d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31">GPIO_BRR_BR10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga8fe20398333e9f7e5c247e0bcfcd1d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65c4bf495800254168edce220f12294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294">GPIO_BRR_BR11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gac65c4bf495800254168edce220f12294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443c4943581f7590d706b183fb47250e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e">GPIO_BRR_BR12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga443c4943581f7590d706b183fb47250e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f1e586a459fe54089921daed6b99cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc">GPIO_BRR_BR13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga41f1e586a459fe54089921daed6b99cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a77aa07922b7541f1e1c936a6651713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713">GPIO_BRR_BR14</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga4a77aa07922b7541f1e1c936a6651713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ab1e0d0902e871836ae13d70c566df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df">GPIO_BRR_BR15</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gab2ab1e0d0902e871836ae13d70c566df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f">GPIO_LCKR_LCK0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627d088ded79e6da761eaa880582372a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a">GPIO_LCKR_LCK1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga627d088ded79e6da761eaa880582372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de">GPIO_LCKR_LCK2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1597c1b50d32ed0229c38811656ba402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402">GPIO_LCKR_LCK3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga1597c1b50d32ed0229c38811656ba402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723577475747d2405d86b1ab28767cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5">GPIO_LCKR_LCK4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga723577475747d2405d86b1ab28767cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18">GPIO_LCKR_LCK5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7">GPIO_LCKR_LCK6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf998da536594af780718084cee0d22a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4">GPIO_LCKR_LCK7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaf998da536594af780718084cee0d22a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00a81afcf4d92f6f5644724803b7404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404">GPIO_LCKR_LCK8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gab00a81afcf4d92f6f5644724803b7404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea">GPIO_LCKR_LCK9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae055f5848967c7929f47e848b2ed812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812">GPIO_LCKR_LCK10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaae055f5848967c7929f47e848b2ed812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de971426a1248621733a9b78ef552ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab">GPIO_LCKR_LCK11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga4de971426a1248621733a9b78ef552ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e8685790aea3fb09194683d1f58508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508">GPIO_LCKR_LCK12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga38e8685790aea3fb09194683d1f58508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0279fa554731160a9115c21d95312a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5">GPIO_LCKR_LCK13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gae0279fa554731160a9115c21d95312a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee">GPIO_LCKR_LCK14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04">GPIO_LCKR_LCK15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9">GPIO_LCKR_LCKK</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5154879c54283130c286f53ba7ba676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5154879c54283130c286f53ba7ba676">AFIO_EVCR_PIN</a>&#160;&#160;&#160;((uint8_t)0x0F)</td></tr>
<tr class="separator:gad5154879c54283130c286f53ba7ba676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9277107f232c9726e5e16080610916b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9277107f232c9726e5e16080610916b8">AFIO_EVCR_PIN_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga9277107f232c9726e5e16080610916b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7bdaf9c0f54e75fc88a4c8cc4cfb005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7bdaf9c0f54e75fc88a4c8cc4cfb005">AFIO_EVCR_PIN_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gaa7bdaf9c0f54e75fc88a4c8cc4cfb005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a7db6ae50a43056fe97a1b3b2cc163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3a7db6ae50a43056fe97a1b3b2cc163">AFIO_EVCR_PIN_2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gae3a7db6ae50a43056fe97a1b3b2cc163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007202fece2abe8e0d458fd989c9729c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga007202fece2abe8e0d458fd989c9729c">AFIO_EVCR_PIN_3</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga007202fece2abe8e0d458fd989c9729c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc55b0764100c312652f8439c76ead93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc55b0764100c312652f8439c76ead93">AFIO_EVCR_PIN_PX0</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:gafc55b0764100c312652f8439c76ead93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1837985898c39579fb8e2d08a536abc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1837985898c39579fb8e2d08a536abc9">AFIO_EVCR_PIN_PX1</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga1837985898c39579fb8e2d08a536abc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefeb8141d1a950490ba1546475a800f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefeb8141d1a950490ba1546475a800f7">AFIO_EVCR_PIN_PX2</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gaefeb8141d1a950490ba1546475a800f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f9ed9c7b281ab90977e12567642227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f9ed9c7b281ab90977e12567642227">AFIO_EVCR_PIN_PX3</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr class="separator:gaf5f9ed9c7b281ab90977e12567642227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga581b5d39100696da09b2ff97a99972da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga581b5d39100696da09b2ff97a99972da">AFIO_EVCR_PIN_PX4</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga581b5d39100696da09b2ff97a99972da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad484dafff8764ce9ce9d594dd5a013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad484dafff8764ce9ce9d594dd5a013">AFIO_EVCR_PIN_PX5</a>&#160;&#160;&#160;((uint8_t)0x05)</td></tr>
<tr class="separator:ga8ad484dafff8764ce9ce9d594dd5a013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3145a544acb1f90a7282ec5a29c157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f3145a544acb1f90a7282ec5a29c157">AFIO_EVCR_PIN_PX6</a>&#160;&#160;&#160;((uint8_t)0x06)</td></tr>
<tr class="separator:ga2f3145a544acb1f90a7282ec5a29c157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a96447627679aea8f50ae5c69ad8cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a96447627679aea8f50ae5c69ad8cf4">AFIO_EVCR_PIN_PX7</a>&#160;&#160;&#160;((uint8_t)0x07)</td></tr>
<tr class="separator:ga0a96447627679aea8f50ae5c69ad8cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e94e6d3f024d5cb985c77c726ffc2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08e94e6d3f024d5cb985c77c726ffc2b">AFIO_EVCR_PIN_PX8</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga08e94e6d3f024d5cb985c77c726ffc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d0b8d6c4a728bb5149eae7f21bb1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d0b8d6c4a728bb5149eae7f21bb1df">AFIO_EVCR_PIN_PX9</a>&#160;&#160;&#160;((uint8_t)0x09)</td></tr>
<tr class="separator:ga02d0b8d6c4a728bb5149eae7f21bb1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6f2cc7e47f2a227bab6776f6e56744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6f2cc7e47f2a227bab6776f6e56744">AFIO_EVCR_PIN_PX10</a>&#160;&#160;&#160;((uint8_t)0x0A)</td></tr>
<tr class="separator:ga1b6f2cc7e47f2a227bab6776f6e56744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbd72a869b61e23731639501e73102e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbd72a869b61e23731639501e73102e">AFIO_EVCR_PIN_PX11</a>&#160;&#160;&#160;((uint8_t)0x0B)</td></tr>
<tr class="separator:ga4bbd72a869b61e23731639501e73102e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9a1344125a2fad10cf831cafcb6dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f9a1344125a2fad10cf831cafcb6dd8">AFIO_EVCR_PIN_PX12</a>&#160;&#160;&#160;((uint8_t)0x0C)</td></tr>
<tr class="separator:ga6f9a1344125a2fad10cf831cafcb6dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62196f78a13b996b3bcd998ce80998b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62196f78a13b996b3bcd998ce80998b6">AFIO_EVCR_PIN_PX13</a>&#160;&#160;&#160;((uint8_t)0x0D)</td></tr>
<tr class="separator:ga62196f78a13b996b3bcd998ce80998b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3233497ca8b69f9ee6be98ac1a5643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb3233497ca8b69f9ee6be98ac1a5643">AFIO_EVCR_PIN_PX14</a>&#160;&#160;&#160;((uint8_t)0x0E)</td></tr>
<tr class="separator:gadb3233497ca8b69f9ee6be98ac1a5643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02338e562caabecfd265882afbccfe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02338e562caabecfd265882afbccfe9">AFIO_EVCR_PIN_PX15</a>&#160;&#160;&#160;((uint8_t)0x0F)</td></tr>
<tr class="separator:gab02338e562caabecfd265882afbccfe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ba7af1c959102bbff96b902d3f58a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97ba7af1c959102bbff96b902d3f58a6">AFIO_EVCR_PORT</a>&#160;&#160;&#160;((uint8_t)0x70)</td></tr>
<tr class="separator:ga97ba7af1c959102bbff96b902d3f58a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7cf20c0b2f74b4fd76f906a3a364c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7cf20c0b2f74b4fd76f906a3a364c6">AFIO_EVCR_PORT_0</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga2d7cf20c0b2f74b4fd76f906a3a364c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ae24882fae05bd41cf2511ce60c5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54ae24882fae05bd41cf2511ce60c5fb">AFIO_EVCR_PORT_1</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga54ae24882fae05bd41cf2511ce60c5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bfa404b43ccf576e906a81f7421684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8bfa404b43ccf576e906a81f7421684">AFIO_EVCR_PORT_2</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gab8bfa404b43ccf576e906a81f7421684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a85c353b94b1e9d22dd67088b1ac4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a85c353b94b1e9d22dd67088b1ac4d3">AFIO_EVCR_PORT_PA</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:ga4a85c353b94b1e9d22dd67088b1ac4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d0d2c1f1c046bdf055bb99465592ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d0d2c1f1c046bdf055bb99465592ef">AFIO_EVCR_PORT_PB</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:gad2d0d2c1f1c046bdf055bb99465592ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15241a60ec90040d0bb2d1b8c4c6b77f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15241a60ec90040d0bb2d1b8c4c6b77f">AFIO_EVCR_PORT_PC</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga15241a60ec90040d0bb2d1b8c4c6b77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b10610230c14d7cc6a7fe15dabfc7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45b10610230c14d7cc6a7fe15dabfc7d">AFIO_EVCR_PORT_PD</a>&#160;&#160;&#160;((uint8_t)0x30)</td></tr>
<tr class="separator:ga45b10610230c14d7cc6a7fe15dabfc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4931a15c9784e7b7d0e678271cba75a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4931a15c9784e7b7d0e678271cba75a">AFIO_EVCR_PORT_PE</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gab4931a15c9784e7b7d0e678271cba75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a24af5abfbcc69a979fe2d4410dad79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a24af5abfbcc69a979fe2d4410dad79">AFIO_EVCR_EVOE</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:ga5a24af5abfbcc69a979fe2d4410dad79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ffdcd52f5810284a6306fc57daa8f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ffdcd52f5810284a6306fc57daa8f1d">AFIO_MAPR_SPI1_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga1ffdcd52f5810284a6306fc57daa8f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede0612a4efdce1e60bc23f6ec00d29a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede0612a4efdce1e60bc23f6ec00d29a">AFIO_MAPR_I2C1_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaede0612a4efdce1e60bc23f6ec00d29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87539744f607522422b3d5db6d94bd41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87539744f607522422b3d5db6d94bd41">AFIO_MAPR_USART1_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga87539744f607522422b3d5db6d94bd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439c8d7670cfef18450ff624d19ec525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga439c8d7670cfef18450ff624d19ec525">AFIO_MAPR_USART2_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga439c8d7670cfef18450ff624d19ec525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc80459b8258134a4691f6e9462d4a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc80459b8258134a4691f6e9462d4a4">AFIO_MAPR_USART3_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga0bc80459b8258134a4691f6e9462d4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4a18ac076aecb5aabb1a1baeda9eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff4a18ac076aecb5aabb1a1baeda9eed">AFIO_MAPR_USART3_REMAP_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaff4a18ac076aecb5aabb1a1baeda9eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781b790e3aa34b9eb6d3f074247bd605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga781b790e3aa34b9eb6d3f074247bd605">AFIO_MAPR_USART3_REMAP_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga781b790e3aa34b9eb6d3f074247bd605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3073257d802e1b73df5185ea8d463151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3073257d802e1b73df5185ea8d463151">AFIO_MAPR_USART3_REMAP_NOREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga3073257d802e1b73df5185ea8d463151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6210874efbd3f2b6a56993ecbf6a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6210874efbd3f2b6a56993ecbf6a28">AFIO_MAPR_USART3_REMAP_PARTIALREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga5c6210874efbd3f2b6a56993ecbf6a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c76f3731fc0fc0004c4d294bc3db3dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c76f3731fc0fc0004c4d294bc3db3dd">AFIO_MAPR_USART3_REMAP_FULLREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga7c76f3731fc0fc0004c4d294bc3db3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1527de28449dc06823fc55f6f1d6e61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1527de28449dc06823fc55f6f1d6e61a">AFIO_MAPR_TIM1_REMAP</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr class="separator:ga1527de28449dc06823fc55f6f1d6e61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d3ea77b2c5be3c0d672471413a1a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56d3ea77b2c5be3c0d672471413a1a2b">AFIO_MAPR_TIM1_REMAP_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga56d3ea77b2c5be3c0d672471413a1a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ca0d06046364087ee6df50a7031979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53ca0d06046364087ee6df50a7031979">AFIO_MAPR_TIM1_REMAP_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga53ca0d06046364087ee6df50a7031979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be8a2b8fa5d1c3c77709c888ce496fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be8a2b8fa5d1c3c77709c888ce496fa">AFIO_MAPR_TIM1_REMAP_NOREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga1be8a2b8fa5d1c3c77709c888ce496fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3ca4f106bd35297b1d760b6cbd2408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf3ca4f106bd35297b1d760b6cbd2408">AFIO_MAPR_TIM1_REMAP_PARTIALREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gabf3ca4f106bd35297b1d760b6cbd2408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa097f744cd0b50f5c89f41d05ae36592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa097f744cd0b50f5c89f41d05ae36592">AFIO_MAPR_TIM1_REMAP_FULLREMAP</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr class="separator:gaa097f744cd0b50f5c89f41d05ae36592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb47d9a129138a6f5c7fe5a213c52e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb47d9a129138a6f5c7fe5a213c52e8b">AFIO_MAPR_TIM2_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:gaeb47d9a129138a6f5c7fe5a213c52e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f21bc99a43b999cd3f8c639f13ab1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f21bc99a43b999cd3f8c639f13ab1c5">AFIO_MAPR_TIM2_REMAP_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga7f21bc99a43b999cd3f8c639f13ab1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a712a528988a5b0f5bff444a407553b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a712a528988a5b0f5bff444a407553b">AFIO_MAPR_TIM2_REMAP_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga1a712a528988a5b0f5bff444a407553b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1037409791928fe7dcd1e683901edc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1037409791928fe7dcd1e683901edc">AFIO_MAPR_TIM2_REMAP_NOREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga0d1037409791928fe7dcd1e683901edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67298a8506ff100041c5a2a8e4d6658a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67298a8506ff100041c5a2a8e4d6658a">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga67298a8506ff100041c5a2a8e4d6658a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e2ec28f1d1a368540c5c94515663df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e2ec28f1d1a368540c5c94515663df">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga45e2ec28f1d1a368540c5c94515663df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4088220b588dea4f70aae5211d6691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a4088220b588dea4f70aae5211d6691">AFIO_MAPR_TIM2_REMAP_FULLREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:ga5a4088220b588dea4f70aae5211d6691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad0b1bfc0ee21ba6cc32116da16368c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad0b1bfc0ee21ba6cc32116da16368c">AFIO_MAPR_TIM3_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr class="separator:ga3ad0b1bfc0ee21ba6cc32116da16368c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0501b9b6b85406a025c404747a1067f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0501b9b6b85406a025c404747a1067f8">AFIO_MAPR_TIM3_REMAP_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga0501b9b6b85406a025c404747a1067f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3eb1d1173f390df521b427d0c54be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e3eb1d1173f390df521b427d0c54be2">AFIO_MAPR_TIM3_REMAP_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga6e3eb1d1173f390df521b427d0c54be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef4aa05c5514947de224ca62a438e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ef4aa05c5514947de224ca62a438e38">AFIO_MAPR_TIM3_REMAP_NOREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga8ef4aa05c5514947de224ca62a438e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf86fec6b88d4db406144faa3eef76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaf86fec6b88d4db406144faa3eef76c">AFIO_MAPR_TIM3_REMAP_PARTIALREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gafaf86fec6b88d4db406144faa3eef76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac236354751e4aaa674e87c886e6bbc71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac236354751e4aaa674e87c886e6bbc71">AFIO_MAPR_TIM3_REMAP_FULLREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr class="separator:gac236354751e4aaa674e87c886e6bbc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d7ee2e14938f50f559a79fc514f277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d7ee2e14938f50f559a79fc514f277">AFIO_MAPR_TIM4_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga31d7ee2e14938f50f559a79fc514f277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0210373a681217cc316f7ccab5fb77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0210373a681217cc316f7ccab5fb77">AFIO_MAPR_CAN_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00006000)</td></tr>
<tr class="separator:ga7c0210373a681217cc316f7ccab5fb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9290b8c7f674c3dcca54b5b40d738df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9290b8c7f674c3dcca54b5b40d738df2">AFIO_MAPR_CAN_REMAP_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga9290b8c7f674c3dcca54b5b40d738df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc7e19a7d0c1aae60e08497ba6d5c4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabc7e19a7d0c1aae60e08497ba6d5c4e">AFIO_MAPR_CAN_REMAP_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaabc7e19a7d0c1aae60e08497ba6d5c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6ae85049da0f941d954910c8672481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6ae85049da0f941d954910c8672481">AFIO_MAPR_CAN_REMAP_REMAP1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga3d6ae85049da0f941d954910c8672481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33e26189f9cf68be38f3f0f9d1f4201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac33e26189f9cf68be38f3f0f9d1f4201">AFIO_MAPR_CAN_REMAP_REMAP2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gac33e26189f9cf68be38f3f0f9d1f4201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa059a9ae5ba460f32854a588242e5176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa059a9ae5ba460f32854a588242e5176">AFIO_MAPR_CAN_REMAP_REMAP3</a>&#160;&#160;&#160;((uint32_t)0x00006000)</td></tr>
<tr class="separator:gaa059a9ae5ba460f32854a588242e5176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8e420451eba867183a37b1e0f82112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b8e420451eba867183a37b1e0f82112">AFIO_MAPR_PD01_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga3b8e420451eba867183a37b1e0f82112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad39b3a437c4bef039df225f67104a971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad39b3a437c4bef039df225f67104a971">AFIO_MAPR_TIM5CH4_IREMAP</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gad39b3a437c4bef039df225f67104a971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811c7ccd113621b431a00b8bd403eeb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga811c7ccd113621b431a00b8bd403eeb0">AFIO_MAPR_ADC1_ETRGINJ_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga811c7ccd113621b431a00b8bd403eeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94732d06ac1082d8f5a95ea32fd1c467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94732d06ac1082d8f5a95ea32fd1c467">AFIO_MAPR_ADC1_ETRGREG_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga94732d06ac1082d8f5a95ea32fd1c467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9facf28699e7f71bba4bf715cc099a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9facf28699e7f71bba4bf715cc099a0">AFIO_MAPR_ADC2_ETRGINJ_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaa9facf28699e7f71bba4bf715cc099a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfadf6342c75bfbda1827bf69b651c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfadf6342c75bfbda1827bf69b651c33">AFIO_MAPR_ADC2_ETRGREG_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gabfadf6342c75bfbda1827bf69b651c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab89d25a214b239fd90eb466776d4ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab89d25a214b239fd90eb466776d4ec">AFIO_MAPR_SWJ_CFG</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr class="separator:ga1ab89d25a214b239fd90eb466776d4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac25c0cecfaaabfb66fd2b3cf0d1d172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac25c0cecfaaabfb66fd2b3cf0d1d172">AFIO_MAPR_SWJ_CFG_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaac25c0cecfaaabfb66fd2b3cf0d1d172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16a858449fec652f1d7ed83494e7361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac16a858449fec652f1d7ed83494e7361">AFIO_MAPR_SWJ_CFG_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gac16a858449fec652f1d7ed83494e7361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga824bd6de9f5032f1f1e3d22ce63e3b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga824bd6de9f5032f1f1e3d22ce63e3b68">AFIO_MAPR_SWJ_CFG_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga824bd6de9f5032f1f1e3d22ce63e3b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25695b91d03cf103d3025d959f466d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa25695b91d03cf103d3025d959f466d8">AFIO_MAPR_SWJ_CFG_RESET</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gaa25695b91d03cf103d3025d959f466d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8c11cc7f50c04dc5f5f4913030d67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff8c11cc7f50c04dc5f5f4913030d67b">AFIO_MAPR_SWJ_CFG_NOJNTRST</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaff8c11cc7f50c04dc5f5f4913030d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40f243c5ded60dbba9853f5e3c32e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad40f243c5ded60dbba9853f5e3c32e04">AFIO_MAPR_SWJ_CFG_JTAGDISABLE</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gad40f243c5ded60dbba9853f5e3c32e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23584e8819d890dc3de4ffa54146898e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23584e8819d890dc3de4ffa54146898e">AFIO_MAPR_SWJ_CFG_DISABLE</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga23584e8819d890dc3de4ffa54146898e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a76d7ae8d4926338a6be22ef31b311d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a76d7ae8d4926338a6be22ef31b311d">AFIO_EXTICR1_EXTI0</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga4a76d7ae8d4926338a6be22ef31b311d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccbb32b96a712c94b42bce4e6a4ddfcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccbb32b96a712c94b42bce4e6a4ddfcf">AFIO_EXTICR1_EXTI1</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr class="separator:gaccbb32b96a712c94b42bce4e6a4ddfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ebc91bd269ac45cb6391187bcf7539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ebc91bd269ac45cb6391187bcf7539">AFIO_EXTICR1_EXTI2</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr class="separator:gaf3ebc91bd269ac45cb6391187bcf7539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfd03f564c8f57caf98c316539fc0417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfd03f564c8f57caf98c316539fc0417">AFIO_EXTICR1_EXTI3</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr class="separator:gabfd03f564c8f57caf98c316539fc0417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadabd0f90ffee34a14d6a1f000ae2eaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadabd0f90ffee34a14d6a1f000ae2eaa4">AFIO_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:gadabd0f90ffee34a14d6a1f000ae2eaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e">AFIO_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdcac7c0d6ef7acd5f32467fa018568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdcac7c0d6ef7acd5f32467fa018568">AFIO_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga6bdcac7c0d6ef7acd5f32467fa018568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92350544b7f821599e31dc8aa559af40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92350544b7f821599e31dc8aa559af40">AFIO_EXTICR1_EXTI0_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr class="separator:ga92350544b7f821599e31dc8aa559af40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05586b1f5c510dd5a49b84d1826582dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05586b1f5c510dd5a49b84d1826582dc">AFIO_EXTICR1_EXTI0_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga05586b1f5c510dd5a49b84d1826582dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d9081b7bdfa6201f4325f9378816f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28d9081b7bdfa6201f4325f9378816f0">AFIO_EXTICR1_EXTI0_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td></tr>
<tr class="separator:ga28d9081b7bdfa6201f4325f9378816f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2eb1d39f2eabb3d6f0f7eaec1645f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2eb1d39f2eabb3d6f0f7eaec1645f5">AFIO_EXTICR1_EXTI0_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr class="separator:ga2f2eb1d39f2eabb3d6f0f7eaec1645f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a7d9c289eaf89afa117634e212cfc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a7d9c289eaf89afa117634e212cfc4">AFIO_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:gab3a7d9c289eaf89afa117634e212cfc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcca06b23b4ec1fdb91a45cc873becc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcca06b23b4ec1fdb91a45cc873becc6">AFIO_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gafcca06b23b4ec1fdb91a45cc873becc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65af4023576cc741299122a64ae1b383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65af4023576cc741299122a64ae1b383">AFIO_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga65af4023576cc741299122a64ae1b383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf0d1d0725edac1ad4eb396e6175bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf0d1d0725edac1ad4eb396e6175bb">AFIO_EXTICR1_EXTI1_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga15bf0d1d0725edac1ad4eb396e6175bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe1509dc09a6f87fb35b4373749a98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe1509dc09a6f87fb35b4373749a98f">AFIO_EXTICR1_EXTI1_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga3fe1509dc09a6f87fb35b4373749a98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011af6e4d078b341cf9e0a449a363a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga011af6e4d078b341cf9e0a449a363a50">AFIO_EXTICR1_EXTI1_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td></tr>
<tr class="separator:ga011af6e4d078b341cf9e0a449a363a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84f332aaa2762958523d2bfa143692f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac84f332aaa2762958523d2bfa143692f">AFIO_EXTICR1_EXTI1_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr class="separator:gac84f332aaa2762958523d2bfa143692f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d7b7b9307dea62bace42fe51133ca7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d7b7b9307dea62bace42fe51133ca7e">AFIO_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:ga5d7b7b9307dea62bace42fe51133ca7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad510aa89b9819d17e63b7573fc4aa646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad510aa89b9819d17e63b7573fc4aa646">AFIO_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gad510aa89b9819d17e63b7573fc4aa646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf344e3fb3d2317acb4605eb26fc01a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf344e3fb3d2317acb4605eb26fc01a86">AFIO_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gaf344e3fb3d2317acb4605eb26fc01a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80da160b943d018c9dc1116d372ebce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac80da160b943d018c9dc1116d372ebce">AFIO_EXTICR1_EXTI2_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:gac80da160b943d018c9dc1116d372ebce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e0e6550f443ec1bbd9692626635880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15e0e6550f443ec1bbd9692626635880">AFIO_EXTICR1_EXTI2_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga15e0e6550f443ec1bbd9692626635880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae082912de2c081a8c32324b2ef4658d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae082912de2c081a8c32324b2ef4658d8">AFIO_EXTICR1_EXTI2_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td></tr>
<tr class="separator:gae082912de2c081a8c32324b2ef4658d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b87e4b3280d7a7d4c462adafedfcd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b87e4b3280d7a7d4c462adafedfcd6">AFIO_EXTICR1_EXTI2_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:ga77b87e4b3280d7a7d4c462adafedfcd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga997512c89370ea344a2bcd5c93bd58f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga997512c89370ea344a2bcd5c93bd58f5">AFIO_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:ga997512c89370ea344a2bcd5c93bd58f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29af6af53fe4ef204e27297b01f67c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac29af6af53fe4ef204e27297b01f67c2">AFIO_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gac29af6af53fe4ef204e27297b01f67c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4debafaa8694c4065cd9e24a248cb52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4debafaa8694c4065cd9e24a248cb52e">AFIO_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga4debafaa8694c4065cd9e24a248cb52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9452bca38bfe641a4fc2050b617671eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9452bca38bfe641a4fc2050b617671eb">AFIO_EXTICR1_EXTI3_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga9452bca38bfe641a4fc2050b617671eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e651df29896772fe9f3853489ee6f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e651df29896772fe9f3853489ee6f2a">AFIO_EXTICR1_EXTI3_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga5e651df29896772fe9f3853489ee6f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54b3ead5fdcdfaa75a70ddd75de76ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54b3ead5fdcdfaa75a70ddd75de76ad">AFIO_EXTICR1_EXTI3_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td></tr>
<tr class="separator:gad54b3ead5fdcdfaa75a70ddd75de76ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238ec09330b1f3f3413cd94799fe01c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga238ec09330b1f3f3413cd94799fe01c2">AFIO_EXTICR1_EXTI3_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr class="separator:ga238ec09330b1f3f3413cd94799fe01c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b4ac98df898c047cf7f7bba7345c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b4ac98df898c047cf7f7bba7345c2c">AFIO_EXTICR2_EXTI4</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga33b4ac98df898c047cf7f7bba7345c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9377dc8598bf60ee3380119c290434a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9377dc8598bf60ee3380119c290434a">AFIO_EXTICR2_EXTI5</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr class="separator:gad9377dc8598bf60ee3380119c290434a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7317f7e229e75fef4e83e4c22c43909b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7317f7e229e75fef4e83e4c22c43909b">AFIO_EXTICR2_EXTI6</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr class="separator:ga7317f7e229e75fef4e83e4c22c43909b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212e4d4cfe884b2c8ccffb6078252cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga212e4d4cfe884b2c8ccffb6078252cf0">AFIO_EXTICR2_EXTI7</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr class="separator:ga212e4d4cfe884b2c8ccffb6078252cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09cf2c0e2b506bdd041f55bdb40b21e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09cf2c0e2b506bdd041f55bdb40b21e">AFIO_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:gae09cf2c0e2b506bdd041f55bdb40b21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5389cf9203b09f15d3b849d722285172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5389cf9203b09f15d3b849d722285172">AFIO_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga5389cf9203b09f15d3b849d722285172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6865341c5319938ce60eac3333799f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6865341c5319938ce60eac3333799f6a">AFIO_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga6865341c5319938ce60eac3333799f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10a38a25ea2f1c66a620faf5c1a838d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad10a38a25ea2f1c66a620faf5c1a838d">AFIO_EXTICR2_EXTI4_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr class="separator:gad10a38a25ea2f1c66a620faf5c1a838d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f754184b299727c682ebee9f1fbe1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0f754184b299727c682ebee9f1fbe1e">AFIO_EXTICR2_EXTI4_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gaa0f754184b299727c682ebee9f1fbe1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga060cdc770e394f184301ce634a8f640d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga060cdc770e394f184301ce634a8f640d">AFIO_EXTICR2_EXTI4_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td></tr>
<tr class="separator:ga060cdc770e394f184301ce634a8f640d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be03ef7c34728481526524399c98b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be03ef7c34728481526524399c98b1a">AFIO_EXTICR2_EXTI4_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr class="separator:ga1be03ef7c34728481526524399c98b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc989656f3311661f081e3b64ce97300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc989656f3311661f081e3b64ce97300">AFIO_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:gadc989656f3311661f081e3b64ce97300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413820e35ed4ee872607877ad95677cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga413820e35ed4ee872607877ad95677cb">AFIO_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga413820e35ed4ee872607877ad95677cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7865926d5956e9475cc0c066b04422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf7865926d5956e9475cc0c066b04422">AFIO_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gabf7865926d5956e9475cc0c066b04422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6c7510dab484cee8fbff2706b1f71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6c7510dab484cee8fbff2706b1f71e">AFIO_EXTICR2_EXTI5_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga4f6c7510dab484cee8fbff2706b1f71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadefc651261fc971d87182091bafd6e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadefc651261fc971d87182091bafd6e58">AFIO_EXTICR2_EXTI5_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gadefc651261fc971d87182091bafd6e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64326ef24af7db6c187ac94c42815a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac64326ef24af7db6c187ac94c42815a9">AFIO_EXTICR2_EXTI5_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td></tr>
<tr class="separator:gac64326ef24af7db6c187ac94c42815a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19f0f00e4481514764ac4184c60cea0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19f0f00e4481514764ac4184c60cea0c">AFIO_EXTICR2_EXTI5_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr class="separator:ga19f0f00e4481514764ac4184c60cea0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972dc06c372f38c996d93ef7a1c1f85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga972dc06c372f38c996d93ef7a1c1f85e">AFIO_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:ga972dc06c372f38c996d93ef7a1c1f85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2995275d7c77d46e8bd137aa82ef716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2995275d7c77d46e8bd137aa82ef716">AFIO_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gaf2995275d7c77d46e8bd137aa82ef716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8ed5d0e9e0fcc0338df5a67917b63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8ed5d0e9e0fcc0338df5a67917b63b">AFIO_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga5a8ed5d0e9e0fcc0338df5a67917b63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7821358b1f796f98cbbe50a65bca0f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7821358b1f796f98cbbe50a65bca0f72">AFIO_EXTICR2_EXTI6_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga7821358b1f796f98cbbe50a65bca0f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a5b1e7d9deec1a54595a66f7af3669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93a5b1e7d9deec1a54595a66f7af3669">AFIO_EXTICR2_EXTI6_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga93a5b1e7d9deec1a54595a66f7af3669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75490e845a33ab81645bc1806e3c68d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75490e845a33ab81645bc1806e3c68d9">AFIO_EXTICR2_EXTI6_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td></tr>
<tr class="separator:ga75490e845a33ab81645bc1806e3c68d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3f90dbce0f5d20e2649a1cbdab95ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3f90dbce0f5d20e2649a1cbdab95ec7">AFIO_EXTICR2_EXTI6_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:gad3f90dbce0f5d20e2649a1cbdab95ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d447f7884e518e9d7799ad2d6d55405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d447f7884e518e9d7799ad2d6d55405">AFIO_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:ga2d447f7884e518e9d7799ad2d6d55405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1080e69a26838459bb949862d4ae79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1080e69a26838459bb949862d4ae79">AFIO_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gadc1080e69a26838459bb949862d4ae79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15ae0750d0d996c309c2c5e25dd6f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae15ae0750d0d996c309c2c5e25dd6f9e">AFIO_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gae15ae0750d0d996c309c2c5e25dd6f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c86aa9bd6e7c670e691a6ca43da769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38c86aa9bd6e7c670e691a6ca43da769">AFIO_EXTICR2_EXTI7_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga38c86aa9bd6e7c670e691a6ca43da769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e713516450ef91615f044070000cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11e713516450ef91615f044070000cc5">AFIO_EXTICR2_EXTI7_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga11e713516450ef91615f044070000cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02247fbb913c2011b640615fbd40aa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02247fbb913c2011b640615fbd40aa02">AFIO_EXTICR2_EXTI7_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td></tr>
<tr class="separator:ga02247fbb913c2011b640615fbd40aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85a8ce70fcfb95396b4c9b073588dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac85a8ce70fcfb95396b4c9b073588dea">AFIO_EXTICR2_EXTI7_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr class="separator:gac85a8ce70fcfb95396b4c9b073588dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad884eb6b39aeaf19ff10cc2a9b797f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad884eb6b39aeaf19ff10cc2a9b797f42">AFIO_EXTICR3_EXTI8</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:gad884eb6b39aeaf19ff10cc2a9b797f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0d0d9202bb87d664f03fbe6c3c4fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c0d0d9202bb87d664f03fbe6c3c4fee">AFIO_EXTICR3_EXTI9</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr class="separator:ga3c0d0d9202bb87d664f03fbe6c3c4fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92257f1951dcd4c3788e060151fc0f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92257f1951dcd4c3788e060151fc0f9a">AFIO_EXTICR3_EXTI10</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr class="separator:ga92257f1951dcd4c3788e060151fc0f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a093114602f8b27cf3a8ad641d1c7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a093114602f8b27cf3a8ad641d1c7a2">AFIO_EXTICR3_EXTI11</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr class="separator:ga1a093114602f8b27cf3a8ad641d1c7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526d9d45feb9aac4b24f1d59fa4c5ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga526d9d45feb9aac4b24f1d59fa4c5ee8">AFIO_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:ga526d9d45feb9aac4b24f1d59fa4c5ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c438d1e706eb5b3ae511bea340be86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45c438d1e706eb5b3ae511bea340be86">AFIO_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga45c438d1e706eb5b3ae511bea340be86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac883bc8858f41cb30b4f3e21e7a57365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac883bc8858f41cb30b4f3e21e7a57365">AFIO_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gac883bc8858f41cb30b4f3e21e7a57365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9309b5f34e93238a0e581dbfdca8e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9309b5f34e93238a0e581dbfdca8e48">AFIO_EXTICR3_EXTI8_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr class="separator:gaf9309b5f34e93238a0e581dbfdca8e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f4de9204eef03aaf55b51fbdb0b208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5f4de9204eef03aaf55b51fbdb0b208">AFIO_EXTICR3_EXTI8_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gae5f4de9204eef03aaf55b51fbdb0b208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e38476095ce5f28c2915d6b9094dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e38476095ce5f28c2915d6b9094dd9">AFIO_EXTICR3_EXTI8_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td></tr>
<tr class="separator:gaf1e38476095ce5f28c2915d6b9094dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17aca2794a6b4e5de3d611c1fa56f607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17aca2794a6b4e5de3d611c1fa56f607">AFIO_EXTICR3_EXTI8_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr class="separator:ga17aca2794a6b4e5de3d611c1fa56f607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb41e2364549947ff3cc5dbabbb44b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb41e2364549947ff3cc5dbabbb44b8b">AFIO_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:gafb41e2364549947ff3cc5dbabbb44b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca9f3a38dac41c2f33267f1e7d4c6464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca9f3a38dac41c2f33267f1e7d4c6464">AFIO_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gaca9f3a38dac41c2f33267f1e7d4c6464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b24f72385c49b4660b8ace02ed1ebb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b24f72385c49b4660b8ace02ed1ebb6">AFIO_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga3b24f72385c49b4660b8ace02ed1ebb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3171a6649fd87f8b69a7d322862458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d3171a6649fd87f8b69a7d322862458">AFIO_EXTICR3_EXTI9_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga8d3171a6649fd87f8b69a7d322862458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcff98c1a74db03ae59b55ac23b1f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbcff98c1a74db03ae59b55ac23b1f3f">AFIO_EXTICR3_EXTI9_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gafbcff98c1a74db03ae59b55ac23b1f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0bc2fed193eedf53ae10679366bc0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0bc2fed193eedf53ae10679366bc0a7">AFIO_EXTICR3_EXTI9_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td></tr>
<tr class="separator:gae0bc2fed193eedf53ae10679366bc0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192508b7d86b6811f53f19a536c2d12c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga192508b7d86b6811f53f19a536c2d12c">AFIO_EXTICR3_EXTI9_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr class="separator:ga192508b7d86b6811f53f19a536c2d12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a139540b2db607b4fd61bcba167b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27a139540b2db607b4fd61bcba167b1d">AFIO_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:ga27a139540b2db607b4fd61bcba167b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaccb0d21cdfac29d44e044f80bfd551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaccb0d21cdfac29d44e044f80bfd551">AFIO_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gabaccb0d21cdfac29d44e044f80bfd551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d32aa776a2a0610d06ea925f083f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82d32aa776a2a0610d06ea925f083f3c">AFIO_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga82d32aa776a2a0610d06ea925f083f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793a4b7d1f5ca55e1cc58385c6dc6e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga793a4b7d1f5ca55e1cc58385c6dc6e24">AFIO_EXTICR3_EXTI10_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga793a4b7d1f5ca55e1cc58385c6dc6e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ff27d348b606c08277c7ac8f382fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96ff27d348b606c08277c7ac8f382fb5">AFIO_EXTICR3_EXTI10_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga96ff27d348b606c08277c7ac8f382fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab734158e98246df055e1a5dbaffe7059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab734158e98246df055e1a5dbaffe7059">AFIO_EXTICR3_EXTI10_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td></tr>
<tr class="separator:gab734158e98246df055e1a5dbaffe7059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858b106b9e67f1c59c96259a5973f70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858b106b9e67f1c59c96259a5973f70f">AFIO_EXTICR3_EXTI10_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:ga858b106b9e67f1c59c96259a5973f70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga113fe92dc8f073fc04f6ba13fcccc435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga113fe92dc8f073fc04f6ba13fcccc435">AFIO_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:ga113fe92dc8f073fc04f6ba13fcccc435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ced8ddefa2584cb540197a681ae3aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68ced8ddefa2584cb540197a681ae3aa">AFIO_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga68ced8ddefa2584cb540197a681ae3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0b957f573e9058d46707823f76544b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b957f573e9058d46707823f76544b">AFIO_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gadb0b957f573e9058d46707823f76544b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2efedaa9393277d5bc9b0819081089f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2efedaa9393277d5bc9b0819081089f">AFIO_EXTICR3_EXTI11_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:gac2efedaa9393277d5bc9b0819081089f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac39cba62bb1789a26357c9f2a8ced07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac39cba62bb1789a26357c9f2a8ced07">AFIO_EXTICR3_EXTI11_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gaac39cba62bb1789a26357c9f2a8ced07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c64cb7d1d35ed9cca38017c22f11b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c64cb7d1d35ed9cca38017c22f11b74">AFIO_EXTICR3_EXTI11_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td></tr>
<tr class="separator:ga0c64cb7d1d35ed9cca38017c22f11b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f8ae9550ea87d19f0a079e97781ede6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f8ae9550ea87d19f0a079e97781ede6">AFIO_EXTICR3_EXTI11_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr class="separator:ga5f8ae9550ea87d19f0a079e97781ede6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf4c6bc347fbcfe165f77022e8f62de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf4c6bc347fbcfe165f77022e8f62de">AFIO_EXTICR4_EXTI12</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga8bf4c6bc347fbcfe165f77022e8f62de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c3212d1a9bac9406b3f551d1ae11e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c3212d1a9bac9406b3f551d1ae11e2">AFIO_EXTICR4_EXTI13</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr class="separator:gae1c3212d1a9bac9406b3f551d1ae11e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118a1c525ee97874729cf90d6c24bd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga118a1c525ee97874729cf90d6c24bd88">AFIO_EXTICR4_EXTI14</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr class="separator:ga118a1c525ee97874729cf90d6c24bd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9915ab8c0c791aa21024509fa2c4dcae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9915ab8c0c791aa21024509fa2c4dcae">AFIO_EXTICR4_EXTI15</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr class="separator:ga9915ab8c0c791aa21024509fa2c4dcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14150cfe378ed40761843c901b55424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab14150cfe378ed40761843c901b55424">AFIO_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:gab14150cfe378ed40761843c901b55424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0372dff2ea38e52dc120abae0a9f614b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0372dff2ea38e52dc120abae0a9f614b">AFIO_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga0372dff2ea38e52dc120abae0a9f614b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2751b2064faf2a8486dc8ebc3df06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2751b2064faf2a8486dc8ebc3df06b">AFIO_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga4e2751b2064faf2a8486dc8ebc3df06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac49a8808676089ab81b76917fbdb83e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac49a8808676089ab81b76917fbdb83e2">AFIO_EXTICR4_EXTI12_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr class="separator:gac49a8808676089ab81b76917fbdb83e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c1dc0c5b0511a08df176e59ac54c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12c1dc0c5b0511a08df176e59ac54c62">AFIO_EXTICR4_EXTI12_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga12c1dc0c5b0511a08df176e59ac54c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2dcade1e8a16f4f56d24efa0fd9c266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2dcade1e8a16f4f56d24efa0fd9c266">AFIO_EXTICR4_EXTI12_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td></tr>
<tr class="separator:gaa2dcade1e8a16f4f56d24efa0fd9c266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350b1cf171fa08e0d2e9b01f4e81b3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga350b1cf171fa08e0d2e9b01f4e81b3d2">AFIO_EXTICR4_EXTI12_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr class="separator:ga350b1cf171fa08e0d2e9b01f4e81b3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef099d495c88bf713d4f1df6d1e757f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef099d495c88bf713d4f1df6d1e757f8">AFIO_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:gaef099d495c88bf713d4f1df6d1e757f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27c1cded5adf9c8d86937cfcba79772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27c1cded5adf9c8d86937cfcba79772">AFIO_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gae27c1cded5adf9c8d86937cfcba79772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725c50feb4fd0a4e88ac48966ece7ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga725c50feb4fd0a4e88ac48966ece7ec8">AFIO_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga725c50feb4fd0a4e88ac48966ece7ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96adabf5909e205280cb845d1e4a9be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96adabf5909e205280cb845d1e4a9be3">AFIO_EXTICR4_EXTI13_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga96adabf5909e205280cb845d1e4a9be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932d092952f72aa7d12021ccfa0aa124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932d092952f72aa7d12021ccfa0aa124">AFIO_EXTICR4_EXTI13_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga932d092952f72aa7d12021ccfa0aa124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964eb37a1deb6e7270b5a758c5178962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga964eb37a1deb6e7270b5a758c5178962">AFIO_EXTICR4_EXTI13_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td></tr>
<tr class="separator:ga964eb37a1deb6e7270b5a758c5178962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0c520aabf853685d41ed2cb803ea74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0c520aabf853685d41ed2cb803ea74">AFIO_EXTICR4_EXTI13_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr class="separator:gaef0c520aabf853685d41ed2cb803ea74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a0b67834bf0f920169b07dacb4ea275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a0b67834bf0f920169b07dacb4ea275">AFIO_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:ga4a0b67834bf0f920169b07dacb4ea275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0722a6e78dec2d4feb9e30e9e1d209b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0722a6e78dec2d4feb9e30e9e1d209b2">AFIO_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga0722a6e78dec2d4feb9e30e9e1d209b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e046a51a11685706f585ea9fcb28aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e046a51a11685706f585ea9fcb28aae">AFIO_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga7e046a51a11685706f585ea9fcb28aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9afe1bae8ab7d5309b0c0ceb45d5ec1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9afe1bae8ab7d5309b0c0ceb45d5ec1b">AFIO_EXTICR4_EXTI14_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga9afe1bae8ab7d5309b0c0ceb45d5ec1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71f26e3edb8046ead49160a37c4bf80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad71f26e3edb8046ead49160a37c4bf80">AFIO_EXTICR4_EXTI14_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gad71f26e3edb8046ead49160a37c4bf80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20127ce8264ecd09815d25d48e813d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20127ce8264ecd09815d25d48e813d41">AFIO_EXTICR4_EXTI14_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td></tr>
<tr class="separator:ga20127ce8264ecd09815d25d48e813d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f36f1af63d61f11841db5dda73348f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5f36f1af63d61f11841db5dda73348f">AFIO_EXTICR4_EXTI14_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:gae5f36f1af63d61f11841db5dda73348f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1523da936a40d9d9ef6aba6d47154c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1523da936a40d9d9ef6aba6d47154c5">AFIO_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:gaa1523da936a40d9d9ef6aba6d47154c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade31635e0f311f643cf6ad8a6920a7a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade31635e0f311f643cf6ad8a6920a7a8">AFIO_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gade31635e0f311f643cf6ad8a6920a7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73739a4bd90e11b9c24110728fd703c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73739a4bd90e11b9c24110728fd703c1">AFIO_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga73739a4bd90e11b9c24110728fd703c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga003d045f398ab5a524140ff7faf79bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga003d045f398ab5a524140ff7faf79bdd">AFIO_EXTICR4_EXTI15_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga003d045f398ab5a524140ff7faf79bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c536a6071be05fa17f6b543cc67fd15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c536a6071be05fa17f6b543cc67fd15">AFIO_EXTICR4_EXTI15_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga4c536a6071be05fa17f6b543cc67fd15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5dfd5b21357b531d31a5009bce6422d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5dfd5b21357b531d31a5009bce6422d">AFIO_EXTICR4_EXTI15_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td></tr>
<tr class="separator:gad5dfd5b21357b531d31a5009bce6422d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf568bebe87be1e8a7e1206658a50b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf568bebe87be1e8a7e1206658a50b3">AFIO_EXTICR4_EXTI15_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr class="separator:ga8cf568bebe87be1e8a7e1206658a50b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae062a243b69b8a56226b0349ec51a9ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae062a243b69b8a56226b0349ec51a9ef">SysTick_CTRL_ENABLE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gae062a243b69b8a56226b0349ec51a9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2621dc0d596c0c744d80e31f040820a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2621dc0d596c0c744d80e31f040820a">SysTick_CTRL_TICKINT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaf2621dc0d596c0c744d80e31f040820a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f84beb52c644f8eaa67e4067708c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f84beb52c644f8eaa67e4067708c7d">SysTick_CTRL_CLKSOURCE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaa1f84beb52c644f8eaa67e4067708c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088dc188d27ba601d5098bb0f7ec5ed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga088dc188d27ba601d5098bb0f7ec5ed7">SysTick_CTRL_COUNTFLAG</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga088dc188d27ba601d5098bb0f7ec5ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42fe61867f9c2975ef85d820856302f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42fe61867f9c2975ef85d820856302f5">SysTick_LOAD_RELOAD</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr class="separator:ga42fe61867f9c2975ef85d820856302f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20551e8942a2f7578740ef8d2797f5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20551e8942a2f7578740ef8d2797f5e2">SysTick_VAL_CURRENT</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr class="separator:ga20551e8942a2f7578740ef8d2797f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd8d9bf0fcebcaf96e2f9a131b123d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cd8d9bf0fcebcaf96e2f9a131b123d2">SysTick_CALIB_TENMS</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr class="separator:ga3cd8d9bf0fcebcaf96e2f9a131b123d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e88399828475c370fc777a1ab2d3d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e88399828475c370fc777a1ab2d3d58">SysTick_CALIB_SKEW</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga4e88399828475c370fc777a1ab2d3d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315aef6279fff87c0dd1fbb691e4d83d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315aef6279fff87c0dd1fbb691e4d83d">SysTick_CALIB_NOREF</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga315aef6279fff87c0dd1fbb691e4d83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524d6bb507267b757f54a89b89a8b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga524d6bb507267b757f54a89b89a8b7b2">NVIC_ISER_SETENA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga524d6bb507267b757f54a89b89a8b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4682204947d21842495025382e45a8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4682204947d21842495025382e45a8fb">NVIC_ISER_SETENA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga4682204947d21842495025382e45a8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f31ee863432615256b137741793a77a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f31ee863432615256b137741793a77a">NVIC_ISER_SETENA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga3f31ee863432615256b137741793a77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95058dbce83ff1339536029665d216e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95058dbce83ff1339536029665d216e8">NVIC_ISER_SETENA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga95058dbce83ff1339536029665d216e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb1cf3d86f49f6785d125fa18352039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bb1cf3d86f49f6785d125fa18352039">NVIC_ISER_SETENA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga8bb1cf3d86f49f6785d125fa18352039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131d008c6bc5bc26b989913d18d01204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131d008c6bc5bc26b989913d18d01204">NVIC_ISER_SETENA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga131d008c6bc5bc26b989913d18d01204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc5a554385260be8ebda6433b691fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc5a554385260be8ebda6433b691fb2">NVIC_ISER_SETENA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga6cc5a554385260be8ebda6433b691fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7851457a3c800072677e5cae54cc6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7851457a3c800072677e5cae54cc6cc">NVIC_ISER_SETENA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaf7851457a3c800072677e5cae54cc6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84068d07c3276a8c03b13aecf67a8ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84068d07c3276a8c03b13aecf67a8ca1">NVIC_ISER_SETENA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga84068d07c3276a8c03b13aecf67a8ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259f4752dc739afb8aaf1e4146019ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga259f4752dc739afb8aaf1e4146019ec9">NVIC_ISER_SETENA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga259f4752dc739afb8aaf1e4146019ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371e8d82dd1bcc44c2ea8e90a66c5ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga371e8d82dd1bcc44c2ea8e90a66c5ae5">NVIC_ISER_SETENA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga371e8d82dd1bcc44c2ea8e90a66c5ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a05a01f82e832e6da3452d39a7a6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a05a01f82e832e6da3452d39a7a6e2">NVIC_ISER_SETENA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaa9a05a01f82e832e6da3452d39a7a6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b78aa3c425d86301dc148de43115b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b78aa3c425d86301dc148de43115b48">NVIC_ISER_SETENA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga3b78aa3c425d86301dc148de43115b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447fc01ce241d2ae3cdb631498587efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga447fc01ce241d2ae3cdb631498587efd">NVIC_ISER_SETENA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga447fc01ce241d2ae3cdb631498587efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga320d26a7e0e94b3f459bec4c90a3559a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga320d26a7e0e94b3f459bec4c90a3559a">NVIC_ISER_SETENA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga320d26a7e0e94b3f459bec4c90a3559a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dcc230344b6e3401962a260e9ad7d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dcc230344b6e3401962a260e9ad7d45">NVIC_ISER_SETENA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga3dcc230344b6e3401962a260e9ad7d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c792f54013ef2bf46392c813a9f966e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c792f54013ef2bf46392c813a9f966e">NVIC_ISER_SETENA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga4c792f54013ef2bf46392c813a9f966e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574e2c400afa40e90866dec2746b6e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574e2c400afa40e90866dec2746b6e3a">NVIC_ISER_SETENA_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga574e2c400afa40e90866dec2746b6e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6e7ac573075a189cafae29dee4af3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6e7ac573075a189cafae29dee4af3e">NVIC_ISER_SETENA_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga5e6e7ac573075a189cafae29dee4af3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79519b08aa1fbf9449d754f03eaa49d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79519b08aa1fbf9449d754f03eaa49d6">NVIC_ISER_SETENA_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga79519b08aa1fbf9449d754f03eaa49d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf92a4a2157b8a53c07d0f13f6acc9d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf92a4a2157b8a53c07d0f13f6acc9d6b">NVIC_ISER_SETENA_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaf92a4a2157b8a53c07d0f13f6acc9d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765aebd3b4d179659c11212754d495d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765aebd3b4d179659c11212754d495d4">NVIC_ISER_SETENA_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga765aebd3b4d179659c11212754d495d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b78a46bbcf70086a2cd26973f7420cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b78a46bbcf70086a2cd26973f7420cd">NVIC_ISER_SETENA_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga8b78a46bbcf70086a2cd26973f7420cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2166c96acab924d0cc6e84c019046a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2166c96acab924d0cc6e84c019046a78">NVIC_ISER_SETENA_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga2166c96acab924d0cc6e84c019046a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a1543e4b66f8662a130e44811d63e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37a1543e4b66f8662a130e44811d63e8">NVIC_ISER_SETENA_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga37a1543e4b66f8662a130e44811d63e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac420cda087473b34c86e110b5de0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac420cda087473b34c86e110b5de0a">NVIC_ISER_SETENA_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gacbac420cda087473b34c86e110b5de0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75bfd414772f29ac8d7eb20000cbe94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf75bfd414772f29ac8d7eb20000cbe94">NVIC_ISER_SETENA_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaf75bfd414772f29ac8d7eb20000cbe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bda2dc8c0afc0b29f8b5ad13ec6fa43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bda2dc8c0afc0b29f8b5ad13ec6fa43">NVIC_ISER_SETENA_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga9bda2dc8c0afc0b29f8b5ad13ec6fa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed656de3e29c9870541b3c47041f0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed656de3e29c9870541b3c47041f0e2">NVIC_ISER_SETENA_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga5ed656de3e29c9870541b3c47041f0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565ddf52fd22e6d5aa9d606da5bfbb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga565ddf52fd22e6d5aa9d606da5bfbb96">NVIC_ISER_SETENA_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga565ddf52fd22e6d5aa9d606da5bfbb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd010353bce4fed442e08ea918a6642a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd010353bce4fed442e08ea918a6642a">NVIC_ISER_SETENA_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gafd010353bce4fed442e08ea918a6642a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1134b329f5284ae7b3e429cb905fa4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1134b329f5284ae7b3e429cb905fa4f">NVIC_ISER_SETENA_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gad1134b329f5284ae7b3e429cb905fa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab197009ecc0031bc0a8b62bcdbaff37b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab197009ecc0031bc0a8b62bcdbaff37b">NVIC_ISER_SETENA_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gab197009ecc0031bc0a8b62bcdbaff37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8048ac27c64c34aef747eb3845f07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb8048ac27c64c34aef747eb3845f07d">NVIC_ICER_CLRENA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gabb8048ac27c64c34aef747eb3845f07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c0e8d7ead740fbbc6efe1b44336c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7c0e8d7ead740fbbc6efe1b44336c4d">NVIC_ICER_CLRENA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad7c0e8d7ead740fbbc6efe1b44336c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701dd2c4365790c5a9506ecc41f9fe3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701dd2c4365790c5a9506ecc41f9fe3c">NVIC_ICER_CLRENA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga701dd2c4365790c5a9506ecc41f9fe3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5cb2478698a64c214d63d79aeeed75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace5cb2478698a64c214d63d79aeeed75">NVIC_ICER_CLRENA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gace5cb2478698a64c214d63d79aeeed75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff9f3ef9ac99c1b266ab1d8963b36560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff9f3ef9ac99c1b266ab1d8963b36560">NVIC_ICER_CLRENA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaff9f3ef9ac99c1b266ab1d8963b36560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892fafa00274551ee17971c5f419138b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892fafa00274551ee17971c5f419138b">NVIC_ICER_CLRENA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga892fafa00274551ee17971c5f419138b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd48066d81ddc85be2cb4dd71ddcb60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48066d81ddc85be2cb4dd71ddcb60">NVIC_ICER_CLRENA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gadfd48066d81ddc85be2cb4dd71ddcb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a92307738d1730bd21d55c6c065b526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a92307738d1730bd21d55c6c065b526">NVIC_ICER_CLRENA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga6a92307738d1730bd21d55c6c065b526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7132ff32947d90bf2f537591e77823c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7132ff32947d90bf2f537591e77823c">NVIC_ICER_CLRENA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gad7132ff32947d90bf2f537591e77823c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b4758eebf43cc2bfc8183a3517c8c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b4758eebf43cc2bfc8183a3517c8c0">NVIC_ICER_CLRENA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga08b4758eebf43cc2bfc8183a3517c8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f11ecc81c128ad3ef27899cd2a048dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f11ecc81c128ad3ef27899cd2a048dd">NVIC_ICER_CLRENA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga5f11ecc81c128ad3ef27899cd2a048dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b17e9837b0b1ccf28f7309afba8aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b17e9837b0b1ccf28f7309afba8aa7">NVIC_ICER_CLRENA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gad9b17e9837b0b1ccf28f7309afba8aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e4b35a58a123c2e8fa4edb7e81aaeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1e4b35a58a123c2e8fa4edb7e81aaeb">NVIC_ICER_CLRENA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gae1e4b35a58a123c2e8fa4edb7e81aaeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521ef47669c32ba4b6fb34cdee181115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga521ef47669c32ba4b6fb34cdee181115">NVIC_ICER_CLRENA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga521ef47669c32ba4b6fb34cdee181115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f787e52461b5e3f777290ac4b8ff6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f787e52461b5e3f777290ac4b8ff6fc">NVIC_ICER_CLRENA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga6f787e52461b5e3f777290ac4b8ff6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac937ce62879648e947d70a4db16727f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac937ce62879648e947d70a4db16727f0">NVIC_ICER_CLRENA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gac937ce62879648e947d70a4db16727f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a88004a2ac9b270d73ab1ff53300bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a88004a2ac9b270d73ab1ff53300bb">NVIC_ICER_CLRENA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaa6a88004a2ac9b270d73ab1ff53300bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73de40429d453b0a63ea4ed788e949f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73de40429d453b0a63ea4ed788e949f0">NVIC_ICER_CLRENA_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga73de40429d453b0a63ea4ed788e949f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393cfbe5e1ce46220aa5ebd9a1891d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393cfbe5e1ce46220aa5ebd9a1891d97">NVIC_ICER_CLRENA_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga393cfbe5e1ce46220aa5ebd9a1891d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fa2d0859938af8374b0ee52c7acb04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fa2d0859938af8374b0ee52c7acb04b">NVIC_ICER_CLRENA_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga7fa2d0859938af8374b0ee52c7acb04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02572a777aeac75a01c94f56e23ff07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02572a777aeac75a01c94f56e23ff07b">NVIC_ICER_CLRENA_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga02572a777aeac75a01c94f56e23ff07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df2313e7432cabddba0b974b8f4f020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df2313e7432cabddba0b974b8f4f020">NVIC_ICER_CLRENA_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga8df2313e7432cabddba0b974b8f4f020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c4599364e72b2d88ac386144a3fe7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c4599364e72b2d88ac386144a3fe7e">NVIC_ICER_CLRENA_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga16c4599364e72b2d88ac386144a3fe7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b9bade4bebc1c058325e1aafc3fd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16b9bade4bebc1c058325e1aafc3fd8f">NVIC_ICER_CLRENA_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga16b9bade4bebc1c058325e1aafc3fd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92531bd55ca6aa771993210d485c0f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa92531bd55ca6aa771993210d485c0f7">NVIC_ICER_CLRENA_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaa92531bd55ca6aa771993210d485c0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41766a9f4345819d8eea33b8753b9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41766a9f4345819d8eea33b8753b9f6">NVIC_ICER_CLRENA_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gab41766a9f4345819d8eea33b8753b9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1bb79682735090f6c1bbf2b298f6c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1bb79682735090f6c1bbf2b298f6c5b">NVIC_ICER_CLRENA_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gac1bb79682735090f6c1bbf2b298f6c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e63dfa3c37961071f48a76fd34e92e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e63dfa3c37961071f48a76fd34e92e9">NVIC_ICER_CLRENA_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga0e63dfa3c37961071f48a76fd34e92e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1793fa80d1a517c94dc975dc1270bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada1793fa80d1a517c94dc975dc1270bc">NVIC_ICER_CLRENA_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gada1793fa80d1a517c94dc975dc1270bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b389b9803af7187df08ab3031be9509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b389b9803af7187df08ab3031be9509">NVIC_ICER_CLRENA_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga9b389b9803af7187df08ab3031be9509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac7e634d9726387b9026c9504e52582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacac7e634d9726387b9026c9504e52582">NVIC_ICER_CLRENA_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gacac7e634d9726387b9026c9504e52582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d39e1daa7b9c636fe16951745b011d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d39e1daa7b9c636fe16951745b011d">NVIC_ICER_CLRENA_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga11d39e1daa7b9c636fe16951745b011d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb10af18569712590c4db5476292cf6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb10af18569712590c4db5476292cf6f">NVIC_ICER_CLRENA_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gafb10af18569712590c4db5476292cf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706ae5af63e84b9d9a901c030d39b2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga706ae5af63e84b9d9a901c030d39b2de">NVIC_ISPR_SETPEND</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga706ae5af63e84b9d9a901c030d39b2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea480702ab09562864852893b9005c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ea480702ab09562864852893b9005c2">NVIC_ISPR_SETPEND_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga4ea480702ab09562864852893b9005c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5d1b15a80c029c9aa985bb23a7ffb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d1b15a80c029c9aa985bb23a7ffb2">NVIC_ISPR_SETPEND_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga3b5d1b15a80c029c9aa985bb23a7ffb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2de13af9ff315637a1cd651847f022d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2de13af9ff315637a1cd651847f022d">NVIC_ISPR_SETPEND_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaa2de13af9ff315637a1cd651847f022d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76361988bf57c412fe73ffb799afd797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76361988bf57c412fe73ffb799afd797">NVIC_ISPR_SETPEND_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga76361988bf57c412fe73ffb799afd797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e69812ce2bb6458c0c6214b1307c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8e69812ce2bb6458c0c6214b1307c5e">NVIC_ISPR_SETPEND_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaa8e69812ce2bb6458c0c6214b1307c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95c03293d177e1bfe43be1d5eefbf5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95c03293d177e1bfe43be1d5eefbf5f8">NVIC_ISPR_SETPEND_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga95c03293d177e1bfe43be1d5eefbf5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee79d95614db51d2e0ff530d09673e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeee79d95614db51d2e0ff530d09673e9">NVIC_ISPR_SETPEND_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaeee79d95614db51d2e0ff530d09673e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga809b3f1ab6def76d15fa0b457445d244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga809b3f1ab6def76d15fa0b457445d244">NVIC_ISPR_SETPEND_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga809b3f1ab6def76d15fa0b457445d244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fae06b9e22eaeb3ee19bd19105b1ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fae06b9e22eaeb3ee19bd19105b1ae2">NVIC_ISPR_SETPEND_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga3fae06b9e22eaeb3ee19bd19105b1ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5459e94b315765d3f4e9ab9c6e00aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5459e94b315765d3f4e9ab9c6e00aae">NVIC_ISPR_SETPEND_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gac5459e94b315765d3f4e9ab9c6e00aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ef4ef84df65432e2e75448d851b789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ef4ef84df65432e2e75448d851b789">NVIC_ISPR_SETPEND_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga05ef4ef84df65432e2e75448d851b789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd66dd5953c24688917964115ae796f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbd66dd5953c24688917964115ae796f">NVIC_ISPR_SETPEND_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gacbd66dd5953c24688917964115ae796f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdcc8da708ddeee71a593050dfade50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdcc8da708ddeee71a593050dfade50">NVIC_ISPR_SETPEND_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga3cdcc8da708ddeee71a593050dfade50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae51ee8367ba000f48692a84505b2b620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae51ee8367ba000f48692a84505b2b620">NVIC_ISPR_SETPEND_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gae51ee8367ba000f48692a84505b2b620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6588454e29509bb1eae0c96a25bf7ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6588454e29509bb1eae0c96a25bf7ed9">NVIC_ISPR_SETPEND_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga6588454e29509bb1eae0c96a25bf7ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6fee7fe7c8ee64ddb5cd2a419ac88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6fee7fe7c8ee64ddb5cd2a419ac88e">NVIC_ISPR_SETPEND_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga4f6fee7fe7c8ee64ddb5cd2a419ac88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d421797a1718a74cf4ff4b58d4f4fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33d421797a1718a74cf4ff4b58d4f4fd">NVIC_ISPR_SETPEND_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga33d421797a1718a74cf4ff4b58d4f4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae2b82da99561dd033e74b0b3a3aad0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae2b82da99561dd033e74b0b3a3aad0b">NVIC_ISPR_SETPEND_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaae2b82da99561dd033e74b0b3a3aad0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a078aafa6253af4b17ca28cdbc3699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5a078aafa6253af4b17ca28cdbc3699">NVIC_ISPR_SETPEND_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gae5a078aafa6253af4b17ca28cdbc3699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d2e9109ecccd36be4e6230d95cd648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d2e9109ecccd36be4e6230d95cd648">NVIC_ISPR_SETPEND_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga07d2e9109ecccd36be4e6230d95cd648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf4ff376f8afcc661184028c713c5c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf4ff376f8afcc661184028c713c5c0">NVIC_ISPR_SETPEND_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga3cf4ff376f8afcc661184028c713c5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ddcc81d3c5e498ab99f23183bf4a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76ddcc81d3c5e498ab99f23183bf4a5b">NVIC_ISPR_SETPEND_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga76ddcc81d3c5e498ab99f23183bf4a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db2d31426967beb45500dd82816e6e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0db2d31426967beb45500dd82816e6e5">NVIC_ISPR_SETPEND_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga0db2d31426967beb45500dd82816e6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0b7e1a693eb4a090622b18f79a2b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec0b7e1a693eb4a090622b18f79a2b6d">NVIC_ISPR_SETPEND_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaec0b7e1a693eb4a090622b18f79a2b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91b78240ce32417e0916fce399c5035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac91b78240ce32417e0916fce399c5035">NVIC_ISPR_SETPEND_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gac91b78240ce32417e0916fce399c5035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6576e0ed8e79909372b9f29b36ea05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf6576e0ed8e79909372b9f29b36ea05">NVIC_ISPR_SETPEND_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gacf6576e0ed8e79909372b9f29b36ea05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc96581240b52ea223b8512e5fe404f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc96581240b52ea223b8512e5fe404f">NVIC_ISPR_SETPEND_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga1bc96581240b52ea223b8512e5fe404f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef6dcabdd3b151cf81f65f27f160c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef6dcabdd3b151cf81f65f27f160c8b">NVIC_ISPR_SETPEND_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gacef6dcabdd3b151cf81f65f27f160c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaae73e711685955c9bbd810a8750b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaae73e711685955c9bbd810a8750b2">NVIC_ISPR_SETPEND_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gacaaae73e711685955c9bbd810a8750b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc01bacfbd4e6533b8114ad67766f50a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc01bacfbd4e6533b8114ad67766f50a">NVIC_ISPR_SETPEND_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gadc01bacfbd4e6533b8114ad67766f50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7973887dda1478e3941782ec6cc33a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7973887dda1478e3941782ec6cc33a6">NVIC_ISPR_SETPEND_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gae7973887dda1478e3941782ec6cc33a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569e37431b777e42c39bd6a708150081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga569e37431b777e42c39bd6a708150081">NVIC_ISPR_SETPEND_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga569e37431b777e42c39bd6a708150081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c6a7e54654b4873816afad7984fbb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3c6a7e54654b4873816afad7984fbb0">NVIC_ICPR_CLRPEND</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gae3c6a7e54654b4873816afad7984fbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafecd77abe8ff78b4679c965b11e31ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafecd77abe8ff78b4679c965b11e31ac3">NVIC_ICPR_CLRPEND_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gafecd77abe8ff78b4679c965b11e31ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a68ba7be8374cbedfe18c15a852100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a68ba7be8374cbedfe18c15a852100">NVIC_ICPR_CLRPEND_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gad1a68ba7be8374cbedfe18c15a852100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad0271ce6eb2fd787881a526acc9ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad0271ce6eb2fd787881a526acc9ecf">NVIC_ICPR_CLRPEND_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga3ad0271ce6eb2fd787881a526acc9ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601ded5d1439ded3a734b80ae3d9ac42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601ded5d1439ded3a734b80ae3d9ac42">NVIC_ICPR_CLRPEND_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga601ded5d1439ded3a734b80ae3d9ac42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa186cf67d658dae40dd70cd0b55456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fa186cf67d658dae40dd70cd0b55456">NVIC_ICPR_CLRPEND_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga8fa186cf67d658dae40dd70cd0b55456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0560ad9cc66e9a4d3b6d918745752350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0560ad9cc66e9a4d3b6d918745752350">NVIC_ICPR_CLRPEND_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga0560ad9cc66e9a4d3b6d918745752350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81743f1b0f020b023cd627dc6b46eed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81743f1b0f020b023cd627dc6b46eed0">NVIC_ICPR_CLRPEND_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga81743f1b0f020b023cd627dc6b46eed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167cc46ce9628e5cbc971f9248fadbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga167cc46ce9628e5cbc971f9248fadbc9">NVIC_ICPR_CLRPEND_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga167cc46ce9628e5cbc971f9248fadbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19da2023fbcc3856feb1c5e8143d3126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19da2023fbcc3856feb1c5e8143d3126">NVIC_ICPR_CLRPEND_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga19da2023fbcc3856feb1c5e8143d3126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8047a8411c6e505edab25c0c7db179df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8047a8411c6e505edab25c0c7db179df">NVIC_ICPR_CLRPEND_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga8047a8411c6e505edab25c0c7db179df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9631ca376fd2fb30ca9fba782dbcebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9631ca376fd2fb30ca9fba782dbcebc">NVIC_ICPR_CLRPEND_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gae9631ca376fd2fb30ca9fba782dbcebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a8a83be00f68acd6d3a6d8dcd81c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a8a83be00f68acd6d3a6d8dcd81c73">NVIC_ICPR_CLRPEND_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga65a8a83be00f68acd6d3a6d8dcd81c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1535690e1151004707902cc49f280d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1535690e1151004707902cc49f280d2">NVIC_ICPR_CLRPEND_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gac1535690e1151004707902cc49f280d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704f098169cbfd48746e6fdb647cb139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga704f098169cbfd48746e6fdb647cb139">NVIC_ICPR_CLRPEND_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga704f098169cbfd48746e6fdb647cb139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764a5bb88ee730049cdaa9823238e4eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga764a5bb88ee730049cdaa9823238e4eb">NVIC_ICPR_CLRPEND_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga764a5bb88ee730049cdaa9823238e4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641b9f2fc8a75d9a0f08ee9e764ae67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641b9f2fc8a75d9a0f08ee9e764ae67e">NVIC_ICPR_CLRPEND_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga641b9f2fc8a75d9a0f08ee9e764ae67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9563b3bc48251e3048bba95dcd8ce2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9563b3bc48251e3048bba95dcd8ce2ed">NVIC_ICPR_CLRPEND_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga9563b3bc48251e3048bba95dcd8ce2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafd4aa7dbd587713c5f8460021ffbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacafd4aa7dbd587713c5f8460021ffbbf">NVIC_ICPR_CLRPEND_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gacafd4aa7dbd587713c5f8460021ffbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb158cb09839a27399daaec82596bdae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb158cb09839a27399daaec82596bdae">NVIC_ICPR_CLRPEND_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gacb158cb09839a27399daaec82596bdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa77e3164f76f55c8b65716f7e78b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fa77e3164f76f55c8b65716f7e78b3c">NVIC_ICPR_CLRPEND_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga4fa77e3164f76f55c8b65716f7e78b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913321e79e4566f2589d0cf0cbc69951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga913321e79e4566f2589d0cf0cbc69951">NVIC_ICPR_CLRPEND_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga913321e79e4566f2589d0cf0cbc69951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b95b5d83cfed1dc8e93252f350738f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82b95b5d83cfed1dc8e93252f350738f">NVIC_ICPR_CLRPEND_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga82b95b5d83cfed1dc8e93252f350738f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48498de37ce0e3630539a40e9748ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa48498de37ce0e3630539a40e9748ac8">NVIC_ICPR_CLRPEND_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaa48498de37ce0e3630539a40e9748ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7976e3ca5e53e365b2d5fe622f738800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7976e3ca5e53e365b2d5fe622f738800">NVIC_ICPR_CLRPEND_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga7976e3ca5e53e365b2d5fe622f738800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5aa740ee8b8ddcc9e28cad9cc2e287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5aa740ee8b8ddcc9e28cad9cc2e287">NVIC_ICPR_CLRPEND_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga2a5aa740ee8b8ddcc9e28cad9cc2e287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71fd6b864214fc20cda783f983a3b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71fd6b864214fc20cda783f983a3b99">NVIC_ICPR_CLRPEND_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gae71fd6b864214fc20cda783f983a3b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d5368aef48a813695090fd367ec4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5d5368aef48a813695090fd367ec4a6">NVIC_ICPR_CLRPEND_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gae5d5368aef48a813695090fd367ec4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8092ee7e81ecfa33294e8dc972e736a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8092ee7e81ecfa33294e8dc972e736a1">NVIC_ICPR_CLRPEND_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga8092ee7e81ecfa33294e8dc972e736a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e05fe155495b02aa07f086600d362af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e05fe155495b02aa07f086600d362af">NVIC_ICPR_CLRPEND_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga0e05fe155495b02aa07f086600d362af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72eea853122e43a77db5d11cf189b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd72eea853122e43a77db5d11cf189b2">NVIC_ICPR_CLRPEND_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gacd72eea853122e43a77db5d11cf189b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3482d26f4a66f2e345f5877e5b7d4f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3482d26f4a66f2e345f5877e5b7d4f59">NVIC_ICPR_CLRPEND_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga3482d26f4a66f2e345f5877e5b7d4f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb29b21f8ac81d048b70b6ae17518ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfb29b21f8ac81d048b70b6ae17518ee">NVIC_ICPR_CLRPEND_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gabfb29b21f8ac81d048b70b6ae17518ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00015005adbb6e281ac05f29b862772b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00015005adbb6e281ac05f29b862772b">NVIC_IABR_ACTIVE</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga00015005adbb6e281ac05f29b862772b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96b2c2bf18a5845f65c23761f35c20c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf96b2c2bf18a5845f65c23761f35c20c">NVIC_IABR_ACTIVE_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf96b2c2bf18a5845f65c23761f35c20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b032782f6ee599b3e6c67a915f2a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b032782f6ee599b3e6c67a915f2a77">NVIC_IABR_ACTIVE_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga29b032782f6ee599b3e6c67a915f2a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87128e17a9e614347d5b27f2e53c92cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87128e17a9e614347d5b27f2e53c92cc">NVIC_IABR_ACTIVE_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga87128e17a9e614347d5b27f2e53c92cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b70628725abd184e4f3258f25552ad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b70628725abd184e4f3258f25552ad4">NVIC_IABR_ACTIVE_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga0b70628725abd184e4f3258f25552ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31486ae04d73eace12011a850855ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad31486ae04d73eace12011a850855ffc">NVIC_IABR_ACTIVE_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gad31486ae04d73eace12011a850855ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabdfde449fc6a3c5c6bf5236ebbd14e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabdfde449fc6a3c5c6bf5236ebbd14e5">NVIC_IABR_ACTIVE_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaabdfde449fc6a3c5c6bf5236ebbd14e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9888c42aada7bd962b44a207954f7209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9888c42aada7bd962b44a207954f7209">NVIC_IABR_ACTIVE_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga9888c42aada7bd962b44a207954f7209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9028f6886fca410cb526352999f4911a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9028f6886fca410cb526352999f4911a">NVIC_IABR_ACTIVE_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga9028f6886fca410cb526352999f4911a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101fc66c184d311ee995db2c8c82ef95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga101fc66c184d311ee995db2c8c82ef95">NVIC_IABR_ACTIVE_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga101fc66c184d311ee995db2c8c82ef95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6521600ff1bccc832e252b1b5676dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6521600ff1bccc832e252b1b5676dd">NVIC_IABR_ACTIVE_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaed6521600ff1bccc832e252b1b5676dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c29cb59542e009f5908814bc73f699a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c29cb59542e009f5908814bc73f699a">NVIC_IABR_ACTIVE_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga1c29cb59542e009f5908814bc73f699a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3ac5a2c4b87dc781facd9f0ab2faa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3ac5a2c4b87dc781facd9f0ab2faa9">NVIC_IABR_ACTIVE_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaae3ac5a2c4b87dc781facd9f0ab2faa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf67765093e4ee4b2911e5f29b011e1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf67765093e4ee4b2911e5f29b011e1a1">NVIC_IABR_ACTIVE_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaf67765093e4ee4b2911e5f29b011e1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b52deba459b2a9a6d2379c9b0b0c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b52deba459b2a9a6d2379c9b0b0c26">NVIC_IABR_ACTIVE_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga29b52deba459b2a9a6d2379c9b0b0c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393379d79019d81602dbc4311edc21fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393379d79019d81602dbc4311edc21fe">NVIC_IABR_ACTIVE_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga393379d79019d81602dbc4311edc21fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9abe638115ec30e599c34c839515dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9abe638115ec30e599c34c839515dd4">NVIC_IABR_ACTIVE_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gab9abe638115ec30e599c34c839515dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac87de01e114b011a900bca17e7b729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac87de01e114b011a900bca17e7b729">NVIC_IABR_ACTIVE_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gadac87de01e114b011a900bca17e7b729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a870327f07feef53199fe4befb2464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7a870327f07feef53199fe4befb2464">NVIC_IABR_ACTIVE_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gac7a870327f07feef53199fe4befb2464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16bd00a6c07b193fa07761bc4c68cf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16bd00a6c07b193fa07761bc4c68cf1a">NVIC_IABR_ACTIVE_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga16bd00a6c07b193fa07761bc4c68cf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5368786bfb44b9d31c62c180cf089b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5368786bfb44b9d31c62c180cf089b77">NVIC_IABR_ACTIVE_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga5368786bfb44b9d31c62c180cf089b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1a8c8e757e6d7a30c4dc2073693724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad1a8c8e757e6d7a30c4dc2073693724">NVIC_IABR_ACTIVE_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaad1a8c8e757e6d7a30c4dc2073693724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89fc27cdcb3a0291dcb03b8d2537b566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89fc27cdcb3a0291dcb03b8d2537b566">NVIC_IABR_ACTIVE_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga89fc27cdcb3a0291dcb03b8d2537b566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1e16e90060fae9442e54a02aade2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1e16e90060fae9442e54a02aade2c3">NVIC_IABR_ACTIVE_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga1a1e16e90060fae9442e54a02aade2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423a9b1f0e4d06137bceaea3d482d7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423a9b1f0e4d06137bceaea3d482d7f9">NVIC_IABR_ACTIVE_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga423a9b1f0e4d06137bceaea3d482d7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7cb5ecc8420bde213d4e25d698bad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7cb5ecc8420bde213d4e25d698bad0">NVIC_IABR_ACTIVE_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga2a7cb5ecc8420bde213d4e25d698bad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3be82eac5db87b085ced6424940e36d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3be82eac5db87b085ced6424940e36d7">NVIC_IABR_ACTIVE_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga3be82eac5db87b085ced6424940e36d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b17346a5573c34ca0d8fc3e8ebee702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b17346a5573c34ca0d8fc3e8ebee702">NVIC_IABR_ACTIVE_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga5b17346a5573c34ca0d8fc3e8ebee702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a42e366c56ce09eb944c8f20c520004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a42e366c56ce09eb944c8f20c520004">NVIC_IABR_ACTIVE_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga2a42e366c56ce09eb944c8f20c520004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2736661ca2d3411bede3dfdbe51edbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2736661ca2d3411bede3dfdbe51edbb">NVIC_IABR_ACTIVE_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gad2736661ca2d3411bede3dfdbe51edbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2b52a462248fe00401170951e51e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2b52a462248fe00401170951e51e10">NVIC_IABR_ACTIVE_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga9e2b52a462248fe00401170951e51e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41ab2699910a3c837f177b81e5c40d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41ab2699910a3c837f177b81e5c40d33">NVIC_IABR_ACTIVE_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga41ab2699910a3c837f177b81e5c40d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7816041fba7d83cd8b3dd1ba10f80c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7816041fba7d83cd8b3dd1ba10f80c4a">NVIC_IABR_ACTIVE_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga7816041fba7d83cd8b3dd1ba10f80c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3b08d85a1acb7ceb1e099323dcccab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3b08d85a1acb7ceb1e099323dcccab">NVIC_IPR0_PRI_0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga7a3b08d85a1acb7ceb1e099323dcccab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23faf79e734bfdb5799fac5916ff10cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23faf79e734bfdb5799fac5916ff10cb">NVIC_IPR0_PRI_1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga23faf79e734bfdb5799fac5916ff10cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ea52e5abb18a63bd4c7578e47a1446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80ea52e5abb18a63bd4c7578e47a1446">NVIC_IPR0_PRI_2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga80ea52e5abb18a63bd4c7578e47a1446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9104db3d83a6c566e8bfd2a4b33a7145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9104db3d83a6c566e8bfd2a4b33a7145">NVIC_IPR0_PRI_3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga9104db3d83a6c566e8bfd2a4b33a7145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1282075e5142524bb85e3d2df0102501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1282075e5142524bb85e3d2df0102501">NVIC_IPR1_PRI_4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga1282075e5142524bb85e3d2df0102501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63b4e9a76d033470c30e0858306ddb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b4e9a76d033470c30e0858306ddb2">NVIC_IPR1_PRI_5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gaa63b4e9a76d033470c30e0858306ddb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b2966818c404ea29e2db4667a3a6f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b2966818c404ea29e2db4667a3a6f41">NVIC_IPR1_PRI_6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga8b2966818c404ea29e2db4667a3a6f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c1da5dac82bf4644b0a11c3a39cb2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c1da5dac82bf4644b0a11c3a39cb2d">NVIC_IPR1_PRI_7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga96c1da5dac82bf4644b0a11c3a39cb2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02b1193affeeae87f9b1e8af4feded1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02b1193affeeae87f9b1e8af4feded1">NVIC_IPR2_PRI_8</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gad02b1193affeeae87f9b1e8af4feded1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98647b92f40858b03174d73fa9aa50e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98647b92f40858b03174d73fa9aa50e2">NVIC_IPR2_PRI_9</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga98647b92f40858b03174d73fa9aa50e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2498ad6390c001f5520f17600935041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2498ad6390c001f5520f17600935041">NVIC_IPR2_PRI_10</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gad2498ad6390c001f5520f17600935041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f3bb417d3518b39303b9523c1461c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33f3bb417d3518b39303b9523c1461c1">NVIC_IPR2_PRI_11</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga33f3bb417d3518b39303b9523c1461c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5871dc95a2ca809773a1dde818c63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a5871dc95a2ca809773a1dde818c63c">NVIC_IPR3_PRI_12</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga1a5871dc95a2ca809773a1dde818c63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada03b8dae40bf704e4bf523d1aa22496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada03b8dae40bf704e4bf523d1aa22496">NVIC_IPR3_PRI_13</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gada03b8dae40bf704e4bf523d1aa22496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966d733853ca1b07d12b7c66bfe7eb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga966d733853ca1b07d12b7c66bfe7eb3c">NVIC_IPR3_PRI_14</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga966d733853ca1b07d12b7c66bfe7eb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd3de39c1d0c6c9efbb9fab3b62d094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd3de39c1d0c6c9efbb9fab3b62d094">NVIC_IPR3_PRI_15</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga9bd3de39c1d0c6c9efbb9fab3b62d094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc57da3ac7ef9d6de3b0a1ad84a35c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbc57da3ac7ef9d6de3b0a1ad84a35c3">NVIC_IPR4_PRI_16</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gacbc57da3ac7ef9d6de3b0a1ad84a35c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbcf647ec5f3b88447c40d82cbba784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbcf647ec5f3b88447c40d82cbba784">NVIC_IPR4_PRI_17</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga8fbcf647ec5f3b88447c40d82cbba784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5980ea116aae6400b74fcbb7ab69db05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5980ea116aae6400b74fcbb7ab69db05">NVIC_IPR4_PRI_18</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga5980ea116aae6400b74fcbb7ab69db05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d53e0b085d3151bead07fae93f507b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d53e0b085d3151bead07fae93f507b8">NVIC_IPR4_PRI_19</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga5d53e0b085d3151bead07fae93f507b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03b60b41f202d008226bc4a9596a833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03b60b41f202d008226bc4a9596a833">NVIC_IPR5_PRI_20</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gaa03b60b41f202d008226bc4a9596a833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98a9cb7398fba35957f0d9a39451506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98a9cb7398fba35957f0d9a39451506">NVIC_IPR5_PRI_21</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gac98a9cb7398fba35957f0d9a39451506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b37a77e86e910e5f16fec4c1bac200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b37a77e86e910e5f16fec4c1bac200">NVIC_IPR5_PRI_22</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gab8b37a77e86e910e5f16fec4c1bac200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2bc84f21dc418ebca068a7a74fbf13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc2bc84f21dc418ebca068a7a74fbf13">NVIC_IPR5_PRI_23</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:gabc2bc84f21dc418ebca068a7a74fbf13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35639332d0dd2169659dacb334be746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac35639332d0dd2169659dacb334be746">NVIC_IPR6_PRI_24</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gac35639332d0dd2169659dacb334be746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31813e988f709143c47b376411b63be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31813e988f709143c47b376411b63be3">NVIC_IPR6_PRI_25</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga31813e988f709143c47b376411b63be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae874a405758adfc16a21ab2492cc01aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae874a405758adfc16a21ab2492cc01aa">NVIC_IPR6_PRI_26</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gae874a405758adfc16a21ab2492cc01aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc988dabd555381a1e8546e8b0d4152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc988dabd555381a1e8546e8b0d4152">NVIC_IPR6_PRI_27</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga6cc988dabd555381a1e8546e8b0d4152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c01a412ea1d6b0659e53f23edaa42b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c01a412ea1d6b0659e53f23edaa42b9">NVIC_IPR7_PRI_28</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga8c01a412ea1d6b0659e53f23edaa42b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab867187fcd218881e0309938fe902674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab867187fcd218881e0309938fe902674">NVIC_IPR7_PRI_29</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gab867187fcd218881e0309938fe902674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7e7058f4cf233a7b220bfeb1048443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7e7058f4cf233a7b220bfeb1048443">NVIC_IPR7_PRI_30</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gabe7e7058f4cf233a7b220bfeb1048443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df57e06dd24110f7a228efa85131bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df57e06dd24110f7a228efa85131bbe">NVIC_IPR7_PRI_31</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga8df57e06dd24110f7a228efa85131bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d41122756e2a2a01f07f5863312a0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d41122756e2a2a01f07f5863312a0b3">SCB_CPUID_REVISION</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga8d41122756e2a2a01f07f5863312a0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga550badbbe87c076419c0cc1c914b6d3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga550badbbe87c076419c0cc1c914b6d3c">SCB_CPUID_PARTNO</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td></tr>
<tr class="separator:ga550badbbe87c076419c0cc1c914b6d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601f7f9ef2f371fc3316931cacddd914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601f7f9ef2f371fc3316931cacddd914">SCB_CPUID_Constant</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:ga601f7f9ef2f371fc3316931cacddd914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2918ac8b94d21ece6e60d8e57466b3ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2918ac8b94d21ece6e60d8e57466b3ac">SCB_CPUID_VARIANT</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:ga2918ac8b94d21ece6e60d8e57466b3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d13461f7ac56baf2bc2005f49b08c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d13461f7ac56baf2bc2005f49b08c9">SCB_CPUID_IMPLEMENTER</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga07d13461f7ac56baf2bc2005f49b08c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03823cedb24b4d4c95812f121a2f493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03823cedb24b4d4c95812f121a2f493">SCB_ICSR_VECTACTIVE</a>&#160;&#160;&#160;((uint32_t)0x000001FF)</td></tr>
<tr class="separator:gaa03823cedb24b4d4c95812f121a2f493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842275c9ea59be843c92d28bda1e554c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga842275c9ea59be843c92d28bda1e554c">SCB_ICSR_RETTOBASE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga842275c9ea59be843c92d28bda1e554c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ba96d4d975d2ad3cd43c091b1e65af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91ba96d4d975d2ad3cd43c091b1e65af">SCB_ICSR_VECTPENDING</a>&#160;&#160;&#160;((uint32_t)0x003FF000)</td></tr>
<tr class="separator:ga91ba96d4d975d2ad3cd43c091b1e65af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc9f4da4f73fd9aaeee3a8c97dac8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddc9f4da4f73fd9aaeee3a8c97dac8c2">SCB_ICSR_ISRPENDING</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaddc9f4da4f73fd9aaeee3a8c97dac8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga699279156aae0333110fe24a5e4e3d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga699279156aae0333110fe24a5e4e3d21">SCB_ICSR_ISRPREEMPT</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga699279156aae0333110fe24a5e4e3d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739c687961a5555b6a3903b617461892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739c687961a5555b6a3903b617461892">SCB_ICSR_PENDSTCLR</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga739c687961a5555b6a3903b617461892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1208f2e1fba16f8ce1fd533f48228898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1208f2e1fba16f8ce1fd533f48228898">SCB_ICSR_PENDSTSET</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga1208f2e1fba16f8ce1fd533f48228898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b3c1eebacbbc3d33ecf875e2e298a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3c1eebacbbc3d33ecf875e2e298a1">SCB_ICSR_PENDSVCLR</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga84b3c1eebacbbc3d33ecf875e2e298a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d08b3c1bd96c4c12dddd25aea063e35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d08b3c1bd96c4c12dddd25aea063e35">SCB_ICSR_PENDSVSET</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga4d08b3c1bd96c4c12dddd25aea063e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7d69b63652f05f4ff9b72d110dec7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7d69b63652f05f4ff9b72d110dec7a">SCB_ICSR_NMIPENDSET</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga0a7d69b63652f05f4ff9b72d110dec7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a53fe56449df9763635b9ef14ec4eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a53fe56449df9763635b9ef14ec4eef">SCB_VTOR_TBLOFF</a>&#160;&#160;&#160;((uint32_t)0x1FFFFF80)</td></tr>
<tr class="separator:ga1a53fe56449df9763635b9ef14ec4eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfbd687e656472904d65b6e76e60d32c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfbd687e656472904d65b6e76e60d32c">SCB_VTOR_TBLBASE</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gadfbd687e656472904d65b6e76e60d32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec31f9ed3b476e1ec623b0d89df51280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec31f9ed3b476e1ec623b0d89df51280">SCB_AIRCR_VECTRESET</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaec31f9ed3b476e1ec623b0d89df51280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d9b3c94c860a0b0b038285ca817fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d9b3c94c860a0b0b038285ca817fd3">SCB_AIRCR_VECTCLRACTIVE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gae3d9b3c94c860a0b0b038285ca817fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c65d10100e2fb5fdcf826b2573b5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86c65d10100e2fb5fdcf826b2573b5d8">SCB_AIRCR_SYSRESETREQ</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga86c65d10100e2fb5fdcf826b2573b5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562fa27a50d34fb3e182eb90d1de7457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562fa27a50d34fb3e182eb90d1de7457">SCB_AIRCR_PRIGROUP</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr class="separator:ga562fa27a50d34fb3e182eb90d1de7457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ed5772b7584aa9100568c39883e2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73ed5772b7584aa9100568c39883e2e2">SCB_AIRCR_PRIGROUP_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga73ed5772b7584aa9100568c39883e2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71495c63cf23ccc57ef1d00ce05bccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71495c63cf23ccc57ef1d00ce05bccd">SCB_AIRCR_PRIGROUP_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gae71495c63cf23ccc57ef1d00ce05bccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga355be0b34a767b11718c8e3640e8de7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga355be0b34a767b11718c8e3640e8de7e">SCB_AIRCR_PRIGROUP_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga355be0b34a767b11718c8e3640e8de7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10749836707315bc2ede47d13478bf1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10749836707315bc2ede47d13478bf1d">SCB_AIRCR_PRIGROUP0</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga10749836707315bc2ede47d13478bf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372eac3d95632115359a016557cc9692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga372eac3d95632115359a016557cc9692">SCB_AIRCR_PRIGROUP1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga372eac3d95632115359a016557cc9692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75877ae3cc09849e0c4ccf2711d4780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa75877ae3cc09849e0c4ccf2711d4780">SCB_AIRCR_PRIGROUP2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaa75877ae3cc09849e0c4ccf2711d4780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8f6a9d617d3fed71ee7379243560d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf8f6a9d617d3fed71ee7379243560d1">SCB_AIRCR_PRIGROUP3</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:gadf8f6a9d617d3fed71ee7379243560d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfd544733beb12e6097d3c58cfccee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfd544733beb12e6097d3c58cfccee5">SCB_AIRCR_PRIGROUP4</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga9dfd544733beb12e6097d3c58cfccee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb910c0ebae3006b6f6892794627268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb910c0ebae3006b6f6892794627268">SCB_AIRCR_PRIGROUP5</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td></tr>
<tr class="separator:ga0fb910c0ebae3006b6f6892794627268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7aa631763933a39471da41af3cfb54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7aa631763933a39471da41af3cfb54">SCB_AIRCR_PRIGROUP6</a>&#160;&#160;&#160;((uint32_t)0x00000600)</td></tr>
<tr class="separator:gabe7aa631763933a39471da41af3cfb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2decaa6e4210f1432b59b6939808c61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2decaa6e4210f1432b59b6939808c61c">SCB_AIRCR_PRIGROUP7</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr class="separator:ga2decaa6e4210f1432b59b6939808c61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5876f1c12d6322a188b09efe77f69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5876f1c12d6322a188b09efe77f69d">SCB_AIRCR_ENDIANESS</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gade5876f1c12d6322a188b09efe77f69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c09346491834693c481c5d5a20886d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c09346491834693c481c5d5a20886d">SCB_AIRCR_VECTKEY</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr class="separator:gae9c09346491834693c481c5d5a20886d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef484612839a04567ebaeeb57ca0b015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef484612839a04567ebaeeb57ca0b015">SCB_SCR_SLEEPONEXIT</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gaef484612839a04567ebaeeb57ca0b015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f4f02bfc91aef800b88fa58329cb92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92">SCB_SCR_SLEEPDEEP</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gac4f4f02bfc91aef800b88fa58329cb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe02e0bb7621be2b7c53f4acd9e8f8c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe02e0bb7621be2b7c53f4acd9e8f8c5">SCB_SCR_SEVONPEND</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:gafe02e0bb7621be2b7c53f4acd9e8f8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga737bd09d6c94b325cfe96733585ee307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga737bd09d6c94b325cfe96733585ee307">SCB_CCR_NONBASETHRDENA</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga737bd09d6c94b325cfe96733585ee307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f3eb65ed64479d1c4223b69be60a786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3eb65ed64479d1c4223b69be60a786">SCB_CCR_USERSETMPEND</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga7f3eb65ed64479d1c4223b69be60a786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a075d1f9722f6972ed1a98305e24cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a075d1f9722f6972ed1a98305e24cf9">SCB_CCR_UNALIGN_TRP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga6a075d1f9722f6972ed1a98305e24cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1ca0625d0b4b5be3c4332258c28ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1ca0625d0b4b5be3c4332258c28ec4">SCB_CCR_DIV_0_TRP</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga9a1ca0625d0b4b5be3c4332258c28ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985f7560606f6e257a8b2bc2671ed33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga985f7560606f6e257a8b2bc2671ed33d">SCB_CCR_BFHFNMIGN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga985f7560606f6e257a8b2bc2671ed33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c71d4e534d7d822ce32c3dec82bebd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c71d4e534d7d822ce32c3dec82bebd9">SCB_CCR_STKALIGN</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga8c71d4e534d7d822ce32c3dec82bebd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60573307b1130b04328515e7763d46ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60573307b1130b04328515e7763d46ae">SCB_SHPR_PRI_N</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga60573307b1130b04328515e7763d46ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983c00520a6b78a9460ae3111dfa30e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983c00520a6b78a9460ae3111dfa30e8">SCB_SHPR_PRI_N1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga983c00520a6b78a9460ae3111dfa30e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95e7b7b52dfa7c7a36f58aa0647b7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab95e7b7b52dfa7c7a36f58aa0647b7fc">SCB_SHPR_PRI_N2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gab95e7b7b52dfa7c7a36f58aa0647b7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddf910806ca32e520bffc56c4cbca4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ddf910806ca32e520bffc56c4cbca4a">SCB_SHPR_PRI_N3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga1ddf910806ca32e520bffc56c4cbca4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e9f142e8f310010b8314e41d21bef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e9f142e8f310010b8314e41d21bef1">SCB_SHCSR_MEMFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf7e9f142e8f310010b8314e41d21bef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a35f7e2e94c192befb04bab6976598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a35f7e2e94c192befb04bab6976598">SCB_SHCSR_BUSFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga22a35f7e2e94c192befb04bab6976598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6121f12dfa519ab80357d2389830990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6121f12dfa519ab80357d2389830990">SCB_SHCSR_USGFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gab6121f12dfa519ab80357d2389830990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395ad78789946e84ddbb0a91a575331d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga395ad78789946e84ddbb0a91a575331d">SCB_SHCSR_SVCALLACT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga395ad78789946e84ddbb0a91a575331d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d926840743a22c4ff50db650b2a0d75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d926840743a22c4ff50db650b2a0d75">SCB_SHCSR_MONITORACT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga9d926840743a22c4ff50db650b2a0d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ce384582328f1a9d38466239e03017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5ce384582328f1a9d38466239e03017">SCB_SHCSR_PENDSVACT</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gae5ce384582328f1a9d38466239e03017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f474b85e95da35c9ee1f59d3e3ffbdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f474b85e95da35c9ee1f59d3e3ffbdb">SCB_SHCSR_SYSTICKACT</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga2f474b85e95da35c9ee1f59d3e3ffbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4a7079ca06fdca02ebe45cd6432cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4a7079ca06fdca02ebe45cd6432cd0">SCB_SHCSR_USGFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga5d4a7079ca06fdca02ebe45cd6432cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac0c649448a364c53b212ba515e433d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafac0c649448a364c53b212ba515e433d">SCB_SHCSR_MEMFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gafac0c649448a364c53b212ba515e433d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2813665d25281e4777600f0cbdc99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2813665d25281e4777600f0cbdc99c">SCB_SHCSR_BUSFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga5c2813665d25281e4777600f0cbdc99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1300357a6f3ff42e08be39ed6dbfea73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1300357a6f3ff42e08be39ed6dbfea73">SCB_SHCSR_SVCALLPENDED</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga1300357a6f3ff42e08be39ed6dbfea73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2465518e8ed884599f6b882f27ee6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2465518e8ed884599f6b882f27ee6f0">SCB_SHCSR_MEMFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gac2465518e8ed884599f6b882f27ee6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213b425d7d1da3cbaf977d90dc29297d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga213b425d7d1da3cbaf977d90dc29297d">SCB_SHCSR_BUSFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga213b425d7d1da3cbaf977d90dc29297d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc5ea368212d871d8fce47fee90527a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc5ea368212d871d8fce47fee90527a">SCB_SHCSR_USGFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga5cc5ea368212d871d8fce47fee90527a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc88b5969d2dbb51bf897110d3cc0242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc88b5969d2dbb51bf897110d3cc0242">SCB_CFSR_IACCVIOL</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gafc88b5969d2dbb51bf897110d3cc0242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f410df03c7f484fabaa4119abd9746d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f410df03c7f484fabaa4119abd9746d">SCB_CFSR_DACCVIOL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9f410df03c7f484fabaa4119abd9746d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5332dd0529939aff8423098fa15ad0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5332dd0529939aff8423098fa15ad0dc">SCB_CFSR_MUNSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga5332dd0529939aff8423098fa15ad0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1e442beded4c10598ed3004e8189cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1e442beded4c10598ed3004e8189cb">SCB_CFSR_MSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga4b1e442beded4c10598ed3004e8189cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36c9f483ec60455b3b1c26ea982e214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa36c9f483ec60455b3b1c26ea982e214">SCB_CFSR_MMARVALID</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa36c9f483ec60455b3b1c26ea982e214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378bbf2518753b08a0c179c2e268dc50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378bbf2518753b08a0c179c2e268dc50">SCB_CFSR_IBUSERR</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga378bbf2518753b08a0c179c2e268dc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eaebb9d9bc21b989cd725c6e6f15803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eaebb9d9bc21b989cd725c6e6f15803">SCB_CFSR_PRECISERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga5eaebb9d9bc21b989cd725c6e6f15803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2464f89eaba18baa6249586cc5b79b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2464f89eaba18baa6249586cc5b79b3">SCB_CFSR_IMPRECISERR</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gad2464f89eaba18baa6249586cc5b79b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d8bc67ad889cf6e7ae4f2f25add5fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8bc67ad889cf6e7ae4f2f25add5fe">SCB_CFSR_UNSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gac0d8bc67ad889cf6e7ae4f2f25add5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923371d7146ba7049580ade8ade972b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923371d7146ba7049580ade8ade972b7">SCB_CFSR_STKERR</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga923371d7146ba7049580ade8ade972b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98e5207b4666912c14d8d025fd945e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab98e5207b4666912c14d8d025fd945e9">SCB_CFSR_BFARVALID</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gab98e5207b4666912c14d8d025fd945e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb585bfb9849d490ca5a9c5309e15d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb585bfb9849d490ca5a9c5309e15d92">SCB_CFSR_UNDEFINSTR</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gafb585bfb9849d490ca5a9c5309e15d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d1d5e9fda7e579adf017c6e1fd391c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d1d5e9fda7e579adf017c6e1fd391c">SCB_CFSR_INVSTATE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga93d1d5e9fda7e579adf017c6e1fd391c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced0c08c35b56d5b9b2c2c2bed7b869b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaced0c08c35b56d5b9b2c2c2bed7b869b">SCB_CFSR_INVPC</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaced0c08c35b56d5b9b2c2c2bed7b869b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc890a270e6baf8bb6c76ca81d70236d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc890a270e6baf8bb6c76ca81d70236d">SCB_CFSR_NOCP</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gafc890a270e6baf8bb6c76ca81d70236d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f4e8e6fa2c0a706df0dd0d167cfe10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8f4e8e6fa2c0a706df0dd0d167cfe10">SCB_CFSR_UNALIGNED</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaf8f4e8e6fa2c0a706df0dd0d167cfe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ae7e5d5a7432cfd436d2e09a3dab84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9ae7e5d5a7432cfd436d2e09a3dab84">SCB_CFSR_DIVBYZERO</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gab9ae7e5d5a7432cfd436d2e09a3dab84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3027c1edb7f5348120c336517b1c5981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3027c1edb7f5348120c336517b1c5981">SCB_HFSR_VECTTBL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga3027c1edb7f5348120c336517b1c5981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83ebdcd8f8eb57b964e6f7d28836a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac83ebdcd8f8eb57b964e6f7d28836a93">SCB_HFSR_FORCED</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gac83ebdcd8f8eb57b964e6f7d28836a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc4429b8cd51f602af4c81510d0d156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc4429b8cd51f602af4c81510d0d156">SCB_HFSR_DEBUGEVT</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga5bc4429b8cd51f602af4c81510d0d156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a7fe275734a0e3c6fc8fc61f32153f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a7fe275734a0e3c6fc8fc61f32153f">SCB_DFSR_HALTED</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gad1a7fe275734a0e3c6fc8fc61f32153f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e74763573130dd268a2723c4ef8ff16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e74763573130dd268a2723c4ef8ff16">SCB_DFSR_BKPT</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga8e74763573130dd268a2723c4ef8ff16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b2711bf71bcd58516b0fe600e7efb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b2711bf71bcd58516b0fe600e7efb1">SCB_DFSR_DWTTRAP</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga57b2711bf71bcd58516b0fe600e7efb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3d7db2d008e5b0bb5e0ae8a4dc266a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca3d7db2d008e5b0bb5e0ae8a4dc266a">SCB_DFSR_VCATCH</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:gaca3d7db2d008e5b0bb5e0ae8a4dc266a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823718971909cfa0883c39bc86b97197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga823718971909cfa0883c39bc86b97197">SCB_DFSR_EXTERNAL</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga823718971909cfa0883c39bc86b97197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e67a3513cfb4a2989f2bcd3e680f3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e67a3513cfb4a2989f2bcd3e680f3a6">SCB_MMFAR_ADDRESS</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga4e67a3513cfb4a2989f2bcd3e680f3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa557e7e79fafad57070e8a9fbafd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa557e7e79fafad57070e8a9fbafd1b">SCB_BFAR_ADDRESS</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga2fa557e7e79fafad57070e8a9fbafd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46cd60d29b6615de7c70a9d4bfc6297d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46cd60d29b6615de7c70a9d4bfc6297d">SCB_AFSR_IMPDEF</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga46cd60d29b6615de7c70a9d4bfc6297d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03b2ba6cde99065627fccabd54ac097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad03b2ba6cde99065627fccabd54ac097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e920ad334439cd2ad4d683054914e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga23e920ad334439cd2ad4d683054914e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab620165d3fea1c564fcf1016805a1a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gab620165d3fea1c564fcf1016805a1a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21caf923d2083fb106852493667c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gad21caf923d2083fb106852493667c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8827cee06670f256bc8f6301bea9cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gab8827cee06670f256bc8f6301bea9cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4489fa85d1552b8f40faed93483a5d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga4489fa85d1552b8f40faed93483a5d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e16f2cda40cca58a45458cc44d510f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga05e16f2cda40cca58a45458cc44d510f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47f7a023cbba165dfb95845d3c8c55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gad47f7a023cbba165dfb95845d3c8c55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73944983ce5a6bde9dc172b4f483898c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga73944983ce5a6bde9dc172b4f483898c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80f809ead83e747677a31c80c6aae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gab80f809ead83e747677a31c80c6aae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65976f75b703f740dea3562ba3b8db59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga65976f75b703f740dea3562ba3b8db59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb27ff8664928994ef96f87052d14be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gadbb27ff8664928994ef96f87052d14be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109af342179fff1fccfdde582834867a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga109af342179fff1fccfdde582834867a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15732553e5b0de9f58180a0b024d4cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga15732553e5b0de9f58180a0b024d4cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b1a6934265da759bc061f73d5d1374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga34b1a6934265da759bc061f73d5d1374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25eee729b57b4c78a0613c184fc539e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga25eee729b57b4c78a0613c184fc539e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeababa85e5ebe6aa93d011d83fd7994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaaeababa85e5ebe6aa93d011d83fd7994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1823a87cd797a6066681a3256cecc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gadb1823a87cd797a6066681a3256cecc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c42cc3763c52d1061b32219fc441566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga1c42cc3763c52d1061b32219fc441566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c073b519f09b130e4ab4039823e290c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1c073b519f09b130e4ab4039823e290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090f295579a774c215585a55e5066b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga090f295579a774c215585a55e5066b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57b970ebc88f7bb015119ece9dd32de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gac57b970ebc88f7bb015119ece9dd32de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3127246b2db3571b00c6af2453941d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga3127246b2db3571b00c6af2453941d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0423be12bfb13f34eec9656d6d274e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga0423be12bfb13f34eec9656d6d274e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b0d883fa0fbc49105bda5596463cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga95b0d883fa0fbc49105bda5596463cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe54b09102a18676829c0bafb0aead2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga4fe54b09102a18676829c0bafb0aead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4223b8c4bc8726ac96ec64837f7b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaca4223b8c4bc8726ac96ec64837f7b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a722b0c36e832f619b2136f1510b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga40a722b0c36e832f619b2136f1510b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4503803cbe1933cd35519cfc809041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga9c4503803cbe1933cd35519cfc809041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408315e497b902922a9bf40a4c6f567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaf408315e497b902922a9bf40a4c6f567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f1bded4d121e21116627b8e80784fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga00f1bded4d121e21116627b8e80784fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a2b80699a213f0d2b03658f21ad643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gac9a2b80699a213f0d2b03658f21ad643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3992511ec1785bdf107873b139d74245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga3992511ec1785bdf107873b139d74245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0714519a1edcba4695f92f1bba70e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga0714519a1edcba4695f92f1bba70e825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009e618c9563b3a8dcaec493006115c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga009e618c9563b3a8dcaec493006115c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405285cdc474ee20085b17ef1f61517e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga405285cdc474ee20085b17ef1f61517e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bea1dbaf71e830dd357135524166f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga6bea1dbaf71e830dd357135524166f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b4ace22acacac13ce106b2063a3977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaa5b4ace22acacac13ce106b2063a3977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ad0142288597993852e4cf350f61ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gad8ad0142288597993852e4cf350f61ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e83a373926804449d500b115e9090ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga5e83a373926804449d500b115e9090ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab102aa929ffe463ffe9f2db651704a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gab102aa929ffe463ffe9f2db651704a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d67869db50c848f57633ebf00566539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga5d67869db50c848f57633ebf00566539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930a1d03fe3c32bd65a336ccee418826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga930a1d03fe3c32bd65a336ccee418826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d645db667cd63d1a9b91963c543a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gad5d645db667cd63d1a9b91963c543a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da944251419887af3a87c86080fb455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga0da944251419887af3a87c86080fb455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07aefbb7a8a18c9338b49d3b10ff068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gab07aefbb7a8a18c9338b49d3b10ff068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7c48ac5522385cdb1d7882985f909b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaab7c48ac5522385cdb1d7882985f909b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085d2105381752a0aadc9be5a93ea665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga085d2105381752a0aadc9be5a93ea665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064dab3e0d5689b92125713100555ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga064dab3e0d5689b92125713100555ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319e167fa6e112061997d9a8d79f02f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga319e167fa6e112061997d9a8d79f02f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f47cd1f602692258985784ed5e8e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaf6f47cd1f602692258985784ed5e8e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fcc64f03d79af531febc077f45c48eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga2fcc64f03d79af531febc077f45c48eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef8e9c691b95763007ed228e98fa108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga1ef8e9c691b95763007ed228e98fa108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a68025056b8c84bb13635af5e2a07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gae1a68025056b8c84bb13635af5e2a07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3471c79d5b19813785387504a1a5f0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga3471c79d5b19813785387504a1a5f0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5396ec2dbbee9d7585224fa12273598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gae5396ec2dbbee9d7585224fa12273598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149f9d9d6c1aab867734b59db1117c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga149f9d9d6c1aab867734b59db1117c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47e5b07d5a407198e09f05262f18bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa47e5b07d5a407198e09f05262f18bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541810a93fbf4cdd9b39f2717f37240d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga541810a93fbf4cdd9b39f2717f37240d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3475228c998897d0f408a4c5da066186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga3475228c998897d0f408a4c5da066186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1522414af27c7fff2cc27edac1d680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga1a1522414af27c7fff2cc27edac1d680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f83359698adf05854b55705f78d8a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga5f83359698adf05854b55705f78d8a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fa823dbb15b829621961efc60d6a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga44fa823dbb15b829621961efc60d6a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631741eb4843eda3578808a3d8b527b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga631741eb4843eda3578808a3d8b527b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee1947aef188f437f37d3ff444f8646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga8ee1947aef188f437f37d3ff444f8646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28664595df654d9d8052fb6f9cc48495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga28664595df654d9d8052fb6f9cc48495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624379143a2535d7a60d87d59834d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaa624379143a2535d7a60d87d59834d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f69823d44810c353af1f0a89eaf180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaf4f69823d44810c353af1f0a89eaf180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684cf326c770f1ab21c604a5f62907ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga684cf326c770f1ab21c604a5f62907ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fcc1471918f3e7b293b2d825177253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga12fcc1471918f3e7b293b2d825177253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b6d9787aeff76a51581d9488b4604f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga41b6d9787aeff76a51581d9488b4604f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47d914969922381708ae06c1c71123a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gae47d914969922381708ae06c1c71123a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f178e879b2d8ceeea351e4750272dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga86f178e879b2d8ceeea351e4750272dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4528af54928542c09502c01827418732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga4528af54928542c09502c01827418732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ad797334d9fb70750ace14b16e0122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga75ad797334d9fb70750ace14b16e0122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60085fa798cf77f80365839e7d88c8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga60085fa798cf77f80365839e7d88c8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e9aa2475130fbf63db304ceea019eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga66e9aa2475130fbf63db304ceea019eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989699cace2fa87efa867b825c1deb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga989699cace2fa87efa867b825c1deb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8505b947a04834750e164dc320dfae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga8505b947a04834750e164dc320dfae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d98e88c334091e20e931372646a6b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga0d98e88c334091e20e931372646a6b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bad79f1ae37b69b048834808e8d067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga59bad79f1ae37b69b048834808e8d067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d22139e4567c89e2afcb4aef71104c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga73d22139e4567c89e2afcb4aef71104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b431fd4e034f8333e44594712f75eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga34b431fd4e034f8333e44594712f75eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950664b81ec2d4d843f89ef102107d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga950664b81ec2d4d843f89ef102107d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943245d2a8300854d53fd07bb957a6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga943245d2a8300854d53fd07bb957a6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c23c727a4dbbc45a356c8418299275d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga3c23c727a4dbbc45a356c8418299275d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3dca486df2f235aac8f3975f5f4ab75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gac3dca486df2f235aac8f3975f5f4ab75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e523c5cbf5594ffe8540c317bce6933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga1e523c5cbf5594ffe8540c317bce6933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9f01dfeb289156448f5a5a0ad54099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaad9f01dfeb289156448f5a5a0ad54099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387640bb30564cbc9479b9e4207d75a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387640bb30564cbc9479b9e4207d75a9">DMA_CCR1_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga387640bb30564cbc9479b9e4207d75a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace00470cb24c0cf4e8c92541a3cc695c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace00470cb24c0cf4e8c92541a3cc695c">DMA_CCR1_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gace00470cb24c0cf4e8c92541a3cc695c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f14fe0da3c0d3252002b194097108a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f14fe0da3c0d3252002b194097108a9">DMA_CCR1_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga3f14fe0da3c0d3252002b194097108a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf72c1527c7610bcecb03816338b262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cf72c1527c7610bcecb03816338b262">DMA_CCR1_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga2cf72c1527c7610bcecb03816338b262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9512b76e871908af4777604e42676be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9512b76e871908af4777604e42676be4">DMA_CCR1_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga9512b76e871908af4777604e42676be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c008055878f08bc33b006847890ac53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c008055878f08bc33b006847890ac53">DMA_CCR1_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga2c008055878f08bc33b006847890ac53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03421fb76491fccc4b1e6b469570b995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03421fb76491fccc4b1e6b469570b995">DMA_CCR1_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga03421fb76491fccc4b1e6b469570b995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0af4a5f4c3e3dab2b6d06f3c11b2882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0af4a5f4c3e3dab2b6d06f3c11b2882">DMA_CCR1_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gac0af4a5f4c3e3dab2b6d06f3c11b2882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7e53a0b94fa38dc14f2f9d4f99c768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7e53a0b94fa38dc14f2f9d4f99c768">DMA_CCR1_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga5e7e53a0b94fa38dc14f2f9d4f99c768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5e8b15368d6baca1f74fabde8dab06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5e8b15368d6baca1f74fabde8dab06">DMA_CCR1_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga4c5e8b15368d6baca1f74fabde8dab06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f1e7b62988eea6758b482ab3deb707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87f1e7b62988eea6758b482ab3deb707">DMA_CCR1_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga87f1e7b62988eea6758b482ab3deb707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f99b77927f2266f275dbbb21b1470f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f99b77927f2266f275dbbb21b1470f">DMA_CCR1_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:gaf5f99b77927f2266f275dbbb21b1470f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55531c87343e2c7a0a7b463903525bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad55531c87343e2c7a0a7b463903525bc">DMA_CCR1_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gad55531c87343e2c7a0a7b463903525bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be46e87afa09b40f2efd0b00ea552cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be46e87afa09b40f2efd0b00ea552cb">DMA_CCR1_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga1be46e87afa09b40f2efd0b00ea552cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b17026db327aaaf6368f13e6f2d358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60b17026db327aaaf6368f13e6f2d358">DMA_CCR1_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga60b17026db327aaaf6368f13e6f2d358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcfa498b39ded500e6d2c895b26cda70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcfa498b39ded500e6d2c895b26cda70">DMA_CCR1_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gabcfa498b39ded500e6d2c895b26cda70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf158a0849c5c1cb8ff35f29770c71375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf158a0849c5c1cb8ff35f29770c71375">DMA_CCR1_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaf158a0849c5c1cb8ff35f29770c71375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274c65bc7120061ed73fb4aca02bc1a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274c65bc7120061ed73fb4aca02bc1a8">DMA_CCR1_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga274c65bc7120061ed73fb4aca02bc1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb96436a038c7077828511d100d4a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb96436a038c7077828511d100d4a47">DMA_CCR2_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gacfb96436a038c7077828511d100d4a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72231403a4703c8f9b30c31519905f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72231403a4703c8f9b30c31519905f17">DMA_CCR2_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga72231403a4703c8f9b30c31519905f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab10c029da9cab8f0166fc0a4d386a6e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab10c029da9cab8f0166fc0a4d386a6e1">DMA_CCR2_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gab10c029da9cab8f0166fc0a4d386a6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ce03a92cd76c66d01555d2a7565005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39ce03a92cd76c66d01555d2a7565005">DMA_CCR2_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga39ce03a92cd76c66d01555d2a7565005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bbde7db83e7bc9df673acffb5d1c6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbde7db83e7bc9df673acffb5d1c6d3">DMA_CCR2_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga5bbde7db83e7bc9df673acffb5d1c6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8419395c2413c1c5a39293fe3c51b043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8419395c2413c1c5a39293fe3c51b043">DMA_CCR2_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga8419395c2413c1c5a39293fe3c51b043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga662ac6a62bd2759b8e254d979b94fd34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga662ac6a62bd2759b8e254d979b94fd34">DMA_CCR2_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga662ac6a62bd2759b8e254d979b94fd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae69693512a969cb7d71ffb697cc89fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae69693512a969cb7d71ffb697cc89fb">DMA_CCR2_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gaae69693512a969cb7d71ffb697cc89fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f7159145fe396545b94eab4449c6487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f7159145fe396545b94eab4449c6487">DMA_CCR2_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga0f7159145fe396545b94eab4449c6487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9493e150e5c1946483530b346744a6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9493e150e5c1946483530b346744a6f5">DMA_CCR2_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga9493e150e5c1946483530b346744a6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60acc9d4a361d491459dba62f820d9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60acc9d4a361d491459dba62f820d9a4">DMA_CCR2_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga60acc9d4a361d491459dba62f820d9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b4a55399708faa6abad771fd3cff5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62b4a55399708faa6abad771fd3cff5a">DMA_CCR2_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:ga62b4a55399708faa6abad771fd3cff5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590d9af747a3b70102c0899abbbd2930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga590d9af747a3b70102c0899abbbd2930">DMA_CCR2_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga590d9af747a3b70102c0899abbbd2930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a602816e76397bf90f4394193065984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a602816e76397bf90f4394193065984">DMA_CCR2_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga3a602816e76397bf90f4394193065984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03e599da7a5da32129aaeb7b123e5c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03e599da7a5da32129aaeb7b123e5c87">DMA_CCR2_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga03e599da7a5da32129aaeb7b123e5c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead3fb380db524c848a31d49d7dbedcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaead3fb380db524c848a31d49d7dbedcd">DMA_CCR2_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gaead3fb380db524c848a31d49d7dbedcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80cbce6e70c5ffdf03c885791b35c116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80cbce6e70c5ffdf03c885791b35c116">DMA_CCR2_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga80cbce6e70c5ffdf03c885791b35c116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24c6020357c18552920f3a581459f9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24c6020357c18552920f3a581459f9e8">DMA_CCR2_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga24c6020357c18552920f3a581459f9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa49b0ad3de90cc1c426b10cf1c191f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fa49b0ad3de90cc1c426b10cf1c191f">DMA_CCR3_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga0fa49b0ad3de90cc1c426b10cf1c191f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc09c8f9356f8a0d6443d7403a4d405c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc09c8f9356f8a0d6443d7403a4d405c">DMA_CCR3_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gadc09c8f9356f8a0d6443d7403a4d405c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8119a569028b6a6ff49db72f88be1c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8119a569028b6a6ff49db72f88be1c3b">DMA_CCR3_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga8119a569028b6a6ff49db72f88be1c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd2fcd28d0aa8df1ca1bdd3211d455d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd2fcd28d0aa8df1ca1bdd3211d455d">DMA_CCR3_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga8dd2fcd28d0aa8df1ca1bdd3211d455d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678a5d91e74ce581cba96143eff3e6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678a5d91e74ce581cba96143eff3e6f7">DMA_CCR3_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga678a5d91e74ce581cba96143eff3e6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95188ea292b73cead43bc83578818499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95188ea292b73cead43bc83578818499">DMA_CCR3_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga95188ea292b73cead43bc83578818499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68902d94629100d88a45d0367f802f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68902d94629100d88a45d0367f802f64">DMA_CCR3_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga68902d94629100d88a45d0367f802f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2abdd06dc67e7ce3eb58e2c1173708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e2abdd06dc67e7ce3eb58e2c1173708">DMA_CCR3_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga3e2abdd06dc67e7ce3eb58e2c1173708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae55191f69fc976c45423422fe05855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaae55191f69fc976c45423422fe05855">DMA_CCR3_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:gaaae55191f69fc976c45423422fe05855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d6c70b2dc2a536356135e5de21bbee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61d6c70b2dc2a536356135e5de21bbee">DMA_CCR3_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga61d6c70b2dc2a536356135e5de21bbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1deb51665fb2061411534cedd06dbbb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1deb51665fb2061411534cedd06dbbb9">DMA_CCR3_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga1deb51665fb2061411534cedd06dbbb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb2577046f5e8dbae1752bd399c1635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcb2577046f5e8dbae1752bd399c1635">DMA_CCR3_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:gadcb2577046f5e8dbae1752bd399c1635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6efcb54d1fec2de2dd5dfc06d56203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6efcb54d1fec2de2dd5dfc06d56203">DMA_CCR3_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaee6efcb54d1fec2de2dd5dfc06d56203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f2bbe729a55547ae88af0d898615ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f2bbe729a55547ae88af0d898615ca">DMA_CCR3_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga13f2bbe729a55547ae88af0d898615ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3882481a886166b84696ec3747a5185f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3882481a886166b84696ec3747a5185f">DMA_CCR3_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga3882481a886166b84696ec3747a5185f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga946f5281d2b10185b79ad216a3a0c6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga946f5281d2b10185b79ad216a3a0c6bd">DMA_CCR3_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga946f5281d2b10185b79ad216a3a0c6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31df7655887ca23e40918b6c73f0e79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31df7655887ca23e40918b6c73f0e79a">DMA_CCR3_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga31df7655887ca23e40918b6c73f0e79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d1178c083a156368dc20af8f45c2e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70d1178c083a156368dc20af8f45c2e8">DMA_CCR3_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga70d1178c083a156368dc20af8f45c2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ba637aa09839dd4866d9b79da64271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ba637aa09839dd4866d9b79da64271">DMA_CCR4_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga03ba637aa09839dd4866d9b79da64271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ecd535728f0a5e20acd4ca40a6e385a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ecd535728f0a5e20acd4ca40a6e385a">DMA_CCR4_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga0ecd535728f0a5e20acd4ca40a6e385a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b1143740ddbb57e6a88a0c1efe6f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b1143740ddbb57e6a88a0c1efe6f67">DMA_CCR4_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga07b1143740ddbb57e6a88a0c1efe6f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352bfbd9d24983387b21755f6680e63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352bfbd9d24983387b21755f6680e63b">DMA_CCR4_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga352bfbd9d24983387b21755f6680e63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8205d7602eb7d732726b9e52011e6c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8205d7602eb7d732726b9e52011e6c72">DMA_CCR4_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga8205d7602eb7d732726b9e52011e6c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275ab42b13b8a78755581808efea0fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga275ab42b13b8a78755581808efea0fdb">DMA_CCR4_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga275ab42b13b8a78755581808efea0fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3f35660940e5f9b21bfbcde24a963b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a3f35660940e5f9b21bfbcde24a963b">DMA_CCR4_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga9a3f35660940e5f9b21bfbcde24a963b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390c755f21506c08ff22795ba294eb1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga390c755f21506c08ff22795ba294eb1b">DMA_CCR4_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga390c755f21506c08ff22795ba294eb1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0234f5972817bd3f211a4418b960992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0234f5972817bd3f211a4418b960992">DMA_CCR4_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:gaf0234f5972817bd3f211a4418b960992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291a24527a4fd15fbb4bde1b86a9d1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga291a24527a4fd15fbb4bde1b86a9d1a1">DMA_CCR4_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga291a24527a4fd15fbb4bde1b86a9d1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59a122427b47da8917ec847c2a11a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab59a122427b47da8917ec847c2a11a6d">DMA_CCR4_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gab59a122427b47da8917ec847c2a11a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca0c3bc34f23d75850aa05254d4a43d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca0c3bc34f23d75850aa05254d4a43d9">DMA_CCR4_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:gaca0c3bc34f23d75850aa05254d4a43d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb8ec64346554aa20529e059816ec51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb8ec64346554aa20529e059816ec51">DMA_CCR4_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga6bb8ec64346554aa20529e059816ec51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb05890600e52d6a7bcac29858ae53b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb05890600e52d6a7bcac29858ae53b7">DMA_CCR4_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaeb05890600e52d6a7bcac29858ae53b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438f94eb5444944e340bb5be9b4abdb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga438f94eb5444944e340bb5be9b4abdb0">DMA_CCR4_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga438f94eb5444944e340bb5be9b4abdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14772bf86f8d00386f824a974d0930e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14772bf86f8d00386f824a974d0930e7">DMA_CCR4_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga14772bf86f8d00386f824a974d0930e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae28029a2215d23ef03ef29e0b096594b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae28029a2215d23ef03ef29e0b096594b">DMA_CCR4_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gae28029a2215d23ef03ef29e0b096594b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5dfffd772e5efa02bf7206f9d01011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd5dfffd772e5efa02bf7206f9d01011">DMA_CCR4_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gabd5dfffd772e5efa02bf7206f9d01011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b326a9a20d8f2ede71a1230cfc6e037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b326a9a20d8f2ede71a1230cfc6e037">DMA_CCR5_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga4b326a9a20d8f2ede71a1230cfc6e037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc3e08b6c055364158cfdbf53a18344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bc3e08b6c055364158cfdbf53a18344">DMA_CCR5_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga7bc3e08b6c055364158cfdbf53a18344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga707914f7d14246d7c993d24ba5d29f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga707914f7d14246d7c993d24ba5d29f7f">DMA_CCR5_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga707914f7d14246d7c993d24ba5d29f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8976e26126b10cb911e81890b94e09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8976e26126b10cb911e81890b94e09cb">DMA_CCR5_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga8976e26126b10cb911e81890b94e09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68005a27ead66cb968d430edaa766ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf68005a27ead66cb968d430edaa766ee">DMA_CCR5_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gaf68005a27ead66cb968d430edaa766ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdbfb907f2b03485e5555d986245595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdbfb907f2b03485e5555d986245595">DMA_CCR5_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga2cdbfb907f2b03485e5555d986245595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga762ef78adaa655d9f18da462d7f80e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga762ef78adaa655d9f18da462d7f80e16">DMA_CCR5_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga762ef78adaa655d9f18da462d7f80e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c1a50b68634e208e1635bb58abf11d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c1a50b68634e208e1635bb58abf11d">DMA_CCR5_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga96c1a50b68634e208e1635bb58abf11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee4f4f04c32985ad1797f9cb3164519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee4f4f04c32985ad1797f9cb3164519">DMA_CCR5_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga1ee4f4f04c32985ad1797f9cb3164519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7ca44fb42b772ff1f75b6481a75c9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c7ca44fb42b772ff1f75b6481a75c9c">DMA_CCR5_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga2c7ca44fb42b772ff1f75b6481a75c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1295ed99d6e5ff626a3929ac4f79ff9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1295ed99d6e5ff626a3929ac4f79ff9d">DMA_CCR5_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga1295ed99d6e5ff626a3929ac4f79ff9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd29cd4f313c5bdd5977263443fa669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd29cd4f313c5bdd5977263443fa669">DMA_CCR5_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:gafbd29cd4f313c5bdd5977263443fa669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078b357481a99e295deccf8fcdf47cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga078b357481a99e295deccf8fcdf47cf7">DMA_CCR5_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga078b357481a99e295deccf8fcdf47cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf8c01c46bfbaa062fc98cf15ea25f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cf8c01c46bfbaa062fc98cf15ea25f7">DMA_CCR5_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga4cf8c01c46bfbaa062fc98cf15ea25f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff8c18d3a085e78a44f45edc0b1db14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff8c18d3a085e78a44f45edc0b1db14">DMA_CCR5_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga0ff8c18d3a085e78a44f45edc0b1db14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8a9b336b448ef4cb5cc0d1bbb5ae6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb8a9b336b448ef4cb5cc0d1bbb5ae6e">DMA_CCR5_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gacb8a9b336b448ef4cb5cc0d1bbb5ae6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga518692360d821bb30cf836e8c9558c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga518692360d821bb30cf836e8c9558c5c">DMA_CCR5_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga518692360d821bb30cf836e8c9558c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07bea0e12e0ac706a6f7c448124ef9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07bea0e12e0ac706a6f7c448124ef9a4">DMA_CCR5_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga07bea0e12e0ac706a6f7c448124ef9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa390cdfed63dd4e80b9b36ff509a5e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa390cdfed63dd4e80b9b36ff509a5e62">DMA_CCR6_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gaa390cdfed63dd4e80b9b36ff509a5e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c284e6d04517cb47fd401bb02fc152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7c284e6d04517cb47fd401bb02fc152">DMA_CCR6_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gac7c284e6d04517cb47fd401bb02fc152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23bae5accea3b2a305debbc7469c7863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23bae5accea3b2a305debbc7469c7863">DMA_CCR6_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga23bae5accea3b2a305debbc7469c7863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5">DMA_CCR6_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99cafc3705aa4f224d1a4f804756c9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99cafc3705aa4f224d1a4f804756c9f5">DMA_CCR6_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga99cafc3705aa4f224d1a4f804756c9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f17ba2bc4e54fd8f7aab802ab700c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3f17ba2bc4e54fd8f7aab802ab700c8">DMA_CCR6_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gab3f17ba2bc4e54fd8f7aab802ab700c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga772b475bf4486556456f0c915433a078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga772b475bf4486556456f0c915433a078">DMA_CCR6_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga772b475bf4486556456f0c915433a078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da9ce010cf743a549c20cd545beb1d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2da9ce010cf743a549c20cd545beb1d8">DMA_CCR6_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga2da9ce010cf743a549c20cd545beb1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709ecd29ac92652352442978d19c0d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga709ecd29ac92652352442978d19c0d18">DMA_CCR6_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga709ecd29ac92652352442978d19c0d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f57663551eb1644c8dbd114f6614a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f57663551eb1644c8dbd114f6614a0">DMA_CCR6_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga01f57663551eb1644c8dbd114f6614a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac737faa55be44e20c09343be2152538b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac737faa55be44e20c09343be2152538b">DMA_CCR6_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gac737faa55be44e20c09343be2152538b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ae53e204d28c22aab4e4065cf836c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ae53e204d28c22aab4e4065cf836c8">DMA_CCR6_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:ga05ae53e204d28c22aab4e4065cf836c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aabd7ba4fb157fd7ee98986330a5d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aabd7ba4fb157fd7ee98986330a5d4c">DMA_CCR6_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga3aabd7ba4fb157fd7ee98986330a5d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1338ae6c9e4c7b8795796136c98670a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1338ae6c9e4c7b8795796136c98670a9">DMA_CCR6_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga1338ae6c9e4c7b8795796136c98670a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9450899a6841c10c33c6de7b6ef517f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9450899a6841c10c33c6de7b6ef517f9">DMA_CCR6_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga9450899a6841c10c33c6de7b6ef517f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b6403dbb0eb6c75a0eb947ef8140c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32b6403dbb0eb6c75a0eb947ef8140c7">DMA_CCR6_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga32b6403dbb0eb6c75a0eb947ef8140c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b07ce0ad36a27a76d5c2738cfdac7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b07ce0ad36a27a76d5c2738cfdac7ab">DMA_CCR6_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga0b07ce0ad36a27a76d5c2738cfdac7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf83d9d61b227309201fc9c6662c294d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf83d9d61b227309201fc9c6662c294d7">DMA_CCR6_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gaf83d9d61b227309201fc9c6662c294d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd71615f84eb85443ca3c5a346ad941a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd71615f84eb85443ca3c5a346ad941a">DMA_CCR7_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gadd71615f84eb85443ca3c5a346ad941a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ee626e57a25d83365bb9977473fac64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ee626e57a25d83365bb9977473fac64">DMA_CCR7_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga9ee626e57a25d83365bb9977473fac64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00add0c51b7f2be5216b4d9c9bfb482d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00add0c51b7f2be5216b4d9c9bfb482d">DMA_CCR7_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga00add0c51b7f2be5216b4d9c9bfb482d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8b8909af2a6f397cfa9a0db25578e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8b8909af2a6f397cfa9a0db25578e9">DMA_CCR7_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gaeb8b8909af2a6f397cfa9a0db25578e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga171e60ec8ec8d40bd7ede02394fe462a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga171e60ec8ec8d40bd7ede02394fe462a">DMA_CCR7_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga171e60ec8ec8d40bd7ede02394fe462a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666b8d997ea29a9a6a1543fa66881a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga666b8d997ea29a9a6a1543fa66881a87">DMA_CCR7_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga666b8d997ea29a9a6a1543fa66881a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1db13905f5813f7e63009c463d9784cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1db13905f5813f7e63009c463d9784cf">DMA_CCR7_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga1db13905f5813f7e63009c463d9784cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f4c74798d6e3389ababb9b1c70375d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72f4c74798d6e3389ababb9b1c70375d">DMA_CCR7_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga72f4c74798d6e3389ababb9b1c70375d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543e1c261e0338c6353ce200db71ca16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga543e1c261e0338c6353ce200db71ca16">DMA_CCR7_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga543e1c261e0338c6353ce200db71ca16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22fc178469ac49b63892b777d01bf18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac22fc178469ac49b63892b777d01bf18">DMA_CCR7_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gac22fc178469ac49b63892b777d01bf18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b93563b085e30086a6959311ef8556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17b93563b085e30086a6959311ef8556">DMA_CCR7_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga17b93563b085e30086a6959311ef8556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga980efc51623b9dc2bc7377a6fa340a6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga980efc51623b9dc2bc7377a6fa340a6b">DMA_CCR7_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:ga980efc51623b9dc2bc7377a6fa340a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a8c4240d456e518aaf7524e06c9c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a8c4240d456e518aaf7524e06c9c54">DMA_CCR7_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga78a8c4240d456e518aaf7524e06c9c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bdd0a51f96b2bfd2bf9c9259e93a506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdd0a51f96b2bfd2bf9c9259e93a506">DMA_CCR7_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga4bdd0a51f96b2bfd2bf9c9259e93a506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb0ffacc49baf0a87ec97964c29a801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb0ffacc49baf0a87ec97964c29a801">DMA_CCR7_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:gacfb0ffacc49baf0a87ec97964c29a801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea041c610341674d5f3c0dec6474769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea041c610341674d5f3c0dec6474769">DMA_CCR7_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga1ea041c610341674d5f3c0dec6474769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83de368de49aee0b03a5b180671974c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad83de368de49aee0b03a5b180671974c">DMA_CCR7_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gad83de368de49aee0b03a5b180671974c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7aec8d57e5f2c62be5cae2f8d134948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7aec8d57e5f2c62be5cae2f8d134948">DMA_CCR7_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gad7aec8d57e5f2c62be5cae2f8d134948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8da69a5631e89e54b5d138b8c0a139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a8da69a5631e89e54b5d138b8c0a139">DMA_CNDTR1_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga4a8da69a5631e89e54b5d138b8c0a139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9b2052eb35128233d719f6b4ec995d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9b2052eb35128233d719f6b4ec995d">DMA_CNDTR2_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga5c9b2052eb35128233d719f6b4ec995d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d1cb5b77051c2e845033d77970fe61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10d1cb5b77051c2e845033d77970fe61">DMA_CNDTR3_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga10d1cb5b77051c2e845033d77970fe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c5291e36f5610b6fbc06a9a28baa2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5c5291e36f5610b6fbc06a9a28baa2b">DMA_CNDTR4_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gab5c5291e36f5610b6fbc06a9a28baa2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffaace354e7c939d6b199d639a24bbb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffaace354e7c939d6b199d639a24bbb6">DMA_CNDTR5_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gaffaace354e7c939d6b199d639a24bbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35dcc846e8e088220e6555d7388b8199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35dcc846e8e088220e6555d7388b8199">DMA_CNDTR6_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga35dcc846e8e088220e6555d7388b8199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7063058cc300e14d1b90c0469eb4688a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7063058cc300e14d1b90c0469eb4688a">DMA_CNDTR7_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga7063058cc300e14d1b90c0469eb4688a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110deb1459d00898cbf29d06405cc09e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110deb1459d00898cbf29d06405cc09e">DMA_CPAR1_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga110deb1459d00898cbf29d06405cc09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0272feeaba4aaf2dc745d21c6dab22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf0272feeaba4aaf2dc745d21c6dab22">DMA_CPAR2_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gadf0272feeaba4aaf2dc745d21c6dab22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb41094cbcf1cac82c20e55433bba245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb41094cbcf1cac82c20e55433bba245">DMA_CPAR3_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gafb41094cbcf1cac82c20e55433bba245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d96976601824fef159e69bf0c96f6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d96976601824fef159e69bf0c96f6ff">DMA_CPAR4_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga5d96976601824fef159e69bf0c96f6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c22b129c9ca957e053d69c7b01dc94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26c22b129c9ca957e053d69c7b01dc94">DMA_CPAR5_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga26c22b129c9ca957e053d69c7b01dc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545c0999ca0bdb03c3e7e1cbc48959ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga545c0999ca0bdb03c3e7e1cbc48959ee">DMA_CPAR6_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga545c0999ca0bdb03c3e7e1cbc48959ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d017e6632afe7a578d1206009cccc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d017e6632afe7a578d1206009cccc26">DMA_CPAR7_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga0d017e6632afe7a578d1206009cccc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc4e0220aa1355af31da320adc46e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc4e0220aa1355af31da320adc46e19">DMA_CMAR1_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga4dc4e0220aa1355af31da320adc46e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87bdf41371b8840c67eef7d9709e251e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87bdf41371b8840c67eef7d9709e251e">DMA_CMAR2_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga87bdf41371b8840c67eef7d9709e251e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28ac1f8f47528eab9454472a30998285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28ac1f8f47528eab9454472a30998285">DMA_CMAR3_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga28ac1f8f47528eab9454472a30998285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579544b63b9c56bd70218902594313f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga579544b63b9c56bd70218902594313f6">DMA_CMAR4_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga579544b63b9c56bd70218902594313f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76beec8af3bd0ceb2905c24fa00a957c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76beec8af3bd0ceb2905c24fa00a957c">DMA_CMAR5_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga76beec8af3bd0ceb2905c24fa00a957c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88187cb1bd9385601fce4fe69a420cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88187cb1bd9385601fce4fe69a420cad">DMA_CMAR6_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga88187cb1bd9385601fce4fe69a420cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511636b3a71aaa2ae4ced1b30b3e805a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga511636b3a71aaa2ae4ced1b30b3e805a">DMA_CMAR7_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga511636b3a71aaa2ae4ced1b30b3e805a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7f27694281e4cad956da567e5583b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga8b7f27694281e4cad956da567e5583b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc295c5253743aeb2cda582953b7b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga3dc295c5253743aeb2cda582953b7b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9f07589bb1a4e398781df372389b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gabc9f07589bb1a4e398781df372389b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7340a01ffec051c06e80a037eee58a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga7340a01ffec051c06e80a037eee58a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45eb11ad986d8220cde9fa47a91ed222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga45eb11ad986d8220cde9fa47a91ed222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr class="separator:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18725d77c35c173cdb5bdab658d9dace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga18725d77c35c173cdb5bdab658d9dace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd37244d74db7c9a34a4f08b94301ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gafcd37244d74db7c9a34a4f08b94301ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625eebdc95937325cad90a151853f5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga625eebdc95937325cad90a151853f5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb768d4aafbabc114d4650cf962392ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gafb768d4aafbabc114d4650cf962392ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37f3c0d7c72192803d0772e076cf8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaf37f3c0d7c72192803d0772e076cf8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39fee2e812a7ca45998cccf32e90aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaa39fee2e812a7ca45998cccf32e90aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd44f86b189696d5a3780342516de722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gacd44f86b189696d5a3780342516de722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9fc31f19c04033dfa98e982519c451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga5c9fc31f19c04033dfa98e982519c451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6353cb0d564410358b3a086dd0241f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga6353cb0d564410358b3a086dd0241f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd690297fc73fca40d797f4c90800b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gabd690297fc73fca40d797f4c90800b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd06a2840346bf45ff335707db0b6e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gacd06a2840346bf45ff335707db0b6e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa416a291023449ae82e7ef39844075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr class="separator:gaeaa416a291023449ae82e7ef39844075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ff81db7def261f0e84d5dbb6cca1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga59ff81db7def261f0e84d5dbb6cca1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39940d3611126052f4f748934c629ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga39940d3611126052f4f748934c629ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73d5fdf276f5ef3965afdda78ac9e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gab73d5fdf276f5ef3965afdda78ac9e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a1a3b2c42e51fcd50a46f82d0b0843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a1a3b2c42e51fcd50a46f82d0b0843">ADC_CR1_DUALMOD</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:gaa5a1a3b2c42e51fcd50a46f82d0b0843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb566ea4be6f0ee17cd1ecbd08b7e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eb566ea4be6f0ee17cd1ecbd08b7e26">ADC_CR1_DUALMOD_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga0eb566ea4be6f0ee17cd1ecbd08b7e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94ba8607512ac7c76ec2e3b661bc367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab94ba8607512ac7c76ec2e3b661bc367">ADC_CR1_DUALMOD_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gab94ba8607512ac7c76ec2e3b661bc367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fd02b7e150e14f6cc505a568f58c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8fd02b7e150e14f6cc505a568f58c35">ADC_CR1_DUALMOD_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gae8fd02b7e150e14f6cc505a568f58c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d91e3b7dc8310b260b114a1e01596d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32d91e3b7dc8310b260b114a1e01596d">ADC_CR1_DUALMOD_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga32d91e3b7dc8310b260b114a1e01596d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4886de74bcd3a1e545094089f76fd0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga4886de74bcd3a1e545094089f76fd0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b646f092b052d8488d2016f6290f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga89b646f092b052d8488d2016f6290f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2932a0004cf17558c1445f79baac54a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2932a0004cf17558c1445f79baac54a1">ADC_CR2_CAL</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga2932a0004cf17558c1445f79baac54a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76a91ece4a71450541ef2637fdcdfdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76a91ece4a71450541ef2637fdcdfdea">ADC_CR2_RSTCAL</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga76a91ece4a71450541ef2637fdcdfdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017309ac4b532bc8c607388f4e2cbbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga017309ac4b532bc8c607388f4e2cbbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5950b5a7438a447584f6dd86c343362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaf5950b5a7438a447584f6dd86c343362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr class="separator:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70c1f30e2101e2177ce564440203ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaa70c1f30e2101e2177ce564440203ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fa4a240d34ce231d6d0543bac7fd9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga99fa4a240d34ce231d6d0543bac7fd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga571bb97f950181fedbc0d4756482713d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga571bb97f950181fedbc0d4756482713d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17af96980f14bc008357812c13bc4b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17af96980f14bc008357812c13bc4b3">ADC_CR2_JEXTTRIG</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaa17af96980f14bc008357812c13bc4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td></tr>
<tr class="separator:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9410c7fd93f6d0b157ede745ee269d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga9410c7fd93f6d0b157ede745ee269d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6725419743a8d01b4a223609952893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga5a6725419743a8d01b4a223609952893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2322988b5fff19d012d9179d412ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga5c2322988b5fff19d012d9179d412ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0cfed2e6b3dfe7a8794b29822e314c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c0cfed2e6b3dfe7a8794b29822e314c">ADC_CR2_EXTTRIG</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga1c0cfed2e6b3dfe7a8794b29822e314c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eae65bad1a6c975e1911eb5ba117468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga5eae65bad1a6c975e1911eb5ba117468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97d1f61aa9d8c2279557f18e7303308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae97d1f61aa9d8c2279557f18e7303308">ADC_CR2_TSVREFE</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gae97d1f61aa9d8c2279557f18e7303308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32242a2c2156a012a7343bcb43d490d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr class="separator:ga32242a2c2156a012a7343bcb43d490d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8996c53042759f01e966fb00351ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf">ADC_SMPR1_SMP10_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga8a8996c53042759f01e966fb00351ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b96f058436c8bdcfabe1e08c7edd61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61">ADC_SMPR1_SMP10_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga42b96f058436c8bdcfabe1e08c7edd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289d89b4d92d7f685a8e44aeb9ddcded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded">ADC_SMPR1_SMP10_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga289d89b4d92d7f685a8e44aeb9ddcded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c74d559f2a70a2e8c807b7bcaccd800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr class="separator:ga4c74d559f2a70a2e8c807b7bcaccd800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60780d613953f48a2dfc8debce72fb28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28">ADC_SMPR1_SMP11_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga60780d613953f48a2dfc8debce72fb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61e1dbafcae3e1c8eae4320a6e5ec5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d">ADC_SMPR1_SMP11_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaa61e1dbafcae3e1c8eae4320a6e5ec5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a876a9a6d90cd30456433b7e38c3f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2">ADC_SMPR1_SMP11_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga93a876a9a6d90cd30456433b7e38c3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433b5a7d944666fb7abed3b107c352fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td></tr>
<tr class="separator:ga433b5a7d944666fb7abed3b107c352fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaac6ae97c00276d7472bc92a9edd6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2">ADC_SMPR1_SMP12_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaaaac6ae97c00276d7472bc92a9edd6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6020f9d742e15650ad919aaccaf2ff6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c">ADC_SMPR1_SMP12_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga6020f9d742e15650ad919aaccaf2ff6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb59adb544d416e91ea0c12d4f39ccc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9">ADC_SMPR1_SMP12_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gadb59adb544d416e91ea0c12d4f39ccc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df120cd93a177ea17946a656259129e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td></tr>
<tr class="separator:ga2df120cd93a177ea17946a656259129e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49e7444d6cf630eccfd52fb4155bd553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553">ADC_SMPR1_SMP13_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga49e7444d6cf630eccfd52fb4155bd553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d5ad9d8d08feaee18d1f2d8d6787a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1">ADC_SMPR1_SMP13_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gad5d5ad9d8d08feaee18d1f2d8d6787a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4cd285d46485136deb6223377d0b17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c">ADC_SMPR1_SMP13_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gac4cd285d46485136deb6223377d0b17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1574fc02a40f22fc751073e02ebb781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr class="separator:gab1574fc02a40f22fc751073e02ebb781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9243898272b1d27018c971eecfa57f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78">ADC_SMPR1_SMP14_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga9243898272b1d27018c971eecfa57f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1016b8ca359247491a2a0a5d77aa1c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22">ADC_SMPR1_SMP14_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga1016b8ca359247491a2a0a5d77aa1c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e658a8b72bac244bf919a874690e49e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e">ADC_SMPR1_SMP14_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga8e658a8b72bac244bf919a874690e49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae0043ad863f7710834217bc82c8ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td></tr>
<tr class="separator:ga5ae0043ad863f7710834217bc82c8ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f8e555f5ece2ee632dd9d6c60d9584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584">ADC_SMPR1_SMP15_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gac5f8e555f5ece2ee632dd9d6c60d9584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab978e10b7dcfe6c1b88dd4fef50498ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac">ADC_SMPR1_SMP15_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gab978e10b7dcfe6c1b88dd4fef50498ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045285e1c5ab9ae570e37fe627b0e117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117">ADC_SMPR1_SMP15_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga045285e1c5ab9ae570e37fe627b0e117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2925d05347e46e9c6a970214fa76bbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr class="separator:ga2925d05347e46e9c6a970214fa76bbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a7d0ef695bd2017bcda3949f0134be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be">ADC_SMPR1_SMP16_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gae1a7d0ef695bd2017bcda3949f0134be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793ff2f46f51e1d485a9bd728687bf15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15">ADC_SMPR1_SMP16_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga793ff2f46f51e1d485a9bd728687bf15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade321fdbf74f830e54951ccfca285686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686">ADC_SMPR1_SMP16_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gade321fdbf74f830e54951ccfca285686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9867370ecef7b99c32b8ecb44ad9e581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td></tr>
<tr class="separator:ga9867370ecef7b99c32b8ecb44ad9e581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b004d74f288cb191bfc6a327f94480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480">ADC_SMPR1_SMP17_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga42b004d74f288cb191bfc6a327f94480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac4c21586d6a353c208a5175906ecc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1">ADC_SMPR1_SMP17_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga3ac4c21586d6a353c208a5175906ecc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81ceec799a7da2def4f33339bd5e273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273">ADC_SMPR1_SMP17_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gac81ceec799a7da2def4f33339bd5e273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a13b3c652e5759e2d8bc7e38889bc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr class="separator:ga5a13b3c652e5759e2d8bc7e38889bc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bde59fce56980a59a3dfdb0da7ebe0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c">ADC_SMPR2_SMP0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga1bde59fce56980a59a3dfdb0da7ebe0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5b6e025d8e70767914c144793b93e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6">ADC_SMPR2_SMP0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga1d5b6e025d8e70767914c144793b93e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361de56c56c45834fc837df349f155dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc">ADC_SMPR2_SMP0_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga361de56c56c45834fc837df349f155dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b85dd0b1708cdf1bf403b07ad51da36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr class="separator:ga5b85dd0b1708cdf1bf403b07ad51da36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa99de1a2d2bbe8921353114d03cb7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6">ADC_SMPR2_SMP1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaaa99de1a2d2bbe8921353114d03cb7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ceb41e5e3cb6ae7da28070bc0b07d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2">ADC_SMPR2_SMP1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaf6ceb41e5e3cb6ae7da28070bc0b07d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9efc8f9488d389301c4a6f9ef4427a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a">ADC_SMPR2_SMP1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga8b9efc8f9488d389301c4a6f9ef4427a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6e1e298372596bcdcdf93e763b3683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td></tr>
<tr class="separator:gaea6e1e298372596bcdcdf93e763b3683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">ADC_SMPR2_SMP2_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83fe79e3e10b689a209dc5a724f89199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199">ADC_SMPR2_SMP2_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga83fe79e3e10b689a209dc5a724f89199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad580d376e0a0bcb34183a6d6735b3122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122">ADC_SMPR2_SMP2_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gad580d376e0a0bcb34183a6d6735b3122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081c3d61e5311a11cb046d56630e1fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td></tr>
<tr class="separator:ga081c3d61e5311a11cb046d56630e1fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1679a42f67ca4b9b9496dd6000fec01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01">ADC_SMPR2_SMP3_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaa1679a42f67ca4b9b9496dd6000fec01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf92b0a67dcec9b3c325d58e7e517b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0">ADC_SMPR2_SMP3_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga1bf92b0a67dcec9b3c325d58e7e517b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40682268fa8534bd369eb64a329bdf46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46">ADC_SMPR2_SMP3_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga40682268fa8534bd369eb64a329bdf46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab838fcf0aace87b2163b96d208bb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr class="separator:gaeab838fcf0aace87b2163b96d208bb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4123bce64dc4f1831f992b09d6db4f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2">ADC_SMPR2_SMP4_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gae4123bce64dc4f1831f992b09d6db4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3edf57b459804d17d5a588dd446c763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763">ADC_SMPR2_SMP4_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gad3edf57b459804d17d5a588dd446c763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a2fd74311c4ffcaed4a8d1a3be2245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245">ADC_SMPR2_SMP4_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gac2a2fd74311c4ffcaed4a8d1a3be2245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9500281fa740994b9cfa6a7df8227849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td></tr>
<tr class="separator:ga9500281fa740994b9cfa6a7df8227849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">ADC_SMPR2_SMP5_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4de4f6c62646be62d0710dc46eb5e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88">ADC_SMPR2_SMP5_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gab4de4f6c62646be62d0710dc46eb5e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c19081d82f2c6478c6aefc207778e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e">ADC_SMPR2_SMP5_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga6c19081d82f2c6478c6aefc207778e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cd99c27d07298913541dbdc31aa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr class="separator:ga64cd99c27d07298913541dbdc31aa8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbebc0a7f368e5846408d768603d9b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44">ADC_SMPR2_SMP6_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gadbebc0a7f368e5846408d768603d9b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f59166864f7cd0a5e8e6b4450e72d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3">ADC_SMPR2_SMP6_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga27f59166864f7cd0a5e8e6b4450e72d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4139fac7e8ba3e604e35ba906880f909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909">ADC_SMPR2_SMP6_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga4139fac7e8ba3e604e35ba906880f909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec6ee971fc8b2d1890858df94a5c500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td></tr>
<tr class="separator:ga6ec6ee971fc8b2d1890858df94a5c500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f30003c59ab6c232d73aa446c77651a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a">ADC_SMPR2_SMP7_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga6f30003c59ab6c232d73aa446c77651a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8708fc97082257b43fa4534c721068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068">ADC_SMPR2_SMP7_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga0c8708fc97082257b43fa4534c721068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e42897bdc25951a73bac060a7a065ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca">ADC_SMPR2_SMP7_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga2e42897bdc25951a73bac060a7a065ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0695c289e658b772070a7f29797e9cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr class="separator:ga0695c289e658b772070a7f29797e9cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f1d2290107eda2dfee33810779b0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6">ADC_SMPR2_SMP8_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gab5f1d2290107eda2dfee33810779b0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9ce9d71f989bad0ed686caf4dd5250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250">ADC_SMPR2_SMP8_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gabb9ce9d71f989bad0ed686caf4dd5250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3756c6141f55c60da0bcd4d599e7d60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d">ADC_SMPR2_SMP8_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga3756c6141f55c60da0bcd4d599e7d60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5348f83daaa38060702d7b9cfe2e4005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</a>&#160;&#160;&#160;((uint32_t)0x38000000)</td></tr>
<tr class="separator:ga5348f83daaa38060702d7b9cfe2e4005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892f18c89fbaafc74b7d67db74b41423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423">ADC_SMPR2_SMP9_0</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga892f18c89fbaafc74b7d67db74b41423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6949e61c5845a7ff2331b64cb579bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc">ADC_SMPR2_SMP9_1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga3a6949e61c5845a7ff2331b64cb579bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070135017850599b1e19766c6aa31cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1">ADC_SMPR2_SMP9_2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga070135017850599b1e19766c6aa31cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76f97130b391455094605a6c803026c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:gad76f97130b391455094605a6c803026c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b15a9e9ce10303e233059c1de6d956c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:ga1b15a9e9ce10303e233059c1de6d956c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743e4c3a7cefc1a193146e77791c3985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:ga743e4c3a7cefc1a193146e77791c3985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0937f2f6a64bd6b7531ad553471b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:gada0937f2f6a64bd6b7531ad553471b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad685f031174465e636ef75a5bd7b637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:gad685f031174465e636ef75a5bd7b637d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ac18b970378acf726f04ae68232c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:gac7ac18b970378acf726f04ae68232c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae1998c0dd11275958e7347a92852fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr class="separator:ga1ae1998c0dd11275958e7347a92852fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d24ddd458198e7731d5abf9d15fc08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08">ADC_SQR1_SQ13_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga40d24ddd458198e7731d5abf9d15fc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccdca8b0f3cab9f62ae2ffbb9c30546f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f">ADC_SQR1_SQ13_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaccdca8b0f3cab9f62ae2ffbb9c30546f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e8723bfdc43da0b86e40a49b78c9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad">ADC_SQR1_SQ13_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga37e8723bfdc43da0b86e40a49b78c9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412374f7ce1f62ee187c819391898778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778">ADC_SQR1_SQ13_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga412374f7ce1f62ee187c819391898778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ca5e303f844f512c9a9cb5df9a1028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028">ADC_SQR1_SQ13_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga05ca5e303f844f512c9a9cb5df9a1028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0251199146cb3d0d2c1c0608fbca585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr class="separator:gab0251199146cb3d0d2c1c0608fbca585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde3a6d9e94aa1c2399e335911fd6212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212">ADC_SQR1_SQ14_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gacde3a6d9e94aa1c2399e335911fd6212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4">ADC_SQR1_SQ14_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea616e444521cd58c5d8d574c47ccf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0">ADC_SQR1_SQ14_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaeea616e444521cd58c5d8d574c47ccf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0c9439633fb5c67c8f2138c9d2efae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae">ADC_SQR1_SQ14_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga0e0c9439633fb5c67c8f2138c9d2efae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea22b4dd0fbb26d2a0babbc483778b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e">ADC_SQR1_SQ14_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaea22b4dd0fbb26d2a0babbc483778b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23222c591c6d926f7a741bc9346f1d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:ga23222c591c6d926f7a741bc9346f1d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbfbc70f67ce1d8f227e17a7f19c123b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b">ADC_SQR1_SQ15_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gacbfbc70f67ce1d8f227e17a7f19c123b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00e343ff0dd8f1f29e897148e3e070a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a">ADC_SQR1_SQ15_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gac00e343ff0dd8f1f29e897148e3e070a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63443b0c5a2eca60a8c9714f6f31c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03">ADC_SQR1_SQ15_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gab63443b0c5a2eca60a8c9714f6f31c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf676d45ba227a2dc641b2afadfa7852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852">ADC_SQR1_SQ15_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gadf676d45ba227a2dc641b2afadfa7852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dbc07d0904f60abcc15827ccab1a8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2">ADC_SQR1_SQ15_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga7dbc07d0904f60abcc15827ccab1a8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafecb33099669a080cede6ce0236389e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr class="separator:gafecb33099669a080cede6ce0236389e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3404d0bf04b8561bf93455d968b77ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9">ADC_SQR1_SQ16_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga3404d0bf04b8561bf93455d968b77ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea6af777051f14be5cf166dd4ae69d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1">ADC_SQR1_SQ16_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga7ea6af777051f14be5cf166dd4ae69d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59e4a113346ac3daf6829c3321444f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5">ADC_SQR1_SQ16_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaf59e4a113346ac3daf6829c3321444f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6052517e5fcab3f58c42b59fb3ffee55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55">ADC_SQR1_SQ16_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga6052517e5fcab3f58c42b59fb3ffee55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af851b5898b4421958e7a100602c8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd">ADC_SQR1_SQ16_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga7af851b5898b4421958e7a100602c8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ec56fbf232492ec12c954e27d03c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga00ec56fbf232492ec12c954e27d03c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52708c6570da08c295603e5b52461ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga52708c6570da08c295603e5b52461ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b914eeb128157c4acf6f6b9a4be5558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga8b914eeb128157c4acf6f6b9a4be5558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdd34daa55da53d18055417ae895c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaffdd34daa55da53d18055417ae895c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f66f702fc124040956117f20ef8df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr class="separator:gaa9f66f702fc124040956117f20ef8df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12bbc822c10582a80f7e20a11038ce96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96">ADC_SQR2_SQ7_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga12bbc822c10582a80f7e20a11038ce96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0d7daf3b6db6ff4fa382495f6127c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6">ADC_SQR2_SQ7_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga3d0d7daf3b6db6ff4fa382495f6127c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74bda24f18a95261661a944cecf45a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52">ADC_SQR2_SQ7_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga74bda24f18a95261661a944cecf45a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2697675d008dda4e6a4905fc0f8d22af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af">ADC_SQR2_SQ7_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga2697675d008dda4e6a4905fc0f8d22af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c46dd0f30ef85094ca0cde2e8c00dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac">ADC_SQR2_SQ7_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga2c46dd0f30ef85094ca0cde2e8c00dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr class="separator:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858717a28d6c26612ad4ced46863ba13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13">ADC_SQR2_SQ8_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga858717a28d6c26612ad4ced46863ba13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d06168a43b4845409f2fb9193ee474a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a">ADC_SQR2_SQ8_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga2d06168a43b4845409f2fb9193ee474a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5eaea65d6719a8199639ec30bb8a07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b">ADC_SQR2_SQ8_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa5eaea65d6719a8199639ec30bb8a07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e22da18926dd107adc69282a445412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412">ADC_SQR2_SQ8_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga23e22da18926dd107adc69282a445412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadd092f31f37bb129065be175673c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63">ADC_SQR2_SQ8_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gacadd092f31f37bb129065be175673c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace032949b436d9af8a20ea10a349d55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b">ADC_SQR2_SQ9_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gace032949b436d9af8a20ea10a349d55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf43f1c5de0e73d6159fabc3681b891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891">ADC_SQR2_SQ9_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5cf43f1c5de0e73d6159fabc3681b891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3389c07a9de242151ffa434908fee39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d">ADC_SQR2_SQ9_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga3389c07a9de242151ffa434908fee39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f30540b9f2d33640ea7d9652dc3c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71">ADC_SQR2_SQ9_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga13f30540b9f2d33640ea7d9652dc3c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910e5bda9852d49117b76b0d9f420ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2">ADC_SQR2_SQ9_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga910e5bda9852d49117b76b0d9f420ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e474b65f217ac21137b1d3f3cbb6bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr class="separator:ga22e474b65f217ac21137b1d3f3cbb6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a36056dbfce703d22387432ac12262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262">ADC_SQR2_SQ10_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gab5a36056dbfce703d22387432ac12262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a1de734fe67156af26edf3b8a61044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044">ADC_SQR2_SQ10_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga09a1de734fe67156af26edf3b8a61044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1d6ad0a40e7171d40a964b361d1eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9">ADC_SQR2_SQ10_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga3b1d6ad0a40e7171d40a964b361d1eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d63e60eabad897aa9b19dbe56da71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e">ADC_SQR2_SQ10_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga24d63e60eabad897aa9b19dbe56da71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df899f74116e6cb3205af2767840cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb">ADC_SQR2_SQ10_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga7df899f74116e6cb3205af2767840cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf491b9c1542fb0d0b83fc96166362e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td></tr>
<tr class="separator:ga7bf491b9c1542fb0d0b83fc96166362e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc91fec2ef468c5d39d19beda9ecd3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e">ADC_SQR2_SQ11_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga5bc91fec2ef468c5d39d19beda9ecd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e142789d2bd0584480e923754544ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5">ADC_SQR2_SQ11_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga3e142789d2bd0584480e923754544ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b844fe698c16437e91c9e05a367a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c">ADC_SQR2_SQ11_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gad6b844fe698c16437e91c9e05a367a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8127191e3c48f4e0952bdb5e196225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225">ADC_SQR2_SQ11_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga1a8127191e3c48f4e0952bdb5e196225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8a39f645505ef84cb94bbc8d21b8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0">ADC_SQR2_SQ11_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga5e8a39f645505ef84cb94bbc8d21b8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8731660b1710e63d5423cd31c11be184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td></tr>
<tr class="separator:ga8731660b1710e63d5423cd31c11be184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2da909e54f8f6f61bf2bd2cd3e93e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0">ADC_SQR2_SQ12_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga5b2da909e54f8f6f61bf2bd2cd3e93e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5930c4a07d594aa23bc868526b42601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601">ADC_SQR2_SQ12_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gab5930c4a07d594aa23bc868526b42601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga377805a21e7da2a66a3913a77bcc1e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66">ADC_SQR2_SQ12_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga377805a21e7da2a66a3913a77bcc1e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3b45cac9aeb68d33b31a0914692857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857">ADC_SQR2_SQ12_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga2e3b45cac9aeb68d33b31a0914692857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6043d31a6cb9bd7c1542c3d41eb296c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7">ADC_SQR2_SQ12_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga6043d31a6cb9bd7c1542c3d41eb296c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52491114e8394648559004f3bae718d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr class="separator:ga52491114e8394648559004f3bae718d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d3bb1c8bb48c7bcb0f7409db69f7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4">ADC_SQR3_SQ1_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga53d3bb1c8bb48c7bcb0f7409db69f7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb9af3a3b23a103fbc34c4f422fd2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af">ADC_SQR3_SQ1_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaddb9af3a3b23a103fbc34c4f422fd2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf591f43a15c0c2c5afae2598b8f2afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc">ADC_SQR3_SQ1_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gadf591f43a15c0c2c5afae2598b8f2afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05cfde0ef0e6a8dd6311f5cd7a806556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556">ADC_SQR3_SQ1_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga05cfde0ef0e6a8dd6311f5cd7a806556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9981512f99a6c41ce107a9428d9cfdd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0">ADC_SQR3_SQ1_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga9981512f99a6c41ce107a9428d9cfdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60637fb25c099f8da72a8a36211f7a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr class="separator:ga60637fb25c099f8da72a8a36211f7a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede0302eb64f023913c7a9e588d77937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937">ADC_SQR3_SQ2_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaede0302eb64f023913c7a9e588d77937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158ab7429a864634a46c81fdb51d7508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508">ADC_SQR3_SQ2_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga158ab7429a864634a46c81fdb51d7508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae729e21d590271c59c0d653300d5581c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c">ADC_SQR3_SQ2_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gae729e21d590271c59c0d653300d5581c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf65c33275178a8777fa8fed8a01f7389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389">ADC_SQR3_SQ2_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaf65c33275178a8777fa8fed8a01f7389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990aeb689b7cc8f0bebb3dd6af7b27a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6">ADC_SQR3_SQ2_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga990aeb689b7cc8f0bebb3dd6af7b27a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601f21b7c1e571fb8c5ff310aca021e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:ga601f21b7c1e571fb8c5ff310aca021e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd2c154b5852cb08ce60b4adfa36313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313">ADC_SQR3_SQ3_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga7fd2c154b5852cb08ce60b4adfa36313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214580377dd3a424ad819f14f6b025d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4">ADC_SQR3_SQ3_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga214580377dd3a424ad819f14f6b025d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae2353b109c9cda2a176ea1f44db4fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe">ADC_SQR3_SQ3_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gabae2353b109c9cda2a176ea1f44db4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2f00d3372bd1d64bf4eb2271277ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0">ADC_SQR3_SQ3_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga7d2f00d3372bd1d64bf4eb2271277ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5279e505b1a59b223f30e5be139d5042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042">ADC_SQR3_SQ3_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga5279e505b1a59b223f30e5be139d5042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc43f70bb3c67c639678b91d852390b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr class="separator:ga3fc43f70bb3c67c639678b91d852390b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a501b20cf758a7353efcb3f95a3a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93">ADC_SQR3_SQ4_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gab2a501b20cf758a7353efcb3f95a3a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffafa27fd561e4c7d419e3f665d80f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c">ADC_SQR3_SQ4_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaffafa27fd561e4c7d419e3f665d80f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0251fa70e400ee74f442d8fba2b1afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb">ADC_SQR3_SQ4_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gad0251fa70e400ee74f442d8fba2b1afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc48c3c6b304517261486d8a63637ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae">ADC_SQR3_SQ4_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga3dc48c3c6b304517261486d8a63637ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe23b9e640df96ca84eab4b6b4f44083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083">ADC_SQR3_SQ4_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gafe23b9e640df96ca84eab4b6b4f44083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae841d68049442e4568b86322ed4be6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td></tr>
<tr class="separator:gaae841d68049442e4568b86322ed4be6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1de9fc24755b715c700c6442f4a396b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b">ADC_SQR3_SQ5_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaa1de9fc24755b715c700c6442f4a396b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f704feb58eecb39bc7f199577064172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172">ADC_SQR3_SQ5_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga3f704feb58eecb39bc7f199577064172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a7994f637a75d105cc5975b154c373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373">ADC_SQR3_SQ5_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga88a7994f637a75d105cc5975b154c373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c6fce8f01e75c68124124061f67f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e">ADC_SQR3_SQ5_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga31c6fce8f01e75c68124124061f67f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0cad694c068ea8874b6504bd6ae885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885">ADC_SQR3_SQ5_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga6b0cad694c068ea8874b6504bd6ae885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723792274b16b342d16d6a02fce74ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td></tr>
<tr class="separator:ga723792274b16b342d16d6a02fce74ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b8b5293abd0601c543c13a0b53b335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335">ADC_SQR3_SQ6_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga91b8b5293abd0601c543c13a0b53b335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29847362a613b43eeeda6db758d781e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e">ADC_SQR3_SQ6_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gab29847362a613b43eeeda6db758d781e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92c8ea1bfb42ed80622770ae2dc41ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab">ADC_SQR3_SQ6_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaa92c8ea1bfb42ed80622770ae2dc41ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2d7edb11fb84b02c175acff305a922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922">ADC_SQR3_SQ6_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaed2d7edb11fb84b02c175acff305a922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f9e51811549a6797ecfe1468def4ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff">ADC_SQR3_SQ6_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga78f9e51811549a6797ecfe1468def4ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr class="separator:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ea38b080462c4571524b5fcbfed292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf3ea38b080462c4571524b5fcbfed292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae36d7655fb1dce11e60ffa8e57b509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gabae36d7655fb1dce11e60ffa8e57b509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e7a96d33f640444b40b70e9ee28671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad3e7a96d33f640444b40b70e9ee28671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6066a6aef47f317a5df0c9bbf59121fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga6066a6aef47f317a5df0c9bbf59121fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c4baf98380a477cebb01be3e8f0594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaf2c4baf98380a477cebb01be3e8f0594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr class="separator:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf0889d056b56e4a113142b3694166d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaabf0889d056b56e4a113142b3694166d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048f97e9e332adb21eca27b647af1378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga048f97e9e332adb21eca27b647af1378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bee187ed94e73b16eeea7501394581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga18bee187ed94e73b16eeea7501394581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b031d11b56e49b2c28c1a79136b48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga78b031d11b56e49b2c28c1a79136b48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d6ccde30a22430c658b8efc431e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga064d6ccde30a22430c658b8efc431e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fbc27c3543f23125f632dfa60fdc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga12fbc27c3543f23125f632dfa60fdc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169ec7d371e3ee897b73c3ad84b6ed32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga169ec7d371e3ee897b73c3ad84b6ed32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693542d5a536304f364476589ba0bec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga693542d5a536304f364476589ba0bec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139ddd01c0faf219dca844477453149e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga139ddd01c0faf219dca844477453149e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1452b8cf4acc90fb522d90751043aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gac1452b8cf4acc90fb522d90751043aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a279051ef198ee34cad73743b996f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr class="separator:ga39a279051ef198ee34cad73743b996f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e250d329673c02f7a0d24d25e83649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga13e250d329673c02f7a0d24d25e83649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30dad81d708c35136e2da4e96cfe07b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga30dad81d708c35136e2da4e96cfe07b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ceab97acb95b31cb7448c9da38fc11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga6ceab97acb95b31cb7448c9da38fc11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f6571e7efed6a0f72df19c66d3c917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga52f6571e7efed6a0f72df19c66d3c917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede3a17ef541039943d9dcd85df223ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaede3a17ef541039943d9dcd85df223ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624d1fe34014b88873e2dfa91f79232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr class="separator:gaa624d1fe34014b88873e2dfa91f79232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117a6719241f20dbd765bc34f9ffcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga117a6719241f20dbd765bc34f9ffcd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f82ef3b6e6350b9e52e622daeaa3e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga1f82ef3b6e6350b9e52e622daeaa3e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02fcd8fd97b2f7d70a5a04fed60b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gad02fcd8fd97b2f7d70a5a04fed60b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbd8801b9c60269ca477062985a08e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga9fbd8801b9c60269ca477062985a08e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae84e9e5928bb9ed1aef6c83089fb5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gaae84e9e5928bb9ed1aef6c83089fb5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d8fafdad1fb1bb0f761fd833e7b0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga48d8fafdad1fb1bb0f761fd833e7b0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada596183c4087696c486546e88176038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:gada596183c4087696c486546e88176038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c396288ac97bfab2d37017bd536b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98">ADC_DR_ADC2DATA</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr class="separator:ga67c396288ac97bfab2d37017bd536b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8cedbb3dda03d56ac0ba92d2d9cefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gabd8cedbb3dda03d56ac0ba92d2d9cefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1e2b83ae1ab889cb1e34a99746c9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga0b1e2b83ae1ab889cb1e34a99746c9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998aa4fd791ea2f4626df6ddc8fc7109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga998aa4fd791ea2f4626df6ddc8fc7109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf951c1a57a1a19e356df57d908f09c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr class="separator:gaf951c1a57a1a19e356df57d908f09c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfa13ec123c583136e24b7890add45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b">DAC_CR_TSEL1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga8dfa13ec123c583136e24b7890add45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265e32c4fc43310acdf3ebea01376766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766">DAC_CR_TSEL1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga265e32c4fc43310acdf3ebea01376766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa625d7638422e90a616ac93edd4bf408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408">DAC_CR_TSEL1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaa625d7638422e90a616ac93edd4bf408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90491f31219d07175629eecdcdc9271e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr class="separator:ga90491f31219d07175629eecdcdc9271e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0871e6466e3a7378103c431832ae525a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a">DAC_CR_WAVE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga0871e6466e3a7378103c431832ae525a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e167ae02d2ad5bc9fd30c2f8ea5b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37">DAC_CR_WAVE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga48e167ae02d2ad5bc9fd30c2f8ea5b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bcf611b2f0b975513325895bf16e085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:ga3bcf611b2f0b975513325895bf16e085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4225dcce22b440fcd3a8ad96c5f2baec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec">DAC_CR_MAMP1_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga4225dcce22b440fcd3a8ad96c5f2baec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc15817842cb7992d449c448684f68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d">DAC_CR_MAMP1_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga6cc15817842cb7992d449c448684f68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fefef1d798a2685b03e44bd9fdac06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b">DAC_CR_MAMP1_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga0fefef1d798a2685b03e44bd9fdac06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc83b4feb742c632ba66f55d102432b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b">DAC_CR_MAMP1_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gafdc83b4feb742c632ba66f55d102432b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995c19d8c8de9ee09057ec6151154e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga995c19d8c8de9ee09057ec6151154e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65db2420e02fc6813842f57134d898f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f">DAC_CR_EN2</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa65db2420e02fc6813842f57134d898f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6f660a5f15262beca06b9098a559e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9">DAC_CR_BOFF2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gadd6f660a5f15262beca06b9098a559e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8fc527f6ddb787123da09d2085b772f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f">DAC_CR_TEN2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gab8fc527f6ddb787123da09d2085b772f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b4d0ccff78f7c3862903e7b0e66302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302">DAC_CR_TSEL2</a>&#160;&#160;&#160;((uint32_t)0x00380000)</td></tr>
<tr class="separator:ga73b4d0ccff78f7c3862903e7b0e66302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9753b87f31e7106ecf77b2f01a99b237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237">DAC_CR_TSEL2_0</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga9753b87f31e7106ecf77b2f01a99b237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79323a6c81bfa5c8239b23cd3db737a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a">DAC_CR_TSEL2_1</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gac79323a6c81bfa5c8239b23cd3db737a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad3da8a9c5fe9566d8ffe38916caaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff">DAC_CR_TSEL2_2</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga9ad3da8a9c5fe9566d8ffe38916caaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf24e48cf288db4a4643057dd09e3a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b">DAC_CR_WAVE2</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr class="separator:gacf24e48cf288db4a4643057dd09e3a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">DAC_CR_WAVE2_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4798bf254010b442b4ac4288c2f1b65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f">DAC_CR_WAVE2_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga4798bf254010b442b4ac4288c2f1b65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf03fe2359cb0f11c33f793c2e92bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd">DAC_CR_MAMP2</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:ga7cf03fe2359cb0f11c33f793c2e92bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d952192721dbdcea8d707d43096454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454">DAC_CR_MAMP2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gae8d952192721dbdcea8d707d43096454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860032e8196838cd36a655c1749139d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6">DAC_CR_MAMP2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga860032e8196838cd36a655c1749139d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2147ffa3282e9ff22475e5d6040f269e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e">DAC_CR_MAMP2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga2147ffa3282e9ff22475e5d6040f269e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0fe77a2029873111cbe723a5cba9c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57">DAC_CR_MAMP2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaa0fe77a2029873111cbe723a5cba9c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f905c2ac89f976df6c4beffdde58b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53">DAC_CR_DMAEN2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga6f905c2ac89f976df6c4beffdde58b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970ef02dffaceb35ff1dd7aceb67acdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd">DAC_SWTRIGR_SWTRIG1</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga970ef02dffaceb35ff1dd7aceb67acdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e53585b505d21f5c457476bd5a18f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8">DAC_SWTRIGR_SWTRIG2</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gaf0e53585b505d21f5c457476bd5a18f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5295b5cb7f5d71ed2e8a310deb00013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:ga5295b5cb7f5d71ed2e8a310deb00013d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d34667f8f4b753689c8c936c28471c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td></tr>
<tr class="separator:ga0d34667f8f4b753689c8c936c28471c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fc9f022fe4a08f67c51646177b26cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="separator:gae1fc9f022fe4a08f67c51646177b26cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7506e369b37d55826042b540b10e44c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7">DAC_DHR12R2_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:ga7506e369b37d55826042b540b10e44c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f66bd794202221e1a55547673b7abab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab">DAC_DHR12L2_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td></tr>
<tr class="separator:ga0f66bd794202221e1a55547673b7abab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da94dc053e6637efb9ccb57b7ae481c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c">DAC_DHR8R2_DACC2DHR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="separator:ga7da94dc053e6637efb9ccb57b7ae481c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca45719f3d365c9495bdcf6364ae59f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:gaca45719f3d365c9495bdcf6364ae59f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edd68db1697af93027e05f6b764c540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</td></tr>
<tr class="separator:ga3edd68db1697af93027e05f6b764c540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203db656bfef6fedee17b99fb77b1bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td></tr>
<tr class="separator:ga203db656bfef6fedee17b99fb77b1bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8421d613b182aab8d6c58592bcda6c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0xFFF00000)</td></tr>
<tr class="separator:ga8421d613b182aab8d6c58592bcda6c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aee01ad181fa5b541864ed62907d70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr class="separator:ga9aee01ad181fa5b541864ed62907d70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31631eaac76ebecb059918c351ef3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td></tr>
<tr class="separator:gae31631eaac76ebecb059918c351ef3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4192938e039dc25a7df8fcc5f3932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:ga5b4192938e039dc25a7df8fcc5f3932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaa39c1e82279918918b072fd56db04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04">DAC_DOR2_DACC2DOR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:gacaaa39c1e82279918918b072fd56db04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57341732e9fca2df3bd9aa4ea53e14c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57341732e9fca2df3bd9aa4ea53e14c7">CEC_CFGR_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga57341732e9fca2df3bd9aa4ea53e14c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69eca6654f89f8b05bb296938678ac68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69eca6654f89f8b05bb296938678ac68">CEC_CFGR_IE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga69eca6654f89f8b05bb296938678ac68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b06cd4e47f4235d8880e1ba0e56e2d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b06cd4e47f4235d8880e1ba0e56e2d7">CEC_CFGR_BTEM</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga8b06cd4e47f4235d8880e1ba0e56e2d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c747693ec4dac8e4288ae4c0949def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48c747693ec4dac8e4288ae4c0949def">CEC_CFGR_BPEM</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga48c747693ec4dac8e4288ae4c0949def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab595a306043fe57ad4f406f828e483a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab595a306043fe57ad4f406f828e483a5">CEC_OAR_OA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:gab595a306043fe57ad4f406f828e483a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc49513cee6e3c966d67819c7b589030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc49513cee6e3c966d67819c7b589030">CEC_OAR_OA_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gabc49513cee6e3c966d67819c7b589030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67025eb59c746c006768c62325bb8ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67025eb59c746c006768c62325bb8ca">CEC_OAR_OA_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gae67025eb59c746c006768c62325bb8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5801ac8c40252b9561f4a171ba3eb6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5801ac8c40252b9561f4a171ba3eb6b7">CEC_OAR_OA_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga5801ac8c40252b9561f4a171ba3eb6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ba741d39e9aa86c1c54e379e90dd67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ba741d39e9aa86c1c54e379e90dd67">CEC_OAR_OA_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga75ba741d39e9aa86c1c54e379e90dd67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6a97186c20fa01ef6439ec7081fdae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc6a97186c20fa01ef6439ec7081fdae">CEC_PRES_PRES</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td></tr>
<tr class="separator:gacc6a97186c20fa01ef6439ec7081fdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7650b5b89cdd9e209b4c4bd532f74390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7650b5b89cdd9e209b4c4bd532f74390">CEC_ESR_BTE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga7650b5b89cdd9e209b4c4bd532f74390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f50871fd72eb2e36cc5183964cda970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f50871fd72eb2e36cc5183964cda970">CEC_ESR_BPE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga8f50871fd72eb2e36cc5183964cda970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b75f5557eecd4526136f408c853beb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b75f5557eecd4526136f408c853beb0">CEC_ESR_RBTFE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga3b75f5557eecd4526136f408c853beb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26159aa09e800f3fff5943ad7c2c9164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26159aa09e800f3fff5943ad7c2c9164">CEC_ESR_SBE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga26159aa09e800f3fff5943ad7c2c9164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8872cc458e6dcdad0e035e40a032a0c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8872cc458e6dcdad0e035e40a032a0c9">CEC_ESR_ACKE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga8872cc458e6dcdad0e035e40a032a0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1c0faf5849a25b87fcc39cb445c1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c1c0faf5849a25b87fcc39cb445c1e4">CEC_ESR_LINE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga6c1c0faf5849a25b87fcc39cb445c1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439598667c9acbf8f9dcac180a57f790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga439598667c9acbf8f9dcac180a57f790">CEC_ESR_TBTFE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga439598667c9acbf8f9dcac180a57f790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0614d5d57649b31b3c67b364dc85d5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0614d5d57649b31b3c67b364dc85d5fd">CEC_CSR_TSOM</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga0614d5d57649b31b3c67b364dc85d5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af6df3394c54bb06e82048c091524e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3af6df3394c54bb06e82048c091524e8">CEC_CSR_TEOM</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga3af6df3394c54bb06e82048c091524e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga273caacb035cb2ec64c721fa6c747c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga273caacb035cb2ec64c721fa6c747c35">CEC_CSR_TERR</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga273caacb035cb2ec64c721fa6c747c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga650bba50140fa01d98abe80bf004a9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga650bba50140fa01d98abe80bf004a9b6">CEC_CSR_TBTRF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga650bba50140fa01d98abe80bf004a9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a286b098018a445b59aefc40372e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41a286b098018a445b59aefc40372e5a">CEC_CSR_RSOM</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga41a286b098018a445b59aefc40372e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f3291304e54d4f0b7e57cc5b8af4c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3291304e54d4f0b7e57cc5b8af4c8d">CEC_CSR_REOM</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga7f3291304e54d4f0b7e57cc5b8af4c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e33f1d4724efa45fce87ae2fcba6cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e33f1d4724efa45fce87ae2fcba6cff">CEC_CSR_RERR</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga2e33f1d4724efa45fce87ae2fcba6cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa325807f8f3d4bdf8e989eeef208ca5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa325807f8f3d4bdf8e989eeef208ca5a">CEC_CSR_RBTF</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gaa325807f8f3d4bdf8e989eeef208ca5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1693b38f41ead796577ab031d46083d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1693b38f41ead796577ab031d46083d4">CEC_TXD_TXD</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr class="separator:ga1693b38f41ead796577ab031d46083d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e626c018504658ba7515ad1693895b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e626c018504658ba7515ad1693895b">CEC_RXD_RXD</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr class="separator:ga51e626c018504658ba7515ad1693895b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c997c2c23e8bef7ca07579762c113b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga06c997c2c23e8bef7ca07579762c113b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3d1488296350af6d36fbbf71905d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga6d3d1488296350af6d36fbbf71905d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea10770904af189f3aaeb97b45722aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gacea10770904af189f3aaeb97b45722aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352b3c389bde13dd6049de0afdd874f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr class="separator:ga352b3c389bde13dd6049de0afdd874f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458d536d82aa3db7d227b0f00b36808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga458d536d82aa3db7d227b0f00b36808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae22c9c1197107d6fa629f419a29541e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gaae22c9c1197107d6fa629f419a29541e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0328c1339b2b1633ef7a8db4c02d0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gaf0328c1339b2b1633ef7a8db4c02d0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade656832d3ec303a2a7a422638dd560e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gade656832d3ec303a2a7a422638dd560e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr class="separator:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e55308e84106d6501201e66bd46ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gaf3e55308e84106d6501201e66bd46ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07504497b70af628fa1aee8fe7ef63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gad07504497b70af628fa1aee8fe7ef63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b26bf058f88d771c33aff85ec89358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga31b26bf058f88d771c33aff85ec89358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61f8d54923999fffb6db381e81f2b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gae61f8d54923999fffb6db381e81f2b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61467648a433bd887683b9a4760021fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga61467648a433bd887683b9a4760021fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769146db660b832f3ef26f892b567bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga769146db660b832f3ef26f892b567bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad974d7c91edf6f1bd47e892b3b6f7565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gad974d7c91edf6f1bd47e892b3b6f7565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20fb9b62a7e8d114fbd180abd9f8ceae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga20fb9b62a7e8d114fbd180abd9f8ceae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad644f2f4b26e46587abedc8d3164e56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gad644f2f4b26e46587abedc8d3164e56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92349731a6107e0f3a251b44a67c7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr class="separator:gae92349731a6107e0f3a251b44a67c7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63847fc3c71f582403e6301b1229c3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga63847fc3c71f582403e6301b1229c3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680e719bca2b672d850504220ae51fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr class="separator:ga8680e719bca2b672d850504220ae51fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb82212fcc89166a43ff97542da9182d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gacb82212fcc89166a43ff97542da9182d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr class="separator:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5528381fb64ffbcc719de478391ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gafb5528381fb64ffbcc719de478391ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6082700946fc61a6f9d6209e258fcc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga6082700946fc61a6f9d6209e258fcc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebb9e631876435e276211d88e797386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga0ebb9e631876435e276211d88e797386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b43cd09557a69ed10471ed76b228d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga00b43cd09557a69ed10471ed76b228d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf12f04862dbc92ca238d1518b27b16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gabf12f04862dbc92ca238d1518b27b16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a1d5f39d5f47b5409054e693fc651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga331a1d5f39d5f47b5409054e693fc651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757c59b690770adebf33e20d3d9dec15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga757c59b690770adebf33e20d3d9dec15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad0f562a014572793b49fe87184338b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga6ad0f562a014572793b49fe87184338b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8a374e04740aac1ece248b868522fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gade8a374e04740aac1ece248b868522fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fcb0d6d9fb7486a5901032fd81aef6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga1fcb0d6d9fb7486a5901032fd81aef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f47792b1c2f123464a2955f445c811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gab9f47792b1c2f123464a2955f445c811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f97064991095b28c91028ca3cca28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga58f97064991095b28c91028ca3cca28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba034412c54fa07024e516492748614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gaaba034412c54fa07024e516492748614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a752d4295f100708df9b8be5a7f439d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga5a752d4295f100708df9b8be5a7f439d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449a61344a97608d85384c29f003c0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga449a61344a97608d85384c29f003c0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a48bf099467169aa50464fbf462bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga25a48bf099467169aa50464fbf462bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacade8a06303bf216bfb03140c7e16cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gacade8a06303bf216bfb03140c7e16cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91775c029171c4585e9cca6ebf1cd57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga91775c029171c4585e9cca6ebf1cd57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d52cd5a57c9a26b0d993c93d9875097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga6d52cd5a57c9a26b0d993c93d9875097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819c4b27f8fa99b537c4407521f9780c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga819c4b27f8fa99b537c4407521f9780c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7798da5863d559ea9a642af6658050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga3b7798da5863d559ea9a642af6658050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a2d4c831eb641ba082156e41d03358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaf7a2d4c831eb641ba082156e41d03358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ba979e8309b66808e06e4de34bc740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga81ba979e8309b66808e06e4de34bc740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f52a8e9aad153223405b965566ae91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga16f52a8e9aad153223405b965566ae91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5423de00e86aeb8a4657a509af485055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga5423de00e86aeb8a4657a509af485055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d2030abccc099ded418fd81d6aa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga064d2030abccc099ded418fd81d6aa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb06f8bb364307695c7d6a028391de7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:gadb06f8bb364307695c7d6a028391de7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabface433d6adaa2dee3df49852585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:ga2eabface433d6adaa2dee3df49852585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c5635a0ac0ce5618485319a4fa0f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:ga08c5635a0ac0ce5618485319a4fa0f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95291df1eaf532c5c996d176648938eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr class="separator:ga95291df1eaf532c5c996d176648938eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr class="separator:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac024f6b9972b940925ab5786ee38701b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gac024f6b9972b940925ab5786ee38701b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddbf508732039730125ab3e87e9d370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gabddbf508732039730125ab3e87e9d370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr class="separator:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb673b7e2c016191579de704eb842e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaedb673b7e2c016191579de704eb842e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46b7186665f5308cd2ca52acfb63e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;((uint16_t)0x000C)</td></tr>
<tr class="separator:gab46b7186665f5308cd2ca52acfb63e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05673358a44aeaa56daefca67341b29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga05673358a44aeaa56daefca67341b29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr class="separator:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dde4afee556d2d8d22885f191da65a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga7dde4afee556d2d8d22885f191da65a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201491465e6864088210bccb8491be84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga201491465e6864088210bccb8491be84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa55ab1e0109b055cabef579c32d67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gabaa55ab1e0109b055cabef579c32d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da95530eb6d6451c7c9e451a580f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga23da95530eb6d6451c7c9e451a580f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae861d74943f3c045421f9fdc8b966841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gae861d74943f3c045421f9fdc8b966841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b942752d686c23323880ff576e7dffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr class="separator:ga2b942752d686c23323880ff576e7dffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d75acd7072f28844074702683d8493f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga5d75acd7072f28844074702683d8493f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafece48b6f595ef9717d523fa23cea1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gafece48b6f595ef9717d523fa23cea1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr class="separator:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bed6648aad6e8d16196246b355452dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga4bed6648aad6e8d16196246b355452dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d8d2847058747ce23a648668ce4dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gae6d8d2847058747ce23a648668ce4dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52095cae524adb237339bfee92e8168a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr class="separator:ga52095cae524adb237339bfee92e8168a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899b26ffa9c5f30f143306b8598a537f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga899b26ffa9c5f30f143306b8598a537f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91476ae2cc3449facafcad82569e14f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga91476ae2cc3449facafcad82569e14f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20394da7afcada6c3fc455b05004cff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga20394da7afcada6c3fc455b05004cff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4209d414df704ce96c54abb2ea2df66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga4209d414df704ce96c54abb2ea2df66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294e216b50edd1c2f891143e1f971048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga294e216b50edd1c2f891143e1f971048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6386ec77a3a451954325a1512d44f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga6386ec77a3a451954325a1512d44f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dc197250c2699d470aea1a7a42ad57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga70dc197250c2699d470aea1a7a42ad57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr class="separator:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad866f52cce9ce32e3c0d181007b82de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gad866f52cce9ce32e3c0d181007b82de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd97b1c86dd4953f3382fea317d165af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gafd97b1c86dd4953f3382fea317d165af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;((uint16_t)0x000C)</td></tr>
<tr class="separator:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588513395cbf8be6f4749c140fbf811c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga588513395cbf8be6f4749c140fbf811c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad218af6bd1de72891e1b85d582b766cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr class="separator:gad218af6bd1de72891e1b85d582b766cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f92a3f831685d6df7ab69e68181849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga26f92a3f831685d6df7ab69e68181849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr class="separator:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f7d206409bc551eab06819e17451e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga80f7d206409bc551eab06819e17451e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6690f5e98e02addd5e75643767c6d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaf6690f5e98e02addd5e75643767c6d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51653fd06a591294d432385e794a19e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr class="separator:gad51653fd06a591294d432385e794a19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca0aedba14241caff739afb3c3ee291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga0ca0aedba14241caff739afb3c3ee291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813056b3f90a13c4432aeba55f28957e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga813056b3f90a13c4432aeba55f28957e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76392a4d63674cd0db0a55762458f16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga76392a4d63674cd0db0a55762458f16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3136c6e776c6066509d298b6a9b34912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga3136c6e776c6066509d298b6a9b34912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a784649120eddec31998f34323d4156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga6a784649120eddec31998f34323d4156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387de559d8b16b16f3934fddd2aa969f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga387de559d8b16b16f3934fddd2aa969f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46cce61d3bd83b64257ba75e54ee1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gad46cce61d3bd83b64257ba75e54ee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4029686d3307111d3f9f4400e29e4521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga4029686d3307111d3f9f4400e29e4521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940b041ab5975311f42f26d314a4b621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga940b041ab5975311f42f26d314a4b621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb85e4000ddab0ada67c5964810da35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gaefb85e4000ddab0ada67c5964810da35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace50256fdecc38f641050a4a3266e4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gace50256fdecc38f641050a4a3266e4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcef8f28580e36cdfda3be1f7561afc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="separator:gadcef8f28580e36cdfda3be1f7561afc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac927cc11eff415210dcf94657d8dfbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gac927cc11eff415210dcf94657d8dfbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e85064d37d387851e95c5c1f35315a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga4e85064d37d387851e95c5c1f35315a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c9dd67a6701b5498926ae536773eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga15c9dd67a6701b5498926ae536773eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf985e9c78f15e1e44b2bc4d2bafc67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr class="separator:gabcf985e9c78f15e1e44b2bc4d2bafc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b575cca31b0e22ef1d5b842aa162bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga4b575cca31b0e22ef1d5b842aa162bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f33ae1e9b7847a60032a60d0cc7f81d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga0f33ae1e9b7847a60032a60d0cc7f81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f06a132eba960bd6cc972e3580d537c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga2f06a132eba960bd6cc972e3580d537c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7868643a65285fc7132f040c8950f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gae7868643a65285fc7132f040c8950f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503b44e30a5fb77c34630d1faca70213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga503b44e30a5fb77c34630d1faca70213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a12ecb0a8dd21bc164d9a345ea564f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga83a12ecb0a8dd21bc164d9a345ea564f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d418cbd0db89991522cb6be34a017e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaf7d418cbd0db89991522cb6be34a017e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac945c8bcf5567912a88eb2acee53c45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gac945c8bcf5567912a88eb2acee53c45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4215d17f0548dfcf0b15fe4d0f4651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:ga7e4215d17f0548dfcf0b15fe4d0f4651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd1736c8172e7cd098bb591264b07bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gabbd1736c8172e7cd098bb591264b07bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756df80ff8c34399435f52dca18e6eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga756df80ff8c34399435f52dca18e6eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cf04e70ccf3d4aba5afcf2496a411a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gab1cf04e70ccf3d4aba5afcf2496a411a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9435f36d53c6be1107e57ab6a82c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaf9435f36d53c6be1107e57ab6a82c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74250b040dd9fd9c09dcc54cdd6d86d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga74250b040dd9fd9c09dcc54cdd6d86d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3247abbbf0d00260be051d176d88020e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga3247abbbf0d00260be051d176d88020e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f15008050f91fa3ecc9eaaa971a509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga59f15008050f91fa3ecc9eaaa971a509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga277a096614829feba2d0a4fbb7d3dffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga277a096614829feba2d0a4fbb7d3dffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;((uint16_t)0x001F)</td></tr>
<tr class="separator:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e197a78484567d4c6093c28265f3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;((uint16_t)0x1F00)</td></tr>
<tr class="separator:gab9e197a78484567d4c6093c28265f3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677195c0b4892bb6717564c0528126a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga677195c0b4892bb6717564c0528126a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad427ba987877e491f7a2be60e320dbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gad427ba987877e491f7a2be60e320dbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd52d261f99a969d9841a4426152b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd52d261f99a969d9841a4426152b85">RTC_CRH_SECIE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga8dd52d261f99a969d9841a4426152b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990a6b449f70249a1a4baf19f64617d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga990a6b449f70249a1a4baf19f64617d9">RTC_CRH_ALRIE</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga990a6b449f70249a1a4baf19f64617d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e23d339e15dbf883dbedb054cd1706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04e23d339e15dbf883dbedb054cd1706">RTC_CRH_OWIE</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga04e23d339e15dbf883dbedb054cd1706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c039206fc5c1506aba666387c5d34c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c039206fc5c1506aba666387c5d34c8">RTC_CRL_SECF</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga2c039206fc5c1506aba666387c5d34c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca9bce7cb58e637876d1154710305563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca9bce7cb58e637876d1154710305563">RTC_CRL_ALRF</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gaca9bce7cb58e637876d1154710305563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad801db5fbfc407b1959647765076b299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad801db5fbfc407b1959647765076b299">RTC_CRL_OWF</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gad801db5fbfc407b1959647765076b299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6fefe3020ad4d61b54a516e8a65f30d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6fefe3020ad4d61b54a516e8a65f30d">RTC_CRL_RSF</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:gae6fefe3020ad4d61b54a516e8a65f30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3829687c89579c020665c19b8937a820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3829687c89579c020665c19b8937a820">RTC_CRL_CNF</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga3829687c89579c020665c19b8937a820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc57b1110a53b82e4445c4770203fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc57b1110a53b82e4445c4770203fe8">RTC_CRL_RTOFF</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga6bc57b1110a53b82e4445c4770203fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5209d66a77da940d9a187bbaf73dc8a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5209d66a77da940d9a187bbaf73dc8a0">RTC_PRLH_PRL</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga5209d66a77da940d9a187bbaf73dc8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1cd2db7134d6b3e21477ed466dd4d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1cd2db7134d6b3e21477ed466dd4d7c">RTC_PRLL_PRL</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gac1cd2db7134d6b3e21477ed466dd4d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae88e723f16ec20925d0bc545428a6670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae88e723f16ec20925d0bc545428a6670">RTC_DIVH_RTC_DIV</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:gae88e723f16ec20925d0bc545428a6670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe06c3de2b371556e207e5079feb9afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe06c3de2b371556e207e5079feb9afd">RTC_DIVL_RTC_DIV</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gabe06c3de2b371556e207e5079feb9afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256cb0c8e461f345df89d77dae7c31a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga256cb0c8e461f345df89d77dae7c31a9">RTC_CNTH_RTC_CNT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga256cb0c8e461f345df89d77dae7c31a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa079440c3cb1b864f226231f11664e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa079440c3cb1b864f226231f11664e5e">RTC_CNTL_RTC_CNT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gaa079440c3cb1b864f226231f11664e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6fab9b1d06bb3f26eb038a1d7e55f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6fab9b1d06bb3f26eb038a1d7e55f5">RTC_ALRH_RTC_ALR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga2c6fab9b1d06bb3f26eb038a1d7e55f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27e762953f42cf0a323a4372cd780c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27e762953f42cf0a323a4372cd780c22">RTC_ALRL_RTC_ALR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga27e762953f42cf0a323a4372cd780c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de39c5672f17d326fceb5adc9adc090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;((uint8_t)0x07)</td></tr>
<tr class="separator:ga4de39c5672f17d326fceb5adc9adc090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b727e7882603df1684cbf230520ca76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga9b727e7882603df1684cbf230520ca76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba2551b90c68d95c736a116224b473e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gafba2551b90c68d95c736a116224b473e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87024bbb19f26def4c4c1510b22d3033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:ga87024bbb19f26def4c4c1510b22d3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269bd5618ba773d32275b93be004c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga269bd5618ba773d32275b93be004c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffb8339e556a3b10120b15f0dacc232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gadffb8339e556a3b10120b15f0dacc232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;((uint8_t)0x7F)</td></tr>
<tr class="separator:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d510237467b8e10ca1001574671ad8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga4d510237467b8e10ca1001574671ad8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e344f4a12c60e57cb643511379b261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:gab1e344f4a12c60e57cb643511379b261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a493575c9a7c6006a3af9d13399268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gab3a493575c9a7c6006a3af9d13399268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;((uint16_t)0x007F)</td></tr>
<tr class="separator:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698b68239773862647ef5f9d963b80c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga698b68239773862647ef5f9d963b80c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166845425e89d01552bac0baeec686d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga166845425e89d01552bac0baeec686d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga344253edc9710aa6db6047b76cce723b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga344253edc9710aa6db6047b76cce723b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106cdb96da03ce192628f54cefcbec2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga106cdb96da03ce192628f54cefcbec2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067b1d8238f1d5613481aba71a946638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;((uint16_t)0x0180)</td></tr>
<tr class="separator:ga067b1d8238f1d5613481aba71a946638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4858525604534e493b8a09e0b04ace61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga4858525604534e493b8a09e0b04ace61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad154cab86ce34cebfe1f76e5c2f78e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61">FSMC_BCR1_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad154cab86ce34cebfe1f76e5c2f78e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28dd9f93d8687cdc08745df9fcc38e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89">FSMC_BCR1_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga28dd9f93d8687cdc08745df9fcc38e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bab7a47703902d187502ac765ebb05d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bab7a47703902d187502ac765ebb05d">FSMC_BCR1_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:ga9bab7a47703902d187502ac765ebb05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b921567bd5a422c51f9a0f426ac3f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b921567bd5a422c51f9a0f426ac3f6">FSMC_BCR1_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga29b921567bd5a422c51f9a0f426ac3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe2fd14b3c0d88aecfb9cf5b44995a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe2fd14b3c0d88aecfb9cf5b44995a0">FSMC_BCR1_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga3fe2fd14b3c0d88aecfb9cf5b44995a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa12297787a0580fedbd5244f0caa0a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76">FSMC_BCR1_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:gaa12297787a0580fedbd5244f0caa0a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6fe3b4b28a31c4bbf26a838695fd0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6fe3b4b28a31c4bbf26a838695fd0c">FSMC_BCR1_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga1a6fe3b4b28a31c4bbf26a838695fd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65592a6a20efa6aed5b59fe1eba508d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65592a6a20efa6aed5b59fe1eba508d8">FSMC_BCR1_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga65592a6a20efa6aed5b59fe1eba508d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14aaca2a8bccab73c7726cf73ee9be16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16">FSMC_BCR1_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga14aaca2a8bccab73c7726cf73ee9be16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94857a0177ae12f1172da65d8708ae97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97">FSMC_BCR1_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga94857a0177ae12f1172da65d8708ae97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57dbc565fbc7d8ec20fda7ef0da30df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4">FSMC_BCR1_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga57dbc565fbc7d8ec20fda7ef0da30df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad215e95feee8339393bd93a2bcea11f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad215e95feee8339393bd93a2bcea11f1">FSMC_BCR1_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gad215e95feee8339393bd93a2bcea11f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141a337e3f1479e79d62b567ba685bcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf">FSMC_BCR1_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga141a337e3f1479e79d62b567ba685bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7349a91da7ba38277a068f4e8eea314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314">FSMC_BCR1_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaa7349a91da7ba38277a068f4e8eea314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe4611a02a4fa635b66d5b5e52328fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5">FSMC_BCR1_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gabe4611a02a4fa635b66d5b5e52328fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7936ff74a1cfba880a9b5bc943dc8661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7936ff74a1cfba880a9b5bc943dc8661">FSMC_BCR1_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga7936ff74a1cfba880a9b5bc943dc8661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5673d96c0fb27c7faed335e05ad41c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1">FSMC_BCR1_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaf5673d96c0fb27c7faed335e05ad41c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015672f5aa2132a55e316f5b7a577174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174">FSMC_BCR1_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga015672f5aa2132a55e316f5b7a577174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c99df3c6cebc68f6695ad7bc13f717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9c99df3c6cebc68f6695ad7bc13f717">FSMC_BCR2_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad9c99df3c6cebc68f6695ad7bc13f717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f65c4348ab55c12695730bde8be8986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f65c4348ab55c12695730bde8be8986">FSMC_BCR2_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9f65c4348ab55c12695730bde8be8986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf82247710aaeff72fb37113bff3daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf82247710aaeff72fb37113bff3daf">FSMC_BCR2_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:gabdf82247710aaeff72fb37113bff3daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac595e1e3045aad0b379367f47bf10a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac595e1e3045aad0b379367f47bf10a84">FSMC_BCR2_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gac595e1e3045aad0b379367f47bf10a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9e5b00171ea739ba67a627a2484f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9e5b00171ea739ba67a627a2484f47">FSMC_BCR2_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga8b9e5b00171ea739ba67a627a2484f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4099746e30f71a98ea71d1048a5d028a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4099746e30f71a98ea71d1048a5d028a">FSMC_BCR2_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga4099746e30f71a98ea71d1048a5d028a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8501d3ce728f6a074061294a9e5a54cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8501d3ce728f6a074061294a9e5a54cf">FSMC_BCR2_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga8501d3ce728f6a074061294a9e5a54cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74276c5828d545cf4b2db2d568c60627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74276c5828d545cf4b2db2d568c60627">FSMC_BCR2_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga74276c5828d545cf4b2db2d568c60627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4e1ad30533ab54b45987cab30d51a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4e1ad30533ab54b45987cab30d51a0">FSMC_BCR2_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga7a4e1ad30533ab54b45987cab30d51a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d8202b9b40d3912a6294fe2a0e28ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d8202b9b40d3912a6294fe2a0e28ebf">FSMC_BCR2_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga0d8202b9b40d3912a6294fe2a0e28ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f59e7aa2664f9c767ce22bec369698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0f59e7aa2664f9c767ce22bec369698">FSMC_BCR2_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaa0f59e7aa2664f9c767ce22bec369698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e93e4e902a636d4d75a1fd7e884afea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e93e4e902a636d4d75a1fd7e884afea">FSMC_BCR2_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga9e93e4e902a636d4d75a1fd7e884afea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5141640b4dcb78a524740b681819f9f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5141640b4dcb78a524740b681819f9f1">FSMC_BCR2_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5141640b4dcb78a524740b681819f9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad446f2fcb7909b80a8c1731141be5186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad446f2fcb7909b80a8c1731141be5186">FSMC_BCR2_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gad446f2fcb7909b80a8c1731141be5186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad015d2aa1c58b48681f35a4f92eaf7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad015d2aa1c58b48681f35a4f92eaf7f7">FSMC_BCR2_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gad015d2aa1c58b48681f35a4f92eaf7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d3e5d899ba2399d3318da577d58ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76d3e5d899ba2399d3318da577d58ac6">FSMC_BCR2_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga76d3e5d899ba2399d3318da577d58ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45d1b552ba61ccbb1dc4ebfc556285a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad45d1b552ba61ccbb1dc4ebfc556285a">FSMC_BCR2_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gad45d1b552ba61ccbb1dc4ebfc556285a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64b1874f1ab83a1d0224cb66e504dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae64b1874f1ab83a1d0224cb66e504dff">FSMC_BCR2_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gae64b1874f1ab83a1d0224cb66e504dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7810ad338086a1ec9b15f339ed6f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d7810ad338086a1ec9b15f339ed6f4d">FSMC_BCR3_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga0d7810ad338086a1ec9b15f339ed6f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaae648c8591e7650cba828910638d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaae648c8591e7650cba828910638d3d">FSMC_BCR3_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gadaae648c8591e7650cba828910638d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319fb6069b651eb947b4d0ba3c9f6196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319fb6069b651eb947b4d0ba3c9f6196">FSMC_BCR3_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:ga319fb6069b651eb947b4d0ba3c9f6196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33b80510e653dd32de2ae1ec1a1dfb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf33b80510e653dd32de2ae1ec1a1dfb5">FSMC_BCR3_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaf33b80510e653dd32de2ae1ec1a1dfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a038553e3a30df4b6e331cad504069b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a038553e3a30df4b6e331cad504069b">FSMC_BCR3_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga2a038553e3a30df4b6e331cad504069b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51097cfe8d4263a30d292e7e9dc73cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51097cfe8d4263a30d292e7e9dc73cd2">FSMC_BCR3_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga51097cfe8d4263a30d292e7e9dc73cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373b764c1a4104300eb587aa4510c1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373b764c1a4104300eb587aa4510c1f1">FSMC_BCR3_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga373b764c1a4104300eb587aa4510c1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c7292c185269cc11d986f3ae0ceb24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43c7292c185269cc11d986f3ae0ceb24">FSMC_BCR3_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga43c7292c185269cc11d986f3ae0ceb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380c39b95426ac9a18c70e3f56016c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga380c39b95426ac9a18c70e3f56016c81">FSMC_BCR3_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga380c39b95426ac9a18c70e3f56016c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9badf60f5caa010e041d66d40af596a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9badf60f5caa010e041d66d40af596a">FSMC_BCR3_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gad9badf60f5caa010e041d66d40af596a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbca3d0aa315f3e9bc6bacf244bdb747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbca3d0aa315f3e9bc6bacf244bdb747">FSMC_BCR3_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gabbca3d0aa315f3e9bc6bacf244bdb747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fc6e205695d39b63c0f5b18c3cd214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fc6e205695d39b63c0f5b18c3cd214">FSMC_BCR3_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga44fc6e205695d39b63c0f5b18c3cd214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab845515c37adae28d0e1452596cca7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab845515c37adae28d0e1452596cca7ea">FSMC_BCR3_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gab845515c37adae28d0e1452596cca7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c9b0145aa62cafd915a4c7da1931b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22c9b0145aa62cafd915a4c7da1931b5">FSMC_BCR3_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga22c9b0145aa62cafd915a4c7da1931b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9665b36b791862c464f07ad49dea315c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9665b36b791862c464f07ad49dea315c">FSMC_BCR3_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga9665b36b791862c464f07ad49dea315c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab23550b17dca7ede57f8b5ef05f2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab23550b17dca7ede57f8b5ef05f2e7">FSMC_BCR3_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga6ab23550b17dca7ede57f8b5ef05f2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e16fb6b68a8adb7722871ccdd2d9a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e16fb6b68a8adb7722871ccdd2d9a44">FSMC_BCR3_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga9e16fb6b68a8adb7722871ccdd2d9a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c6da37696af84767f82efd0df3a7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70c6da37696af84767f82efd0df3a7da">FSMC_BCR3_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga70c6da37696af84767f82efd0df3a7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1ea2c2967cda7ef1597c4fb1a9dd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1ea2c2967cda7ef1597c4fb1a9dd9a">FSMC_BCR4_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga9a1ea2c2967cda7ef1597c4fb1a9dd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d644d34b59762d0b48f7784d3aed4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92d644d34b59762d0b48f7784d3aed4b">FSMC_BCR4_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga92d644d34b59762d0b48f7784d3aed4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9bf2c236b772e76174aff4388a1b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9bf2c236b772e76174aff4388a1b6f">FSMC_BCR4_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:ga1f9bf2c236b772e76174aff4388a1b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d358ec27a34fe13131d852b950643e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66d358ec27a34fe13131d852b950643e">FSMC_BCR4_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga66d358ec27a34fe13131d852b950643e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5abffefdc124215182346aba701183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5abffefdc124215182346aba701183">FSMC_BCR4_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaac5abffefdc124215182346aba701183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4ce32ca454c42344cfe73f71abd274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4ce32ca454c42344cfe73f71abd274">FSMC_BCR4_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga5c4ce32ca454c42344cfe73f71abd274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8f397cfb1f07421abeaf3060f7a329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8f397cfb1f07421abeaf3060f7a329">FSMC_BCR4_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga1c8f397cfb1f07421abeaf3060f7a329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5cd3a31190eb0cea8a72b55d8369970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cd3a31190eb0cea8a72b55d8369970">FSMC_BCR4_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaf5cd3a31190eb0cea8a72b55d8369970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf769d7958a8c610ccca912600e61f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf769d7958a8c610ccca912600e61f30">FSMC_BCR4_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gabf769d7958a8c610ccca912600e61f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6ffdcee5dc3de1402bd8b644d6ecf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6ffdcee5dc3de1402bd8b644d6ecf4">FSMC_BCR4_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga2c6ffdcee5dc3de1402bd8b644d6ecf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485976f8857949064d060374031cad3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga485976f8857949064d060374031cad3d">FSMC_BCR4_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga485976f8857949064d060374031cad3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35333cfffc35c7948ee0aa0e5672c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35333cfffc35c7948ee0aa0e5672c3c">FSMC_BCR4_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaa35333cfffc35c7948ee0aa0e5672c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c35ab0ee9ee23a5352218b4b84a258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c35ab0ee9ee23a5352218b4b84a258">FSMC_BCR4_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga11c35ab0ee9ee23a5352218b4b84a258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2eef4eb8e6bb99cace5145b6ad09ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf2eef4eb8e6bb99cace5145b6ad09ee">FSMC_BCR4_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gadf2eef4eb8e6bb99cace5145b6ad09ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458727d27c2bc7cede05f6537bfc1bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458727d27c2bc7cede05f6537bfc1bd8">FSMC_BCR4_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga458727d27c2bc7cede05f6537bfc1bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6794966a05855913923294f5c2ab69ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6794966a05855913923294f5c2ab69ed">FSMC_BCR4_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga6794966a05855913923294f5c2ab69ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158eeaca2258bc25beae918d01e01dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158eeaca2258bc25beae918d01e01dd8">FSMC_BCR4_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga158eeaca2258bc25beae918d01e01dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19293300b8230e38afa1c16c526b3f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19293300b8230e38afa1c16c526b3f29">FSMC_BCR4_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga19293300b8230e38afa1c16c526b3f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab457e5d3a33d80db3ad070b1cf57669a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab457e5d3a33d80db3ad070b1cf57669a">FSMC_BTR1_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gab457e5d3a33d80db3ad070b1cf57669a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29ca17c63df62cc12c06e6cfa3429e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29ca17c63df62cc12c06e6cfa3429e3">FSMC_BTR1_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gae29ca17c63df62cc12c06e6cfa3429e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb98ce348ba665f122e44ddc0390b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb98ce348ba665f122e44ddc0390b45">FSMC_BTR1_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaefb98ce348ba665f122e44ddc0390b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e5c5b00c91aca1cc266622d3f30bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5e5c5b00c91aca1cc266622d3f30bf0">FSMC_BTR1_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaa5e5c5b00c91aca1cc266622d3f30bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0105afe671cd62730cf879072c80f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0105afe671cd62730cf879072c80f3">FSMC_BTR1_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga2f0105afe671cd62730cf879072c80f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4a3860c48a62ff0290622e1937072d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4a3860c48a62ff0290622e1937072d">FSMC_BTR1_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gadc4a3860c48a62ff0290622e1937072d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222a16d5a1a8deebaf39a96d94d3c3f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga222a16d5a1a8deebaf39a96d94d3c3f0">FSMC_BTR1_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga222a16d5a1a8deebaf39a96d94d3c3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad1f9164644c4ff4c6ae5a655478abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ad1f9164644c4ff4c6ae5a655478abc">FSMC_BTR1_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga5ad1f9164644c4ff4c6ae5a655478abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9d68df0fd84b77342a565e9faad929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f9d68df0fd84b77342a565e9faad929">FSMC_BTR1_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga3f9d68df0fd84b77342a565e9faad929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e88e45163e76f529b5a94937526f45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e88e45163e76f529b5a94937526f45c">FSMC_BTR1_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga6e88e45163e76f529b5a94937526f45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39175370a991b500962fd084230e389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae39175370a991b500962fd084230e389">FSMC_BTR1_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gae39175370a991b500962fd084230e389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4488a428f33d96263a00a30af42b849b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4488a428f33d96263a00a30af42b849b">FSMC_BTR1_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga4488a428f33d96263a00a30af42b849b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53bd6a1decfafdb420a37453b3b5545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad53bd6a1decfafdb420a37453b3b5545">FSMC_BTR1_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gad53bd6a1decfafdb420a37453b3b5545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce8f6cf5a9ba24943b3e762bde00aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacce8f6cf5a9ba24943b3e762bde00aee">FSMC_BTR1_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gacce8f6cf5a9ba24943b3e762bde00aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99638cc2cbe0dead029c201e5f30c3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99638cc2cbe0dead029c201e5f30c3a8">FSMC_BTR1_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga99638cc2cbe0dead029c201e5f30c3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c64dd27460218f4398f84f8a1eb050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46c64dd27460218f4398f84f8a1eb050">FSMC_BTR1_DATAST_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga46c64dd27460218f4398f84f8a1eb050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d19491b3e729c6aac0fea41cc62b695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d19491b3e729c6aac0fea41cc62b695">FSMC_BTR1_DATAST_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga1d19491b3e729c6aac0fea41cc62b695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c28cb325d28369d1a9ef764c63887b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c28cb325d28369d1a9ef764c63887b">FSMC_BTR1_DATAST_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga50c28cb325d28369d1a9ef764c63887b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f54453aa732f52cbb5a1562d2eddd23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f54453aa732f52cbb5a1562d2eddd23">FSMC_BTR1_DATAST_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga7f54453aa732f52cbb5a1562d2eddd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec9346bbaf845f1dffe33c4a625c0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec9346bbaf845f1dffe33c4a625c0ac">FSMC_BTR1_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:ga7ec9346bbaf845f1dffe33c4a625c0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1578a85c4f2cef9e034c7b5da6d454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c1578a85c4f2cef9e034c7b5da6d454">FSMC_BTR1_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga6c1578a85c4f2cef9e034c7b5da6d454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf873cbfe4827496215eb08bb33ae4784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf873cbfe4827496215eb08bb33ae4784">FSMC_BTR1_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaf873cbfe4827496215eb08bb33ae4784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad768d3ff0a5159e552663c9489b977f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad768d3ff0a5159e552663c9489b977f6">FSMC_BTR1_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gad768d3ff0a5159e552663c9489b977f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ecfd25fb64efb3745ee96b2877a017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ecfd25fb64efb3745ee96b2877a017">FSMC_BTR1_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaf3ecfd25fb64efb3745ee96b2877a017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c4dbd43df84559e30a9c332b265ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7c4dbd43df84559e30a9c332b265ad5">FSMC_BTR1_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:gac7c4dbd43df84559e30a9c332b265ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9c9e09de00afad666ace28c608032f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9c9e09de00afad666ace28c608032f">FSMC_BTR1_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gabe9c9e09de00afad666ace28c608032f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafffebd7a0cf6e6d80b65804c2c50ce62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafffebd7a0cf6e6d80b65804c2c50ce62">FSMC_BTR1_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gafffebd7a0cf6e6d80b65804c2c50ce62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43afa754305cc1a7ff3075cdd4309990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43afa754305cc1a7ff3075cdd4309990">FSMC_BTR1_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga43afa754305cc1a7ff3075cdd4309990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a146aec5d723a84945ae6da6c0692f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a146aec5d723a84945ae6da6c0692f">FSMC_BTR1_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga68a146aec5d723a84945ae6da6c0692f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef6dcccdb11a1b094966be0c019124b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ef6dcccdb11a1b094966be0c019124b">FSMC_BTR1_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:ga4ef6dcccdb11a1b094966be0c019124b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d832593697ba108d99a97e4fdfd159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2d832593697ba108d99a97e4fdfd159">FSMC_BTR1_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gae2d832593697ba108d99a97e4fdfd159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7e4efc546c1c9d16c750a4542e1c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7e4efc546c1c9d16c750a4542e1c55">FSMC_BTR1_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga2a7e4efc546c1c9d16c750a4542e1c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e7d41e0f94ab896c6eea199eb0aef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e7d41e0f94ab896c6eea199eb0aef1">FSMC_BTR1_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga22e7d41e0f94ab896c6eea199eb0aef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b42f22fc488e0ed0d06832118773123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42f22fc488e0ed0d06832118773123">FSMC_BTR1_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga8b42f22fc488e0ed0d06832118773123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027548b6b5971a2c56558932c956fa4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027548b6b5971a2c56558932c956fa4c">FSMC_BTR1_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga027548b6b5971a2c56558932c956fa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf77aa4936dc4f35d1b426d147c643c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf77aa4936dc4f35d1b426d147c643c80">FSMC_BTR1_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaf77aa4936dc4f35d1b426d147c643c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b336cf3ae23cfda19895927b63af558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b336cf3ae23cfda19895927b63af558">FSMC_BTR1_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga7b336cf3ae23cfda19895927b63af558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23697810b99730ddf52834a5066c1ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23697810b99730ddf52834a5066c1ba5">FSMC_BTR2_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga23697810b99730ddf52834a5066c1ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827398dc098f2d08bb77a04b2e7d6ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827398dc098f2d08bb77a04b2e7d6ba3">FSMC_BTR2_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga827398dc098f2d08bb77a04b2e7d6ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b40f47f2db0db78de6fe2df58b5d591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40f47f2db0db78de6fe2df58b5d591">FSMC_BTR2_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga1b40f47f2db0db78de6fe2df58b5d591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558185a28aeedbb098890348a041a74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga558185a28aeedbb098890348a041a74d">FSMC_BTR2_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga558185a28aeedbb098890348a041a74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd4d42459a990825b61962d9118cd7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd4d42459a990825b61962d9118cd7b">FSMC_BTR2_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gadbd4d42459a990825b61962d9118cd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c974d0260ba1dbd1acaf6fceb425c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac37c974d0260ba1dbd1acaf6fceb425c">FSMC_BTR2_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gac37c974d0260ba1dbd1acaf6fceb425c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf56fc3a549d1e68d56e1587123bd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf56fc3a549d1e68d56e1587123bd27">FSMC_BTR2_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gabbf56fc3a549d1e68d56e1587123bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7d19f02444ce8b3286d44258c6caef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7d19f02444ce8b3286d44258c6caef">FSMC_BTR2_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga0b7d19f02444ce8b3286d44258c6caef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e9433e15e301d5d3f0dd6b73c9db2f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e9433e15e301d5d3f0dd6b73c9db2f7">FSMC_BTR2_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga7e9433e15e301d5d3f0dd6b73c9db2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc538e46145ed4947194f3ad63e211b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc538e46145ed4947194f3ad63e211b7">FSMC_BTR2_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gacc538e46145ed4947194f3ad63e211b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1d3fe096ea53ea073b78bd6ddbff58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1d3fe096ea53ea073b78bd6ddbff58">FSMC_BTR2_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gabe1d3fe096ea53ea073b78bd6ddbff58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa066dab45a22ebd3a7102b92dcd251bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa066dab45a22ebd3a7102b92dcd251bd">FSMC_BTR2_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaa066dab45a22ebd3a7102b92dcd251bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c15ca5fdd13efb5499f0e86bd5bc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c15ca5fdd13efb5499f0e86bd5bc88">FSMC_BTR2_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga68c15ca5fdd13efb5499f0e86bd5bc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36cfe553d431ca6976f0d36c73045836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36cfe553d431ca6976f0d36c73045836">FSMC_BTR2_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga36cfe553d431ca6976f0d36c73045836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874499b29d2b72a75265f16a2d8ed834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga874499b29d2b72a75265f16a2d8ed834">FSMC_BTR2_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga874499b29d2b72a75265f16a2d8ed834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4856fb97d7d04d612f24d7267e6c9b76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4856fb97d7d04d612f24d7267e6c9b76">FSMC_BTR2_DATAST_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga4856fb97d7d04d612f24d7267e6c9b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb50ada649984a8bde5535cc3163344c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb50ada649984a8bde5535cc3163344c">FSMC_BTR2_DATAST_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gacb50ada649984a8bde5535cc3163344c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4784549001168b5ab21a93852100d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4784549001168b5ab21a93852100d0">FSMC_BTR2_DATAST_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaac4784549001168b5ab21a93852100d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bdd6994cb33a10447cbce5c563746da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdd6994cb33a10447cbce5c563746da">FSMC_BTR2_DATAST_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga4bdd6994cb33a10447cbce5c563746da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae7c94522af51d2f96a0fa715dfa9b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae7c94522af51d2f96a0fa715dfa9b0">FSMC_BTR2_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:ga5ae7c94522af51d2f96a0fa715dfa9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2617a99e5eab8b31ff168557f93852a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2617a99e5eab8b31ff168557f93852a3">FSMC_BTR2_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga2617a99e5eab8b31ff168557f93852a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83871fa5cde9d72ec840d29d43aa2e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83871fa5cde9d72ec840d29d43aa2e57">FSMC_BTR2_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga83871fa5cde9d72ec840d29d43aa2e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacada2902f8612df1e5ac6e224bcf8d3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacada2902f8612df1e5ac6e224bcf8d3c">FSMC_BTR2_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gacada2902f8612df1e5ac6e224bcf8d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ad543195f36fdb3efdf7550381f982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66ad543195f36fdb3efdf7550381f982">FSMC_BTR2_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga66ad543195f36fdb3efdf7550381f982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37fdb25c494cf314cb680f84c5e0a503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37fdb25c494cf314cb680f84c5e0a503">FSMC_BTR2_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:ga37fdb25c494cf314cb680f84c5e0a503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac8729c8ac330f6ade93a6a15a4ba70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac8729c8ac330f6ade93a6a15a4ba70">FSMC_BTR2_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga1ac8729c8ac330f6ade93a6a15a4ba70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31920e8bf2d83ad3c2849f8e942bb6e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31920e8bf2d83ad3c2849f8e942bb6e4">FSMC_BTR2_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga31920e8bf2d83ad3c2849f8e942bb6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ba3172687049c687e3a38ec08d6c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5ba3172687049c687e3a38ec08d6c5a">FSMC_BTR2_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaf5ba3172687049c687e3a38ec08d6c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga453c2a90dc3340596c9d34672cede6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga453c2a90dc3340596c9d34672cede6a0">FSMC_BTR2_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga453c2a90dc3340596c9d34672cede6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3247db1653b31df0c34ab7898400bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3247db1653b31df0c34ab7898400bb5">FSMC_BTR2_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:gae3247db1653b31df0c34ab7898400bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0510047c932d2833f6cbe0a4a5d7b9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0510047c932d2833f6cbe0a4a5d7b9b5">FSMC_BTR2_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga0510047c932d2833f6cbe0a4a5d7b9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1852b706b3c719c0eab8ef863b39e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1852b706b3c719c0eab8ef863b39e0">FSMC_BTR2_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga4e1852b706b3c719c0eab8ef863b39e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ace24f50d1c51c978af55d47c13c0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ace24f50d1c51c978af55d47c13c0e9">FSMC_BTR2_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga7ace24f50d1c51c978af55d47c13c0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99389b63c4dee3c54aa1de36a4119add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99389b63c4dee3c54aa1de36a4119add">FSMC_BTR2_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga99389b63c4dee3c54aa1de36a4119add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b93600977cde6e31a9464f87606043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b93600977cde6e31a9464f87606043">FSMC_BTR2_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga07b93600977cde6e31a9464f87606043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9383d89d5e557a166f6b8290892b89b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9383d89d5e557a166f6b8290892b89b3">FSMC_BTR2_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga9383d89d5e557a166f6b8290892b89b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad200e1dc2d1835e3dc0fa8f0483eb2c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad200e1dc2d1835e3dc0fa8f0483eb2c0">FSMC_BTR2_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gad200e1dc2d1835e3dc0fa8f0483eb2c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e55daf436a25fadae7384611aa0f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55daf436a25fadae7384611aa0f89">FSMC_BTR3_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gaf3e55daf436a25fadae7384611aa0f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a21211dd7a3445e944af0fe1a4b600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6a21211dd7a3445e944af0fe1a4b600">FSMC_BTR3_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gab6a21211dd7a3445e944af0fe1a4b600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c23d36fa8e7e38048d94830bf0f74f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51c23d36fa8e7e38048d94830bf0f74f">FSMC_BTR3_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga51c23d36fa8e7e38048d94830bf0f74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93be4171cb7d0b66d8d4d12e61b07b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93be4171cb7d0b66d8d4d12e61b07b88">FSMC_BTR3_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga93be4171cb7d0b66d8d4d12e61b07b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01cf0b1c88857669d10fee8d7ba4d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab01cf0b1c88857669d10fee8d7ba4d85">FSMC_BTR3_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gab01cf0b1c88857669d10fee8d7ba4d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7833ee760b2400e6fb483b1d83cbdff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7833ee760b2400e6fb483b1d83cbdff3">FSMC_BTR3_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:ga7833ee760b2400e6fb483b1d83cbdff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad417ccae1c4018d0ff5c76c942aeb2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad417ccae1c4018d0ff5c76c942aeb2ca">FSMC_BTR3_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gad417ccae1c4018d0ff5c76c942aeb2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60d0ae6af13ef088367cef06c7f207d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60d0ae6af13ef088367cef06c7f207d3">FSMC_BTR3_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga60d0ae6af13ef088367cef06c7f207d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac029aaed48e2a3e2eedf767fe0ce0b92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac029aaed48e2a3e2eedf767fe0ce0b92">FSMC_BTR3_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gac029aaed48e2a3e2eedf767fe0ce0b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6aab5907bc42e140ca5a4d60fcd64c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6aab5907bc42e140ca5a4d60fcd64c">FSMC_BTR3_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5b6aab5907bc42e140ca5a4d60fcd64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e9ac671a510ee06e86c41d7876ffe10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9ac671a510ee06e86c41d7876ffe10">FSMC_BTR3_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga1e9ac671a510ee06e86c41d7876ffe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65fe87d29c1a4ee0b08014ed8e0423e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65fe87d29c1a4ee0b08014ed8e0423e1">FSMC_BTR3_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga65fe87d29c1a4ee0b08014ed8e0423e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33e3df5c80255cb5e11ba427e9c224f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad33e3df5c80255cb5e11ba427e9c224f">FSMC_BTR3_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gad33e3df5c80255cb5e11ba427e9c224f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a31f070e41c6785ebc606d4f25d103a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a31f070e41c6785ebc606d4f25d103a">FSMC_BTR3_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga4a31f070e41c6785ebc606d4f25d103a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad220fbd264261a37eac09d4f6c0b79a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad220fbd264261a37eac09d4f6c0b79a2">FSMC_BTR3_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gad220fbd264261a37eac09d4f6c0b79a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab78ca925e07c24a308b1e603ed42aae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab78ca925e07c24a308b1e603ed42aae1">FSMC_BTR3_DATAST_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gab78ca925e07c24a308b1e603ed42aae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b61775591ffb8faef03a13435fd98b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b61775591ffb8faef03a13435fd98b8">FSMC_BTR3_DATAST_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga3b61775591ffb8faef03a13435fd98b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d58607a3de993f0f7227a14b81ab56c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d58607a3de993f0f7227a14b81ab56c">FSMC_BTR3_DATAST_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga2d58607a3de993f0f7227a14b81ab56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10dc7226824fa6ad00380417b3ba095d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10dc7226824fa6ad00380417b3ba095d">FSMC_BTR3_DATAST_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga10dc7226824fa6ad00380417b3ba095d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a3ad9f940c6942682d8d97b1eb0ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a3ad9f940c6942682d8d97b1eb0ca4">FSMC_BTR3_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:gae8a3ad9f940c6942682d8d97b1eb0ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739f2db66e52626aa9a5ee02c11d7a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739f2db66e52626aa9a5ee02c11d7a34">FSMC_BTR3_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga739f2db66e52626aa9a5ee02c11d7a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4c4102ea6e6cf2082e78168edfc18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4c4102ea6e6cf2082e78168edfc18e">FSMC_BTR3_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga7e4c4102ea6e6cf2082e78168edfc18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5eab2601ae3cd040bf44feb3e70c459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5eab2601ae3cd040bf44feb3e70c459">FSMC_BTR3_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gad5eab2601ae3cd040bf44feb3e70c459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf61e23804e0fa3ca45f851ca98de371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf61e23804e0fa3ca45f851ca98de371">FSMC_BTR3_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gacf61e23804e0fa3ca45f851ca98de371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a8d8e279c50995143ecf4124580703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a8d8e279c50995143ecf4124580703">FSMC_BTR3_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:ga47a8d8e279c50995143ecf4124580703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd9c93b0ee64856981394a63d6a3a964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd9c93b0ee64856981394a63d6a3a964">FSMC_BTR3_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gadd9c93b0ee64856981394a63d6a3a964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98fa7611b4ae197ab25cdf1cae9f8ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98fa7611b4ae197ab25cdf1cae9f8ee1">FSMC_BTR3_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga98fa7611b4ae197ab25cdf1cae9f8ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf806c044b2a3d1417acc79907dcaef4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf806c044b2a3d1417acc79907dcaef4b">FSMC_BTR3_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaf806c044b2a3d1417acc79907dcaef4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9bf0683d046f9bcfb0d55a065ae69ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bf0683d046f9bcfb0d55a065ae69ab">FSMC_BTR3_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaa9bf0683d046f9bcfb0d55a065ae69ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88a80458ddd56b0dfa7cf3599b986dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa88a80458ddd56b0dfa7cf3599b986dd">FSMC_BTR3_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:gaa88a80458ddd56b0dfa7cf3599b986dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655083fdb0e563b9a4d6ea589194ba02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga655083fdb0e563b9a4d6ea589194ba02">FSMC_BTR3_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga655083fdb0e563b9a4d6ea589194ba02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486280713c8f07d7033bce4e74825130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga486280713c8f07d7033bce4e74825130">FSMC_BTR3_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga486280713c8f07d7033bce4e74825130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8314e30c84dccd983de04fdeeb57c360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8314e30c84dccd983de04fdeeb57c360">FSMC_BTR3_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga8314e30c84dccd983de04fdeeb57c360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e7da5269a2dac164c9d1d01da2bc28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7e7da5269a2dac164c9d1d01da2bc28">FSMC_BTR3_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gac7e7da5269a2dac164c9d1d01da2bc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c8f213e437ceed2140f2c16a0416cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c8f213e437ceed2140f2c16a0416cd">FSMC_BTR3_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga56c8f213e437ceed2140f2c16a0416cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d50e71940995d42c5f9fadcb7cd61f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d50e71940995d42c5f9fadcb7cd61f2">FSMC_BTR3_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga4d50e71940995d42c5f9fadcb7cd61f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8bbfd5e08b73d1c5de53ee0ff0ddb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8bbfd5e08b73d1c5de53ee0ff0ddb9a">FSMC_BTR3_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gac8bbfd5e08b73d1c5de53ee0ff0ddb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44cc2146b4cf6bc8f43292512fd8cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44cc2146b4cf6bc8f43292512fd8cf8">FSMC_BTR4_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gab44cc2146b4cf6bc8f43292512fd8cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ee1ab3716b0ab1a4e7b51234af7c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ee1ab3716b0ab1a4e7b51234af7c63">FSMC_BTR4_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaa0ee1ab3716b0ab1a4e7b51234af7c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd427c001c5b17a3e083c81f6b228a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd427c001c5b17a3e083c81f6b228a50">FSMC_BTR4_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gacd427c001c5b17a3e083c81f6b228a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae722fdaa69bfb7622aa80c82e3772949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae722fdaa69bfb7622aa80c82e3772949">FSMC_BTR4_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gae722fdaa69bfb7622aa80c82e3772949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8ab4a1c7fe6e7dc2b093add88c274e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8ab4a1c7fe6e7dc2b093add88c274e">FSMC_BTR4_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga0f8ab4a1c7fe6e7dc2b093add88c274e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e52ae9a5d59507bdf9f4f9da19444ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e52ae9a5d59507bdf9f4f9da19444ed">FSMC_BTR4_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:ga1e52ae9a5d59507bdf9f4f9da19444ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6200f13c3eed1e9646750897a987a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6200f13c3eed1e9646750897a987a2">FSMC_BTR4_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gadf6200f13c3eed1e9646750897a987a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0803bc2ad60138e0eef53a53ca5bf537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0803bc2ad60138e0eef53a53ca5bf537">FSMC_BTR4_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga0803bc2ad60138e0eef53a53ca5bf537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893711250b9d3ea2e5e48ca53d1e0147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga893711250b9d3ea2e5e48ca53d1e0147">FSMC_BTR4_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga893711250b9d3ea2e5e48ca53d1e0147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75c73d4bb0ddcac383ca610a604d95b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75c73d4bb0ddcac383ca610a604d95b3">FSMC_BTR4_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga75c73d4bb0ddcac383ca610a604d95b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c28625ee031527a29f7cb7db1bb97cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c28625ee031527a29f7cb7db1bb97cf">FSMC_BTR4_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga2c28625ee031527a29f7cb7db1bb97cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb0212604c6c58c9524adc7931e2897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdb0212604c6c58c9524adc7931e2897">FSMC_BTR4_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gabdb0212604c6c58c9524adc7931e2897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2353d753ca5532703b4f822b7d2a7382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2353d753ca5532703b4f822b7d2a7382">FSMC_BTR4_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga2353d753ca5532703b4f822b7d2a7382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d82a6f3fcf69d6b96968118db7b8216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d82a6f3fcf69d6b96968118db7b8216">FSMC_BTR4_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga8d82a6f3fcf69d6b96968118db7b8216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0860f92bb204c4b5902d3e34b8b30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e0860f92bb204c4b5902d3e34b8b30a">FSMC_BTR4_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga3e0860f92bb204c4b5902d3e34b8b30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6f871ca941d2beed194d2fc5190183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6f871ca941d2beed194d2fc5190183">FSMC_BTR4_DATAST_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga7d6f871ca941d2beed194d2fc5190183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa798a7170769793b25d5cc37e9eff679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa798a7170769793b25d5cc37e9eff679">FSMC_BTR4_DATAST_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaa798a7170769793b25d5cc37e9eff679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c89f39ac5a74bdd3fc406da173fe79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4c89f39ac5a74bdd3fc406da173fe79">FSMC_BTR4_DATAST_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gac4c89f39ac5a74bdd3fc406da173fe79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633b76f7fce6507cf044dcb3d82a0d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga633b76f7fce6507cf044dcb3d82a0d8d">FSMC_BTR4_DATAST_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga633b76f7fce6507cf044dcb3d82a0d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207a9eedfc1b244c393be3c34ea60a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga207a9eedfc1b244c393be3c34ea60a15">FSMC_BTR4_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:ga207a9eedfc1b244c393be3c34ea60a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dec1fa50fca6639be7179d445aacfe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dec1fa50fca6639be7179d445aacfe4">FSMC_BTR4_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga4dec1fa50fca6639be7179d445aacfe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1db211382068251dc5cfe44a175e639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1db211382068251dc5cfe44a175e639">FSMC_BTR4_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gab1db211382068251dc5cfe44a175e639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5391a8c2a1e8cd6abb81fa5b2836464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5391a8c2a1e8cd6abb81fa5b2836464">FSMC_BTR4_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaa5391a8c2a1e8cd6abb81fa5b2836464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbfd74790a1e25339151de440e3a93e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbfd74790a1e25339151de440e3a93e5">FSMC_BTR4_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gadbfd74790a1e25339151de440e3a93e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac39964e3792653e454538407b11504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac39964e3792653e454538407b11504">FSMC_BTR4_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:ga7ac39964e3792653e454538407b11504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacee394c98ac568fe1d6df61c887ed53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacee394c98ac568fe1d6df61c887ed53">FSMC_BTR4_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaacee394c98ac568fe1d6df61c887ed53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7cd1d1a4954d494bd107400925f86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c7cd1d1a4954d494bd107400925f86f">FSMC_BTR4_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga9c7cd1d1a4954d494bd107400925f86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93b0ab3235ffacca24e6b285460c5dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93b0ab3235ffacca24e6b285460c5dd3">FSMC_BTR4_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga93b0ab3235ffacca24e6b285460c5dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931463443390c5a706303e87a538d1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931463443390c5a706303e87a538d1ce">FSMC_BTR4_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga931463443390c5a706303e87a538d1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53cb7c299e794915d3aba803374adca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa53cb7c299e794915d3aba803374adca">FSMC_BTR4_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:gaa53cb7c299e794915d3aba803374adca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2315f17d1cd7dd9da1b0ee2f7e4ea29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2315f17d1cd7dd9da1b0ee2f7e4ea29">FSMC_BTR4_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gad2315f17d1cd7dd9da1b0ee2f7e4ea29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga808a7d758e6ca75c573d08ee92228745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga808a7d758e6ca75c573d08ee92228745">FSMC_BTR4_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga808a7d758e6ca75c573d08ee92228745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac376a62779292d64bfac24d572b743e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac376a62779292d64bfac24d572b743e9">FSMC_BTR4_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gac376a62779292d64bfac24d572b743e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc558894dcb263451dbac13f48fffe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc558894dcb263451dbac13f48fffe1">FSMC_BTR4_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gadfc558894dcb263451dbac13f48fffe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf731d99007936586f9e15f17c3c771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf731d99007936586f9e15f17c3c771">FSMC_BTR4_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:gabbf731d99007936586f9e15f17c3c771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e69759ab89b16573bafd2f6ded95bfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e69759ab89b16573bafd2f6ded95bfb">FSMC_BTR4_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga8e69759ab89b16573bafd2f6ded95bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e486b11f6af0f566f8843a5c95c6a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e486b11f6af0f566f8843a5c95c6a6c">FSMC_BTR4_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga3e486b11f6af0f566f8843a5c95c6a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa5ee153cb4bf79f0d4ae2c47f365c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa5ee153cb4bf79f0d4ae2c47f365c4">FSMC_BWTR1_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga4aa5ee153cb4bf79f0d4ae2c47f365c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb80aeedb6d0d9cb09e7b4d3ff8b541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacb80aeedb6d0d9cb09e7b4d3ff8b541">FSMC_BWTR1_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaacb80aeedb6d0d9cb09e7b4d3ff8b541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20dbbdff1e2f1d57727dabbc4b03c840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20dbbdff1e2f1d57727dabbc4b03c840">FSMC_BWTR1_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga20dbbdff1e2f1d57727dabbc4b03c840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga411f0d164c26dda8132ff22856757470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga411f0d164c26dda8132ff22856757470">FSMC_BWTR1_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga411f0d164c26dda8132ff22856757470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2bc67999e8d2b63771fa223ffa8e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e2bc67999e8d2b63771fa223ffa8e4d">FSMC_BWTR1_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga3e2bc67999e8d2b63771fa223ffa8e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3d8ff62f87ab6aeb5170dd67de15cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d8ff62f87ab6aeb5170dd67de15cf">FSMC_BWTR1_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gafa3d8ff62f87ab6aeb5170dd67de15cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e24880c23375636d7504d42077a400a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e24880c23375636d7504d42077a400a">FSMC_BWTR1_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga1e24880c23375636d7504d42077a400a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb90dec93198b1d3077feb5fe508f004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb90dec93198b1d3077feb5fe508f004">FSMC_BWTR1_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gafb90dec93198b1d3077feb5fe508f004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ef7d6cd5ec547a349462e4f31963b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26ef7d6cd5ec547a349462e4f31963b6">FSMC_BWTR1_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga26ef7d6cd5ec547a349462e4f31963b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a961ecd844e14a90d1b2f6c5d59196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a961ecd844e14a90d1b2f6c5d59196">FSMC_BWTR1_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gac4a961ecd844e14a90d1b2f6c5d59196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2641a6f415d03df324667662bd3dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2641a6f415d03df324667662bd3dcf">FSMC_BWTR1_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gaee2641a6f415d03df324667662bd3dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga162800452847dd98d27a4078370518b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga162800452847dd98d27a4078370518b2">FSMC_BWTR1_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga162800452847dd98d27a4078370518b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16476bfbbcb9726c1fbc593d3568a514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16476bfbbcb9726c1fbc593d3568a514">FSMC_BWTR1_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga16476bfbbcb9726c1fbc593d3568a514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga623de376d9f5189d73068d0865a5049e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga623de376d9f5189d73068d0865a5049e">FSMC_BWTR1_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga623de376d9f5189d73068d0865a5049e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0627f53e3df25fdaa973db6159bd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade0627f53e3df25fdaa973db6159bd70">FSMC_BWTR1_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gade0627f53e3df25fdaa973db6159bd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b5d7ddf6673ff23684c147c192f61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b5d7ddf6673ff23684c147c192f61b">FSMC_BWTR1_DATAST_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga39b5d7ddf6673ff23684c147c192f61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga211042c480c7d87941b584a591f7d0ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga211042c480c7d87941b584a591f7d0ab">FSMC_BWTR1_DATAST_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga211042c480c7d87941b584a591f7d0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62232d4ec2bbbf375cfa555f947345fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62232d4ec2bbbf375cfa555f947345fa">FSMC_BWTR1_DATAST_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga62232d4ec2bbbf375cfa555f947345fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7768908f2843432c6e4a4eb8e5153539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7768908f2843432c6e4a4eb8e5153539">FSMC_BWTR1_DATAST_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga7768908f2843432c6e4a4eb8e5153539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab3c524b3e47327b24fa560feb93487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab3c524b3e47327b24fa560feb93487">FSMC_BWTR1_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:gacab3c524b3e47327b24fa560feb93487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa16b4376e693343cf65ab05808398b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4376e693343cf65ab05808398b7f">FSMC_BWTR1_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaa16b4376e693343cf65ab05808398b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632860254f0019e87c2e73c872d8d0c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga632860254f0019e87c2e73c872d8d0c3">FSMC_BWTR1_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga632860254f0019e87c2e73c872d8d0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9debedb9d28dc78574eafc829cde91fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9debedb9d28dc78574eafc829cde91fe">FSMC_BWTR1_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga9debedb9d28dc78574eafc829cde91fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c483e37ed994b71337a0e0777c1290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c483e37ed994b71337a0e0777c1290">FSMC_BWTR1_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga67c483e37ed994b71337a0e0777c1290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f05e337758cdb98cfc833e43bd6d674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f05e337758cdb98cfc833e43bd6d674">FSMC_BWTR1_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:ga5f05e337758cdb98cfc833e43bd6d674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6a7a7678ef3afbbed587cf318d1540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6a7a7678ef3afbbed587cf318d1540">FSMC_BWTR1_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gadd6a7a7678ef3afbbed587cf318d1540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515ba99da829728fa7128161786c933d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515ba99da829728fa7128161786c933d">FSMC_BWTR1_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga515ba99da829728fa7128161786c933d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d22659082e66df3f0497057cf7dda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d22659082e66df3f0497057cf7dda5">FSMC_BWTR1_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga13d22659082e66df3f0497057cf7dda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af303f1131ff3de0894ec908de252c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3af303f1131ff3de0894ec908de252c4">FSMC_BWTR1_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga3af303f1131ff3de0894ec908de252c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa676b8e4f48602c27ea8edab61ce5db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa676b8e4f48602c27ea8edab61ce5db0">FSMC_BWTR1_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:gaa676b8e4f48602c27ea8edab61ce5db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87cae14e6bb4403b420fc9e4084d6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae87cae14e6bb4403b420fc9e4084d6e2">FSMC_BWTR1_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gae87cae14e6bb4403b420fc9e4084d6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0cddde5db2e0bb09f1c8938afd6ac98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0cddde5db2e0bb09f1c8938afd6ac98">FSMC_BWTR1_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gac0cddde5db2e0bb09f1c8938afd6ac98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b6553bd9ad305aa42341e08b1736260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b6553bd9ad305aa42341e08b1736260">FSMC_BWTR2_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga7b6553bd9ad305aa42341e08b1736260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593fe1987e8c6052cdb992e629f1d059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga593fe1987e8c6052cdb992e629f1d059">FSMC_BWTR2_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga593fe1987e8c6052cdb992e629f1d059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc23a2314a44b6ad9f293716f0c8a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dc23a2314a44b6ad9f293716f0c8a11">FSMC_BWTR2_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga6dc23a2314a44b6ad9f293716f0c8a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e9c799b36f45cad86a3f98d262baa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9c799b36f45cad86a3f98d262baa6d">FSMC_BWTR2_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1e9c799b36f45cad86a3f98d262baa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95abc246eb528275d894346c0665e930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95abc246eb528275d894346c0665e930">FSMC_BWTR2_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga95abc246eb528275d894346c0665e930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae879db1879650f99b1c75635884bda17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae879db1879650f99b1c75635884bda17">FSMC_BWTR2_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gae879db1879650f99b1c75635884bda17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5826c5d5c544cd59210c071358fb8e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5826c5d5c544cd59210c071358fb8e9">FSMC_BWTR2_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaf5826c5d5c544cd59210c071358fb8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga258acf47f7706a1cd0b0a914e63cbe17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga258acf47f7706a1cd0b0a914e63cbe17">FSMC_BWTR2_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga258acf47f7706a1cd0b0a914e63cbe17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f1a9ccc80d1218935936539a000b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39f1a9ccc80d1218935936539a000b84">FSMC_BWTR2_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga39f1a9ccc80d1218935936539a000b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81de376a21fc25a7e1c31db341dfcd3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81de376a21fc25a7e1c31db341dfcd3f">FSMC_BWTR2_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga81de376a21fc25a7e1c31db341dfcd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab280652524006fbb3820597112136f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab280652524006fbb3820597112136f14">FSMC_BWTR2_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gab280652524006fbb3820597112136f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a0f0466162848135313296ebf44890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a0f0466162848135313296ebf44890">FSMC_BWTR2_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga78a0f0466162848135313296ebf44890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e43e17e99141c9009c779cc359323a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e43e17e99141c9009c779cc359323a">FSMC_BWTR2_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga51e43e17e99141c9009c779cc359323a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8791c2a33f740f905d45e3754e3353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f8791c2a33f740f905d45e3754e3353">FSMC_BWTR2_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga1f8791c2a33f740f905d45e3754e3353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2a5797dd14b5b89581c5fb08872fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2a5797dd14b5b89581c5fb08872fae">FSMC_BWTR2_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga8a2a5797dd14b5b89581c5fb08872fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59727cc45244014c0837b63b79787ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59727cc45244014c0837b63b79787ef8">FSMC_BWTR2_DATAST_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga59727cc45244014c0837b63b79787ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7bb34356cc805ef2354194307e4119c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7bb34356cc805ef2354194307e4119c">FSMC_BWTR2_DATAST_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gad7bb34356cc805ef2354194307e4119c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348a18f1a4b0c5463a8692a9f12464a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga348a18f1a4b0c5463a8692a9f12464a9">FSMC_BWTR2_DATAST_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga348a18f1a4b0c5463a8692a9f12464a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6497892b70d765d6f54b43351140d9c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6497892b70d765d6f54b43351140d9c8">FSMC_BWTR2_DATAST_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga6497892b70d765d6f54b43351140d9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62bb3c772353b551de22915814115b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf62bb3c772353b551de22915814115b6">FSMC_BWTR2_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:gaf62bb3c772353b551de22915814115b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5aaffe4b4c549b247c31dead5585c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5aaffe4b4c549b247c31dead5585c6">FSMC_BWTR2_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga7d5aaffe4b4c549b247c31dead5585c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6caca8a04c9768a84bcd958656ea8209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6caca8a04c9768a84bcd958656ea8209">FSMC_BWTR2_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga6caca8a04c9768a84bcd958656ea8209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae608705cf36abaf22e96e9c4c63d4363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae608705cf36abaf22e96e9c4c63d4363">FSMC_BWTR2_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gae608705cf36abaf22e96e9c4c63d4363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3cb607738f2c3aa4dae4990d0754f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3cb607738f2c3aa4dae4990d0754f73">FSMC_BWTR2_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaf3cb607738f2c3aa4dae4990d0754f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f04b7ebcecadd4b515cac94159ea8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04b7ebcecadd4b515cac94159ea8d3">FSMC_BWTR2_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:ga7f04b7ebcecadd4b515cac94159ea8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5b453a7316f378f6bf222d5de5b515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5b453a7316f378f6bf222d5de5b515">FSMC_BWTR2_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaac5b453a7316f378f6bf222d5de5b515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5e6363ecbd1c23b1f49a9cfb3301d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f5e6363ecbd1c23b1f49a9cfb3301d2">FSMC_BWTR2_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga6f5e6363ecbd1c23b1f49a9cfb3301d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf028fc0c3148bf9075c09ad311afee65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf028fc0c3148bf9075c09ad311afee65">FSMC_BWTR2_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaf028fc0c3148bf9075c09ad311afee65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9984c8161469dd0922de2d8c4cd9dbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9984c8161469dd0922de2d8c4cd9dbe5">FSMC_BWTR2_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga9984c8161469dd0922de2d8c4cd9dbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga320be3e2e266dc25bd02e10787b2ba0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga320be3e2e266dc25bd02e10787b2ba0d">FSMC_BWTR2_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga320be3e2e266dc25bd02e10787b2ba0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabe5419d99a7ad4d4eb761c82077d958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabe5419d99a7ad4d4eb761c82077d958">FSMC_BWTR2_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaabe5419d99a7ad4d4eb761c82077d958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6cdd284ad94abfef0f24fcb813b4558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6cdd284ad94abfef0f24fcb813b4558">FSMC_BWTR2_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gab6cdd284ad94abfef0f24fcb813b4558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga455ba53d0f18173b0694d71757a084ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga455ba53d0f18173b0694d71757a084ff">FSMC_BWTR3_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga455ba53d0f18173b0694d71757a084ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dddd5ba924b56867c9cb39484ef498d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dddd5ba924b56867c9cb39484ef498d">FSMC_BWTR3_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga9dddd5ba924b56867c9cb39484ef498d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd242d768da1f9ab4304e91e5dabb5a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd242d768da1f9ab4304e91e5dabb5a9">FSMC_BWTR3_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gacd242d768da1f9ab4304e91e5dabb5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef99967dc66814cf5d732365c40daebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef99967dc66814cf5d732365c40daebb">FSMC_BWTR3_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaef99967dc66814cf5d732365c40daebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471ebb2d47fb951340df6ba22b40a788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga471ebb2d47fb951340df6ba22b40a788">FSMC_BWTR3_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga471ebb2d47fb951340df6ba22b40a788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d031a0d71677932a68639ba88bd13e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d031a0d71677932a68639ba88bd13e">FSMC_BWTR3_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gae3d031a0d71677932a68639ba88bd13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3948c407a5a4be6a21cccad0a8d12d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3948c407a5a4be6a21cccad0a8d12d">FSMC_BWTR3_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga5b3948c407a5a4be6a21cccad0a8d12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea21d05228f7771c6306726af5da5a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea21d05228f7771c6306726af5da5a4a">FSMC_BWTR3_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaea21d05228f7771c6306726af5da5a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa574b3a1efe581d195789dcc8bba01f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa574b3a1efe581d195789dcc8bba01f8">FSMC_BWTR3_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaa574b3a1efe581d195789dcc8bba01f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8216cf865785468af58dbce0002a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae8216cf865785468af58dbce0002a7c">FSMC_BWTR3_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaae8216cf865785468af58dbce0002a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93d9fee8a67491918526019b439a00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae93d9fee8a67491918526019b439a00f">FSMC_BWTR3_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gae93d9fee8a67491918526019b439a00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ec40c6360faeb133cb224a6789bb51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ec40c6360faeb133cb224a6789bb51">FSMC_BWTR3_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaf1ec40c6360faeb133cb224a6789bb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf23316e44d731620f0cbde29ae9a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaf23316e44d731620f0cbde29ae9a93">FSMC_BWTR3_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gacaf23316e44d731620f0cbde29ae9a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31686e755ef0f98078d96c08891cf8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31686e755ef0f98078d96c08891cf8f4">FSMC_BWTR3_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga31686e755ef0f98078d96c08891cf8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a291f74abf021a7fe66ce8afd714c39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a291f74abf021a7fe66ce8afd714c39">FSMC_BWTR3_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5a291f74abf021a7fe66ce8afd714c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5b6e11c52314eb07772d72353002fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd5b6e11c52314eb07772d72353002fa">FSMC_BWTR3_DATAST_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gacd5b6e11c52314eb07772d72353002fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590322c15eb3fb579edec41fd4a86ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga590322c15eb3fb579edec41fd4a86ea5">FSMC_BWTR3_DATAST_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga590322c15eb3fb579edec41fd4a86ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aec6604821cd38fafbceeaf81556d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aec6604821cd38fafbceeaf81556d63">FSMC_BWTR3_DATAST_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga3aec6604821cd38fafbceeaf81556d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e7035f0bb60e6082f699ee98d2ffc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e7035f0bb60e6082f699ee98d2ffc2">FSMC_BWTR3_DATAST_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga79e7035f0bb60e6082f699ee98d2ffc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a270daf60bba0a4a9de6607635b0264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a270daf60bba0a4a9de6607635b0264">FSMC_BWTR3_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:ga5a270daf60bba0a4a9de6607635b0264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e2f5c1eb92f5dba7c2d76b6267805a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0e2f5c1eb92f5dba7c2d76b6267805a">FSMC_BWTR3_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gab0e2f5c1eb92f5dba7c2d76b6267805a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad909c7569c4740c823bf4b31f93d4edb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad909c7569c4740c823bf4b31f93d4edb">FSMC_BWTR3_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gad909c7569c4740c823bf4b31f93d4edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab17fdae6a3e63acc21280497e0761d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab17fdae6a3e63acc21280497e0761d15">FSMC_BWTR3_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gab17fdae6a3e63acc21280497e0761d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56fbdeda5582325eb5eea0061209adc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56fbdeda5582325eb5eea0061209adc9">FSMC_BWTR3_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga56fbdeda5582325eb5eea0061209adc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b769f726e31038cfa6bf4897453088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05b769f726e31038cfa6bf4897453088">FSMC_BWTR3_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:ga05b769f726e31038cfa6bf4897453088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga900f347cf4b9debe88252ff1d453098e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga900f347cf4b9debe88252ff1d453098e">FSMC_BWTR3_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga900f347cf4b9debe88252ff1d453098e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb44640d0ccf25b8c8ec4b24b3600d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb44640d0ccf25b8c8ec4b24b3600d26">FSMC_BWTR3_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gafb44640d0ccf25b8c8ec4b24b3600d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6405794f28617802ba7bd3586a5f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6405794f28617802ba7bd3586a5f50">FSMC_BWTR3_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga4a6405794f28617802ba7bd3586a5f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974cf9ed84e54c78ee995b02cc605706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga974cf9ed84e54c78ee995b02cc605706">FSMC_BWTR3_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga974cf9ed84e54c78ee995b02cc605706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32a792c0c93d854a90bfbc36fa1329b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa32a792c0c93d854a90bfbc36fa1329b">FSMC_BWTR3_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:gaa32a792c0c93d854a90bfbc36fa1329b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d4e414ea73b47e07364e1a121af6a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64d4e414ea73b47e07364e1a121af6a4">FSMC_BWTR3_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga64d4e414ea73b47e07364e1a121af6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada733b2bda718299345fd0191b25b49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada733b2bda718299345fd0191b25b49f">FSMC_BWTR3_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gada733b2bda718299345fd0191b25b49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c3c14faf87768beced4e297edc7bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c3c14faf87768beced4e297edc7bfd">FSMC_BWTR4_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gaa8c3c14faf87768beced4e297edc7bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ba73495f6192e409cc00f3e26e27e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65ba73495f6192e409cc00f3e26e27e0">FSMC_BWTR4_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga65ba73495f6192e409cc00f3e26e27e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc9fa3c1ceae0724f5005bb1e101775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc9fa3c1ceae0724f5005bb1e101775">FSMC_BWTR4_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga3cc9fa3c1ceae0724f5005bb1e101775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2007941f4869504bfef23edbcc18bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2007941f4869504bfef23edbcc18bfa">FSMC_BWTR4_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad2007941f4869504bfef23edbcc18bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcde23639f64241d95b02f5b950ef3cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcde23639f64241d95b02f5b950ef3cc">FSMC_BWTR4_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gabcde23639f64241d95b02f5b950ef3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe1198e70d843c883260d354b7ce7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafe1198e70d843c883260d354b7ce7b5">FSMC_BWTR4_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gaafe1198e70d843c883260d354b7ce7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62786f538820baa3f0f8edb17ef1b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac62786f538820baa3f0f8edb17ef1b74">FSMC_BWTR4_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gac62786f538820baa3f0f8edb17ef1b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa69aa2d9cafe8f952721c88083c8a94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa69aa2d9cafe8f952721c88083c8a94e">FSMC_BWTR4_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaa69aa2d9cafe8f952721c88083c8a94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c6d991498c385991b461832fb093399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c6d991498c385991b461832fb093399">FSMC_BWTR4_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga4c6d991498c385991b461832fb093399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac744bdeb5b9ae048b1fa1a07ce9ce9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac744bdeb5b9ae048b1fa1a07ce9ce9d1">FSMC_BWTR4_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gac744bdeb5b9ae048b1fa1a07ce9ce9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6656c89aac87fc226c0e80f8f753abeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6656c89aac87fc226c0e80f8f753abeb">FSMC_BWTR4_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga6656c89aac87fc226c0e80f8f753abeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5636aaec144530e1c46e819b62c95f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5636aaec144530e1c46e819b62c95f09">FSMC_BWTR4_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga5636aaec144530e1c46e819b62c95f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19eb9fccff444a00caf75b9d20a143ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19eb9fccff444a00caf75b9d20a143ed">FSMC_BWTR4_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga19eb9fccff444a00caf75b9d20a143ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa40f9fa60ddb69fdcdcdface743f2c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa40f9fa60ddb69fdcdcdface743f2c26">FSMC_BWTR4_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaa40f9fa60ddb69fdcdcdface743f2c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa173c5ff9a7d316cd67897f8e36dbf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa173c5ff9a7d316cd67897f8e36dbf5">FSMC_BWTR4_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gafa173c5ff9a7d316cd67897f8e36dbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8dde48be5fa0ea0e920d72e7b43ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8dde48be5fa0ea0e920d72e7b43ad0">FSMC_BWTR4_DATAST_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga7c8dde48be5fa0ea0e920d72e7b43ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff7e92fad8d55c205ee1225868c54a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ff7e92fad8d55c205ee1225868c54a4">FSMC_BWTR4_DATAST_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga2ff7e92fad8d55c205ee1225868c54a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dbfd952e906c67ec6bb813d220638f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dbfd952e906c67ec6bb813d220638f9">FSMC_BWTR4_DATAST_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga2dbfd952e906c67ec6bb813d220638f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a7e379e49efcdb4a42ed45eb20c620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a7e379e49efcdb4a42ed45eb20c620">FSMC_BWTR4_DATAST_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga67a7e379e49efcdb4a42ed45eb20c620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3c57c780586c96ef5756d642c3bd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace3c57c780586c96ef5756d642c3bd01">FSMC_BWTR4_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:gace3c57c780586c96ef5756d642c3bd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eae837a65cdce995c6fc43afd196e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eae837a65cdce995c6fc43afd196e76">FSMC_BWTR4_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga8eae837a65cdce995c6fc43afd196e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265d50716e1b6ae2395f0da696b4d12a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265d50716e1b6ae2395f0da696b4d12a">FSMC_BWTR4_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga265d50716e1b6ae2395f0da696b4d12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095f121a1739bcc61e40f2fbb5e8b6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga095f121a1739bcc61e40f2fbb5e8b6a0">FSMC_BWTR4_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga095f121a1739bcc61e40f2fbb5e8b6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d5deb7f2aed21baeb4df3015440bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d5deb7f2aed21baeb4df3015440bc2">FSMC_BWTR4_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga11d5deb7f2aed21baeb4df3015440bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f7e16866ecede5f4258c05d95f571b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6f7e16866ecede5f4258c05d95f571b">FSMC_BWTR4_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:gaa6f7e16866ecede5f4258c05d95f571b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9841723700d2b9611be2e7a7b0f19c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9841723700d2b9611be2e7a7b0f19c33">FSMC_BWTR4_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga9841723700d2b9611be2e7a7b0f19c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad628c523ceee80e41c02dd4502baee2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad628c523ceee80e41c02dd4502baee2c">FSMC_BWTR4_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gad628c523ceee80e41c02dd4502baee2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee2951c0bea4329727767db1bb96a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee2951c0bea4329727767db1bb96a4f">FSMC_BWTR4_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gafee2951c0bea4329727767db1bb96a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1020e605f8a52d9fd857d3b91d23bf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1020e605f8a52d9fd857d3b91d23bf7a">FSMC_BWTR4_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga1020e605f8a52d9fd857d3b91d23bf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d13f46a945d5daf6ec339781d3926a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13f46a945d5daf6ec339781d3926a9">FSMC_BWTR4_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga1d13f46a945d5daf6ec339781d3926a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e30f51c68b4ac4f9efee2cd5a45943c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e30f51c68b4ac4f9efee2cd5a45943c">FSMC_BWTR4_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga5e30f51c68b4ac4f9efee2cd5a45943c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7ba26fb09f035addbe1e4c3b0d093c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ba26fb09f035addbe1e4c3b0d093c9">FSMC_BWTR4_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaf7ba26fb09f035addbe1e4c3b0d093c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f3ae80c9bbede6929c20004804476d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f3ae80c9bbede6929c20004804476d">FSMC_PCR2_PWAITEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga26f3ae80c9bbede6929c20004804476d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2bfd8de14f8c726439ba8f494b38a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a2bfd8de14f8c726439ba8f494b38a1">FSMC_PCR2_PBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga2a2bfd8de14f8c726439ba8f494b38a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175ab8f61bbc0bb5692fb62691db1ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175ab8f61bbc0bb5692fb62691db1ce3">FSMC_PCR2_PTYP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga175ab8f61bbc0bb5692fb62691db1ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656155275dc1c2f690687d07717e017a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga656155275dc1c2f690687d07717e017a">FSMC_PCR2_PWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga656155275dc1c2f690687d07717e017a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae36f67be67a473c318fa937246c6de17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae36f67be67a473c318fa937246c6de17">FSMC_PCR2_PWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gae36f67be67a473c318fa937246c6de17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6180d3899a37f7e518b1e4b8bf935baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6180d3899a37f7e518b1e4b8bf935baa">FSMC_PCR2_PWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga6180d3899a37f7e518b1e4b8bf935baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa528d578aec8bc0f77a2550d4e48438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa528d578aec8bc0f77a2550d4e48438">FSMC_PCR2_ECCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gafa528d578aec8bc0f77a2550d4e48438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f2c6c5ed8cd459a0822c35ea9e6800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2c6c5ed8cd459a0822c35ea9e6800">FSMC_PCR2_TCLR</a>&#160;&#160;&#160;((uint32_t)0x00001E00)</td></tr>
<tr class="separator:gaa4f2c6c5ed8cd459a0822c35ea9e6800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1edc7eec1b5a76a851175e5a7caa6c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1edc7eec1b5a76a851175e5a7caa6c5c">FSMC_PCR2_TCLR_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga1edc7eec1b5a76a851175e5a7caa6c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8baae9949bd0f294a698721da24808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8baae9949bd0f294a698721da24808f">FSMC_PCR2_TCLR_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaf8baae9949bd0f294a698721da24808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ba36d067efffcfe5ecea3af1411675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01ba36d067efffcfe5ecea3af1411675">FSMC_PCR2_TCLR_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga01ba36d067efffcfe5ecea3af1411675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4999b81ed8783cca5f3b25500183ff9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4999b81ed8783cca5f3b25500183ff9a">FSMC_PCR2_TCLR_3</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga4999b81ed8783cca5f3b25500183ff9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6513b62e23afdbadc4b25697378a0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6513b62e23afdbadc4b25697378a0f2">FSMC_PCR2_TAR</a>&#160;&#160;&#160;((uint32_t)0x0001E000)</td></tr>
<tr class="separator:gaa6513b62e23afdbadc4b25697378a0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd7e456c24f5978e8cb1078c633f0d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd7e456c24f5978e8cb1078c633f0d23">FSMC_PCR2_TAR_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gacd7e456c24f5978e8cb1078c633f0d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f0b2191750ab21af10f009e1a97ca13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f0b2191750ab21af10f009e1a97ca13">FSMC_PCR2_TAR_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga8f0b2191750ab21af10f009e1a97ca13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de27b9eb559156b7ed87407206b7a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de27b9eb559156b7ed87407206b7a17">FSMC_PCR2_TAR_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga3de27b9eb559156b7ed87407206b7a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c70f852bb8809e8ea4800a7dd616266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c70f852bb8809e8ea4800a7dd616266">FSMC_PCR2_TAR_3</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga1c70f852bb8809e8ea4800a7dd616266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2adbc7b4149193452b69bc55a968cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2adbc7b4149193452b69bc55a968cd1">FSMC_PCR2_ECCPS</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td></tr>
<tr class="separator:gaf2adbc7b4149193452b69bc55a968cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e06e76b0dd7cc1f6b765b4c3ecfacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0e06e76b0dd7cc1f6b765b4c3ecfacb">FSMC_PCR2_ECCPS_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gae0e06e76b0dd7cc1f6b765b4c3ecfacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b947299d05921085b531f12db860f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b947299d05921085b531f12db860f41">FSMC_PCR2_ECCPS_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga8b947299d05921085b531f12db860f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199db72eae8707aba0b22ff18bd8bcd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199db72eae8707aba0b22ff18bd8bcd0">FSMC_PCR2_ECCPS_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga199db72eae8707aba0b22ff18bd8bcd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3f15324eb8692ddf3f294f358b1d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3f15324eb8692ddf3f294f358b1d8c">FSMC_PCR3_PWAITEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaae3f15324eb8692ddf3f294f358b1d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac1334587ebb2f313078aab2c2f76cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac1334587ebb2f313078aab2c2f76cf7">FSMC_PCR3_PBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaac1334587ebb2f313078aab2c2f76cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade562589d0572ba223d2f6df265fe5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade562589d0572ba223d2f6df265fe5b8">FSMC_PCR3_PTYP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gade562589d0572ba223d2f6df265fe5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f9b4e4449f105aa9bd3630f0466b9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6f9b4e4449f105aa9bd3630f0466b9f">FSMC_PCR3_PWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:gac6f9b4e4449f105aa9bd3630f0466b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae07191f4d5e3c3ec38b271b30cd1ee07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae07191f4d5e3c3ec38b271b30cd1ee07">FSMC_PCR3_PWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gae07191f4d5e3c3ec38b271b30cd1ee07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8819a742324c0523f3dc6b8959bcdd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8819a742324c0523f3dc6b8959bcdd5">FSMC_PCR3_PWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaa8819a742324c0523f3dc6b8959bcdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723c4c8c3b97cd1ce18c3b5c888e5b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723c4c8c3b97cd1ce18c3b5c888e5b4e">FSMC_PCR3_ECCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga723c4c8c3b97cd1ce18c3b5c888e5b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478e4371d8baf2a0b2675b3113edb071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478e4371d8baf2a0b2675b3113edb071">FSMC_PCR3_TCLR</a>&#160;&#160;&#160;((uint32_t)0x00001E00)</td></tr>
<tr class="separator:ga478e4371d8baf2a0b2675b3113edb071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedb0d10b5b53656dc152b9264faffbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadedb0d10b5b53656dc152b9264faffbd">FSMC_PCR3_TCLR_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gadedb0d10b5b53656dc152b9264faffbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5536285f03b1732aed999d20c0e25aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5536285f03b1732aed999d20c0e25aa">FSMC_PCR3_TCLR_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gab5536285f03b1732aed999d20c0e25aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7d40ba9c0f0da58948ee2cc546b634c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7d40ba9c0f0da58948ee2cc546b634c">FSMC_PCR3_TCLR_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gae7d40ba9c0f0da58948ee2cc546b634c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f96a640afa85d7521b05458f590a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63f96a640afa85d7521b05458f590a19">FSMC_PCR3_TCLR_3</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga63f96a640afa85d7521b05458f590a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199c4b0e690f0da0de46e372183da642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199c4b0e690f0da0de46e372183da642">FSMC_PCR3_TAR</a>&#160;&#160;&#160;((uint32_t)0x0001E000)</td></tr>
<tr class="separator:ga199c4b0e690f0da0de46e372183da642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0f17bcc683a5a6249348a63004e225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0f17bcc683a5a6249348a63004e225">FSMC_PCR3_TAR_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gada0f17bcc683a5a6249348a63004e225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4afb373f6f1cb1bedd653d8ea1dca78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4afb373f6f1cb1bedd653d8ea1dca78">FSMC_PCR3_TAR_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gad4afb373f6f1cb1bedd653d8ea1dca78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597698c6059f70f61310456e83353738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga597698c6059f70f61310456e83353738">FSMC_PCR3_TAR_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga597698c6059f70f61310456e83353738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd7aaf7ffcad9f4477ac4f2927a0912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd7aaf7ffcad9f4477ac4f2927a0912">FSMC_PCR3_TAR_3</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga4bd7aaf7ffcad9f4477ac4f2927a0912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d92853ca6f97f72682c2f53f686998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d92853ca6f97f72682c2f53f686998">FSMC_PCR3_ECCPS</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td></tr>
<tr class="separator:gaf8d92853ca6f97f72682c2f53f686998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506daa911151e1b9de3ed2b5030d1a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506daa911151e1b9de3ed2b5030d1a5a">FSMC_PCR3_ECCPS_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga506daa911151e1b9de3ed2b5030d1a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6403c557bd93b5297fa7fbbf8dc49cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6403c557bd93b5297fa7fbbf8dc49cc9">FSMC_PCR3_ECCPS_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga6403c557bd93b5297fa7fbbf8dc49cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf041e921fb9af07e9c709d79bbfaec89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf041e921fb9af07e9c709d79bbfaec89">FSMC_PCR3_ECCPS_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaf041e921fb9af07e9c709d79bbfaec89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07ce7c785eb296a615b2c50415de21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07ce7c785eb296a615b2c50415de21b">FSMC_PCR4_PWAITEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gab07ce7c785eb296a615b2c50415de21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4a72bae5da27f8da23c13a54fe9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f4a72bae5da27f8da23c13a54fe9622">FSMC_PCR4_PBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga2f4a72bae5da27f8da23c13a54fe9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe2d6f4e9bdef35436d521ebbdca5e40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe2d6f4e9bdef35436d521ebbdca5e40">FSMC_PCR4_PTYP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gabe2d6f4e9bdef35436d521ebbdca5e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9486b2b7346570ecc5715f1d551c168a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9486b2b7346570ecc5715f1d551c168a">FSMC_PCR4_PWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga9486b2b7346570ecc5715f1d551c168a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0995cb320e6293ea435df275ce67359f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0995cb320e6293ea435df275ce67359f">FSMC_PCR4_PWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga0995cb320e6293ea435df275ce67359f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b6be32b3844a299a2c92089e81e27e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b6be32b3844a299a2c92089e81e27e9">FSMC_PCR4_PWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga8b6be32b3844a299a2c92089e81e27e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646509f8bebb0d662c730ed4cabe741f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga646509f8bebb0d662c730ed4cabe741f">FSMC_PCR4_ECCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga646509f8bebb0d662c730ed4cabe741f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7164974019263cacbc7dda2fc14126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7164974019263cacbc7dda2fc14126">FSMC_PCR4_TCLR</a>&#160;&#160;&#160;((uint32_t)0x00001E00)</td></tr>
<tr class="separator:ga7c7164974019263cacbc7dda2fc14126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd78ad0c755190a69b37ebac75a11dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd78ad0c755190a69b37ebac75a11dd">FSMC_PCR4_TCLR_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga0dd78ad0c755190a69b37ebac75a11dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ea2e2287999d3c7d6583aab492514d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0ea2e2287999d3c7d6583aab492514d">FSMC_PCR4_TCLR_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaf0ea2e2287999d3c7d6583aab492514d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34dd56ee892fc187e105e4d820ce3b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34dd56ee892fc187e105e4d820ce3b9a">FSMC_PCR4_TCLR_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga34dd56ee892fc187e105e4d820ce3b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb8dc60a469cfa96b3b3b7fad25ac92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eb8dc60a469cfa96b3b3b7fad25ac92">FSMC_PCR4_TCLR_3</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga0eb8dc60a469cfa96b3b3b7fad25ac92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c583f305906f19b15ce3dc177fa21bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c583f305906f19b15ce3dc177fa21bd">FSMC_PCR4_TAR</a>&#160;&#160;&#160;((uint32_t)0x0001E000)</td></tr>
<tr class="separator:ga0c583f305906f19b15ce3dc177fa21bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62fe4ede4c658b788596e8ea6f325c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62fe4ede4c658b788596e8ea6f325c9f">FSMC_PCR4_TAR_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga62fe4ede4c658b788596e8ea6f325c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a9958cbf815ac97c3500a46aaf573f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9958cbf815ac97c3500a46aaf573f5">FSMC_PCR4_TAR_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga2a9958cbf815ac97c3500a46aaf573f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669e16ecd48c92f65bd66f2da63fe53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga669e16ecd48c92f65bd66f2da63fe53f">FSMC_PCR4_TAR_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga669e16ecd48c92f65bd66f2da63fe53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad298ef64d36721696517ed0d4ac12d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad298ef64d36721696517ed0d4ac12d32">FSMC_PCR4_TAR_3</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gad298ef64d36721696517ed0d4ac12d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2308baba97f307b8beb6239702471038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2308baba97f307b8beb6239702471038">FSMC_PCR4_ECCPS</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td></tr>
<tr class="separator:ga2308baba97f307b8beb6239702471038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76514698225c0734c1e9be46b6dbd298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76514698225c0734c1e9be46b6dbd298">FSMC_PCR4_ECCPS_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga76514698225c0734c1e9be46b6dbd298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c43076003bbf01f95765125e19ab94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c43076003bbf01f95765125e19ab94d">FSMC_PCR4_ECCPS_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga1c43076003bbf01f95765125e19ab94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ba96304e6618d4eb7672cdc3bd8f01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4ba96304e6618d4eb7672cdc3bd8f01">FSMC_PCR4_ECCPS_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gac4ba96304e6618d4eb7672cdc3bd8f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19f1b90b2da89b68aa754d0a89d60de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19f1b90b2da89b68aa754d0a89d60de9">FSMC_SR2_IRS</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga19f1b90b2da89b68aa754d0a89d60de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664d6e1440c12e76dfa34f716af85ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga664d6e1440c12e76dfa34f716af85ed1">FSMC_SR2_ILS</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga664d6e1440c12e76dfa34f716af85ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6492ad6afe175283d07de38978936dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6492ad6afe175283d07de38978936dc">FSMC_SR2_IFS</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gad6492ad6afe175283d07de38978936dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3216bd665a118239e6ef0b58ec5e8a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3216bd665a118239e6ef0b58ec5e8a8e">FSMC_SR2_IREN</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga3216bd665a118239e6ef0b58ec5e8a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e9df0edd35d0ad6a35ff3a3b045b47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9df0edd35d0ad6a35ff3a3b045b47c">FSMC_SR2_ILEN</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga1e9df0edd35d0ad6a35ff3a3b045b47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga755c088c58b27f79108675f56ea9d196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga755c088c58b27f79108675f56ea9d196">FSMC_SR2_IFEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga755c088c58b27f79108675f56ea9d196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae2e544a4a515303f49815cdbd5ebbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae2e544a4a515303f49815cdbd5ebbb">FSMC_SR2_FEMPT</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:ga6ae2e544a4a515303f49815cdbd5ebbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad929e4a8c1fdb49ee6f690121336afea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad929e4a8c1fdb49ee6f690121336afea">FSMC_SR3_IRS</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gad929e4a8c1fdb49ee6f690121336afea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9803b4ab5b8cce213a80abc11c751d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9803b4ab5b8cce213a80abc11c751d21">FSMC_SR3_ILS</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga9803b4ab5b8cce213a80abc11c751d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafadff6b6f9e6430ada2f56bc9921dd7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafadff6b6f9e6430ada2f56bc9921dd7d">FSMC_SR3_IFS</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gafadff6b6f9e6430ada2f56bc9921dd7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12baad15533ecbc57db95ea4939bc782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12baad15533ecbc57db95ea4939bc782">FSMC_SR3_IREN</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga12baad15533ecbc57db95ea4939bc782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ac8f1f9f99c81a26fb54b597b57f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86ac8f1f9f99c81a26fb54b597b57f12">FSMC_SR3_ILEN</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga86ac8f1f9f99c81a26fb54b597b57f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7355e5368013759dbfabfec8b609ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7355e5368013759dbfabfec8b609ca8">FSMC_SR3_IFEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:gaa7355e5368013759dbfabfec8b609ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230562cf231dc79cd9354933b39ae7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga230562cf231dc79cd9354933b39ae7de">FSMC_SR3_FEMPT</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:ga230562cf231dc79cd9354933b39ae7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163f7143d51b516af0d46b142222957f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga163f7143d51b516af0d46b142222957f">FSMC_SR4_IRS</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga163f7143d51b516af0d46b142222957f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e19feccd1553911d08be673c4af72ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e19feccd1553911d08be673c4af72ad">FSMC_SR4_ILS</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga0e19feccd1553911d08be673c4af72ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e7d71b32a0b70d772fbdc85f7053fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e7d71b32a0b70d772fbdc85f7053fc">FSMC_SR4_IFS</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gaf1e7d71b32a0b70d772fbdc85f7053fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5f17d22e07bb6674cbd68740b9708a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f5f17d22e07bb6674cbd68740b9708a">FSMC_SR4_IREN</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga6f5f17d22e07bb6674cbd68740b9708a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b8d7c7b68723a4ef01843d547d95bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9b8d7c7b68723a4ef01843d547d95bc">FSMC_SR4_ILEN</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:gac9b8d7c7b68723a4ef01843d547d95bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf97394e42be634cb441204f6bfffb504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf97394e42be634cb441204f6bfffb504">FSMC_SR4_IFEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:gaf97394e42be634cb441204f6bfffb504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7081cdf26e75bccfac1b6a29c04124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae7081cdf26e75bccfac1b6a29c04124">FSMC_SR4_FEMPT</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gaae7081cdf26e75bccfac1b6a29c04124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a34195ddb7ab7aebc2acac39b27536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50a34195ddb7ab7aebc2acac39b27536">FSMC_PMEM2_MEMSET2</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga50a34195ddb7ab7aebc2acac39b27536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga529858550113070878ce680da0a6bf7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga529858550113070878ce680da0a6bf7d">FSMC_PMEM2_MEMSET2_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga529858550113070878ce680da0a6bf7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28517c1f5aeded21b3f0326247b0bbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28517c1f5aeded21b3f0326247b0bbe1">FSMC_PMEM2_MEMSET2_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga28517c1f5aeded21b3f0326247b0bbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f59339df091ad8a00d75c32b335b711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f59339df091ad8a00d75c32b335b711">FSMC_PMEM2_MEMSET2_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1f59339df091ad8a00d75c32b335b711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7715c089272c9709e8f94590b46be609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7715c089272c9709e8f94590b46be609">FSMC_PMEM2_MEMSET2_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga7715c089272c9709e8f94590b46be609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a0e44106c1ec87375054be15b1cb84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a0e44106c1ec87375054be15b1cb84">FSMC_PMEM2_MEMSET2_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga31a0e44106c1ec87375054be15b1cb84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga221edf50060c5dad91de3c0b877fdbfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga221edf50060c5dad91de3c0b877fdbfc">FSMC_PMEM2_MEMSET2_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga221edf50060c5dad91de3c0b877fdbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dc6beefe3ea22a84dbc44fd30843778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dc6beefe3ea22a84dbc44fd30843778">FSMC_PMEM2_MEMSET2_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga5dc6beefe3ea22a84dbc44fd30843778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14181cbd85100c2b3b104525c42ee6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae14181cbd85100c2b3b104525c42ee6c">FSMC_PMEM2_MEMSET2_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gae14181cbd85100c2b3b104525c42ee6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7affee760cfe5d04a58bda9cd7fc5f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7affee760cfe5d04a58bda9cd7fc5f72">FSMC_PMEM2_MEMWAIT2</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga7affee760cfe5d04a58bda9cd7fc5f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee1c7f3347678dff204e6ac8c6eaf4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ee1c7f3347678dff204e6ac8c6eaf4f">FSMC_PMEM2_MEMWAIT2_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga7ee1c7f3347678dff204e6ac8c6eaf4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56de464fa3f895e75f0ec2ff3f9e1e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56de464fa3f895e75f0ec2ff3f9e1e1e">FSMC_PMEM2_MEMWAIT2_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga56de464fa3f895e75f0ec2ff3f9e1e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga922a823292054746923fb13b8f4c1b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga922a823292054746923fb13b8f4c1b5c">FSMC_PMEM2_MEMWAIT2_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga922a823292054746923fb13b8f4c1b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f9c0141f457b0ef0ff42c1645d7337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44f9c0141f457b0ef0ff42c1645d7337">FSMC_PMEM2_MEMWAIT2_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga44f9c0141f457b0ef0ff42c1645d7337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d15645ffe422f3e35cc03efd93361cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d15645ffe422f3e35cc03efd93361cb">FSMC_PMEM2_MEMWAIT2_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga8d15645ffe422f3e35cc03efd93361cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga640d5866b22b11924b7e4c9bfc608624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga640d5866b22b11924b7e4c9bfc608624">FSMC_PMEM2_MEMWAIT2_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga640d5866b22b11924b7e4c9bfc608624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d69f501306eae03db719cb52065b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d69f501306eae03db719cb52065b3c">FSMC_PMEM2_MEMWAIT2_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga51d69f501306eae03db719cb52065b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127b0e01d15f1007cfa67247a99da26f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga127b0e01d15f1007cfa67247a99da26f">FSMC_PMEM2_MEMWAIT2_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga127b0e01d15f1007cfa67247a99da26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2c79ef9df8b619e93c15b506f4fd7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2c79ef9df8b619e93c15b506f4fd7d">FSMC_PMEM2_MEMHOLD2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gaad2c79ef9df8b619e93c15b506f4fd7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd16a720c69fcac1f6b798cf6f9bbb7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd16a720c69fcac1f6b798cf6f9bbb7e">FSMC_PMEM2_MEMHOLD2_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gadd16a720c69fcac1f6b798cf6f9bbb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4630e2bdb842914d0f7b53d4ed610122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4630e2bdb842914d0f7b53d4ed610122">FSMC_PMEM2_MEMHOLD2_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga4630e2bdb842914d0f7b53d4ed610122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf699fd414971d0c52159c21652f5e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf699fd414971d0c52159c21652f5e58">FSMC_PMEM2_MEMHOLD2_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gacf699fd414971d0c52159c21652f5e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e1f50389b82f8737a12ef6d1683c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e1f50389b82f8737a12ef6d1683c4f">FSMC_PMEM2_MEMHOLD2_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gad3e1f50389b82f8737a12ef6d1683c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c7b1a8cbcbcbcc0495ebd7c877ca9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00c7b1a8cbcbcbcc0495ebd7c877ca9e">FSMC_PMEM2_MEMHOLD2_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga00c7b1a8cbcbcbcc0495ebd7c877ca9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd7c5637824522c2bd0f2cd165ca218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cd7c5637824522c2bd0f2cd165ca218">FSMC_PMEM2_MEMHOLD2_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga9cd7c5637824522c2bd0f2cd165ca218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ee3806d174025ab98d6c9148f17ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52ee3806d174025ab98d6c9148f17ae2">FSMC_PMEM2_MEMHOLD2_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga52ee3806d174025ab98d6c9148f17ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1afae5788b827aebc3df92c74754b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1afae5788b827aebc3df92c74754b38">FSMC_PMEM2_MEMHOLD2_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gad1afae5788b827aebc3df92c74754b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7783e155a688bf79e68ebf570421c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a7783e155a688bf79e68ebf570421c4">FSMC_PMEM2_MEMHIZ2</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga8a7783e155a688bf79e68ebf570421c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb51ecefa94c1ab3b91c7a14705b8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bb51ecefa94c1ab3b91c7a14705b8c8">FSMC_PMEM2_MEMHIZ2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga8bb51ecefa94c1ab3b91c7a14705b8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0d8bf861d9918763b7391d4ad287b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c0d8bf861d9918763b7391d4ad287b0">FSMC_PMEM2_MEMHIZ2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga4c0d8bf861d9918763b7391d4ad287b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd6a4457fa0ac4f1b98fdc58bef9999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebd6a4457fa0ac4f1b98fdc58bef9999">FSMC_PMEM2_MEMHIZ2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaebd6a4457fa0ac4f1b98fdc58bef9999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded9a6b1b516fa2595988c84c5465f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaded9a6b1b516fa2595988c84c5465f9b">FSMC_PMEM2_MEMHIZ2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaded9a6b1b516fa2595988c84c5465f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b1831fb25422c7a126a7d029223394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b1831fb25422c7a126a7d029223394">FSMC_PMEM2_MEMHIZ2_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gad9b1831fb25422c7a126a7d029223394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae828a4dde56e15f78ab156feeb329af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae828a4dde56e15f78ab156feeb329af9">FSMC_PMEM2_MEMHIZ2_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gae828a4dde56e15f78ab156feeb329af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5464a2e8aeec6eb06c58283168ef97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf5464a2e8aeec6eb06c58283168ef97">FSMC_PMEM2_MEMHIZ2_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gacf5464a2e8aeec6eb06c58283168ef97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5ca1880a516478e1b8f1142066c004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c5ca1880a516478e1b8f1142066c004">FSMC_PMEM2_MEMHIZ2_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga3c5ca1880a516478e1b8f1142066c004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69ac574f9be3c11ada1e2dc4c3abe4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf69ac574f9be3c11ada1e2dc4c3abe4f">FSMC_PMEM3_MEMSET3</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gaf69ac574f9be3c11ada1e2dc4c3abe4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee68bc7ff3e4cf11c2ca826541858c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee68bc7ff3e4cf11c2ca826541858c6a">FSMC_PMEM3_MEMSET3_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaee68bc7ff3e4cf11c2ca826541858c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa10132605ec4a4be1ab48ee6b36080e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa10132605ec4a4be1ab48ee6b36080e">FSMC_PMEM3_MEMSET3_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gafa10132605ec4a4be1ab48ee6b36080e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd867b06de7c7a49244b6a35570d2cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd867b06de7c7a49244b6a35570d2cd2">FSMC_PMEM3_MEMSET3_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gacd867b06de7c7a49244b6a35570d2cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292a8826723614aa2504a376f4a2e5d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292a8826723614aa2504a376f4a2e5d5">FSMC_PMEM3_MEMSET3_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga292a8826723614aa2504a376f4a2e5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98703fee6465ba580b052ef76f2c63f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98703fee6465ba580b052ef76f2c63f2">FSMC_PMEM3_MEMSET3_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga98703fee6465ba580b052ef76f2c63f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea28a64fc9a7e0df35826b4ec372361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaea28a64fc9a7e0df35826b4ec372361">FSMC_PMEM3_MEMSET3_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaaea28a64fc9a7e0df35826b4ec372361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea51bbe866574be10bdc1d2d16bb9810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea51bbe866574be10bdc1d2d16bb9810">FSMC_PMEM3_MEMSET3_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaea51bbe866574be10bdc1d2d16bb9810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702eeb8c3930ea564af728cc3bb9044b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga702eeb8c3930ea564af728cc3bb9044b">FSMC_PMEM3_MEMSET3_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga702eeb8c3930ea564af728cc3bb9044b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4243cb8b53a10143621872c0d0ed318b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4243cb8b53a10143621872c0d0ed318b">FSMC_PMEM3_MEMWAIT3</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga4243cb8b53a10143621872c0d0ed318b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d8aad77f584d1c380b6d04d4984ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d8aad77f584d1c380b6d04d4984ac5">FSMC_PMEM3_MEMWAIT3_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga30d8aad77f584d1c380b6d04d4984ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf4638838e3cf2dfa076ef795596967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacf4638838e3cf2dfa076ef795596967">FSMC_PMEM3_MEMWAIT3_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaacf4638838e3cf2dfa076ef795596967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c65a1027062f3fff04dfdd24c33e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1c65a1027062f3fff04dfdd24c33e64">FSMC_PMEM3_MEMWAIT3_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaa1c65a1027062f3fff04dfdd24c33e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae23146168ddc8e06defd6e75390dde1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae23146168ddc8e06defd6e75390dde1d">FSMC_PMEM3_MEMWAIT3_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gae23146168ddc8e06defd6e75390dde1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79640d63c03f94bd4f38859c46bad820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79640d63c03f94bd4f38859c46bad820">FSMC_PMEM3_MEMWAIT3_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga79640d63c03f94bd4f38859c46bad820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d36841fa1730bbbc825278cffd623f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d36841fa1730bbbc825278cffd623f3">FSMC_PMEM3_MEMWAIT3_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga8d36841fa1730bbbc825278cffd623f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd34f98ee23b7a58ac63cd195c00d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bd34f98ee23b7a58ac63cd195c00d70">FSMC_PMEM3_MEMWAIT3_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga2bd34f98ee23b7a58ac63cd195c00d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f485579592b7fdf2e480523ee220418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f485579592b7fdf2e480523ee220418">FSMC_PMEM3_MEMWAIT3_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga0f485579592b7fdf2e480523ee220418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ef1e0f4db1e2792b0939f9058a149b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8ef1e0f4db1e2792b0939f9058a149b">FSMC_PMEM3_MEMHOLD3</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gac8ef1e0f4db1e2792b0939f9058a149b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1abd4698bb45c784b23b8d431eb90f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1abd4698bb45c784b23b8d431eb90f1">FSMC_PMEM3_MEMHOLD3_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa1abd4698bb45c784b23b8d431eb90f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a93e71d784bdb1cd115805feac42d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a93e71d784bdb1cd115805feac42d6b">FSMC_PMEM3_MEMHOLD3_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga0a93e71d784bdb1cd115805feac42d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a5443b5236e71b8dfe0620abffbd68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20a5443b5236e71b8dfe0620abffbd68">FSMC_PMEM3_MEMHOLD3_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga20a5443b5236e71b8dfe0620abffbd68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b330eabb266b26cf6aa93b12bfe7b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b330eabb266b26cf6aa93b12bfe7b38">FSMC_PMEM3_MEMHOLD3_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga3b330eabb266b26cf6aa93b12bfe7b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d1864268bb87124d127d92e8db54dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6d1864268bb87124d127d92e8db54dc">FSMC_PMEM3_MEMHOLD3_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gac6d1864268bb87124d127d92e8db54dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8968569a91c0b5d6c456074ddfc98aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8968569a91c0b5d6c456074ddfc98aa3">FSMC_PMEM3_MEMHOLD3_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga8968569a91c0b5d6c456074ddfc98aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40967f9e19b41e2692b7fe1177b8629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf40967f9e19b41e2692b7fe1177b8629">FSMC_PMEM3_MEMHOLD3_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaf40967f9e19b41e2692b7fe1177b8629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0da29e1e300e47aebb0bd47bf5f0563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0da29e1e300e47aebb0bd47bf5f0563">FSMC_PMEM3_MEMHOLD3_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaf0da29e1e300e47aebb0bd47bf5f0563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a77d54c66589f233792d30fc83e7f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a77d54c66589f233792d30fc83e7f12">FSMC_PMEM3_MEMHIZ3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga3a77d54c66589f233792d30fc83e7f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8453ab8a7488ff13c681154bfd293c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8453ab8a7488ff13c681154bfd293c">FSMC_PMEM3_MEMHIZ3_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga2d8453ab8a7488ff13c681154bfd293c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf023951ad4fd31a691cc26fc3c27ec46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf023951ad4fd31a691cc26fc3c27ec46">FSMC_PMEM3_MEMHIZ3_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaf023951ad4fd31a691cc26fc3c27ec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf8d790834161e0224c878cd8eab190e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf8d790834161e0224c878cd8eab190e">FSMC_PMEM3_MEMHIZ3_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaaf8d790834161e0224c878cd8eab190e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26daeb039123824e2de5fdd64cb3a1ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26daeb039123824e2de5fdd64cb3a1ff">FSMC_PMEM3_MEMHIZ3_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga26daeb039123824e2de5fdd64cb3a1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd06d96e44933ce665b2af8c2a4098e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd06d96e44933ce665b2af8c2a4098e4">FSMC_PMEM3_MEMHIZ3_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gafd06d96e44933ce665b2af8c2a4098e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef1254b2e2251da2b30aa297d1d0a1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef1254b2e2251da2b30aa297d1d0a1f8">FSMC_PMEM3_MEMHIZ3_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaef1254b2e2251da2b30aa297d1d0a1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33c72c5ab0747d587a801835cf1a897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf33c72c5ab0747d587a801835cf1a897">FSMC_PMEM3_MEMHIZ3_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaf33c72c5ab0747d587a801835cf1a897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7304d0d28edd32a70be474e656fbf8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7304d0d28edd32a70be474e656fbf8e">FSMC_PMEM3_MEMHIZ3_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gaa7304d0d28edd32a70be474e656fbf8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5cb5385ce2cef772ee4493c25617aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5cb5385ce2cef772ee4493c25617aa">FSMC_PMEM4_MEMSET4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga3b5cb5385ce2cef772ee4493c25617aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df1a1190522593b71da113c7ea8cfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6df1a1190522593b71da113c7ea8cfab">FSMC_PMEM4_MEMSET4_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga6df1a1190522593b71da113c7ea8cfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa76a9c077f40e973df8fe6903c69c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa76a9c077f40e973df8fe6903c69c4">FSMC_PMEM4_MEMSET4_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga6fa76a9c077f40e973df8fe6903c69c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ddc1ecb61313593976bf70aec06e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ddc1ecb61313593976bf70aec06e9f">FSMC_PMEM4_MEMSET4_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga03ddc1ecb61313593976bf70aec06e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4280253a6049c7739c6b70a6d7940998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4280253a6049c7739c6b70a6d7940998">FSMC_PMEM4_MEMSET4_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga4280253a6049c7739c6b70a6d7940998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153d7b557dc40b797f93bf5593808279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga153d7b557dc40b797f93bf5593808279">FSMC_PMEM4_MEMSET4_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga153d7b557dc40b797f93bf5593808279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8fc6eadc2e952227c121b6d6114834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8fc6eadc2e952227c121b6d6114834">FSMC_PMEM4_MEMSET4_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gabc8fc6eadc2e952227c121b6d6114834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecce633b6da6db82000f1d39dc23bb3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecce633b6da6db82000f1d39dc23bb3b">FSMC_PMEM4_MEMSET4_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaecce633b6da6db82000f1d39dc23bb3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c68698ff6f47551244ae5a26893059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04c68698ff6f47551244ae5a26893059">FSMC_PMEM4_MEMSET4_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga04c68698ff6f47551244ae5a26893059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9673f81abf15ad70d09520db9ddfc58d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9673f81abf15ad70d09520db9ddfc58d">FSMC_PMEM4_MEMWAIT4</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga9673f81abf15ad70d09520db9ddfc58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c88b294c963e5be76da4bf3048af411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c88b294c963e5be76da4bf3048af411">FSMC_PMEM4_MEMWAIT4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga9c88b294c963e5be76da4bf3048af411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d45891fa0a503d81f68f62f5fd18e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d45891fa0a503d81f68f62f5fd18e5">FSMC_PMEM4_MEMWAIT4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga24d45891fa0a503d81f68f62f5fd18e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1fa35a7722b6339a7cef85b5be2280d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fa35a7722b6339a7cef85b5be2280d">FSMC_PMEM4_MEMWAIT4_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaf1fa35a7722b6339a7cef85b5be2280d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929f7f1066e3f2d69c72126615d06cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga929f7f1066e3f2d69c72126615d06cb0">FSMC_PMEM4_MEMWAIT4_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga929f7f1066e3f2d69c72126615d06cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5282e3d9205f778b67ef00c27beb2918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5282e3d9205f778b67ef00c27beb2918">FSMC_PMEM4_MEMWAIT4_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga5282e3d9205f778b67ef00c27beb2918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eed44a0b89a9f14b08c4ab2578ca5cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eed44a0b89a9f14b08c4ab2578ca5cc">FSMC_PMEM4_MEMWAIT4_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga1eed44a0b89a9f14b08c4ab2578ca5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2429913d3b7993dfda75413f0a72bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2429913d3b7993dfda75413f0a72bf4">FSMC_PMEM4_MEMWAIT4_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gab2429913d3b7993dfda75413f0a72bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247eb296ad16d1c7f2ebea0ca85619f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga247eb296ad16d1c7f2ebea0ca85619f9">FSMC_PMEM4_MEMWAIT4_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga247eb296ad16d1c7f2ebea0ca85619f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5028f0c2a642b7faedf602f0b2c0d64c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5028f0c2a642b7faedf602f0b2c0d64c">FSMC_PMEM4_MEMHOLD4</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga5028f0c2a642b7faedf602f0b2c0d64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07eef15a372886fda3182f49e2e912e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf07eef15a372886fda3182f49e2e912e">FSMC_PMEM4_MEMHOLD4_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaf07eef15a372886fda3182f49e2e912e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05a691ca81b6fe6df07adb1c5142597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa05a691ca81b6fe6df07adb1c5142597">FSMC_PMEM4_MEMHOLD4_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaa05a691ca81b6fe6df07adb1c5142597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd4f50c33f4ec69e878983fb6065c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafd4f50c33f4ec69e878983fb6065c73">FSMC_PMEM4_MEMHOLD4_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaafd4f50c33f4ec69e878983fb6065c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3cf67d6699d41fc042aed2be6d6aef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3cf67d6699d41fc042aed2be6d6aef0">FSMC_PMEM4_MEMHOLD4_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gac3cf67d6699d41fc042aed2be6d6aef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963acb8aef1a1e3f7f369421a3f9bfd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga963acb8aef1a1e3f7f369421a3f9bfd9">FSMC_PMEM4_MEMHOLD4_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga963acb8aef1a1e3f7f369421a3f9bfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ca8c6eb5fde2be7d38bde8aedb5522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ca8c6eb5fde2be7d38bde8aedb5522">FSMC_PMEM4_MEMHOLD4_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gac3ca8c6eb5fde2be7d38bde8aedb5522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0352f9aa02c4037d690b516d7385d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0352f9aa02c4037d690b516d7385d27">FSMC_PMEM4_MEMHOLD4_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gae0352f9aa02c4037d690b516d7385d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga880aa86c933687f7565b7ab79776923e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga880aa86c933687f7565b7ab79776923e">FSMC_PMEM4_MEMHOLD4_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga880aa86c933687f7565b7ab79776923e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b194500112e61e5dd41ded843bb08c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b194500112e61e5dd41ded843bb08c6">FSMC_PMEM4_MEMHIZ4</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga6b194500112e61e5dd41ded843bb08c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9298e847d13d24cbe87a3c477af9f02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9298e847d13d24cbe87a3c477af9f02c">FSMC_PMEM4_MEMHIZ4_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga9298e847d13d24cbe87a3c477af9f02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591eb0822bbb91c4ba12f80d35424c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga591eb0822bbb91c4ba12f80d35424c4c">FSMC_PMEM4_MEMHIZ4_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga591eb0822bbb91c4ba12f80d35424c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db858408154b3694bb1fdc995f7e069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6db858408154b3694bb1fdc995f7e069">FSMC_PMEM4_MEMHIZ4_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga6db858408154b3694bb1fdc995f7e069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e38ef7ec628928bea867de00af9b206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e38ef7ec628928bea867de00af9b206">FSMC_PMEM4_MEMHIZ4_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga0e38ef7ec628928bea867de00af9b206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a86c24f41bd5363793953df972d941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81a86c24f41bd5363793953df972d941">FSMC_PMEM4_MEMHIZ4_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga81a86c24f41bd5363793953df972d941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a6ec2df1aa20cfcfacaed7e60417a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08a6ec2df1aa20cfcfacaed7e60417a0">FSMC_PMEM4_MEMHIZ4_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga08a6ec2df1aa20cfcfacaed7e60417a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443fff9e0a661cce0d3fe96886eceb0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443fff9e0a661cce0d3fe96886eceb0b">FSMC_PMEM4_MEMHIZ4_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga443fff9e0a661cce0d3fe96886eceb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90cf92af2475f9f7cadbb9553225260d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90cf92af2475f9f7cadbb9553225260d">FSMC_PMEM4_MEMHIZ4_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga90cf92af2475f9f7cadbb9553225260d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6cd1418de73ee3b214be589912e45f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab6cd1418de73ee3b214be589912e45f">FSMC_PATT2_ATTSET2</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gaab6cd1418de73ee3b214be589912e45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab4718770edfb1b9b96df7410a58f79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab4718770edfb1b9b96df7410a58f79b">FSMC_PATT2_ATTSET2_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaab4718770edfb1b9b96df7410a58f79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cde8c8360b22a3fb63615b4274653c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cde8c8360b22a3fb63615b4274653c9">FSMC_PATT2_ATTSET2_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga4cde8c8360b22a3fb63615b4274653c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80034b8760da9dd1faaf7e326b6002a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae80034b8760da9dd1faaf7e326b6002a">FSMC_PATT2_ATTSET2_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gae80034b8760da9dd1faaf7e326b6002a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11924ff951b3e939d2d20807901a82bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11924ff951b3e939d2d20807901a82bf">FSMC_PATT2_ATTSET2_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga11924ff951b3e939d2d20807901a82bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b81efbb998d5e86685075396fd83b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b81efbb998d5e86685075396fd83b0">FSMC_PATT2_ATTSET2_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gad1b81efbb998d5e86685075396fd83b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e89896b03049ad636484b44c7ecd670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e89896b03049ad636484b44c7ecd670">FSMC_PATT2_ATTSET2_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga3e89896b03049ad636484b44c7ecd670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac751391f5acb1f3229ca65a3424d316d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac751391f5acb1f3229ca65a3424d316d">FSMC_PATT2_ATTSET2_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gac751391f5acb1f3229ca65a3424d316d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0f3115642332e5aef5cfa1b6b719d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb0f3115642332e5aef5cfa1b6b719d8">FSMC_PATT2_ATTSET2_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gabb0f3115642332e5aef5cfa1b6b719d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fda97184969b04e909ac97d31da48e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fda97184969b04e909ac97d31da48e6">FSMC_PATT2_ATTWAIT2</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga6fda97184969b04e909ac97d31da48e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43a2874230fbe9b87f9495a736b9363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf43a2874230fbe9b87f9495a736b9363">FSMC_PATT2_ATTWAIT2_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaf43a2874230fbe9b87f9495a736b9363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad30fbb45343ced8deb9bbc062dba46b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad30fbb45343ced8deb9bbc062dba46b">FSMC_PATT2_ATTWAIT2_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaad30fbb45343ced8deb9bbc062dba46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78c7794f66cd2063464ab2e6ef2bd07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae78c7794f66cd2063464ab2e6ef2bd07">FSMC_PATT2_ATTWAIT2_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gae78c7794f66cd2063464ab2e6ef2bd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c2de9009c75560a342122937b25853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82c2de9009c75560a342122937b25853">FSMC_PATT2_ATTWAIT2_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga82c2de9009c75560a342122937b25853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80b6a2fc197435f6b50b4ba035fb5fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae80b6a2fc197435f6b50b4ba035fb5fe">FSMC_PATT2_ATTWAIT2_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gae80b6a2fc197435f6b50b4ba035fb5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac924773c5fcbee73186600247618d10b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac924773c5fcbee73186600247618d10b">FSMC_PATT2_ATTWAIT2_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gac924773c5fcbee73186600247618d10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b22c0b9a32e473f0eb56952ba58d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70b22c0b9a32e473f0eb56952ba58d95">FSMC_PATT2_ATTWAIT2_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga70b22c0b9a32e473f0eb56952ba58d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ade8feb15ddcef159ccf3ff55fb0c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ade8feb15ddcef159ccf3ff55fb0c24">FSMC_PATT2_ATTWAIT2_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga2ade8feb15ddcef159ccf3ff55fb0c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad007c3c6fbef432a5e6bb08bd6e0b1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad007c3c6fbef432a5e6bb08bd6e0b1ce">FSMC_PATT2_ATTHOLD2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gad007c3c6fbef432a5e6bb08bd6e0b1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5e19eb38592e84b9c0f3f57df51892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b5e19eb38592e84b9c0f3f57df51892">FSMC_PATT2_ATTHOLD2_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga5b5e19eb38592e84b9c0f3f57df51892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13dface112bf1300689a4f00ba31abac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13dface112bf1300689a4f00ba31abac">FSMC_PATT2_ATTHOLD2_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga13dface112bf1300689a4f00ba31abac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea0e1b34ac27f20c85db0f96eaeff994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea0e1b34ac27f20c85db0f96eaeff994">FSMC_PATT2_ATTHOLD2_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaea0e1b34ac27f20c85db0f96eaeff994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1582860673c5e72f9441095d5af7b8ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1582860673c5e72f9441095d5af7b8ad">FSMC_PATT2_ATTHOLD2_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga1582860673c5e72f9441095d5af7b8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd679f3b80617291639cafcdd8f77d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdd679f3b80617291639cafcdd8f77d1">FSMC_PATT2_ATTHOLD2_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gacdd679f3b80617291639cafcdd8f77d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e89cd935ec26279bc9876d9dd07b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e89cd935ec26279bc9876d9dd07b07">FSMC_PATT2_ATTHOLD2_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga34e89cd935ec26279bc9876d9dd07b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c42d6d5746ef8d763d36b04f6e4644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12c42d6d5746ef8d763d36b04f6e4644">FSMC_PATT2_ATTHOLD2_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga12c42d6d5746ef8d763d36b04f6e4644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93558ba1372a3709316b4734160b3874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93558ba1372a3709316b4734160b3874">FSMC_PATT2_ATTHOLD2_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga93558ba1372a3709316b4734160b3874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2726cd505612675158551fd9eed763f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2726cd505612675158551fd9eed763f">FSMC_PATT2_ATTHIZ2</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:gae2726cd505612675158551fd9eed763f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ff9b8faa8372116ca931826d18a9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1ff9b8faa8372116ca931826d18a9c7">FSMC_PATT2_ATTHIZ2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gae1ff9b8faa8372116ca931826d18a9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4081b55783073164985488c9d4d6b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4081b55783073164985488c9d4d6b8">FSMC_PATT2_ATTHIZ2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaac4081b55783073164985488c9d4d6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cc10b4217452bae11c69ed9f6f1844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3cc10b4217452bae11c69ed9f6f1844">FSMC_PATT2_ATTHIZ2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaa3cc10b4217452bae11c69ed9f6f1844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e2929a1bcde578f374bbebaa9482d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e2929a1bcde578f374bbebaa9482d1">FSMC_PATT2_ATTHIZ2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga93e2929a1bcde578f374bbebaa9482d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac536419b5ef258fa3f9140387e2f134f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac536419b5ef258fa3f9140387e2f134f">FSMC_PATT2_ATTHIZ2_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gac536419b5ef258fa3f9140387e2f134f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5deab3153671ff06832dd651372f9ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5deab3153671ff06832dd651372f9ca7">FSMC_PATT2_ATTHIZ2_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga5deab3153671ff06832dd651372f9ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047723a357976aca5bdf6575327986d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047723a357976aca5bdf6575327986d2">FSMC_PATT2_ATTHIZ2_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga047723a357976aca5bdf6575327986d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859a5af02e12a11e7548085e9e186547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga859a5af02e12a11e7548085e9e186547">FSMC_PATT2_ATTHIZ2_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga859a5af02e12a11e7548085e9e186547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0487c57e948411f16c3a35927e60dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0487c57e948411f16c3a35927e60dd5">FSMC_PATT3_ATTSET3</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gae0487c57e948411f16c3a35927e60dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e68a5b1bb5996422eac084d586359d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e68a5b1bb5996422eac084d586359d4">FSMC_PATT3_ATTSET3_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga0e68a5b1bb5996422eac084d586359d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8bd09ad36ab8cae67f87cb930ea428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8bd09ad36ab8cae67f87cb930ea428">FSMC_PATT3_ATTSET3_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga2d8bd09ad36ab8cae67f87cb930ea428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b9389601899ce2731c612ad05d9a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b9389601899ce2731c612ad05d9a96">FSMC_PATT3_ATTSET3_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga29b9389601899ce2731c612ad05d9a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97893656a7b65ec5420382de0b264a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97893656a7b65ec5420382de0b264a11">FSMC_PATT3_ATTSET3_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga97893656a7b65ec5420382de0b264a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a6993a1cc304b9300bdc365c2827d43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a6993a1cc304b9300bdc365c2827d43">FSMC_PATT3_ATTSET3_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga9a6993a1cc304b9300bdc365c2827d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf65f61ce823183c3866607cab6bd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf65f61ce823183c3866607cab6bd09">FSMC_PATT3_ATTSET3_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga8cf65f61ce823183c3866607cab6bd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d5a3dd16094a6279766692694aa16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d5a3dd16094a6279766692694aa16b">FSMC_PATT3_ATTSET3_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gab2d5a3dd16094a6279766692694aa16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7668853b7956cdb13fd73ed10faf4526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7668853b7956cdb13fd73ed10faf4526">FSMC_PATT3_ATTSET3_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga7668853b7956cdb13fd73ed10faf4526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8aaf4c77a663cab07ac6c365a271599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8aaf4c77a663cab07ac6c365a271599">FSMC_PATT3_ATTWAIT3</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gad8aaf4c77a663cab07ac6c365a271599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c5500a07e7885de5c372c55f147836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5c5500a07e7885de5c372c55f147836">FSMC_PATT3_ATTWAIT3_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gac5c5500a07e7885de5c372c55f147836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddddbd0a403b2aeefcfdb28a7da56bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddddbd0a403b2aeefcfdb28a7da56bf0">FSMC_PATT3_ATTWAIT3_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaddddbd0a403b2aeefcfdb28a7da56bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34cbe7e282e1074e6c4b9645e48db2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac34cbe7e282e1074e6c4b9645e48db2f">FSMC_PATT3_ATTWAIT3_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gac34cbe7e282e1074e6c4b9645e48db2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771f2a5acde98a9760eb8a1338f416a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga771f2a5acde98a9760eb8a1338f416a3">FSMC_PATT3_ATTWAIT3_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga771f2a5acde98a9760eb8a1338f416a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bcc944836a379b2b878d5129ff94ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcc944836a379b2b878d5129ff94ddb">FSMC_PATT3_ATTWAIT3_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga1bcc944836a379b2b878d5129ff94ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf722482193ca6a1bf90f17af567e019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf722482193ca6a1bf90f17af567e019">FSMC_PATT3_ATTWAIT3_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gacf722482193ca6a1bf90f17af567e019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2cc3ce135f309f7574f0c3d1a0ffe88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2cc3ce135f309f7574f0c3d1a0ffe88">FSMC_PATT3_ATTWAIT3_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gac2cc3ce135f309f7574f0c3d1a0ffe88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66342cc1db5dcad99153b5a2f22140e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa66342cc1db5dcad99153b5a2f22140e">FSMC_PATT3_ATTWAIT3_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaa66342cc1db5dcad99153b5a2f22140e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a2e634d0f5e3c9716c0910e1efda60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a2e634d0f5e3c9716c0910e1efda60">FSMC_PATT3_ATTHOLD3</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gab3a2e634d0f5e3c9716c0910e1efda60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34a9f1b84d670c4132c56fa30ca26f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad34a9f1b84d670c4132c56fa30ca26f0">FSMC_PATT3_ATTHOLD3_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gad34a9f1b84d670c4132c56fa30ca26f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2ed392d654694fc330c6721bed5728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b2ed392d654694fc330c6721bed5728">FSMC_PATT3_ATTHOLD3_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga5b2ed392d654694fc330c6721bed5728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679d3ea50788981dac810ec62bc372f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga679d3ea50788981dac810ec62bc372f0">FSMC_PATT3_ATTHOLD3_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga679d3ea50788981dac810ec62bc372f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75d74cf52f238826e87d3a3c27b52acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75d74cf52f238826e87d3a3c27b52acc">FSMC_PATT3_ATTHOLD3_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga75d74cf52f238826e87d3a3c27b52acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d656d40279e1655a6682dcc2762e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d656d40279e1655a6682dcc2762e92">FSMC_PATT3_ATTHOLD3_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaa8d656d40279e1655a6682dcc2762e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee75f2fcf37e20e983732f258f85371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee75f2fcf37e20e983732f258f85371">FSMC_PATT3_ATTHOLD3_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gafee75f2fcf37e20e983732f258f85371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777b93e1e3c802ede605644d3ff3bba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777b93e1e3c802ede605644d3ff3bba7">FSMC_PATT3_ATTHOLD3_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga777b93e1e3c802ede605644d3ff3bba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39acada8d54a7a14d3838d042397bd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39acada8d54a7a14d3838d042397bd74">FSMC_PATT3_ATTHOLD3_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga39acada8d54a7a14d3838d042397bd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea9d34b131aa7db353eef060ca37788c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea9d34b131aa7db353eef060ca37788c">FSMC_PATT3_ATTHIZ3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:gaea9d34b131aa7db353eef060ca37788c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc6736af23f6f033568e0085cd19964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc6736af23f6f033568e0085cd19964">FSMC_PATT3_ATTHIZ3_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga5bc6736af23f6f033568e0085cd19964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41270d0ae8670f39b886b49e47e8195b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41270d0ae8670f39b886b49e47e8195b">FSMC_PATT3_ATTHIZ3_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga41270d0ae8670f39b886b49e47e8195b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988ec453492aafacf205895c5398caf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga988ec453492aafacf205895c5398caf2">FSMC_PATT3_ATTHIZ3_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga988ec453492aafacf205895c5398caf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48885375147c060687bbccc6a234ce39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48885375147c060687bbccc6a234ce39">FSMC_PATT3_ATTHIZ3_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga48885375147c060687bbccc6a234ce39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea193881223470d7b6a6ca3e3474a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea193881223470d7b6a6ca3e3474a84">FSMC_PATT3_ATTHIZ3_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga5ea193881223470d7b6a6ca3e3474a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab1f4cb68cfb8717d2b29e3a84987b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab1f4cb68cfb8717d2b29e3a84987b1">FSMC_PATT3_ATTHIZ3_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga7ab1f4cb68cfb8717d2b29e3a84987b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fd348b342ec248b821123f3310f475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fd348b342ec248b821123f3310f475">FSMC_PATT3_ATTHIZ3_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga44fd348b342ec248b821123f3310f475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff1a3acc9bbab229000d48845ea1863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff1a3acc9bbab229000d48845ea1863">FSMC_PATT3_ATTHIZ3_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga0ff1a3acc9bbab229000d48845ea1863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4d8fb0d47b4a3fddf55c2532dd3159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4d8fb0d47b4a3fddf55c2532dd3159">FSMC_PATT4_ATTSET4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga7f4d8fb0d47b4a3fddf55c2532dd3159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dac8bcf03610eb2d43b557f4d81532a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dac8bcf03610eb2d43b557f4d81532a">FSMC_PATT4_ATTSET4_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga1dac8bcf03610eb2d43b557f4d81532a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac2576c2a95871cbf9babd0778372571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac2576c2a95871cbf9babd0778372571">FSMC_PATT4_ATTSET4_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaac2576c2a95871cbf9babd0778372571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e760bbe9714ac07f381de3af0abc36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e760bbe9714ac07f381de3af0abc36">FSMC_PATT4_ATTSET4_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga88e760bbe9714ac07f381de3af0abc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b472fd4848733a921998f0305b5bc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b472fd4848733a921998f0305b5bc02">FSMC_PATT4_ATTSET4_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga4b472fd4848733a921998f0305b5bc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7d0c69190a0d78fedc875c3dc6b9037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7d0c69190a0d78fedc875c3dc6b9037">FSMC_PATT4_ATTSET4_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gae7d0c69190a0d78fedc875c3dc6b9037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168c6f16be9721a5ea0e31230bd1939b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga168c6f16be9721a5ea0e31230bd1939b">FSMC_PATT4_ATTSET4_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga168c6f16be9721a5ea0e31230bd1939b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72fe744c036b2acc4fff8733ac48b0ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72fe744c036b2acc4fff8733ac48b0ae">FSMC_PATT4_ATTSET4_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga72fe744c036b2acc4fff8733ac48b0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4529b17de7cb4eeeff25496620978adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4529b17de7cb4eeeff25496620978adc">FSMC_PATT4_ATTSET4_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga4529b17de7cb4eeeff25496620978adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01edeaedc31867997a188fa89cab2ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01edeaedc31867997a188fa89cab2ec0">FSMC_PATT4_ATTWAIT4</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga01edeaedc31867997a188fa89cab2ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da7db34cd23f3126f224a0b845a66a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5da7db34cd23f3126f224a0b845a66a8">FSMC_PATT4_ATTWAIT4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga5da7db34cd23f3126f224a0b845a66a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14644aa2ed55afe2094015d74843a994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14644aa2ed55afe2094015d74843a994">FSMC_PATT4_ATTWAIT4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga14644aa2ed55afe2094015d74843a994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1023d5ae8fab70e7fdfbaff4ed46657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1023d5ae8fab70e7fdfbaff4ed46657">FSMC_PATT4_ATTWAIT4_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaf1023d5ae8fab70e7fdfbaff4ed46657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906c9684ffcd8f0f9222cbfd0e21885a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga906c9684ffcd8f0f9222cbfd0e21885a">FSMC_PATT4_ATTWAIT4_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga906c9684ffcd8f0f9222cbfd0e21885a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d341a7448f645a2f849e591515f020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8d341a7448f645a2f849e591515f020">FSMC_PATT4_ATTWAIT4_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gae8d341a7448f645a2f849e591515f020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf278272c5fdaa8fa7c84e1c095690632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf278272c5fdaa8fa7c84e1c095690632">FSMC_PATT4_ATTWAIT4_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaf278272c5fdaa8fa7c84e1c095690632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3126347e126717a761af0b6e44b9d72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3126347e126717a761af0b6e44b9d72d">FSMC_PATT4_ATTWAIT4_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga3126347e126717a761af0b6e44b9d72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34afb78710ca450ac7065f0bc263075c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34afb78710ca450ac7065f0bc263075c">FSMC_PATT4_ATTWAIT4_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga34afb78710ca450ac7065f0bc263075c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf06c395d55c775b4fbe202bac517a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf06c395d55c775b4fbe202bac517a6">FSMC_PATT4_ATTHOLD4</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga0bf06c395d55c775b4fbe202bac517a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c97b102bd1f2b61dcfb793c0d61d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5c97b102bd1f2b61dcfb793c0d61d66">FSMC_PATT4_ATTHOLD4_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gad5c97b102bd1f2b61dcfb793c0d61d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738c8d87ebcdff68725a54ff7f39675d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga738c8d87ebcdff68725a54ff7f39675d">FSMC_PATT4_ATTHOLD4_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga738c8d87ebcdff68725a54ff7f39675d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9610198e4710ca394e3aeb32aa229f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9610198e4710ca394e3aeb32aa229f">FSMC_PATT4_ATTHOLD4_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga6d9610198e4710ca394e3aeb32aa229f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd14059e9f658f37b3a1f18786395717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd14059e9f658f37b3a1f18786395717">FSMC_PATT4_ATTHOLD4_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gadd14059e9f658f37b3a1f18786395717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a39fa40e2d4990097e31b47ad85283a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a39fa40e2d4990097e31b47ad85283a">FSMC_PATT4_ATTHOLD4_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga7a39fa40e2d4990097e31b47ad85283a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239e412f20305d58416f10a79e253a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga239e412f20305d58416f10a79e253a87">FSMC_PATT4_ATTHOLD4_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga239e412f20305d58416f10a79e253a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff1aac62acdf71077ee4a9e8e9e6d2d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff1aac62acdf71077ee4a9e8e9e6d2d6">FSMC_PATT4_ATTHOLD4_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaff1aac62acdf71077ee4a9e8e9e6d2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga836fd2ad42b0c9f6d0eb651589d04123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga836fd2ad42b0c9f6d0eb651589d04123">FSMC_PATT4_ATTHOLD4_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga836fd2ad42b0c9f6d0eb651589d04123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35948e4e9e5ce9d674e9e70ca2aeafe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35948e4e9e5ce9d674e9e70ca2aeafe3">FSMC_PATT4_ATTHIZ4</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga35948e4e9e5ce9d674e9e70ca2aeafe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b746d7b655f6379af4dd4d5ba842492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b746d7b655f6379af4dd4d5ba842492">FSMC_PATT4_ATTHIZ4_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga5b746d7b655f6379af4dd4d5ba842492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2dd87929111fc0c888dd7c311f8eba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2dd87929111fc0c888dd7c311f8eba3">FSMC_PATT4_ATTHIZ4_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gac2dd87929111fc0c888dd7c311f8eba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353c0709e22a06998f05b908a597f525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353c0709e22a06998f05b908a597f525">FSMC_PATT4_ATTHIZ4_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga353c0709e22a06998f05b908a597f525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa777a5d42ac1e36044d7b18ffdd61a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa777a5d42ac1e36044d7b18ffdd61a21">FSMC_PATT4_ATTHIZ4_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaa777a5d42ac1e36044d7b18ffdd61a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c1778d08bfe2a40961f6acf023b9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65c1778d08bfe2a40961f6acf023b9d4">FSMC_PATT4_ATTHIZ4_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga65c1778d08bfe2a40961f6acf023b9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadb7001986c9a4c28052b46657ad7a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadb7001986c9a4c28052b46657ad7a7e">FSMC_PATT4_ATTHIZ4_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaadb7001986c9a4c28052b46657ad7a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa11a8d896354bd1c6645ac096db8e065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa11a8d896354bd1c6645ac096db8e065">FSMC_PATT4_ATTHIZ4_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaa11a8d896354bd1c6645ac096db8e065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a054f48705ec3fef0686c576f414f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a054f48705ec3fef0686c576f414f29">FSMC_PATT4_ATTHIZ4_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga1a054f48705ec3fef0686c576f414f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf14b77f09f496a1325b5384eef54dd4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf14b77f09f496a1325b5384eef54dd4a">FSMC_PIO4_IOSET4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gaf14b77f09f496a1325b5384eef54dd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c07a816f3065ae0c9287b6e3e0e967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29c07a816f3065ae0c9287b6e3e0e967">FSMC_PIO4_IOSET4_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga29c07a816f3065ae0c9287b6e3e0e967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac31898a52e172935f354819c50d3ef8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac31898a52e172935f354819c50d3ef8d">FSMC_PIO4_IOSET4_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gac31898a52e172935f354819c50d3ef8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35797347825725faef495c676269927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf35797347825725faef495c676269927">FSMC_PIO4_IOSET4_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaf35797347825725faef495c676269927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45109e3dcc3c3a15efd13eddffdd8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45109e3dcc3c3a15efd13eddffdd8c9">FSMC_PIO4_IOSET4_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gae45109e3dcc3c3a15efd13eddffdd8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349e3a58f832fbc9de16955521355c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga349e3a58f832fbc9de16955521355c29">FSMC_PIO4_IOSET4_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga349e3a58f832fbc9de16955521355c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3304545838a6e20742b0203e0cb023a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3304545838a6e20742b0203e0cb023a">FSMC_PIO4_IOSET4_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaf3304545838a6e20742b0203e0cb023a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800ab779078734ca86eedb6c9e77bc57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga800ab779078734ca86eedb6c9e77bc57">FSMC_PIO4_IOSET4_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga800ab779078734ca86eedb6c9e77bc57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e29b066726c486c6503d417d18904b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e29b066726c486c6503d417d18904b1">FSMC_PIO4_IOSET4_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga7e29b066726c486c6503d417d18904b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035a0645caab3851714123302dd0af1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga035a0645caab3851714123302dd0af1c">FSMC_PIO4_IOWAIT4</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga035a0645caab3851714123302dd0af1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb868a5bf3d33997c782f296440cabf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb868a5bf3d33997c782f296440cabf7">FSMC_PIO4_IOWAIT4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gafb868a5bf3d33997c782f296440cabf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa48c96fedf31c6ab444828d60e471da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa48c96fedf31c6ab444828d60e471da">FSMC_PIO4_IOWAIT4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaaa48c96fedf31c6ab444828d60e471da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga342e42235a123ea11544b1a230b07a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga342e42235a123ea11544b1a230b07a75">FSMC_PIO4_IOWAIT4_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga342e42235a123ea11544b1a230b07a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c012d7c41f51516580766d6ac36d82f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c012d7c41f51516580766d6ac36d82f">FSMC_PIO4_IOWAIT4_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga9c012d7c41f51516580766d6ac36d82f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5331b528505a31a2b39deca7a5ddba02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5331b528505a31a2b39deca7a5ddba02">FSMC_PIO4_IOWAIT4_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga5331b528505a31a2b39deca7a5ddba02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabbfbc377efde5170ac484795a0a4215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabbfbc377efde5170ac484795a0a4215">FSMC_PIO4_IOWAIT4_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaabbfbc377efde5170ac484795a0a4215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be64ff24a6ccb7eef471ad2ad0e283b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0be64ff24a6ccb7eef471ad2ad0e283b">FSMC_PIO4_IOWAIT4_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga0be64ff24a6ccb7eef471ad2ad0e283b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e3fc1b8cfa57116c0521cafd7e733cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e3fc1b8cfa57116c0521cafd7e733cc">FSMC_PIO4_IOWAIT4_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga3e3fc1b8cfa57116c0521cafd7e733cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55064df0d9fab8a072da6baa7b85878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab55064df0d9fab8a072da6baa7b85878">FSMC_PIO4_IOHOLD4</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gab55064df0d9fab8a072da6baa7b85878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1a288b385fcf83bfa95da479d387a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1a288b385fcf83bfa95da479d387a4">FSMC_PIO4_IOHOLD4_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gadc1a288b385fcf83bfa95da479d387a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga402d7221ee27ce71d1b8bb18539d8307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga402d7221ee27ce71d1b8bb18539d8307">FSMC_PIO4_IOHOLD4_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga402d7221ee27ce71d1b8bb18539d8307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274c5b835ec95c97c4f1c6ebbf72a096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274c5b835ec95c97c4f1c6ebbf72a096">FSMC_PIO4_IOHOLD4_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga274c5b835ec95c97c4f1c6ebbf72a096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519b9b4ae5b136769278eb98eb10c3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga519b9b4ae5b136769278eb98eb10c3a6">FSMC_PIO4_IOHOLD4_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga519b9b4ae5b136769278eb98eb10c3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d013be2823d9ea9b81f8f76331c11d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d013be2823d9ea9b81f8f76331c11d">FSMC_PIO4_IOHOLD4_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gab2d013be2823d9ea9b81f8f76331c11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a14c965f1ff993e0976aaefe638e2f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a14c965f1ff993e0976aaefe638e2f6">FSMC_PIO4_IOHOLD4_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga5a14c965f1ff993e0976aaefe638e2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49411f21445032ad8eaca19e89d204bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49411f21445032ad8eaca19e89d204bc">FSMC_PIO4_IOHOLD4_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga49411f21445032ad8eaca19e89d204bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323dcc3be986d57d14b794cca0038953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga323dcc3be986d57d14b794cca0038953">FSMC_PIO4_IOHOLD4_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga323dcc3be986d57d14b794cca0038953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cce93379430df64fd697ad772bc477d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cce93379430df64fd697ad772bc477d">FSMC_PIO4_IOHIZ4</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga4cce93379430df64fd697ad772bc477d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3b5c59e3eb4e259ddb722b1e536e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf3b5c59e3eb4e259ddb722b1e536e5c">FSMC_PIO4_IOHIZ4_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaaf3b5c59e3eb4e259ddb722b1e536e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8c66264d4ec7b69de613cb528cfee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8c66264d4ec7b69de613cb528cfee2">FSMC_PIO4_IOHIZ4_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga3e8c66264d4ec7b69de613cb528cfee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab943b8acd274a8892e691ffab36a6a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab943b8acd274a8892e691ffab36a6a21">FSMC_PIO4_IOHIZ4_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gab943b8acd274a8892e691ffab36a6a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4184c40fd57a850605ac12c73553b6ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4184c40fd57a850605ac12c73553b6ba">FSMC_PIO4_IOHIZ4_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga4184c40fd57a850605ac12c73553b6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f966bdf26f7fa0f52076438219df7ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f966bdf26f7fa0f52076438219df7ee">FSMC_PIO4_IOHIZ4_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga9f966bdf26f7fa0f52076438219df7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba68883e73a331543a2990a76d1e91a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ba68883e73a331543a2990a76d1e91a">FSMC_PIO4_IOHIZ4_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga9ba68883e73a331543a2990a76d1e91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b2c084a1dfbf7fb7bd922faa48bad8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b2c084a1dfbf7fb7bd922faa48bad8a">FSMC_PIO4_IOHIZ4_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga8b2c084a1dfbf7fb7bd922faa48bad8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8aef29e6eaecd3ff2c13bae143b8b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8aef29e6eaecd3ff2c13bae143b8b4">FSMC_PIO4_IOHIZ4_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gabc8aef29e6eaecd3ff2c13bae143b8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43da355ad2eb7d974488a02921b1b2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43da355ad2eb7d974488a02921b1b2ba">FSMC_ECCR2_ECC2</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga43da355ad2eb7d974488a02921b1b2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798b288a17d84edc99ff1f5f81cf70be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga798b288a17d84edc99ff1f5f81cf70be">FSMC_ECCR3_ECC3</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga798b288a17d84edc99ff1f5f81cf70be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf125c56eeb40163b617c9fb6329da67f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f">SDIO_POWER_PWRCTRL</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr class="separator:gaf125c56eeb40163b617c9fb6329da67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82b7689b02f54318d3f629d70b85098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098">SDIO_POWER_PWRCTRL_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gaa82b7689b02f54318d3f629d70b85098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd149efb1d6062f37165ac01268a875e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e">SDIO_POWER_PWRCTRL_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gadd149efb1d6062f37165ac01268a875e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316271d0147b22c6267fc563d4c24424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424">SDIO_CLKCR_CLKDIV</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr class="separator:ga316271d0147b22c6267fc563d4c24424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27847573683f91dbfe387a2571b514f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f">SDIO_CLKCR_CLKEN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gaf27847573683f91dbfe387a2571b514f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb618f32aef2970fd8b8b285f7b4118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118">SDIO_CLKCR_PWRSAV</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gafbb618f32aef2970fd8b8b285f7b4118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f362c1d228156c50639d79b9be99c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b">SDIO_CLKCR_BYPASS</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga1f362c1d228156c50639d79b9be99c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d57d7917c39bdc5309506e8c28b7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7">SDIO_CLKCR_WIDBUS</a>&#160;&#160;&#160;((uint16_t)0x1800)</td></tr>
<tr class="separator:gae9d57d7917c39bdc5309506e8c28b7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab532dbf366c3fb731488017b0a794151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151">SDIO_CLKCR_WIDBUS_0</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gab532dbf366c3fb731488017b0a794151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f3e7998bca487f5354ef6f8dffbb21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21">SDIO_CLKCR_WIDBUS_1</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga49f3e7998bca487f5354ef6f8dffbb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad124bd76f6543497c90372e182ec48a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2">SDIO_CLKCR_NEGEDGE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gad124bd76f6543497c90372e182ec48a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693d7b533dd5a5a668bc13b4365b18dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc">SDIO_CLKCR_HWFC_EN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga693d7b533dd5a5a668bc13b4365b18dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d917a4fdc7442e270c2c727df78b819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819">SDIO_ARG_CMDARG</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga2d917a4fdc7442e270c2c727df78b819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91b593b5681a68db5ff9fd11600c9c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8">SDIO_CMD_CMDINDEX</a>&#160;&#160;&#160;((uint16_t)0x003F)</td></tr>
<tr class="separator:gaf91b593b5681a68db5ff9fd11600c9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d617f0e08d697c3b263e6a79f417d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f">SDIO_CMD_WAITRESP</a>&#160;&#160;&#160;((uint16_t)0x00C0)</td></tr>
<tr class="separator:ga5d617f0e08d697c3b263e6a79f417d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5797a389fecf611dccd483658b822fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa">SDIO_CMD_WAITRESP_0</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gae5797a389fecf611dccd483658b822fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5457b48feda0056466e5c380c44373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373">SDIO_CMD_WAITRESP_1</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga8f5457b48feda0056466e5c380c44373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b037f34e297f38d56b14d46d008ef58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58">SDIO_CMD_WAITINT</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga4b037f34e297f38d56b14d46d008ef58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4118c9200bae6732764f6c87a0962a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9">SDIO_CMD_WAITPEND</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gaf4118c9200bae6732764f6c87a0962a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982f3fd09ce7e31709e0628b1fae86b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8">SDIO_CMD_CPSMEN</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga982f3fd09ce7e31709e0628b1fae86b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad560080c3e7ab5aeafe151dafcc64368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368">SDIO_CMD_SDIOSUSPEND</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gad560080c3e7ab5aeafe151dafcc64368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga905b78ecf464857e6501ef5fd5e6ef1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b">SDIO_CMD_ENCMDCOMPL</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga905b78ecf464857e6501ef5fd5e6ef1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9d5b2366ec7ca38db9d6d9f0f63f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81">SDIO_CMD_NIEN</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga3a9d5b2366ec7ca38db9d6d9f0f63f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87422225274de986e7abe6b2a91a79c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5">SDIO_CMD_CEATACMD</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga87422225274de986e7abe6b2a91a79c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f9a6cbfd364bbb050b526ebc01d2d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7">SDIO_RESPCMD_RESPCMD</a>&#160;&#160;&#160;((uint8_t)0x3F)</td></tr>
<tr class="separator:ga27f9a6cbfd364bbb050b526ebc01d2d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a55231f7a91cfd2cefaca0f6135cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc">SDIO_RESP0_CARDSTATUS0</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga56a55231f7a91cfd2cefaca0f6135cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d20abddfc99835a2954eda5899f6db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1">SDIO_RESP1_CARDSTATUS1</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga1d20abddfc99835a2954eda5899f6db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a482ff36bde1df56ab603c864c4066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066">SDIO_RESP2_CARDSTATUS2</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga31a482ff36bde1df56ab603c864c4066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1075c96b5818b0500d5cce231ace89cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf">SDIO_RESP3_CARDSTATUS3</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga1075c96b5818b0500d5cce231ace89cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407ab1e46a80426602ab36e86457da26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26">SDIO_RESP4_CARDSTATUS4</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga407ab1e46a80426602ab36e86457da26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27e45eea9ce17b7251f10ea763180690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690">SDIO_DTIMER_DATATIME</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga27e45eea9ce17b7251f10ea763180690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3b07bca9aec8ef5456ba9b73f13adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb">SDIO_DLEN_DATALENGTH</a>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td></tr>
<tr class="separator:ga4d3b07bca9aec8ef5456ba9b73f13adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">SDIO_DCTRL_DTEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801fe27f7175a308d56776db19776c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93">SDIO_DCTRL_DTDIR</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga801fe27f7175a308d56776db19776c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa90cd50ae364b992ca8ccab319eb5513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513">SDIO_DCTRL_DTMODE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gaa90cd50ae364b992ca8ccab319eb5513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a2148910ae02dde7e4cd63e0f5e008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008">SDIO_DCTRL_DMAEN</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga03a2148910ae02dde7e4cd63e0f5e008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948072d8a6db53d0c377944523a4b15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a">SDIO_DCTRL_DBLOCKSIZE</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr class="separator:ga948072d8a6db53d0c377944523a4b15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e2cb99cf325bb32c8910204b1507db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db">SDIO_DCTRL_DBLOCKSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga51e2cb99cf325bb32c8910204b1507db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0add3ad2b72a21e7f8d48da3ea0b3d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f">SDIO_DCTRL_DBLOCKSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga0add3ad2b72a21e7f8d48da3ea0b3d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93825036eceb86872e2ca179c63163ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec">SDIO_DCTRL_DBLOCKSIZE_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga93825036eceb86872e2ca179c63163ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2025aa63b595bfccc747b99caec8799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799">SDIO_DCTRL_DBLOCKSIZE_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gac2025aa63b595bfccc747b99caec8799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe9600da3e751118d49ea14ce44e91b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9">SDIO_DCTRL_RWSTART</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gafe9600da3e751118d49ea14ce44e91b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1b5b6a32ce712fbb3767090b1b045e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e">SDIO_DCTRL_RWSTOP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga3f1b5b6a32ce712fbb3767090b1b045e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf721a25f656b3de6fa0b0fe32edb6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a">SDIO_DCTRL_RWMOD</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga4bf721a25f656b3de6fa0b0fe32edb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa16b4c4037cf974162a591aea753fc21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21">SDIO_DCTRL_SDIOEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaa16b4c4037cf974162a591aea753fc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8ab9dfe9d4f809b61fa2b7826adbde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde">SDIO_DCOUNT_DATACOUNT</a>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td></tr>
<tr class="separator:ga2f8ab9dfe9d4f809b61fa2b7826adbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6dbe59c4bdd8b9a12b092cf84a9daef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef">SDIO_STA_CCRCFAIL</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad6dbe59c4bdd8b9a12b092cf84a9daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554d1f9986bf5c715dd6f27a6493ce31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31">SDIO_STA_DCRCFAIL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga554d1f9986bf5c715dd6f27a6493ce31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72c4f34bb3ccffeef1d7cdcb7415bdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc">SDIO_STA_CTIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gae72c4f34bb3ccffeef1d7cdcb7415bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2cad7ef3406a46ddba51f7ab5df94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b">SDIO_STA_DTIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga8a2cad7ef3406a46ddba51f7ab5df94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9dcdb8b90d8266eb0c5a2be81238aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa">SDIO_STA_TXUNDERR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga4b9dcdb8b90d8266eb0c5a2be81238aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b91289c9f6b773f928706ae8a5ddfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc">SDIO_STA_RXOVERR</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gad4b91289c9f6b773f928706ae8a5ddfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096f11117736a2252f1cd5c4cccdc6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6">SDIO_STA_CMDREND</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga096f11117736a2252f1cd5c4cccdc6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa550641dc6aa942e1b524ad0e557a284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284">SDIO_STA_CMDSENT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa550641dc6aa942e1b524ad0e557a284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7e354a903b957943cf5b6bed4cdf6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b">SDIO_STA_DATAEND</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gafe7e354a903b957943cf5b6bed4cdf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9ef8e72604e9997da23601a2dd84a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4">SDIO_STA_STBITERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga7a9ef8e72604e9997da23601a2dd84a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fabf2c02cba6d4de1e90d8d1dc9793c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c">SDIO_STA_DBCKEND</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga2fabf2c02cba6d4de1e90d8d1dc9793c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ccdac7a223635ee5b38a4bae8f30cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc">SDIO_STA_CMDACT</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga99ccdac7a223635ee5b38a4bae8f30cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908feb4957f48390bc2fc0bde47ac784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784">SDIO_STA_TXACT</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga908feb4957f48390bc2fc0bde47ac784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2f52b50765fa449dcfabc39b099796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796">SDIO_STA_RXACT</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaad2f52b50765fa449dcfabc39b099796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b9e38be5956dde69049154facc62fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd">SDIO_STA_TXFIFOHE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga62b9e38be5956dde69049154facc62fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7916c47ee972376a0eaee584133ca36d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d">SDIO_STA_RXFIFOHF</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga7916c47ee972376a0eaee584133ca36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1497b46f9a906001dabb7d7604f6c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05">SDIO_STA_TXFIFOF</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gae1497b46f9a906001dabb7d7604f6c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85f46f873ca5fe91a1e8206d157b9446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446">SDIO_STA_RXFIFOF</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga85f46f873ca5fe91a1e8206d157b9446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4624f95c5224c631f99571b5454acd86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86">SDIO_STA_TXFIFOE</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga4624f95c5224c631f99571b5454acd86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44bf9f7321d65a3effd2df469a58a464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464">SDIO_STA_RXFIFOE</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga44bf9f7321d65a3effd2df469a58a464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b374518e813f7a1ac4aec3b24b7517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517">SDIO_STA_TXDAVL</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga19b374518e813f7a1ac4aec3b24b7517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcad9b8c0e3ccba1aa389d7713db6803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803">SDIO_STA_RXDAVL</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gadcad9b8c0e3ccba1aa389d7713db6803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df3c10c37285faedb2d853aea4e63dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc">SDIO_STA_SDIOIT</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga5df3c10c37285faedb2d853aea4e63dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8ef3b4157374fd2b5fc8ed12b77a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c">SDIO_STA_CEATAEND</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga5d8ef3b4157374fd2b5fc8ed12b77a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44708c45f675cf065f1c7fc9311d6e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43">SDIO_ICR_CCRCFAILC</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga44708c45f675cf065f1c7fc9311d6e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cb6cde5f88a5d2b635a830dd401c4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0">SDIO_ICR_DCRCFAILC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga2cb6cde5f88a5d2b635a830dd401c4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d128bee8a97ae9971d42f844d2e297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297">SDIO_ICR_CTIMEOUTC</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gac4d128bee8a97ae9971d42f844d2e297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb64d3d07a5841ee9f18ff6bc75350b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b">SDIO_ICR_DTIMEOUTC</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gadcb64d3d07a5841ee9f18ff6bc75350b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9628d77973f35d628924172831b029f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8">SDIO_ICR_TXUNDERRC</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga9628d77973f35d628924172831b029f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2513d040c7695b152b0b423ad6f5c81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e">SDIO_ICR_RXOVERRC</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga2513d040c7695b152b0b423ad6f5c81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb5c67aef48d5ee27b60107d938a58f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f">SDIO_ICR_CMDRENDC</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga8fb5c67aef48d5ee27b60107d938a58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27fe45ef7461caf704186630b26a196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196">SDIO_ICR_CMDSENTC</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa27fe45ef7461caf704186630b26a196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527e1f9cd295845d5be9975cf26bae7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e">SDIO_ICR_DATAENDC</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga527e1f9cd295845d5be9975cf26bae7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae614b5ab8a8aecbc3c1ce74645cdc28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c">SDIO_ICR_STBITERRC</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gae614b5ab8a8aecbc3c1ce74645cdc28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5518c07e39dc1f91603737d1a7180b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b">SDIO_ICR_DBCKENDC</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gadc5518c07e39dc1f91603737d1a7180b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2990db729fb017dfd659dc6cf8823761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761">SDIO_ICR_SDIOITC</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga2990db729fb017dfd659dc6cf8823761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1cebd40fd1eafb59635b284c5a3f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34">SDIO_ICR_CEATAENDC</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga6f1cebd40fd1eafb59635b284c5a3f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e24d12a6c9af91337cb391d3ba698f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3">SDIO_MASK_CCRCFAILIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga5e24d12a6c9af91337cb391d3ba698f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2e106a1f7792f054c6cc1f60906a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09">SDIO_MASK_DCRCFAILIE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga5e2e106a1f7792f054c6cc1f60906a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f5a8c06e289522af0a679b08bdb014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014">SDIO_MASK_CTIMEOUTIE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga23f5a8c06e289522af0a679b08bdb014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b4cc63338fe72abd76e5b399c47379b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b">SDIO_MASK_DTIMEOUTIE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga7b4cc63338fe72abd76e5b399c47379b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e02e525dc6ca1bb294b174e7391753d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d">SDIO_MASK_TXUNDERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga1e02e525dc6ca1bb294b174e7391753d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f494cf2a6af6ced9eaeac751ea81e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4">SDIO_MASK_RXOVERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga39f494cf2a6af6ced9eaeac751ea81e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdedfc60a2019ff5f64533fcdd0c3f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1">SDIO_MASK_CMDRENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga5fdedfc60a2019ff5f64533fcdd0c3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d541aea02974c03bd8a8426125c35ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff">SDIO_MASK_CMDSENTIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga0d541aea02974c03bd8a8426125c35ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6398bd3e8312eea3b986ab59b80b466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466">SDIO_MASK_DATAENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gae6398bd3e8312eea3b986ab59b80b466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4194bed51eb4a951a58a5d4062ba978f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f">SDIO_MASK_STBITERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga4194bed51eb4a951a58a5d4062ba978f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947e5da36c9eeca0b48f3356067dff00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00">SDIO_MASK_DBCKENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga947e5da36c9eeca0b48f3356067dff00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63b504f02ea0b1e5ec48962799fde88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88">SDIO_MASK_CMDACTIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gad63b504f02ea0b1e5ec48962799fde88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbfbc3f69ab77171eb1a0058783b1e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0">SDIO_MASK_TXACTIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga9bbfbc3f69ab77171eb1a0058783b1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9768c39a5d9d3c5519eb522c62a75eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae">SDIO_MASK_RXACTIE</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga9768c39a5d9d3c5519eb522c62a75eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9cf28de8489fee023ea353df0e13fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7">SDIO_MASK_TXFIFOHEIE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gad9cf28de8489fee023ea353df0e13fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d50028fc671494508aecb04e727102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102">SDIO_MASK_RXFIFOHFIE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga04d50028fc671494508aecb04e727102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a602b975ce16ef03083947aded0172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172">SDIO_MASK_TXFIFOFIE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga03a602b975ce16ef03083947aded0172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18c4bdf8fa4ee85596a89de00158fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb">SDIO_MASK_RXFIFOFIE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaf18c4bdf8fa4ee85596a89de00158fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e1d67150fad62dc1ca7783f3a19372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372">SDIO_MASK_TXFIFOEIE</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga11e1d67150fad62dc1ca7783f3a19372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc23fa1c153a9e5216baeef7922e412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412">SDIO_MASK_RXFIFOEIE</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gadbc23fa1c153a9e5216baeef7922e412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1988093a6df087ebb8ff41a51962da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da">SDIO_MASK_TXDAVLIE</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga9a1988093a6df087ebb8ff41a51962da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9da7d15902e6f94b79968a07250696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696">SDIO_MASK_RXDAVLIE</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gafa9da7d15902e6f94b79968a07250696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad73b7c7d480d2d71613995cfecc59138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138">SDIO_MASK_SDIOITIE</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gad73b7c7d480d2d71613995cfecc59138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a19dd3039888ebdc40b2406be400749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749">SDIO_MASK_CEATAENDIE</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga0a19dd3039888ebdc40b2406be400749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45f5e0a2be89267f79cad57f456f0a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2">SDIO_FIFOCNT_FIFOCOUNT</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr class="separator:gaa45f5e0a2be89267f79cad57f456f0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc0d1e12c55398e2881fe917672da25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25">SDIO_FIFO_FIFODATA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga5fc0d1e12c55398e2881fe917672da25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b67942accae8b35e4f00d92945b223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3b67942accae8b35e4f00d92945b223">USB_EP0R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:gae3b67942accae8b35e4f00d92945b223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862576f20495c01e326a65cc0c112a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga862576f20495c01e326a65cc0c112a57">USB_EP0R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga862576f20495c01e326a65cc0c112a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919b04e2492db0466720a7168694d3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga919b04e2492db0466720a7168694d3b4">USB_EP0R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga919b04e2492db0466720a7168694d3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a0a17f3ca6007ab54c75287c3c1d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a0a17f3ca6007ab54c75287c3c1d12">USB_EP0R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga36a0a17f3ca6007ab54c75287c3c1d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac929aa81564d7eafc42a47a521c21092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac929aa81564d7eafc42a47a521c21092">USB_EP0R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gac929aa81564d7eafc42a47a521c21092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4e367bf70fe158bc233b2360cc6460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4e367bf70fe158bc233b2360cc6460">USB_EP0R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga4a4e367bf70fe158bc233b2360cc6460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2589d948496337123baa2e93a63f440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2589d948496337123baa2e93a63f440">USB_EP0R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gaf2589d948496337123baa2e93a63f440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d066c87ce1f2dbf47eb69a858a1ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d066c87ce1f2dbf47eb69a858a1ca6">USB_EP0R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:ga25d066c87ce1f2dbf47eb69a858a1ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186c25e6f0ae006d8de549a8b1b064b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga186c25e6f0ae006d8de549a8b1b064b4">USB_EP0R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga186c25e6f0ae006d8de549a8b1b064b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9cc9e33a37333cc8e66fe898c891a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba9cc9e33a37333cc8e66fe898c891a5">USB_EP0R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaba9cc9e33a37333cc8e66fe898c891a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48254a5caf1609d76013d3b1936293e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac48254a5caf1609d76013d3b1936293e">USB_EP0R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gac48254a5caf1609d76013d3b1936293e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6734066538fd757f47f0efb9ad7ca14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6734066538fd757f47f0efb9ad7ca14">USB_EP0R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:gac6734066538fd757f47f0efb9ad7ca14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02d4ffe4917e7e0d2700799427c4f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02d4ffe4917e7e0d2700799427c4f08">USB_EP0R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gaf02d4ffe4917e7e0d2700799427c4f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3639d1306965e7bae933109d0b2a2690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3639d1306965e7bae933109d0b2a2690">USB_EP0R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga3639d1306965e7bae933109d0b2a2690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6435c568d9d0360237121ac23815be7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6435c568d9d0360237121ac23815be7c">USB_EP0R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga6435c568d9d0360237121ac23815be7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae90a903ea5f0b585499692fddd0696f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae90a903ea5f0b585499692fddd0696f">USB_EP0R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaae90a903ea5f0b585499692fddd0696f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61bfd17ec724c408a2fb89499949892b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61bfd17ec724c408a2fb89499949892b">USB_EP1R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga61bfd17ec724c408a2fb89499949892b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4365d763bcc7ec722cea3daad40c5e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4365d763bcc7ec722cea3daad40c5e72">USB_EP1R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga4365d763bcc7ec722cea3daad40c5e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ebc48561a0c72e0912aead4bfbb524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07ebc48561a0c72e0912aead4bfbb524">USB_EP1R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga07ebc48561a0c72e0912aead4bfbb524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8c1dc47238a31ff9141be84af85b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8c1dc47238a31ff9141be84af85b3c">USB_EP1R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga7b8c1dc47238a31ff9141be84af85b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4e3d8503c38d4b4b13a4505dd19977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef4e3d8503c38d4b4b13a4505dd19977">USB_EP1R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaef4e3d8503c38d4b4b13a4505dd19977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2ede79abfcf2fb75f22124fbab4f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2ede79abfcf2fb75f22124fbab4f6c">USB_EP1R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gaaf2ede79abfcf2fb75f22124fbab4f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936b9ec917ee6fb7bd187e319d2abdd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga936b9ec917ee6fb7bd187e319d2abdd3">USB_EP1R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga936b9ec917ee6fb7bd187e319d2abdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a77c1bb653218eb77c8bc7b730a559b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a77c1bb653218eb77c8bc7b730a559b">USB_EP1R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:ga2a77c1bb653218eb77c8bc7b730a559b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f830c11fd819376d53c3d566809816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17f830c11fd819376d53c3d566809816">USB_EP1R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga17f830c11fd819376d53c3d566809816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac907cd092feda721460e04fbeb04a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac907cd092feda721460e04fbeb04a234">USB_EP1R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gac907cd092feda721460e04fbeb04a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53eff2fff5357ba65cb4b0d412ee8716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53eff2fff5357ba65cb4b0d412ee8716">USB_EP1R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga53eff2fff5357ba65cb4b0d412ee8716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cef1455ce114d301ac3abe67e286cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cef1455ce114d301ac3abe67e286cc8">USB_EP1R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga0cef1455ce114d301ac3abe67e286cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e7aa9bc85d3bc00776a607ddae3b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e7aa9bc85d3bc00776a607ddae3b4b">USB_EP1R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga79e7aa9bc85d3bc00776a607ddae3b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2b70ba0e02883b5625d716551707e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2b70ba0e02883b5625d716551707e2">USB_EP1R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga4e2b70ba0e02883b5625d716551707e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4afe4e239397c4d8b8907684918bdddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4afe4e239397c4d8b8907684918bdddf">USB_EP1R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga4afe4e239397c4d8b8907684918bdddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95bae64df91e841f74220a851bfb30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac95bae64df91e841f74220a851bfb30f">USB_EP1R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gac95bae64df91e841f74220a851bfb30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc4382ff093763783047c432fe09a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4382ff093763783047c432fe09a12">USB_EP2R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:gaffc4382ff093763783047c432fe09a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f1f93adc3349b90a2945a01cad0919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72f1f93adc3349b90a2945a01cad0919">USB_EP2R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga72f1f93adc3349b90a2945a01cad0919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadb70a506a9cf0b55eb068b3ac0b00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabadb70a506a9cf0b55eb068b3ac0b00f">USB_EP2R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gabadb70a506a9cf0b55eb068b3ac0b00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae90b53c11f221d755ea4580d5f1c1272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae90b53c11f221d755ea4580d5f1c1272">USB_EP2R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gae90b53c11f221d755ea4580d5f1c1272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05c1c21c954c62f693262b673150938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa05c1c21c954c62f693262b673150938">USB_EP2R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaa05c1c21c954c62f693262b673150938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7edfd23fc4691ebdb71644f473d6d135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7edfd23fc4691ebdb71644f473d6d135">USB_EP2R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga7edfd23fc4691ebdb71644f473d6d135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7584ca4756416b5bc6d033f4c1696ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7584ca4756416b5bc6d033f4c1696ec">USB_EP2R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gac7584ca4756416b5bc6d033f4c1696ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e42c6e450ff133d48721cfd674e2f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e42c6e450ff133d48721cfd674e2f6b">USB_EP2R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:ga0e42c6e450ff133d48721cfd674e2f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543a5d09d3c3b2abcc16d793a0c71367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga543a5d09d3c3b2abcc16d793a0c71367">USB_EP2R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga543a5d09d3c3b2abcc16d793a0c71367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2fd604944ab1664f86e65652af1164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd2fd604944ab1664f86e65652af1164">USB_EP2R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gacd2fd604944ab1664f86e65652af1164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437b0f44882cc16d5828198bd488056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga437b0f44882cc16d5828198bd488056f">USB_EP2R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga437b0f44882cc16d5828198bd488056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497ea16b0ed9e0992e4c896032304df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga497ea16b0ed9e0992e4c896032304df8">USB_EP2R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga497ea16b0ed9e0992e4c896032304df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3f003cf99146d6e081937528b55414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3f003cf99146d6e081937528b55414">USB_EP2R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga7a3f003cf99146d6e081937528b55414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79fbc5adeb91de8cebc00420a8dbf973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79fbc5adeb91de8cebc00420a8dbf973">USB_EP2R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga79fbc5adeb91de8cebc00420a8dbf973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326b63c254cb1c8ebc398344cb02d1d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326b63c254cb1c8ebc398344cb02d1d8">USB_EP2R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga326b63c254cb1c8ebc398344cb02d1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01818d183df56ba169b41f9cb92693e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa01818d183df56ba169b41f9cb92693e">USB_EP2R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaa01818d183df56ba169b41f9cb92693e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8103ec24894479d4215ea1f73a1def2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8103ec24894479d4215ea1f73a1def2d">USB_EP3R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga8103ec24894479d4215ea1f73a1def2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43442a705ddb3716213aeed77cb2c202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43442a705ddb3716213aeed77cb2c202">USB_EP3R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga43442a705ddb3716213aeed77cb2c202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c150a6637cf9cf296644d0444295902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c150a6637cf9cf296644d0444295902">USB_EP3R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga7c150a6637cf9cf296644d0444295902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c0a133713e0f757e8747b2991351c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c0a133713e0f757e8747b2991351c9">USB_EP3R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gaa3c0a133713e0f757e8747b2991351c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a06d117379ef703154fa597a16a153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a06d117379ef703154fa597a16a153">USB_EP3R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga83a06d117379ef703154fa597a16a153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e92978d1718ed42354990dda6aade6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72e92978d1718ed42354990dda6aade6">USB_EP3R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga72e92978d1718ed42354990dda6aade6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d4af5f3ff4983a17615aa6ba5d28a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77d4af5f3ff4983a17615aa6ba5d28a2">USB_EP3R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga77d4af5f3ff4983a17615aa6ba5d28a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac551f5a107469c923c8e8e89c707d280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac551f5a107469c923c8e8e89c707d280">USB_EP3R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:gac551f5a107469c923c8e8e89c707d280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd48b4b976c45806d032ce78a5f76d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48b4b976c45806d032ce78a5f76d3">USB_EP3R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gadfd48b4b976c45806d032ce78a5f76d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2bc881917c5d7809842c32f49d8a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2bc881917c5d7809842c32f49d8a0f">USB_EP3R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaaa2bc881917c5d7809842c32f49d8a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc3dd0a7eb110e4bfaf6120a1ce4d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcc3dd0a7eb110e4bfaf6120a1ce4d68">USB_EP3R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gabcc3dd0a7eb110e4bfaf6120a1ce4d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea3f225ef6c9d9a4689f93a8de2cf19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea3f225ef6c9d9a4689f93a8de2cf19">USB_EP3R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:gacea3f225ef6c9d9a4689f93a8de2cf19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910b585e43e597a50f2e526faa648ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910b585e43e597a50f2e526faa648ee2">USB_EP3R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga910b585e43e597a50f2e526faa648ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9766d9c6cfb0bdd7e408d06d26d6b801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9766d9c6cfb0bdd7e408d06d26d6b801">USB_EP3R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga9766d9c6cfb0bdd7e408d06d26d6b801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c2a17608b681cb8e787e18ce2dc1ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c2a17608b681cb8e787e18ce2dc1ac">USB_EP3R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gad3c2a17608b681cb8e787e18ce2dc1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d65ea974a9dd9cc481de80c11d3675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21d65ea974a9dd9cc481de80c11d3675">USB_EP3R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga21d65ea974a9dd9cc481de80c11d3675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d0f2c5284ca348cc99e3e5c4294668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d0f2c5284ca348cc99e3e5c4294668">USB_EP4R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:gab8d0f2c5284ca348cc99e3e5c4294668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf811e41751fefda5d9077cad2ba60b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacf811e41751fefda5d9077cad2ba60b">USB_EP4R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:gaacf811e41751fefda5d9077cad2ba60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6b3c1e98e1413500545da080595e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6b3c1e98e1413500545da080595e46">USB_EP4R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga5e6b3c1e98e1413500545da080595e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67bbda2420d5fdb9f8892ed5c9e68549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67bbda2420d5fdb9f8892ed5c9e68549">USB_EP4R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga67bbda2420d5fdb9f8892ed5c9e68549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29acf144e69977a5cf0ca9374f79cb27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29acf144e69977a5cf0ca9374f79cb27">USB_EP4R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga29acf144e69977a5cf0ca9374f79cb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9454e43b3d9813ddc09475ab09855ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9454e43b3d9813ddc09475ab09855ca">USB_EP4R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gad9454e43b3d9813ddc09475ab09855ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a9a454cb564b08e3bb62359d4092f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2a9a454cb564b08e3bb62359d4092f9">USB_EP4R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gab2a9a454cb564b08e3bb62359d4092f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1044c4ac3997a06e29a1681b922d702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1044c4ac3997a06e29a1681b922d702">USB_EP4R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:gad1044c4ac3997a06e29a1681b922d702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafaf594d7356d1a4d971d32a41722d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacafaf594d7356d1a4d971d32a41722d2">USB_EP4R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gacafaf594d7356d1a4d971d32a41722d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff26b871511d2ab485af97d52f1f0623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff26b871511d2ab485af97d52f1f0623">USB_EP4R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaff26b871511d2ab485af97d52f1f0623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7087793d622a63056920f112fca7615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7087793d622a63056920f112fca7615">USB_EP4R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gad7087793d622a63056920f112fca7615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0512a877b5b5705f0fcf9b9a30bc597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0512a877b5b5705f0fcf9b9a30bc597">USB_EP4R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:gab0512a877b5b5705f0fcf9b9a30bc597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a7fcb65f04cb50ad4c6a02de4d0731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a7fcb65f04cb50ad4c6a02de4d0731">USB_EP4R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga36a7fcb65f04cb50ad4c6a02de4d0731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52086da3ad4981cef263854bdde59846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52086da3ad4981cef263854bdde59846">USB_EP4R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga52086da3ad4981cef263854bdde59846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac166ef194c7f31377a4f17958f7639cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac166ef194c7f31377a4f17958f7639cf">USB_EP4R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gac166ef194c7f31377a4f17958f7639cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f2784a645fc6e657035150b6a3d9d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f2784a645fc6e657035150b6a3d9d7">USB_EP4R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga14f2784a645fc6e657035150b6a3d9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14f464f2f9fb4191c28cf62c1562b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad14f464f2f9fb4191c28cf62c1562b40">USB_EP5R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:gad14f464f2f9fb4191c28cf62c1562b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a66a56092148b1468f7739d966a88e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a66a56092148b1468f7739d966a88e6">USB_EP5R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga1a66a56092148b1468f7739d966a88e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a56951790502a094b0ca005f059d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a56951790502a094b0ca005f059d04">USB_EP5R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga40a56951790502a094b0ca005f059d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562ee96f7835677e479a8b0e3e4fff3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562ee96f7835677e479a8b0e3e4fff3a">USB_EP5R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga562ee96f7835677e479a8b0e3e4fff3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a4774972a2264a41dc414fcc63fa49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a4774972a2264a41dc414fcc63fa49">USB_EP5R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga55a4774972a2264a41dc414fcc63fa49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3458aa82347b2509fe87e1b372c79d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3458aa82347b2509fe87e1b372c79d24">USB_EP5R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga3458aa82347b2509fe87e1b372c79d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41083108d46af2976d56c78bb3d2ac2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41083108d46af2976d56c78bb3d2ac2d">USB_EP5R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga41083108d46af2976d56c78bb3d2ac2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53060d1aa68286e5cd9896d54a47b297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53060d1aa68286e5cd9896d54a47b297">USB_EP5R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:ga53060d1aa68286e5cd9896d54a47b297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ae60a01bef3a95d1ba57dbbc6ec2b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ae60a01bef3a95d1ba57dbbc6ec2b6">USB_EP5R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga08ae60a01bef3a95d1ba57dbbc6ec2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42091c492178dd4d3855df3d94c78ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42091c492178dd4d3855df3d94c78ff9">USB_EP5R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga42091c492178dd4d3855df3d94c78ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f5e59be6b6ec7e7b4350df7bde1c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f5e59be6b6ec7e7b4350df7bde1c3e">USB_EP5R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaf3f5e59be6b6ec7e7b4350df7bde1c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae708de938ec30cdb7d69dcb67d7b88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae708de938ec30cdb7d69dcb67d7b88d">USB_EP5R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:gaae708de938ec30cdb7d69dcb67d7b88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b412c07cfdd1de667d8d5a87b75edf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b412c07cfdd1de667d8d5a87b75edf0">USB_EP5R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga3b412c07cfdd1de667d8d5a87b75edf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc6885776f3f10c9b60b425a7160e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc6885776f3f10c9b60b425a7160e02">USB_EP5R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga1bc6885776f3f10c9b60b425a7160e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef8b07bce336d51ce1e38c9eba6a4d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef8b07bce336d51ce1e38c9eba6a4d4">USB_EP5R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga7ef8b07bce336d51ce1e38c9eba6a4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b154f94e7c1c8f90a654181439fc25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b154f94e7c1c8f90a654181439fc25">USB_EP5R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga69b154f94e7c1c8f90a654181439fc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab580a153e80a29d9a9e3bf092e3f9b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab580a153e80a29d9a9e3bf092e3f9b18">USB_EP6R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:gab580a153e80a29d9a9e3bf092e3f9b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28dfec5b19802ed681ff9b61f31a3b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28dfec5b19802ed681ff9b61f31a3b6f">USB_EP6R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga28dfec5b19802ed681ff9b61f31a3b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4603d6adc29d8c5f424dae1624752e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4603d6adc29d8c5f424dae1624752e">USB_EP6R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga1e4603d6adc29d8c5f424dae1624752e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6cc32a6857d84de8c378718adbf01d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6cc32a6857d84de8c378718adbf01d2">USB_EP6R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gac6cc32a6857d84de8c378718adbf01d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856ec5e4b02785b27b947bfd3ea2347c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga856ec5e4b02785b27b947bfd3ea2347c">USB_EP6R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga856ec5e4b02785b27b947bfd3ea2347c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b40906a07a144c1e85befee6a52f8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40906a07a144c1e85befee6a52f8ae">USB_EP6R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga1b40906a07a144c1e85befee6a52f8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ccd0cc4d5fbfa074145bdc8b5f4364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38ccd0cc4d5fbfa074145bdc8b5f4364">USB_EP6R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga38ccd0cc4d5fbfa074145bdc8b5f4364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f3826ba70579298c3c65e04d906034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f3826ba70579298c3c65e04d906034">USB_EP6R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:gaa2f3826ba70579298c3c65e04d906034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf594c2e471ad52d40258609f41391744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf594c2e471ad52d40258609f41391744">USB_EP6R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gaf594c2e471ad52d40258609f41391744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44020d31623bb3926810aa2ac37d6b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44020d31623bb3926810aa2ac37d6b1f">USB_EP6R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga44020d31623bb3926810aa2ac37d6b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa457c6b4828efcdd0776701d5674b18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa457c6b4828efcdd0776701d5674b18a">USB_EP6R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaa457c6b4828efcdd0776701d5674b18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716323a13ae3dcf191477adaf541c543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga716323a13ae3dcf191477adaf541c543">USB_EP6R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga716323a13ae3dcf191477adaf541c543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892f49ced775693aaef2a4a1dc587356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892f49ced775693aaef2a4a1dc587356">USB_EP6R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga892f49ced775693aaef2a4a1dc587356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c92886f22d28a575c5af29c8cfd0333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c92886f22d28a575c5af29c8cfd0333">USB_EP6R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga8c92886f22d28a575c5af29c8cfd0333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5529ee2b7f146c5fe8f1211c6d654a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5529ee2b7f146c5fe8f1211c6d654a">USB_EP6R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga4f5529ee2b7f146c5fe8f1211c6d654a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33fef6492f76bfd9226e50690c2aeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac33fef6492f76bfd9226e50690c2aeb9">USB_EP6R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gac33fef6492f76bfd9226e50690c2aeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3552066cff58ccb5d14e6544376bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3552066cff58ccb5d14e6544376bf2">USB_EP7R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga7d3552066cff58ccb5d14e6544376bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa54931d69b103edd1645da14aa95cd2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa54931d69b103edd1645da14aa95cd2f">USB_EP7R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:gaa54931d69b103edd1645da14aa95cd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82501bdb4d24970c55d1665419f0fd08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82501bdb4d24970c55d1665419f0fd08">USB_EP7R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga82501bdb4d24970c55d1665419f0fd08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52da5e2f3fe1ef908d1cab542453e439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52da5e2f3fe1ef908d1cab542453e439">USB_EP7R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga52da5e2f3fe1ef908d1cab542453e439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6314cddfd8f778397052c4cfb7a564e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6314cddfd8f778397052c4cfb7a564e">USB_EP7R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaf6314cddfd8f778397052c4cfb7a564e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c66ffcbfaa2ef979d04c608f16d61b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c66ffcbfaa2ef979d04c608f16d61b1">USB_EP7R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga2c66ffcbfaa2ef979d04c608f16d61b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f45620f93bc35cdc97f49c2296c4c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45620f93bc35cdc97f49c2296c4c5a">USB_EP7R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga4f45620f93bc35cdc97f49c2296c4c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8008f19cb9807a33e251ede8634bba92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8008f19cb9807a33e251ede8634bba92">USB_EP7R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr class="separator:ga8008f19cb9807a33e251ede8634bba92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad35be686df9d41fe31b97dcbbb4121ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad35be686df9d41fe31b97dcbbb4121ac">USB_EP7R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gad35be686df9d41fe31b97dcbbb4121ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71ac160279048c68a8fa9dc9418b68f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71ac160279048c68a8fa9dc9418b68f">USB_EP7R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaa71ac160279048c68a8fa9dc9418b68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6542407d1b4fc193be57fef798f5b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6542407d1b4fc193be57fef798f5b40">USB_EP7R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gab6542407d1b4fc193be57fef798f5b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6297f8f4d92d046da5f5ed0b7df8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6297f8f4d92d046da5f5ed0b7df8bf">USB_EP7R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:ga1a6297f8f4d92d046da5f5ed0b7df8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c69e0a08464ae204eeda0d32a0e5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1c69e0a08464ae204eeda0d32a0e5cf">USB_EP7R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gab1c69e0a08464ae204eeda0d32a0e5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a0b7a215abd309bd235b94e7105d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28a0b7a215abd309bd235b94e7105d0e">USB_EP7R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga28a0b7a215abd309bd235b94e7105d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3cf359b15d3ae41c1687b8adc92bd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3cf359b15d3ae41c1687b8adc92bd4b">USB_EP7R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gaf3cf359b15d3ae41c1687b8adc92bd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57462394edc3a3da2f06671ec5532500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57462394edc3a3da2f06671ec5532500">USB_EP7R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga57462394edc3a3da2f06671ec5532500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c68275445560edf0ccb7aa76bc769f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">USB_CNTR_FRES</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga36c68275445560edf0ccb7aa76bc769f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2829af32a785e947b469b2bb0702ac8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d">USB_CNTR_PDWN</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga2829af32a785e947b469b2bb0702ac8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1470b7921ac311a949ec100cf0228a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1470b7921ac311a949ec100cf0228a">USB_CNTR_LP_MODE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga1f1470b7921ac311a949ec100cf0228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec679add6d4151c3b39e43a33e05466a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">USB_CNTR_FSUSP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gaec679add6d4151c3b39e43a33e05466a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dfc6611f4a04fd70dbe993d81d421e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">USB_CNTR_RESUME</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga4dfc6611f4a04fd70dbe993d81d421e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71fe7bddc1d39bf24e1bca420210f31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">USB_CNTR_ESOFM</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga71fe7bddc1d39bf24e1bca420210f31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21d26a7822bae0b6cc512782a75d44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">USB_CNTR_SOFM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gae21d26a7822bae0b6cc512782a75d44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4542414ab68ac0a722f9f3853b5c7a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">USB_CNTR_RESETM</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga4542414ab68ac0a722f9f3853b5c7a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae46eb0e83618bc7267543b7e6beaea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">USB_CNTR_SUSPM</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga0ae46eb0e83618bc7267543b7e6beaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88ca8d955846272e2541b8e13f29343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">USB_CNTR_WKUPM</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gaa88ca8d955846272e2541b8e13f29343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f7187f084256a9445a3cac84b11cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">USB_CNTR_ERRM</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaa5f7187f084256a9445a3cac84b11cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2a125a2e5bc4362faa7be62f6dafc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">USB_CNTR_PMAOVRM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gaaf2a125a2e5bc4362faa7be62f6dafc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00ba2990a5f24fb0e05802d82f24abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">USB_CNTR_CTRM</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaf00ba2990a5f24fb0e05802d82f24abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aaa1c2bc97b02f8eac69a9a565ad73f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">USB_ISTR_EP_ID</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga7aaa1c2bc97b02f8eac69a9a565ad73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c3cbe7072f6821b808037365962a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93">USB_ISTR_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga81c3cbe7072f6821b808037365962a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b163b7bdc25b4f0671ec2c79cf10c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">USB_ISTR_ESOF</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga7b163b7bdc25b4f0671ec2c79cf10c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91395f98d9e70d3addcfa2aaca531529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">USB_ISTR_SOF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga91395f98d9e70d3addcfa2aaca531529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga937fa6afcc3a8fa3b3597ac81b39216b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">USB_ISTR_RESET</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga937fa6afcc3a8fa3b3597ac81b39216b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4853d529d9326e3d24ef5fd2861b7d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">USB_ISTR_SUSP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaa4853d529d9326e3d24ef5fd2861b7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e13c7c106d028a20a8af0244f66532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">USB_ISTR_WKUP</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga84e13c7c106d028a20a8af0244f66532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50875e0075a050305a676eadcf6a5c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">USB_ISTR_ERR</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga50875e0075a050305a676eadcf6a5c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4581fce2e7008ea4be136cdfc3936e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">USB_ISTR_PMAOVR</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gaa4581fce2e7008ea4be136cdfc3936e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f60ffd5846c9e50d93ae095290c575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">USB_ISTR_CTR</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaf7f60ffd5846c9e50d93ae095290c575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3be7ef58e1f59a72987d64aa5659b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">USB_FNR_FN</a>&#160;&#160;&#160;((uint16_t)0x07FF)</td></tr>
<tr class="separator:ga5d3be7ef58e1f59a72987d64aa5659b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea5d4b642e7fb5143bbc4e87c1bcf77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">USB_FNR_LSOF</a>&#160;&#160;&#160;((uint16_t)0x1800)</td></tr>
<tr class="separator:ga2ea5d4b642e7fb5143bbc4e87c1bcf77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a3b491dc96066d1123013fad4d2212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">USB_FNR_LCK</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaa1a3b491dc96066d1123013fad4d2212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga111fda8e4479562f1de1891f33e795e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">USB_FNR_RXDM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga111fda8e4479562f1de1891f33e795e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5d46bbb39223fc1b5fda13cfa8f933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">USB_FNR_RXDP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaac5d46bbb39223fc1b5fda13cfa8f933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcd696a8caca19577208704a7e42052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">USB_DADDR_ADD</a>&#160;&#160;&#160;((uint8_t)0x7F)</td></tr>
<tr class="separator:gaabcd696a8caca19577208704a7e42052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce88073eb71108badb92a5c78f64ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7">USB_DADDR_ADD0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga1ce88073eb71108badb92a5c78f64ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77cba15bd7622f022c8ecf9c23996cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda">USB_DADDR_ADD1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga77cba15bd7622f022c8ecf9c23996cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13884e03fce0c07a3d69a55bf12134f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9">USB_DADDR_ADD2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga13884e03fce0c07a3d69a55bf12134f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29a04a09ac0fab54a52b088baf23020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020">USB_DADDR_ADD3</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:gac29a04a09ac0fab54a52b088baf23020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6215ffd761b5a28b9f43b872341d16b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6">USB_DADDR_ADD4</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga6215ffd761b5a28b9f43b872341d16b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdad478022df6c623e3b30a730e299e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e">USB_DADDR_ADD5</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga5cdad478022df6c623e3b30a730e299e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8dd96de36c30a85715f117b924d47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c">USB_DADDR_ADD6</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gade8dd96de36c30a85715f117b924d47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6ef86b3dba82f6bd83c6ae7d02645a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">USB_DADDR_EF</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:gadf6ef86b3dba82f6bd83c6ae7d02645a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f0fc4eae4218739ae19da47d529829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829">USB_BTABLE_BTABLE</a>&#160;&#160;&#160;((uint16_t)0xFFF8)</td></tr>
<tr class="separator:ga36f0fc4eae4218739ae19da47d529829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45ee53c334b9a5b7a76c6a67a8cb5b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9">USB_ADDR0_TX_ADDR0_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:gae45ee53c334b9a5b7a76c6a67a8cb5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a69f827b92180ac727ef2b71053ffe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9">USB_ADDR1_TX_ADDR1_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga3a69f827b92180ac727ef2b71053ffe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5882d2f9c800f802d512460f64cc27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27">USB_ADDR2_TX_ADDR2_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga3e5882d2f9c800f802d512460f64cc27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b688d42257abdcc81b89db80a2ff92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92">USB_ADDR3_TX_ADDR3_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:gab1b688d42257abdcc81b89db80a2ff92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f5b7d19cee8505299d4878ccc5575e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e">USB_ADDR4_TX_ADDR4_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga83f5b7d19cee8505299d4878ccc5575e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87638ae40365a8baf258baeccb812129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129">USB_ADDR5_TX_ADDR5_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga87638ae40365a8baf258baeccb812129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1083183ce6a94d63d89476d2578f17d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7">USB_ADDR6_TX_ADDR6_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga1083183ce6a94d63d89476d2578f17d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058df52c30718664b5d445d549305904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904">USB_ADDR7_TX_ADDR7_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga058df52c30718664b5d445d549305904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6466be66a32084aa426aeeca5ef74611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611">USB_COUNT0_TX_COUNT0_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga6466be66a32084aa426aeeca5ef74611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe051d0cb7517877860a5a38e5e31373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373">USB_COUNT1_TX_COUNT1_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:gabe051d0cb7517877860a5a38e5e31373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a846405c7a0852212ddc1f517a6138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138">USB_COUNT2_TX_COUNT2_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga43a846405c7a0852212ddc1f517a6138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b61342117bb4f9b3d638dfb564c7d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f">USB_COUNT3_TX_COUNT3_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga0b61342117bb4f9b3d638dfb564c7d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799bcab3d651b3c536783fc28d45deb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2">USB_COUNT4_TX_COUNT4_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga799bcab3d651b3c536783fc28d45deb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa522aa2e3452118989393fa7559516e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e">USB_COUNT5_TX_COUNT5_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:gaaa522aa2e3452118989393fa7559516e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5336a8af382a4f44bd02ff947ae5208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208">USB_COUNT6_TX_COUNT6_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:gab5336a8af382a4f44bd02ff947ae5208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5902b57e1a62b4184f390b268aeb39a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4">USB_COUNT7_TX_COUNT7_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga5902b57e1a62b4184f390b268aeb39a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e05d74911c3f2f4b1cddcb38460614c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c">USB_COUNT0_TX_0_COUNT0_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga8e05d74911c3f2f4b1cddcb38460614c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b03301f59b970f09fff74d2a791cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9">USB_COUNT0_TX_1_COUNT0_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga66b03301f59b970f09fff74d2a791cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8a1a09e0f6db50066db6392ad29ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada">USB_COUNT1_TX_0_COUNT1_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga3a8a1a09e0f6db50066db6392ad29ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f97f69dd4118bdd98b6c61348a3897b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b">USB_COUNT1_TX_1_COUNT1_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga4f97f69dd4118bdd98b6c61348a3897b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ceedf8b93ee2c7db35dd48f7d5829a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a">USB_COUNT2_TX_0_COUNT2_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga01ceedf8b93ee2c7db35dd48f7d5829a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5704e964fed758eb96b09997c19abad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5">USB_COUNT2_TX_1_COUNT2_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga5704e964fed758eb96b09997c19abad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ab40e0542ae1c6ddd21d9610c7414e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e">USB_COUNT3_TX_0_COUNT3_TX_0</a>&#160;&#160;&#160;((uint16_t)0x000003FF)</td></tr>
<tr class="separator:ga23ab40e0542ae1c6ddd21d9610c7414e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909">USB_COUNT3_TX_1_COUNT3_TX_1</a>&#160;&#160;&#160;((uint16_t)0x03FF0000)</td></tr>
<tr class="separator:ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c7e3c3111a01a49b24a6023deb2a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27">USB_COUNT4_TX_0_COUNT4_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:gac6c7e3c3111a01a49b24a6023deb2a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497d72946c17156a3c4e5fab4f04bbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb">USB_COUNT4_TX_1_COUNT4_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga497d72946c17156a3c4e5fab4f04bbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2ce8e3c7946944039c8da300fa9f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f">USB_COUNT5_TX_0_COUNT5_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:gabd2ce8e3c7946944039c8da300fa9f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903de2a6593e8623df0265a3aa7d2c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f">USB_COUNT5_TX_1_COUNT5_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga903de2a6593e8623df0265a3aa7d2c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga557e5d43b7249340751c6d1739c8c329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329">USB_COUNT6_TX_0_COUNT6_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga557e5d43b7249340751c6d1739c8c329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d9b88dad4428712bf8f65d8ae989ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba">USB_COUNT6_TX_1_COUNT6_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:gad3d9b88dad4428712bf8f65d8ae989ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626d9c1b9d1d457cc24b0f41657e60de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de">USB_COUNT7_TX_0_COUNT7_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga626d9c1b9d1d457cc24b0f41657e60de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0114e69ac70c1cf101121af0db3fe128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128">USB_COUNT7_TX_1_COUNT7_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga0114e69ac70c1cf101121af0db3fe128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2b98ee0d9a41d8836f8580e863ca11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11">USB_ADDR0_RX_ADDR0_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:gaee2b98ee0d9a41d8836f8580e863ca11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6f7121f0fcf86c1f6cb40320c9fce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3">USB_ADDR1_RX_ADDR1_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga8f6f7121f0fcf86c1f6cb40320c9fce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce92de63cc930b0686aa703451670e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7">USB_ADDR2_RX_ADDR2_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga4ce92de63cc930b0686aa703451670e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c912baa8640f44ffdad020a9cf3eda7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7">USB_ADDR3_RX_ADDR3_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga5c912baa8640f44ffdad020a9cf3eda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a18d4c41c96e4d6030040017e5749c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5">USB_ADDR4_RX_ADDR4_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga1a18d4c41c96e4d6030040017e5749c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd684a969affde01213327484282ad85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85">USB_ADDR5_RX_ADDR5_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:gacd684a969affde01213327484282ad85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc7d1677761257a68f9fbdd9f0cfea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6">USB_ADDR6_RX_ADDR6_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga8fc7d1677761257a68f9fbdd9f0cfea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a15bf0bc533eb9b0f9277287b40006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006">USB_ADDR7_RX_ADDR7_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr class="separator:ga54a15bf0bc533eb9b0f9277287b40006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b8f138bd79d878fd6bc75781b31e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d">USB_COUNT0_RX_COUNT0_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga88b8f138bd79d878fd6bc75781b31e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16db460f896a78fecb0a08268b722cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb">USB_COUNT0_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:gaf16db460f896a78fecb0a08268b722cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9f21700e6a42c1da83c03b3a171c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a">USB_COUNT0_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga4e9f21700e6a42c1da83c03b3a171c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae8fd5c6023a7ca3055b4e1b6dface0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0">USB_COUNT0_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga7ae8fd5c6023a7ca3055b4e1b6dface0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace62d96a61d74274875079d890a9d505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505">USB_COUNT0_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gace62d96a61d74274875079d890a9d505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8df50dc4c9e28592e9571abab3be48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c">USB_COUNT0_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaf8df50dc4c9e28592e9571abab3be48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8598416841142daa1bd67e7d111a5443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443">USB_COUNT0_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga8598416841142daa1bd67e7d111a5443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c255da617493dfc6a1ad5368683e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90">USB_COUNT0_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga58c255da617493dfc6a1ad5368683e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad111b8464ce99b4eafce3627f3f6290a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a">USB_COUNT1_RX_COUNT1_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:gad111b8464ce99b4eafce3627f3f6290a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab1be6d4747c02c471043d8e54bb217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217">USB_COUNT1_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:ga4ab1be6d4747c02c471043d8e54bb217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6ed54fd59e77e756bad640d49c69cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc">USB_COUNT1_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gacb6ed54fd59e77e756bad640d49c69cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790c6f6b1abb553b10c72f3004d9446d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d">USB_COUNT1_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga790c6f6b1abb553b10c72f3004d9446d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa42d8c47d90f4262eb6f156b2cfaf7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c">USB_COUNT1_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gaaa42d8c47d90f4262eb6f156b2cfaf7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681a6d2ddd4de93d7cf1a573d1901351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351">USB_COUNT1_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga681a6d2ddd4de93d7cf1a573d1901351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0650bffd6e1c4fa53614884f036cd85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85">USB_COUNT1_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gae0650bffd6e1c4fa53614884f036cd85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24d9a6da5f07f6e2d315877c5fb0925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925">USB_COUNT1_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaf24d9a6da5f07f6e2d315877c5fb0925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91afa91a2ee7defcdf8d1ba838b73807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807">USB_COUNT2_RX_COUNT2_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga91afa91a2ee7defcdf8d1ba838b73807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1902896254353e9344b99390c9443000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000">USB_COUNT2_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:ga1902896254353e9344b99390c9443000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5bad5394270a8023743caef811f8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0">USB_COUNT2_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaab5bad5394270a8023743caef811f8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30874750b9a8b3a1234dd9e75d80a141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141">USB_COUNT2_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga30874750b9a8b3a1234dd9e75d80a141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b60b2edd03d164ca17f45d2c45bd866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866">USB_COUNT2_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga5b60b2edd03d164ca17f45d2c45bd866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9dffc0dd597466cff67431ff448acbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc">USB_COUNT2_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaa9dffc0dd597466cff67431ff448acbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd2741b81e7c3962b75be28af6a35f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6">USB_COUNT2_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga2cd2741b81e7c3962b75be28af6a35f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8133ed1eea2001d225d3d67ae3c6d295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295">USB_COUNT2_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga8133ed1eea2001d225d3d67ae3c6d295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae601b49c9405e0bb464eb3e277159df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7">USB_COUNT3_RX_COUNT3_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:gae601b49c9405e0bb464eb3e277159df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695b15f680c6f8555949762243c9b0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7">USB_COUNT3_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:ga695b15f680c6f8555949762243c9b0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d0f75680d4cfd19385b9c6bdceaa66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66">USB_COUNT3_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaa6d0f75680d4cfd19385b9c6bdceaa66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0013e71026d28f4a9b8ebb2a3e517227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227">USB_COUNT3_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga0013e71026d28f4a9b8ebb2a3e517227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada52f2f25530d758c807ee6ba0e57231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231">USB_COUNT3_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gada52f2f25530d758c807ee6ba0e57231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf31fea84640d7fbe1adb6e655e669d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d">USB_COUNT3_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gacdf31fea84640d7fbe1adb6e655e669d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e3089882278553b8f339e87bfb6241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241">USB_COUNT3_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga97e3089882278553b8f339e87bfb6241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea88c4bc2909e5acc57d07df0d695c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2">USB_COUNT3_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga2ea88c4bc2909e5acc57d07df0d695c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009652e83a062c259d733ae599a4eaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae">USB_COUNT4_RX_COUNT4_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga009652e83a062c259d733ae599a4eaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a044c52a7d4be49f4d2d7ae4608384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384">USB_COUNT4_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:ga13a044c52a7d4be49f4d2d7ae4608384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7410cb901e0b33303b76443b23c5512c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c">USB_COUNT4_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga7410cb901e0b33303b76443b23c5512c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c381cb684c140dfab2cb611eb8480d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d">USB_COUNT4_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga44c381cb684c140dfab2cb611eb8480d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd9e641148320c33274dc03a36bbbb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6">USB_COUNT4_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga1fd9e641148320c33274dc03a36bbbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaf2ec212c84d7210afbbeff64e2dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba">USB_COUNT4_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaeaaf2ec212c84d7210afbbeff64e2dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166cf86b8b0997653df6a3c6469dbf5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d">USB_COUNT4_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga166cf86b8b0997653df6a3c6469dbf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb387270d441cbcacf45ccbbed7d2a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61">USB_COUNT4_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gabb387270d441cbcacf45ccbbed7d2a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d5932d0ea6fd0cd6f6a4a2f728abba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba">USB_COUNT5_RX_COUNT5_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:gac6d5932d0ea6fd0cd6f6a4a2f728abba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f344dca8655341d8926797f3537c689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689">USB_COUNT5_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:ga1f344dca8655341d8926797f3537c689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8dddaf43acc52251aad974a51b65fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2">USB_COUNT5_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gab8dddaf43acc52251aad974a51b65fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c671b0d9ade6209c05911faf87bae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8">USB_COUNT5_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gad3c671b0d9ade6209c05911faf87bae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e799bdd938d11cab9a3e102ed78fd99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99">USB_COUNT5_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga6e799bdd938d11cab9a3e102ed78fd99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c34e5ad0c5f961f4cec16fdf9db4340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340">USB_COUNT5_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga2c34e5ad0c5f961f4cec16fdf9db4340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cbef96667d9c2f7e82439bd07610c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2">USB_COUNT5_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga54cbef96667d9c2f7e82439bd07610c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b21a5926cbbc55f725e2716ea9b7285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285">USB_COUNT5_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga2b21a5926cbbc55f725e2716ea9b7285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9459e0a3d09d92824e687b25dfb3d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6">USB_COUNT6_RX_COUNT6_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga0d9459e0a3d09d92824e687b25dfb3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b10eabb1a809d4dbac50b911375f8ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac">USB_COUNT6_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:ga3b10eabb1a809d4dbac50b911375f8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb0fc6c7402a8ad5857e7691be53cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9">USB_COUNT6_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga0bb0fc6c7402a8ad5857e7691be53cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9580b86793273d583a6cd07e54ea5ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb">USB_COUNT6_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga9580b86793273d583a6cd07e54ea5ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91eab0bf0cdbf7223c1ebc96d5f0e79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a">USB_COUNT6_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga91eab0bf0cdbf7223c1ebc96d5f0e79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7792b0da10d5e581b9e9231145bbd04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f">USB_COUNT6_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga7792b0da10d5e581b9e9231145bbd04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3ccda8ec7f383d0c27f426c7f83ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6">USB_COUNT6_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gafc3ccda8ec7f383d0c27f426c7f83ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e34be42a892ec8f0b988b44da37b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94">USB_COUNT6_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaf1e34be42a892ec8f0b988b44da37b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180febe3d2c719fb8ef109f9a3a8fe8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d">USB_COUNT7_RX_COUNT7_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr class="separator:ga180febe3d2c719fb8ef109f9a3a8fe8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4">USB_COUNT7_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr class="separator:gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc8f0fd2141ec00e10d01e04f24cee21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21">USB_COUNT7_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gacc8f0fd2141ec00e10d01e04f24cee21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908809b30f09108564c4518a2cc25be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4">USB_COUNT7_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga908809b30f09108564c4518a2cc25be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236e1b6a97d604e4a2b2ec6f9228524e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga236e1b6a97d604e4a2b2ec6f9228524e">USB_COUNT7_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga236e1b6a97d604e4a2b2ec6f9228524e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga140528868074ec157520690a019eea52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52">USB_COUNT7_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga140528868074ec157520690a019eea52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961582548acbf74eb4c2b19d8e172bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf">USB_COUNT7_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga961582548acbf74eb4c2b19d8e172bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf97183e1c68fbd42f79f5f85d6edb61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61">USB_COUNT7_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gacf97183e1c68fbd42f79f5f85d6edb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd0a98aea86fdfacc1cfe9cadad7ee07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07">USB_COUNT0_RX_0_COUNT0_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:gabd0a98aea86fdfacc1cfe9cadad7ee07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb82ead106e311e0c84619fa34587bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd">USB_COUNT0_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:gabb82ead106e311e0c84619fa34587bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506b3fb239fbb87afa7d2efb1f2a2ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7">USB_COUNT0_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga506b3fb239fbb87afa7d2efb1f2a2ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29484bb25ef911e36e082cdc4f5a0fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4">USB_COUNT0_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga29484bb25ef911e36e082cdc4f5a0fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc8d932a7d2487102ed799ac702e555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555">USB_COUNT0_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gadcc8d932a7d2487102ed799ac702e555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76b3ced5cc0ccfea96d770f0149f219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219">USB_COUNT0_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaf76b3ced5cc0ccfea96d770f0149f219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449760d8d9d094c5c19bf18c3e46a689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689">USB_COUNT0_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga449760d8d9d094c5c19bf18c3e46a689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefaa008964bdd59f0ed9ddf4cd2ed2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e">USB_COUNT0_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaeefaa008964bdd59f0ed9ddf4cd2ed2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f135196c703a71f4e326d01bf1a0c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7">USB_COUNT0_RX_1_COUNT0_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:gae8f135196c703a71f4e326d01bf1a0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05050fce6b3909c5895758a441d280ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed">USB_COUNT0_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:ga05050fce6b3909c5895758a441d280ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7daa0d84fff66a85cc3f92d77cbbc767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767">USB_COUNT0_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga7daa0d84fff66a85cc3f92d77cbbc767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b11974ba84ca452333b84de23a683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d">USB_COUNT0_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga77b11974ba84ca452333b84de23a683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784adbc265dd5ba53a298d1cc2ee50ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab">USB_COUNT0_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga784adbc265dd5ba53a298d1cc2ee50ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e21d2a0bf4043ca49f13bd502386f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2">USB_COUNT0_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga42e21d2a0bf4043ca49f13bd502386f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3031e3c73a24634493bdadcb1ae024b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9">USB_COUNT0_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga3031e3c73a24634493bdadcb1ae024b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c46a3ac9c5283e9a3ee59ba06d2e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94">USB_COUNT0_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gaa5c46a3ac9c5283e9a3ee59ba06d2e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad806854db64e804920a3005cad144e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33">USB_COUNT1_RX_0_COUNT1_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:gad806854db64e804920a3005cad144e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga142a1df236a2d80950df352a5cd8ab49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49">USB_COUNT1_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:ga142a1df236a2d80950df352a5cd8ab49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0518f94c4361d4124217e6a65a868b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00">USB_COUNT1_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga0518f94c4361d4124217e6a65a868b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2eaf3f44c1fae9411f562e5824a7b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9">USB_COUNT1_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga1a2eaf3f44c1fae9411f562e5824a7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8496248f78af8e025722724b505c2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3">USB_COUNT1_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaf8496248f78af8e025722724b505c2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91af9576d467858984f67791a248e6e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7">USB_COUNT1_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga91af9576d467858984f67791a248e6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf75af61fa3d097673e3962d5328759d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d">USB_COUNT1_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gacf75af61fa3d097673e3962d5328759d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadebc7a5b54043adb49da9b9e51e00d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39">USB_COUNT1_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gadebc7a5b54043adb49da9b9e51e00d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02d00bc945a618aeace5e452c4ba253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253">USB_COUNT1_RX_1_COUNT1_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:gad02d00bc945a618aeace5e452c4ba253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548b49b414b09518b7d53aa8d909dd3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e">USB_COUNT1_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:ga548b49b414b09518b7d53aa8d909dd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fd3bcecfad1f9e86d62e9821f5b975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975">USB_COUNT1_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga40fd3bcecfad1f9e86d62e9821f5b975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02e58910d5f8eb1b19747de91644f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36">USB_COUNT1_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaf02e58910d5f8eb1b19747de91644f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd017cd17e28cfa3e91b20f1ef6fce80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80">USB_COUNT1_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gacd017cd17e28cfa3e91b20f1ef6fce80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a344c7f66f4b101c7791d5fcc4b9387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387">USB_COUNT1_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga6a344c7f66f4b101c7791d5fcc4b9387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e0aee385a54249b15731e1e2bc0ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb">USB_COUNT1_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaf9e0aee385a54249b15731e1e2bc0ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb7ab13751b1bb20927f93407e78d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65">USB_COUNT1_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga4fb7ab13751b1bb20927f93407e78d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29fa5a39578290c4559d812c68751a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6">USB_COUNT2_RX_0_COUNT2_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:gad29fa5a39578290c4559d812c68751a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51249f809be2ee225513613e6b8189dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd">USB_COUNT2_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:ga51249f809be2ee225513613e6b8189dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1831486761d9efda4d1bb44899cb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62">USB_COUNT2_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gace1831486761d9efda4d1bb44899cb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae2d71c7457670bc3e73864f6652e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34">USB_COUNT2_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga6ae2d71c7457670bc3e73864f6652e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9510ae0cc724af72c3b6abe96438613c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c">USB_COUNT2_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga9510ae0cc724af72c3b6abe96438613c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab703e72c99a86356fc94975661ee3dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa">USB_COUNT2_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gab703e72c99a86356fc94975661ee3dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0348126db3c9e40f3ed4eb77d256fd4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f">USB_COUNT2_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga0348126db3c9e40f3ed4eb77d256fd4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ed7be1ce46ae7952d51d38618d7a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82">USB_COUNT2_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga89ed7be1ce46ae7952d51d38618d7a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3a9d85f8530c4249512470bf14a09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a">USB_COUNT2_RX_1_COUNT2_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:gaaa3a9d85f8530c4249512470bf14a09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6d2a2f6909cbf3543629548ba51fc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2">USB_COUNT2_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:ga9f6d2a2f6909cbf3543629548ba51fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0998980832f7ef957bec3547d041d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8">USB_COUNT2_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga6b0998980832f7ef957bec3547d041d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224166bbab0f16a95962d3c1e704e14e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e">USB_COUNT2_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga224166bbab0f16a95962d3c1e704e14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b53c6be129906d7d63d9b88384e7ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2">USB_COUNT2_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga7b53c6be129906d7d63d9b88384e7ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c773e3a2503f6c5e3e88b2d56f1d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d">USB_COUNT2_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga50c773e3a2503f6c5e3e88b2d56f1d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0cf76c39101eab6b9bd733c1f33716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716">USB_COUNT2_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gabb0cf76c39101eab6b9bd733c1f33716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e9c03223bb6f8e2977672a33e67510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510">USB_COUNT2_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gaf8e9c03223bb6f8e2977672a33e67510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f86e7dd0bdaa14454613ce773b36be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be">USB_COUNT3_RX_0_COUNT3_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga35f86e7dd0bdaa14454613ce773b36be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80e5e92027d75c9c2e7bae05304759a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a">USB_COUNT3_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:gaf80e5e92027d75c9c2e7bae05304759a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a399d2c4a6677ccf3f7388f0ec1af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5">USB_COUNT3_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gad7a399d2c4a6677ccf3f7388f0ec1af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364d64e94330be32c1d29f7b4da2d84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f">USB_COUNT3_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga364d64e94330be32c1d29f7b4da2d84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c90043536e912ad1d906b736b12eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2">USB_COUNT3_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga88c90043536e912ad1d906b736b12eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02813cf6149e593a06e76366a574f5bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb">USB_COUNT3_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga02813cf6149e593a06e76366a574f5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8636cbba20c6dd1d0d47dab9ae9bad04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04">USB_COUNT3_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga8636cbba20c6dd1d0d47dab9ae9bad04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ab0273f7e420e1c718fb591d44142f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f">USB_COUNT3_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga95ab0273f7e420e1c718fb591d44142f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac983eb2e53866d74ea8c7423294e27f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0">USB_COUNT3_RX_1_COUNT3_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:gac983eb2e53866d74ea8c7423294e27f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3dc8cad5df5e048f6ce420926dfa3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7">USB_COUNT3_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:gab3dc8cad5df5e048f6ce420926dfa3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b72ae69111227f1cae04168c721aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa">USB_COUNT3_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga58b72ae69111227f1cae04168c721aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2712471ea0c1eac0fa900568205daa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9">USB_COUNT3_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaf2712471ea0c1eac0fa900568205daa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b56366bb66ae13c62492efa9cd087a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0">USB_COUNT3_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga0b56366bb66ae13c62492efa9cd087a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921481514c0bda9e887de808998ed359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359">USB_COUNT3_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga921481514c0bda9e887de808998ed359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc2bc433f3b457cac18bb781ab3c254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254">USB_COUNT3_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gadfc2bc433f3b457cac18bb781ab3c254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292e02c41e73a31a9670c91271700031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031">USB_COUNT3_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga292e02c41e73a31a9670c91271700031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e118f03aff3fef293d7a1a29a77952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952">USB_COUNT4_RX_0_COUNT4_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:gac3e118f03aff3fef293d7a1a29a77952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66145d20783f563b08b083b220863ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7">USB_COUNT4_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:ga66145d20783f563b08b083b220863ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c31be1adf15d7d9cc85befdaf68b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89">USB_COUNT4_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaa4c31be1adf15d7d9cc85befdaf68b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb598992bac6e703dd91fde8e618771b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b">USB_COUNT4_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaeb598992bac6e703dd91fde8e618771b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda75878ba97e8cb6f55f9eec73c16d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1">USB_COUNT4_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gacda75878ba97e8cb6f55f9eec73c16d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3ba819eb08c96e36961cf27dd5047b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b">USB_COUNT4_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gafa3ba819eb08c96e36961cf27dd5047b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f27fc34dcbb6bcfbcdc57cc1145ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9">USB_COUNT4_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga33f27fc34dcbb6bcfbcdc57cc1145ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab637abe54b3de44707513cde5bcb8424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424">USB_COUNT4_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gab637abe54b3de44707513cde5bcb8424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga341680c85474ae283122dbfda527f7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb">USB_COUNT4_RX_1_COUNT4_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga341680c85474ae283122dbfda527f7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311a144c7f2f97a7a8a07e60fddc539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e">USB_COUNT4_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:ga311a144c7f2f97a7a8a07e60fddc539e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab75df097c1a96dec6eda7aaee267d007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007">USB_COUNT4_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gab75df097c1a96dec6eda7aaee267d007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf386033654fc3d717fee3125998874f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f">USB_COUNT4_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gacf386033654fc3d717fee3125998874f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa192016d2af94ffbc4e2527911782e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64">USB_COUNT4_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaa192016d2af94ffbc4e2527911782e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdfeb4ecc9bc9209d52050799053a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e">USB_COUNT4_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga5fdfeb4ecc9bc9209d52050799053a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa689a90257ee009b2fcf8fdd892853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853">USB_COUNT4_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga6fa689a90257ee009b2fcf8fdd892853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552fd27d3768fe7bfa860b97e9d1321d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d">USB_COUNT4_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga552fd27d3768fe7bfa860b97e9d1321d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d891204b7a783b7a0f48758e9bc3801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801">USB_COUNT5_RX_0_COUNT5_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga0d891204b7a783b7a0f48758e9bc3801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3189bb99916c8f1de960f195c64204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204">USB_COUNT5_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:ga8e3189bb99916c8f1de960f195c64204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8960839d232792e5f03018573ac166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166">USB_COUNT5_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga3f8960839d232792e5f03018573ac166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4045ebc4e99ca0a87904934c609f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94">USB_COUNT5_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga7f4045ebc4e99ca0a87904934c609f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b0476f026153dd0ce4b1b3958ec68f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f">USB_COUNT5_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gae6b0476f026153dd0ce4b1b3958ec68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf685080c4ad7960cdc491bab14646219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219">USB_COUNT5_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaf685080c4ad7960cdc491bab14646219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9074f5cc42e2ff6281f4122815edccd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5">USB_COUNT5_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga9074f5cc42e2ff6281f4122815edccd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedf3bc905d24c1a183464de1eb37d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e">USB_COUNT5_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gafedf3bc905d24c1a183464de1eb37d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c36cc476f3adadd448e0513b6bf39c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6">USB_COUNT5_RX_1_COUNT5_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:ga9c36cc476f3adadd448e0513b6bf39c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c2f8f6a6433e61264d950139824c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03">USB_COUNT5_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:ga55c2f8f6a6433e61264d950139824c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac154eb9b4430398a9f6cec73735cf696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696">USB_COUNT5_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gac154eb9b4430398a9f6cec73735cf696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0407a2d6f64e51a9bf29a1f73eee55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55">USB_COUNT5_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga9c0407a2d6f64e51a9bf29a1f73eee55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f0457e141894a4285f2aff5e523861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861">USB_COUNT5_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga64f0457e141894a4285f2aff5e523861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce90baf290473b81235f97c4a418ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2">USB_COUNT5_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga6ce90baf290473b81235f97c4a418ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af1794e0b7503d7f0122d9f5d11b1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7">USB_COUNT5_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga0af1794e0b7503d7f0122d9f5d11b1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc337769fdfdae8dbca3859e6c73dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce">USB_COUNT5_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga1bc337769fdfdae8dbca3859e6c73dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1314f10984417f05b9e25252a21a9bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9">USB_COUNT6_RX_0_COUNT6_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga1314f10984417f05b9e25252a21a9bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72c65778170a0351203fedff5fbb6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4">USB_COUNT6_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:gaa72c65778170a0351203fedff5fbb6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3c43ca573b0f3075486a96d3f83bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff">USB_COUNT6_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaae3c43ca573b0f3075486a96d3f83bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9955b4c33f02416fed3ed6162311e5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad">USB_COUNT6_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga9955b4c33f02416fed3ed6162311e5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a43edac299903129ec17cfe823f7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1">USB_COUNT6_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga42a43edac299903129ec17cfe823f7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d368e0d6c069f261402e886162da67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e">USB_COUNT6_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga0d368e0d6c069f261402e886162da67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5277d3cc2e53537cf7fb6c53c8fafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa">USB_COUNT6_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaeb5277d3cc2e53537cf7fb6c53c8fafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1bd8accdbf73d1461531d23ca1bc5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c">USB_COUNT6_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gafb1bd8accdbf73d1461531d23ca1bc5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac865707698b11877beb6186db91e45d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6">USB_COUNT6_RX_1_COUNT6_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:gac865707698b11877beb6186db91e45d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ce1f6227038549f4a52f979f82ee81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81">USB_COUNT6_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:ga45ce1f6227038549f4a52f979f82ee81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0554791da2f68333d97599361c7b5992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992">USB_COUNT6_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga0554791da2f68333d97599361c7b5992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac946eecdd872c11b3ac1ef0f7ebaa225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225">USB_COUNT6_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gac946eecdd872c11b3ac1ef0f7ebaa225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58afc8b1560c1ffae4e98f43eea1b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14">USB_COUNT6_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaf58afc8b1560c1ffae4e98f43eea1b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7076eee4a7fb33d3bdbb328c8f19ecbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc">USB_COUNT6_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga7076eee4a7fb33d3bdbb328c8f19ecbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga051bf5ecf7ebf29cebcda705be29aab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6">USB_COUNT6_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga051bf5ecf7ebf29cebcda705be29aab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e60cccbd4eb561d4b3415f483f9d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82">USB_COUNT6_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga95e60cccbd4eb561d4b3415f483f9d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ea08477bbfbdebb3e018687800cbd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9">USB_COUNT7_RX_0_COUNT7_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:gad1ea08477bbfbdebb3e018687800cbd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fa51030416044612addae0b6553f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99">USB_COUNT7_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr class="separator:ga41fa51030416044612addae0b6553f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a8f7f4b9208d685a5298d03fee6fa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0">USB_COUNT7_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gac5a8f7f4b9208d685a5298d03fee6fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aab70fc0d9fd8bd091e6757f672251f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f">USB_COUNT7_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga3aab70fc0d9fd8bd091e6757f672251f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5f362f5ee77b5ec03a025aeaba0e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79">USB_COUNT7_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga2f5f362f5ee77b5ec03a025aeaba0e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256fb30d499aec4ac5b3466dda535dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd">USB_COUNT7_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga256fb30d499aec4ac5b3466dda535dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8855ec0bd405f30270cecf5f8368cf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b">USB_COUNT7_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga8855ec0bd405f30270cecf5f8368cf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0931f0ac0d4e96fdfb5b49ecd7f513be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be">USB_COUNT7_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga0931f0ac0d4e96fdfb5b49ecd7f513be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cc32a38662dbefcd8d1ddd5e7c9f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d">USB_COUNT7_RX_1_COUNT7_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr class="separator:gae5cc32a38662dbefcd8d1ddd5e7c9f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987278b8b59704e6ff1458d6448b0ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9">USB_COUNT7_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:ga987278b8b59704e6ff1458d6448b0ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad559fd55f00344b85c0adcf4457b0b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07">USB_COUNT7_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gad559fd55f00344b85c0adcf4457b0b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf85d83040fdce1d47c2bb4bd1a1af97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97">USB_COUNT7_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gacf85d83040fdce1d47c2bb4bd1a1af97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2119f2d24e00121f40a20de6114094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094">USB_COUNT7_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga3b2119f2d24e00121f40a20de6114094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c340bb4814868819551a054e43636a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3">USB_COUNT7_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga0c340bb4814868819551a054e43636a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4424fb27d6dd5fc0af3e9e45893cbb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a">USB_COUNT7_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga4424fb27d6dd5fc0af3e9e45893cbb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c83c047d53c5609b057b673205b84ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff">USB_COUNT7_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga0c83c047d53c5609b057b673205b84ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf12be5661908dbe38aa14cd4c3a356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356">CAN_MCR_INRQ</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga0cf12be5661908dbe38aa14cd4c3a356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9602dfb2f95b481b6e642b95991176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176">CAN_MCR_SLEEP</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gadf9602dfb2f95b481b6e642b95991176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35e7e66f9cd8cb6efa6a80367d2294a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9">CAN_MCR_TXFP</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga35e7e66f9cd8cb6efa6a80367d2294a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501125ff257a7d02c35a0d6dcbaa2ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8">CAN_MCR_RFLM</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga501125ff257a7d02c35a0d6dcbaa2ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2774f04e286942d36a5b6135c8028049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049">CAN_MCR_NART</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga2774f04e286942d36a5b6135c8028049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2745f1a565c3f2ec5b16612d1fd66e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0">CAN_MCR_AWUM</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gaa2745f1a565c3f2ec5b16612d1fd66e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7aff5c0a3ead7f937849ab66eba7490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490">CAN_MCR_ABOM</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gad7aff5c0a3ead7f937849ab66eba7490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b2eda9cad8a969c5d2349bd1d853bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb">CAN_MCR_TTCM</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga32b2eda9cad8a969c5d2349bd1d853bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410fdbad37a9dbda508b8c437277e79f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f">CAN_MCR_RESET</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga410fdbad37a9dbda508b8c437277e79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2871cee90ebecb760bab16e9c039b682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682">CAN_MSR_INAK</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga2871cee90ebecb760bab16e9c039b682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1611badb362f0fd9047af965509f074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074">CAN_MSR_SLAK</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gaf1611badb362f0fd9047af965509f074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c424768e9e963402f37cb95ae87a1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae">CAN_MSR_ERRI</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga9c424768e9e963402f37cb95ae87a1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f4c753b96d21c5001b39ad5b08519fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc">CAN_MSR_WKUI</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga0f4c753b96d21c5001b39ad5b08519fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ab62ae123c791de27ad05dde5bee91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91">CAN_MSR_SLAKI</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga47ab62ae123c791de27ad05dde5bee91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651580d35b658e90ea831cb13b8a8988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988">CAN_MSR_TXM</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga651580d35b658e90ea831cb13b8a8988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f8e1140b0304930d5b4f2a041a7884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884">CAN_MSR_RXM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga67f8e1140b0304930d5b4f2a041a7884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68038824bb78c4a5c4dee1730848f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69">CAN_MSR_SAMP</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaf68038824bb78c4a5c4dee1730848f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6564a1d2f23f246053188a454264eb4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b">CAN_MSR_RX</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga6564a1d2f23f246053188a454264eb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4809b8908618df57e6393cc7fe0f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52">CAN_TSR_RQCP0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga4a4809b8908618df57e6393cc7fe0f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacedb237b31d29aef7f38475e9a6b297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297">CAN_TSR_TXOK0</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaacedb237b31d29aef7f38475e9a6b297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b94ea5001d70a26ec32d9dc6ff76e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47">CAN_TSR_ALST0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga9b94ea5001d70a26ec32d9dc6ff76e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga805d2dab5b1d4618492b1cf2a3f5e1e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0">CAN_TSR_TERR0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga805d2dab5b1d4618492b1cf2a3f5e1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdac6b87a303b0d0ec9b0d94a54ae31f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f">CAN_TSR_ABRQ0</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gafdac6b87a303b0d0ec9b0d94a54ae31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3118dec59c3a45d2f262b090699538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538">CAN_TSR_RQCP1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gabd3118dec59c3a45d2f262b090699538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea918e510c5471b1ac797350b7950151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151">CAN_TSR_TXOK1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaea918e510c5471b1ac797350b7950151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a34d996177f23148c9b4cd6b0a80529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529">CAN_TSR_ALST1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga7a34d996177f23148c9b4cd6b0a80529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b01eca562bdb60e5416840fca47fff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6">CAN_TSR_TERR1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga9b01eca562bdb60e5416840fca47fff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c44a4e585b3ab1c37a6c2c28c90d6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd">CAN_TSR_ABRQ1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga4c44a4e585b3ab1c37a6c2c28c90d6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf9e83cec96164f1dadf4e43411ebf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0">CAN_TSR_RQCP2</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga3cf9e83cec96164f1dadf4e43411ebf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782c591bb204d751b470dd53a37d240e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e">CAN_TSR_TXOK2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga782c591bb204d751b470dd53a37d240e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75db1172038ebd72db1ed2fedc6108ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff">CAN_TSR_ALST2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga75db1172038ebd72db1ed2fedc6108ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a85626eb26bf99413ba80c676d0af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8">CAN_TSR_TERR2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga26a85626eb26bf99413ba80c676d0af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3b7e4be7cebb35ad66cb85b82901bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb">CAN_TSR_ABRQ2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga2a3b7e4be7cebb35ad66cb85b82901bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00145ea43822f362f3d473bba62fa13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13">CAN_TSR_CODE</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr class="separator:gac00145ea43822f362f3d473bba62fa13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ab11e97b42c5210109516e30af9b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05">CAN_TSR_TME</a>&#160;&#160;&#160;((uint32_t)0x1C000000)</td></tr>
<tr class="separator:ga61ab11e97b42c5210109516e30af9b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7500e491fe82e67ed5d40759e8a50f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0">CAN_TSR_TME0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gad7500e491fe82e67ed5d40759e8a50f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba2b51def4b1683fd050e43045306ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea">CAN_TSR_TME1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga5ba2b51def4b1683fd050e43045306ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6523fac51d3aed2e36de4c2f07c2a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21">CAN_TSR_TME2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaf6523fac51d3aed2e36de4c2f07c2a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c6453caa447cc4a9961d6ee5dea74e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e">CAN_TSR_LOW</a>&#160;&#160;&#160;((uint32_t)0xE0000000)</td></tr>
<tr class="separator:ga96c6453caa447cc4a9961d6ee5dea74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ff582efea1d7be2d1de7a1fd1a2b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65">CAN_TSR_LOW0</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga79ff582efea1d7be2d1de7a1fd1a2b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1e550c2e6a5f8425322f9943fd7c7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed">CAN_TSR_LOW1</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gac1e550c2e6a5f8425322f9943fd7c7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1db2c2ce76b732fdb71df65fb8124f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f">CAN_TSR_LOW2</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gadd1db2c2ce76b732fdb71df65fb8124f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e23f3d7947e58531524d77b5c4741cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc">CAN_RF0R_FMP0</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr class="separator:ga9e23f3d7947e58531524d77b5c4741cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae934674f6e22a758e430f32cfc386d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70">CAN_RF0R_FULL0</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:gae934674f6e22a758e430f32cfc386d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3d15b3abab8199c16e26a3dffdc8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8">CAN_RF0R_FOVR0</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga2a3d15b3abab8199c16e26a3dffdc8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d2db4b9b7d52712e47557dcc61964d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d">CAN_RF0R_RFOM0</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga74d2db4b9b7d52712e47557dcc61964d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f9254d05043df6f21bf96234a03f72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f">CAN_RF1R_FMP1</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr class="separator:ga8f9254d05043df6f21bf96234a03f72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdaa12fe4d14254cc4a6a4de749a7d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a">CAN_RF1R_FULL1</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:gabdaa12fe4d14254cc4a6a4de749a7d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5eeaabd4db3825bc53d860aca8d7590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590">CAN_RF1R_FOVR1</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:gab5eeaabd4db3825bc53d860aca8d7590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6930f860de4a90e3344e63fbc209b9ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab">CAN_RF1R_RFOM1</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga6930f860de4a90e3344e63fbc209b9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe027af7acd051f5a52db78608a36e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26">CAN_IER_TMEIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gafe027af7acd051f5a52db78608a36e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59eecd1bb7d1d0e17422a26ae89cf39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d">CAN_IER_FMPIE0</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga59eecd1bb7d1d0e17422a26ae89cf39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf926ae29d98a8b72ef48f001fda07fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3">CAN_IER_FFIE0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaf926ae29d98a8b72ef48f001fda07fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c423699fdcd2ddddb3046a368505679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679">CAN_IER_FOVIE0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga0c423699fdcd2ddddb3046a368505679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8492d1b8ce13fead7869a0e4ef39ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed">CAN_IER_FMPIE1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga4b8492d1b8ce13fead7869a0e4ef39ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a7e9d13e8d96bef2ac1972520b1c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f">CAN_IER_FFIE1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaf5a7e9d13e8d96bef2ac1972520b1c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3734d9bf5cd08ff219b2d8c2f8300dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf">CAN_IER_FOVIE1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga3734d9bf5cd08ff219b2d8c2f8300dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80103eca53d74a2b047f761336918e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3">CAN_IER_EWGIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaa80103eca53d74a2b047f761336918e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3307992cabee858287305a64e5031b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b">CAN_IER_EPVIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga9e3307992cabee858287305a64e5031b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d953fd5b625af04f95f5414259769ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef">CAN_IER_BOFIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga7d953fd5b625af04f95f5414259769ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81514ecf1b6596e9930906779c4bdf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39">CAN_IER_LECIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga81514ecf1b6596e9930906779c4bdf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962968c3ee1f70c714a5b12442369d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a">CAN_IER_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga962968c3ee1f70c714a5b12442369d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f3438e80288c1791de27042df9838e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e">CAN_IER_WKUIE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga37f3438e80288c1791de27042df9838e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82389b79f21410f5d5f6bef38d192812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812">CAN_IER_SLKIE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga82389b79f21410f5d5f6bef38d192812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0c02829fb41ac2a1b1852c19931de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8">CAN_ESR_EWGF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga2c0c02829fb41ac2a1b1852c19931de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633c961d528cbf8093b0e05e92225ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0">CAN_ESR_EPVF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga633c961d528cbf8093b0e05e92225ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619d49f67f1835a7efc457205fea1225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225">CAN_ESR_BOFF</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga619d49f67f1835a7efc457205fea1225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f86741dd89034900e300499ae2272e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e">CAN_ESR_LEC</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr class="separator:gab9f86741dd89034900e300499ae2272e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga054ebb41578d890d4d9dffb4828f02e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7">CAN_ESR_LEC_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga054ebb41578d890d4d9dffb4828f02e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae570e9ba39dbe11808db929392250cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4">CAN_ESR_LEC_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gae570e9ba39dbe11808db929392250cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4998e7bfd002999413c68107911c6e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c">CAN_ESR_LEC_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga4998e7bfd002999413c68107911c6e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3de2080f48cc851c20d920acfd1737d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d">CAN_ESR_TEC</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gae3de2080f48cc851c20d920acfd1737d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df5b2ea3f419182e9bd885f55ee5dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9">CAN_ESR_REC</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga0df5b2ea3f419182e9bd885f55ee5dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a5522b4c06551856f7185bdd448b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02">CAN_BTR_BRP</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga96a5522b4c06551856f7185bdd448b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7ae8f06f8fbbf5dcfbbbb887057be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9">CAN_BTR_TS1</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:ga4d7ae8f06f8fbbf5dcfbbbb887057be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac006aa2ab26c50227ccaa18e0a79bff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3">CAN_BTR_TS2</a>&#160;&#160;&#160;((uint32_t)0x00700000)</td></tr>
<tr class="separator:gac006aa2ab26c50227ccaa18e0a79bff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c8b91ddacdcbb779bae42398c94cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2">CAN_BTR_SJW</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr class="separator:ga04c8b91ddacdcbb779bae42398c94cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c0a81d8dcde61a1f2772232f5343b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8">CAN_BTR_LBKM</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gac6c0a81d8dcde61a1f2772232f5343b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36bc23e833190cbee9b8cf5cf49159d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa36bc23e833190cbee9b8cf5cf49159d">CAN_BTR_SILM</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gaa36bc23e833190cbee9b8cf5cf49159d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b79cbb7ebb7f3419aa6ac04bd76899a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a">CAN_TI0R_TXRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga7b79cbb7ebb7f3419aa6ac04bd76899a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5556f2ceb5b71b8afa76a18a31cbb6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a">CAN_TI0R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gad5556f2ceb5b71b8afa76a18a31cbb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f761a877f8ad39f878284f69119c0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b">CAN_TI0R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga06f761a877f8ad39f878284f69119c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894df6ad0d2976fe643dcb77052672f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5">CAN_TI0R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td></tr>
<tr class="separator:ga894df6ad0d2976fe643dcb77052672f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3b5882e1f9f76f5cfebffb5bc2f717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717">CAN_TI0R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td></tr>
<tr class="separator:ga4d3b5882e1f9f76f5cfebffb5bc2f717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf812eaee11f12863773b3f8e95ae6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2">CAN_TDT0R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gacf812eaee11f12863773b3f8e95ae6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d329960b527a62fab099a084bfa906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906">CAN_TDT0R_TGT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gad2d329960b527a62fab099a084bfa906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104ba91151bf88edd44593b1690b879a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a">CAN_TDT0R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr class="separator:ga104ba91151bf88edd44593b1690b879a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec3350607b41410ddb6e00a71a4384e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e">CAN_TDL0R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gadec3350607b41410ddb6e00a71a4384e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd20d218027e7432178c67414475830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830">CAN_TDL0R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga1cd20d218027e7432178c67414475830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04384f0a7c5026c91a33a005c755d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68">CAN_TDL0R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gaa04384f0a7c5026c91a33a005c755d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283a1bfa52851ea4ee45f45817985752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752">CAN_TDL0R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga283a1bfa52851ea4ee45f45817985752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0114ae75b33f978ca7825f7bcd836982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982">CAN_TDH0R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga0114ae75b33f978ca7825f7bcd836982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b6a0742ac1bcd5ef0408cb0f92ef75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75">CAN_TDH0R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gaf5b6a0742ac1bcd5ef0408cb0f92ef75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ea7090da55c7cc9993235efa1c4a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02">CAN_TDH0R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gac8ea7090da55c7cc9993235efa1c4a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6021a4045fbfd71817bf9aec6cbc731c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c">CAN_TDH0R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga6021a4045fbfd71817bf9aec6cbc731c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0adf4a08415673753fafedf463f93bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee">CAN_TI1R_TXRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga0adf4a08415673753fafedf463f93bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476cde56b1a2a13cde8477d5178ba34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b">CAN_TI1R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga476cde56b1a2a13cde8477d5178ba34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f338f3e295b7b512ed865b3f9a8d6de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de">CAN_TI1R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga8f338f3e295b7b512ed865b3f9a8d6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c660943fa3c70c4974c2dacd3e4ca2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e">CAN_TI1R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td></tr>
<tr class="separator:ga6c660943fa3c70c4974c2dacd3e4ca2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842071768c2f8f5eae11a764a77dd0dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd">CAN_TI1R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td></tr>
<tr class="separator:ga842071768c2f8f5eae11a764a77dd0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ef8b6cb43a80d29c5fc318a67acd3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b">CAN_TDT1R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga68ef8b6cb43a80d29c5fc318a67acd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35757787e6481553885fdf4fd2738c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b">CAN_TDT1R_TGT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga35757787e6481553885fdf4fd2738c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28ac334a59a6679c362611d65666910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910">CAN_TDT1R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr class="separator:gad28ac334a59a6679c362611d65666910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21abc05257bcdfa47fc824b4d806a105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105">CAN_TDL1R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga21abc05257bcdfa47fc824b4d806a105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf459dee1be706b38141722be67e4ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab">CAN_TDL1R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga0bf459dee1be706b38141722be67e4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb92a65c225432fab0daa30808d5065c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c">CAN_TDL1R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gaeb92a65c225432fab0daa30808d5065c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482506faa59360c6a48aa9bc55a024c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4">CAN_TDL1R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga482506faa59360c6a48aa9bc55a024c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c3f19eea0d63211f643833da984c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90">CAN_TDH1R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga41c3f19eea0d63211f643833da984c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35cbe73d2ce87b6aaf19510818610d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16">CAN_TDH1R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga35cbe73d2ce87b6aaf19510818610d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b731ca095cbad8e56ba4147c14d7128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128">CAN_TDH1R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga1b731ca095cbad8e56ba4147c14d7128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec56ce4aba46e836d44e2c034a9ed817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817">CAN_TDH1R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:gaec56ce4aba46e836d44e2c034a9ed817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4edd8438a684e353c497f80cb37365f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f">CAN_TI2R_TXRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gab4edd8438a684e353c497f80cb37365f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga980cfab3daebb05da35b6166a051385d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d">CAN_TI2R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga980cfab3daebb05da35b6166a051385d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d888a2225c77452f73bf66fb0e1b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78">CAN_TI2R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gac1d888a2225c77452f73bf66fb0e1b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae62678bd1dc39aae5a153e9c9b3c3f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b">CAN_TI2R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td></tr>
<tr class="separator:gae62678bd1dc39aae5a153e9c9b3c3f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c8bd734dd29caa40d34ced3981443a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a">CAN_TI2R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td></tr>
<tr class="separator:ga41c8bd734dd29caa40d34ced3981443a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52898eb9fa3bcf0b8086220971af49f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5">CAN_TDT2R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga52898eb9fa3bcf0b8086220971af49f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c51b43d309b56e8a64724ef1517033e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e">CAN_TDT2R_TGT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga4c51b43d309b56e8a64724ef1517033e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508aea584f7c81700b485916a13431fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa">CAN_TDT2R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr class="separator:ga508aea584f7c81700b485916a13431fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9852d0f6058c19f0e678228ea14a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21">CAN_TDL2R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga7a9852d0f6058c19f0e678228ea14a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5be1bcda68f562be669184b30727be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1">CAN_TDL2R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gad5be1bcda68f562be669184b30727be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62cd5e7f3e98fe5b247998d39ebdd6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb">CAN_TDL2R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga62cd5e7f3e98fe5b247998d39ebdd6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d76ed3982f13fb34a54d62f0caa3fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2">CAN_TDL2R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga3d76ed3982f13fb34a54d62f0caa3fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a93a13da2f302ecd2f0c462065428d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d">CAN_TDH2R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga23a93a13da2f302ecd2f0c462065428d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f372328c8d1e4fe2503d45aed50fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6">CAN_TDH2R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gab9f372328c8d1e4fe2503d45aed50fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae96248bcf102a3c6f39f72cdcf8e4fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5">CAN_TDH2R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gae96248bcf102a3c6f39f72cdcf8e4fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895341b943e4b01938857b84a0b0dbda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda">CAN_TDH2R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga895341b943e4b01938857b84a0b0dbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f4780b822a42834bf1927eb92b4fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba">CAN_RI0R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga41f4780b822a42834bf1927eb92b4fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688074182caafff289c921548bc9afca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca">CAN_RI0R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga688074182caafff289c921548bc9afca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d81487e8b340810e3193cd8f1386240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240">CAN_RI0R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td></tr>
<tr class="separator:ga4d81487e8b340810e3193cd8f1386240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101aa355c83b8c7d068f02b7dcc5b98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f">CAN_RI0R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td></tr>
<tr class="separator:ga101aa355c83b8c7d068f02b7dcc5b98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17ca0af4afd89e6a1c43ffd1430359b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7">CAN_RDT0R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga17ca0af4afd89e6a1c43ffd1430359b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5081739b6e21e033b95e68af9331a6d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1">CAN_RDT0R_FMI</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga5081739b6e21e033b95e68af9331a6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20b7a72690033591eeda7a511ac4a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e">CAN_RDT0R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr class="separator:gae20b7a72690033591eeda7a511ac4a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44313106efc3a5a65633168a2ad1928d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d">CAN_RDL0R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga44313106efc3a5a65633168a2ad1928d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d4025ce501af78db93761e8b8c3b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e">CAN_RDL0R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga73d4025ce501af78db93761e8b8c3b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b3c31ad72881e11a4d3cae073a0df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8">CAN_RDL0R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga52b3c31ad72881e11a4d3cae073a0df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad637a53ae780998f95f2bb570d5cd05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a">CAN_RDL0R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:gad637a53ae780998f95f2bb570d5cd05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc7309c31cda93d05bb1fe1c923646c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c">CAN_RDH0R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga4dc7309c31cda93d05bb1fe1c923646c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577eba5ab3a66283f5c0837e91f1776a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a">CAN_RDH0R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga577eba5ab3a66283f5c0837e91f1776a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a0bd49dc24e59b776ad5a00aabb97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b">CAN_RDH0R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga27a0bd49dc24e59b776ad5a00aabb97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243b8a3632812b2f8c7b447ed635ce5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f">CAN_RDH0R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga243b8a3632812b2f8c7b447ed635ce5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd0ecd9579a339bffb95ea3b7c9f1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8">CAN_RI1R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gafbd0ecd9579a339bffb95ea3b7c9f1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dcedeb4250767a66a4d60c67e367cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8">CAN_RI1R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga8dcedeb4250767a66a4d60c67e367cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca45b282f2582c91450d4e1204121cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf">CAN_RI1R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td></tr>
<tr class="separator:ga2ca45b282f2582c91450d4e1204121cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f3c3aab0f24533821188d14901b3980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980">CAN_RI1R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td></tr>
<tr class="separator:ga7f3c3aab0f24533821188d14901b3980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964b0fa7c70a24a74165c57b3486aae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8">CAN_RDT1R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga964b0fa7c70a24a74165c57b3486aae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f72aec91130a20e3a855e78eabb48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b">CAN_RDT1R_FMI</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gaf7f72aec91130a20e3a855e78eabb48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac112cba5a4cd0b541c1150263132c68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a">CAN_RDT1R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr class="separator:gac112cba5a4cd0b541c1150263132c68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e399fed282a5aac0b25b059fcf04020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020">CAN_RDL1R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga1e399fed282a5aac0b25b059fcf04020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ec34e08f87e8836f32bbfed52e860a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a">CAN_RDL1R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga27ec34e08f87e8836f32bbfed52e860a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea34eded40932d364743969643a598c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4">CAN_RDL1R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gaea34eded40932d364743969643a598c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80bfe3e724b28e8d2a5b7ac4393212cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf">CAN_RDL1R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga80bfe3e724b28e8d2a5b7ac4393212cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc2a55c1b5195cf043ef33e79d736255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255">CAN_RDH1R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gafc2a55c1b5195cf043ef33e79d736255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d25a1ea5ad28e7db4a2adbb8a651ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad">CAN_RDH1R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga81d25a1ea5ad28e7db4a2adbb8a651ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39212ea40388510bde1931f7b3a064ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae">CAN_RDH1R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga39212ea40388510bde1931f7b3a064ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfbb90b5ef2ac1e7f23a5f15c0287eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb">CAN_RDH1R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:gafdfbb90b5ef2ac1e7f23a5f15c0287eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb5b835ee11a78bd391b9d1049f2549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549">CAN_FMR_FINIT</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga5eb5b835ee11a78bd391b9d1049f2549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga481099e17a895e92cfbcfca617d52860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860">CAN_FM1R_FBM</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td></tr>
<tr class="separator:ga481099e17a895e92cfbcfca617d52860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d95ff05ed6ef9a38e9af9c0d3db3687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687">CAN_FM1R_FBM0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga2d95ff05ed6ef9a38e9af9c0d3db3687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2839d73344a7601aa22b5ed3fc0e5d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1">CAN_FM1R_FBM1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gac2839d73344a7601aa22b5ed3fc0e5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba7963ac4eb5b936c444258c13f8940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940">CAN_FM1R_FBM2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga7ba7963ac4eb5b936c444258c13f8940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d129b27c2af41ae39e606e802a53386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386">CAN_FM1R_FBM3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga2d129b27c2af41ae39e606e802a53386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c94e5f4dcceea510fc72b86128aff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3">CAN_FM1R_FBM4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gaf0c94e5f4dcceea510fc72b86128aff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7fb7c366544a1ef7a85481d3e6325d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d">CAN_FM1R_FBM5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga2d7fb7c366544a1ef7a85481d3e6325d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff70e74447679a0d1cde1aa69ea2db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1">CAN_FM1R_FBM6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga3ff70e74447679a0d1cde1aa69ea2db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657fc12fd334bc626b2eb53fb03457b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0">CAN_FM1R_FBM7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga657fc12fd334bc626b2eb53fb03457b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bc390ed9a658014fd09fd1073e3037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037">CAN_FM1R_FBM8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gab6bc390ed9a658014fd09fd1073e3037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375758246b99234dda725b7c64daff32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32">CAN_FM1R_FBM9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga375758246b99234dda725b7c64daff32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a98c6bde07c570463b6c0e32c0f6805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805">CAN_FM1R_FBM10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga0a98c6bde07c570463b6c0e32c0f6805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab88796333c19954176ef77208cae4964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964">CAN_FM1R_FBM11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gab88796333c19954176ef77208cae4964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858eaac0a8e23c03e13e5c1736bf9842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842">CAN_FM1R_FBM12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga858eaac0a8e23c03e13e5c1736bf9842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03b553802edd3ae23b70e97228b6dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc">CAN_FM1R_FBM13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaf03b553802edd3ae23b70e97228b6dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41471f35878bcdff72d9cd05acf4714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714">CAN_FS1R_FSC</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td></tr>
<tr class="separator:gab41471f35878bcdff72d9cd05acf4714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5ea9e0ed17df35894fff7828c89cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad">CAN_FS1R_FSC0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gaab5ea9e0ed17df35894fff7828c89cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83304e93d2e75c1cd8bfe7c2ec30c1c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8">CAN_FS1R_FSC1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga83304e93d2e75c1cd8bfe7c2ec30c1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ba1fa61fcf851188a6f16323dda1358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358">CAN_FS1R_FSC2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga0ba1fa61fcf851188a6f16323dda1358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2175f52f4308c088458f9e54a1f1354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354">CAN_FS1R_FSC3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gaf2175f52f4308c088458f9e54a1f1354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791ac090d6a8f2c79cd72f9072aef30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f">CAN_FS1R_FSC4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga791ac090d6a8f2c79cd72f9072aef30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4ef2030ec70a4635ca4ac38cca76cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb">CAN_FS1R_FSC5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gadb4ef2030ec70a4635ca4ac38cca76cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf015be41f803007b9d0b2f3371e3621b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b">CAN_FS1R_FSC6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaf015be41f803007b9d0b2f3371e3621b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206d175417e2c787b44b0734708a5c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a">CAN_FS1R_FSC7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga206d175417e2c787b44b0734708a5c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7209f008874dadf147cb5357ee46c226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226">CAN_FS1R_FSC8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga7209f008874dadf147cb5357ee46c226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b4d8fa56d898ad6bf66ba8a4e098eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb">CAN_FS1R_FSC9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga58b4d8fa56d898ad6bf66ba8a4e098eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93162a66091ffd4829ed8265f53fe977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977">CAN_FS1R_FSC10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga93162a66091ffd4829ed8265f53fe977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e0bf399ea9175123c95c7010ef527d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d">CAN_FS1R_FSC11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaf2e0bf399ea9175123c95c7010ef527d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ea9e9c914052e2aecab16d57f2569d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d">CAN_FS1R_FSC12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga89ea9e9c914052e2aecab16d57f2569d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2df1f2a554fc014529da34620739bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4">CAN_FS1R_FSC13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaf2df1f2a554fc014529da34620739bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16fa4bf13579d29b57f7602489d043fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe">CAN_FFA1R_FFA</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td></tr>
<tr class="separator:ga16fa4bf13579d29b57f7602489d043fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1a0f95bac4fed1a801da0cdbf2a833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833">CAN_FFA1R_FFA0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga4b1a0f95bac4fed1a801da0cdbf2a833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba35e135e17431de861e57b550421386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386">CAN_FFA1R_FFA1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gaba35e135e17431de861e57b550421386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b64393197f5cd0bd6e4853828a98065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065">CAN_FFA1R_FFA2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga5b64393197f5cd0bd6e4853828a98065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga111ce1e4500e2c0f543128dddbe941e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9">CAN_FFA1R_FFA3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga111ce1e4500e2c0f543128dddbe941e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a824c777e7fea25f580bc313ed2ece6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6">CAN_FFA1R_FFA4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga8a824c777e7fea25f580bc313ed2ece6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd571c9c746225e9b856ce3a46c3bb2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f">CAN_FFA1R_FFA5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gabd571c9c746225e9b856ce3a46c3bb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2afec157fe9684f1fa4b4401500f035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035">CAN_FFA1R_FFA6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gab2afec157fe9684f1fa4b4401500f035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d70e150cfd4866ea6b0a264ad45f51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b">CAN_FFA1R_FFA7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga2d70e150cfd4866ea6b0a264ad45f51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa802583aa70aadeb46366ff98eccaf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1">CAN_FFA1R_FFA8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gafa802583aa70aadeb46366ff98eccaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee7da4c7e42fa7576d965c4bf94c089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089">CAN_FFA1R_FFA9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga6ee7da4c7e42fa7576d965c4bf94c089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac0384eab9b0cfdb491a960279fc438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438">CAN_FFA1R_FFA10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga8ac0384eab9b0cfdb491a960279fc438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd7e79ab503ec5143b5848edac71817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817">CAN_FFA1R_FFA11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gaacd7e79ab503ec5143b5848edac71817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7873f1526050f5e666c22fb6a7e68b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65">CAN_FFA1R_FFA12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga7873f1526050f5e666c22fb6a7e68b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74339b69a2e6f67df9b6e136089c0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee">CAN_FFA1R_FFA13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gac74339b69a2e6f67df9b6e136089c0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa571445875b08a9514e1d1b410a93ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd">CAN_FA1R_FACT</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td></tr>
<tr class="separator:gaa571445875b08a9514e1d1b410a93ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ec1e2f9b9ccf2b4869cdf7c7328e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60">CAN_FA1R_FACT0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gab3ec1e2f9b9ccf2b4869cdf7c7328e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2457026460aecb52dba7ea17237b4dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe">CAN_FA1R_FACT1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga2457026460aecb52dba7ea17237b4dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66354c26d0252cc86729365b315a69ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee">CAN_FA1R_FACT2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga66354c26d0252cc86729365b315a69ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087dc5f2bdfe084eb98d2a0d06a29f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d">CAN_FA1R_FACT3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga087dc5f2bdfe084eb98d2a0d06a29f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c46367b7e5ea831e34ba4cf824a63da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da">CAN_FA1R_FACT4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga6c46367b7e5ea831e34ba4cf824a63da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548238c7babf34116fdb44b4575e2664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664">CAN_FA1R_FACT5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga548238c7babf34116fdb44b4575e2664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae403370a70f9ea2b6f9b449cafa6a91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c">CAN_FA1R_FACT6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gae403370a70f9ea2b6f9b449cafa6a91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e9f4334cf3bf9e7e30d5edf278a02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b">CAN_FA1R_FACT7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga33e9f4334cf3bf9e7e30d5edf278a02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ccbdd2932828bfa1d68777cb595f12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e">CAN_FA1R_FACT8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga0ccbdd2932828bfa1d68777cb595f12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e4011791e551feeae33c47ef2b6a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a">CAN_FA1R_FACT9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gaf8e4011791e551feeae33c47ef2b6a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19696d8b702b33eafe7f18aa0c6c1955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955">CAN_FA1R_FACT10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga19696d8b702b33eafe7f18aa0c6c1955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e5e3ccd4250ad2360b91ef51248a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66">CAN_FA1R_FACT11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga89e5e3ccd4250ad2360b91ef51248a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78ec392640f05b20a7c6877983588ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae">CAN_FA1R_FACT12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gae78ec392640f05b20a7c6877983588ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa722eeef87f8a3f58ebfcb531645cc05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05">CAN_FA1R_FACT13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gaa722eeef87f8a3f58ebfcb531645cc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38014ea45b62975627f8e222390f6819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819">CAN_F0R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga38014ea45b62975627f8e222390f6819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e01c05df79304035c7aab1c7295bf3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f">CAN_F0R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9e01c05df79304035c7aab1c7295bf3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083282146d4db7f757fef86cf302eded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded">CAN_F0R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga083282146d4db7f757fef86cf302eded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a1adc2e4e550a38649a2bfd3662680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680">CAN_F0R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gae4a1adc2e4e550a38649a2bfd3662680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0bfa15bf30fefb21f351228cde87981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981">CAN_F0R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaa0bfa15bf30fefb21f351228cde87981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5381c154ba89611bf4381657305ecb85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85">CAN_F0R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga5381c154ba89611bf4381657305ecb85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae224160853946732608f00ad008a6b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a">CAN_F0R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gae224160853946732608f00ad008a6b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c44034b5f42fa8250dbb8e46bc83eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb">CAN_F0R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa0c44034b5f42fa8250dbb8e46bc83eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465e092af3e73882f9eaffad13f36dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea">CAN_F0R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga465e092af3e73882f9eaffad13f36dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1cb7ff6d513fec365eb5a830c3746f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0">CAN_F0R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gad1cb7ff6d513fec365eb5a830c3746f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8a688856ca6b53417948f79932534d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d">CAN_F0R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga6b8a688856ca6b53417948f79932534d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b81011a2d626ac398a387c89055935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935">CAN_F0R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga72b81011a2d626ac398a387c89055935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac178a6710aeb6c58f725dd7f00af5d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a">CAN_F0R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gac178a6710aeb6c58f725dd7f00af5d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aee1182bef65da056242c4ed49dd0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef">CAN_F0R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga8aee1182bef65da056242c4ed49dd0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe16c95f454da44949977e4225590658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658">CAN_F0R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gafe16c95f454da44949977e4225590658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb07dca9fddf64a3476f25f227e33e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f">CAN_F0R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gabb07dca9fddf64a3476f25f227e33e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf019423a4b07e564dfe917b859e68e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80">CAN_F0R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaf019423a4b07e564dfe917b859e68e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee508d40637a9d558d2ab85753395bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd">CAN_F0R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga6ee508d40637a9d558d2ab85753395bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827a459cd51a193d571a16e1d38fac22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22">CAN_F0R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga827a459cd51a193d571a16e1d38fac22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ecfbfd6f5e129d690f1cb62ee344d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78">CAN_F0R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga1ecfbfd6f5e129d690f1cb62ee344d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0568e276f245e1f167e673a1f5b92e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e">CAN_F0R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga3a0568e276f245e1f167e673a1f5b92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb71599bae1e35e750524708ac5824f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1">CAN_F0R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gabb71599bae1e35e750524708ac5824f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7589f9a62f9f5406934266820a265f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a">CAN_F0R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga7589f9a62f9f5406934266820a265f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a0db2ff3fcf3ecd929d61e548905685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685">CAN_F0R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga7a0db2ff3fcf3ecd929d61e548905685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2161321c3b0857a9ca07bc45ac9cd1be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be">CAN_F0R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga2161321c3b0857a9ca07bc45ac9cd1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c1d5ccfd6241059822a3aadc1053d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d">CAN_F0R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaa85c1d5ccfd6241059822a3aadc1053d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d82ba565f065b4dec733d002c02498b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b">CAN_F0R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga2d82ba565f065b4dec733d002c02498b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199d63d7155cb5212982d4902e31e70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c">CAN_F0R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga199d63d7155cb5212982d4902e31e70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82d92ad6fb51b340e8a52da903e1009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009">CAN_F0R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gac82d92ad6fb51b340e8a52da903e1009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0a651933135336bc14baa3e0a56ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1">CAN_F0R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaaa0a651933135336bc14baa3e0a56ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2a1d8bb83dfcd9f13d25e8ed098b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54">CAN_F0R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaad2a1d8bb83dfcd9f13d25e8ed098b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9745bc78a65538cbe0fb0d09911554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554">CAN_F0R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga6c9745bc78a65538cbe0fb0d09911554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf74bbd84aff2eb3891f6f6d0c418793c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c">CAN_F1R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf74bbd84aff2eb3891f6f6d0c418793c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2cb33663f4220e5a0d416cbddcec193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193">CAN_F1R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaa2cb33663f4220e5a0d416cbddcec193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d75200e9ead1afbe88add086ac4bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4">CAN_F1R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga86d75200e9ead1afbe88add086ac4bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4dbe3b567fca94f5d5e4c877e0383d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4">CAN_F1R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaa4dbe3b567fca94f5d5e4c877e0383d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab74c1e5fba0af06b783289d56a8d743a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a">CAN_F1R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gab74c1e5fba0af06b783289d56a8d743a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163dda15630c6f057bac420a8cb393d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8">CAN_F1R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga163dda15630c6f057bac420a8cb393d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd27041e24d500c940abed9aaa53910d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d">CAN_F1R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gadd27041e24d500c940abed9aaa53910d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadfffc15f309b85cc3abd7439ea4b8c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6">CAN_F1R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaadfffc15f309b85cc3abd7439ea4b8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2588b13464de27f12768d33a75d2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba">CAN_F1R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gadf2588b13464de27f12768d33a75d2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga979839e5c63f94eb294a09b74f5c09bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf">CAN_F1R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga979839e5c63f94eb294a09b74f5c09bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f049fa606d557a8a468747c6d285357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357">CAN_F1R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga7f049fa606d557a8a468747c6d285357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43409866ee9e6ea1712f50679a4bb212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212">CAN_F1R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga43409866ee9e6ea1712f50679a4bb212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f86fb2f2080f513d8392d389cdaa1fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd">CAN_F1R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga3f86fb2f2080f513d8392d389cdaa1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1b7aeeb196a6564b2b3f049590520e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e">CAN_F1R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga2c1b7aeeb196a6564b2b3f049590520e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45bad406315318f9cecb0c783ac7218d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d">CAN_F1R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga45bad406315318f9cecb0c783ac7218d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b105deaf668c0e04950be0de975bcde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde">CAN_F1R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga9b105deaf668c0e04950be0de975bcde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84fabcf9736d7ef78587ff63cb6b1373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373">CAN_F1R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga84fabcf9736d7ef78587ff63cb6b1373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966d41aca2269fd8cb6830dbbd176140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140">CAN_F1R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga966d41aca2269fd8cb6830dbbd176140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7">CAN_F1R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb64b2b59f73045b3ead12ab1211b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b">CAN_F1R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga3fb64b2b59f73045b3ead12ab1211b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad558faeeeaf748bdface31d4bd3ed5b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6">CAN_F1R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gad558faeeeaf748bdface31d4bd3ed5b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16bc53f206b1f318e5fe8c248294fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec">CAN_F1R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gab16bc53f206b1f318e5fe8c248294fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42841c82744146dc70e8e679b5904e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02">CAN_F1R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga42841c82744146dc70e8e679b5904e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f961b642e42faaaf495c9ec099c128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128">CAN_F1R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gad1f961b642e42faaaf495c9ec099c128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96670686c71a15631ec2f772973dd7d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5">CAN_F1R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga96670686c71a15631ec2f772973dd7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d8b1a30c3a6ae1f75369abc445ab7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d">CAN_F1R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaa2d8b1a30c3a6ae1f75369abc445ab7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf027c958889ab93acfb1b86988269874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874">CAN_F1R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaf027c958889ab93acfb1b86988269874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32400e283bc0037da21f0c913bb860b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6">CAN_F1R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga32400e283bc0037da21f0c913bb860b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0467d664f27b3ca8ef4ad220593c46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46">CAN_F1R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gadb0467d664f27b3ca8ef4ad220593c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c3e3090ab67a54830be208a628efd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f">CAN_F1R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga1c3e3090ab67a54830be208a628efd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85034e026be1af5e45e5d15537449e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d">CAN_F1R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga85034e026be1af5e45e5d15537449e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddfc083d58a190057fb67e4eb31136b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b">CAN_F1R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga6ddfc083d58a190057fb67e4eb31136b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17f4c3e553020ee893415796bd29d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84">CAN_F2R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf17f4c3e553020ee893415796bd29d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97de172023462e5f40d4b420209809b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b">CAN_F2R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gae97de172023462e5f40d4b420209809b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23008ac61893eb6a65ab9041c53a84ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee">CAN_F2R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga23008ac61893eb6a65ab9041c53a84ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad559580b386d0c621a6bf7292c706e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36">CAN_F2R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gad559580b386d0c621a6bf7292c706e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e52ca421788d68f3edb9a52434374dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd">CAN_F2R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga0e52ca421788d68f3edb9a52434374dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a97a9711a0a53a7ee18907e95d8887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887">CAN_F2R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga96a97a9711a0a53a7ee18907e95d8887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f73f1bd0d3246f27d7a91a620fb3cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7">CAN_F2R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga6f73f1bd0d3246f27d7a91a620fb3cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72bf4a6050af614eb1ac85c76feb95cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc">CAN_F2R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga72bf4a6050af614eb1ac85c76feb95cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad484c083bc2023deda5840facc549908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908">CAN_F2R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gad484c083bc2023deda5840facc549908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0e05e4824f05e2cf12b3d0a0b7f319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319">CAN_F2R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga0d0e05e4824f05e2cf12b3d0a0b7f319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022da7a86e8174aff1054eb1aef2c73c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c">CAN_F2R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga022da7a86e8174aff1054eb1aef2c73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf715fa1ef43c8461408944e4aecec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7">CAN_F2R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaedf715fa1ef43c8461408944e4aecec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47960a79c582cbc9bfef85c411a2be94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94">CAN_F2R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga47960a79c582cbc9bfef85c411a2be94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a">CAN_F2R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421a366074fb422686461a92abd1259e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e">CAN_F2R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga421a366074fb422686461a92abd1259e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga178a0308db954b97818401be1f28a990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990">CAN_F2R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga178a0308db954b97818401be1f28a990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab60aef7e45f8d12777032321a33cdb38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38">CAN_F2R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gab60aef7e45f8d12777032321a33cdb38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0483dac5b6986246a3ba106fbeb8e3bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd">CAN_F2R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga0483dac5b6986246a3ba106fbeb8e3bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259b472c9c9f158e1701c8b8d5a940b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9">CAN_F2R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga259b472c9c9f158e1701c8b8d5a940b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23db612c79422bee815e437d6aaf5a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c">CAN_F2R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga23db612c79422bee815e437d6aaf5a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9a469e877bfa29f4edb66730c43d43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43">CAN_F2R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaef9a469e877bfa29f4edb66730c43d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edc4a54cc13f63afe8dbe3aa37776a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5">CAN_F2R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga4edc4a54cc13f63afe8dbe3aa37776a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169f5fb3dd35ae2b048c8c05c3e202d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7">CAN_F2R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga169f5fb3dd35ae2b048c8c05c3e202d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0073b206235b3c33a9b831e5027e3bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0">CAN_F2R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga0073b206235b3c33a9b831e5027e3bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga459caea38417d17c042e52ba38eb3c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b">CAN_F2R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga459caea38417d17c042e52ba38eb3c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0da8cd8657f6e67f1d86fc9f695bb4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e">CAN_F2R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gae0da8cd8657f6e67f1d86fc9f695bb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c9ae7f2eca3db813737c49d49f2b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08">CAN_F2R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga80c9ae7f2eca3db813737c49d49f2b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6b6c109e359e3d2a07e6626c2b4aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff">CAN_F2R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga1d6b6c109e359e3d2a07e6626c2b4aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4d05997d8930291c8ab2bb19545714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714">CAN_F2R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga3c4d05997d8930291c8ab2bb19545714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5431f98aafd2a7f8158a335d65ebea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1">CAN_F2R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gad5431f98aafd2a7f8158a335d65ebea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79345a758898023543bd5384be09758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758">CAN_F2R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gad79345a758898023543bd5384be09758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaada8442f47c1fffb00c13e404d036122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122">CAN_F2R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gaada8442f47c1fffb00c13e404d036122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc065319a9862c1f5ca7326b790ef53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53">CAN_F3R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga6bc065319a9862c1f5ca7326b790ef53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e636521c72a20aa8380fe4fe150b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91">CAN_F3R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga42e636521c72a20aa8380fe4fe150b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217f5b77e4fefb2d1135187ee2b5bbf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2">CAN_F3R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga217f5b77e4fefb2d1135187ee2b5bbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7693dcf6c0011bbeb19e0413a5ce1f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56">CAN_F3R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga7693dcf6c0011bbeb19e0413a5ce1f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bffde5d3e1e2e75f4facc98903620f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7">CAN_F3R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga0bffde5d3e1e2e75f4facc98903620f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30ccdfd3676f314e749cc205ffcfe1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf">CAN_F3R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga30ccdfd3676f314e749cc205ffcfe1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b2aa80397b4961a33b41303aa348ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1">CAN_F3R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga2b2aa80397b4961a33b41303aa348ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7072c9b829c7df660eb2dea05ee8d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8">CAN_F3R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga7b7072c9b829c7df660eb2dea05ee8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad016208d1aa9008aaba9a887a1e8b6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa">CAN_F3R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gad016208d1aa9008aaba9a887a1e8b6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f4f0d2b56860e36f7777ab397e8609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609">CAN_F3R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gad4f4f0d2b56860e36f7777ab397e8609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfc2559b456c3af3804a22e0fb5c50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d">CAN_F3R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gadcfc2559b456c3af3804a22e0fb5c50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df8031e3a2f661b45fdbde58a26c6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6">CAN_F3R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga7df8031e3a2f661b45fdbde58a26c6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d">CAN_F3R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fc8c778ffa6deac5a202985fdd98ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae">CAN_F3R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga95fc8c778ffa6deac5a202985fdd98ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4a4998f2ddc12771da116b1c20d765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765">CAN_F3R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga0c4a4998f2ddc12771da116b1c20d765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb6157fc48147e6c74ed348d156bfa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1">CAN_F3R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga5fb6157fc48147e6c74ed348d156bfa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcf2a14e752519bf8a90129fb9d42b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1">CAN_F3R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaadcf2a14e752519bf8a90129fb9d42b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c5296c991b481548302478df85e477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477">CAN_F3R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga47c5296c991b481548302478df85e477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657b8cda94fd736a4831ab4086ae746f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f">CAN_F3R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga657b8cda94fd736a4831ab4086ae746f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga435edc4b2055ac2d1c3ce616a9c1b236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236">CAN_F3R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga435edc4b2055ac2d1c3ce616a9c1b236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa508de7087eb832ecaf353a4b6821ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef">CAN_F3R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaaa508de7087eb832ecaf353a4b6821ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga643ceb9293665b8307e63ae0e1700d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91">CAN_F3R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga643ceb9293665b8307e63ae0e1700d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f5887e884fcf423d680798f4e372bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb">CAN_F3R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga91f5887e884fcf423d680798f4e372bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6adc9c7706f39f7c33760fe6b8c5d17e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e">CAN_F3R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga6adc9c7706f39f7c33760fe6b8c5d17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7581186f0241f6db9f63a0a0db22919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919">CAN_F3R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gad7581186f0241f6db9f63a0a0db22919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b4c084e802398ad265ceb69cfd7519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519">CAN_F3R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga43b4c084e802398ad265ceb69cfd7519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade732503a8d41e3f1bb338a2a8103bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2">CAN_F3R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gade732503a8d41e3f1bb338a2a8103bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7539a7f651425a757a549205544e508c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c">CAN_F3R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga7539a7f651425a757a549205544e508c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec25e4ba3ebaf53780e2b8da63e4a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b">CAN_F3R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga1ec25e4ba3ebaf53780e2b8da63e4a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8268be8b5477f813c165e851acd41a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2">CAN_F3R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gae8268be8b5477f813c165e851acd41a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494ad7f35d8552b8494379916a987074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074">CAN_F3R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga494ad7f35d8552b8494379916a987074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bbe0d2d24dc95e10156c2541feb4c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4">CAN_F3R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga15bbe0d2d24dc95e10156c2541feb4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb0d4d21c082c8381271ab146431993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993">CAN_F4R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga0eb0d4d21c082c8381271ab146431993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91922c78bf92f051b8e8abbf9cc1f6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9">CAN_F4R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga91922c78bf92f051b8e8abbf9cc1f6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae56f77f869114e69525353f96004f955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955">CAN_F4R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gae56f77f869114e69525353f96004f955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951a8213e55b01ecedcef870c85841e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7">CAN_F4R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga951a8213e55b01ecedcef870c85841e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga453f90cdd0b520b7d65e19af3868d4ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec">CAN_F4R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga453f90cdd0b520b7d65e19af3868d4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace348ba56c1f9676e5b605a6fe0cd52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e">CAN_F4R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gace348ba56c1f9676e5b605a6fe0cd52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99d36b50a16c38b2006fdba4683ddd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9">CAN_F4R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gae99d36b50a16c38b2006fdba4683ddd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d61ae4af9acc61476493b640cfb4745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745">CAN_F4R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5d61ae4af9acc61476493b640cfb4745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ded00ec0b6c0918b019457d6cf43f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5">CAN_F4R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga89ded00ec0b6c0918b019457d6cf43f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac658a1ced873fd9dff54833d8c413536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536">CAN_F4R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gac658a1ced873fd9dff54833d8c413536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06bc748776a78f008895be9e0cc7a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d">CAN_F4R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gad06bc748776a78f008895be9e0cc7a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf612f239dcf45bd933136a5c8c5909f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9">CAN_F4R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaf612f239dcf45bd933136a5c8c5909f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc611a52acf6dfa1df7ebf867bc7e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f">CAN_F4R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga6dc611a52acf6dfa1df7ebf867bc7e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1736bc2808a37aa82358fe1c36c963a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6">CAN_F4R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga1736bc2808a37aa82358fe1c36c963a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d7ec466bbf196a41f6da2a7b506675d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d">CAN_F4R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga7d7ec466bbf196a41f6da2a7b506675d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad30ff7e7b0c0f7e56821ecbcd6fcc23c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c">CAN_F4R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gad30ff7e7b0c0f7e56821ecbcd6fcc23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199bd29b6f3ff56150a9dcd71c8ea13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f">CAN_F4R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga199bd29b6f3ff56150a9dcd71c8ea13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893837534cbc7a043fa995de4619e2da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da">CAN_F4R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga893837534cbc7a043fa995de4619e2da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551e80c41958417cbcf1d0c53e4947a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3">CAN_F4R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga551e80c41958417cbcf1d0c53e4947a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80d9a946bd39dae4b0a862cf21f262ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed">CAN_F4R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga80d9a946bd39dae4b0a862cf21f262ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5646609987ce174cf3b94bb4538172f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4">CAN_F4R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga5646609987ce174cf3b94bb4538172f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356faa77de97c61e9b5f6b763173a987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987">CAN_F4R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga356faa77de97c61e9b5f6b763173a987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b246b3df35cc1db06e8c809137562f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f">CAN_F4R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gac6b246b3df35cc1db06e8c809137562f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4882da3ee5be3aed3d5eb46923859674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674">CAN_F4R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga4882da3ee5be3aed3d5eb46923859674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e178aa8c6f98a866aaae511b9da86c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8">CAN_F4R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga1e178aa8c6f98a866aaae511b9da86c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5ca327060530761d71362d39b2d364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364">CAN_F4R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga9a5ca327060530761d71362d39b2d364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeabe4836aed74af4adba72b2c7684a6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e">CAN_F4R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaeabe4836aed74af4adba72b2c7684a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8e7d74919e74723f7df71357cc994a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a">CAN_F4R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaaa8e7d74919e74723f7df71357cc994a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2b2b9bd5b397e58d57fb379546110b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b">CAN_F4R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga6e2b2b9bd5b397e58d57fb379546110b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb165ede225dc35a825647e5efcab437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437">CAN_F4R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaeb165ede225dc35a825647e5efcab437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7898b1f422424fd7fc0896b908748e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c">CAN_F4R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga7898b1f422424fd7fc0896b908748e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d7e6a44e87911e9cc14f6bff854fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2">CAN_F4R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga92d7e6a44e87911e9cc14f6bff854fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdf98e317662e286ad2a3344ee516df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df">CAN_F5R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga5cdf98e317662e286ad2a3344ee516df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac814c424ed2ccc11645da6e62f3fb81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81">CAN_F5R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaac814c424ed2ccc11645da6e62f3fb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0af1936dd43bd319614e3298fd28d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1">CAN_F5R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga4b0af1936dd43bd319614e3298fd28d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013f84e3f3f0e148d3a9a071ccbf6738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738">CAN_F5R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga013f84e3f3f0e148d3a9a071ccbf6738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cfc330921811d76ed6476d6935e84e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7">CAN_F5R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga7cfc330921811d76ed6476d6935e84e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9aebaa8e61198240c1564ce73acb1d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2">CAN_F5R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaf9aebaa8e61198240c1564ce73acb1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea331fb6273fda80a8f5a3dc8eaf6f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4">CAN_F5R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gadea331fb6273fda80a8f5a3dc8eaf6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7dfaacfba6a42a17b16281f690f952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952">CAN_F5R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gafc7dfaacfba6a42a17b16281f690f952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0938e0f55773406fd59c2a0bd7c46e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e">CAN_F5R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaba0938e0f55773406fd59c2a0bd7c46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9715c4445159d0068172309092e574e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3">CAN_F5R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga9715c4445159d0068172309092e574e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7de15e73395473569a447023dae53c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4">CAN_F5R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gae7de15e73395473569a447023dae53c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b60e0befdf681694bc4123b4b7f7bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd">CAN_F5R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga39b60e0befdf681694bc4123b4b7f7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc4598d0d603c802b7140f967d84e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c">CAN_F5R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga0bc4598d0d603c802b7140f967d84e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b4439ac4bc79ff74d21060ff533b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12">CAN_F5R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gac8b4439ac4bc79ff74d21060ff533b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d117ee64d9c1673f22f12f24bd481a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4">CAN_F5R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga0d117ee64d9c1673f22f12f24bd481a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf761c448bf29c4d93f4c2a75981fa049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049">CAN_F5R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaf761c448bf29c4d93f4c2a75981fa049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87543e5b7c48580ca9925402ab6ca5a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7">CAN_F5R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga87543e5b7c48580ca9925402ab6ca5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9c39ec4649cd68a540c88c3c64d506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506">CAN_F5R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga9b9c39ec4649cd68a540c88c3c64d506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4992301536d388de215273769708b843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843">CAN_F5R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga4992301536d388de215273769708b843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21c0b793d7aff03497a95d5c6528ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2">CAN_F5R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gab21c0b793d7aff03497a95d5c6528ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c4c5d06a9da5f853aaede3470b07f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4">CAN_F5R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaf1c4c5d06a9da5f853aaede3470b07f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91214f1f7dbb4b75b0c425624640fd76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76">CAN_F5R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga91214f1f7dbb4b75b0c425624640fd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b24151a68c59fe0f3aa15e498fdc739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739">CAN_F5R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga1b24151a68c59fe0f3aa15e498fdc739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea89ef2e5c3dafae174b671c8e083d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2">CAN_F5R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gadea89ef2e5c3dafae174b671c8e083d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2acccf9ab5708116cd888f2d65da54cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc">CAN_F5R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga2acccf9ab5708116cd888f2d65da54cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0b9425117a2409b61032a9c746c2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5">CAN_F5R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga3c0b9425117a2409b61032a9c746c2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0d31d96e75ea32299e78845f584632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632">CAN_F5R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga0a0d31d96e75ea32299e78845f584632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5db4ad8b19580b895356fff66bb6be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be">CAN_F5R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gade5db4ad8b19580b895356fff66bb6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acec834c3eaf55af5e745d6988ddc1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e">CAN_F5R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga4acec834c3eaf55af5e745d6988ddc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923a0086ada8e09a9202338b588f27d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1">CAN_F5R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga923a0086ada8e09a9202338b588f27d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840d2b3f751753e9d21b2e23506e6995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995">CAN_F5R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga840d2b3f751753e9d21b2e23506e6995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d28066798958e5730a95353690bcd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0">CAN_F5R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gac8d28066798958e5730a95353690bcd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb57fe42259bd37deffe11eded640c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76">CAN_F6R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gacb57fe42259bd37deffe11eded640c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1de288e28d5547106645ecc5b0c47f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a">CAN_F6R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga1de288e28d5547106645ecc5b0c47f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8662caaa28aee37b2689f55400b75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c">CAN_F6R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaaa8662caaa28aee37b2689f55400b75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ccedde67989fcbaa84cae9cae4b1eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb">CAN_F6R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gae4ccedde67989fcbaa84cae9cae4b1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b063b3c14fd27bd63c03f878ac6cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc">CAN_F6R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga45b063b3c14fd27bd63c03f878ac6cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f8566fab72dec6d52ad7262e67cbcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc">CAN_F6R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga32f8566fab72dec6d52ad7262e67cbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8636ecdacc3ca05d69e66737b7f2e7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf">CAN_F6R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga8636ecdacc3ca05d69e66737b7f2e7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb555ddab4853625c9b48b24e88d0dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8">CAN_F6R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gadb555ddab4853625c9b48b24e88d0dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e7ca2d014d77152ff0e6bbb8d5fb63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63">CAN_F6R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaa1e7ca2d014d77152ff0e6bbb8d5fb63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4dc5e57c209eb4d3c5ed94b3a2e897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897">CAN_F6R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gafe4dc5e57c209eb4d3c5ed94b3a2e897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63ca9ec114f553d68e0b0d38ae57ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0">CAN_F6R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaa63ca9ec114f553d68e0b0d38ae57ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3394a2675a7cb30556a40cc5b77c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08">CAN_F6R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gadf3394a2675a7cb30556a40cc5b77c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c9c04edb492e48619de926196ab695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695">CAN_F6R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gae9c9c04edb492e48619de926196ab695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070e91897e07ae11a9d2f60ff31e196a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a">CAN_F6R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga070e91897e07ae11a9d2f60ff31e196a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3479321a85f1f55e24a1b56d13226a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22">CAN_F6R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga3479321a85f1f55e24a1b56d13226a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a998a2b37fde5207b286a58c115a9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8">CAN_F6R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga9a998a2b37fde5207b286a58c115a9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891ad3d341cee397d49fc982c509f7d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5">CAN_F6R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga891ad3d341cee397d49fc982c509f7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a70606f1b07a6bbb5ae4fe8ad374e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5">CAN_F6R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gac4a70606f1b07a6bbb5ae4fe8ad374e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1542ea54030e3052c8991b249cd0e504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504">CAN_F6R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga1542ea54030e3052c8991b249cd0e504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1a7c680bcfc57c6cc521cbaa0749d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6">CAN_F6R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga1e1a7c680bcfc57c6cc521cbaa0749d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fba31d938ab3492c8855c26bebfbef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2">CAN_F6R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga6fba31d938ab3492c8855c26bebfbef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556f3b08cee839e038109e604e5bba4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c">CAN_F6R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga556f3b08cee839e038109e604e5bba4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc41162219ed6f5be1b5ae7ba328754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754">CAN_F6R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gafdc41162219ed6f5be1b5ae7ba328754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f4fd5c28d2fd7475081b39b2b358c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6">CAN_F6R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga89f4fd5c28d2fd7475081b39b2b358c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5eb9d0f3cad0eeea398f2ba5fd83cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2">CAN_F6R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gac5eb9d0f3cad0eeea398f2ba5fd83cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3fa46e9d1fafcb3eb1189d6d43692cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd">CAN_F6R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaa3fa46e9d1fafcb3eb1189d6d43692cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9168b4d12ddb654b397ce3ffb66af4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c">CAN_F6R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gab9168b4d12ddb654b397ce3ffb66af4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610fdf301fb1cff5af38f83b4e0c81b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1">CAN_F6R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga610fdf301fb1cff5af38f83b4e0c81b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3e033aae51ff31b75fb801599232f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5">CAN_F6R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga8a3e033aae51ff31b75fb801599232f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga868ae6fc3bbe273b44d250791a80df58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58">CAN_F6R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga868ae6fc3bbe273b44d250791a80df58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe08696e215f9e8f1605e60e4817dd8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b">CAN_F6R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gafe08696e215f9e8f1605e60e4817dd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b2dffd9969ff8658b45a7a2bb1c5ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee">CAN_F6R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga69b2dffd9969ff8658b45a7a2bb1c5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2217bcc5b82de25751d3984884b0e0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1">CAN_F7R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga2217bcc5b82de25751d3984884b0e0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71cbdd5cbe109fde119adb86d64f0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7">CAN_F7R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaf71cbdd5cbe109fde119adb86d64f0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a7a004058a6b10b5cb3374eb82dd1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d">CAN_F7R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaa0a7a004058a6b10b5cb3374eb82dd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2224329373b490c8dd4f0c148ef58997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997">CAN_F7R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga2224329373b490c8dd4f0c148ef58997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3574ea4882319ac08e0df065bdd3566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566">CAN_F7R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gad3574ea4882319ac08e0df065bdd3566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f63e712a9a57dacab2874dd695254d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d">CAN_F7R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga76f63e712a9a57dacab2874dd695254d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d969f17f8a25a63cb056ee2cb622d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3">CAN_F7R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga22d969f17f8a25a63cb056ee2cb622d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae89ec51b51c83c108880e361caf17ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac">CAN_F7R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaae89ec51b51c83c108880e361caf17ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fca99c67cab6713605e14d96a9df62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62">CAN_F7R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga67fca99c67cab6713605e14d96a9df62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd1ef8f0870bc5a5422a6bedbb61d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40">CAN_F7R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaacd1ef8f0870bc5a5422a6bedbb61d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56408d9914f566396d64609830e2d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f">CAN_F7R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaf56408d9914f566396d64609830e2d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65947100832111c7fb427d1982f801eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb">CAN_F7R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga65947100832111c7fb427d1982f801eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175ed9cdbbf756ec76b9c6fb1f69adff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff">CAN_F7R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga175ed9cdbbf756ec76b9c6fb1f69adff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91af48b8cd11f119d257311dcf2cc291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291">CAN_F7R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga91af48b8cd11f119d257311dcf2cc291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7108bc449a6e328748dd8d2209b83753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753">CAN_F7R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga7108bc449a6e328748dd8d2209b83753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc47acac1bb59603f58d9aef661d9334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334">CAN_F7R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gacc47acac1bb59603f58d9aef661d9334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b07b4ebfaac9e60d6042b1bff98ec33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33">CAN_F7R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga7b07b4ebfaac9e60d6042b1bff98ec33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3328e95d8ae911adc0e5dd4128f8161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161">CAN_F7R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gad3328e95d8ae911adc0e5dd4128f8161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473e4917f35772cd08b06e166d6e475e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e">CAN_F7R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga473e4917f35772cd08b06e166d6e475e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40a4dd0979fb7ffba4b4192fe6dde5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f">CAN_F7R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaf40a4dd0979fb7ffba4b4192fe6dde5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5854aa102655334a6242e43c0b25aede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede">CAN_F7R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga5854aa102655334a6242e43c0b25aede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505dbdeaf89d103795046fb689b81664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664">CAN_F7R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga505dbdeaf89d103795046fb689b81664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692f7a0bbc73be14e9d554394dceb176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176">CAN_F7R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga692f7a0bbc73be14e9d554394dceb176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a93f243e7acf3f749f2b6ec8ae7bc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f">CAN_F7R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga5a93f243e7acf3f749f2b6ec8ae7bc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68815c969c231268a63c8809a55bc866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866">CAN_F7R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga68815c969c231268a63c8809a55bc866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7055881b4a6d9fe51e8dcfb99a546139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139">CAN_F7R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga7055881b4a6d9fe51e8dcfb99a546139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ab918d9499635e8199a143833c6fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb">CAN_F7R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga19ab918d9499635e8199a143833c6fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8360f2a2ba21a1b2f361d4330026edfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd">CAN_F7R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga8360f2a2ba21a1b2f361d4330026edfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681e922052442801310265bab7356fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4">CAN_F7R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga681e922052442801310265bab7356fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12aa3a716a85bf96a1496ecaeae0cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec">CAN_F7R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gab12aa3a716a85bf96a1496ecaeae0cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6774583920f7cd42976daa4cf389eff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3">CAN_F7R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga6774583920f7cd42976daa4cf389eff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9990b9fd20bbe0ff114acace0cb47ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7">CAN_F7R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga9990b9fd20bbe0ff114acace0cb47ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13cd870005a4712c3a8b9675a962c642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642">CAN_F8R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga13cd870005a4712c3a8b9675a962c642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49082d55960382ded8b2f7235dd3b33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d">CAN_F8R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga49082d55960382ded8b2f7235dd3b33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb99f376b40d3933ce6a28ad31f496a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a">CAN_F8R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gafdb99f376b40d3933ce6a28ad31f496a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd97fc37fa6ffadbb7af4f9ddf1d014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014">CAN_F8R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga2cd97fc37fa6ffadbb7af4f9ddf1d014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5842614b55172086992fc085955168d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7">CAN_F8R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga5842614b55172086992fc085955168d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373c77cab88912e816a6e12195bd3205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205">CAN_F8R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga373c77cab88912e816a6e12195bd3205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5937607627dd44c4fb79f9063534e2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1">CAN_F8R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga5937607627dd44c4fb79f9063534e2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6765194a47f1a6d7dfbf78e0b4139c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c">CAN_F8R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5b6765194a47f1a6d7dfbf78e0b4139c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa79159b413994d12b593cc4f1b23d1fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa">CAN_F8R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaa79159b413994d12b593cc4f1b23d1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b959e903cdac33f5da71aa5c7477a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d">CAN_F8R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga2b959e903cdac33f5da71aa5c7477a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5de7f304ca7bfcb9e78c9c2d346d300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300">CAN_F8R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gab5de7f304ca7bfcb9e78c9c2d346d300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d5a19fa7032ef2b68e2feebd0db15e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6">CAN_F8R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga0d5a19fa7032ef2b68e2feebd0db15e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943a685663474ed7aa509eaccbda2ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb">CAN_F8R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga943a685663474ed7aa509eaccbda2ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668cb8a75c4166b5287a09ba98c8ec70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70">CAN_F8R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga668cb8a75c4166b5287a09ba98c8ec70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84727d6a0fdcb2870529d7a371a0b660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660">CAN_F8R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga84727d6a0fdcb2870529d7a371a0b660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb9c851eb03c49bc02f686aee490a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28">CAN_F8R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga9eb9c851eb03c49bc02f686aee490a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccc46770c70da8546bbbcf492bcdd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95">CAN_F8R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga4ccc46770c70da8546bbbcf492bcdd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24b0628e89b2c27cb9e13b0492876eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb">CAN_F8R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaf24b0628e89b2c27cb9e13b0492876eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b946c123c3c3f1cdbd1272db24c58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b">CAN_F8R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga36b946c123c3c3f1cdbd1272db24c58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91129b8b7746111a31a968c1f1a8b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19">CAN_F8R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gab91129b8b7746111a31a968c1f1a8b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19663b29868ae926896961451768d748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748">CAN_F8R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga19663b29868ae926896961451768d748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d8c89621a78de5177481d217bb5033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033">CAN_F8R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga19d8c89621a78de5177481d217bb5033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab265fadfeb8674b869264ad25bedcac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4">CAN_F8R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gab265fadfeb8674b869264ad25bedcac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102fdb92fecd6aa86e5dbd2fea2b2e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79">CAN_F8R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga102fdb92fecd6aa86e5dbd2fea2b2e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b73f4ab4941e6d920e75f7197ed025b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b">CAN_F8R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga0b73f4ab4941e6d920e75f7197ed025b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d72a1b4728fa13d4a2a3f7478f8398b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b">CAN_F8R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga9d72a1b4728fa13d4a2a3f7478f8398b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5826d272442cf9b69336172a039bc439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439">CAN_F8R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga5826d272442cf9b69336172a039bc439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb656881f89c0da122383403a816ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1">CAN_F8R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gacdb656881f89c0da122383403a816ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8c536aab73553ff1913ba806be351c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c">CAN_F8R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga2d8c536aab73553ff1913ba806be351c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb8328cdbf23c9982b769bd39a24113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113">CAN_F8R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga8fb8328cdbf23c9982b769bd39a24113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78861665c78657330f9fcfc17283529f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f">CAN_F8R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga78861665c78657330f9fcfc17283529f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2fa38175302b2d91f2b45ae16c5db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7">CAN_F8R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga6b2fa38175302b2d91f2b45ae16c5db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930a17d830cb9a95a79531dac2220785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785">CAN_F9R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga930a17d830cb9a95a79531dac2220785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8671eac978ebea75e6345adbcdf78026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026">CAN_F9R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga8671eac978ebea75e6345adbcdf78026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3585fb5ee4081dffeb2a2dda1ce72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f">CAN_F9R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaee3585fb5ee4081dffeb2a2dda1ce72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807e831fafa69e9df65618de855ea186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186">CAN_F9R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga807e831fafa69e9df65618de855ea186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddce646e28626a508b2f98c4f35148b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3">CAN_F9R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaddce646e28626a508b2f98c4f35148b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea72662e0243714ace5c0b48e7912f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6">CAN_F9R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga9ea72662e0243714ace5c0b48e7912f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b08ddbc0bed91c6a1933e6485ded5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2">CAN_F9R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga6b08ddbc0bed91c6a1933e6485ded5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21fd9c8c790d4bc229c7ccb6d99dd36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36">CAN_F9R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gae21fd9c8c790d4bc229c7ccb6d99dd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1a8f02576caccfddc12f2ead734762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762">CAN_F9R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gadf1a8f02576caccfddc12f2ead734762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a2594aaa275fd88225927e7115085b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b">CAN_F9R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga80a2594aaa275fd88225927e7115085b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db445a3214057317d84269116c9a3de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de">CAN_F9R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga3db445a3214057317d84269116c9a3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf09c1d038af593122315a878c15f608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608">CAN_F9R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gadf09c1d038af593122315a878c15f608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b2a29143ddf47eb1eddf76f9289cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9">CAN_F9R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga12b2a29143ddf47eb1eddf76f9289cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga691bc907b71c30dffdf246c95240ac9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b">CAN_F9R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga691bc907b71c30dffdf246c95240ac9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8669ceaa46f5aecada88accedfb4dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb">CAN_F9R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaf8669ceaa46f5aecada88accedfb4dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35e8769a1e21c4cf3714667e07201804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804">CAN_F9R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga35e8769a1e21c4cf3714667e07201804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7060a1863aa5b08ce8469001d46c630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630">CAN_F9R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gad7060a1863aa5b08ce8469001d46c630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf015fb7231bd315f82948019dcfc725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725">CAN_F9R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gacf015fb7231bd315f82948019dcfc725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c06b01abb3414394747a7cf8eac888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888">CAN_F9R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga02c06b01abb3414394747a7cf8eac888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a1a20417252e33a4817c0530745239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239">CAN_F9R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga99a1a20417252e33a4817c0530745239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c0f503e2ef85b3b6332ccbca7b0251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251">CAN_F9R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga09c0f503e2ef85b3b6332ccbca7b0251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab12d06dee3d6dad5fd7c56c23c70d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1">CAN_F9R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gacab12d06dee3d6dad5fd7c56c23c70d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c72a8d17db1de69086f19579b169c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04">CAN_F9R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga5c72a8d17db1de69086f19579b169c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb3ba674ec6c82ed108f6c0bfb2f854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854">CAN_F9R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga4bb3ba674ec6c82ed108f6c0bfb2f854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba13bd7fa1e4c2eaef3de31d933cbc10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10">CAN_F9R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaba13bd7fa1e4c2eaef3de31d933cbc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72247fe16d8f777c26726063fa43536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536">CAN_F9R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaa72247fe16d8f777c26726063fa43536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d7c1678449ff8f4e4b6f548ba85be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4">CAN_F9R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga32d7c1678449ff8f4e4b6f548ba85be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678d4a0a39b379db5c2e0285782c686f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f">CAN_F9R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga678d4a0a39b379db5c2e0285782c686f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6033aa5f4d140dc48ddb4a777583163c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c">CAN_F9R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga6033aa5f4d140dc48ddb4a777583163c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fda159c684d7361094da1883473b544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544">CAN_F9R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga9fda159c684d7361094da1883473b544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83cf4080564c51a0123b97840576c0ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab">CAN_F9R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga83cf4080564c51a0123b97840576c0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127c155bc5c5236f04cfdcf96ff66cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5">CAN_F9R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga127c155bc5c5236f04cfdcf96ff66cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5b5b7bc147da430d9c8fbe03679ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3">CAN_F10R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga1d5b5b7bc147da430d9c8fbe03679ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed7be0180fd7096f10cfde27261ecc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9">CAN_F10R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga3ed7be0180fd7096f10cfde27261ecc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad099442eb6b71912a81d1f6fccbaec0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a">CAN_F10R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad099442eb6b71912a81d1f6fccbaec0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4024c53b7b0cec550baed99ae92e3465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465">CAN_F10R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga4024c53b7b0cec550baed99ae92e3465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1859eaac9ae1220c752218e5ad526179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179">CAN_F10R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga1859eaac9ae1220c752218e5ad526179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5683dc25f0aae9a802a5f57c88bec856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856">CAN_F10R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga5683dc25f0aae9a802a5f57c88bec856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83dd9ce8a2c7917e278ce4755f8f43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e">CAN_F10R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gae83dd9ce8a2c7917e278ce4755f8f43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ad070c9f5abca3c9b9095e3a13db9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c">CAN_F10R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga93ad070c9f5abca3c9b9095e3a13db9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd32db3ffec3536cd842e17c34c210d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9">CAN_F10R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gadd32db3ffec3536cd842e17c34c210d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85673ce7a92ae8ca9a13ed2fb5574a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76">CAN_F10R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga85673ce7a92ae8ca9a13ed2fb5574a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d525825fe4bfc1d4ffccc21ab89a3fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa">CAN_F10R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga6d525825fe4bfc1d4ffccc21ab89a3fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33336e283eeee9b77f1f289d77f2304e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e">CAN_F10R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga33336e283eeee9b77f1f289d77f2304e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf74ee01e72b3de69d6e8fcc092f7461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461">CAN_F10R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gadf74ee01e72b3de69d6e8fcc092f7461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee416ff22b47bb289bab34afbc74f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19">CAN_F10R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga8ee416ff22b47bb289bab34afbc74f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a8d8586c64910b0f6c09fef44c4ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7">CAN_F10R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga97a8d8586c64910b0f6c09fef44c4ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e8e43adc56ba1e593b97e062c79075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075">CAN_F10R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gab9e8e43adc56ba1e593b97e062c79075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64a0b16c073b51cb5e90b94c638fd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95">CAN_F10R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa64a0b16c073b51cb5e90b94c638fd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f5cc396cfcf3bad71a71326e64f7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9">CAN_F10R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga65f5cc396cfcf3bad71a71326e64f7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga424940f535aa9a1520e25df53673d01f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f">CAN_F10R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga424940f535aa9a1520e25df53673d01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166a4035770c58147d583c3dc571d10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a">CAN_F10R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga166a4035770c58147d583c3dc571d10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga302214ece439e8913b47949bd07d118a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a">CAN_F10R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga302214ece439e8913b47949bd07d118a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9abe6ae1dcb2bd140e7e28d37fd8abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb">CAN_F10R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gad9abe6ae1dcb2bd140e7e28d37fd8abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99063956b41c4dcf6c78cc29305b1cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1">CAN_F10R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga99063956b41c4dcf6c78cc29305b1cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ae64786c3a83bdd21cf72c560c7c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e">CAN_F10R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga81ae64786c3a83bdd21cf72c560c7c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9083faf8395701c892814694b45d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c">CAN_F10R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga0f9083faf8395701c892814694b45d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb6942affe306b407940fdf01534e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a">CAN_F10R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaaeb6942affe306b407940fdf01534e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4ee946a9614316f666852bc266c1f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7">CAN_F10R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga1e4ee946a9614316f666852bc266c1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99153cddc8fc7e846fcc44383936541f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f">CAN_F10R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga99153cddc8fc7e846fcc44383936541f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2ba1740577246368e60d94fd3d7c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69">CAN_F10R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga0e2ba1740577246368e60d94fd3d7c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca062686821fba26a0e5e5b0a6c5b855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855">CAN_F10R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaca062686821fba26a0e5e5b0a6c5b855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8981f420ef4c8fe1976a09f27a9c13f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1">CAN_F10R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga8981f420ef4c8fe1976a09f27a9c13f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0424bf38917058b166a8bfd861d22b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40">CAN_F10R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga0424bf38917058b166a8bfd861d22b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad059cc9b2fe5634b9330b44c37dadf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06">CAN_F11R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad059cc9b2fe5634b9330b44c37dadf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74b116cda63fcd1a662c4de835616e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7">CAN_F11R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gad74b116cda63fcd1a662c4de835616e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e05bb0c2a5bdcebb974f7dd409724bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc">CAN_F11R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga4e05bb0c2a5bdcebb974f7dd409724bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17242aed4365034dc660ef9e8b9f1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf">CAN_F11R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaa17242aed4365034dc660ef9e8b9f1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga450dbed19882423d70ed7606aada2453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453">CAN_F11R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga450dbed19882423d70ed7606aada2453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ace73f2d3db1e2a1e55257d210fa04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04">CAN_F11R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gad7ace73f2d3db1e2a1e55257d210fa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1459d395a3b08a948c3f5002e0914516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516">CAN_F11R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga1459d395a3b08a948c3f5002e0914516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30fc2236c2a18b7cb6e493fad36d8efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe">CAN_F11R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga30fc2236c2a18b7cb6e493fad36d8efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ab4a6f6b5a751acda410e0c39b87af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af">CAN_F11R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga74ab4a6f6b5a751acda410e0c39b87af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e69f7001534264fd027371fa188ac52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52">CAN_F11R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga4e69f7001534264fd027371fa188ac52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e858dd29f741910c8ed8c512cae81b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1">CAN_F11R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga1e858dd29f741910c8ed8c512cae81b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ba167c6cd5bc080065430e24c3a866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866">CAN_F11R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaf6ba167c6cd5bc080065430e24c3a866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4629ab1e8632c82f3fb2648a574963b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1">CAN_F11R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga4629ab1e8632c82f3fb2648a574963b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833c408a165cc4ac87a242c08d4ba9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9">CAN_F11R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga833c408a165cc4ac87a242c08d4ba9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfecd6bbe1a15cd341942d1840b476cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc">CAN_F11R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gabfecd6bbe1a15cd341942d1840b476cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50e1747d1d9369b7b22c5d591ae82b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9">CAN_F11R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaf50e1747d1d9369b7b22c5d591ae82b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603d63333a621594a15696cb03f59eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb">CAN_F11R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga603d63333a621594a15696cb03f59eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb361a00177e6aa2ee19aa5a2d1781aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa">CAN_F11R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gadb361a00177e6aa2ee19aa5a2d1781aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf111110e0f5dbda31962f7732e3480c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7">CAN_F11R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaf111110e0f5dbda31962f7732e3480c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2c4828b07b2b315d27b382818de285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285">CAN_F11R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gabf2c4828b07b2b315d27b382818de285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afa52941bb68a03ec9804b817d5a90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e">CAN_F11R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga5afa52941bb68a03ec9804b817d5a90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac042471dbcb1a32ce161f38a144ac5aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa">CAN_F11R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gac042471dbcb1a32ce161f38a144ac5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac46f233c9692cb2a2e246daf6547a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38">CAN_F11R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaac46f233c9692cb2a2e246daf6547a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b379e3832482f2b18f01713d3338d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5">CAN_F11R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gab8b379e3832482f2b18f01713d3338d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60eabd8db9ec6b439d60dbc2374ce84d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d">CAN_F11R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga60eabd8db9ec6b439d60dbc2374ce84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga351a183cfab10d3daab415c85cc16203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203">CAN_F11R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga351a183cfab10d3daab415c85cc16203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb854a85c7a575a45cdade37efb4edee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee">CAN_F11R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gabb854a85c7a575a45cdade37efb4edee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131776c359f81500d3d2a97535d7e718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718">CAN_F11R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga131776c359f81500d3d2a97535d7e718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga680d7e4c7ebc431a8c72c00e9f110563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563">CAN_F11R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga680d7e4c7ebc431a8c72c00e9f110563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1fa00ee18804c169541d18995dc3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1">CAN_F11R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga9c1fa00ee18804c169541d18995dc3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec35d8d1097816c5ef8e28ff61469669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669">CAN_F11R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaec35d8d1097816c5ef8e28ff61469669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96180b8c64aabd33f016fb97ba152f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07">CAN_F11R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga96180b8c64aabd33f016fb97ba152f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccbe3637fb55f28496ca7f692a69f6ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca">CAN_F12R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaccbe3637fb55f28496ca7f692a69f6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae625d21947ae82cc3509b06363ad0635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635">CAN_F12R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gae625d21947ae82cc3509b06363ad0635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de7cc313f2b6b16a564b13b1bc30157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157">CAN_F12R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga9de7cc313f2b6b16a564b13b1bc30157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac039cc1ce2281cf10be62cbc44748f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f">CAN_F12R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gac039cc1ce2281cf10be62cbc44748f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3a35b6f6b3a46c176398ec322fd6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb">CAN_F12R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gabc3a35b6f6b3a46c176398ec322fd6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d005c10fe75169336104c3155294000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000">CAN_F12R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga4d005c10fe75169336104c3155294000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51256bfed734a95da3e7880e279432bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf">CAN_F12R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga51256bfed734a95da3e7880e279432bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c967f124b03968372d801e1393fa209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209">CAN_F12R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga2c967f124b03968372d801e1393fa209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592f9953deeb56888144c72060d04e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24">CAN_F12R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga592f9953deeb56888144c72060d04e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d1613eac2aaeafda711cf3308ccd44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c">CAN_F12R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga4d1613eac2aaeafda711cf3308ccd44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8594ab0c5d9124accd2d6ca85cf4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd">CAN_F12R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga1b8594ab0c5d9124accd2d6ca85cf4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4025ed76892f23e5a63d0d8ac6a2be5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f">CAN_F12R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga4025ed76892f23e5a63d0d8ac6a2be5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2e318cc14828c118bd40d982922e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14">CAN_F12R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga6e2e318cc14828c118bd40d982922e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0ff698b5e9f3f99a421166611b041d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d">CAN_F12R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga4e0ff698b5e9f3f99a421166611b041d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0666538a7646ddc0fcd882a261f5d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9">CAN_F12R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga6b0666538a7646ddc0fcd882a261f5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846d84b3d53e305b093198379f442528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528">CAN_F12R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga846d84b3d53e305b093198379f442528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7940c0898c2ef1d9f829bf1b6b5fcf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3">CAN_F12R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gad7940c0898c2ef1d9f829bf1b6b5fcf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdc7bd4dbad1f8e3bb622343bd7c522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522">CAN_F12R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga6bdc7bd4dbad1f8e3bb622343bd7c522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c870a6fbae41b4f1c6d66ab690789d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6">CAN_F12R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga7c870a6fbae41b4f1c6d66ab690789d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e179b38460e47b81616c46a5f356f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8">CAN_F12R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga09e179b38460e47b81616c46a5f356f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42e298d4d97c98cc5149bc552a598fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa">CAN_F12R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gad42e298d4d97c98cc5149bc552a598fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318e2a6ae62d5172dcdb45e011d5e0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4">CAN_F12R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga318e2a6ae62d5172dcdb45e011d5e0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e95cb0020289335acd5d7f4b62a880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880">CAN_F12R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga90e95cb0020289335acd5d7f4b62a880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2720e18fdff00c9fb75d5136e485dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc">CAN_F12R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga2e2720e18fdff00c9fb75d5136e485dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a87123ae5ff76992162152fbb4c92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a">CAN_F12R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gae4a87123ae5ff76992162152fbb4c92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9582717e16455f97c7dff65f7beadd6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e">CAN_F12R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga9582717e16455f97c7dff65f7beadd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15e362beb5a3b733c08c8c2ab81efcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb">CAN_F12R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaf15e362beb5a3b733c08c8c2ab81efcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d600a7a39c7069c216db511d3a5d866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866">CAN_F12R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga3d600a7a39c7069c216db511d3a5d866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a6addc248c6db2118d1ce6e049d331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331">CAN_F12R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gab9a6addc248c6db2118d1ce6e049d331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d3a46845cd9ca6670472aae2aa2ebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe">CAN_F12R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga31d3a46845cd9ca6670472aae2aa2ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa06596dcbb545fbeea2ec20f629d9555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555">CAN_F12R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaa06596dcbb545fbeea2ec20f629d9555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac441b11b1be9b3608b9a09c2b8069722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722">CAN_F12R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gac441b11b1be9b3608b9a09c2b8069722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20d063950ad122a1965527a17d93c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37">CAN_F13R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaa20d063950ad122a1965527a17d93c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60decd61c8a8dc9e4342de8ad67ea76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76">CAN_F13R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaf60decd61c8a8dc9e4342de8ad67ea76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7863b3af06385d0e9037c57a5d2091e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2">CAN_F13R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga7863b3af06385d0e9037c57a5d2091e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043282b30813ce88dbdb320936ff6aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca">CAN_F13R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga043282b30813ce88dbdb320936ff6aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bbc9e9866f20d9d2f3cea1c6777c673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673">CAN_F13R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga3bbc9e9866f20d9d2f3cea1c6777c673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885b36e017b013ab6deedd91d9ac2c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66">CAN_F13R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga885b36e017b013ab6deedd91d9ac2c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa389b53582e5cacf326fff4512626d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68">CAN_F13R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaa389b53582e5cacf326fff4512626d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09b75feeda08b16962db7da6a32dc9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b">CAN_F13R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gad09b75feeda08b16962db7da6a32dc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba75675c019979882ecd8c6ef82d7a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4">CAN_F13R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaaba75675c019979882ecd8c6ef82d7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac579473f666edec0e0fcce278b642a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d">CAN_F13R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gac579473f666edec0e0fcce278b642a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14640c225c434428ef1870f462eb9bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd">CAN_F13R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga14640c225c434428ef1870f462eb9bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8c9f5879cc4e31fe2e63f82febbc69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69">CAN_F13R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga7d8c9f5879cc4e31fe2e63f82febbc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0e3cfe033bb34f62312cfe47d1b84a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a">CAN_F13R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga8e0e3cfe033bb34f62312cfe47d1b84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d91a28c1ffca3f72f10e0b44040791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791">CAN_F13R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga93d91a28c1ffca3f72f10e0b44040791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga355b438a5abccec89e13bdd00206b36f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f">CAN_F13R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga355b438a5abccec89e13bdd00206b36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b23d147d2c040eb2317633b3ef46da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da">CAN_F13R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga89b23d147d2c040eb2317633b3ef46da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d184cd46306fe24b46087a90e8f8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2">CAN_F13R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga81d184cd46306fe24b46087a90e8f8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151a0e903046edc92bddcd0ef4a23449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449">CAN_F13R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga151a0e903046edc92bddcd0ef4a23449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de">CAN_F13R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0fb1cf032c57f954dd2679a05f8115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115">CAN_F13R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga1e0fb1cf032c57f954dd2679a05f8115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb775bb1ded6a8f55f2a0849bec2eeac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac">CAN_F13R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaeb775bb1ded6a8f55f2a0849bec2eeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8743dfb60255d98911ea66605efd3b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f">CAN_F13R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga8743dfb60255d98911ea66605efd3b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b067c38f3be3ad6041ea12fec15700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700">CAN_F13R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga54b067c38f3be3ad6041ea12fec15700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00fe1942d9a8767a76f139bd74eafea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0">CAN_F13R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga00fe1942d9a8767a76f139bd74eafea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05db1c0a2e6e051d616b59f386dc7b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e">CAN_F13R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga05db1c0a2e6e051d616b59f386dc7b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66dd0da9fd8ef27b30f1ad56a9982caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf">CAN_F13R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga66dd0da9fd8ef27b30f1ad56a9982caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b8381bc6ce5ab107cc1a92e565387a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a">CAN_F13R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaf3b8381bc6ce5ab107cc1a92e565387a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c99de5ae099ecdee50ebd62e552df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5">CAN_F13R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga91c99de5ae099ecdee50ebd62e552df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83713f9e2c3c90f001ab378d9ca1f488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488">CAN_F13R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga83713f9e2c3c90f001ab378d9ca1f488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050fb1e9555d0d24f81682e194677684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684">CAN_F13R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga050fb1e9555d0d24f81682e194677684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761164856a25bc246396c7c82fdeb447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447">CAN_F13R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga761164856a25bc246396c7c82fdeb447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a750d71e94876d2f6e73a0e8b7217b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2">CAN_F13R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga1a750d71e94876d2f6e73a0e8b7217b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34282ddec559ecea4b613f2430334237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237">CAN_F0R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga34282ddec559ecea4b613f2430334237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f23fc3814e0eb6af35c01e22c5dc6a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7">CAN_F0R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga6f23fc3814e0eb6af35c01e22c5dc6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ee32b6ec44d763b4364fa032d3439c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c">CAN_F0R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga82ee32b6ec44d763b4364fa032d3439c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7867b1d377088c63cdcc615932101997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997">CAN_F0R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga7867b1d377088c63cdcc615932101997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37fc5c9115eb669f1ac493b1c7296250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250">CAN_F0R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga37fc5c9115eb669f1ac493b1c7296250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04b27aad09a3027f20a4eb48884c463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463">CAN_F0R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gae04b27aad09a3027f20a4eb48884c463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58d87c9513c11593041c3d43b955e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b">CAN_F0R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gae58d87c9513c11593041c3d43b955e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a6328d408b8015bb472c76f96a4dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8">CAN_F0R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga03a6328d408b8015bb472c76f96a4dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fd1acf48665f966b670a0457456deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb">CAN_F0R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga92fd1acf48665f966b670a0457456deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa853cff5493c4e857b7bb1ad28678ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4">CAN_F0R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaa853cff5493c4e857b7bb1ad28678ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43bba65dd777c71e07130fde3fa6216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216">CAN_F0R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaa43bba65dd777c71e07130fde3fa6216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9077b9c35c6721d2a0e090a42af0eaaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf">CAN_F0R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga9077b9c35c6721d2a0e090a42af0eaaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23af8df7d4e843a6e196b1542421ef45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45">CAN_F0R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga23af8df7d4e843a6e196b1542421ef45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe7776af3adce7d203aeb16d55d86d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4">CAN_F0R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga0fe7776af3adce7d203aeb16d55d86d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81168efb90a776e44a96d1fe5e3b88c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3">CAN_F0R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga81168efb90a776e44a96d1fe5e3b88c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9708e7cde70a19e8e8fa33291e1b9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5">CAN_F0R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gae9708e7cde70a19e8e8fa33291e1b9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2f2154c3030cebcfc3f1e4aed74fbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1">CAN_F0R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gab2f2154c3030cebcfc3f1e4aed74fbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87c14b75911aa0a9d0349d02d342711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711">CAN_F0R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gae87c14b75911aa0a9d0349d02d342711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd7859cfc05300f68b175f520ddc31e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e">CAN_F0R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga6fd7859cfc05300f68b175f520ddc31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea36db8fcada46357137efeea256457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457">CAN_F0R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaaea36db8fcada46357137efeea256457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57872dcfea1f8a56170640842edf9c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a">CAN_F0R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga57872dcfea1f8a56170640842edf9c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc01e7f26d0e85da93ca78d0d71a4fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed">CAN_F0R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gacc01e7f26d0e85da93ca78d0d71a4fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d8c3c8c3eb3c97b5979388c548e2fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc">CAN_F0R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga07d8c3c8c3eb3c97b5979388c548e2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade31bd75624afeaef9b5ab45a5057db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9">CAN_F0R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gade31bd75624afeaef9b5ab45a5057db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78ff8fcfe0f14655aaf94ecc92d7532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532">CAN_F0R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaa78ff8fcfe0f14655aaf94ecc92d7532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad577ebd9a8cedd1b8b13d5a41d2fbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab">CAN_F0R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaad577ebd9a8cedd1b8b13d5a41d2fbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab814105bcd2a2c636c26197b21ead2b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0">CAN_F0R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gab814105bcd2a2c636c26197b21ead2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea82daeaa71ecddb187613df9517e51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c">CAN_F0R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaea82daeaa71ecddb187613df9517e51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5036edf5bd310e5e06f3ea5cb818a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2">CAN_F0R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaef5036edf5bd310e5e06f3ea5cb818a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c2db96ddbcfa1b838c283e20ca554b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b">CAN_F0R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaa0c2db96ddbcfa1b838c283e20ca554b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afb46a2d4ccb3f28e8579b26e2b2e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e">CAN_F0R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga5afb46a2d4ccb3f28e8579b26e2b2e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ace83e798931f35c123507e1ef59fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb">CAN_F0R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga1ace83e798931f35c123507e1ef59fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea3c5d8ab8962d9cd0e2b067167d3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4">CAN_F1R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga7ea3c5d8ab8962d9cd0e2b067167d3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa5449488e7330d8f11f75fcf3e75cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd">CAN_F1R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gacfa5449488e7330d8f11f75fcf3e75cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe49a3e224459f1bd9b3279ebfa8803b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b">CAN_F1R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gafe49a3e224459f1bd9b3279ebfa8803b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77cf2217ec29e2043bada827249dedd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5">CAN_F1R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga77cf2217ec29e2043bada827249dedd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35643f0148ed0f93e3ba52e95a4cf6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b">CAN_F1R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaf35643f0148ed0f93e3ba52e95a4cf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08798adabd9cc0fb2b07eaff6444878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878">CAN_F1R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gae08798adabd9cc0fb2b07eaff6444878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06659c9a418d7f4a8729d87bc397be23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23">CAN_F1R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga06659c9a418d7f4a8729d87bc397be23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36bb9ca8dadd6714052f8d31cb01cb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b">CAN_F1R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga36bb9ca8dadd6714052f8d31cb01cb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d400044261146be3deb722d9cf3d5c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1">CAN_F1R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga2d400044261146be3deb722d9cf3d5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e5769ea8faaed16c6cb2ce979d28a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9">CAN_F1R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gab3e5769ea8faaed16c6cb2ce979d28a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915236a6b5081c2c30bd4d49144bc463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463">CAN_F1R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga915236a6b5081c2c30bd4d49144bc463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf1aa2e62d4eede199196f81795d309c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c">CAN_F1R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gabf1aa2e62d4eede199196f81795d309c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db0ae3dcaab35e4c496c8a800b5c994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994">CAN_F1R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga7db0ae3dcaab35e4c496c8a800b5c994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02cdb71c56a5d9994ecd2dee668c7184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184">CAN_F1R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga02cdb71c56a5d9994ecd2dee668c7184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac66691ca840db6c861460d311a942a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87">CAN_F1R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gac66691ca840db6c861460d311a942a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcdd57022e26859db1f81f2df08c8725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725">CAN_F1R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gabcdd57022e26859db1f81f2df08c8725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga211795b36769a0b87044f0d82a7a72b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1">CAN_F1R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga211795b36769a0b87044f0d82a7a72b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8c427731f33c76fad0873bb29a4b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c">CAN_F1R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gabc8c427731f33c76fad0873bb29a4b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a3e6be9968b8007562e7afe6b3b342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342">CAN_F1R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga10a3e6be9968b8007562e7afe6b3b342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aac6ab4bd4cdeecbe621adf1d11b95a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a">CAN_F1R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga4aac6ab4bd4cdeecbe621adf1d11b95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30140ced3da0d0a526c4f4f5881987c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1">CAN_F1R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga30140ced3da0d0a526c4f4f5881987c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f36aec2e851ed18c5a382a0708bbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb">CAN_F1R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga49f36aec2e851ed18c5a382a0708bbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ccab06a8a97616a2fc3e026f36351d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d">CAN_F1R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga99ccab06a8a97616a2fc3e026f36351d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa408889ff6478d6558d4c53c9114bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde">CAN_F1R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaaa408889ff6478d6558d4c53c9114bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga032dd8dc11aa9013cc0e824e31932951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951">CAN_F1R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga032dd8dc11aa9013cc0e824e31932951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f29020524ec6403a40de4e260a2ea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8">CAN_F1R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga76f29020524ec6403a40de4e260a2ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb51cd27fea671be51a59ce7a83008e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e">CAN_F1R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga0bb51cd27fea671be51a59ce7a83008e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085c38b511aa4895b6c939a06070c916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916">CAN_F1R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga085c38b511aa4895b6c939a06070c916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe299378c771da8d7d8e72a6f6e41f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f">CAN_F1R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gabe299378c771da8d7d8e72a6f6e41f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc8bef79b09bcfcb0df6ba467ed906b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b">CAN_F1R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaabc8bef79b09bcfcb0df6ba467ed906b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4aba2c95f27229987d9eb4cda9890c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c">CAN_F1R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gabc4aba2c95f27229987d9eb4cda9890c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cbfc217d67062d265753964c871065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065">CAN_F1R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga21cbfc217d67062d265753964c871065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36964e4bf6aa10467b3d95781da56814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814">CAN_F2R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga36964e4bf6aa10467b3d95781da56814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0541eb1a4f8ae0afe429ac0757de6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a">CAN_F2R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga0d0541eb1a4f8ae0afe429ac0757de6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14fd5aff8767df509b396190ddf7fa28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28">CAN_F2R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga14fd5aff8767df509b396190ddf7fa28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7283e2a71983078144fa9a8e5ae563a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9">CAN_F2R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga7283e2a71983078144fa9a8e5ae563a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba1324d32b084c477a0ece7b904a4cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd">CAN_F2R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaeba1324d32b084c477a0ece7b904a4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a367cf9f2f7e604e9f5e30b5ed30779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779">CAN_F2R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga1a367cf9f2f7e604e9f5e30b5ed30779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b92ac9785e2f7c890130e9b7d792c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79">CAN_F2R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga6b92ac9785e2f7c890130e9b7d792c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac969a33d20353d5cd7fb317f5fa71138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138">CAN_F2R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gac969a33d20353d5cd7fb317f5fa71138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeaac84fa5eec0173c531e9940327f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86">CAN_F2R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gafeaac84fa5eec0173c531e9940327f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532413ea309fa031e65397a5b31ac92c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c">CAN_F2R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga532413ea309fa031e65397a5b31ac92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360e02860472400a9000ef2fc8ba7bb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1">CAN_F2R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga360e02860472400a9000ef2fc8ba7bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c917a5b5e1a010229caaa5b3a41d7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6">CAN_F2R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga4c917a5b5e1a010229caaa5b3a41d7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0956873246e63b41c0a640bc8d117319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319">CAN_F2R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga0956873246e63b41c0a640bc8d117319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53202218de27d073d577c27427fe0cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe">CAN_F2R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga53202218de27d073d577c27427fe0cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960a1ffd4b153168494d91df69e30742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742">CAN_F2R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga960a1ffd4b153168494d91df69e30742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc81e9ab9ab926d1ca30c5b6060a126b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b">CAN_F2R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gafc81e9ab9ab926d1ca30c5b6060a126b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f9a5279398454a3a2493b3e1783f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52">CAN_F2R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa5f9a5279398454a3a2493b3e1783f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0275ec7527a223a33289118f9e0a2edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd">CAN_F2R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga0275ec7527a223a33289118f9e0a2edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34028a240868ca7dd365ce98e31e84ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca">CAN_F2R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga34028a240868ca7dd365ce98e31e84ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807cfa122b6c74d85fdab233dd9ed502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502">CAN_F2R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga807cfa122b6c74d85fdab233dd9ed502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1187f1ab7514c90af34b44eff80858fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa">CAN_F2R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga1187f1ab7514c90af34b44eff80858fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacecb18e779a44989b724901f6c2af84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f">CAN_F2R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gacecb18e779a44989b724901f6c2af84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f2a6017895d8d139dcbc3d0e6e69e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69">CAN_F2R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga3f2a6017895d8d139dcbc3d0e6e69e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceff2f283cbd4935ec5d45ceaa18efe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0">CAN_F2R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaceff2f283cbd4935ec5d45ceaa18efe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3086667a209f91ed6d6b496b83111044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044">CAN_F2R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga3086667a209f91ed6d6b496b83111044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba">CAN_F2R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51498379a1e3b81a83bf8d164c4f7e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e">CAN_F2R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga51498379a1e3b81a83bf8d164c4f7e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f78e7c530a3ef26d44b9353fa9ee36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36">CAN_F2R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaa1f78e7c530a3ef26d44b9353fa9ee36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e30d0e50fca346ca8cb427a6c85f9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc">CAN_F2R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga7e30d0e50fca346ca8cb427a6c85f9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77586d252cad5a0a866b1d9deb6835ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba">CAN_F2R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga77586d252cad5a0a866b1d9deb6835ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a10903e507b35b7425b3ae98a8c6800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800">CAN_F2R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga6a10903e507b35b7425b3ae98a8c6800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34bca92730b6f7cd0de8af1a2d0014f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f">CAN_F2R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gac34bca92730b6f7cd0de8af1a2d0014f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46730b7e64aa771087b6c9d5deb273e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1">CAN_F3R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga46730b7e64aa771087b6c9d5deb273e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb12b61624912b90382a4ad95281e7f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4">CAN_F3R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaeb12b61624912b90382a4ad95281e7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6621759dddc575c01f5bbaab43d1f04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e">CAN_F3R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga6621759dddc575c01f5bbaab43d1f04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d052fc2597171767d8cf5d72388ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5">CAN_F3R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga29d052fc2597171767d8cf5d72388ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731e9949d77054ba176340652083ad46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46">CAN_F3R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga731e9949d77054ba176340652083ad46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c52f51fe9eefe7f0cf094522a592b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6">CAN_F3R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga93c52f51fe9eefe7f0cf094522a592b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad675c2d3f72d8bc42e0f3088ddbcc3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9">CAN_F3R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gad675c2d3f72d8bc42e0f3088ddbcc3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1734cf6a5a72d403cd043eb704246c85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85">CAN_F3R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga1734cf6a5a72d403cd043eb704246c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97d82554ce38567e44cd87ed99175928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928">CAN_F3R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga97d82554ce38567e44cd87ed99175928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505f85fadba4397e6d9a241bbc9229bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc">CAN_F3R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga505f85fadba4397e6d9a241bbc9229bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb635843951fb42ffeb776d8564d7e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14">CAN_F3R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gabb635843951fb42ffeb776d8564d7e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db557239646008004286de15847ced4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4">CAN_F3R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5db557239646008004286de15847ced4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118b2044dae4c93c66aaa4f28c5b695c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c">CAN_F3R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga118b2044dae4c93c66aaa4f28c5b695c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c041a2b8162a8055a1894d0a0b3d682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682">CAN_F3R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga8c041a2b8162a8055a1894d0a0b3d682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb6e0947fcb7594d12dcbca38d60c9f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8">CAN_F3R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gafb6e0947fcb7594d12dcbca38d60c9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dae8addc6fa59e824e1a67fc8c91ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd">CAN_F3R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga1dae8addc6fa59e824e1a67fc8c91ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga992795c5e0b3b8a8c5d4d6e9eceb7366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366">CAN_F3R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga992795c5e0b3b8a8c5d4d6e9eceb7366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1637eff70416eb85d5d2a54e1f5d412e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e">CAN_F3R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga1637eff70416eb85d5d2a54e1f5d412e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbfdfa29b84ea60e67d41f775c6ffc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6">CAN_F3R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga7bbfdfa29b84ea60e67d41f775c6ffc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827747e8cc66e4dcd22498c59e45c776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776">CAN_F3R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga827747e8cc66e4dcd22498c59e45c776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0bb6919615ec6311e8c39f62bca618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618">CAN_F3R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gabe0bb6919615ec6311e8c39f62bca618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3e4716d3e52ec99451a942dceb59de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de">CAN_F3R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga3c3e4716d3e52ec99451a942dceb59de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffefb44a948d36dcd94248f63aa68d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b">CAN_F3R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaffefb44a948d36dcd94248f63aa68d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ce25d44a38f520b4a93384d6f5ac40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40">CAN_F3R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga79ce25d44a38f520b4a93384d6f5ac40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe1ced752dc811f9418181275c8c3fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe">CAN_F3R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga3fe1ced752dc811f9418181275c8c3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb2f469246193f6fc9e4ade42192d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28">CAN_F3R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga9fb2f469246193f6fc9e4ade42192d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae85be7f7d7a9ddb8a60edb30d2a5727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727">CAN_F3R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaae85be7f7d7a9ddb8a60edb30d2a5727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850c21b26100c68b9cb57608c0249543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543">CAN_F3R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga850c21b26100c68b9cb57608c0249543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ec6ad2ad1b6115496adcb3e66fae25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25">CAN_F3R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga82ec6ad2ad1b6115496adcb3e66fae25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fa34cc998edfdd1b3db93395ee6500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500">CAN_F3R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaf4fa34cc998edfdd1b3db93395ee6500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4fea5ecec28e7f47647067b75cb24e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e">CAN_F3R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga7f4fea5ecec28e7f47647067b75cb24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58a154f4d0cb787f23429b3f7cf70fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6">CAN_F3R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga58a154f4d0cb787f23429b3f7cf70fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97250d3eed2504846f39c50dce71c9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0">CAN_F4R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga97250d3eed2504846f39c50dce71c9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145e11678ee6062df5164894ad8f80b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1">CAN_F4R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga145e11678ee6062df5164894ad8f80b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d19193baf5412ec2e38822d062196b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8">CAN_F4R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga9d19193baf5412ec2e38822d062196b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b8b1428b640932aced6446f8b41f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83">CAN_F4R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga94b8b1428b640932aced6446f8b41f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93164ec00412eb5eed168e8a30557f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25">CAN_F4R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga93164ec00412eb5eed168e8a30557f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e44c5a14e44c20f3b81044a915db13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13">CAN_F4R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga04e44c5a14e44c20f3b81044a915db13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e57dec99c33f462a2dbb6273df2f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57">CAN_F4R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga37e57dec99c33f462a2dbb6273df2f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c7d3ec0375e356192583142f7fccca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca">CAN_F4R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaf6c7d3ec0375e356192583142f7fccca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33f7d788aea161826a86bc2c5567450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450">CAN_F4R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gad33f7d788aea161826a86bc2c5567450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab998448b0bd20ff6384c26ad9e6baaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf">CAN_F4R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaab998448b0bd20ff6384c26ad9e6baaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8794112fcbb0dca0c7d0316ac8725e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8">CAN_F4R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gad8794112fcbb0dca0c7d0316ac8725e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d22e782a9ca087f99ab9f53b2626aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed">CAN_F4R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga0d22e782a9ca087f99ab9f53b2626aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8d5c2635a62bdfa6e3a5a12b127fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8">CAN_F4R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaaa8d5c2635a62bdfa6e3a5a12b127fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad491689799985f0c8f17b270cd8873c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4">CAN_F4R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gad491689799985f0c8f17b270cd8873c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b80d40d87204de4687735de852f47f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f">CAN_F4R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gab1b80d40d87204de4687735de852f47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0994b341ba8a73b950f01d83d012780d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d">CAN_F4R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga0994b341ba8a73b950f01d83d012780d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae8b77d791ba7403618989a77e62922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922">CAN_F4R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga6ae8b77d791ba7403618989a77e62922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc116988117a7e7fabc722855351d257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257">CAN_F4R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gabc116988117a7e7fabc722855351d257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b1fc6ee0dc4cc892d69ed496b59007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007">CAN_F4R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga07b1fc6ee0dc4cc892d69ed496b59007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58785812f0d3e73a657426b81f0b78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b">CAN_F4R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaa58785812f0d3e73a657426b81f0b78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363da353073d7ee6421cf171688ef52b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b">CAN_F4R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga363da353073d7ee6421cf171688ef52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f22695359aa9a1b07763aef44a9a1c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4">CAN_F4R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga4f22695359aa9a1b07763aef44a9a1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f8c1ef382225198407474f2b7fa073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073">CAN_F4R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gac0f8c1ef382225198407474f2b7fa073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9476c54044db3182ee789e9df1d1aa19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19">CAN_F4R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga9476c54044db3182ee789e9df1d1aa19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73158a3669d2ef96db84e4f196d040bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf">CAN_F4R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga73158a3669d2ef96db84e4f196d040bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d36fcf8e08c76597a7b2c05e831f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98">CAN_F4R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga17d36fcf8e08c76597a7b2c05e831f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa683635426f418ead45032c25e0179ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee">CAN_F4R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaa683635426f418ead45032c25e0179ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c77145ea84805a785b49c0a7f31774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774">CAN_F4R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga23c77145ea84805a785b49c0a7f31774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18492e954ec07174a1b140104062f941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941">CAN_F4R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga18492e954ec07174a1b140104062f941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf94626a8450c20e241ad6298660ec23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23">CAN_F4R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaaf94626a8450c20e241ad6298660ec23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7da9aa234705aff3ddc9845b1589d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4">CAN_F4R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga4d7da9aa234705aff3ddc9845b1589d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70293ff8a71e353d84a3da134eb427d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9">CAN_F4R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga70293ff8a71e353d84a3da134eb427d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b264aaa84a3c6ab5a35014eb5dfb09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09">CAN_F5R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga17b264aaa84a3c6ab5a35014eb5dfb09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa871f5bc692996efc8c1bad1d08b43c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5">CAN_F5R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaa871f5bc692996efc8c1bad1d08b43c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44a72156023a5889a1c22d77e188e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e">CAN_F5R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaf44a72156023a5889a1c22d77e188e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d8828885a79299bc65c2011f71240e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2">CAN_F5R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga3d8828885a79299bc65c2011f71240e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfa978108927c827e3021499a20d0372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372">CAN_F5R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gadfa978108927c827e3021499a20d0372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b3c48011935170a9bd120b724030fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe">CAN_F5R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaf3b3c48011935170a9bd120b724030fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cf7f6d0bf48847f3d8f72777774e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58">CAN_F5R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga56cf7f6d0bf48847f3d8f72777774e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cb8a5551d90c8d79b09b4d82f3f59c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2">CAN_F5R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga2cb8a5551d90c8d79b09b4d82f3f59c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423b7b77bfd5dd6791f1b1dd16e9807a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a">CAN_F5R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga423b7b77bfd5dd6791f1b1dd16e9807a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c50420a128a70341e63ad23b0bedba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5">CAN_F5R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga9c50420a128a70341e63ad23b0bedba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392844657c800d2e16e7916ed5fb9891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891">CAN_F5R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga392844657c800d2e16e7916ed5fb9891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb35a3bbc447c46929643115490e250d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d">CAN_F5R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gabb35a3bbc447c46929643115490e250d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974bae58f9819eee0377d709c985bcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe">CAN_F5R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga974bae58f9819eee0377d709c985bcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2823bb25e138cc52d11b154456947ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7">CAN_F5R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga2823bb25e138cc52d11b154456947ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98cf223bdcc1a106f7573b57f836f9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed">CAN_F5R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga98cf223bdcc1a106f7573b57f836f9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bfd14720495dd180f1524f2fdb3743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743">CAN_F5R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga26bfd14720495dd180f1524f2fdb3743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b457c721dc855d05b2f353c22a83a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7">CAN_F5R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga41b457c721dc855d05b2f353c22a83a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc89534aaf3f810a2151b04b0086717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717">CAN_F5R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga1bc89534aaf3f810a2151b04b0086717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070940536728fad3c0e5336926131b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b">CAN_F5R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga070940536728fad3c0e5336926131b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf2e4aa8107150a86d37ce03a0e1c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e">CAN_F5R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaddf2e4aa8107150a86d37ce03a0e1c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1788704faad47f1d45017df41a35f053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053">CAN_F5R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga1788704faad47f1d45017df41a35f053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c4aeffb6646643c412e19e6f5cc015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015">CAN_F5R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga11c4aeffb6646643c412e19e6f5cc015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef348c2d37f96f5e5324368f90c80d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42">CAN_F5R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaef348c2d37f96f5e5324368f90c80d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398d842cfcb2d441d999e1407fc54f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83">CAN_F5R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga398d842cfcb2d441d999e1407fc54f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6575f8d4d154e2e8342b3f88352a9d52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52">CAN_F5R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga6575f8d4d154e2e8342b3f88352a9d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9e6ad77b1d8ac7303e920658aceb354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354">CAN_F5R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gae9e6ad77b1d8ac7303e920658aceb354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911ade78e30d1a037d35dda5eb7cbd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b">CAN_F5R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga911ade78e30d1a037d35dda5eb7cbd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49542b9334bc4917e25d6808c78787d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1">CAN_F5R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga49542b9334bc4917e25d6808c78787d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255da64f4a66ff888f6633d6e51658c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6">CAN_F5R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga255da64f4a66ff888f6633d6e51658c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8335d23f9fd156f40dc7fd63ba6783cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb">CAN_F5R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga8335d23f9fd156f40dc7fd63ba6783cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf81786b7519b39f705729de2c55e4faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa">CAN_F5R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaf81786b7519b39f705729de2c55e4faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f7122b0ad8cb4fc1797d0dbecbb4a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05">CAN_F5R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga4f7122b0ad8cb4fc1797d0dbecbb4a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ad6452660daed3d6c436533a25efc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2">CAN_F6R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga71ad6452660daed3d6c436533a25efc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e24abd8d2f0775661415b6565f4f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d">CAN_F6R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gac9e24abd8d2f0775661415b6565f4f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6dc3f6ce4dde435743aadbe17cc78b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9">CAN_F6R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaf6dc3f6ce4dde435743aadbe17cc78b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f5163490dffe1f4d7c635458359c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f">CAN_F6R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gae1f5163490dffe1f4d7c635458359c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e9191d214d05f4d90fbcd38daa73e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1">CAN_F6R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga89e9191d214d05f4d90fbcd38daa73e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97d29588281c546d98e09760cc5ef593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593">CAN_F6R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga97d29588281c546d98e09760cc5ef593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f5717aca9932255049b133661765bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf">CAN_F6R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga53f5717aca9932255049b133661765bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec93958e936379d891bc3450dba3d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d">CAN_F6R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga7ec93958e936379d891bc3450dba3d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f97c7eb9d6e69d589db38d745ae321c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c">CAN_F6R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga8f97c7eb9d6e69d589db38d745ae321c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372ebb5d42d147d41688f7c0fcf467d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2">CAN_F6R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga372ebb5d42d147d41688f7c0fcf467d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47baa2c9c05c7c422a49994b8f80016f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f">CAN_F6R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga47baa2c9c05c7c422a49994b8f80016f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d7665b118e98586c2a9b1900ce7292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292">CAN_F6R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga55d7665b118e98586c2a9b1900ce7292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5095a203d07244e75dd6deca125b4468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468">CAN_F6R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga5095a203d07244e75dd6deca125b4468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533dbb10e8fce9aa6ec23573fb49c339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339">CAN_F6R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga533dbb10e8fce9aa6ec23573fb49c339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b95be922291e534609302c0c833f1f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7">CAN_F6R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga8b95be922291e534609302c0c833f1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17301d50c7b6ad30ffc05ee2c63f6171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171">CAN_F6R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga17301d50c7b6ad30ffc05ee2c63f6171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23dfb03247544122ed01472b8a31b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d">CAN_F6R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaf23dfb03247544122ed01472b8a31b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8d35fbfa677fc446da68f4043b633e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e">CAN_F6R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gadf8d35fbfa677fc446da68f4043b633e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c81a1972ec8d87421c6113bb9747c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e">CAN_F6R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga6c81a1972ec8d87421c6113bb9747c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea1bd4bae8b27a5fd73d210eb83d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39">CAN_F6R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga11ea1bd4bae8b27a5fd73d210eb83d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c48dcd1ac5e23827813ed695bdff0d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1">CAN_F6R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga4c48dcd1ac5e23827813ed695bdff0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd115d29d9f0a8fddc13a32c013af26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b">CAN_F6R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gacd115d29d9f0a8fddc13a32c013af26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f116b2e31dd40bcdd6617fee83907e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e">CAN_F6R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaa3f116b2e31dd40bcdd6617fee83907e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090da76d2d9379dbfc54f7c3fcf69fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4">CAN_F6R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga090da76d2d9379dbfc54f7c3fcf69fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c8a59a8065400f4a75be49a78e2a9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e">CAN_F6R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gae9c8a59a8065400f4a75be49a78e2a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3854a1a11c72e64d3c4722494f463421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421">CAN_F6R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga3854a1a11c72e64d3c4722494f463421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5ceb9d7ae0c6e34490b8d8659919c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9">CAN_F6R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga7b5ceb9d7ae0c6e34490b8d8659919c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01a4accedd624ceccf8f8976a043177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177">CAN_F6R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gac01a4accedd624ceccf8f8976a043177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2d754207055a5a87696eb1bb7d8cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae">CAN_F6R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gacc2d754207055a5a87696eb1bb7d8cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471631ee112af3bde77d848c22d743ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef">CAN_F6R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga471631ee112af3bde77d848c22d743ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9574ec7dddcea6b80368778c01f62598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598">CAN_F6R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga9574ec7dddcea6b80368778c01f62598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64bcb159347ad8e2a2609ce89ed030df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df">CAN_F6R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga64bcb159347ad8e2a2609ce89ed030df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0803330590bf9aba9d09342034b2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1">CAN_F7R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaec0803330590bf9aba9d09342034b2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c633d4cbfdf79f09ae1df5e75c98439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439">CAN_F7R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga8c633d4cbfdf79f09ae1df5e75c98439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a0c4ece8b73760ad295344b8558ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb">CAN_F7R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga31a0c4ece8b73760ad295344b8558ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe2fc15309540b87538ea3e8460d8d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11">CAN_F7R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gafe2fc15309540b87538ea3e8460d8d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81d4c021f4579021ddf9485472a84f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5">CAN_F7R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gac81d4c021f4579021ddf9485472a84f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd6a00bb403a3e19e66c68f5ee308e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2">CAN_F7R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga5dd6a00bb403a3e19e66c68f5ee308e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5eaf37458d0426fd7f847775fd41e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9">CAN_F7R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga9b5eaf37458d0426fd7f847775fd41e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780440ce173cde12fd117b519419424c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c">CAN_F7R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga780440ce173cde12fd117b519419424c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ae0e27d14b42fef4551d83ee88b4ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac">CAN_F7R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga99ae0e27d14b42fef4551d83ee88b4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace90c0624446480421fac233739413dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc">CAN_F7R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gace90c0624446480421fac233739413dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae60d566699df87580584ed496681562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562">CAN_F7R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaae60d566699df87580584ed496681562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6325b37cc369b92b2334e482dbe3bf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06">CAN_F7R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga6325b37cc369b92b2334e482dbe3bf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace846d293ac11d535ee2aad17cf099bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc">CAN_F7R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gace846d293ac11d535ee2aad17cf099bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b26397a75fc4c0124e84903d31221e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e">CAN_F7R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga91b26397a75fc4c0124e84903d31221e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2e01c05c216ba6ff4756d043297c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e">CAN_F7R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gada2e01c05c216ba6ff4756d043297c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeef08aa6565ff24bd9863b4b8a9c2ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5">CAN_F7R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaeef08aa6565ff24bd9863b4b8a9c2ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c3ccb033b9541b57c338b9737f18dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd">CAN_F7R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga16c3ccb033b9541b57c338b9737f18dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad898ca382f57efb1842884d46217245c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c">CAN_F7R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gad898ca382f57efb1842884d46217245c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf419938e132cc1a0bf59a6c058e2c7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5">CAN_F7R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaf419938e132cc1a0bf59a6c058e2c7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae991abb6f2e64443be7e39633f192aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba">CAN_F7R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gae991abb6f2e64443be7e39633f192aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3738a42e2767c928de21a2f784ce6bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce">CAN_F7R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga3738a42e2767c928de21a2f784ce6bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cb252582e6b7bd706b37447f71d6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd">CAN_F7R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gae5cb252582e6b7bd706b37447f71d6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae616e53b9d961571eea4ff2df31f8399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399">CAN_F7R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gae616e53b9d961571eea4ff2df31f8399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2049c9bb27af3cde01334b1901aa417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417">CAN_F7R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gab2049c9bb27af3cde01334b1901aa417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e69c2fd32e2c523c9e939df825fc605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605">CAN_F7R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga8e69c2fd32e2c523c9e939df825fc605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659cc84b9186e279c37e88b94e1c9829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829">CAN_F7R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga659cc84b9186e279c37e88b94e1c9829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c9da5ad4c2d261858f73b779cc3dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae">CAN_F7R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga43c9da5ad4c2d261858f73b779cc3dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1ea8d66ada6cea7268fba151c00d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91">CAN_F7R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga0a1ea8d66ada6cea7268fba151c00d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd6032652515423412ad73b8a004bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb">CAN_F7R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gabbd6032652515423412ad73b8a004bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a991a0bb5a81748b091d6b96c59fc37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37">CAN_F7R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga3a991a0bb5a81748b091d6b96c59fc37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedae5e816af0dd734311bf44be7571f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2">CAN_F7R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaedae5e816af0dd734311bf44be7571f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f88a239b8a39ff3343b1cfe70b06139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139">CAN_F7R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga2f88a239b8a39ff3343b1cfe70b06139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfe399fb494ff6ab1d5b91258c42764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764">CAN_F8R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga3cfe399fb494ff6ab1d5b91258c42764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca04b514b4d6a3b19619932513b8953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953">CAN_F8R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9ca04b514b4d6a3b19619932513b8953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c3c099bf7db702b7bf5f71cddaaec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2">CAN_F8R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gac4c3c099bf7db702b7bf5f71cddaaec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e53037e7f7171d8a7358590f0e7420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420">CAN_F8R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gae1e53037e7f7171d8a7358590f0e7420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e2af45725e06538c4d09ad07296316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316">CAN_F8R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga51e2af45725e06538c4d09ad07296316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee5e9d68190f0d41a5b8603d1933922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922">CAN_F8R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga2ee5e9d68190f0d41a5b8603d1933922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c636150cfad43a32652dba3ded8383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383">CAN_F8R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga66c636150cfad43a32652dba3ded8383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc81a4ee32f76ce3a6fdbb3fc49425c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c">CAN_F8R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga0fc81a4ee32f76ce3a6fdbb3fc49425c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a36336242e8259c779f1c8f4544737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737">CAN_F8R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga68a36336242e8259c779f1c8f4544737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0014717b3c4c65afb7542308980803d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d">CAN_F8R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gad0014717b3c4c65afb7542308980803d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315a7e30b95c05db01b7f56f4d825e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62">CAN_F8R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga315a7e30b95c05db01b7f56f4d825e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353aad2279bf6b72bd861f6c79253635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635">CAN_F8R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga353aad2279bf6b72bd861f6c79253635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25193c4b44d05db08ba40f0e0f2c45e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1">CAN_F8R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga25193c4b44d05db08ba40f0e0f2c45e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4469bfc90525f84d9d04d3a4996997e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6">CAN_F8R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga4469bfc90525f84d9d04d3a4996997e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b17ebf3dd1e53d8417f955ebcf743b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3">CAN_F8R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga3b17ebf3dd1e53d8417f955ebcf743b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db6c2262434fc76213a441d8ce2edf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1">CAN_F8R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga6db6c2262434fc76213a441d8ce2edf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1e1e9aa84af36845402d19236c1214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214">CAN_F8R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga8a1e1e9aa84af36845402d19236c1214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a9ee665444a6b42e98e0f988d1ba7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a">CAN_F8R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gae0a9ee665444a6b42e98e0f988d1ba7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16cde37565a3d3ec3a8c41013df6f6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1">CAN_F8R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga16cde37565a3d3ec3a8c41013df6f6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ca000fea3be225ddf5f295437b6e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36">CAN_F8R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga57ca000fea3be225ddf5f295437b6e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad60ee9ebdce23be6d2adca113ca918e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8">CAN_F8R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gad60ee9ebdce23be6d2adca113ca918e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae186c9794783eb47b460532801afe43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a">CAN_F8R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gae186c9794783eb47b460532801afe43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106a5e5b8ae8d683fcec85b076688f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34">CAN_F8R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga106a5e5b8ae8d683fcec85b076688f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1643a77c219a9b2706f438c5123bccc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8">CAN_F8R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga1643a77c219a9b2706f438c5123bccc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21aa6ed09bed09347e07dbcbd0e9e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93">CAN_F8R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gab21aa6ed09bed09347e07dbcbd0e9e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8267e4cdc484abd75634469f9b255c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5">CAN_F8R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gab8267e4cdc484abd75634469f9b255c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697d286473e81666c91f28e853aab4ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad">CAN_F8R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga697d286473e81666c91f28e853aab4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295c26638700a849ee3c6504caf6ceab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab">CAN_F8R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga295c26638700a849ee3c6504caf6ceab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8469008983b405bfc5855258f4f6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6">CAN_F8R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga0f8469008983b405bfc5855258f4f6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18d894a75ebe73c0185d905cfb81dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf">CAN_F8R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gad18d894a75ebe73c0185d905cfb81dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccdf92a69572b56641ddd2967c034a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a">CAN_F8R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaccdf92a69572b56641ddd2967c034a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0636c9c9fd84e5e8d12e78f236f2a56c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c">CAN_F8R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga0636c9c9fd84e5e8d12e78f236f2a56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1209cec0d1199b7f74bb2e2b1cca424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424">CAN_F9R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaa1209cec0d1199b7f74bb2e2b1cca424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd983be0f74b7f183261f21cd2f6910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910">CAN_F9R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9fd983be0f74b7f183261f21cd2f6910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e363da951c1191e733a8bc603cda3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5">CAN_F9R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga2e363da951c1191e733a8bc603cda3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab5a59d405ae1684853988e95ab9844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844">CAN_F9R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gabab5a59d405ae1684853988e95ab9844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5b46878001f43618c726b3429e4b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50">CAN_F9R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga4b5b46878001f43618c726b3429e4b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582895a48cfeb8d7ecf6c9757ba0aa39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39">CAN_F9R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga582895a48cfeb8d7ecf6c9757ba0aa39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe18a44ac1a9c4cf2a6e94bb946af17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f">CAN_F9R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gafe18a44ac1a9c4cf2a6e94bb946af17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae497ffa0ef246a52e57a394fa57e616d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d">CAN_F9R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gae497ffa0ef246a52e57a394fa57e616d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eedc431183ceae7240d11afc05bacfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa">CAN_F9R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga4eedc431183ceae7240d11afc05bacfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71d1294050a77f52ecd4b00568cd7477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477">CAN_F9R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga71d1294050a77f52ecd4b00568cd7477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5adc0ffeba391461d887f5d176a9b5bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd">CAN_F9R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga5adc0ffeba391461d887f5d176a9b5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989f1dea5a35e78b08649ac699955563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563">CAN_F9R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga989f1dea5a35e78b08649ac699955563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b71e1b7db02ef8c5853534921b33aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee">CAN_F9R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga0b71e1b7db02ef8c5853534921b33aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48cff2713910823bbf9c8aeb399d6695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695">CAN_F9R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga48cff2713910823bbf9c8aeb399d6695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e0057c4eb0f7238d2ec98ae0702ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3">CAN_F9R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gab9e0057c4eb0f7238d2ec98ae0702ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16f71c9ee3bc56be17f7488c1df807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807">CAN_F9R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gacc16f71c9ee3bc56be17f7488c1df807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3909a33262113171b7d4dc11fcf8c3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1">CAN_F9R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga3909a33262113171b7d4dc11fcf8c3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cead3f8d10075aa34c9446859356e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d">CAN_F9R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga8cead3f8d10075aa34c9446859356e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7730d43a2cf07a1568ed738a4f69692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692">CAN_F9R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaf7730d43a2cf07a1568ed738a4f69692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2f5ba8403cbd679694cf9665e2690f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f">CAN_F9R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga6b2f5ba8403cbd679694cf9665e2690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5a17ed59696ed0572b80767c4bef81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81">CAN_F9R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaca5a17ed59696ed0572b80767c4bef81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac318672024cefb98843d473cbb2d46b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2">CAN_F9R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gac318672024cefb98843d473cbb2d46b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3523d55c8cf0a308fea4837b00f89abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb">CAN_F9R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga3523d55c8cf0a308fea4837b00f89abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d8d812323030dd39f417318c36b8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc">CAN_F9R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga21d8d812323030dd39f417318c36b8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065bba6dde8a5b81b42c2618204bf0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be">CAN_F9R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga065bba6dde8a5b81b42c2618204bf0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5290535026c192f7e94a4cb98e48b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4">CAN_F9R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gade5290535026c192f7e94a4cb98e48b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7e7544d60c3084da344ee20ab6a760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760">CAN_F9R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaac7e7544d60c3084da344ee20ab6a760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae965845f1e45d1f45831be60829e63bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc">CAN_F9R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gae965845f1e45d1f45831be60829e63bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63bbecf009bf6bd61dc9e8fe0603da73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73">CAN_F9R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga63bbecf009bf6bd61dc9e8fe0603da73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834cf606ef4b69b0c459b8cb9e836a9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b">CAN_F9R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga834cf606ef4b69b0c459b8cb9e836a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c833e07b7a842ba7425291f628c9a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11">CAN_F9R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga9c833e07b7a842ba7425291f628c9a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ef7c7bae75406a267e6a333c549a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f">CAN_F9R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga18ef7c7bae75406a267e6a333c549a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616898121d5befed0eb5ab61492872f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2">CAN_F10R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga616898121d5befed0eb5ab61492872f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa24b6ba1e723098e55e4affc793558c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5">CAN_F10R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaa24b6ba1e723098e55e4affc793558c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b7fc9db4e77e216f37bf088d7b7703c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c">CAN_F10R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1b7fc9db4e77e216f37bf088d7b7703c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2348cdfff622628147e2c1df0a35363c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c">CAN_F10R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga2348cdfff622628147e2c1df0a35363c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebde0ea1e0aaf38fdcf1584e9c9b2063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063">CAN_F10R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaebde0ea1e0aaf38fdcf1584e9c9b2063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5b32b71c86c6dc7040b3044be61af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7">CAN_F10R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga3b5b32b71c86c6dc7040b3044be61af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df7daa799c7c73d9a56de5f92285aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca">CAN_F10R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga9df7daa799c7c73d9a56de5f92285aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed755173b9d4375b40d73cab90396adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc">CAN_F10R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaed755173b9d4375b40d73cab90396adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8d08fea6e7307f6d1d602e113a6d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27">CAN_F10R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga8a8d08fea6e7307f6d1d602e113a6d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aecdda55a484aa0e96c89f5d0f42aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba">CAN_F10R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga6aecdda55a484aa0e96c89f5d0f42aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da658bf0a044b327c5efcc592e0ebe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1">CAN_F10R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga4da658bf0a044b327c5efcc592e0ebe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ec91db97da763ae1da98ef3a3f7fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea">CAN_F10R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gae6ec91db97da763ae1da98ef3a3f7fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62bba82d177602a29448acf481a7f691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691">CAN_F10R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga62bba82d177602a29448acf481a7f691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce79aa37f7a175695fb910f986b7d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81">CAN_F10R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga6ce79aa37f7a175695fb910f986b7d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf31488587e33ea32b60a5c21f3e3aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff">CAN_F10R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gadf31488587e33ea32b60a5c21f3e3aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8c7c289c07afb023bb3eedfe4d5a9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1">CAN_F10R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gad8c7c289c07afb023bb3eedfe4d5a9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74258ab493246fefc21ddc475dcfda4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a">CAN_F10R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga74258ab493246fefc21ddc475dcfda4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf9f2daaa27f340a8cd4e64533f5caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf">CAN_F10R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gabcf9f2daaa27f340a8cd4e64533f5caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8ad53931f4cb3bebb3f557d8686066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066">CAN_F10R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga2b8ad53931f4cb3bebb3f557d8686066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f0b00c508bddf59fd290091e738a340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340">CAN_F10R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga9f0b00c508bddf59fd290091e738a340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb9db852d4bf1332f748a0cfc0063364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364">CAN_F10R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gadb9db852d4bf1332f748a0cfc0063364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616164fcd20341e4eed5b10a8fd2837c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c">CAN_F10R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga616164fcd20341e4eed5b10a8fd2837c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae70893925ea53547e9ce780c0480587b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b">CAN_F10R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gae70893925ea53547e9ce780c0480587b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed74e80c74c6c5e12d26abbc0d923787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787">CAN_F10R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaed74e80c74c6c5e12d26abbc0d923787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb5b90d073107f3c5612379aaffa7ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce">CAN_F10R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaecb5b90d073107f3c5612379aaffa7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678702522f87f63edfcad21194be3c53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53">CAN_F10R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga678702522f87f63edfcad21194be3c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4523c34e7f333636fade643b895b8f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5">CAN_F10R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaf4523c34e7f333636fade643b895b8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0e55fcb496970abe8fea481561f886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886">CAN_F10R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gacf0e55fcb496970abe8fea481561f886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e4683223d46d60897b2c46b02addec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5">CAN_F10R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga4e4683223d46d60897b2c46b02addec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df50371abf968f0638faf7e0bf76cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8">CAN_F10R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga6df50371abf968f0638faf7e0bf76cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab294aa73a3fdfc60672b206bd57a1e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08">CAN_F10R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gab294aa73a3fdfc60672b206bd57a1e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de1906dc4119b37b29bbe25e3e6dbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0">CAN_F10R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga2de1906dc4119b37b29bbe25e3e6dbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad6560088b586891d446952bbd8fbbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe">CAN_F11R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gacad6560088b586891d446952bbd8fbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81bc667cb0c63aa0448f6e0eb1d105d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d">CAN_F11R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gac81bc667cb0c63aa0448f6e0eb1d105d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dab8868637d6d6fb707b6a37a5989b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5">CAN_F11R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga8dab8868637d6d6fb707b6a37a5989b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559246cfa4658a5adaa282e4a3b35dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5">CAN_F11R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga559246cfa4658a5adaa282e4a3b35dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499aebdfc0c14b9c399698e28fde3e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50">CAN_F11R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga499aebdfc0c14b9c399698e28fde3e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1613d097fe5b7107ff36f97a9263bd38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38">CAN_F11R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga1613d097fe5b7107ff36f97a9263bd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db1830185822d66619059a644d86ffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe">CAN_F11R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga9db1830185822d66619059a644d86ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35bedade0c9f71455abfbbac2edee14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14">CAN_F11R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gab35bedade0c9f71455abfbbac2edee14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79ac007ffed536eedddffdd2615c5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7">CAN_F11R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gac79ac007ffed536eedddffdd2615c5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5900c2273c405ce35b9bd52b189c102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102">CAN_F11R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gad5900c2273c405ce35b9bd52b189c102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dad5ea347a6a928997a0a1c149369ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce">CAN_F11R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga9dad5ea347a6a928997a0a1c149369ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9285109080a523012f27b3bdbabc6949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949">CAN_F11R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga9285109080a523012f27b3bdbabc6949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65cdf759738f8b0cb8c4c3231453aad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8">CAN_F11R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga65cdf759738f8b0cb8c4c3231453aad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a40efa6debcdcfef0f7ab6d8b3eb04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04">CAN_F11R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga24a40efa6debcdcfef0f7ab6d8b3eb04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa923634a3432436c4c84e65be1fd39d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6">CAN_F11R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaa923634a3432436c4c84e65be1fd39d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65bae4ee01f83fe051acee8ee4c8a10e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e">CAN_F11R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga65bae4ee01f83fe051acee8ee4c8a10e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b6762f3642ce7a06fff58270ac9f53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f">CAN_F11R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga7b6762f3642ce7a06fff58270ac9f53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c7d6a41708543278980035b64bd31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b">CAN_F11R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga69c7d6a41708543278980035b64bd31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d6d67020cbc5a4d5f0b7c5dc488aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6">CAN_F11R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga88d6d67020cbc5a4d5f0b7c5dc488aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f4a8d606f2063be35b52e1fc5e4b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58">CAN_F11R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga07f4a8d606f2063be35b52e1fc5e4b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c6e5b0076c31b7bee1c9aea94e11fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb">CAN_F11R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga58c6e5b0076c31b7bee1c9aea94e11fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93bf815d462dc3a40725f73e107e11f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5">CAN_F11R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga93bf815d462dc3a40725f73e107e11f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebe934727476f5fde11c888c424c417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417">CAN_F11R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaeebe934727476f5fde11c888c424c417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8324877e56a61c15119f2ebf929894cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc">CAN_F11R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga8324877e56a61c15119f2ebf929894cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd994c36da11529ac494df973b5759c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c">CAN_F11R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gadfd994c36da11529ac494df973b5759c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3e9d272b625f7d6269057aee5d7761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761">CAN_F11R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga8f3e9d272b625f7d6269057aee5d7761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da4d794a9797d14536197679b7b2b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14">CAN_F11R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga5da4d794a9797d14536197679b7b2b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b9a815f36e7c2929f4313ca424c83a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a">CAN_F11R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gad9b9a815f36e7c2929f4313ca424c83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf162471f4c070d13fa409d44467373fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc">CAN_F11R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaf162471f4c070d13fa409d44467373fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c301fd37e3fa27d3bd28a1f3f553e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77">CAN_F11R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga2c301fd37e3fa27d3bd28a1f3f553e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bdc4ba1d0e44ba4d7a03cfd3197b687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687">CAN_F11R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga2bdc4ba1d0e44ba4d7a03cfd3197b687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6525c1ff364a229c9ea1b353b11be8c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3">CAN_F11R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga6525c1ff364a229c9ea1b353b11be8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5fd095552b3108c685514e78e43e52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d">CAN_F12R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gac5fd095552b3108c685514e78e43e52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga450e88e19b2e478e73cbc5eef74a72d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2">CAN_F12R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga450e88e19b2e478e73cbc5eef74a72d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17875db304b98c38e627f7d7db339136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136">CAN_F12R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga17875db304b98c38e627f7d7db339136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2960fee8bc56574e1b51975da7d2f041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041">CAN_F12R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga2960fee8bc56574e1b51975da7d2f041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b3b6f518fae0cb1123aa187138d90b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6">CAN_F12R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga6b3b6f518fae0cb1123aa187138d90b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cedc414fa80ef987825daf32e11ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4">CAN_F12R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga39cedc414fa80ef987825daf32e11ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10aa07474c2e7cf7f2845d0d2b2bd383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383">CAN_F12R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga10aa07474c2e7cf7f2845d0d2b2bd383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227ef5f36f6e03969cd952d62a3bc0a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9">CAN_F12R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga227ef5f36f6e03969cd952d62a3bc0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a946c991cee617b322ff9a372af3512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512">CAN_F12R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga7a946c991cee617b322ff9a372af3512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ab582743e96fcd36662a9434b875bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd">CAN_F12R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gad0ab582743e96fcd36662a9434b875bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga854c2b7108e33d263cc8269648f8bbbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe">CAN_F12R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga854c2b7108e33d263cc8269648f8bbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed3de0039e458bac5530d08c2e9af51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51">CAN_F12R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga2ed3de0039e458bac5530d08c2e9af51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad0db6fe916794156f773e98b524b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07">CAN_F12R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gadad0db6fe916794156f773e98b524b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8">CAN_F12R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c5558cc37c62c5570a5e2716e30ed99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99">CAN_F12R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga2c5558cc37c62c5570a5e2716e30ed99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa511d56f90a2ee10e44e56e378f7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed">CAN_F12R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga9fa511d56f90a2ee10e44e56e378f7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ae08ea078773a1aecbf74e89dc2a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d">CAN_F12R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga77ae08ea078773a1aecbf74e89dc2a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a94ac3d4ba5c16a98fc04144ae3bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86">CAN_F12R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga3a94ac3d4ba5c16a98fc04144ae3bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9070c9b9eec5dea6b5c4cdbaa1d5918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918">CAN_F12R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gae9070c9b9eec5dea6b5c4cdbaa1d5918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758cacc8b96577bb3663da1fae36040b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b">CAN_F12R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga758cacc8b96577bb3663da1fae36040b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80db4704807d6df4aaee2eebfcf5210a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a">CAN_F12R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga80db4704807d6df4aaee2eebfcf5210a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d3fb3a9b4b6b90139024bef933bc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d">CAN_F12R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gac3d3fb3a9b4b6b90139024bef933bc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e87973f51235e81195d84f78489cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0">CAN_F12R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga24e87973f51235e81195d84f78489cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e917f2a362569d86a75a34eddce636c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c">CAN_F12R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga4e917f2a362569d86a75a34eddce636c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e5f2c5de8981fbfc152926fc8fb057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057">CAN_F12R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gad6e5f2c5de8981fbfc152926fc8fb057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad1149501e8f926a247aa532405c0b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9">CAN_F12R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaaad1149501e8f926a247aa532405c0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53538969afd7e43cc7fed4c400ab6f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a">CAN_F12R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga53538969afd7e43cc7fed4c400ab6f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e04fa5d17a7cc7687c0ca40dd571ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce">CAN_F12R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga74e04fa5d17a7cc7687c0ca40dd571ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1d97354c1649fa5ddc46f4271297d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9">CAN_F12R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gadc1d97354c1649fa5ddc46f4271297d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b870003e469dcb24979e835a2f81a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4">CAN_F12R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga71b870003e469dcb24979e835a2f81a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2894b732a9683d32620fb90b06ba9f62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62">CAN_F12R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga2894b732a9683d32620fb90b06ba9f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab11cddebcb4e1ab70b7222a999d0c58a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a">CAN_F12R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gab11cddebcb4e1ab70b7222a999d0c58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b6865be0c757b49a250a537d73ae85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e">CAN_F13R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga0b6865be0c757b49a250a537d73ae85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18df9b2fd549b8991fdd9f8f94e7cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb">CAN_F13R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaf18df9b2fd549b8991fdd9f8f94e7cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034e8f5b7675ce34eb2792531c7e174d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d">CAN_F13R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga034e8f5b7675ce34eb2792531c7e174d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19767c0892dffb6eff8c5a3b0e254f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5">CAN_F13R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaf19767c0892dffb6eff8c5a3b0e254f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03b0ab4d686a1ad858f1ba4b679fff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9">CAN_F13R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gad03b0ab4d686a1ad858f1ba4b679fff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e37522978ae2e88c27f5604c5517d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42">CAN_F13R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga8e37522978ae2e88c27f5604c5517d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf6fff2ca4adf6e093a13b2db77adbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb">CAN_F13R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga2bf6fff2ca4adf6e093a13b2db77adbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca970c306c9c9b576ef3424f686f324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324">CAN_F13R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gabca970c306c9c9b576ef3424f686f324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44e1d120c773c9dc26f418acf3cb6de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de">CAN_F13R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gae44e1d120c773c9dc26f418acf3cb6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891d1d97e1a57c4cfa1a714b61b083eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb">CAN_F13R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga891d1d97e1a57c4cfa1a714b61b083eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4be9c1da46b251c43c0aafe7b04497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497">CAN_F13R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gafb4be9c1da46b251c43c0aafe7b04497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f5215de00574378a489f90eb11eff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4">CAN_F13R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga47f5215de00574378a489f90eb11eff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bbd5350aeb18966e2a40e2dc4223e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3">CAN_F13R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gac3bbd5350aeb18966e2a40e2dc4223e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d97199e363dd56cd9a455aec75ef1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c">CAN_F13R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gab2d97199e363dd56cd9a455aec75ef1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0731f4e60125130bebf88d33fd4ae3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca">CAN_F13R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga0731f4e60125130bebf88d33fd4ae3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1683c0cc3b3143a919f4dd59243eba9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f">CAN_F13R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga1683c0cc3b3143a919f4dd59243eba9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ed74a0929c6d397c14f49f114f13bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf">CAN_F13R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gad2ed74a0929c6d397c14f49f114f13bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde6cdff22bf29d31b5be1b309fe4dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde">CAN_F13R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gafde6cdff22bf29d31b5be1b309fe4dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb873fa1c32fbf6c5a2f3be93ba2f2e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6">CAN_F13R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gabb873fa1c32fbf6c5a2f3be93ba2f2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82a4dfd4d3c7a13232479be997ed1f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9">CAN_F13R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaf82a4dfd4d3c7a13232479be997ed1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7bf4384e44f002392339a71bc9c912c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c">CAN_F13R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaa7bf4384e44f002392339a71bc9c912c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7023986be02dd8f736e04e658844061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061">CAN_F13R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gaa7023986be02dd8f736e04e658844061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd059121f2a882342a409ebef8a96999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999">CAN_F13R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gafd059121f2a882342a409ebef8a96999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef57f88bf1e6e34b0096013278926c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0">CAN_F13R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga5ef57f88bf1e6e34b0096013278926c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4847de9f5b54fc5ce00e0fba69564d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d">CAN_F13R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga4847de9f5b54fc5ce00e0fba69564d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c415fa87c556bd8a4fc0f680d25f160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160">CAN_F13R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga2c415fa87c556bd8a4fc0f680d25f160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20487222c41a08fe68b9ce58dfd52fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff">CAN_F13R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga20487222c41a08fe68b9ce58dfd52fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d5ca021778a6e84fd3c0ad8981255d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d">CAN_F13R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaa0d5ca021778a6e84fd3c0ad8981255d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0c8c09be20a14f29ab46d53dd712ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba">CAN_F13R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga2f0c8c09be20a14f29ab46d53dd712ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26161b84a5fc507f959b620c8e380703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703">CAN_F13R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga26161b84a5fc507f959b620c8e380703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e753550a0a8547c7f64346e22925012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012">CAN_F13R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga1e753550a0a8547c7f64346e22925012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305ac04b1c5198a4f82c78c570ce7f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97">CAN_F13R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga305ac04b1c5198a4f82c78c570ce7f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261af22667719a32b3ce566c1e261936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;((uint16_t)0x0038)</td></tr>
<tr class="separator:ga261af22667719a32b3ce566c1e261936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa364b123cf797044094cc229330ce321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gaa364b123cf797044094cc229330ce321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b823d564e9d90150bcc6744b4ed622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga28b823d564e9d90150bcc6744b4ed622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23c590d98279634af05550702a806da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gaf23c590d98279634af05550702a806da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eee671793983a3bd669c9173b2ce210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga3eee671793983a3bd669c9173b2ce210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94612b95395eff626f5f3d7d28352dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:gae94612b95395eff626f5f3d7d28352dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f683a1252ccaf625cae1a978989b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:ga23f683a1252ccaf625cae1a978989b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e14de547aa06864abcd4b0422d8b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga40e14de547aa06864abcd4b0422d8b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d3292e963499c0e9a36869909229e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga13d3292e963499c0e9a36869909229e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e543fa9584fd636032a3ee735f750b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga69e543fa9584fd636032a3ee735f750b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:gabaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d902302c5eb81ce4a57029de281232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gaa8d902302c5eb81ce4a57029de281232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae968658ab837800723eafcc21af10247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:gae968658ab837800723eafcc21af10247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c69dc721e89e40056999b64572dff09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr class="separator:ga1c69dc721e89e40056999b64572dff09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c362b3d703698a7891f032f6b29056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga9c362b3d703698a7891f032f6b29056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr class="separator:gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20ad624085d2e533eea3662cb03d8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gaa20ad624085d2e533eea3662cb03d8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6e940d195fa1633cb1b23414f00412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gadf6e940d195fa1633cb1b23414f00412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a822a80be3a51524b42491248f8031f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga7a822a80be3a51524b42491248f8031f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeba0a45703463dfe05334364bdacbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gafeba0a45703463dfe05334364bdacbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0142a3667f59bce9bae80d31e88a124a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga0142a3667f59bce9bae80d31e88a124a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09fd11f6f97000266b30b015bf2cb68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:gaf09fd11f6f97000266b30b015bf2cb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421c94680ee8a2583419e2b0c89e995e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga421c94680ee8a2583419e2b0c89e995e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c398b9e79fcc61a497f9d7dd910352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga80c398b9e79fcc61a497f9d7dd910352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406ce88b2580a421f5b28bdbeb303543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr class="separator:ga406ce88b2580a421f5b28bdbeb303543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25669c3686c0c577d2d371ac09200ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga25669c3686c0c577d2d371ac09200ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953b0d38414808db79da116842ed3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga953b0d38414808db79da116842ed3262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001198ff898802888edf58f56d5371c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga001198ff898802888edf58f56d5371c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4598185d9092edfbf943464bcbb342ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga4598185d9092edfbf943464bcbb342ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8c219193b11f8507d7b85831d14912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga1d8c219193b11f8507d7b85831d14912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace70293f3dfa24d448b600fc58e45223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gace70293f3dfa24d448b600fc58e45223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf933b105259a4bc46a957576adb8d96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gaf933b105259a4bc46a957576adb8d96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d0119253d93a106b5ca704e5020c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gab4d0119253d93a106b5ca704e5020c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</a>&#160;&#160;&#160;((uint16_t)0x003F)</td></tr>
<tr class="separator:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d944f5260f40a0eb714d41859e0d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga09d944f5260f40a0eb714d41859e0d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ab0ef2a7795e3326900b277479d89c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga25ab0ef2a7795e3326900b277479d89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657af5a02534cc900cbddc260319d845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga657af5a02534cc900cbddc260319d845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655214f8327fd1322998c9d8bffe308d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga655214f8327fd1322998c9d8bffe308d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3382a7262743bc824985af7339449386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga3382a7262743bc824985af7339449386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b1a2b777fcf158c9e4264485682a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gad3b1a2b777fcf158c9e4264485682a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f14ae48e4609c2b3645211234cba974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga6f14ae48e4609c2b3645211234cba974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8250616a993a5f2bb04cd0f116005864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</a>&#160;&#160;&#160;((uint16_t)0x00FE)</td></tr>
<tr class="separator:ga8250616a993a5f2bb04cd0f116005864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8141dcd63a8429a64d488cc78ef3ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr class="separator:gab8141dcd63a8429a64d488cc78ef3ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7c20c81f79d17921718412b8fca6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga8b7c20c81f79d17921718412b8fca6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499a61f0013c5c6fe38b848901f58769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga499a61f0013c5c6fe38b848901f58769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44a263e36a7f34d922ff124aebd99c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gab44a263e36a7f34d922ff124aebd99c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9584dca3b1b414a63cf7ba75e557155b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga9584dca3b1b414a63cf7ba75e557155b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110b915b907f4bf29ff03da1f077bd97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga110b915b907f4bf29ff03da1f077bd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0856dee2657cf0a04d79084da86988ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga0856dee2657cf0a04d79084da86988ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5507af6154f60125dadc4654f57776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga5507af6154f60125dadc4654f57776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca710515f0aac5abdac02a630e09097c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gaca710515f0aac5abdac02a630e09097c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab945eba8b842a253cc64cce722537264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:gab945eba8b842a253cc64cce722537264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cf2dfc6b1ed55413be06acca413430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga10cf2dfc6b1ed55413be06acca413430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8df80cd27313c896e887aae81fa639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga7d8df80cd27313c896e887aae81fa639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83ed1ee64439cb2734a708445f37e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gab83ed1ee64439cb2734a708445f37e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</a>&#160;&#160;&#160;((uint8_t)0xFE)</td></tr>
<tr class="separator:gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43021a4a7f79672d27c36a469b301d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="separator:gac43021a4a7f79672d27c36a469b301d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6935c920da59d755d0cf834548a70ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga6935c920da59d755d0cf834548a70ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db361a4d9dd84b187085a11d933b45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga3db361a4d9dd84b187085a11d933b45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc4da49c163910203255e384591b6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gafdc4da49c163910203255e384591b6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d12990c90ab0757dcfea150ea50b227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga1d12990c90ab0757dcfea150ea50b227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2976279024e832e53ad12796a7bb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga4b2976279024e832e53ad12796a7bb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75cc361adf0e72e33d6771ebfa17b52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga75cc361adf0e72e33d6771ebfa17b52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1e75a82da73ae2873cff1cd27c3179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga3b1e75a82da73ae2873cff1cd27c3179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288b20416b42a79e591aa80d9a690fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga288b20416b42a79e591aa80d9a690fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf50334903013177a8c6f4e36b8d6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gafcf50334903013177a8c6f4e36b8d6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa07cf3e404f9f57e98d1ba3793079c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaa07cf3e404f9f57e98d1ba3793079c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a6a21835e06d9bc48009f4269b7798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga79a6a21835e06d9bc48009f4269b7798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td></tr>
<tr class="separator:ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr class="separator:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff77a39aba630647af62dc7f1a5dc218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</a>&#160;&#160;&#160;((uint8_t)0x3F)</td></tr>
<tr class="separator:gaff77a39aba630647af62dc7f1a5dc218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac88be3484245af8c1b271ae5c1b97a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gac88be3484245af8c1b271ae5c1b97a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8938468c5666a8305ade6d80d467c572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga8938468c5666a8305ade6d80d467c572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336fa8c9965ce18c10972ac80ded611f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga336fa8c9965ce18c10972ac80ded611f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76229b05ac37a5a688e6ba45851a29f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga76229b05ac37a5a688e6ba45851a29f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e9cddf0890113d405342f1d8b5b980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga65e9cddf0890113d405342f1d8b5b980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b868b59576f42421226d35628c6b628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga5b868b59576f42421226d35628c6b628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9250ae2793db0541e6c4bb8837424541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga9250ae2793db0541e6c4bb8837424541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84ad1e1d0202b41021e2d6e40486bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</a>&#160;&#160;&#160;((uint16_t)0x01FF)</td></tr>
<tr class="separator:gad84ad1e1d0202b41021e2d6e40486bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfae31be4ec2c8a3b0905eff30c7046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046">USART_BRR_DIV_Fraction</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga9dfae31be4ec2c8a3b0905eff30c7046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60cfa3802798306b86231f828ed2e71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e">USART_BRR_DIV_Mantissa</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td></tr>
<tr class="separator:ga60cfa3802798306b86231f828ed2e71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac457c519baa28359ab7959fbe0c5cda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gac457c519baa28359ab7959fbe0c5cda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0d5d407a22264de847bc1b40a17aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:gada0d5d407a22264de847bc1b40a17aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7f090b04fd78b755b43357ecaa9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gade7f090b04fd78b755b43357ecaa9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5221d09eebd12445a20f221bf98066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga5221d09eebd12445a20f221bf98066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91118f867adfdb2e805beea86666de04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga91118f867adfdb2e805beea86666de04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17130690a1ca95b972429eb64d4254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaa17130690a1ca95b972429eb64d4254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70422871d15f974b464365e7fe1877e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga70422871d15f974b464365e7fe1877e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27405d413b6d355ccdb076d52fef6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga27405d413b6d355ccdb076d52fef6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f8fcf084f9a8514efafb617c70b074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga60f8fcf084f9a8514efafb617c70b074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad831dfc169fcf14b7284984dbecf322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:gad831dfc169fcf14b7284984dbecf322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb650676aaae4a5203f372d497d5947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga2bb650676aaae4a5203f372d497d5947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr class="separator:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee77fac25142271ad56d49685e518b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr class="separator:ga3ee77fac25142271ad56d49685e518b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a62e93ae7864e89622bdd92508b615e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga4a62e93ae7864e89622bdd92508b615e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362976ce813e58310399d113d2cf09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga362976ce813e58310399d113d2cf09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf993e483318ebcecffd18649de766dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr class="separator:gaf993e483318ebcecffd18649de766dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr class="separator:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr class="separator:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed1a39c551b1641128f81893ff558d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gaaed1a39c551b1641128f81893ff558d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c66373bfbae7724c836ac63b8411dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga31c66373bfbae7724c836ac63b8411dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22af8d399f1adda62e31186f0309af80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga22af8d399f1adda62e31186f0309af80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71129810fab0b46d91161a39e3f8d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gac71129810fab0b46d91161a39e3f8d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff130f15493c765353ec2fd605667c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gaff130f15493c765353ec2fd605667c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr class="separator:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa125f026b1ca2d76eab48b191baed265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:gaa125f026b1ca2d76eab48b191baed265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr class="separator:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr class="separator:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c49c90d83a0e3746b56b2a0a3b0ddcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga2c49c90d83a0e3746b56b2a0a3b0ddcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eab5000ab993991d0da8ffbd386c92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga8eab5000ab993991d0da8ffbd386c92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6b237fcac675f8f047c4ff64248486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga1b6b237fcac675f8f047c4ff64248486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c0e92df8edb974008b3d37d12f655a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:gad1c0e92df8edb974008b3d37d12f655a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12dda4877432bc181c9684b0830b1b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga12dda4877432bc181c9684b0830b1b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045e834b03e7a06b2005a13923af424a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:ga045e834b03e7a06b2005a13923af424a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3da67d3c9c3abf436098a86477d2dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gad3da67d3c9c3abf436098a86477d2dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e927fad0bfa430f54007e158e01f43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td></tr>
<tr class="separator:ga8e927fad0bfa430f54007e158e01f43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887eb26364a8693355024ca203323165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr class="separator:ga887eb26364a8693355024ca203323165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">DBGMCU_IDCODE_REV_ID_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">DBGMCU_IDCODE_REV_ID_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">DBGMCU_IDCODE_REV_ID_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">DBGMCU_IDCODE_REV_ID_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c2934497d6e9611d0f0de63705a45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">DBGMCU_IDCODE_REV_ID_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gae6c2934497d6e9611d0f0de63705a45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">DBGMCU_IDCODE_REV_ID_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">DBGMCU_IDCODE_REV_ID_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">DBGMCU_IDCODE_REV_ID_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">DBGMCU_IDCODE_REV_ID_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24a517f96a59284e5b7c27c521050f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">DBGMCU_IDCODE_REV_ID_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaf24a517f96a59284e5b7c27c521050f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0770975f537cee88759c533cce1985c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">DBGMCU_IDCODE_REV_ID_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga0770975f537cee88759c533cce1985c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217da836fc3089b44a9d9c3daff40c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">DBGMCU_IDCODE_REV_ID_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga217da836fc3089b44a9d9c3daff40c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27909354dd0b18756072ab3a3939e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">DBGMCU_IDCODE_REV_ID_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gae27909354dd0b18756072ab3a3939e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300efe7db3358b63a83133901ab507ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">DBGMCU_IDCODE_REV_ID_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga300efe7db3358b63a83133901ab507ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7664e599c06b8f00398d9c84deec607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">DBGMCU_IDCODE_REV_ID_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaf7664e599c06b8f00398d9c84deec607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">DBGMCU_IDCODE_REV_ID_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037c80fe1d7308cee68245715ef6cd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">DBGMCU_CR_DBG_SLEEP</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga037c80fe1d7308cee68245715ef6cd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107a9396d63c892a8e614897c9d0b132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga107a9396d63c892a8e614897c9d0b132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9034b6eb9d4dceadffc6a1d1959056c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">DBGMCU_CR_TRACE_IOEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga9034b6eb9d4dceadffc6a1d1959056c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1395189e10bdbc37bce9ea480e22d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10">DBGMCU_CR_TRACE_MODE</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr class="separator:gaa1395189e10bdbc37bce9ea480e22d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d41a4027853783633d929a43f8d6d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga2d41a4027853783633d929a43f8d6d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba3a830051b53d43d850768242c503e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga7ba3a830051b53d43d850768242c503e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e02885e11d05135dd967b33fad68f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e02885e11d05135dd967b33fad68f1">DBGMCU_CR_DBG_IWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga06e02885e11d05135dd967b33fad68f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626bea771c7fdb87e515685104d3a562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga626bea771c7fdb87e515685104d3a562">DBGMCU_CR_DBG_WWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga626bea771c7fdb87e515685104d3a562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a786a8fa8a1c85e30265e76cdea814d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a786a8fa8a1c85e30265e76cdea814d">DBGMCU_CR_DBG_TIM1_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga5a786a8fa8a1c85e30265e76cdea814d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1ee73c14e640c4e97041a9ce3e221a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1ee73c14e640c4e97041a9ce3e221a">DBGMCU_CR_DBG_TIM2_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaaa1ee73c14e640c4e97041a9ce3e221a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6801756368b597301f4098b69bce4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6801756368b597301f4098b69bce4e7">DBGMCU_CR_DBG_TIM3_STOP</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gac6801756368b597301f4098b69bce4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d562f812de81b99c6701d74812818fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d562f812de81b99c6701d74812818fa">DBGMCU_CR_DBG_TIM4_STOP</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga7d562f812de81b99c6701d74812818fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac503a3c7cb5acef966dc5b0b645944eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac503a3c7cb5acef966dc5b0b645944eb">DBGMCU_CR_DBG_CAN1_STOP</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gac503a3c7cb5acef966dc5b0b645944eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c71dedb4221750d7e3d8237c8b7846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74c71dedb4221750d7e3d8237c8b7846">DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga74c71dedb4221750d7e3d8237c8b7846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13c4459ef41174c5f40b7f3f96bc075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac13c4459ef41174c5f40b7f3f96bc075">DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gac13c4459ef41174c5f40b7f3f96bc075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7b4ae5a5e402aa66af991fb174b83a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7b4ae5a5e402aa66af991fb174b83a">DBGMCU_CR_DBG_TIM8_STOP</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gade7b4ae5a5e402aa66af991fb174b83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d1915feb949e71f129ace7519abfee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d1915feb949e71f129ace7519abfee">DBGMCU_CR_DBG_TIM5_STOP</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga81d1915feb949e71f129ace7519abfee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga583b3b400b2ebf72da6cee21226d00e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga583b3b400b2ebf72da6cee21226d00e5">DBGMCU_CR_DBG_TIM6_STOP</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga583b3b400b2ebf72da6cee21226d00e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26379796d6900f536c1860e252d195f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26379796d6900f536c1860e252d195f5">DBGMCU_CR_DBG_TIM7_STOP</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga26379796d6900f536c1860e252d195f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66d79e9b95ef54e109aa7b069201b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab66d79e9b95ef54e109aa7b069201b58">DBGMCU_CR_DBG_CAN2_STOP</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gab66d79e9b95ef54e109aa7b069201b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923048ee6f3ae804ae377d2d259456e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923048ee6f3ae804ae377d2d259456e4">DBGMCU_CR_DBG_TIM15_STOP</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga923048ee6f3ae804ae377d2d259456e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69023f8b781539ccb233f76de6284ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69023f8b781539ccb233f76de6284ce3">DBGMCU_CR_DBG_TIM16_STOP</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga69023f8b781539ccb233f76de6284ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a617b659cc61d947515e2d52f1f2f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a617b659cc61d947515e2d52f1f2f92">DBGMCU_CR_DBG_TIM17_STOP</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga7a617b659cc61d947515e2d52f1f2f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c0745ffe127802d59aa73b483dc744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0c0745ffe127802d59aa73b483dc744">DBGMCU_CR_DBG_TIM12_STOP</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gac0c0745ffe127802d59aa73b483dc744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a25f2fb948b645c00ed9f986aaa535a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a25f2fb948b645c00ed9f986aaa535a">DBGMCU_CR_DBG_TIM13_STOP</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga3a25f2fb948b645c00ed9f986aaa535a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24da33fc97703f7fb374615dbb0c705c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24da33fc97703f7fb374615dbb0c705c">DBGMCU_CR_DBG_TIM14_STOP</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga24da33fc97703f7fb374615dbb0c705c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa53454227eeb503a681d32049b07b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa53454227eeb503a681d32049b07b74">DBGMCU_CR_DBG_TIM9_STOP</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaaa53454227eeb503a681d32049b07b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44df04d2075cec31b160df59357168de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44df04d2075cec31b160df59357168de">DBGMCU_CR_DBG_TIM10_STOP</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga44df04d2075cec31b160df59357168de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e4ff4e5582e146f1fc6f6731fddc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1e4ff4e5582e146f1fc6f6731fddc58">DBGMCU_CR_DBG_TIM11_STOP</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaa1e4ff4e5582e146f1fc6f6731fddc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5e44cbb084160a6004ca9951ec7318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>&#160;&#160;&#160;((uint8_t)0x07)</td></tr>
<tr class="separator:gaef5e44cbb084160a6004ca9951ec7318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6560c1d58df18c8740d70591bf7bc1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad">FLASH_ACR_LATENCY_0</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:ga6560c1d58df18c8740d70591bf7bc1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85155f5d3f34ebe83989513793498c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72">FLASH_ACR_LATENCY_1</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga85155f5d3f34ebe83989513793498c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b5089d0c86db787ebef496c9057918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918">FLASH_ACR_LATENCY_2</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga61b5089d0c86db787ebef496c9057918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e66d0fa94c019e9c27a3d79e8228cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9">FLASH_ACR_HLFCYA</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:ga6e66d0fa94c019e9c27a3d79e8228cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5285ab198307213dce0629f9b7c6fc86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga5285ab198307213dce0629f9b7c6fc86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e73d25ffe7e7a258a873e1fbef17445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445">FLASH_ACR_PRFTBS</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga1e73d25ffe7e7a258a873e1fbef17445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a55ea632082aac5b60c62cc0eb0d556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556">FLASH_KEYR_FKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga8a55ea632082aac5b60c62cc0eb0d556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ec82060edcc9a18bf804b07dec5881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34ec82060edcc9a18bf804b07dec5881">RDP_Key</a>&#160;&#160;&#160;((uint16_t)0x00A5)</td></tr>
<tr class="separator:ga34ec82060edcc9a18bf804b07dec5881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd77e7bf91765d891ce63e2f0084b019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019">FLASH_KEY1</a>&#160;&#160;&#160;((uint32_t)0x45670123)</td></tr>
<tr class="separator:gafd77e7bf91765d891ce63e2f0084b019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee83d0f557e158da52f4a205db6b60a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7">FLASH_KEY2</a>&#160;&#160;&#160;((uint32_t)0xCDEF89AB)</td></tr>
<tr class="separator:gaee83d0f557e158da52f4a205db6b60a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d">FLASH_OPTKEYR_OPTKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f40ca765714598a62aa216a5ccd8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4">FLASH_SR_PGERR</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga60f40ca765714598a62aa216a5ccd8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e403606e5ac23cb07701aeebc1f73e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5">FLASH_SR_WRPRTERR</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga2e403606e5ac23cb07701aeebc1f73e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1301c6b487cfefa247c54a576a0c12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:gae1301c6b487cfefa247c54a576a0c12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47754b39bd7a7c79c251d6376f97f661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661">FLASH_CR_PG</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga47754b39bd7a7c79c251d6376f97f661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad845355ade49d56cf70ad0ff09595a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23">FLASH_CR_PER</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gad845355ade49d56cf70ad0ff09595a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a287aa5a625125301306a02fb69c53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a">FLASH_CR_MER</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga4a287aa5a625125301306a02fb69c53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736a5478a87f35a6a0cb66d8784a5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab">FLASH_CR_OPTPG</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga6736a5478a87f35a6a0cb66d8784a5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19fbf5dc4339b1ec8630675f03ad6fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0">FLASH_CR_OPTER</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga19fbf5dc4339b1ec8630675f03ad6fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4dd28134f93f52b1d4ec5b36a99864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864">FLASH_CR_STRT</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr class="separator:gafe4dd28134f93f52b1d4ec5b36a99864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25f1fa4127fa015361b61a6f3180784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784">FLASH_CR_LOCK</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr class="separator:gab25f1fa4127fa015361b61a6f3180784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d44bc9617cc430de9413b385dfe0c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3">FLASH_CR_OPTWRE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga27d44bc9617cc430de9413b385dfe0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930897cecdaa9dbef8c640b84acbd8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2">FLASH_CR_ERRIE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr class="separator:ga930897cecdaa9dbef8c640b84acbd8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e69856f654ec430a42791a34799db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0">FLASH_CR_EOPIE</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr class="separator:gab9e69856f654ec430a42791a34799db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc00fde8118ce03602d00d34a80fec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4">FLASH_AR_FAR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gaafc00fde8118ce03602d00d34a80fec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52c27d6657bd72f1860fa25a1faf8e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3">FLASH_OBR_OPTERR</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:gab52c27d6657bd72f1860fa25a1faf8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052763d6c2daf0a422577a6c8a0be977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977">FLASH_OBR_RDPRT</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:ga052763d6c2daf0a422577a6c8a0be977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1585552c59923cb1e1979cdfdc77b991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991">FLASH_OBR_USER</a>&#160;&#160;&#160;((uint16_t)0x03FC)</td></tr>
<tr class="separator:ga1585552c59923cb1e1979cdfdc77b991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a18df54a9254985b1ee69c5666e68b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a18df54a9254985b1ee69c5666e68b6">FLASH_OBR_WDG_SW</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga5a18df54a9254985b1ee69c5666e68b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e84d6c706420de2335619043a06760d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d">FLASH_OBR_nRST_STOP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:ga8e84d6c706420de2335619043a06760d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d863a776a1d5a136e267bac209f6a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85">FLASH_OBR_nRST_STDBY</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr class="separator:ga3d863a776a1d5a136e267bac209f6a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8df650a29c19a5792097cd14872f31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8df650a29c19a5792097cd14872f31b">FLASH_OBR_BFB2</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:gaf8df650a29c19a5792097cd14872f31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d3842e780ec47c1127de0ed4a93821d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d">FLASH_WRPR_WRP</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga1d3842e780ec47c1127de0ed4a93821d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd716ae96657c56919fe5047cc0d65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebd716ae96657c56919fe5047cc0d65d">FLASH_RDP_RDP</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gaebd716ae96657c56919fe5047cc0d65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1145e521145389b9072e85252e54ca3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1145e521145389b9072e85252e54ca3d">FLASH_RDP_nRDP</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga1145e521145389b9072e85252e54ca3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab0317a3e9f0e692213011164fb0d2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab0317a3e9f0e692213011164fb0d2de">FLASH_USER_USER</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gaab0317a3e9f0e692213011164fb0d2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f0334d45dfeb5ab7fd84311ddd0379e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f0334d45dfeb5ab7fd84311ddd0379e">FLASH_USER_nUSER</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga6f0334d45dfeb5ab7fd84311ddd0379e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09070b36e22fdb41e470c8a5a575f9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09070b36e22fdb41e470c8a5a575f9a6">FLASH_Data0_Data0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga09070b36e22fdb41e470c8a5a575f9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80c9345106d12db361ecd7a1b01900a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae80c9345106d12db361ecd7a1b01900a">FLASH_Data0_nData0</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gae80c9345106d12db361ecd7a1b01900a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3394f74718c6f4d811b1e3c43aca5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe3394f74718c6f4d811b1e3c43aca5a">FLASH_Data1_Data1</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gabe3394f74718c6f4d811b1e3c43aca5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ef6801f38525d6fdda034a130e5ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26ef6801f38525d6fdda034a130e5ee9">FLASH_Data1_nData1</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga26ef6801f38525d6fdda034a130e5ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa956fef145edf00d54046e44305a005a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa956fef145edf00d54046e44305a005a">FLASH_WRP0_WRP0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gaa956fef145edf00d54046e44305a005a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff06814ffdd40e0f41b8abfb58a94533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff06814ffdd40e0f41b8abfb58a94533">FLASH_WRP0_nWRP0</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gaff06814ffdd40e0f41b8abfb58a94533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6e79cb6593a9aac4cf4ac87903502bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6e79cb6593a9aac4cf4ac87903502bb">FLASH_WRP1_WRP1</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:gae6e79cb6593a9aac4cf4ac87903502bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b856e9d7bb136f77c185cdf7a778810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b856e9d7bb136f77c185cdf7a778810">FLASH_WRP1_nWRP1</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga4b856e9d7bb136f77c185cdf7a778810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e05a6cccc474ddd580c89ca35fab8f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e05a6cccc474ddd580c89ca35fab8f6">FLASH_WRP2_WRP2</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga1e05a6cccc474ddd580c89ca35fab8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab31b050ba2b32d47ba500a9b2968790f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab31b050ba2b32d47ba500a9b2968790f">FLASH_WRP2_nWRP2</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:gab31b050ba2b32d47ba500a9b2968790f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c60a5c1b02b5edb3e4ad04de3dea4c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c60a5c1b02b5edb3e4ad04de3dea4c1">FLASH_WRP3_WRP3</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga5c60a5c1b02b5edb3e4ad04de3dea4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b1ae40a4a63c467a202d505afd0beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73b1ae40a4a63c467a202d505afd0beb">FLASH_WRP3_nWRP3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga73b1ae40a4a63c467a202d505afd0beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gad8bb755c7059bb2d4f5e2e999d2a2677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8bb755c7059bb2d4f5e2e999d2a2677">&#9670;&nbsp;</a></span>ADC_CR1_AWDCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDCH&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AWDCH[4:0] bits (Analog watchdog channel select bits) </p>

</div>
</div>
<a id="ga18725d77c35c173cdb5bdab658d9dace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18725d77c35c173cdb5bdab658d9dace">&#9670;&nbsp;</a></span>ADC_CR1_AWDCH_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDCH_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gafcd37244d74db7c9a34a4f08b94301ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcd37244d74db7c9a34a4f08b94301ae">&#9670;&nbsp;</a></span>ADC_CR1_AWDCH_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDCH_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga625eebdc95937325cad90a151853f5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga625eebdc95937325cad90a151853f5a0">&#9670;&nbsp;</a></span>ADC_CR1_AWDCH_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDCH_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gafb768d4aafbabc114d4650cf962392ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb768d4aafbabc114d4650cf962392ec">&#9670;&nbsp;</a></span>ADC_CR1_AWDCH_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDCH_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaf37f3c0d7c72192803d0772e076cf8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf37f3c0d7c72192803d0772e076cf8ee">&#9670;&nbsp;</a></span>ADC_CR1_AWDCH_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDCH_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga6e006d43fcb9fe1306745c95a1bdd651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e006d43fcb9fe1306745c95a1bdd651">&#9670;&nbsp;</a></span>ADC_CR1_AWDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDEN&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Analog watchdog enable on regular channels </p>

</div>
</div>
<a id="gacd44f86b189696d5a3780342516de722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd44f86b189696d5a3780342516de722">&#9670;&nbsp;</a></span>ADC_CR1_AWDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDIE&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Analog Watchdog interrupt enable </p>

</div>
</div>
<a id="ga5c9fc31f19c04033dfa98e982519c451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c9fc31f19c04033dfa98e982519c451">&#9670;&nbsp;</a></span>ADC_CR1_AWDSGL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDSGL&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable the watchdog on a single channel in scan mode </p>

</div>
</div>
<a id="gabd690297fc73fca40d797f4c90800b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd690297fc73fca40d797f4c90800b9a">&#9670;&nbsp;</a></span>ADC_CR1_DISCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DISCEN&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Discontinuous mode on regular channels </p>

</div>
</div>
<a id="gaeaa416a291023449ae82e7ef39844075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaa416a291023449ae82e7ef39844075">&#9670;&nbsp;</a></span>ADC_CR1_DISCNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DISCNUM&#160;&#160;&#160;((uint32_t)0x0000E000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DISCNUM[2:0] bits (Discontinuous mode channel count) </p>

</div>
</div>
<a id="ga59ff81db7def261f0e84d5dbb6cca1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59ff81db7def261f0e84d5dbb6cca1ce">&#9670;&nbsp;</a></span>ADC_CR1_DISCNUM_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DISCNUM_0&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga39940d3611126052f4f748934c629ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39940d3611126052f4f748934c629ebf">&#9670;&nbsp;</a></span>ADC_CR1_DISCNUM_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DISCNUM_1&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gab73d5fdf276f5ef3965afdda78ac9e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab73d5fdf276f5ef3965afdda78ac9e1e">&#9670;&nbsp;</a></span>ADC_CR1_DISCNUM_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DISCNUM_2&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaa5a1a3b2c42e51fcd50a46f82d0b0843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5a1a3b2c42e51fcd50a46f82d0b0843">&#9670;&nbsp;</a></span>ADC_CR1_DUALMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DUALMOD&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DUALMOD[3:0] bits (Dual mode selection) </p>

</div>
</div>
<a id="ga0eb566ea4be6f0ee17cd1ecbd08b7e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eb566ea4be6f0ee17cd1ecbd08b7e26">&#9670;&nbsp;</a></span>ADC_CR1_DUALMOD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DUALMOD_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gab94ba8607512ac7c76ec2e3b661bc367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab94ba8607512ac7c76ec2e3b661bc367">&#9670;&nbsp;</a></span>ADC_CR1_DUALMOD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DUALMOD_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gae8fd02b7e150e14f6cc505a568f58c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8fd02b7e150e14f6cc505a568f58c35">&#9670;&nbsp;</a></span>ADC_CR1_DUALMOD_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DUALMOD_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga32d91e3b7dc8310b260b114a1e01596d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32d91e3b7dc8310b260b114a1e01596d">&#9670;&nbsp;</a></span>ADC_CR1_DUALMOD_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DUALMOD_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaa39fee2e812a7ca45998cccf32e90aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa39fee2e812a7ca45998cccf32e90aea">&#9670;&nbsp;</a></span>ADC_CR1_EOCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_EOCIE&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable for EOC </p>

</div>
</div>
<a id="ga6353cb0d564410358b3a086dd0241f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6353cb0d564410358b3a086dd0241f8c">&#9670;&nbsp;</a></span>ADC_CR1_JAUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JAUTO&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Automatic injected group conversion </p>

</div>
</div>
<a id="ga4886de74bcd3a1e545094089f76fd0b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4886de74bcd3a1e545094089f76fd0b3">&#9670;&nbsp;</a></span>ADC_CR1_JAWDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JAWDEN&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Analog watchdog enable on injected channels </p>

</div>
</div>
<a id="gacd06a2840346bf45ff335707db0b6e30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd06a2840346bf45ff335707db0b6e30">&#9670;&nbsp;</a></span>ADC_CR1_JDISCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JDISCEN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Discontinuous mode on injected channels </p>

</div>
</div>
<a id="ga5c46fc1dc6c63acf88821f46a8f6d5e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c46fc1dc6c63acf88821f46a8f6d5e7">&#9670;&nbsp;</a></span>ADC_CR1_JEOCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JEOCIE&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable for injected channels </p>

</div>
</div>
<a id="gaaeab75ece0c73dd97e8f21911ed22d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeab75ece0c73dd97e8f21911ed22d06">&#9670;&nbsp;</a></span>ADC_CR1_SCAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_SCAN&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Scan mode </p>

</div>
</div>
<a id="ga89b646f092b052d8488d2016f6290f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89b646f092b052d8488d2016f6290f0e">&#9670;&nbsp;</a></span>ADC_CR2_ADON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_ADON&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A/D Converter ON / OFF </p>

</div>
</div>
<a id="gaf5950b5a7438a447584f6dd86c343362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5950b5a7438a447584f6dd86c343362">&#9670;&nbsp;</a></span>ADC_CR2_ALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_ALIGN&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Alignment </p>

</div>
</div>
<a id="ga2932a0004cf17558c1445f79baac54a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2932a0004cf17558c1445f79baac54a1">&#9670;&nbsp;</a></span>ADC_CR2_CAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_CAL&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A/D Calibration </p>

</div>
</div>
<a id="ga49bb71a868c9d88a0f7bbe48918b2140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49bb71a868c9d88a0f7bbe48918b2140">&#9670;&nbsp;</a></span>ADC_CR2_CONT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_CONT&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Continuous Conversion </p>

</div>
</div>
<a id="ga017309ac4b532bc8c607388f4e2cbbec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga017309ac4b532bc8c607388f4e2cbbec">&#9670;&nbsp;</a></span>ADC_CR2_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_DMA&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Direct Memory access mode </p>

</div>
</div>
<a id="ga6d1054d6cd017e305cf6e8a864ce96c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d1054d6cd017e305cf6e8a864ce96c8">&#9670;&nbsp;</a></span>ADC_CR2_EXTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTSEL&#160;&#160;&#160;((uint32_t)0x000E0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTSEL[2:0] bits (External Event Select for regular group) </p>

</div>
</div>
<a id="ga9410c7fd93f6d0b157ede745ee269d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9410c7fd93f6d0b157ede745ee269d7b">&#9670;&nbsp;</a></span>ADC_CR2_EXTSEL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTSEL_0&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga5a6725419743a8d01b4a223609952893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a6725419743a8d01b4a223609952893">&#9670;&nbsp;</a></span>ADC_CR2_EXTSEL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTSEL_1&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga5c2322988b5fff19d012d9179d412ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c2322988b5fff19d012d9179d412ad0">&#9670;&nbsp;</a></span>ADC_CR2_EXTSEL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTSEL_2&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga1c0cfed2e6b3dfe7a8794b29822e314c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c0cfed2e6b3dfe7a8794b29822e314c">&#9670;&nbsp;</a></span>ADC_CR2_EXTTRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTTRIG&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External Trigger Conversion mode for regular channels </p>

</div>
</div>
<a id="gaab3aa5d0e2a4b77960ec8f3b425a3eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3aa5d0e2a4b77960ec8f3b425a3eac">&#9670;&nbsp;</a></span>ADC_CR2_JEXTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTSEL&#160;&#160;&#160;((uint32_t)0x00007000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>JEXTSEL[2:0] bits (External event select for injected group) </p>

</div>
</div>
<a id="gaa70c1f30e2101e2177ce564440203ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa70c1f30e2101e2177ce564440203ba3">&#9670;&nbsp;</a></span>ADC_CR2_JEXTSEL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTSEL_0&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga99fa4a240d34ce231d6d0543bac7fd9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99fa4a240d34ce231d6d0543bac7fd9b">&#9670;&nbsp;</a></span>ADC_CR2_JEXTSEL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTSEL_1&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga571bb97f950181fedbc0d4756482713d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga571bb97f950181fedbc0d4756482713d">&#9670;&nbsp;</a></span>ADC_CR2_JEXTSEL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTSEL_2&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaa17af96980f14bc008357812c13bc4b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa17af96980f14bc008357812c13bc4b3">&#9670;&nbsp;</a></span>ADC_CR2_JEXTTRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTTRIG&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External Trigger Conversion mode for injected channels </p>

</div>
</div>
<a id="gac12fe8a6cc24eef2ed2e1f1525855678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac12fe8a6cc24eef2ed2e1f1525855678">&#9670;&nbsp;</a></span>ADC_CR2_JSWSTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JSWSTART&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Conversion of injected channels </p>

</div>
</div>
<a id="ga76a91ece4a71450541ef2637fdcdfdea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76a91ece4a71450541ef2637fdcdfdea">&#9670;&nbsp;</a></span>ADC_CR2_RSTCAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_RSTCAL&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset Calibration </p>

</div>
</div>
<a id="ga5eae65bad1a6c975e1911eb5ba117468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eae65bad1a6c975e1911eb5ba117468">&#9670;&nbsp;</a></span>ADC_CR2_SWSTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_SWSTART&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Conversion of regular channels </p>

</div>
</div>
<a id="gae97d1f61aa9d8c2279557f18e7303308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae97d1f61aa9d8c2279557f18e7303308">&#9670;&nbsp;</a></span>ADC_CR2_TSVREFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_TSVREFE&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Temperature Sensor and VREFINT Enable </p>

</div>
</div>
<a id="ga67c396288ac97bfab2d37017bd536b98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67c396288ac97bfab2d37017bd536b98">&#9670;&nbsp;</a></span>ADC_DR_ADC2DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_ADC2DATA&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC2 data </p>

</div>
</div>
<a id="gada596183c4087696c486546e88176038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada596183c4087696c486546e88176038">&#9670;&nbsp;</a></span>ADC_DR_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Regular data </p>

</div>
</div>
<a id="gad685f031174465e636ef75a5bd7b637d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad685f031174465e636ef75a5bd7b637d">&#9670;&nbsp;</a></span>ADC_HTR_HT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_HTR_HT&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Analog watchdog high threshold </p>

</div>
</div>
<a id="gad02fcd8fd97b2f7d70a5a04fed60b558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad02fcd8fd97b2f7d70a5a04fed60b558">&#9670;&nbsp;</a></span>ADC_JDR1_JDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JDR1_JDATA&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Injected data </p>

</div>
</div>
<a id="ga9fbd8801b9c60269ca477062985a08e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fbd8801b9c60269ca477062985a08e8">&#9670;&nbsp;</a></span>ADC_JDR2_JDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JDR2_JDATA&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Injected data </p>

</div>
</div>
<a id="gaae84e9e5928bb9ed1aef6c83089fb5ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae84e9e5928bb9ed1aef6c83089fb5ef">&#9670;&nbsp;</a></span>ADC_JDR3_JDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JDR3_JDATA&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Injected data </p>

</div>
</div>
<a id="ga48d8fafdad1fb1bb0f761fd833e7b0c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48d8fafdad1fb1bb0f761fd833e7b0c1">&#9670;&nbsp;</a></span>ADC_JDR4_JDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JDR4_JDATA&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Injected data </p>

</div>
</div>
<a id="gad76f97130b391455094605a6c803026c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad76f97130b391455094605a6c803026c">&#9670;&nbsp;</a></span>ADC_JOFR1_JOFFSET1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JOFR1_JOFFSET1&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data offset for injected channel 1 </p>

</div>
</div>
<a id="ga1b15a9e9ce10303e233059c1de6d956c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b15a9e9ce10303e233059c1de6d956c">&#9670;&nbsp;</a></span>ADC_JOFR2_JOFFSET2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JOFR2_JOFFSET2&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data offset for injected channel 2 </p>

</div>
</div>
<a id="ga743e4c3a7cefc1a193146e77791c3985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga743e4c3a7cefc1a193146e77791c3985">&#9670;&nbsp;</a></span>ADC_JOFR3_JOFFSET3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JOFR3_JOFFSET3&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data offset for injected channel 3 </p>

</div>
</div>
<a id="gada0937f2f6a64bd6b7531ad553471b8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada0937f2f6a64bd6b7531ad553471b8d">&#9670;&nbsp;</a></span>ADC_JOFR4_JOFFSET4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JOFR4_JOFFSET4&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data offset for injected channel 4 </p>

</div>
</div>
<a id="gaa624d1fe34014b88873e2dfa91f79232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa624d1fe34014b88873e2dfa91f79232">&#9670;&nbsp;</a></span>ADC_JSQR_JL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL&#160;&#160;&#160;((uint32_t)0x00300000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>JL[1:0] bits (Injected Sequence length) </p>

</div>
</div>
<a id="ga117a6719241f20dbd765bc34f9ffcd58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga117a6719241f20dbd765bc34f9ffcd58">&#9670;&nbsp;</a></span>ADC_JSQR_JL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga1f82ef3b6e6350b9e52e622daeaa3e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f82ef3b6e6350b9e52e622daeaa3e6e">&#9670;&nbsp;</a></span>ADC_JSQR_JL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gad7fa15dfe51b084b36cb5df2fbf44bb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7fa15dfe51b084b36cb5df2fbf44bb2">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>JSQ1[4:0] bits (1st conversion in injected sequence) </p>

</div>
</div>
<a id="gaf3ea38b080462c4571524b5fcbfed292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3ea38b080462c4571524b5fcbfed292">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gabae36d7655fb1dce11e60ffa8e57b509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabae36d7655fb1dce11e60ffa8e57b509">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gad3e7a96d33f640444b40b70e9ee28671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3e7a96d33f640444b40b70e9ee28671">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga6066a6aef47f317a5df0c9bbf59121fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6066a6aef47f317a5df0c9bbf59121fb">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaf2c4baf98380a477cebb01be3e8f0594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2c4baf98380a477cebb01be3e8f0594">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga3e8446a5857e5379cff8cadf822e15d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e8446a5857e5379cff8cadf822e15d4">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>JSQ2[4:0] bits (2nd conversion in injected sequence) </p>

</div>
</div>
<a id="gaabf0889d056b56e4a113142b3694166d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabf0889d056b56e4a113142b3694166d">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2_0&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga048f97e9e332adb21eca27b647af1378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga048f97e9e332adb21eca27b647af1378">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2_1&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga18bee187ed94e73b16eeea7501394581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18bee187ed94e73b16eeea7501394581">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2_2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga78b031d11b56e49b2c28c1a79136b48a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78b031d11b56e49b2c28c1a79136b48a">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2_3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga064d6ccde30a22430c658b8efc431e59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga064d6ccde30a22430c658b8efc431e59">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ2_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2_4&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gae2fbdc1b854a54c4288402c2d3a7fca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2fbdc1b854a54c4288402c2d3a7fca9">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>JSQ3[4:0] bits (3rd conversion in injected sequence) </p>

</div>
</div>
<a id="ga12fbc27c3543f23125f632dfa60fdc98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12fbc27c3543f23125f632dfa60fdc98">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga169ec7d371e3ee897b73c3ad84b6ed32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga169ec7d371e3ee897b73c3ad84b6ed32">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga693542d5a536304f364476589ba0bec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga693542d5a536304f364476589ba0bec9">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga139ddd01c0faf219dca844477453149e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga139ddd01c0faf219dca844477453149e">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gac1452b8cf4acc90fb522d90751043aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1452b8cf4acc90fb522d90751043aac">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ3_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga39a279051ef198ee34cad73743b996f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39a279051ef198ee34cad73743b996f4">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>JSQ4[4:0] bits (4th conversion in injected sequence) </p>

</div>
</div>
<a id="ga13e250d329673c02f7a0d24d25e83649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13e250d329673c02f7a0d24d25e83649">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga30dad81d708c35136e2da4e96cfe07b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30dad81d708c35136e2da4e96cfe07b7">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4_1&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga6ceab97acb95b31cb7448c9da38fc11a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ceab97acb95b31cb7448c9da38fc11a">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4_2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga52f6571e7efed6a0f72df19c66d3c917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52f6571e7efed6a0f72df19c66d3c917">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ4_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4_3&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaede3a17ef541039943d9dcd85df223ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaede3a17ef541039943d9dcd85df223ca">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4_4&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gac7ac18b970378acf726f04ae68232c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7ac18b970378acf726f04ae68232c24">&#9670;&nbsp;</a></span>ADC_LTR_LT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_LTR_LT&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Analog watchdog low threshold </p>

</div>
</div>
<a id="ga32242a2c2156a012a7343bcb43d490d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32242a2c2156a012a7343bcb43d490d0">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP10&#160;&#160;&#160;((uint32_t)0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP10[2:0] bits (Channel 10 Sample time selection) </p>

</div>
</div>
<a id="ga8a8996c53042759f01e966fb00351ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a8996c53042759f01e966fb00351ebf">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP10_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP10_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga42b96f058436c8bdcfabe1e08c7edd61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42b96f058436c8bdcfabe1e08c7edd61">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP10_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP10_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga289d89b4d92d7f685a8e44aeb9ddcded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga289d89b4d92d7f685a8e44aeb9ddcded">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP10_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP10_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga4c74d559f2a70a2e8c807b7bcaccd800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c74d559f2a70a2e8c807b7bcaccd800">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP11&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP11[2:0] bits (Channel 11 Sample time selection) </p>

</div>
</div>
<a id="ga60780d613953f48a2dfc8debce72fb28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60780d613953f48a2dfc8debce72fb28">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP11_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP11_0&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaa61e1dbafcae3e1c8eae4320a6e5ec5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa61e1dbafcae3e1c8eae4320a6e5ec5d">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP11_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP11_1&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga93a876a9a6d90cd30456433b7e38c3f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93a876a9a6d90cd30456433b7e38c3f2">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP11_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP11_2&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga433b5a7d944666fb7abed3b107c352fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga433b5a7d944666fb7abed3b107c352fc">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP12&#160;&#160;&#160;((uint32_t)0x000001C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP12[2:0] bits (Channel 12 Sample time selection) </p>

</div>
</div>
<a id="gaaaac6ae97c00276d7472bc92a9edd6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaac6ae97c00276d7472bc92a9edd6e2">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP12_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP12_0&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga6020f9d742e15650ad919aaccaf2ff6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6020f9d742e15650ad919aaccaf2ff6c">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP12_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP12_1&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gadb59adb544d416e91ea0c12d4f39ccc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb59adb544d416e91ea0c12d4f39ccc9">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP12_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP12_2&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga2df120cd93a177ea17946a656259129e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2df120cd93a177ea17946a656259129e">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP13&#160;&#160;&#160;((uint32_t)0x00000E00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP13[2:0] bits (Channel 13 Sample time selection) </p>

</div>
</div>
<a id="ga49e7444d6cf630eccfd52fb4155bd553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49e7444d6cf630eccfd52fb4155bd553">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP13_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP13_0&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gad5d5ad9d8d08feaee18d1f2d8d6787a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5d5ad9d8d08feaee18d1f2d8d6787a1">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP13_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP13_1&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac4cd285d46485136deb6223377d0b17c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4cd285d46485136deb6223377d0b17c">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP13_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP13_2&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gab1574fc02a40f22fc751073e02ebb781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1574fc02a40f22fc751073e02ebb781">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP14&#160;&#160;&#160;((uint32_t)0x00007000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP14[2:0] bits (Channel 14 Sample time selection) </p>

</div>
</div>
<a id="ga9243898272b1d27018c971eecfa57f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9243898272b1d27018c971eecfa57f78">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP14_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP14_0&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga1016b8ca359247491a2a0a5d77aa1c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1016b8ca359247491a2a0a5d77aa1c22">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP14_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP14_1&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga8e658a8b72bac244bf919a874690e49e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e658a8b72bac244bf919a874690e49e">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP14_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP14_2&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga5ae0043ad863f7710834217bc82c8ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae0043ad863f7710834217bc82c8ecf">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP15&#160;&#160;&#160;((uint32_t)0x00038000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP15[2:0] bits (Channel 15 Sample time selection) </p>

</div>
</div>
<a id="gac5f8e555f5ece2ee632dd9d6c60d9584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5f8e555f5ece2ee632dd9d6c60d9584">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP15_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP15_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gab978e10b7dcfe6c1b88dd4fef50498ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab978e10b7dcfe6c1b88dd4fef50498ac">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP15_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP15_1&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga045285e1c5ab9ae570e37fe627b0e117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga045285e1c5ab9ae570e37fe627b0e117">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP15_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP15_2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga2925d05347e46e9c6a970214fa76bbec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2925d05347e46e9c6a970214fa76bbec">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP16&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP16[2:0] bits (Channel 16 Sample time selection) </p>

</div>
</div>
<a id="gae1a7d0ef695bd2017bcda3949f0134be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1a7d0ef695bd2017bcda3949f0134be">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP16_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP16_0&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga793ff2f46f51e1d485a9bd728687bf15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga793ff2f46f51e1d485a9bd728687bf15">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP16_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP16_1&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gade321fdbf74f830e54951ccfca285686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade321fdbf74f830e54951ccfca285686">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP16_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP16_2&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga9867370ecef7b99c32b8ecb44ad9e581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9867370ecef7b99c32b8ecb44ad9e581">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP17&#160;&#160;&#160;((uint32_t)0x00E00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP17[2:0] bits (Channel 17 Sample time selection) </p>

</div>
</div>
<a id="ga42b004d74f288cb191bfc6a327f94480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42b004d74f288cb191bfc6a327f94480">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP17_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP17_0&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga3ac4c21586d6a353c208a5175906ecc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ac4c21586d6a353c208a5175906ecc1">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP17_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP17_1&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac81ceec799a7da2def4f33339bd5e273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac81ceec799a7da2def4f33339bd5e273">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP17_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP17_2&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga5a13b3c652e5759e2d8bc7e38889bc5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a13b3c652e5759e2d8bc7e38889bc5e">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP0&#160;&#160;&#160;((uint32_t)0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP0[2:0] bits (Channel 0 Sample time selection) </p>

</div>
</div>
<a id="ga1bde59fce56980a59a3dfdb0da7ebe0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bde59fce56980a59a3dfdb0da7ebe0c">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP0_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga1d5b6e025d8e70767914c144793b93e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d5b6e025d8e70767914c144793b93e6">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP0_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga361de56c56c45834fc837df349f155dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga361de56c56c45834fc837df349f155dc">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP0_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP0_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga5b85dd0b1708cdf1bf403b07ad51da36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b85dd0b1708cdf1bf403b07ad51da36">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP1&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP1[2:0] bits (Channel 1 Sample time selection) </p>

</div>
</div>
<a id="gaaa99de1a2d2bbe8921353114d03cb7f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa99de1a2d2bbe8921353114d03cb7f6">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP1_0&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaf6ceb41e5e3cb6ae7da28070bc0b07d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ceb41e5e3cb6ae7da28070bc0b07d2">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP1_1&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga8b9efc8f9488d389301c4a6f9ef4427a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b9efc8f9488d389301c4a6f9ef4427a">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP1_2&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaea6e1e298372596bcdcdf93e763b3683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea6e1e298372596bcdcdf93e763b3683">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP2&#160;&#160;&#160;((uint32_t)0x000001C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP2[2:0] bits (Channel 2 Sample time selection) </p>

</div>
</div>
<a id="ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP2_0&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga83fe79e3e10b689a209dc5a724f89199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83fe79e3e10b689a209dc5a724f89199">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP2_1&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gad580d376e0a0bcb34183a6d6735b3122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad580d376e0a0bcb34183a6d6735b3122">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP2_2&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga081c3d61e5311a11cb046d56630e1fd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga081c3d61e5311a11cb046d56630e1fd0">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP3&#160;&#160;&#160;((uint32_t)0x00000E00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP3[2:0] bits (Channel 3 Sample time selection) </p>

</div>
</div>
<a id="gaa1679a42f67ca4b9b9496dd6000fec01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1679a42f67ca4b9b9496dd6000fec01">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP3_0&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga1bf92b0a67dcec9b3c325d58e7e517b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bf92b0a67dcec9b3c325d58e7e517b0">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP3_1&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga40682268fa8534bd369eb64a329bdf46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40682268fa8534bd369eb64a329bdf46">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP3_2&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaeab838fcf0aace87b2163b96d208bb64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeab838fcf0aace87b2163b96d208bb64">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP4&#160;&#160;&#160;((uint32_t)0x00007000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP4[2:0] bits (Channel 4 Sample time selection) </p>

</div>
</div>
<a id="gae4123bce64dc4f1831f992b09d6db4f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4123bce64dc4f1831f992b09d6db4f2">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP4_0&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gad3edf57b459804d17d5a588dd446c763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3edf57b459804d17d5a588dd446c763">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP4_1&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac2a2fd74311c4ffcaed4a8d1a3be2245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2a2fd74311c4ffcaed4a8d1a3be2245">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP4_2&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga9500281fa740994b9cfa6a7df8227849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9500281fa740994b9cfa6a7df8227849">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP5&#160;&#160;&#160;((uint32_t)0x00038000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP5[2:0] bits (Channel 5 Sample time selection) </p>

</div>
</div>
<a id="ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP5_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP5_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gab4de4f6c62646be62d0710dc46eb5e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4de4f6c62646be62d0710dc46eb5e88">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP5_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP5_1&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga6c19081d82f2c6478c6aefc207778e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c19081d82f2c6478c6aefc207778e1e">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP5_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP5_2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga64cd99c27d07298913541dbdc31aa8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64cd99c27d07298913541dbdc31aa8ae">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP6&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP6[2:0] bits (Channel 6 Sample time selection) </p>

</div>
</div>
<a id="gadbebc0a7f368e5846408d768603d9b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbebc0a7f368e5846408d768603d9b44">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP6_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP6_0&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga27f59166864f7cd0a5e8e6b4450e72d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27f59166864f7cd0a5e8e6b4450e72d3">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP6_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP6_1&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga4139fac7e8ba3e604e35ba906880f909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4139fac7e8ba3e604e35ba906880f909">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP6_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP6_2&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga6ec6ee971fc8b2d1890858df94a5c500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ec6ee971fc8b2d1890858df94a5c500">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP7&#160;&#160;&#160;((uint32_t)0x00E00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP7[2:0] bits (Channel 7 Sample time selection) </p>

</div>
</div>
<a id="ga6f30003c59ab6c232d73aa446c77651a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f30003c59ab6c232d73aa446c77651a">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP7_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP7_0&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga0c8708fc97082257b43fa4534c721068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c8708fc97082257b43fa4534c721068">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP7_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP7_1&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga2e42897bdc25951a73bac060a7a065ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e42897bdc25951a73bac060a7a065ca">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP7_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP7_2&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga0695c289e658b772070a7f29797e9cc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0695c289e658b772070a7f29797e9cc3">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP8&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP8[2:0] bits (Channel 8 Sample time selection) </p>

</div>
</div>
<a id="gab5f1d2290107eda2dfee33810779b0f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5f1d2290107eda2dfee33810779b0f6">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP8_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP8_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gabb9ce9d71f989bad0ed686caf4dd5250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb9ce9d71f989bad0ed686caf4dd5250">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP8_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP8_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga3756c6141f55c60da0bcd4d599e7d60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3756c6141f55c60da0bcd4d599e7d60d">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP8_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP8_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga5348f83daaa38060702d7b9cfe2e4005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5348f83daaa38060702d7b9cfe2e4005">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP9&#160;&#160;&#160;((uint32_t)0x38000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMP9[2:0] bits (Channel 9 Sample time selection) </p>

</div>
</div>
<a id="ga892f18c89fbaafc74b7d67db74b41423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga892f18c89fbaafc74b7d67db74b41423">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP9_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP9_0&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga3a6949e61c5845a7ff2331b64cb579bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a6949e61c5845a7ff2331b64cb579bc">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP9_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP9_1&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga070135017850599b1e19766c6aa31cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga070135017850599b1e19766c6aa31cd1">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP9_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP9_2&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gae68a19a18d72f6d87c6f2b8cc8bfc6dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">&#9670;&nbsp;</a></span>ADC_SQR1_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_L&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L[3:0] bits (Regular channel sequence length) </p>

</div>
</div>
<a id="ga00ec56fbf232492ec12c954e27d03c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00ec56fbf232492ec12c954e27d03c6c">&#9670;&nbsp;</a></span>ADC_SQR1_L_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_L_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga52708c6570da08c295603e5b52461ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52708c6570da08c295603e5b52461ecd">&#9670;&nbsp;</a></span>ADC_SQR1_L_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_L_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga8b914eeb128157c4acf6f6b9a4be5558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b914eeb128157c4acf6f6b9a4be5558">&#9670;&nbsp;</a></span>ADC_SQR1_L_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_L_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaffdd34daa55da53d18055417ae895c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffdd34daa55da53d18055417ae895c47">&#9670;&nbsp;</a></span>ADC_SQR1_L_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_L_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga1ae1998c0dd11275958e7347a92852fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ae1998c0dd11275958e7347a92852fc">&#9670;&nbsp;</a></span>ADC_SQR1_SQ13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ13&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ13[4:0] bits (13th conversion in regular sequence) </p>

</div>
</div>
<a id="ga40d24ddd458198e7731d5abf9d15fc08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40d24ddd458198e7731d5abf9d15fc08">&#9670;&nbsp;</a></span>ADC_SQR1_SQ13_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ13_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaccdca8b0f3cab9f62ae2ffbb9c30546f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccdca8b0f3cab9f62ae2ffbb9c30546f">&#9670;&nbsp;</a></span>ADC_SQR1_SQ13_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ13_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga37e8723bfdc43da0b86e40a49b78c9ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37e8723bfdc43da0b86e40a49b78c9ad">&#9670;&nbsp;</a></span>ADC_SQR1_SQ13_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ13_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga412374f7ce1f62ee187c819391898778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga412374f7ce1f62ee187c819391898778">&#9670;&nbsp;</a></span>ADC_SQR1_SQ13_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ13_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga05ca5e303f844f512c9a9cb5df9a1028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05ca5e303f844f512c9a9cb5df9a1028">&#9670;&nbsp;</a></span>ADC_SQR1_SQ13_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ13_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gab0251199146cb3d0d2c1c0608fbca585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0251199146cb3d0d2c1c0608fbca585">&#9670;&nbsp;</a></span>ADC_SQR1_SQ14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ14&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ14[4:0] bits (14th conversion in regular sequence) </p>

</div>
</div>
<a id="gacde3a6d9e94aa1c2399e335911fd6212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacde3a6d9e94aa1c2399e335911fd6212">&#9670;&nbsp;</a></span>ADC_SQR1_SQ14_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ14_0&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4">&#9670;&nbsp;</a></span>ADC_SQR1_SQ14_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ14_1&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaeea616e444521cd58c5d8d574c47ccf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeea616e444521cd58c5d8d574c47ccf0">&#9670;&nbsp;</a></span>ADC_SQR1_SQ14_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ14_2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga0e0c9439633fb5c67c8f2138c9d2efae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e0c9439633fb5c67c8f2138c9d2efae">&#9670;&nbsp;</a></span>ADC_SQR1_SQ14_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ14_3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaea22b4dd0fbb26d2a0babbc483778b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea22b4dd0fbb26d2a0babbc483778b0e">&#9670;&nbsp;</a></span>ADC_SQR1_SQ14_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ14_4&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga23222c591c6d926f7a741bc9346f1d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23222c591c6d926f7a741bc9346f1d8f">&#9670;&nbsp;</a></span>ADC_SQR1_SQ15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ15&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ15[4:0] bits (15th conversion in regular sequence) </p>

</div>
</div>
<a id="gacbfbc70f67ce1d8f227e17a7f19c123b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbfbc70f67ce1d8f227e17a7f19c123b">&#9670;&nbsp;</a></span>ADC_SQR1_SQ15_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ15_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gac00e343ff0dd8f1f29e897148e3e070a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac00e343ff0dd8f1f29e897148e3e070a">&#9670;&nbsp;</a></span>ADC_SQR1_SQ15_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ15_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gab63443b0c5a2eca60a8c9714f6f31c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab63443b0c5a2eca60a8c9714f6f31c03">&#9670;&nbsp;</a></span>ADC_SQR1_SQ15_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ15_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gadf676d45ba227a2dc641b2afadfa7852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf676d45ba227a2dc641b2afadfa7852">&#9670;&nbsp;</a></span>ADC_SQR1_SQ15_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ15_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga7dbc07d0904f60abcc15827ccab1a8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dbc07d0904f60abcc15827ccab1a8c2">&#9670;&nbsp;</a></span>ADC_SQR1_SQ15_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ15_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gafecb33099669a080cede6ce0236389e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafecb33099669a080cede6ce0236389e7">&#9670;&nbsp;</a></span>ADC_SQR1_SQ16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ16&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ16[4:0] bits (16th conversion in regular sequence) </p>

</div>
</div>
<a id="ga3404d0bf04b8561bf93455d968b77ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3404d0bf04b8561bf93455d968b77ea9">&#9670;&nbsp;</a></span>ADC_SQR1_SQ16_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ16_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga7ea6af777051f14be5cf166dd4ae69d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ea6af777051f14be5cf166dd4ae69d1">&#9670;&nbsp;</a></span>ADC_SQR1_SQ16_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ16_1&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaf59e4a113346ac3daf6829c3321444f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf59e4a113346ac3daf6829c3321444f5">&#9670;&nbsp;</a></span>ADC_SQR1_SQ16_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ16_2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga6052517e5fcab3f58c42b59fb3ffee55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6052517e5fcab3f58c42b59fb3ffee55">&#9670;&nbsp;</a></span>ADC_SQR1_SQ16_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ16_3&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga7af851b5898b4421958e7a100602c8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7af851b5898b4421958e7a100602c8cd">&#9670;&nbsp;</a></span>ADC_SQR1_SQ16_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ16_4&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga22e474b65f217ac21137b1d3f3cbb6bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22e474b65f217ac21137b1d3f3cbb6bb">&#9670;&nbsp;</a></span>ADC_SQR2_SQ10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ10&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ10[4:0] bits (10th conversion in regular sequence) </p>

</div>
</div>
<a id="gab5a36056dbfce703d22387432ac12262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5a36056dbfce703d22387432ac12262">&#9670;&nbsp;</a></span>ADC_SQR2_SQ10_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ10_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga09a1de734fe67156af26edf3b8a61044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09a1de734fe67156af26edf3b8a61044">&#9670;&nbsp;</a></span>ADC_SQR2_SQ10_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ10_1&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga3b1d6ad0a40e7171d40a964b361d1eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b1d6ad0a40e7171d40a964b361d1eb9">&#9670;&nbsp;</a></span>ADC_SQR2_SQ10_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ10_2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga24d63e60eabad897aa9b19dbe56da71e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24d63e60eabad897aa9b19dbe56da71e">&#9670;&nbsp;</a></span>ADC_SQR2_SQ10_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ10_3&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga7df899f74116e6cb3205af2767840cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7df899f74116e6cb3205af2767840cfb">&#9670;&nbsp;</a></span>ADC_SQR2_SQ10_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ10_4&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga7bf491b9c1542fb0d0b83fc96166362e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bf491b9c1542fb0d0b83fc96166362e">&#9670;&nbsp;</a></span>ADC_SQR2_SQ11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ11&#160;&#160;&#160;((uint32_t)0x01F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ11[4:0] bits (11th conversion in regular sequence) </p>

</div>
</div>
<a id="ga5bc91fec2ef468c5d39d19beda9ecd3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bc91fec2ef468c5d39d19beda9ecd3e">&#9670;&nbsp;</a></span>ADC_SQR2_SQ11_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ11_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga3e142789d2bd0584480e923754544ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e142789d2bd0584480e923754544ff5">&#9670;&nbsp;</a></span>ADC_SQR2_SQ11_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ11_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gad6b844fe698c16437e91c9e05a367a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6b844fe698c16437e91c9e05a367a4c">&#9670;&nbsp;</a></span>ADC_SQR2_SQ11_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ11_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga1a8127191e3c48f4e0952bdb5e196225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a8127191e3c48f4e0952bdb5e196225">&#9670;&nbsp;</a></span>ADC_SQR2_SQ11_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ11_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga5e8a39f645505ef84cb94bbc8d21b8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e8a39f645505ef84cb94bbc8d21b8e0">&#9670;&nbsp;</a></span>ADC_SQR2_SQ11_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ11_4&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga8731660b1710e63d5423cd31c11be184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8731660b1710e63d5423cd31c11be184">&#9670;&nbsp;</a></span>ADC_SQR2_SQ12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ12&#160;&#160;&#160;((uint32_t)0x3E000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ12[4:0] bits (12th conversion in regular sequence) </p>

</div>
</div>
<a id="ga5b2da909e54f8f6f61bf2bd2cd3e93e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b2da909e54f8f6f61bf2bd2cd3e93e0">&#9670;&nbsp;</a></span>ADC_SQR2_SQ12_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ12_0&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gab5930c4a07d594aa23bc868526b42601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5930c4a07d594aa23bc868526b42601">&#9670;&nbsp;</a></span>ADC_SQR2_SQ12_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ12_1&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga377805a21e7da2a66a3913a77bcc1e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga377805a21e7da2a66a3913a77bcc1e66">&#9670;&nbsp;</a></span>ADC_SQR2_SQ12_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ12_2&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga2e3b45cac9aeb68d33b31a0914692857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e3b45cac9aeb68d33b31a0914692857">&#9670;&nbsp;</a></span>ADC_SQR2_SQ12_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ12_3&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga6043d31a6cb9bd7c1542c3d41eb296c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6043d31a6cb9bd7c1542c3d41eb296c7">&#9670;&nbsp;</a></span>ADC_SQR2_SQ12_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ12_4&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gaa9f66f702fc124040956117f20ef8df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9f66f702fc124040956117f20ef8df4">&#9670;&nbsp;</a></span>ADC_SQR2_SQ7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ7&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ7[4:0] bits (7th conversion in regular sequence) </p>

</div>
</div>
<a id="ga12bbc822c10582a80f7e20a11038ce96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12bbc822c10582a80f7e20a11038ce96">&#9670;&nbsp;</a></span>ADC_SQR2_SQ7_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ7_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga3d0d7daf3b6db6ff4fa382495f6127c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d0d7daf3b6db6ff4fa382495f6127c6">&#9670;&nbsp;</a></span>ADC_SQR2_SQ7_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ7_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga74bda24f18a95261661a944cecf45a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74bda24f18a95261661a944cecf45a52">&#9670;&nbsp;</a></span>ADC_SQR2_SQ7_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ7_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga2697675d008dda4e6a4905fc0f8d22af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2697675d008dda4e6a4905fc0f8d22af">&#9670;&nbsp;</a></span>ADC_SQR2_SQ7_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ7_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga2c46dd0f30ef85094ca0cde2e8c00dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c46dd0f30ef85094ca0cde2e8c00dac">&#9670;&nbsp;</a></span>ADC_SQR2_SQ7_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ7_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga308ec58a8d20dcb3a348c30c332a0a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga308ec58a8d20dcb3a348c30c332a0a8e">&#9670;&nbsp;</a></span>ADC_SQR2_SQ8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ8&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ8[4:0] bits (8th conversion in regular sequence) </p>

</div>
</div>
<a id="ga858717a28d6c26612ad4ced46863ba13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga858717a28d6c26612ad4ced46863ba13">&#9670;&nbsp;</a></span>ADC_SQR2_SQ8_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ8_0&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga2d06168a43b4845409f2fb9193ee474a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d06168a43b4845409f2fb9193ee474a">&#9670;&nbsp;</a></span>ADC_SQR2_SQ8_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ8_1&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa5eaea65d6719a8199639ec30bb8a07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5eaea65d6719a8199639ec30bb8a07b">&#9670;&nbsp;</a></span>ADC_SQR2_SQ8_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ8_2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga23e22da18926dd107adc69282a445412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23e22da18926dd107adc69282a445412">&#9670;&nbsp;</a></span>ADC_SQR2_SQ8_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ8_3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gacadd092f31f37bb129065be175673c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacadd092f31f37bb129065be175673c63">&#9670;&nbsp;</a></span>ADC_SQR2_SQ8_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ8_4&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gaf5d91ecfc3d40cc6b1960544e526eb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5d91ecfc3d40cc6b1960544e526eb91">&#9670;&nbsp;</a></span>ADC_SQR2_SQ9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ9&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ9[4:0] bits (9th conversion in regular sequence) </p>

</div>
</div>
<a id="gace032949b436d9af8a20ea10a349d55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace032949b436d9af8a20ea10a349d55b">&#9670;&nbsp;</a></span>ADC_SQR2_SQ9_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ9_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga5cf43f1c5de0e73d6159fabc3681b891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf43f1c5de0e73d6159fabc3681b891">&#9670;&nbsp;</a></span>ADC_SQR2_SQ9_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ9_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga3389c07a9de242151ffa434908fee39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3389c07a9de242151ffa434908fee39d">&#9670;&nbsp;</a></span>ADC_SQR2_SQ9_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ9_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga13f30540b9f2d33640ea7d9652dc3c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13f30540b9f2d33640ea7d9652dc3c71">&#9670;&nbsp;</a></span>ADC_SQR2_SQ9_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ9_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga910e5bda9852d49117b76b0d9f420ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga910e5bda9852d49117b76b0d9f420ef2">&#9670;&nbsp;</a></span>ADC_SQR2_SQ9_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ9_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga52491114e8394648559004f3bae718d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52491114e8394648559004f3bae718d9">&#9670;&nbsp;</a></span>ADC_SQR3_SQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ1&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ1[4:0] bits (1st conversion in regular sequence) </p>

</div>
</div>
<a id="ga53d3bb1c8bb48c7bcb0f7409db69f7b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53d3bb1c8bb48c7bcb0f7409db69f7b4">&#9670;&nbsp;</a></span>ADC_SQR3_SQ1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ1_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaddb9af3a3b23a103fbc34c4f422fd2af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb9af3a3b23a103fbc34c4f422fd2af">&#9670;&nbsp;</a></span>ADC_SQR3_SQ1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ1_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gadf591f43a15c0c2c5afae2598b8f2afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf591f43a15c0c2c5afae2598b8f2afc">&#9670;&nbsp;</a></span>ADC_SQR3_SQ1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ1_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga05cfde0ef0e6a8dd6311f5cd7a806556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05cfde0ef0e6a8dd6311f5cd7a806556">&#9670;&nbsp;</a></span>ADC_SQR3_SQ1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ1_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga9981512f99a6c41ce107a9428d9cfdd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9981512f99a6c41ce107a9428d9cfdd0">&#9670;&nbsp;</a></span>ADC_SQR3_SQ1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ1_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga60637fb25c099f8da72a8a36211f7a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60637fb25c099f8da72a8a36211f7a8c">&#9670;&nbsp;</a></span>ADC_SQR3_SQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ2&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ2[4:0] bits (2nd conversion in regular sequence) </p>

</div>
</div>
<a id="gaede0302eb64f023913c7a9e588d77937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaede0302eb64f023913c7a9e588d77937">&#9670;&nbsp;</a></span>ADC_SQR3_SQ2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ2_0&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga158ab7429a864634a46c81fdb51d7508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga158ab7429a864634a46c81fdb51d7508">&#9670;&nbsp;</a></span>ADC_SQR3_SQ2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ2_1&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gae729e21d590271c59c0d653300d5581c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae729e21d590271c59c0d653300d5581c">&#9670;&nbsp;</a></span>ADC_SQR3_SQ2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ2_2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaf65c33275178a8777fa8fed8a01f7389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf65c33275178a8777fa8fed8a01f7389">&#9670;&nbsp;</a></span>ADC_SQR3_SQ2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ2_3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga990aeb689b7cc8f0bebb3dd6af7b27a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga990aeb689b7cc8f0bebb3dd6af7b27a6">&#9670;&nbsp;</a></span>ADC_SQR3_SQ2_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ2_4&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga601f21b7c1e571fb8c5ff310aca021e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga601f21b7c1e571fb8c5ff310aca021e1">&#9670;&nbsp;</a></span>ADC_SQR3_SQ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ3&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ3[4:0] bits (3rd conversion in regular sequence) </p>

</div>
</div>
<a id="ga7fd2c154b5852cb08ce60b4adfa36313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fd2c154b5852cb08ce60b4adfa36313">&#9670;&nbsp;</a></span>ADC_SQR3_SQ3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ3_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga214580377dd3a424ad819f14f6b025d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga214580377dd3a424ad819f14f6b025d4">&#9670;&nbsp;</a></span>ADC_SQR3_SQ3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ3_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gabae2353b109c9cda2a176ea1f44db4fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabae2353b109c9cda2a176ea1f44db4fe">&#9670;&nbsp;</a></span>ADC_SQR3_SQ3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ3_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga7d2f00d3372bd1d64bf4eb2271277ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d2f00d3372bd1d64bf4eb2271277ab0">&#9670;&nbsp;</a></span>ADC_SQR3_SQ3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ3_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga5279e505b1a59b223f30e5be139d5042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5279e505b1a59b223f30e5be139d5042">&#9670;&nbsp;</a></span>ADC_SQR3_SQ3_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ3_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga3fc43f70bb3c67c639678b91d852390b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fc43f70bb3c67c639678b91d852390b">&#9670;&nbsp;</a></span>ADC_SQR3_SQ4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ4&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ4[4:0] bits (4th conversion in regular sequence) </p>

</div>
</div>
<a id="gab2a501b20cf758a7353efcb3f95a3a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2a501b20cf758a7353efcb3f95a3a93">&#9670;&nbsp;</a></span>ADC_SQR3_SQ4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ4_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaffafa27fd561e4c7d419e3f665d80f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffafa27fd561e4c7d419e3f665d80f2c">&#9670;&nbsp;</a></span>ADC_SQR3_SQ4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ4_1&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gad0251fa70e400ee74f442d8fba2b1afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0251fa70e400ee74f442d8fba2b1afb">&#9670;&nbsp;</a></span>ADC_SQR3_SQ4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ4_2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga3dc48c3c6b304517261486d8a63637ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dc48c3c6b304517261486d8a63637ae">&#9670;&nbsp;</a></span>ADC_SQR3_SQ4_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ4_3&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gafe23b9e640df96ca84eab4b6b4f44083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe23b9e640df96ca84eab4b6b4f44083">&#9670;&nbsp;</a></span>ADC_SQR3_SQ4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ4_4&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gaae841d68049442e4568b86322ed4be6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae841d68049442e4568b86322ed4be6f">&#9670;&nbsp;</a></span>ADC_SQR3_SQ5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ5&#160;&#160;&#160;((uint32_t)0x01F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ5[4:0] bits (5th conversion in regular sequence) </p>

</div>
</div>
<a id="gaa1de9fc24755b715c700c6442f4a396b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1de9fc24755b715c700c6442f4a396b">&#9670;&nbsp;</a></span>ADC_SQR3_SQ5_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ5_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga3f704feb58eecb39bc7f199577064172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f704feb58eecb39bc7f199577064172">&#9670;&nbsp;</a></span>ADC_SQR3_SQ5_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ5_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga88a7994f637a75d105cc5975b154c373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88a7994f637a75d105cc5975b154c373">&#9670;&nbsp;</a></span>ADC_SQR3_SQ5_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ5_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga31c6fce8f01e75c68124124061f67f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31c6fce8f01e75c68124124061f67f0e">&#9670;&nbsp;</a></span>ADC_SQR3_SQ5_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ5_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga6b0cad694c068ea8874b6504bd6ae885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b0cad694c068ea8874b6504bd6ae885">&#9670;&nbsp;</a></span>ADC_SQR3_SQ5_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ5_4&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga723792274b16b342d16d6a02fce74ba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga723792274b16b342d16d6a02fce74ba6">&#9670;&nbsp;</a></span>ADC_SQR3_SQ6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ6&#160;&#160;&#160;((uint32_t)0x3E000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SQ6[4:0] bits (6th conversion in regular sequence) </p>

</div>
</div>
<a id="ga91b8b5293abd0601c543c13a0b53b335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91b8b5293abd0601c543c13a0b53b335">&#9670;&nbsp;</a></span>ADC_SQR3_SQ6_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ6_0&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gab29847362a613b43eeeda6db758d781e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab29847362a613b43eeeda6db758d781e">&#9670;&nbsp;</a></span>ADC_SQR3_SQ6_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ6_1&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa92c8ea1bfb42ed80622770ae2dc41ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa92c8ea1bfb42ed80622770ae2dc41ab">&#9670;&nbsp;</a></span>ADC_SQR3_SQ6_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ6_2&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaed2d7edb11fb84b02c175acff305a922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed2d7edb11fb84b02c175acff305a922">&#9670;&nbsp;</a></span>ADC_SQR3_SQ6_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ6_3&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga78f9e51811549a6797ecfe1468def4ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78f9e51811549a6797ecfe1468def4ff">&#9670;&nbsp;</a></span>ADC_SQR3_SQ6_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ6_4&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga8b7f27694281e4cad956da567e5583b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b7f27694281e4cad956da567e5583b2">&#9670;&nbsp;</a></span>ADC_SR_AWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_AWD&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Analog watchdog flag </p>

</div>
</div>
<a id="ga3dc295c5253743aeb2cda582953b7b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dc295c5253743aeb2cda582953b7b53">&#9670;&nbsp;</a></span>ADC_SR_EOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_EOC&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of conversion </p>

</div>
</div>
<a id="gabc9f07589bb1a4e398781df372389b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc9f07589bb1a4e398781df372389b56">&#9670;&nbsp;</a></span>ADC_SR_JEOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_JEOC&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Injected channel end of conversion </p>

</div>
</div>
<a id="ga7340a01ffec051c06e80a037eee58a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7340a01ffec051c06e80a037eee58a14">&#9670;&nbsp;</a></span>ADC_SR_JSTRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_JSTRT&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Injected channel Start flag </p>

</div>
</div>
<a id="ga45eb11ad986d8220cde9fa47a91ed222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45eb11ad986d8220cde9fa47a91ed222">&#9670;&nbsp;</a></span>ADC_SR_STRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_STRT&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Regular channel Start flag </p>

</div>
</div>
<a id="ga5a24af5abfbcc69a979fe2d4410dad79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a24af5abfbcc69a979fe2d4410dad79">&#9670;&nbsp;</a></span>AFIO_EVCR_EVOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_EVOE&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Output Enable </p>

</div>
</div>
<a id="gad5154879c54283130c286f53ba7ba676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5154879c54283130c286f53ba7ba676">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN&#160;&#160;&#160;((uint8_t)0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN[3:0] bits (Pin selection) </p>

</div>
</div>
<a id="ga9277107f232c9726e5e16080610916b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9277107f232c9726e5e16080610916b8">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_0&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaa7bdaf9c0f54e75fc88a4c8cc4cfb005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7bdaf9c0f54e75fc88a4c8cc4cfb005">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_1&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gae3a7db6ae50a43056fe97a1b3b2cc163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3a7db6ae50a43056fe97a1b3b2cc163">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_2&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga007202fece2abe8e0d458fd989c9729c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga007202fece2abe8e0d458fd989c9729c">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_3&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 PIN configuration </p>

</div>
</div>
<a id="gafc55b0764100c312652f8439c76ead93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc55b0764100c312652f8439c76ead93">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX0&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 0 selected </p>

</div>
</div>
<a id="ga1837985898c39579fb8e2d08a536abc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1837985898c39579fb8e2d08a536abc9">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX1&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 1 selected </p>

</div>
</div>
<a id="ga1b6f2cc7e47f2a227bab6776f6e56744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b6f2cc7e47f2a227bab6776f6e56744">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX10&#160;&#160;&#160;((uint8_t)0x0A)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 10 selected </p>

</div>
</div>
<a id="ga4bbd72a869b61e23731639501e73102e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bbd72a869b61e23731639501e73102e">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX11&#160;&#160;&#160;((uint8_t)0x0B)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 11 selected </p>

</div>
</div>
<a id="ga6f9a1344125a2fad10cf831cafcb6dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f9a1344125a2fad10cf831cafcb6dd8">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX12&#160;&#160;&#160;((uint8_t)0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 12 selected </p>

</div>
</div>
<a id="ga62196f78a13b996b3bcd998ce80998b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62196f78a13b996b3bcd998ce80998b6">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX13&#160;&#160;&#160;((uint8_t)0x0D)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 13 selected </p>

</div>
</div>
<a id="gadb3233497ca8b69f9ee6be98ac1a5643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb3233497ca8b69f9ee6be98ac1a5643">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX14&#160;&#160;&#160;((uint8_t)0x0E)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 14 selected </p>

</div>
</div>
<a id="gab02338e562caabecfd265882afbccfe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab02338e562caabecfd265882afbccfe9">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX15&#160;&#160;&#160;((uint8_t)0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 15 selected </p>

</div>
</div>
<a id="gaefeb8141d1a950490ba1546475a800f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefeb8141d1a950490ba1546475a800f7">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX2&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 2 selected </p>

</div>
</div>
<a id="gaf5f9ed9c7b281ab90977e12567642227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5f9ed9c7b281ab90977e12567642227">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX3&#160;&#160;&#160;((uint8_t)0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 3 selected </p>

</div>
</div>
<a id="ga581b5d39100696da09b2ff97a99972da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga581b5d39100696da09b2ff97a99972da">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX4&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 4 selected </p>

</div>
</div>
<a id="ga8ad484dafff8764ce9ce9d594dd5a013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ad484dafff8764ce9ce9d594dd5a013">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX5&#160;&#160;&#160;((uint8_t)0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 5 selected </p>

</div>
</div>
<a id="ga2f3145a544acb1f90a7282ec5a29c157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f3145a544acb1f90a7282ec5a29c157">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX6&#160;&#160;&#160;((uint8_t)0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 6 selected </p>

</div>
</div>
<a id="ga0a96447627679aea8f50ae5c69ad8cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a96447627679aea8f50ae5c69ad8cf4">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX7&#160;&#160;&#160;((uint8_t)0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 7 selected </p>

</div>
</div>
<a id="ga08e94e6d3f024d5cb985c77c726ffc2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08e94e6d3f024d5cb985c77c726ffc2b">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX8&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 8 selected </p>

</div>
</div>
<a id="ga02d0b8d6c4a728bb5149eae7f21bb1df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02d0b8d6c4a728bb5149eae7f21bb1df">&#9670;&nbsp;</a></span>AFIO_EVCR_PIN_PX9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PIN_PX9&#160;&#160;&#160;((uint8_t)0x09)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin 9 selected </p>

</div>
</div>
<a id="ga97ba7af1c959102bbff96b902d3f58a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97ba7af1c959102bbff96b902d3f58a6">&#9670;&nbsp;</a></span>AFIO_EVCR_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PORT&#160;&#160;&#160;((uint8_t)0x70)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PORT[2:0] bits (Port selection) </p>

</div>
</div>
<a id="ga2d7cf20c0b2f74b4fd76f906a3a364c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d7cf20c0b2f74b4fd76f906a3a364c6">&#9670;&nbsp;</a></span>AFIO_EVCR_PORT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PORT_0&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga54ae24882fae05bd41cf2511ce60c5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54ae24882fae05bd41cf2511ce60c5fb">&#9670;&nbsp;</a></span>AFIO_EVCR_PORT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PORT_1&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gab8bfa404b43ccf576e906a81f7421684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8bfa404b43ccf576e906a81f7421684">&#9670;&nbsp;</a></span>AFIO_EVCR_PORT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PORT_2&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 PORT configuration </p>

</div>
</div>
<a id="ga4a85c353b94b1e9d22dd67088b1ac4d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a85c353b94b1e9d22dd67088b1ac4d3">&#9670;&nbsp;</a></span>AFIO_EVCR_PORT_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PORT_PA&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port A selected </p>

</div>
</div>
<a id="gad2d0d2c1f1c046bdf055bb99465592ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d0d2c1f1c046bdf055bb99465592ef">&#9670;&nbsp;</a></span>AFIO_EVCR_PORT_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PORT_PB&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port B selected </p>

</div>
</div>
<a id="ga15241a60ec90040d0bb2d1b8c4c6b77f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15241a60ec90040d0bb2d1b8c4c6b77f">&#9670;&nbsp;</a></span>AFIO_EVCR_PORT_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PORT_PC&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port C selected </p>

</div>
</div>
<a id="ga45b10610230c14d7cc6a7fe15dabfc7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45b10610230c14d7cc6a7fe15dabfc7d">&#9670;&nbsp;</a></span>AFIO_EVCR_PORT_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PORT_PD&#160;&#160;&#160;((uint8_t)0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port D selected </p>

</div>
</div>
<a id="gab4931a15c9784e7b7d0e678271cba75a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4931a15c9784e7b7d0e678271cba75a">&#9670;&nbsp;</a></span>AFIO_EVCR_PORT_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EVCR_PORT_PE&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port E selected </p>

</div>
</div>
<a id="ga4a76d7ae8d4926338a6be22ef31b311d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a76d7ae8d4926338a6be22ef31b311d">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI0&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 0 configuration </p>

</div>
</div>
<a id="gadabd0f90ffee34a14d6a1f000ae2eaa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadabd0f90ffee34a14d6a1f000ae2eaa4">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI0_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI0_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[0] pin </p>

</div>
</div>
<a id="gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI0_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI0_PB&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[0] pin </p>

</div>
</div>
<a id="ga6bdcac7c0d6ef7acd5f32467fa018568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bdcac7c0d6ef7acd5f32467fa018568">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI0_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI0_PC&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[0] pin </p>

</div>
</div>
<a id="ga92350544b7f821599e31dc8aa559af40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92350544b7f821599e31dc8aa559af40">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI0_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI0_PD&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[0] pin </p>

</div>
</div>
<a id="ga05586b1f5c510dd5a49b84d1826582dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05586b1f5c510dd5a49b84d1826582dc">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI0_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI0_PE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[0] pin </p>

</div>
</div>
<a id="ga28d9081b7bdfa6201f4325f9378816f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d9081b7bdfa6201f4325f9378816f0">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI0_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI0_PF&#160;&#160;&#160;((uint16_t)0x0005)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[0] pin </p>

</div>
</div>
<a id="ga2f2eb1d39f2eabb3d6f0f7eaec1645f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2eb1d39f2eabb3d6f0f7eaec1645f5">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI0_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI0_PG&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[0] pin EXTI1 configuration </p>

</div>
</div>
<a id="gaccbb32b96a712c94b42bce4e6a4ddfcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccbb32b96a712c94b42bce4e6a4ddfcf">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI1&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 1 configuration </p>

</div>
</div>
<a id="gab3a7d9c289eaf89afa117634e212cfc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3a7d9c289eaf89afa117634e212cfc4">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI1_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI1_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[1] pin </p>

</div>
</div>
<a id="gafcca06b23b4ec1fdb91a45cc873becc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcca06b23b4ec1fdb91a45cc873becc6">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI1_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI1_PB&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[1] pin </p>

</div>
</div>
<a id="ga65af4023576cc741299122a64ae1b383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65af4023576cc741299122a64ae1b383">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI1_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI1_PC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[1] pin </p>

</div>
</div>
<a id="ga15bf0d1d0725edac1ad4eb396e6175bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15bf0d1d0725edac1ad4eb396e6175bb">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI1_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI1_PD&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[1] pin </p>

</div>
</div>
<a id="ga3fe1509dc09a6f87fb35b4373749a98f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fe1509dc09a6f87fb35b4373749a98f">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI1_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI1_PE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[1] pin </p>

</div>
</div>
<a id="ga011af6e4d078b341cf9e0a449a363a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga011af6e4d078b341cf9e0a449a363a50">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI1_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI1_PF&#160;&#160;&#160;((uint16_t)0x0050)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[1] pin </p>

</div>
</div>
<a id="gac84f332aaa2762958523d2bfa143692f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac84f332aaa2762958523d2bfa143692f">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI1_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI1_PG&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[1] pin EXTI2 configuration </p>

</div>
</div>
<a id="gaf3ebc91bd269ac45cb6391187bcf7539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3ebc91bd269ac45cb6391187bcf7539">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI2&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 2 configuration </p>

</div>
</div>
<a id="ga5d7b7b9307dea62bace42fe51133ca7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d7b7b9307dea62bace42fe51133ca7e">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI2_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI2_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[2] pin </p>

</div>
</div>
<a id="gad510aa89b9819d17e63b7573fc4aa646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad510aa89b9819d17e63b7573fc4aa646">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI2_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI2_PB&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[2] pin </p>

</div>
</div>
<a id="gaf344e3fb3d2317acb4605eb26fc01a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf344e3fb3d2317acb4605eb26fc01a86">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI2_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI2_PC&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[2] pin </p>

</div>
</div>
<a id="gac80da160b943d018c9dc1116d372ebce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac80da160b943d018c9dc1116d372ebce">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI2_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI2_PD&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[2] pin </p>

</div>
</div>
<a id="ga15e0e6550f443ec1bbd9692626635880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15e0e6550f443ec1bbd9692626635880">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI2_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI2_PE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[2] pin </p>

</div>
</div>
<a id="gae082912de2c081a8c32324b2ef4658d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae082912de2c081a8c32324b2ef4658d8">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI2_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI2_PF&#160;&#160;&#160;((uint16_t)0x0500)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[2] pin </p>

</div>
</div>
<a id="ga77b87e4b3280d7a7d4c462adafedfcd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77b87e4b3280d7a7d4c462adafedfcd6">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI2_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI2_PG&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[2] pin EXTI3 configuration </p>

</div>
</div>
<a id="gabfd03f564c8f57caf98c316539fc0417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfd03f564c8f57caf98c316539fc0417">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI3&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 3 configuration EXTI0 configuration </p>

</div>
</div>
<a id="ga997512c89370ea344a2bcd5c93bd58f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga997512c89370ea344a2bcd5c93bd58f5">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI3_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI3_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[3] pin </p>

</div>
</div>
<a id="gac29af6af53fe4ef204e27297b01f67c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac29af6af53fe4ef204e27297b01f67c2">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI3_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI3_PB&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[3] pin </p>

</div>
</div>
<a id="ga4debafaa8694c4065cd9e24a248cb52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4debafaa8694c4065cd9e24a248cb52e">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI3_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI3_PC&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[3] pin </p>

</div>
</div>
<a id="ga9452bca38bfe641a4fc2050b617671eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9452bca38bfe641a4fc2050b617671eb">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI3_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI3_PD&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[3] pin </p>

</div>
</div>
<a id="ga5e651df29896772fe9f3853489ee6f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e651df29896772fe9f3853489ee6f2a">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI3_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI3_PE&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[3] pin </p>

</div>
</div>
<a id="gad54b3ead5fdcdfaa75a70ddd75de76ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54b3ead5fdcdfaa75a70ddd75de76ad">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI3_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI3_PF&#160;&#160;&#160;((uint16_t)0x5000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[3] pin </p>

</div>
</div>
<a id="ga238ec09330b1f3f3413cd94799fe01c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga238ec09330b1f3f3413cd94799fe01c2">&#9670;&nbsp;</a></span>AFIO_EXTICR1_EXTI3_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR1_EXTI3_PG&#160;&#160;&#160;((uint16_t)0x6000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[3] pin </p>

</div>
</div>
<a id="ga33b4ac98df898c047cf7f7bba7345c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33b4ac98df898c047cf7f7bba7345c2c">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI4&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 4 configuration </p>

</div>
</div>
<a id="gae09cf2c0e2b506bdd041f55bdb40b21e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae09cf2c0e2b506bdd041f55bdb40b21e">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI4_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI4_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[4] pin </p>

</div>
</div>
<a id="ga5389cf9203b09f15d3b849d722285172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5389cf9203b09f15d3b849d722285172">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI4_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI4_PB&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[4] pin </p>

</div>
</div>
<a id="ga6865341c5319938ce60eac3333799f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6865341c5319938ce60eac3333799f6a">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI4_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI4_PC&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[4] pin </p>

</div>
</div>
<a id="gad10a38a25ea2f1c66a620faf5c1a838d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad10a38a25ea2f1c66a620faf5c1a838d">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI4_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI4_PD&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[4] pin </p>

</div>
</div>
<a id="gaa0f754184b299727c682ebee9f1fbe1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0f754184b299727c682ebee9f1fbe1e">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI4_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI4_PE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[4] pin </p>

</div>
</div>
<a id="ga060cdc770e394f184301ce634a8f640d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga060cdc770e394f184301ce634a8f640d">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI4_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI4_PF&#160;&#160;&#160;((uint16_t)0x0005)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[4] pin </p>

</div>
</div>
<a id="ga1be03ef7c34728481526524399c98b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1be03ef7c34728481526524399c98b1a">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI4_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI4_PG&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[4] pin </p>

</div>
</div>
<a id="gad9377dc8598bf60ee3380119c290434a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9377dc8598bf60ee3380119c290434a">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI5&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 5 configuration </p>

</div>
</div>
<a id="gadc989656f3311661f081e3b64ce97300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc989656f3311661f081e3b64ce97300">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI5_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI5_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[5] pin </p>

</div>
</div>
<a id="ga413820e35ed4ee872607877ad95677cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga413820e35ed4ee872607877ad95677cb">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI5_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI5_PB&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[5] pin </p>

</div>
</div>
<a id="gabf7865926d5956e9475cc0c066b04422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf7865926d5956e9475cc0c066b04422">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI5_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI5_PC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[5] pin </p>

</div>
</div>
<a id="ga4f6c7510dab484cee8fbff2706b1f71e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f6c7510dab484cee8fbff2706b1f71e">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI5_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI5_PD&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[5] pin </p>

</div>
</div>
<a id="gadefc651261fc971d87182091bafd6e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadefc651261fc971d87182091bafd6e58">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI5_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI5_PE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[5] pin </p>

</div>
</div>
<a id="gac64326ef24af7db6c187ac94c42815a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac64326ef24af7db6c187ac94c42815a9">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI5_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI5_PF&#160;&#160;&#160;((uint16_t)0x0050)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[5] pin </p>

</div>
</div>
<a id="ga19f0f00e4481514764ac4184c60cea0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19f0f00e4481514764ac4184c60cea0c">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI5_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI5_PG&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[5] pin EXTI6 configuration </p>

</div>
</div>
<a id="ga7317f7e229e75fef4e83e4c22c43909b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7317f7e229e75fef4e83e4c22c43909b">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI6&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 6 configuration </p>

</div>
</div>
<a id="ga972dc06c372f38c996d93ef7a1c1f85e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga972dc06c372f38c996d93ef7a1c1f85e">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI6_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI6_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[6] pin </p>

</div>
</div>
<a id="gaf2995275d7c77d46e8bd137aa82ef716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2995275d7c77d46e8bd137aa82ef716">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI6_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI6_PB&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[6] pin </p>

</div>
</div>
<a id="ga5a8ed5d0e9e0fcc0338df5a67917b63b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a8ed5d0e9e0fcc0338df5a67917b63b">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI6_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI6_PC&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[6] pin </p>

</div>
</div>
<a id="ga7821358b1f796f98cbbe50a65bca0f72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7821358b1f796f98cbbe50a65bca0f72">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI6_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI6_PD&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[6] pin </p>

</div>
</div>
<a id="ga93a5b1e7d9deec1a54595a66f7af3669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93a5b1e7d9deec1a54595a66f7af3669">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI6_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI6_PE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[6] pin </p>

</div>
</div>
<a id="ga75490e845a33ab81645bc1806e3c68d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75490e845a33ab81645bc1806e3c68d9">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI6_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI6_PF&#160;&#160;&#160;((uint16_t)0x0500)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[6] pin </p>

</div>
</div>
<a id="gad3f90dbce0f5d20e2649a1cbdab95ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3f90dbce0f5d20e2649a1cbdab95ec7">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI6_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI6_PG&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[6] pin EXTI7 configuration </p>

</div>
</div>
<a id="ga212e4d4cfe884b2c8ccffb6078252cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga212e4d4cfe884b2c8ccffb6078252cf0">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI7&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 7 configuration EXTI4 configuration </p>

</div>
</div>
<a id="ga2d447f7884e518e9d7799ad2d6d55405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d447f7884e518e9d7799ad2d6d55405">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI7_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI7_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[7] pin </p>

</div>
</div>
<a id="gadc1080e69a26838459bb949862d4ae79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc1080e69a26838459bb949862d4ae79">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI7_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI7_PB&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[7] pin </p>

</div>
</div>
<a id="gae15ae0750d0d996c309c2c5e25dd6f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae15ae0750d0d996c309c2c5e25dd6f9e">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI7_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI7_PC&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[7] pin </p>

</div>
</div>
<a id="ga38c86aa9bd6e7c670e691a6ca43da769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38c86aa9bd6e7c670e691a6ca43da769">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI7_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI7_PD&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[7] pin </p>

</div>
</div>
<a id="ga11e713516450ef91615f044070000cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11e713516450ef91615f044070000cc5">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI7_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI7_PE&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[7] pin </p>

</div>
</div>
<a id="ga02247fbb913c2011b640615fbd40aa02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02247fbb913c2011b640615fbd40aa02">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI7_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI7_PF&#160;&#160;&#160;((uint16_t)0x5000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[7] pin </p>

</div>
</div>
<a id="gac85a8ce70fcfb95396b4c9b073588dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac85a8ce70fcfb95396b4c9b073588dea">&#9670;&nbsp;</a></span>AFIO_EXTICR2_EXTI7_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR2_EXTI7_PG&#160;&#160;&#160;((uint16_t)0x6000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[7] pin </p>

</div>
</div>
<a id="ga92257f1951dcd4c3788e060151fc0f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92257f1951dcd4c3788e060151fc0f9a">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI10&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 10 configuration </p>

</div>
</div>
<a id="ga27a139540b2db607b4fd61bcba167b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27a139540b2db607b4fd61bcba167b1d">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI10_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI10_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[10] pin </p>

</div>
</div>
<a id="gabaccb0d21cdfac29d44e044f80bfd551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaccb0d21cdfac29d44e044f80bfd551">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI10_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI10_PB&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[10] pin </p>

</div>
</div>
<a id="ga82d32aa776a2a0610d06ea925f083f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82d32aa776a2a0610d06ea925f083f3c">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI10_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI10_PC&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[10] pin </p>

</div>
</div>
<a id="ga793a4b7d1f5ca55e1cc58385c6dc6e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga793a4b7d1f5ca55e1cc58385c6dc6e24">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI10_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI10_PD&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[10] pin </p>

</div>
</div>
<a id="ga96ff27d348b606c08277c7ac8f382fb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96ff27d348b606c08277c7ac8f382fb5">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI10_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI10_PE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[10] pin </p>

</div>
</div>
<a id="gab734158e98246df055e1a5dbaffe7059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab734158e98246df055e1a5dbaffe7059">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI10_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI10_PF&#160;&#160;&#160;((uint16_t)0x0500)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[10] pin </p>

</div>
</div>
<a id="ga858b106b9e67f1c59c96259a5973f70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga858b106b9e67f1c59c96259a5973f70f">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI10_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI10_PG&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[10] pin EXTI11 configuration </p>

</div>
</div>
<a id="ga1a093114602f8b27cf3a8ad641d1c7a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a093114602f8b27cf3a8ad641d1c7a2">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI11&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 11 configuration EXTI8 configuration </p>

</div>
</div>
<a id="ga113fe92dc8f073fc04f6ba13fcccc435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga113fe92dc8f073fc04f6ba13fcccc435">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI11_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI11_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[11] pin </p>

</div>
</div>
<a id="ga68ced8ddefa2584cb540197a681ae3aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68ced8ddefa2584cb540197a681ae3aa">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI11_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI11_PB&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[11] pin </p>

</div>
</div>
<a id="gadb0b957f573e9058d46707823f76544b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb0b957f573e9058d46707823f76544b">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI11_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI11_PC&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[11] pin </p>

</div>
</div>
<a id="gac2efedaa9393277d5bc9b0819081089f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2efedaa9393277d5bc9b0819081089f">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI11_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI11_PD&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[11] pin </p>

</div>
</div>
<a id="gaac39cba62bb1789a26357c9f2a8ced07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac39cba62bb1789a26357c9f2a8ced07">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI11_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI11_PE&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[11] pin </p>

</div>
</div>
<a id="ga0c64cb7d1d35ed9cca38017c22f11b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c64cb7d1d35ed9cca38017c22f11b74">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI11_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI11_PF&#160;&#160;&#160;((uint16_t)0x5000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[11] pin </p>

</div>
</div>
<a id="ga5f8ae9550ea87d19f0a079e97781ede6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f8ae9550ea87d19f0a079e97781ede6">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI11_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI11_PG&#160;&#160;&#160;((uint16_t)0x6000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[11] pin </p>

</div>
</div>
<a id="gad884eb6b39aeaf19ff10cc2a9b797f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad884eb6b39aeaf19ff10cc2a9b797f42">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI8&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 8 configuration </p>

</div>
</div>
<a id="ga526d9d45feb9aac4b24f1d59fa4c5ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga526d9d45feb9aac4b24f1d59fa4c5ee8">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI8_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI8_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[8] pin </p>

</div>
</div>
<a id="ga45c438d1e706eb5b3ae511bea340be86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45c438d1e706eb5b3ae511bea340be86">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI8_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI8_PB&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[8] pin </p>

</div>
</div>
<a id="gac883bc8858f41cb30b4f3e21e7a57365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac883bc8858f41cb30b4f3e21e7a57365">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI8_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI8_PC&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[8] pin </p>

</div>
</div>
<a id="gaf9309b5f34e93238a0e581dbfdca8e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9309b5f34e93238a0e581dbfdca8e48">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI8_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI8_PD&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[8] pin </p>

</div>
</div>
<a id="gae5f4de9204eef03aaf55b51fbdb0b208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5f4de9204eef03aaf55b51fbdb0b208">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI8_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI8_PE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[8] pin </p>

</div>
</div>
<a id="gaf1e38476095ce5f28c2915d6b9094dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1e38476095ce5f28c2915d6b9094dd9">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI8_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI8_PF&#160;&#160;&#160;((uint16_t)0x0005)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[8] pin </p>

</div>
</div>
<a id="ga17aca2794a6b4e5de3d611c1fa56f607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17aca2794a6b4e5de3d611c1fa56f607">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI8_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI8_PG&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[8] pin EXTI9 configuration </p>

</div>
</div>
<a id="ga3c0d0d9202bb87d664f03fbe6c3c4fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c0d0d9202bb87d664f03fbe6c3c4fee">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI9&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 9 configuration </p>

</div>
</div>
<a id="gafb41e2364549947ff3cc5dbabbb44b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb41e2364549947ff3cc5dbabbb44b8b">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI9_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI9_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[9] pin </p>

</div>
</div>
<a id="gaca9f3a38dac41c2f33267f1e7d4c6464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca9f3a38dac41c2f33267f1e7d4c6464">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI9_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI9_PB&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[9] pin </p>

</div>
</div>
<a id="ga3b24f72385c49b4660b8ace02ed1ebb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b24f72385c49b4660b8ace02ed1ebb6">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI9_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI9_PC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[9] pin </p>

</div>
</div>
<a id="ga8d3171a6649fd87f8b69a7d322862458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d3171a6649fd87f8b69a7d322862458">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI9_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI9_PD&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[9] pin </p>

</div>
</div>
<a id="gafbcff98c1a74db03ae59b55ac23b1f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbcff98c1a74db03ae59b55ac23b1f3f">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI9_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI9_PE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[9] pin </p>

</div>
</div>
<a id="gae0bc2fed193eedf53ae10679366bc0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0bc2fed193eedf53ae10679366bc0a7">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI9_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI9_PF&#160;&#160;&#160;((uint16_t)0x0050)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[9] pin </p>

</div>
</div>
<a id="ga192508b7d86b6811f53f19a536c2d12c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga192508b7d86b6811f53f19a536c2d12c">&#9670;&nbsp;</a></span>AFIO_EXTICR3_EXTI9_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR3_EXTI9_PG&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[9] pin EXTI10 configuration </p>

</div>
</div>
<a id="ga8bf4c6bc347fbcfe165f77022e8f62de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bf4c6bc347fbcfe165f77022e8f62de">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI12&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 12 configuration </p>

</div>
</div>
<a id="gab14150cfe378ed40761843c901b55424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab14150cfe378ed40761843c901b55424">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI12_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI12_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[12] pin </p>

</div>
</div>
<a id="ga0372dff2ea38e52dc120abae0a9f614b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0372dff2ea38e52dc120abae0a9f614b">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI12_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI12_PB&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[12] pin </p>

</div>
</div>
<a id="ga4e2751b2064faf2a8486dc8ebc3df06b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e2751b2064faf2a8486dc8ebc3df06b">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI12_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI12_PC&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[12] pin </p>

</div>
</div>
<a id="gac49a8808676089ab81b76917fbdb83e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac49a8808676089ab81b76917fbdb83e2">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI12_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI12_PD&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[12] pin </p>

</div>
</div>
<a id="ga12c1dc0c5b0511a08df176e59ac54c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12c1dc0c5b0511a08df176e59ac54c62">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI12_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI12_PE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[12] pin </p>

</div>
</div>
<a id="gaa2dcade1e8a16f4f56d24efa0fd9c266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2dcade1e8a16f4f56d24efa0fd9c266">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI12_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI12_PF&#160;&#160;&#160;((uint16_t)0x0005)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[12] pin </p>

</div>
</div>
<a id="ga350b1cf171fa08e0d2e9b01f4e81b3d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga350b1cf171fa08e0d2e9b01f4e81b3d2">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI12_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI12_PG&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[12] pin </p>

</div>
</div>
<a id="gae1c3212d1a9bac9406b3f551d1ae11e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1c3212d1a9bac9406b3f551d1ae11e2">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI13&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 13 configuration </p>

</div>
</div>
<a id="gaef099d495c88bf713d4f1df6d1e757f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef099d495c88bf713d4f1df6d1e757f8">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI13_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI13_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[13] pin </p>

</div>
</div>
<a id="gae27c1cded5adf9c8d86937cfcba79772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae27c1cded5adf9c8d86937cfcba79772">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI13_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI13_PB&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[13] pin </p>

</div>
</div>
<a id="ga725c50feb4fd0a4e88ac48966ece7ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga725c50feb4fd0a4e88ac48966ece7ec8">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI13_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI13_PC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[13] pin </p>

</div>
</div>
<a id="ga96adabf5909e205280cb845d1e4a9be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96adabf5909e205280cb845d1e4a9be3">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI13_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI13_PD&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[13] pin </p>

</div>
</div>
<a id="ga932d092952f72aa7d12021ccfa0aa124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga932d092952f72aa7d12021ccfa0aa124">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI13_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI13_PE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[13] pin </p>

</div>
</div>
<a id="ga964eb37a1deb6e7270b5a758c5178962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga964eb37a1deb6e7270b5a758c5178962">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI13_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI13_PF&#160;&#160;&#160;((uint16_t)0x0050)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[13] pin </p>

</div>
</div>
<a id="gaef0c520aabf853685d41ed2cb803ea74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef0c520aabf853685d41ed2cb803ea74">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI13_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI13_PG&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[13] pin EXTI14 configuration </p>

</div>
</div>
<a id="ga118a1c525ee97874729cf90d6c24bd88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga118a1c525ee97874729cf90d6c24bd88">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI14&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 14 configuration </p>

</div>
</div>
<a id="ga4a0b67834bf0f920169b07dacb4ea275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a0b67834bf0f920169b07dacb4ea275">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI14_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI14_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[14] pin </p>

</div>
</div>
<a id="ga0722a6e78dec2d4feb9e30e9e1d209b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0722a6e78dec2d4feb9e30e9e1d209b2">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI14_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI14_PB&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[14] pin </p>

</div>
</div>
<a id="ga7e046a51a11685706f585ea9fcb28aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e046a51a11685706f585ea9fcb28aae">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI14_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI14_PC&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[14] pin </p>

</div>
</div>
<a id="ga9afe1bae8ab7d5309b0c0ceb45d5ec1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9afe1bae8ab7d5309b0c0ceb45d5ec1b">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI14_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI14_PD&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[14] pin </p>

</div>
</div>
<a id="gad71f26e3edb8046ead49160a37c4bf80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad71f26e3edb8046ead49160a37c4bf80">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI14_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI14_PE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[14] pin </p>

</div>
</div>
<a id="ga20127ce8264ecd09815d25d48e813d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20127ce8264ecd09815d25d48e813d41">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI14_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI14_PF&#160;&#160;&#160;((uint16_t)0x0500)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[14] pin </p>

</div>
</div>
<a id="gae5f36f1af63d61f11841db5dda73348f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5f36f1af63d61f11841db5dda73348f">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI14_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI14_PG&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[14] pin EXTI15 configuration </p>

</div>
</div>
<a id="ga9915ab8c0c791aa21024509fa2c4dcae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9915ab8c0c791aa21024509fa2c4dcae">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI15&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI 15 configuration </p>

</div>
</div>
<a id="gaa1523da936a40d9d9ef6aba6d47154c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1523da936a40d9d9ef6aba6d47154c5">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI15_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI15_PA&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA[15] pin </p>

</div>
</div>
<a id="gade31635e0f311f643cf6ad8a6920a7a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade31635e0f311f643cf6ad8a6920a7a8">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI15_PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI15_PB&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PB[15] pin </p>

</div>
</div>
<a id="ga73739a4bd90e11b9c24110728fd703c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73739a4bd90e11b9c24110728fd703c1">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI15_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI15_PC&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC[15] pin </p>

</div>
</div>
<a id="ga003d045f398ab5a524140ff7faf79bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga003d045f398ab5a524140ff7faf79bdd">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI15_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI15_PD&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD[15] pin </p>

</div>
</div>
<a id="ga4c536a6071be05fa17f6b543cc67fd15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c536a6071be05fa17f6b543cc67fd15">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI15_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI15_PE&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE[15] pin </p>

</div>
</div>
<a id="gad5dfd5b21357b531d31a5009bce6422d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5dfd5b21357b531d31a5009bce6422d">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI15_PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI15_PF&#160;&#160;&#160;((uint16_t)0x5000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PF[15] pin </p>

</div>
</div>
<a id="ga8cf568bebe87be1e8a7e1206658a50b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cf568bebe87be1e8a7e1206658a50b3">&#9670;&nbsp;</a></span>AFIO_EXTICR4_EXTI15_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_EXTICR4_EXTI15_PG&#160;&#160;&#160;((uint16_t)0x6000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG[15] pin </p>

</div>
</div>
<a id="ga811c7ccd113621b431a00b8bd403eeb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga811c7ccd113621b431a00b8bd403eeb0">&#9670;&nbsp;</a></span>AFIO_MAPR_ADC1_ETRGINJ_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_ADC1_ETRGINJ_REMAP&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC 1 External Trigger Injected Conversion remapping </p>

</div>
</div>
<a id="ga94732d06ac1082d8f5a95ea32fd1c467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94732d06ac1082d8f5a95ea32fd1c467">&#9670;&nbsp;</a></span>AFIO_MAPR_ADC1_ETRGREG_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_ADC1_ETRGREG_REMAP&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC 1 External Trigger Regular Conversion remapping </p>

</div>
</div>
<a id="gaa9facf28699e7f71bba4bf715cc099a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9facf28699e7f71bba4bf715cc099a0">&#9670;&nbsp;</a></span>AFIO_MAPR_ADC2_ETRGINJ_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_ADC2_ETRGINJ_REMAP&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC 2 External Trigger Injected Conversion remapping </p>

</div>
</div>
<a id="gabfadf6342c75bfbda1827bf69b651c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfadf6342c75bfbda1827bf69b651c33">&#9670;&nbsp;</a></span>AFIO_MAPR_ADC2_ETRGREG_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_ADC2_ETRGREG_REMAP&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC 2 External Trigger Regular Conversion remapping SWJ_CFG configuration </p>

</div>
</div>
<a id="ga7c0210373a681217cc316f7ccab5fb77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c0210373a681217cc316f7ccab5fb77">&#9670;&nbsp;</a></span>AFIO_MAPR_CAN_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_CAN_REMAP&#160;&#160;&#160;((uint32_t)0x00006000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN_REMAP[1:0] bits (CAN Alternate function remapping) </p>

</div>
</div>
<a id="ga9290b8c7f674c3dcca54b5b40d738df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9290b8c7f674c3dcca54b5b40d738df2">&#9670;&nbsp;</a></span>AFIO_MAPR_CAN_REMAP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_CAN_REMAP_0&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaabc7e19a7d0c1aae60e08497ba6d5c4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabc7e19a7d0c1aae60e08497ba6d5c4e">&#9670;&nbsp;</a></span>AFIO_MAPR_CAN_REMAP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_CAN_REMAP_1&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 CAN_REMAP configuration </p>

</div>
</div>
<a id="ga3d6ae85049da0f941d954910c8672481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d6ae85049da0f941d954910c8672481">&#9670;&nbsp;</a></span>AFIO_MAPR_CAN_REMAP_REMAP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_CAN_REMAP_REMAP1&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CANRX mapped to PA11, CANTX mapped to PA12 </p>

</div>
</div>
<a id="gac33e26189f9cf68be38f3f0f9d1f4201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac33e26189f9cf68be38f3f0f9d1f4201">&#9670;&nbsp;</a></span>AFIO_MAPR_CAN_REMAP_REMAP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_CAN_REMAP_REMAP2&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CANRX mapped to PB8, CANTX mapped to PB9 </p>

</div>
</div>
<a id="gaa059a9ae5ba460f32854a588242e5176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa059a9ae5ba460f32854a588242e5176">&#9670;&nbsp;</a></span>AFIO_MAPR_CAN_REMAP_REMAP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_CAN_REMAP_REMAP3&#160;&#160;&#160;((uint32_t)0x00006000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CANRX mapped to PD0, CANTX mapped to PD1 </p>

</div>
</div>
<a id="gaede0612a4efdce1e60bc23f6ec00d29a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaede0612a4efdce1e60bc23f6ec00d29a">&#9670;&nbsp;</a></span>AFIO_MAPR_I2C1_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_I2C1_REMAP&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C1 remapping </p>

</div>
</div>
<a id="ga3b8e420451eba867183a37b1e0f82112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b8e420451eba867183a37b1e0f82112">&#9670;&nbsp;</a></span>AFIO_MAPR_PD01_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_PD01_REMAP&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port D0/Port D1 mapping on OSC_IN/OSC_OUT </p>

</div>
</div>
<a id="ga1ffdcd52f5810284a6306fc57daa8f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ffdcd52f5810284a6306fc57daa8f1d">&#9670;&nbsp;</a></span>AFIO_MAPR_SPI1_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_SPI1_REMAP&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 remapping </p>

</div>
</div>
<a id="ga1ab89d25a214b239fd90eb466776d4ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ab89d25a214b239fd90eb466776d4ec">&#9670;&nbsp;</a></span>AFIO_MAPR_SWJ_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_SWJ_CFG&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWJ_CFG[2:0] bits (Serial Wire JTAG configuration) </p>

</div>
</div>
<a id="gaac25c0cecfaaabfb66fd2b3cf0d1d172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac25c0cecfaaabfb66fd2b3cf0d1d172">&#9670;&nbsp;</a></span>AFIO_MAPR_SWJ_CFG_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_SWJ_CFG_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gac16a858449fec652f1d7ed83494e7361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac16a858449fec652f1d7ed83494e7361">&#9670;&nbsp;</a></span>AFIO_MAPR_SWJ_CFG_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_SWJ_CFG_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga824bd6de9f5032f1f1e3d22ce63e3b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga824bd6de9f5032f1f1e3d22ce63e3b68">&#9670;&nbsp;</a></span>AFIO_MAPR_SWJ_CFG_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_SWJ_CFG_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga23584e8819d890dc3de4ffa54146898e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23584e8819d890dc3de4ffa54146898e">&#9670;&nbsp;</a></span>AFIO_MAPR_SWJ_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_SWJ_CFG_DISABLE&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>JTAG-DP Disabled and SW-DP Disabled </p>

</div>
</div>
<a id="gad40f243c5ded60dbba9853f5e3c32e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad40f243c5ded60dbba9853f5e3c32e04">&#9670;&nbsp;</a></span>AFIO_MAPR_SWJ_CFG_JTAGDISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>JTAG-DP Disabled and SW-DP Enabled </p>

</div>
</div>
<a id="gaff8c11cc7f50c04dc5f5f4913030d67b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff8c11cc7f50c04dc5f5f4913030d67b">&#9670;&nbsp;</a></span>AFIO_MAPR_SWJ_CFG_NOJNTRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_SWJ_CFG_NOJNTRST&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Full SWJ (JTAG-DP + SW-DP) but without JNTRST </p>

</div>
</div>
<a id="gaa25695b91d03cf103d3025d959f466d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa25695b91d03cf103d3025d959f466d8">&#9670;&nbsp;</a></span>AFIO_MAPR_SWJ_CFG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_SWJ_CFG_RESET&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Full SWJ (JTAG-DP + SW-DP) : Reset State </p>

</div>
</div>
<a id="ga1527de28449dc06823fc55f6f1d6e61a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1527de28449dc06823fc55f6f1d6e61a">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM1_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM1_REMAP&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1_REMAP[1:0] bits (TIM1 remapping) </p>

</div>
</div>
<a id="ga56d3ea77b2c5be3c0d672471413a1a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56d3ea77b2c5be3c0d672471413a1a2b">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM1_REMAP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM1_REMAP_0&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga53ca0d06046364087ee6df50a7031979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53ca0d06046364087ee6df50a7031979">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM1_REMAP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM1_REMAP_1&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 TIM1_REMAP configuration </p>

</div>
</div>
<a id="gaa097f744cd0b50f5c89f41d05ae36592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa097f744cd0b50f5c89f41d05ae36592">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM1_REMAP_FULLREMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM1_REMAP_FULLREMAP&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) </p>

</div>
</div>
<a id="ga1be8a2b8fa5d1c3c77709c888ce496fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1be8a2b8fa5d1c3c77709c888ce496fa">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM1_REMAP_NOREMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM1_REMAP_NOREMAP&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) </p>

</div>
</div>
<a id="gabf3ca4f106bd35297b1d760b6cbd2408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf3ca4f106bd35297b1d760b6cbd2408">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM1_REMAP_PARTIALREMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) </p>

</div>
</div>
<a id="gaeb47d9a129138a6f5c7fe5a213c52e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb47d9a129138a6f5c7fe5a213c52e8b">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM2_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM2_REMAP&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM2_REMAP[1:0] bits (TIM2 remapping) </p>

</div>
</div>
<a id="ga7f21bc99a43b999cd3f8c639f13ab1c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f21bc99a43b999cd3f8c639f13ab1c5">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM2_REMAP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM2_REMAP_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga1a712a528988a5b0f5bff444a407553b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a712a528988a5b0f5bff444a407553b">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM2_REMAP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM2_REMAP_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 TIM2_REMAP configuration </p>

</div>
</div>
<a id="ga5a4088220b588dea4f70aae5211d6691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a4088220b588dea4f70aae5211d6691">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM2_REMAP_FULLREMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM2_REMAP_FULLREMAP&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) </p>

</div>
</div>
<a id="ga0d1037409791928fe7dcd1e683901edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d1037409791928fe7dcd1e683901edc">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM2_REMAP_NOREMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM2_REMAP_NOREMAP&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) </p>

</div>
</div>
<a id="ga67298a8506ff100041c5a2a8e4d6658a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67298a8506ff100041c5a2a8e4d6658a">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) </p>

</div>
</div>
<a id="ga45e2ec28f1d1a368540c5c94515663df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45e2ec28f1d1a368540c5c94515663df">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) </p>

</div>
</div>
<a id="ga3ad0b1bfc0ee21ba6cc32116da16368c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ad0b1bfc0ee21ba6cc32116da16368c">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM3_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM3_REMAP&#160;&#160;&#160;((uint32_t)0x00000C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM3_REMAP[1:0] bits (TIM3 remapping) </p>

</div>
</div>
<a id="ga0501b9b6b85406a025c404747a1067f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0501b9b6b85406a025c404747a1067f8">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM3_REMAP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM3_REMAP_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga6e3eb1d1173f390df521b427d0c54be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e3eb1d1173f390df521b427d0c54be2">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM3_REMAP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM3_REMAP_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 TIM3_REMAP configuration </p>

</div>
</div>
<a id="gac236354751e4aaa674e87c886e6bbc71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac236354751e4aaa674e87c886e6bbc71">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM3_REMAP_FULLREMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM3_REMAP_FULLREMAP&#160;&#160;&#160;((uint32_t)0x00000C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) </p>

</div>
</div>
<a id="ga8ef4aa05c5514947de224ca62a438e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ef4aa05c5514947de224ca62a438e38">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM3_REMAP_NOREMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM3_REMAP_NOREMAP&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) </p>

</div>
</div>
<a id="gafaf86fec6b88d4db406144faa3eef76c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaf86fec6b88d4db406144faa3eef76c">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM3_REMAP_PARTIALREMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) </p>

</div>
</div>
<a id="ga31d7ee2e14938f50f559a79fc514f277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31d7ee2e14938f50f559a79fc514f277">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM4_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM4_REMAP&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM4_REMAP bit (TIM4 remapping) </p>

</div>
</div>
<a id="gad39b3a437c4bef039df225f67104a971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad39b3a437c4bef039df225f67104a971">&#9670;&nbsp;</a></span>AFIO_MAPR_TIM5CH4_IREMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_TIM5CH4_IREMAP&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM5 Channel4 Internal Remap </p>

</div>
</div>
<a id="ga87539744f607522422b3d5db6d94bd41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87539744f607522422b3d5db6d94bd41">&#9670;&nbsp;</a></span>AFIO_MAPR_USART1_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_USART1_REMAP&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 remapping </p>

</div>
</div>
<a id="ga439c8d7670cfef18450ff624d19ec525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga439c8d7670cfef18450ff624d19ec525">&#9670;&nbsp;</a></span>AFIO_MAPR_USART2_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_USART2_REMAP&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART2 remapping </p>

</div>
</div>
<a id="ga0bc80459b8258134a4691f6e9462d4a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bc80459b8258134a4691f6e9462d4a4">&#9670;&nbsp;</a></span>AFIO_MAPR_USART3_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_USART3_REMAP&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART3_REMAP[1:0] bits (USART3 remapping) </p>

</div>
</div>
<a id="gaff4a18ac076aecb5aabb1a1baeda9eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff4a18ac076aecb5aabb1a1baeda9eed">&#9670;&nbsp;</a></span>AFIO_MAPR_USART3_REMAP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_USART3_REMAP_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga781b790e3aa34b9eb6d3f074247bd605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga781b790e3aa34b9eb6d3f074247bd605">&#9670;&nbsp;</a></span>AFIO_MAPR_USART3_REMAP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_USART3_REMAP_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga7c76f3731fc0fc0004c4d294bc3db3dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c76f3731fc0fc0004c4d294bc3db3dd">&#9670;&nbsp;</a></span>AFIO_MAPR_USART3_REMAP_FULLREMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_USART3_REMAP_FULLREMAP&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12) </p>

</div>
</div>
<a id="ga3073257d802e1b73df5185ea8d463151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3073257d802e1b73df5185ea8d463151">&#9670;&nbsp;</a></span>AFIO_MAPR_USART3_REMAP_NOREMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_USART3_REMAP_NOREMAP&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14) </p>

</div>
</div>
<a id="ga5c6210874efbd3f2b6a56993ecbf6a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c6210874efbd3f2b6a56993ecbf6a28">&#9670;&nbsp;</a></span>AFIO_MAPR_USART3_REMAP_PARTIALREMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14) </p>

</div>
</div>
<a id="ga28cd1469212463d8a772b0b67543d320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28cd1469212463d8a772b0b67543d320">&#9670;&nbsp;</a></span>BKP_CR_TPAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_CR_TPAL&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMPER pin active level </p>

</div>
</div>
<a id="gadbb835fd9fbe4d74e598d15de3c12e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbb835fd9fbe4d74e598d15de3c12e63">&#9670;&nbsp;</a></span>BKP_CR_TPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_CR_TPE&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMPER pin enable </p>

</div>
</div>
<a id="gad8cec91d3c30db07961227bcea5c5452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8cec91d3c30db07961227bcea5c5452">&#9670;&nbsp;</a></span>BKP_CSR_CTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_CSR_CTE&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Tamper event </p>

</div>
</div>
<a id="gad7dc97ae504ef58fb2137c1fdd02fc4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7dc97ae504ef58fb2137c1fdd02fc4e">&#9670;&nbsp;</a></span>BKP_CSR_CTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_CSR_CTI&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Tamper Interrupt </p>

</div>
</div>
<a id="ga71a05fe4e45b0dc0b1f970e51085678d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71a05fe4e45b0dc0b1f970e51085678d">&#9670;&nbsp;</a></span>BKP_CSR_TEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_CSR_TEF&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tamper Event Flag </p>

</div>
</div>
<a id="ga3a8317e460ec3e18c78869beacd0bac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a8317e460ec3e18c78869beacd0bac8">&#9670;&nbsp;</a></span>BKP_CSR_TIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_CSR_TIF&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tamper Interrupt Flag </p>

</div>
</div>
<a id="ga38baaf48576f4b3ab209369e04d468ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38baaf48576f4b3ab209369e04d468ad">&#9670;&nbsp;</a></span>BKP_CSR_TPIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_CSR_TPIE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMPER Pin interrupt enable </p>

</div>
</div>
<a id="ga2feea44d20bbb9e0f20a3b774c8935c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2feea44d20bbb9e0f20a3b774c8935c2">&#9670;&nbsp;</a></span>BKP_DR10_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR10_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga2178ea3cdf4683470a4415f2a1f79a82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2178ea3cdf4683470a4415f2a1f79a82">&#9670;&nbsp;</a></span>BKP_DR11_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR11_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga5da28c0d4573a06a322ef33ffb8432e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5da28c0d4573a06a322ef33ffb8432e2">&#9670;&nbsp;</a></span>BKP_DR12_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR12_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga6931ffc4bdd533d19d3cc18e55259863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6931ffc4bdd533d19d3cc18e55259863">&#9670;&nbsp;</a></span>BKP_DR13_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR13_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga3b608296fd6fa48bc26a1d8d070ea585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b608296fd6fa48bc26a1d8d070ea585">&#9670;&nbsp;</a></span>BKP_DR14_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR14_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="gae1da46f20e328f6f4bbdc5db10d669a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1da46f20e328f6f4bbdc5db10d669a5">&#9670;&nbsp;</a></span>BKP_DR15_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR15_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga5c1b11c989fc5b618da8acaaeb31ddfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c1b11c989fc5b618da8acaaeb31ddfb">&#9670;&nbsp;</a></span>BKP_DR16_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR16_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga049362d1ecda8041febef5c0b534e6e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049362d1ecda8041febef5c0b534e6e8">&#9670;&nbsp;</a></span>BKP_DR17_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR17_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="gacc2fe2add547f72f4e4a1b27e6a04bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc2fe2add547f72f4e4a1b27e6a04bb0">&#9670;&nbsp;</a></span>BKP_DR18_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR18_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga1ff659781fc8bb221a7e85733a232ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ff659781fc8bb221a7e85733a232ddf">&#9670;&nbsp;</a></span>BKP_DR19_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR19_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="gaf93fe6fb7fdba26550964903c65e6a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf93fe6fb7fdba26550964903c65e6a76">&#9670;&nbsp;</a></span>BKP_DR1_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR1_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="gab40a604af9458664068eec575dcef368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40a604af9458664068eec575dcef368">&#9670;&nbsp;</a></span>BKP_DR20_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR20_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="gaed370331baa4c4f194bc6f59b4a1433d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed370331baa4c4f194bc6f59b4a1433d">&#9670;&nbsp;</a></span>BKP_DR21_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR21_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga196a385131a04fb68e85a29884df5c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga196a385131a04fb68e85a29884df5c69">&#9670;&nbsp;</a></span>BKP_DR22_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR22_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga478b45732836ca02ce3480002270aa43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga478b45732836ca02ce3480002270aa43">&#9670;&nbsp;</a></span>BKP_DR23_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR23_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga6e18e9e4d061bf30fa1044a63815c70d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e18e9e4d061bf30fa1044a63815c70d">&#9670;&nbsp;</a></span>BKP_DR24_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR24_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga3b1bfb7bf5ce1caaf896ae15f30adb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b1bfb7bf5ce1caaf896ae15f30adb9d">&#9670;&nbsp;</a></span>BKP_DR25_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR25_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="gab3d8d41878279a53b722ee3c0d3ec3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3d8d41878279a53b722ee3c0d3ec3a9">&#9670;&nbsp;</a></span>BKP_DR26_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR26_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga66cf65090649507cf7756d086ee3d3c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66cf65090649507cf7756d086ee3d3c0">&#9670;&nbsp;</a></span>BKP_DR27_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR27_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga1b2b651a9e340d5d33d4783cd01ac692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b2b651a9e340d5d33d4783cd01ac692">&#9670;&nbsp;</a></span>BKP_DR28_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR28_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="gab243e41c6111e787d3a8d04de524ce1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab243e41c6111e787d3a8d04de524ce1b">&#9670;&nbsp;</a></span>BKP_DR29_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR29_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="gad5bf0698730c611befa365d9af1e9d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5bf0698730c611befa365d9af1e9d69">&#9670;&nbsp;</a></span>BKP_DR2_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR2_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga2a9f35467043d5c0098c37455b6c8e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a9f35467043d5c0098c37455b6c8e0c">&#9670;&nbsp;</a></span>BKP_DR30_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR30_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga60136c78cd0f3326d12bbd387642536e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60136c78cd0f3326d12bbd387642536e">&#9670;&nbsp;</a></span>BKP_DR31_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR31_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga6864816526392b882cf93be082db0079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6864816526392b882cf93be082db0079">&#9670;&nbsp;</a></span>BKP_DR32_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR32_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga0178b0ead4fc6313c36d2fbf20ebb0ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0178b0ead4fc6313c36d2fbf20ebb0ba">&#9670;&nbsp;</a></span>BKP_DR33_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR33_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga5b81902daecb9cb9128d840a03aaf0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b81902daecb9cb9128d840a03aaf0e3">&#9670;&nbsp;</a></span>BKP_DR34_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR34_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga1cdf3e6f18b6cf55ed23d0a36fb27a2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cdf3e6f18b6cf55ed23d0a36fb27a2c">&#9670;&nbsp;</a></span>BKP_DR35_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR35_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="gaeba2b2fc9e847f9aaa39fde989a75f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeba2b2fc9e847f9aaa39fde989a75f01">&#9670;&nbsp;</a></span>BKP_DR36_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR36_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="gade3cfe82181cf1631accdf88a73c69e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade3cfe82181cf1631accdf88a73c69e0">&#9670;&nbsp;</a></span>BKP_DR37_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR37_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga21cd0d4ff33759d6f603e68ebac211d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21cd0d4ff33759d6f603e68ebac211d4">&#9670;&nbsp;</a></span>BKP_DR38_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR38_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="gaaa3e50f20b70a964030c73a5ee32c4e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa3e50f20b70a964030c73a5ee32c4e2">&#9670;&nbsp;</a></span>BKP_DR39_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR39_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga20eceb252f64fe20e458e998935d1aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20eceb252f64fe20e458e998935d1aa8">&#9670;&nbsp;</a></span>BKP_DR3_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR3_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga1e651d6a3294e88d021a4a71cf204ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e651d6a3294e88d021a4a71cf204ee9">&#9670;&nbsp;</a></span>BKP_DR40_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR40_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga681af509f6602773cee33a9a0ad73fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga681af509f6602773cee33a9a0ad73fc7">&#9670;&nbsp;</a></span>BKP_DR41_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR41_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="gad4f23fbe1a7abde5516df64bcf2bbab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4f23fbe1a7abde5516df64bcf2bbab4">&#9670;&nbsp;</a></span>BKP_DR42_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR42_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga28d8d13d7e78c9963fbd4efbfc176c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d8d13d7e78c9963fbd4efbfc176c55">&#9670;&nbsp;</a></span>BKP_DR4_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR4_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga9fb21f36a74563bffacf9a47ec0b6cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fb21f36a74563bffacf9a47ec0b6cf3">&#9670;&nbsp;</a></span>BKP_DR5_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR5_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga38085c3926abbf483ba60ef9495eb8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38085c3926abbf483ba60ef9495eb8db">&#9670;&nbsp;</a></span>BKP_DR6_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR6_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga6e99b1b85bf33bf9f6ce79c3a30ae03b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e99b1b85bf33bf9f6ce79c3a30ae03b">&#9670;&nbsp;</a></span>BKP_DR7_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR7_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga95495c00cbbaf0495fb42be0ca7ce633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95495c00cbbaf0495fb42be0ca7ce633">&#9670;&nbsp;</a></span>BKP_DR8_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR8_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga4f5a18517f79bedaa6576a295285c0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f5a18517f79bedaa6576a295285c0ad">&#9670;&nbsp;</a></span>BKP_DR9_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_DR9_D&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a id="ga924692225ba4db945660687fe47f50b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga924692225ba4db945660687fe47f50b4">&#9670;&nbsp;</a></span>BKP_RTCCR_ASOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_RTCCR_ASOE&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Alarm or Second Output Enable </p>

</div>
</div>
<a id="ga8d017e8f3c09696cd74e170a95966be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d017e8f3c09696cd74e170a95966be4">&#9670;&nbsp;</a></span>BKP_RTCCR_ASOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_RTCCR_ASOS&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Alarm or Second Output Selection </p>

</div>
</div>
<a id="ga4f2eeeef42c2f7a59d28a9d5eb4c6857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f2eeeef42c2f7a59d28a9d5eb4c6857">&#9670;&nbsp;</a></span>BKP_RTCCR_CAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_RTCCR_CAL&#160;&#160;&#160;((uint16_t)0x007F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calibration value </p>

</div>
</div>
<a id="ga639d569ffd9211519b910c1e6304f7b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga639d569ffd9211519b910c1e6304f7b3">&#9670;&nbsp;</a></span>BKP_RTCCR_CCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKP_RTCCR_CCO&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calibration Clock Output </p>

</div>
</div>
<a id="ga96a5522b4c06551856f7185bdd448b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96a5522b4c06551856f7185bdd448b02">&#9670;&nbsp;</a></span>CAN_BTR_BRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BTR_BRP&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud Rate Prescaler </p>

</div>
</div>
<a id="gac6c0a81d8dcde61a1f2772232f5343b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6c0a81d8dcde61a1f2772232f5343b8">&#9670;&nbsp;</a></span>CAN_BTR_LBKM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BTR_LBKM&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Loop Back Mode (Debug) </p>

</div>
</div>
<a id="gaa36bc23e833190cbee9b8cf5cf49159d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa36bc23e833190cbee9b8cf5cf49159d">&#9670;&nbsp;</a></span>CAN_BTR_SILM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BTR_SILM&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Silent Mode Mailbox registers </p>

</div>
</div>
<a id="ga04c8b91ddacdcbb779bae42398c94cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04c8b91ddacdcbb779bae42398c94cf2">&#9670;&nbsp;</a></span>CAN_BTR_SJW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BTR_SJW&#160;&#160;&#160;((uint32_t)0x03000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Resynchronization Jump Width </p>

</div>
</div>
<a id="ga4d7ae8f06f8fbbf5dcfbbbb887057be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d7ae8f06f8fbbf5dcfbbbb887057be9">&#9670;&nbsp;</a></span>CAN_BTR_TS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BTR_TS1&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Time Segment 1 </p>

</div>
</div>
<a id="gac006aa2ab26c50227ccaa18e0a79bff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac006aa2ab26c50227ccaa18e0a79bff3">&#9670;&nbsp;</a></span>CAN_BTR_TS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BTR_TS2&#160;&#160;&#160;((uint32_t)0x00700000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Time Segment 2 </p>

</div>
</div>
<a id="ga619d49f67f1835a7efc457205fea1225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga619d49f67f1835a7efc457205fea1225">&#9670;&nbsp;</a></span>CAN_ESR_BOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ESR_BOFF&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus-Off Flag </p>

</div>
</div>
<a id="ga633c961d528cbf8093b0e05e92225ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga633c961d528cbf8093b0e05e92225ff0">&#9670;&nbsp;</a></span>CAN_ESR_EPVF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ESR_EPVF&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Passive Flag </p>

</div>
</div>
<a id="ga2c0c02829fb41ac2a1b1852c19931de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c0c02829fb41ac2a1b1852c19931de8">&#9670;&nbsp;</a></span>CAN_ESR_EWGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ESR_EWGF&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Warning Flag </p>

</div>
</div>
<a id="gab9f86741dd89034900e300499ae2272e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9f86741dd89034900e300499ae2272e">&#9670;&nbsp;</a></span>CAN_ESR_LEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ESR_LEC&#160;&#160;&#160;((uint32_t)0x00000070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LEC[2:0] bits (Last Error Code) </p>

</div>
</div>
<a id="ga054ebb41578d890d4d9dffb4828f02e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga054ebb41578d890d4d9dffb4828f02e7">&#9670;&nbsp;</a></span>CAN_ESR_LEC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ESR_LEC_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gae570e9ba39dbe11808db929392250cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae570e9ba39dbe11808db929392250cf4">&#9670;&nbsp;</a></span>CAN_ESR_LEC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ESR_LEC_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga4998e7bfd002999413c68107911c6e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4998e7bfd002999413c68107911c6e8c">&#9670;&nbsp;</a></span>CAN_ESR_LEC_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ESR_LEC_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga0df5b2ea3f419182e9bd885f55ee5dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0df5b2ea3f419182e9bd885f55ee5dc9">&#9670;&nbsp;</a></span>CAN_ESR_REC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ESR_REC&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Error Counter </p>

</div>
</div>
<a id="gae3de2080f48cc851c20d920acfd1737d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3de2080f48cc851c20d920acfd1737d">&#9670;&nbsp;</a></span>CAN_ESR_TEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ESR_TEC&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Least significant byte of the 9-bit Transmit Error Counter </p>

</div>
</div>
<a id="ga38014ea45b62975627f8e222390f6819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38014ea45b62975627f8e222390f6819">&#9670;&nbsp;</a></span>CAN_F0R1_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="ga9e01c05df79304035c7aab1c7295bf3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e01c05df79304035c7aab1c7295bf3f">&#9670;&nbsp;</a></span>CAN_F0R1_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga6b8a688856ca6b53417948f79932534d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b8a688856ca6b53417948f79932534d">&#9670;&nbsp;</a></span>CAN_F0R1_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga72b81011a2d626ac398a387c89055935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72b81011a2d626ac398a387c89055935">&#9670;&nbsp;</a></span>CAN_F0R1_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="gac178a6710aeb6c58f725dd7f00af5d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac178a6710aeb6c58f725dd7f00af5d5a">&#9670;&nbsp;</a></span>CAN_F0R1_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga8aee1182bef65da056242c4ed49dd0ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8aee1182bef65da056242c4ed49dd0ef">&#9670;&nbsp;</a></span>CAN_F0R1_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="gafe16c95f454da44949977e4225590658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe16c95f454da44949977e4225590658">&#9670;&nbsp;</a></span>CAN_F0R1_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="gabb07dca9fddf64a3476f25f227e33e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb07dca9fddf64a3476f25f227e33e1f">&#9670;&nbsp;</a></span>CAN_F0R1_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="gaf019423a4b07e564dfe917b859e68e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf019423a4b07e564dfe917b859e68e80">&#9670;&nbsp;</a></span>CAN_F0R1_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="ga6ee508d40637a9d558d2ab85753395bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ee508d40637a9d558d2ab85753395bd">&#9670;&nbsp;</a></span>CAN_F0R1_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga827a459cd51a193d571a16e1d38fac22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga827a459cd51a193d571a16e1d38fac22">&#9670;&nbsp;</a></span>CAN_F0R1_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga1ecfbfd6f5e129d690f1cb62ee344d78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ecfbfd6f5e129d690f1cb62ee344d78">&#9670;&nbsp;</a></span>CAN_F0R1_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga083282146d4db7f757fef86cf302eded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga083282146d4db7f757fef86cf302eded">&#9670;&nbsp;</a></span>CAN_F0R1_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga3a0568e276f245e1f167e673a1f5b92e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a0568e276f245e1f167e673a1f5b92e">&#9670;&nbsp;</a></span>CAN_F0R1_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="gabb71599bae1e35e750524708ac5824f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb71599bae1e35e750524708ac5824f1">&#9670;&nbsp;</a></span>CAN_F0R1_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga7589f9a62f9f5406934266820a265f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7589f9a62f9f5406934266820a265f3a">&#9670;&nbsp;</a></span>CAN_F0R1_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga7a0db2ff3fcf3ecd929d61e548905685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a0db2ff3fcf3ecd929d61e548905685">&#9670;&nbsp;</a></span>CAN_F0R1_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga2161321c3b0857a9ca07bc45ac9cd1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2161321c3b0857a9ca07bc45ac9cd1be">&#9670;&nbsp;</a></span>CAN_F0R1_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="gaa85c1d5ccfd6241059822a3aadc1053d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa85c1d5ccfd6241059822a3aadc1053d">&#9670;&nbsp;</a></span>CAN_F0R1_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga2d82ba565f065b4dec733d002c02498b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d82ba565f065b4dec733d002c02498b">&#9670;&nbsp;</a></span>CAN_F0R1_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga199d63d7155cb5212982d4902e31e70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga199d63d7155cb5212982d4902e31e70c">&#9670;&nbsp;</a></span>CAN_F0R1_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="gac82d92ad6fb51b340e8a52da903e1009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac82d92ad6fb51b340e8a52da903e1009">&#9670;&nbsp;</a></span>CAN_F0R1_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="gaaa0a651933135336bc14baa3e0a56ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa0a651933135336bc14baa3e0a56ab1">&#9670;&nbsp;</a></span>CAN_F0R1_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="gae4a1adc2e4e550a38649a2bfd3662680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4a1adc2e4e550a38649a2bfd3662680">&#9670;&nbsp;</a></span>CAN_F0R1_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="gaad2a1d8bb83dfcd9f13d25e8ed098b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad2a1d8bb83dfcd9f13d25e8ed098b54">&#9670;&nbsp;</a></span>CAN_F0R1_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga6c9745bc78a65538cbe0fb0d09911554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c9745bc78a65538cbe0fb0d09911554">&#9670;&nbsp;</a></span>CAN_F0R1_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="gaa0bfa15bf30fefb21f351228cde87981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0bfa15bf30fefb21f351228cde87981">&#9670;&nbsp;</a></span>CAN_F0R1_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga5381c154ba89611bf4381657305ecb85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5381c154ba89611bf4381657305ecb85">&#9670;&nbsp;</a></span>CAN_F0R1_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="gae224160853946732608f00ad008a6b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae224160853946732608f00ad008a6b1a">&#9670;&nbsp;</a></span>CAN_F0R1_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="gaa0c44034b5f42fa8250dbb8e46bc83eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0c44034b5f42fa8250dbb8e46bc83eb">&#9670;&nbsp;</a></span>CAN_F0R1_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="ga465e092af3e73882f9eaffad13f36dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga465e092af3e73882f9eaffad13f36dea">&#9670;&nbsp;</a></span>CAN_F0R1_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="gad1cb7ff6d513fec365eb5a830c3746f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1cb7ff6d513fec365eb5a830c3746f0">&#9670;&nbsp;</a></span>CAN_F0R1_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga34282ddec559ecea4b613f2430334237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34282ddec559ecea4b613f2430334237">&#9670;&nbsp;</a></span>CAN_F0R2_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="ga6f23fc3814e0eb6af35c01e22c5dc6a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f23fc3814e0eb6af35c01e22c5dc6a7">&#9670;&nbsp;</a></span>CAN_F0R2_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="gaa43bba65dd777c71e07130fde3fa6216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa43bba65dd777c71e07130fde3fa6216">&#9670;&nbsp;</a></span>CAN_F0R2_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga9077b9c35c6721d2a0e090a42af0eaaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9077b9c35c6721d2a0e090a42af0eaaf">&#9670;&nbsp;</a></span>CAN_F0R2_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga23af8df7d4e843a6e196b1542421ef45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23af8df7d4e843a6e196b1542421ef45">&#9670;&nbsp;</a></span>CAN_F0R2_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga0fe7776af3adce7d203aeb16d55d86d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fe7776af3adce7d203aeb16d55d86d4">&#9670;&nbsp;</a></span>CAN_F0R2_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga81168efb90a776e44a96d1fe5e3b88c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81168efb90a776e44a96d1fe5e3b88c3">&#9670;&nbsp;</a></span>CAN_F0R2_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="gae9708e7cde70a19e8e8fa33291e1b9d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9708e7cde70a19e8e8fa33291e1b9d5">&#9670;&nbsp;</a></span>CAN_F0R2_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="gab2f2154c3030cebcfc3f1e4aed74fbf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2f2154c3030cebcfc3f1e4aed74fbf1">&#9670;&nbsp;</a></span>CAN_F0R2_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="gae87c14b75911aa0a9d0349d02d342711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae87c14b75911aa0a9d0349d02d342711">&#9670;&nbsp;</a></span>CAN_F0R2_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga6fd7859cfc05300f68b175f520ddc31e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fd7859cfc05300f68b175f520ddc31e">&#9670;&nbsp;</a></span>CAN_F0R2_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="gaaea36db8fcada46357137efeea256457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaea36db8fcada46357137efeea256457">&#9670;&nbsp;</a></span>CAN_F0R2_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga82ee32b6ec44d763b4364fa032d3439c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82ee32b6ec44d763b4364fa032d3439c">&#9670;&nbsp;</a></span>CAN_F0R2_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga57872dcfea1f8a56170640842edf9c1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57872dcfea1f8a56170640842edf9c1a">&#9670;&nbsp;</a></span>CAN_F0R2_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="gacc01e7f26d0e85da93ca78d0d71a4fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc01e7f26d0e85da93ca78d0d71a4fed">&#9670;&nbsp;</a></span>CAN_F0R2_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga07d8c3c8c3eb3c97b5979388c548e2fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07d8c3c8c3eb3c97b5979388c548e2fc">&#9670;&nbsp;</a></span>CAN_F0R2_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="gade31bd75624afeaef9b5ab45a5057db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade31bd75624afeaef9b5ab45a5057db9">&#9670;&nbsp;</a></span>CAN_F0R2_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="gaa78ff8fcfe0f14655aaf94ecc92d7532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa78ff8fcfe0f14655aaf94ecc92d7532">&#9670;&nbsp;</a></span>CAN_F0R2_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="gaad577ebd9a8cedd1b8b13d5a41d2fbab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad577ebd9a8cedd1b8b13d5a41d2fbab">&#9670;&nbsp;</a></span>CAN_F0R2_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="gab814105bcd2a2c636c26197b21ead2b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab814105bcd2a2c636c26197b21ead2b0">&#9670;&nbsp;</a></span>CAN_F0R2_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="gaea82daeaa71ecddb187613df9517e51c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea82daeaa71ecddb187613df9517e51c">&#9670;&nbsp;</a></span>CAN_F0R2_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="gaef5036edf5bd310e5e06f3ea5cb818a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef5036edf5bd310e5e06f3ea5cb818a2">&#9670;&nbsp;</a></span>CAN_F0R2_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="gaa0c2db96ddbcfa1b838c283e20ca554b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0c2db96ddbcfa1b838c283e20ca554b">&#9670;&nbsp;</a></span>CAN_F0R2_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga7867b1d377088c63cdcc615932101997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7867b1d377088c63cdcc615932101997">&#9670;&nbsp;</a></span>CAN_F0R2_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga5afb46a2d4ccb3f28e8579b26e2b2e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5afb46a2d4ccb3f28e8579b26e2b2e2e">&#9670;&nbsp;</a></span>CAN_F0R2_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga1ace83e798931f35c123507e1ef59fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ace83e798931f35c123507e1ef59fbb">&#9670;&nbsp;</a></span>CAN_F0R2_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga37fc5c9115eb669f1ac493b1c7296250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37fc5c9115eb669f1ac493b1c7296250">&#9670;&nbsp;</a></span>CAN_F0R2_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="gae04b27aad09a3027f20a4eb48884c463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae04b27aad09a3027f20a4eb48884c463">&#9670;&nbsp;</a></span>CAN_F0R2_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="gae58d87c9513c11593041c3d43b955e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae58d87c9513c11593041c3d43b955e8b">&#9670;&nbsp;</a></span>CAN_F0R2_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="ga03a6328d408b8015bb472c76f96a4dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03a6328d408b8015bb472c76f96a4dd8">&#9670;&nbsp;</a></span>CAN_F0R2_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="ga92fd1acf48665f966b670a0457456deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92fd1acf48665f966b670a0457456deb">&#9670;&nbsp;</a></span>CAN_F0R2_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="gaa853cff5493c4e857b7bb1ad28678ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa853cff5493c4e857b7bb1ad28678ed4">&#9670;&nbsp;</a></span>CAN_F0R2_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F0R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga1d5b5b7bc147da430d9c8fbe03679ca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d5b5b7bc147da430d9c8fbe03679ca3">&#9670;&nbsp;</a></span>CAN_F10R1_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="ga3ed7be0180fd7096f10cfde27261ecc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ed7be0180fd7096f10cfde27261ecc9">&#9670;&nbsp;</a></span>CAN_F10R1_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga6d525825fe4bfc1d4ffccc21ab89a3fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d525825fe4bfc1d4ffccc21ab89a3fa">&#9670;&nbsp;</a></span>CAN_F10R1_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga33336e283eeee9b77f1f289d77f2304e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33336e283eeee9b77f1f289d77f2304e">&#9670;&nbsp;</a></span>CAN_F10R1_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="gadf74ee01e72b3de69d6e8fcc092f7461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf74ee01e72b3de69d6e8fcc092f7461">&#9670;&nbsp;</a></span>CAN_F10R1_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga8ee416ff22b47bb289bab34afbc74f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ee416ff22b47bb289bab34afbc74f19">&#9670;&nbsp;</a></span>CAN_F10R1_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga97a8d8586c64910b0f6c09fef44c4ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97a8d8586c64910b0f6c09fef44c4ea7">&#9670;&nbsp;</a></span>CAN_F10R1_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="gab9e8e43adc56ba1e593b97e062c79075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9e8e43adc56ba1e593b97e062c79075">&#9670;&nbsp;</a></span>CAN_F10R1_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="gaa64a0b16c073b51cb5e90b94c638fd95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa64a0b16c073b51cb5e90b94c638fd95">&#9670;&nbsp;</a></span>CAN_F10R1_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="ga65f5cc396cfcf3bad71a71326e64f7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f5cc396cfcf3bad71a71326e64f7d9">&#9670;&nbsp;</a></span>CAN_F10R1_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga424940f535aa9a1520e25df53673d01f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga424940f535aa9a1520e25df53673d01f">&#9670;&nbsp;</a></span>CAN_F10R1_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga166a4035770c58147d583c3dc571d10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga166a4035770c58147d583c3dc571d10a">&#9670;&nbsp;</a></span>CAN_F10R1_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="gad099442eb6b71912a81d1f6fccbaec0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad099442eb6b71912a81d1f6fccbaec0a">&#9670;&nbsp;</a></span>CAN_F10R1_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga302214ece439e8913b47949bd07d118a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga302214ece439e8913b47949bd07d118a">&#9670;&nbsp;</a></span>CAN_F10R1_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="gad9abe6ae1dcb2bd140e7e28d37fd8abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9abe6ae1dcb2bd140e7e28d37fd8abb">&#9670;&nbsp;</a></span>CAN_F10R1_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga99063956b41c4dcf6c78cc29305b1cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99063956b41c4dcf6c78cc29305b1cd1">&#9670;&nbsp;</a></span>CAN_F10R1_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga81ae64786c3a83bdd21cf72c560c7c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81ae64786c3a83bdd21cf72c560c7c1e">&#9670;&nbsp;</a></span>CAN_F10R1_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga0f9083faf8395701c892814694b45d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f9083faf8395701c892814694b45d2c">&#9670;&nbsp;</a></span>CAN_F10R1_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="gaaeb6942affe306b407940fdf01534e4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeb6942affe306b407940fdf01534e4a">&#9670;&nbsp;</a></span>CAN_F10R1_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga1e4ee946a9614316f666852bc266c1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e4ee946a9614316f666852bc266c1f7">&#9670;&nbsp;</a></span>CAN_F10R1_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga99153cddc8fc7e846fcc44383936541f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99153cddc8fc7e846fcc44383936541f">&#9670;&nbsp;</a></span>CAN_F10R1_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga0e2ba1740577246368e60d94fd3d7c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e2ba1740577246368e60d94fd3d7c69">&#9670;&nbsp;</a></span>CAN_F10R1_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="gaca062686821fba26a0e5e5b0a6c5b855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca062686821fba26a0e5e5b0a6c5b855">&#9670;&nbsp;</a></span>CAN_F10R1_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga4024c53b7b0cec550baed99ae92e3465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4024c53b7b0cec550baed99ae92e3465">&#9670;&nbsp;</a></span>CAN_F10R1_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga8981f420ef4c8fe1976a09f27a9c13f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8981f420ef4c8fe1976a09f27a9c13f1">&#9670;&nbsp;</a></span>CAN_F10R1_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga0424bf38917058b166a8bfd861d22b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0424bf38917058b166a8bfd861d22b40">&#9670;&nbsp;</a></span>CAN_F10R1_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga1859eaac9ae1220c752218e5ad526179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1859eaac9ae1220c752218e5ad526179">&#9670;&nbsp;</a></span>CAN_F10R1_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga5683dc25f0aae9a802a5f57c88bec856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5683dc25f0aae9a802a5f57c88bec856">&#9670;&nbsp;</a></span>CAN_F10R1_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="gae83dd9ce8a2c7917e278ce4755f8f43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae83dd9ce8a2c7917e278ce4755f8f43e">&#9670;&nbsp;</a></span>CAN_F10R1_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="ga93ad070c9f5abca3c9b9095e3a13db9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93ad070c9f5abca3c9b9095e3a13db9c">&#9670;&nbsp;</a></span>CAN_F10R1_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="gadd32db3ffec3536cd842e17c34c210d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd32db3ffec3536cd842e17c34c210d9">&#9670;&nbsp;</a></span>CAN_F10R1_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="ga85673ce7a92ae8ca9a13ed2fb5574a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85673ce7a92ae8ca9a13ed2fb5574a76">&#9670;&nbsp;</a></span>CAN_F10R1_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga616898121d5befed0eb5ab61492872f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga616898121d5befed0eb5ab61492872f2">&#9670;&nbsp;</a></span>CAN_F10R2_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="gaa24b6ba1e723098e55e4affc793558c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa24b6ba1e723098e55e4affc793558c5">&#9670;&nbsp;</a></span>CAN_F10R2_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga4da658bf0a044b327c5efcc592e0ebe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4da658bf0a044b327c5efcc592e0ebe1">&#9670;&nbsp;</a></span>CAN_F10R2_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="gae6ec91db97da763ae1da98ef3a3f7fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6ec91db97da763ae1da98ef3a3f7fea">&#9670;&nbsp;</a></span>CAN_F10R2_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga62bba82d177602a29448acf481a7f691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62bba82d177602a29448acf481a7f691">&#9670;&nbsp;</a></span>CAN_F10R2_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga6ce79aa37f7a175695fb910f986b7d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ce79aa37f7a175695fb910f986b7d81">&#9670;&nbsp;</a></span>CAN_F10R2_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="gadf31488587e33ea32b60a5c21f3e3aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf31488587e33ea32b60a5c21f3e3aff">&#9670;&nbsp;</a></span>CAN_F10R2_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="gad8c7c289c07afb023bb3eedfe4d5a9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8c7c289c07afb023bb3eedfe4d5a9b1">&#9670;&nbsp;</a></span>CAN_F10R2_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga74258ab493246fefc21ddc475dcfda4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74258ab493246fefc21ddc475dcfda4a">&#9670;&nbsp;</a></span>CAN_F10R2_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="gabcf9f2daaa27f340a8cd4e64533f5caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcf9f2daaa27f340a8cd4e64533f5caf">&#9670;&nbsp;</a></span>CAN_F10R2_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga2b8ad53931f4cb3bebb3f557d8686066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b8ad53931f4cb3bebb3f557d8686066">&#9670;&nbsp;</a></span>CAN_F10R2_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga9f0b00c508bddf59fd290091e738a340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f0b00c508bddf59fd290091e738a340">&#9670;&nbsp;</a></span>CAN_F10R2_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga1b7fc9db4e77e216f37bf088d7b7703c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b7fc9db4e77e216f37bf088d7b7703c">&#9670;&nbsp;</a></span>CAN_F10R2_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="gadb9db852d4bf1332f748a0cfc0063364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb9db852d4bf1332f748a0cfc0063364">&#9670;&nbsp;</a></span>CAN_F10R2_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="ga616164fcd20341e4eed5b10a8fd2837c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga616164fcd20341e4eed5b10a8fd2837c">&#9670;&nbsp;</a></span>CAN_F10R2_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="gae70893925ea53547e9ce780c0480587b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae70893925ea53547e9ce780c0480587b">&#9670;&nbsp;</a></span>CAN_F10R2_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="gaed74e80c74c6c5e12d26abbc0d923787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed74e80c74c6c5e12d26abbc0d923787">&#9670;&nbsp;</a></span>CAN_F10R2_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="gaecb5b90d073107f3c5612379aaffa7ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecb5b90d073107f3c5612379aaffa7ce">&#9670;&nbsp;</a></span>CAN_F10R2_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga678702522f87f63edfcad21194be3c53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga678702522f87f63edfcad21194be3c53">&#9670;&nbsp;</a></span>CAN_F10R2_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="gaf4523c34e7f333636fade643b895b8f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4523c34e7f333636fade643b895b8f5">&#9670;&nbsp;</a></span>CAN_F10R2_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="gacf0e55fcb496970abe8fea481561f886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf0e55fcb496970abe8fea481561f886">&#9670;&nbsp;</a></span>CAN_F10R2_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga4e4683223d46d60897b2c46b02addec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e4683223d46d60897b2c46b02addec5">&#9670;&nbsp;</a></span>CAN_F10R2_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga6df50371abf968f0638faf7e0bf76cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6df50371abf968f0638faf7e0bf76cc8">&#9670;&nbsp;</a></span>CAN_F10R2_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga2348cdfff622628147e2c1df0a35363c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2348cdfff622628147e2c1df0a35363c">&#9670;&nbsp;</a></span>CAN_F10R2_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="gab294aa73a3fdfc60672b206bd57a1e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab294aa73a3fdfc60672b206bd57a1e08">&#9670;&nbsp;</a></span>CAN_F10R2_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga2de1906dc4119b37b29bbe25e3e6dbe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2de1906dc4119b37b29bbe25e3e6dbe0">&#9670;&nbsp;</a></span>CAN_F10R2_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="gaebde0ea1e0aaf38fdcf1584e9c9b2063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebde0ea1e0aaf38fdcf1584e9c9b2063">&#9670;&nbsp;</a></span>CAN_F10R2_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga3b5b32b71c86c6dc7040b3044be61af7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b5b32b71c86c6dc7040b3044be61af7">&#9670;&nbsp;</a></span>CAN_F10R2_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga9df7daa799c7c73d9a56de5f92285aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9df7daa799c7c73d9a56de5f92285aca">&#9670;&nbsp;</a></span>CAN_F10R2_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="gaed755173b9d4375b40d73cab90396adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed755173b9d4375b40d73cab90396adc">&#9670;&nbsp;</a></span>CAN_F10R2_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="ga8a8d08fea6e7307f6d1d602e113a6d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a8d08fea6e7307f6d1d602e113a6d27">&#9670;&nbsp;</a></span>CAN_F10R2_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="ga6aecdda55a484aa0e96c89f5d0f42aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6aecdda55a484aa0e96c89f5d0f42aba">&#9670;&nbsp;</a></span>CAN_F10R2_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F10R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="gad059cc9b2fe5634b9330b44c37dadf06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad059cc9b2fe5634b9330b44c37dadf06">&#9670;&nbsp;</a></span>CAN_F11R1_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="gad74b116cda63fcd1a662c4de835616e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad74b116cda63fcd1a662c4de835616e7">&#9670;&nbsp;</a></span>CAN_F11R1_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga1e858dd29f741910c8ed8c512cae81b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e858dd29f741910c8ed8c512cae81b1">&#9670;&nbsp;</a></span>CAN_F11R1_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="gaf6ba167c6cd5bc080065430e24c3a866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ba167c6cd5bc080065430e24c3a866">&#9670;&nbsp;</a></span>CAN_F11R1_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga4629ab1e8632c82f3fb2648a574963b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4629ab1e8632c82f3fb2648a574963b1">&#9670;&nbsp;</a></span>CAN_F11R1_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga833c408a165cc4ac87a242c08d4ba9b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga833c408a165cc4ac87a242c08d4ba9b9">&#9670;&nbsp;</a></span>CAN_F11R1_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="gabfecd6bbe1a15cd341942d1840b476cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfecd6bbe1a15cd341942d1840b476cc">&#9670;&nbsp;</a></span>CAN_F11R1_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="gaf50e1747d1d9369b7b22c5d591ae82b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf50e1747d1d9369b7b22c5d591ae82b9">&#9670;&nbsp;</a></span>CAN_F11R1_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga603d63333a621594a15696cb03f59eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga603d63333a621594a15696cb03f59eeb">&#9670;&nbsp;</a></span>CAN_F11R1_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="gadb361a00177e6aa2ee19aa5a2d1781aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb361a00177e6aa2ee19aa5a2d1781aa">&#9670;&nbsp;</a></span>CAN_F11R1_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="gaf111110e0f5dbda31962f7732e3480c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf111110e0f5dbda31962f7732e3480c7">&#9670;&nbsp;</a></span>CAN_F11R1_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="gabf2c4828b07b2b315d27b382818de285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf2c4828b07b2b315d27b382818de285">&#9670;&nbsp;</a></span>CAN_F11R1_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga4e05bb0c2a5bdcebb974f7dd409724bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e05bb0c2a5bdcebb974f7dd409724bc">&#9670;&nbsp;</a></span>CAN_F11R1_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga5afa52941bb68a03ec9804b817d5a90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5afa52941bb68a03ec9804b817d5a90e">&#9670;&nbsp;</a></span>CAN_F11R1_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="gac042471dbcb1a32ce161f38a144ac5aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac042471dbcb1a32ce161f38a144ac5aa">&#9670;&nbsp;</a></span>CAN_F11R1_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="gaac46f233c9692cb2a2e246daf6547a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac46f233c9692cb2a2e246daf6547a38">&#9670;&nbsp;</a></span>CAN_F11R1_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="gab8b379e3832482f2b18f01713d3338d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8b379e3832482f2b18f01713d3338d5">&#9670;&nbsp;</a></span>CAN_F11R1_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga60eabd8db9ec6b439d60dbc2374ce84d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60eabd8db9ec6b439d60dbc2374ce84d">&#9670;&nbsp;</a></span>CAN_F11R1_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga351a183cfab10d3daab415c85cc16203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga351a183cfab10d3daab415c85cc16203">&#9670;&nbsp;</a></span>CAN_F11R1_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="gabb854a85c7a575a45cdade37efb4edee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb854a85c7a575a45cdade37efb4edee">&#9670;&nbsp;</a></span>CAN_F11R1_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga131776c359f81500d3d2a97535d7e718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga131776c359f81500d3d2a97535d7e718">&#9670;&nbsp;</a></span>CAN_F11R1_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga680d7e4c7ebc431a8c72c00e9f110563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga680d7e4c7ebc431a8c72c00e9f110563">&#9670;&nbsp;</a></span>CAN_F11R1_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga9c1fa00ee18804c169541d18995dc3c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c1fa00ee18804c169541d18995dc3c1">&#9670;&nbsp;</a></span>CAN_F11R1_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="gaa17242aed4365034dc660ef9e8b9f1bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa17242aed4365034dc660ef9e8b9f1bf">&#9670;&nbsp;</a></span>CAN_F11R1_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="gaec35d8d1097816c5ef8e28ff61469669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec35d8d1097816c5ef8e28ff61469669">&#9670;&nbsp;</a></span>CAN_F11R1_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga96180b8c64aabd33f016fb97ba152f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96180b8c64aabd33f016fb97ba152f07">&#9670;&nbsp;</a></span>CAN_F11R1_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga450dbed19882423d70ed7606aada2453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga450dbed19882423d70ed7606aada2453">&#9670;&nbsp;</a></span>CAN_F11R1_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="gad7ace73f2d3db1e2a1e55257d210fa04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ace73f2d3db1e2a1e55257d210fa04">&#9670;&nbsp;</a></span>CAN_F11R1_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga1459d395a3b08a948c3f5002e0914516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1459d395a3b08a948c3f5002e0914516">&#9670;&nbsp;</a></span>CAN_F11R1_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="ga30fc2236c2a18b7cb6e493fad36d8efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30fc2236c2a18b7cb6e493fad36d8efe">&#9670;&nbsp;</a></span>CAN_F11R1_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="ga74ab4a6f6b5a751acda410e0c39b87af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74ab4a6f6b5a751acda410e0c39b87af">&#9670;&nbsp;</a></span>CAN_F11R1_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="ga4e69f7001534264fd027371fa188ac52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e69f7001534264fd027371fa188ac52">&#9670;&nbsp;</a></span>CAN_F11R1_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="gacad6560088b586891d446952bbd8fbbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacad6560088b586891d446952bbd8fbbe">&#9670;&nbsp;</a></span>CAN_F11R2_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="gac81bc667cb0c63aa0448f6e0eb1d105d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac81bc667cb0c63aa0448f6e0eb1d105d">&#9670;&nbsp;</a></span>CAN_F11R2_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga9dad5ea347a6a928997a0a1c149369ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dad5ea347a6a928997a0a1c149369ce">&#9670;&nbsp;</a></span>CAN_F11R2_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga9285109080a523012f27b3bdbabc6949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9285109080a523012f27b3bdbabc6949">&#9670;&nbsp;</a></span>CAN_F11R2_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga65cdf759738f8b0cb8c4c3231453aad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65cdf759738f8b0cb8c4c3231453aad8">&#9670;&nbsp;</a></span>CAN_F11R2_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga24a40efa6debcdcfef0f7ab6d8b3eb04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24a40efa6debcdcfef0f7ab6d8b3eb04">&#9670;&nbsp;</a></span>CAN_F11R2_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="gaa923634a3432436c4c84e65be1fd39d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa923634a3432436c4c84e65be1fd39d6">&#9670;&nbsp;</a></span>CAN_F11R2_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga65bae4ee01f83fe051acee8ee4c8a10e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65bae4ee01f83fe051acee8ee4c8a10e">&#9670;&nbsp;</a></span>CAN_F11R2_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga7b6762f3642ce7a06fff58270ac9f53f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b6762f3642ce7a06fff58270ac9f53f">&#9670;&nbsp;</a></span>CAN_F11R2_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="ga69c7d6a41708543278980035b64bd31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69c7d6a41708543278980035b64bd31b">&#9670;&nbsp;</a></span>CAN_F11R2_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga88d6d67020cbc5a4d5f0b7c5dc488aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d6d67020cbc5a4d5f0b7c5dc488aa6">&#9670;&nbsp;</a></span>CAN_F11R2_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga07f4a8d606f2063be35b52e1fc5e4b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07f4a8d606f2063be35b52e1fc5e4b58">&#9670;&nbsp;</a></span>CAN_F11R2_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga8dab8868637d6d6fb707b6a37a5989b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dab8868637d6d6fb707b6a37a5989b5">&#9670;&nbsp;</a></span>CAN_F11R2_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga58c6e5b0076c31b7bee1c9aea94e11fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58c6e5b0076c31b7bee1c9aea94e11fb">&#9670;&nbsp;</a></span>CAN_F11R2_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="ga93bf815d462dc3a40725f73e107e11f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93bf815d462dc3a40725f73e107e11f5">&#9670;&nbsp;</a></span>CAN_F11R2_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="gaeebe934727476f5fde11c888c424c417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeebe934727476f5fde11c888c424c417">&#9670;&nbsp;</a></span>CAN_F11R2_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga8324877e56a61c15119f2ebf929894cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8324877e56a61c15119f2ebf929894cc">&#9670;&nbsp;</a></span>CAN_F11R2_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="gadfd994c36da11529ac494df973b5759c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfd994c36da11529ac494df973b5759c">&#9670;&nbsp;</a></span>CAN_F11R2_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga8f3e9d272b625f7d6269057aee5d7761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f3e9d272b625f7d6269057aee5d7761">&#9670;&nbsp;</a></span>CAN_F11R2_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga5da4d794a9797d14536197679b7b2b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5da4d794a9797d14536197679b7b2b14">&#9670;&nbsp;</a></span>CAN_F11R2_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="gad9b9a815f36e7c2929f4313ca424c83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9b9a815f36e7c2929f4313ca424c83a">&#9670;&nbsp;</a></span>CAN_F11R2_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="gaf162471f4c070d13fa409d44467373fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf162471f4c070d13fa409d44467373fc">&#9670;&nbsp;</a></span>CAN_F11R2_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga2c301fd37e3fa27d3bd28a1f3f553e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c301fd37e3fa27d3bd28a1f3f553e77">&#9670;&nbsp;</a></span>CAN_F11R2_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga559246cfa4658a5adaa282e4a3b35dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga559246cfa4658a5adaa282e4a3b35dd5">&#9670;&nbsp;</a></span>CAN_F11R2_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga2bdc4ba1d0e44ba4d7a03cfd3197b687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bdc4ba1d0e44ba4d7a03cfd3197b687">&#9670;&nbsp;</a></span>CAN_F11R2_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga6525c1ff364a229c9ea1b353b11be8c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6525c1ff364a229c9ea1b353b11be8c3">&#9670;&nbsp;</a></span>CAN_F11R2_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga499aebdfc0c14b9c399698e28fde3e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga499aebdfc0c14b9c399698e28fde3e50">&#9670;&nbsp;</a></span>CAN_F11R2_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga1613d097fe5b7107ff36f97a9263bd38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1613d097fe5b7107ff36f97a9263bd38">&#9670;&nbsp;</a></span>CAN_F11R2_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga9db1830185822d66619059a644d86ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9db1830185822d66619059a644d86ffe">&#9670;&nbsp;</a></span>CAN_F11R2_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="gab35bedade0c9f71455abfbbac2edee14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab35bedade0c9f71455abfbbac2edee14">&#9670;&nbsp;</a></span>CAN_F11R2_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="gac79ac007ffed536eedddffdd2615c5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac79ac007ffed536eedddffdd2615c5f7">&#9670;&nbsp;</a></span>CAN_F11R2_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="gad5900c2273c405ce35b9bd52b189c102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5900c2273c405ce35b9bd52b189c102">&#9670;&nbsp;</a></span>CAN_F11R2_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F11R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="gaccbe3637fb55f28496ca7f692a69f6ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccbe3637fb55f28496ca7f692a69f6ca">&#9670;&nbsp;</a></span>CAN_F12R1_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="gae625d21947ae82cc3509b06363ad0635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae625d21947ae82cc3509b06363ad0635">&#9670;&nbsp;</a></span>CAN_F12R1_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga1b8594ab0c5d9124accd2d6ca85cf4bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b8594ab0c5d9124accd2d6ca85cf4bd">&#9670;&nbsp;</a></span>CAN_F12R1_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga4025ed76892f23e5a63d0d8ac6a2be5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4025ed76892f23e5a63d0d8ac6a2be5f">&#9670;&nbsp;</a></span>CAN_F12R1_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga6e2e318cc14828c118bd40d982922e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e2e318cc14828c118bd40d982922e14">&#9670;&nbsp;</a></span>CAN_F12R1_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga4e0ff698b5e9f3f99a421166611b041d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e0ff698b5e9f3f99a421166611b041d">&#9670;&nbsp;</a></span>CAN_F12R1_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga6b0666538a7646ddc0fcd882a261f5d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b0666538a7646ddc0fcd882a261f5d9">&#9670;&nbsp;</a></span>CAN_F12R1_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga846d84b3d53e305b093198379f442528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga846d84b3d53e305b093198379f442528">&#9670;&nbsp;</a></span>CAN_F12R1_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="gad7940c0898c2ef1d9f829bf1b6b5fcf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7940c0898c2ef1d9f829bf1b6b5fcf3">&#9670;&nbsp;</a></span>CAN_F12R1_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="ga6bdc7bd4dbad1f8e3bb622343bd7c522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bdc7bd4dbad1f8e3bb622343bd7c522">&#9670;&nbsp;</a></span>CAN_F12R1_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga7c870a6fbae41b4f1c6d66ab690789d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c870a6fbae41b4f1c6d66ab690789d6">&#9670;&nbsp;</a></span>CAN_F12R1_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga09e179b38460e47b81616c46a5f356f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09e179b38460e47b81616c46a5f356f8">&#9670;&nbsp;</a></span>CAN_F12R1_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga9de7cc313f2b6b16a564b13b1bc30157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de7cc313f2b6b16a564b13b1bc30157">&#9670;&nbsp;</a></span>CAN_F12R1_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="gad42e298d4d97c98cc5149bc552a598fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad42e298d4d97c98cc5149bc552a598fa">&#9670;&nbsp;</a></span>CAN_F12R1_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="ga318e2a6ae62d5172dcdb45e011d5e0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga318e2a6ae62d5172dcdb45e011d5e0c4">&#9670;&nbsp;</a></span>CAN_F12R1_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga90e95cb0020289335acd5d7f4b62a880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90e95cb0020289335acd5d7f4b62a880">&#9670;&nbsp;</a></span>CAN_F12R1_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga2e2720e18fdff00c9fb75d5136e485dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e2720e18fdff00c9fb75d5136e485dc">&#9670;&nbsp;</a></span>CAN_F12R1_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="gae4a87123ae5ff76992162152fbb4c92a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4a87123ae5ff76992162152fbb4c92a">&#9670;&nbsp;</a></span>CAN_F12R1_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga9582717e16455f97c7dff65f7beadd6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9582717e16455f97c7dff65f7beadd6e">&#9670;&nbsp;</a></span>CAN_F12R1_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="gaf15e362beb5a3b733c08c8c2ab81efcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf15e362beb5a3b733c08c8c2ab81efcb">&#9670;&nbsp;</a></span>CAN_F12R1_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga3d600a7a39c7069c216db511d3a5d866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d600a7a39c7069c216db511d3a5d866">&#9670;&nbsp;</a></span>CAN_F12R1_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="gab9a6addc248c6db2118d1ce6e049d331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9a6addc248c6db2118d1ce6e049d331">&#9670;&nbsp;</a></span>CAN_F12R1_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga31d3a46845cd9ca6670472aae2aa2ebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31d3a46845cd9ca6670472aae2aa2ebe">&#9670;&nbsp;</a></span>CAN_F12R1_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="gac039cc1ce2281cf10be62cbc44748f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac039cc1ce2281cf10be62cbc44748f5f">&#9670;&nbsp;</a></span>CAN_F12R1_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="gaa06596dcbb545fbeea2ec20f629d9555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa06596dcbb545fbeea2ec20f629d9555">&#9670;&nbsp;</a></span>CAN_F12R1_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="gac441b11b1be9b3608b9a09c2b8069722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac441b11b1be9b3608b9a09c2b8069722">&#9670;&nbsp;</a></span>CAN_F12R1_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="gabc3a35b6f6b3a46c176398ec322fd6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc3a35b6f6b3a46c176398ec322fd6fb">&#9670;&nbsp;</a></span>CAN_F12R1_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga4d005c10fe75169336104c3155294000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d005c10fe75169336104c3155294000">&#9670;&nbsp;</a></span>CAN_F12R1_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga51256bfed734a95da3e7880e279432bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51256bfed734a95da3e7880e279432bf">&#9670;&nbsp;</a></span>CAN_F12R1_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="ga2c967f124b03968372d801e1393fa209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c967f124b03968372d801e1393fa209">&#9670;&nbsp;</a></span>CAN_F12R1_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="ga592f9953deeb56888144c72060d04e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga592f9953deeb56888144c72060d04e24">&#9670;&nbsp;</a></span>CAN_F12R1_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="ga4d1613eac2aaeafda711cf3308ccd44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d1613eac2aaeafda711cf3308ccd44c">&#9670;&nbsp;</a></span>CAN_F12R1_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="gac5fd095552b3108c685514e78e43e52d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5fd095552b3108c685514e78e43e52d">&#9670;&nbsp;</a></span>CAN_F12R2_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="ga450e88e19b2e478e73cbc5eef74a72d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga450e88e19b2e478e73cbc5eef74a72d2">&#9670;&nbsp;</a></span>CAN_F12R2_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga854c2b7108e33d263cc8269648f8bbbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga854c2b7108e33d263cc8269648f8bbbe">&#9670;&nbsp;</a></span>CAN_F12R2_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga2ed3de0039e458bac5530d08c2e9af51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ed3de0039e458bac5530d08c2e9af51">&#9670;&nbsp;</a></span>CAN_F12R2_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="gadad0db6fe916794156f773e98b524b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadad0db6fe916794156f773e98b524b07">&#9670;&nbsp;</a></span>CAN_F12R2_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8">&#9670;&nbsp;</a></span>CAN_F12R2_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga2c5558cc37c62c5570a5e2716e30ed99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c5558cc37c62c5570a5e2716e30ed99">&#9670;&nbsp;</a></span>CAN_F12R2_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga9fa511d56f90a2ee10e44e56e378f7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fa511d56f90a2ee10e44e56e378f7ed">&#9670;&nbsp;</a></span>CAN_F12R2_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga77ae08ea078773a1aecbf74e89dc2a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77ae08ea078773a1aecbf74e89dc2a5d">&#9670;&nbsp;</a></span>CAN_F12R2_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="ga3a94ac3d4ba5c16a98fc04144ae3bb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a94ac3d4ba5c16a98fc04144ae3bb86">&#9670;&nbsp;</a></span>CAN_F12R2_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="gae9070c9b9eec5dea6b5c4cdbaa1d5918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9070c9b9eec5dea6b5c4cdbaa1d5918">&#9670;&nbsp;</a></span>CAN_F12R2_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga758cacc8b96577bb3663da1fae36040b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga758cacc8b96577bb3663da1fae36040b">&#9670;&nbsp;</a></span>CAN_F12R2_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga17875db304b98c38e627f7d7db339136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17875db304b98c38e627f7d7db339136">&#9670;&nbsp;</a></span>CAN_F12R2_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga80db4704807d6df4aaee2eebfcf5210a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80db4704807d6df4aaee2eebfcf5210a">&#9670;&nbsp;</a></span>CAN_F12R2_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="gac3d3fb3a9b4b6b90139024bef933bc3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3d3fb3a9b4b6b90139024bef933bc3d">&#9670;&nbsp;</a></span>CAN_F12R2_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga24e87973f51235e81195d84f78489cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24e87973f51235e81195d84f78489cb0">&#9670;&nbsp;</a></span>CAN_F12R2_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga4e917f2a362569d86a75a34eddce636c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e917f2a362569d86a75a34eddce636c">&#9670;&nbsp;</a></span>CAN_F12R2_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="gad6e5f2c5de8981fbfc152926fc8fb057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6e5f2c5de8981fbfc152926fc8fb057">&#9670;&nbsp;</a></span>CAN_F12R2_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="gaaad1149501e8f926a247aa532405c0b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaad1149501e8f926a247aa532405c0b9">&#9670;&nbsp;</a></span>CAN_F12R2_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga53538969afd7e43cc7fed4c400ab6f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53538969afd7e43cc7fed4c400ab6f5a">&#9670;&nbsp;</a></span>CAN_F12R2_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga74e04fa5d17a7cc7687c0ca40dd571ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74e04fa5d17a7cc7687c0ca40dd571ce">&#9670;&nbsp;</a></span>CAN_F12R2_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="gadc1d97354c1649fa5ddc46f4271297d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc1d97354c1649fa5ddc46f4271297d9">&#9670;&nbsp;</a></span>CAN_F12R2_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga71b870003e469dcb24979e835a2f81a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71b870003e469dcb24979e835a2f81a4">&#9670;&nbsp;</a></span>CAN_F12R2_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga2960fee8bc56574e1b51975da7d2f041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2960fee8bc56574e1b51975da7d2f041">&#9670;&nbsp;</a></span>CAN_F12R2_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga2894b732a9683d32620fb90b06ba9f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2894b732a9683d32620fb90b06ba9f62">&#9670;&nbsp;</a></span>CAN_F12R2_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="gab11cddebcb4e1ab70b7222a999d0c58a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab11cddebcb4e1ab70b7222a999d0c58a">&#9670;&nbsp;</a></span>CAN_F12R2_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga6b3b6f518fae0cb1123aa187138d90b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b3b6f518fae0cb1123aa187138d90b6">&#9670;&nbsp;</a></span>CAN_F12R2_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga39cedc414fa80ef987825daf32e11ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39cedc414fa80ef987825daf32e11ac4">&#9670;&nbsp;</a></span>CAN_F12R2_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga10aa07474c2e7cf7f2845d0d2b2bd383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10aa07474c2e7cf7f2845d0d2b2bd383">&#9670;&nbsp;</a></span>CAN_F12R2_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="ga227ef5f36f6e03969cd952d62a3bc0a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga227ef5f36f6e03969cd952d62a3bc0a9">&#9670;&nbsp;</a></span>CAN_F12R2_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="ga7a946c991cee617b322ff9a372af3512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a946c991cee617b322ff9a372af3512">&#9670;&nbsp;</a></span>CAN_F12R2_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="gad0ab582743e96fcd36662a9434b875bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0ab582743e96fcd36662a9434b875bd">&#9670;&nbsp;</a></span>CAN_F12R2_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F12R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="gaa20d063950ad122a1965527a17d93c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa20d063950ad122a1965527a17d93c37">&#9670;&nbsp;</a></span>CAN_F13R1_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="gaf60decd61c8a8dc9e4342de8ad67ea76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf60decd61c8a8dc9e4342de8ad67ea76">&#9670;&nbsp;</a></span>CAN_F13R1_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga14640c225c434428ef1870f462eb9bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14640c225c434428ef1870f462eb9bbd">&#9670;&nbsp;</a></span>CAN_F13R1_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga7d8c9f5879cc4e31fe2e63f82febbc69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d8c9f5879cc4e31fe2e63f82febbc69">&#9670;&nbsp;</a></span>CAN_F13R1_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga8e0e3cfe033bb34f62312cfe47d1b84a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e0e3cfe033bb34f62312cfe47d1b84a">&#9670;&nbsp;</a></span>CAN_F13R1_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga93d91a28c1ffca3f72f10e0b44040791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93d91a28c1ffca3f72f10e0b44040791">&#9670;&nbsp;</a></span>CAN_F13R1_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga355b438a5abccec89e13bdd00206b36f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga355b438a5abccec89e13bdd00206b36f">&#9670;&nbsp;</a></span>CAN_F13R1_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga89b23d147d2c040eb2317633b3ef46da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89b23d147d2c040eb2317633b3ef46da">&#9670;&nbsp;</a></span>CAN_F13R1_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga81d184cd46306fe24b46087a90e8f8f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81d184cd46306fe24b46087a90e8f8f2">&#9670;&nbsp;</a></span>CAN_F13R1_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="ga151a0e903046edc92bddcd0ef4a23449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga151a0e903046edc92bddcd0ef4a23449">&#9670;&nbsp;</a></span>CAN_F13R1_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de">&#9670;&nbsp;</a></span>CAN_F13R1_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga1e0fb1cf032c57f954dd2679a05f8115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e0fb1cf032c57f954dd2679a05f8115">&#9670;&nbsp;</a></span>CAN_F13R1_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga7863b3af06385d0e9037c57a5d2091e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7863b3af06385d0e9037c57a5d2091e2">&#9670;&nbsp;</a></span>CAN_F13R1_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="gaeb775bb1ded6a8f55f2a0849bec2eeac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb775bb1ded6a8f55f2a0849bec2eeac">&#9670;&nbsp;</a></span>CAN_F13R1_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="ga8743dfb60255d98911ea66605efd3b2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8743dfb60255d98911ea66605efd3b2f">&#9670;&nbsp;</a></span>CAN_F13R1_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga54b067c38f3be3ad6041ea12fec15700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54b067c38f3be3ad6041ea12fec15700">&#9670;&nbsp;</a></span>CAN_F13R1_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga00fe1942d9a8767a76f139bd74eafea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00fe1942d9a8767a76f139bd74eafea0">&#9670;&nbsp;</a></span>CAN_F13R1_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga05db1c0a2e6e051d616b59f386dc7b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05db1c0a2e6e051d616b59f386dc7b1e">&#9670;&nbsp;</a></span>CAN_F13R1_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga66dd0da9fd8ef27b30f1ad56a9982caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66dd0da9fd8ef27b30f1ad56a9982caf">&#9670;&nbsp;</a></span>CAN_F13R1_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="gaf3b8381bc6ce5ab107cc1a92e565387a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3b8381bc6ce5ab107cc1a92e565387a">&#9670;&nbsp;</a></span>CAN_F13R1_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga91c99de5ae099ecdee50ebd62e552df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91c99de5ae099ecdee50ebd62e552df5">&#9670;&nbsp;</a></span>CAN_F13R1_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga83713f9e2c3c90f001ab378d9ca1f488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83713f9e2c3c90f001ab378d9ca1f488">&#9670;&nbsp;</a></span>CAN_F13R1_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga050fb1e9555d0d24f81682e194677684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga050fb1e9555d0d24f81682e194677684">&#9670;&nbsp;</a></span>CAN_F13R1_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga043282b30813ce88dbdb320936ff6aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga043282b30813ce88dbdb320936ff6aca">&#9670;&nbsp;</a></span>CAN_F13R1_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga761164856a25bc246396c7c82fdeb447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga761164856a25bc246396c7c82fdeb447">&#9670;&nbsp;</a></span>CAN_F13R1_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga1a750d71e94876d2f6e73a0e8b7217b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a750d71e94876d2f6e73a0e8b7217b2">&#9670;&nbsp;</a></span>CAN_F13R1_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga3bbc9e9866f20d9d2f3cea1c6777c673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bbc9e9866f20d9d2f3cea1c6777c673">&#9670;&nbsp;</a></span>CAN_F13R1_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga885b36e017b013ab6deedd91d9ac2c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga885b36e017b013ab6deedd91d9ac2c66">&#9670;&nbsp;</a></span>CAN_F13R1_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="gaa389b53582e5cacf326fff4512626d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa389b53582e5cacf326fff4512626d68">&#9670;&nbsp;</a></span>CAN_F13R1_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="gad09b75feeda08b16962db7da6a32dc9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad09b75feeda08b16962db7da6a32dc9b">&#9670;&nbsp;</a></span>CAN_F13R1_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="gaaba75675c019979882ecd8c6ef82d7a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaba75675c019979882ecd8c6ef82d7a4">&#9670;&nbsp;</a></span>CAN_F13R1_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="gac579473f666edec0e0fcce278b642a9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac579473f666edec0e0fcce278b642a9d">&#9670;&nbsp;</a></span>CAN_F13R1_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga0b6865be0c757b49a250a537d73ae85e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b6865be0c757b49a250a537d73ae85e">&#9670;&nbsp;</a></span>CAN_F13R2_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="gaf18df9b2fd549b8991fdd9f8f94e7cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf18df9b2fd549b8991fdd9f8f94e7cbb">&#9670;&nbsp;</a></span>CAN_F13R2_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="gafb4be9c1da46b251c43c0aafe7b04497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb4be9c1da46b251c43c0aafe7b04497">&#9670;&nbsp;</a></span>CAN_F13R2_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga47f5215de00574378a489f90eb11eff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47f5215de00574378a489f90eb11eff4">&#9670;&nbsp;</a></span>CAN_F13R2_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="gac3bbd5350aeb18966e2a40e2dc4223e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3bbd5350aeb18966e2a40e2dc4223e3">&#9670;&nbsp;</a></span>CAN_F13R2_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="gab2d97199e363dd56cd9a455aec75ef1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2d97199e363dd56cd9a455aec75ef1c">&#9670;&nbsp;</a></span>CAN_F13R2_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga0731f4e60125130bebf88d33fd4ae3ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0731f4e60125130bebf88d33fd4ae3ca">&#9670;&nbsp;</a></span>CAN_F13R2_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga1683c0cc3b3143a919f4dd59243eba9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1683c0cc3b3143a919f4dd59243eba9f">&#9670;&nbsp;</a></span>CAN_F13R2_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="gad2ed74a0929c6d397c14f49f114f13bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2ed74a0929c6d397c14f49f114f13bf">&#9670;&nbsp;</a></span>CAN_F13R2_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="gafde6cdff22bf29d31b5be1b309fe4dde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafde6cdff22bf29d31b5be1b309fe4dde">&#9670;&nbsp;</a></span>CAN_F13R2_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="gabb873fa1c32fbf6c5a2f3be93ba2f2e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb873fa1c32fbf6c5a2f3be93ba2f2e6">&#9670;&nbsp;</a></span>CAN_F13R2_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="gaf82a4dfd4d3c7a13232479be997ed1f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf82a4dfd4d3c7a13232479be997ed1f9">&#9670;&nbsp;</a></span>CAN_F13R2_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga034e8f5b7675ce34eb2792531c7e174d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga034e8f5b7675ce34eb2792531c7e174d">&#9670;&nbsp;</a></span>CAN_F13R2_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="gaa7bf4384e44f002392339a71bc9c912c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7bf4384e44f002392339a71bc9c912c">&#9670;&nbsp;</a></span>CAN_F13R2_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="gaa7023986be02dd8f736e04e658844061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7023986be02dd8f736e04e658844061">&#9670;&nbsp;</a></span>CAN_F13R2_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="gafd059121f2a882342a409ebef8a96999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd059121f2a882342a409ebef8a96999">&#9670;&nbsp;</a></span>CAN_F13R2_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga5ef57f88bf1e6e34b0096013278926c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ef57f88bf1e6e34b0096013278926c0">&#9670;&nbsp;</a></span>CAN_F13R2_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga4847de9f5b54fc5ce00e0fba69564d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4847de9f5b54fc5ce00e0fba69564d2d">&#9670;&nbsp;</a></span>CAN_F13R2_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga2c415fa87c556bd8a4fc0f680d25f160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c415fa87c556bd8a4fc0f680d25f160">&#9670;&nbsp;</a></span>CAN_F13R2_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga20487222c41a08fe68b9ce58dfd52fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20487222c41a08fe68b9ce58dfd52fff">&#9670;&nbsp;</a></span>CAN_F13R2_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="gaa0d5ca021778a6e84fd3c0ad8981255d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0d5ca021778a6e84fd3c0ad8981255d">&#9670;&nbsp;</a></span>CAN_F13R2_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga2f0c8c09be20a14f29ab46d53dd712ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f0c8c09be20a14f29ab46d53dd712ba">&#9670;&nbsp;</a></span>CAN_F13R2_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga26161b84a5fc507f959b620c8e380703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26161b84a5fc507f959b620c8e380703">&#9670;&nbsp;</a></span>CAN_F13R2_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="gaf19767c0892dffb6eff8c5a3b0e254f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf19767c0892dffb6eff8c5a3b0e254f5">&#9670;&nbsp;</a></span>CAN_F13R2_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga1e753550a0a8547c7f64346e22925012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e753550a0a8547c7f64346e22925012">&#9670;&nbsp;</a></span>CAN_F13R2_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga305ac04b1c5198a4f82c78c570ce7f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga305ac04b1c5198a4f82c78c570ce7f97">&#9670;&nbsp;</a></span>CAN_F13R2_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="gad03b0ab4d686a1ad858f1ba4b679fff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad03b0ab4d686a1ad858f1ba4b679fff9">&#9670;&nbsp;</a></span>CAN_F13R2_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga8e37522978ae2e88c27f5604c5517d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e37522978ae2e88c27f5604c5517d42">&#9670;&nbsp;</a></span>CAN_F13R2_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga2bf6fff2ca4adf6e093a13b2db77adbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bf6fff2ca4adf6e093a13b2db77adbb">&#9670;&nbsp;</a></span>CAN_F13R2_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="gabca970c306c9c9b576ef3424f686f324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabca970c306c9c9b576ef3424f686f324">&#9670;&nbsp;</a></span>CAN_F13R2_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="gae44e1d120c773c9dc26f418acf3cb6de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae44e1d120c773c9dc26f418acf3cb6de">&#9670;&nbsp;</a></span>CAN_F13R2_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="ga891d1d97e1a57c4cfa1a714b61b083eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga891d1d97e1a57c4cfa1a714b61b083eb">&#9670;&nbsp;</a></span>CAN_F13R2_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F13R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="gaf74bbd84aff2eb3891f6f6d0c418793c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf74bbd84aff2eb3891f6f6d0c418793c">&#9670;&nbsp;</a></span>CAN_F1R1_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="gaa2cb33663f4220e5a0d416cbddcec193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2cb33663f4220e5a0d416cbddcec193">&#9670;&nbsp;</a></span>CAN_F1R1_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga7f049fa606d557a8a468747c6d285357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f049fa606d557a8a468747c6d285357">&#9670;&nbsp;</a></span>CAN_F1R1_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga43409866ee9e6ea1712f50679a4bb212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43409866ee9e6ea1712f50679a4bb212">&#9670;&nbsp;</a></span>CAN_F1R1_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga3f86fb2f2080f513d8392d389cdaa1fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f86fb2f2080f513d8392d389cdaa1fd">&#9670;&nbsp;</a></span>CAN_F1R1_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga2c1b7aeeb196a6564b2b3f049590520e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c1b7aeeb196a6564b2b3f049590520e">&#9670;&nbsp;</a></span>CAN_F1R1_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga45bad406315318f9cecb0c783ac7218d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45bad406315318f9cecb0c783ac7218d">&#9670;&nbsp;</a></span>CAN_F1R1_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga9b105deaf668c0e04950be0de975bcde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b105deaf668c0e04950be0de975bcde">&#9670;&nbsp;</a></span>CAN_F1R1_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga84fabcf9736d7ef78587ff63cb6b1373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84fabcf9736d7ef78587ff63cb6b1373">&#9670;&nbsp;</a></span>CAN_F1R1_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="ga966d41aca2269fd8cb6830dbbd176140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga966d41aca2269fd8cb6830dbbd176140">&#9670;&nbsp;</a></span>CAN_F1R1_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7">&#9670;&nbsp;</a></span>CAN_F1R1_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga3fb64b2b59f73045b3ead12ab1211b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fb64b2b59f73045b3ead12ab1211b4b">&#9670;&nbsp;</a></span>CAN_F1R1_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga86d75200e9ead1afbe88add086ac4bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86d75200e9ead1afbe88add086ac4bb4">&#9670;&nbsp;</a></span>CAN_F1R1_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="gad558faeeeaf748bdface31d4bd3ed5b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad558faeeeaf748bdface31d4bd3ed5b6">&#9670;&nbsp;</a></span>CAN_F1R1_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="gab16bc53f206b1f318e5fe8c248294fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab16bc53f206b1f318e5fe8c248294fec">&#9670;&nbsp;</a></span>CAN_F1R1_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga42841c82744146dc70e8e679b5904e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42841c82744146dc70e8e679b5904e02">&#9670;&nbsp;</a></span>CAN_F1R1_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="gad1f961b642e42faaaf495c9ec099c128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1f961b642e42faaaf495c9ec099c128">&#9670;&nbsp;</a></span>CAN_F1R1_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga96670686c71a15631ec2f772973dd7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96670686c71a15631ec2f772973dd7d5">&#9670;&nbsp;</a></span>CAN_F1R1_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="gaa2d8b1a30c3a6ae1f75369abc445ab7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2d8b1a30c3a6ae1f75369abc445ab7d">&#9670;&nbsp;</a></span>CAN_F1R1_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="gaf027c958889ab93acfb1b86988269874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf027c958889ab93acfb1b86988269874">&#9670;&nbsp;</a></span>CAN_F1R1_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga32400e283bc0037da21f0c913bb860b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32400e283bc0037da21f0c913bb860b6">&#9670;&nbsp;</a></span>CAN_F1R1_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="gadb0467d664f27b3ca8ef4ad220593c46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb0467d664f27b3ca8ef4ad220593c46">&#9670;&nbsp;</a></span>CAN_F1R1_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga1c3e3090ab67a54830be208a628efd8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c3e3090ab67a54830be208a628efd8f">&#9670;&nbsp;</a></span>CAN_F1R1_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="gaa4dbe3b567fca94f5d5e4c877e0383d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4dbe3b567fca94f5d5e4c877e0383d4">&#9670;&nbsp;</a></span>CAN_F1R1_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga85034e026be1af5e45e5d15537449e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85034e026be1af5e45e5d15537449e6d">&#9670;&nbsp;</a></span>CAN_F1R1_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga6ddfc083d58a190057fb67e4eb31136b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ddfc083d58a190057fb67e4eb31136b">&#9670;&nbsp;</a></span>CAN_F1R1_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="gab74c1e5fba0af06b783289d56a8d743a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab74c1e5fba0af06b783289d56a8d743a">&#9670;&nbsp;</a></span>CAN_F1R1_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga163dda15630c6f057bac420a8cb393d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga163dda15630c6f057bac420a8cb393d8">&#9670;&nbsp;</a></span>CAN_F1R1_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="gadd27041e24d500c940abed9aaa53910d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd27041e24d500c940abed9aaa53910d">&#9670;&nbsp;</a></span>CAN_F1R1_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="gaadfffc15f309b85cc3abd7439ea4b8c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadfffc15f309b85cc3abd7439ea4b8c6">&#9670;&nbsp;</a></span>CAN_F1R1_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="gadf2588b13464de27f12768d33a75d2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf2588b13464de27f12768d33a75d2ba">&#9670;&nbsp;</a></span>CAN_F1R1_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="ga979839e5c63f94eb294a09b74f5c09bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga979839e5c63f94eb294a09b74f5c09bf">&#9670;&nbsp;</a></span>CAN_F1R1_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga7ea3c5d8ab8962d9cd0e2b067167d3d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ea3c5d8ab8962d9cd0e2b067167d3d4">&#9670;&nbsp;</a></span>CAN_F1R2_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="gacfa5449488e7330d8f11f75fcf3e75cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfa5449488e7330d8f11f75fcf3e75cd">&#9670;&nbsp;</a></span>CAN_F1R2_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga915236a6b5081c2c30bd4d49144bc463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga915236a6b5081c2c30bd4d49144bc463">&#9670;&nbsp;</a></span>CAN_F1R2_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="gabf1aa2e62d4eede199196f81795d309c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf1aa2e62d4eede199196f81795d309c">&#9670;&nbsp;</a></span>CAN_F1R2_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga7db0ae3dcaab35e4c496c8a800b5c994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7db0ae3dcaab35e4c496c8a800b5c994">&#9670;&nbsp;</a></span>CAN_F1R2_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga02cdb71c56a5d9994ecd2dee668c7184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02cdb71c56a5d9994ecd2dee668c7184">&#9670;&nbsp;</a></span>CAN_F1R2_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="gac66691ca840db6c861460d311a942a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac66691ca840db6c861460d311a942a87">&#9670;&nbsp;</a></span>CAN_F1R2_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="gabcdd57022e26859db1f81f2df08c8725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcdd57022e26859db1f81f2df08c8725">&#9670;&nbsp;</a></span>CAN_F1R2_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga211795b36769a0b87044f0d82a7a72b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga211795b36769a0b87044f0d82a7a72b1">&#9670;&nbsp;</a></span>CAN_F1R2_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="gabc8c427731f33c76fad0873bb29a4b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc8c427731f33c76fad0873bb29a4b4c">&#9670;&nbsp;</a></span>CAN_F1R2_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga10a3e6be9968b8007562e7afe6b3b342"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10a3e6be9968b8007562e7afe6b3b342">&#9670;&nbsp;</a></span>CAN_F1R2_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga4aac6ab4bd4cdeecbe621adf1d11b95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aac6ab4bd4cdeecbe621adf1d11b95a">&#9670;&nbsp;</a></span>CAN_F1R2_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="gafe49a3e224459f1bd9b3279ebfa8803b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe49a3e224459f1bd9b3279ebfa8803b">&#9670;&nbsp;</a></span>CAN_F1R2_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga30140ced3da0d0a526c4f4f5881987c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30140ced3da0d0a526c4f4f5881987c1">&#9670;&nbsp;</a></span>CAN_F1R2_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="ga49f36aec2e851ed18c5a382a0708bbcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49f36aec2e851ed18c5a382a0708bbcb">&#9670;&nbsp;</a></span>CAN_F1R2_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga99ccab06a8a97616a2fc3e026f36351d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99ccab06a8a97616a2fc3e026f36351d">&#9670;&nbsp;</a></span>CAN_F1R2_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="gaaa408889ff6478d6558d4c53c9114bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa408889ff6478d6558d4c53c9114bde">&#9670;&nbsp;</a></span>CAN_F1R2_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga032dd8dc11aa9013cc0e824e31932951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga032dd8dc11aa9013cc0e824e31932951">&#9670;&nbsp;</a></span>CAN_F1R2_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga76f29020524ec6403a40de4e260a2ea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76f29020524ec6403a40de4e260a2ea8">&#9670;&nbsp;</a></span>CAN_F1R2_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga0bb51cd27fea671be51a59ce7a83008e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bb51cd27fea671be51a59ce7a83008e">&#9670;&nbsp;</a></span>CAN_F1R2_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga085c38b511aa4895b6c939a06070c916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga085c38b511aa4895b6c939a06070c916">&#9670;&nbsp;</a></span>CAN_F1R2_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="gabe299378c771da8d7d8e72a6f6e41f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe299378c771da8d7d8e72a6f6e41f7f">&#9670;&nbsp;</a></span>CAN_F1R2_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="gaabc8bef79b09bcfcb0df6ba467ed906b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabc8bef79b09bcfcb0df6ba467ed906b">&#9670;&nbsp;</a></span>CAN_F1R2_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga77cf2217ec29e2043bada827249dedd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77cf2217ec29e2043bada827249dedd5">&#9670;&nbsp;</a></span>CAN_F1R2_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="gabc4aba2c95f27229987d9eb4cda9890c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc4aba2c95f27229987d9eb4cda9890c">&#9670;&nbsp;</a></span>CAN_F1R2_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga21cbfc217d67062d265753964c871065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21cbfc217d67062d265753964c871065">&#9670;&nbsp;</a></span>CAN_F1R2_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="gaf35643f0148ed0f93e3ba52e95a4cf6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf35643f0148ed0f93e3ba52e95a4cf6b">&#9670;&nbsp;</a></span>CAN_F1R2_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="gae08798adabd9cc0fb2b07eaff6444878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae08798adabd9cc0fb2b07eaff6444878">&#9670;&nbsp;</a></span>CAN_F1R2_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga06659c9a418d7f4a8729d87bc397be23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06659c9a418d7f4a8729d87bc397be23">&#9670;&nbsp;</a></span>CAN_F1R2_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="ga36bb9ca8dadd6714052f8d31cb01cb7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36bb9ca8dadd6714052f8d31cb01cb7b">&#9670;&nbsp;</a></span>CAN_F1R2_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="ga2d400044261146be3deb722d9cf3d5c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d400044261146be3deb722d9cf3d5c1">&#9670;&nbsp;</a></span>CAN_F1R2_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="gab3e5769ea8faaed16c6cb2ce979d28a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3e5769ea8faaed16c6cb2ce979d28a9">&#9670;&nbsp;</a></span>CAN_F1R2_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F1R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="gaf17f4c3e553020ee893415796bd29d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf17f4c3e553020ee893415796bd29d84">&#9670;&nbsp;</a></span>CAN_F2R1_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="gae97de172023462e5f40d4b420209809b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae97de172023462e5f40d4b420209809b">&#9670;&nbsp;</a></span>CAN_F2R1_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga022da7a86e8174aff1054eb1aef2c73c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga022da7a86e8174aff1054eb1aef2c73c">&#9670;&nbsp;</a></span>CAN_F2R1_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="gaedf715fa1ef43c8461408944e4aecec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedf715fa1ef43c8461408944e4aecec7">&#9670;&nbsp;</a></span>CAN_F2R1_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga47960a79c582cbc9bfef85c411a2be94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47960a79c582cbc9bfef85c411a2be94">&#9670;&nbsp;</a></span>CAN_F2R1_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a">&#9670;&nbsp;</a></span>CAN_F2R1_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga421a366074fb422686461a92abd1259e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga421a366074fb422686461a92abd1259e">&#9670;&nbsp;</a></span>CAN_F2R1_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga178a0308db954b97818401be1f28a990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga178a0308db954b97818401be1f28a990">&#9670;&nbsp;</a></span>CAN_F2R1_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="gab60aef7e45f8d12777032321a33cdb38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab60aef7e45f8d12777032321a33cdb38">&#9670;&nbsp;</a></span>CAN_F2R1_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="ga0483dac5b6986246a3ba106fbeb8e3bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0483dac5b6986246a3ba106fbeb8e3bd">&#9670;&nbsp;</a></span>CAN_F2R1_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga259b472c9c9f158e1701c8b8d5a940b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga259b472c9c9f158e1701c8b8d5a940b9">&#9670;&nbsp;</a></span>CAN_F2R1_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga23db612c79422bee815e437d6aaf5a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23db612c79422bee815e437d6aaf5a6c">&#9670;&nbsp;</a></span>CAN_F2R1_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga23008ac61893eb6a65ab9041c53a84ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23008ac61893eb6a65ab9041c53a84ee">&#9670;&nbsp;</a></span>CAN_F2R1_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="gaef9a469e877bfa29f4edb66730c43d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef9a469e877bfa29f4edb66730c43d43">&#9670;&nbsp;</a></span>CAN_F2R1_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="ga4edc4a54cc13f63afe8dbe3aa37776a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4edc4a54cc13f63afe8dbe3aa37776a5">&#9670;&nbsp;</a></span>CAN_F2R1_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga169f5fb3dd35ae2b048c8c05c3e202d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga169f5fb3dd35ae2b048c8c05c3e202d7">&#9670;&nbsp;</a></span>CAN_F2R1_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga0073b206235b3c33a9b831e5027e3bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0073b206235b3c33a9b831e5027e3bf0">&#9670;&nbsp;</a></span>CAN_F2R1_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga459caea38417d17c042e52ba38eb3c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga459caea38417d17c042e52ba38eb3c1b">&#9670;&nbsp;</a></span>CAN_F2R1_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="gae0da8cd8657f6e67f1d86fc9f695bb4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0da8cd8657f6e67f1d86fc9f695bb4e">&#9670;&nbsp;</a></span>CAN_F2R1_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga80c9ae7f2eca3db813737c49d49f2b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80c9ae7f2eca3db813737c49d49f2b08">&#9670;&nbsp;</a></span>CAN_F2R1_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga1d6b6c109e359e3d2a07e6626c2b4aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d6b6c109e359e3d2a07e6626c2b4aff">&#9670;&nbsp;</a></span>CAN_F2R1_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga3c4d05997d8930291c8ab2bb19545714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c4d05997d8930291c8ab2bb19545714">&#9670;&nbsp;</a></span>CAN_F2R1_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="gad5431f98aafd2a7f8158a335d65ebea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5431f98aafd2a7f8158a335d65ebea1">&#9670;&nbsp;</a></span>CAN_F2R1_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="gad559580b386d0c621a6bf7292c706e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad559580b386d0c621a6bf7292c706e36">&#9670;&nbsp;</a></span>CAN_F2R1_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="gad79345a758898023543bd5384be09758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad79345a758898023543bd5384be09758">&#9670;&nbsp;</a></span>CAN_F2R1_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="gaada8442f47c1fffb00c13e404d036122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaada8442f47c1fffb00c13e404d036122">&#9670;&nbsp;</a></span>CAN_F2R1_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga0e52ca421788d68f3edb9a52434374dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e52ca421788d68f3edb9a52434374dd">&#9670;&nbsp;</a></span>CAN_F2R1_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga96a97a9711a0a53a7ee18907e95d8887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96a97a9711a0a53a7ee18907e95d8887">&#9670;&nbsp;</a></span>CAN_F2R1_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga6f73f1bd0d3246f27d7a91a620fb3cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f73f1bd0d3246f27d7a91a620fb3cc7">&#9670;&nbsp;</a></span>CAN_F2R1_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="ga72bf4a6050af614eb1ac85c76feb95cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72bf4a6050af614eb1ac85c76feb95cc">&#9670;&nbsp;</a></span>CAN_F2R1_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="gad484c083bc2023deda5840facc549908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad484c083bc2023deda5840facc549908">&#9670;&nbsp;</a></span>CAN_F2R1_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="ga0d0e05e4824f05e2cf12b3d0a0b7f319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d0e05e4824f05e2cf12b3d0a0b7f319">&#9670;&nbsp;</a></span>CAN_F2R1_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga36964e4bf6aa10467b3d95781da56814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36964e4bf6aa10467b3d95781da56814">&#9670;&nbsp;</a></span>CAN_F2R2_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="ga0d0541eb1a4f8ae0afe429ac0757de6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d0541eb1a4f8ae0afe429ac0757de6a">&#9670;&nbsp;</a></span>CAN_F2R2_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga360e02860472400a9000ef2fc8ba7bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga360e02860472400a9000ef2fc8ba7bb1">&#9670;&nbsp;</a></span>CAN_F2R2_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga4c917a5b5e1a010229caaa5b3a41d7a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c917a5b5e1a010229caaa5b3a41d7a6">&#9670;&nbsp;</a></span>CAN_F2R2_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga0956873246e63b41c0a640bc8d117319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0956873246e63b41c0a640bc8d117319">&#9670;&nbsp;</a></span>CAN_F2R2_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga53202218de27d073d577c27427fe0cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53202218de27d073d577c27427fe0cbe">&#9670;&nbsp;</a></span>CAN_F2R2_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga960a1ffd4b153168494d91df69e30742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga960a1ffd4b153168494d91df69e30742">&#9670;&nbsp;</a></span>CAN_F2R2_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="gafc81e9ab9ab926d1ca30c5b6060a126b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc81e9ab9ab926d1ca30c5b6060a126b">&#9670;&nbsp;</a></span>CAN_F2R2_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="gaa5f9a5279398454a3a2493b3e1783f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5f9a5279398454a3a2493b3e1783f52">&#9670;&nbsp;</a></span>CAN_F2R2_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="ga0275ec7527a223a33289118f9e0a2edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0275ec7527a223a33289118f9e0a2edd">&#9670;&nbsp;</a></span>CAN_F2R2_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga34028a240868ca7dd365ce98e31e84ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34028a240868ca7dd365ce98e31e84ca">&#9670;&nbsp;</a></span>CAN_F2R2_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga807cfa122b6c74d85fdab233dd9ed502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga807cfa122b6c74d85fdab233dd9ed502">&#9670;&nbsp;</a></span>CAN_F2R2_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga14fd5aff8767df509b396190ddf7fa28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14fd5aff8767df509b396190ddf7fa28">&#9670;&nbsp;</a></span>CAN_F2R2_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga1187f1ab7514c90af34b44eff80858fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1187f1ab7514c90af34b44eff80858fa">&#9670;&nbsp;</a></span>CAN_F2R2_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="gacecb18e779a44989b724901f6c2af84f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacecb18e779a44989b724901f6c2af84f">&#9670;&nbsp;</a></span>CAN_F2R2_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga3f2a6017895d8d139dcbc3d0e6e69e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f2a6017895d8d139dcbc3d0e6e69e69">&#9670;&nbsp;</a></span>CAN_F2R2_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="gaceff2f283cbd4935ec5d45ceaa18efe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceff2f283cbd4935ec5d45ceaa18efe0">&#9670;&nbsp;</a></span>CAN_F2R2_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga3086667a209f91ed6d6b496b83111044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3086667a209f91ed6d6b496b83111044">&#9670;&nbsp;</a></span>CAN_F2R2_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba">&#9670;&nbsp;</a></span>CAN_F2R2_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga51498379a1e3b81a83bf8d164c4f7e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51498379a1e3b81a83bf8d164c4f7e5e">&#9670;&nbsp;</a></span>CAN_F2R2_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="gaa1f78e7c530a3ef26d44b9353fa9ee36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1f78e7c530a3ef26d44b9353fa9ee36">&#9670;&nbsp;</a></span>CAN_F2R2_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga7e30d0e50fca346ca8cb427a6c85f9dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e30d0e50fca346ca8cb427a6c85f9dc">&#9670;&nbsp;</a></span>CAN_F2R2_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga77586d252cad5a0a866b1d9deb6835ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77586d252cad5a0a866b1d9deb6835ba">&#9670;&nbsp;</a></span>CAN_F2R2_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga7283e2a71983078144fa9a8e5ae563a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7283e2a71983078144fa9a8e5ae563a9">&#9670;&nbsp;</a></span>CAN_F2R2_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga6a10903e507b35b7425b3ae98a8c6800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a10903e507b35b7425b3ae98a8c6800">&#9670;&nbsp;</a></span>CAN_F2R2_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="gac34bca92730b6f7cd0de8af1a2d0014f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac34bca92730b6f7cd0de8af1a2d0014f">&#9670;&nbsp;</a></span>CAN_F2R2_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="gaeba1324d32b084c477a0ece7b904a4cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeba1324d32b084c477a0ece7b904a4cd">&#9670;&nbsp;</a></span>CAN_F2R2_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga1a367cf9f2f7e604e9f5e30b5ed30779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a367cf9f2f7e604e9f5e30b5ed30779">&#9670;&nbsp;</a></span>CAN_F2R2_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga6b92ac9785e2f7c890130e9b7d792c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b92ac9785e2f7c890130e9b7d792c79">&#9670;&nbsp;</a></span>CAN_F2R2_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="gac969a33d20353d5cd7fb317f5fa71138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac969a33d20353d5cd7fb317f5fa71138">&#9670;&nbsp;</a></span>CAN_F2R2_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="gafeaac84fa5eec0173c531e9940327f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafeaac84fa5eec0173c531e9940327f86">&#9670;&nbsp;</a></span>CAN_F2R2_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="ga532413ea309fa031e65397a5b31ac92c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga532413ea309fa031e65397a5b31ac92c">&#9670;&nbsp;</a></span>CAN_F2R2_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F2R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga6bc065319a9862c1f5ca7326b790ef53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc065319a9862c1f5ca7326b790ef53">&#9670;&nbsp;</a></span>CAN_F3R1_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="ga42e636521c72a20aa8380fe4fe150b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42e636521c72a20aa8380fe4fe150b91">&#9670;&nbsp;</a></span>CAN_F3R1_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="gadcfc2559b456c3af3804a22e0fb5c50d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcfc2559b456c3af3804a22e0fb5c50d">&#9670;&nbsp;</a></span>CAN_F3R1_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga7df8031e3a2f661b45fdbde58a26c6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7df8031e3a2f661b45fdbde58a26c6b6">&#9670;&nbsp;</a></span>CAN_F3R1_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d">&#9670;&nbsp;</a></span>CAN_F3R1_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga95fc8c778ffa6deac5a202985fdd98ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95fc8c778ffa6deac5a202985fdd98ae">&#9670;&nbsp;</a></span>CAN_F3R1_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga0c4a4998f2ddc12771da116b1c20d765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c4a4998f2ddc12771da116b1c20d765">&#9670;&nbsp;</a></span>CAN_F3R1_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga5fb6157fc48147e6c74ed348d156bfa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fb6157fc48147e6c74ed348d156bfa1">&#9670;&nbsp;</a></span>CAN_F3R1_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="gaadcf2a14e752519bf8a90129fb9d42b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadcf2a14e752519bf8a90129fb9d42b1">&#9670;&nbsp;</a></span>CAN_F3R1_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="ga47c5296c991b481548302478df85e477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47c5296c991b481548302478df85e477">&#9670;&nbsp;</a></span>CAN_F3R1_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga657b8cda94fd736a4831ab4086ae746f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga657b8cda94fd736a4831ab4086ae746f">&#9670;&nbsp;</a></span>CAN_F3R1_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga435edc4b2055ac2d1c3ce616a9c1b236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga435edc4b2055ac2d1c3ce616a9c1b236">&#9670;&nbsp;</a></span>CAN_F3R1_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga217f5b77e4fefb2d1135187ee2b5bbf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga217f5b77e4fefb2d1135187ee2b5bbf2">&#9670;&nbsp;</a></span>CAN_F3R1_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="gaaa508de7087eb832ecaf353a4b6821ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa508de7087eb832ecaf353a4b6821ef">&#9670;&nbsp;</a></span>CAN_F3R1_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="ga643ceb9293665b8307e63ae0e1700d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga643ceb9293665b8307e63ae0e1700d91">&#9670;&nbsp;</a></span>CAN_F3R1_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga91f5887e884fcf423d680798f4e372bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91f5887e884fcf423d680798f4e372bb">&#9670;&nbsp;</a></span>CAN_F3R1_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga6adc9c7706f39f7c33760fe6b8c5d17e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6adc9c7706f39f7c33760fe6b8c5d17e">&#9670;&nbsp;</a></span>CAN_F3R1_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="gad7581186f0241f6db9f63a0a0db22919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7581186f0241f6db9f63a0a0db22919">&#9670;&nbsp;</a></span>CAN_F3R1_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga43b4c084e802398ad265ceb69cfd7519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43b4c084e802398ad265ceb69cfd7519">&#9670;&nbsp;</a></span>CAN_F3R1_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="gade732503a8d41e3f1bb338a2a8103bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade732503a8d41e3f1bb338a2a8103bd2">&#9670;&nbsp;</a></span>CAN_F3R1_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga7539a7f651425a757a549205544e508c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7539a7f651425a757a549205544e508c">&#9670;&nbsp;</a></span>CAN_F3R1_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga1ec25e4ba3ebaf53780e2b8da63e4a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ec25e4ba3ebaf53780e2b8da63e4a3b">&#9670;&nbsp;</a></span>CAN_F3R1_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="gae8268be8b5477f813c165e851acd41a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8268be8b5477f813c165e851acd41a2">&#9670;&nbsp;</a></span>CAN_F3R1_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga7693dcf6c0011bbeb19e0413a5ce1f56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7693dcf6c0011bbeb19e0413a5ce1f56">&#9670;&nbsp;</a></span>CAN_F3R1_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga494ad7f35d8552b8494379916a987074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga494ad7f35d8552b8494379916a987074">&#9670;&nbsp;</a></span>CAN_F3R1_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga15bbe0d2d24dc95e10156c2541feb4c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15bbe0d2d24dc95e10156c2541feb4c4">&#9670;&nbsp;</a></span>CAN_F3R1_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga0bffde5d3e1e2e75f4facc98903620f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bffde5d3e1e2e75f4facc98903620f7">&#9670;&nbsp;</a></span>CAN_F3R1_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga30ccdfd3676f314e749cc205ffcfe1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30ccdfd3676f314e749cc205ffcfe1cf">&#9670;&nbsp;</a></span>CAN_F3R1_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga2b2aa80397b4961a33b41303aa348ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b2aa80397b4961a33b41303aa348ea1">&#9670;&nbsp;</a></span>CAN_F3R1_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="ga7b7072c9b829c7df660eb2dea05ee8d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b7072c9b829c7df660eb2dea05ee8d8">&#9670;&nbsp;</a></span>CAN_F3R1_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="gad016208d1aa9008aaba9a887a1e8b6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad016208d1aa9008aaba9a887a1e8b6fa">&#9670;&nbsp;</a></span>CAN_F3R1_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="gad4f4f0d2b56860e36f7777ab397e8609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4f4f0d2b56860e36f7777ab397e8609">&#9670;&nbsp;</a></span>CAN_F3R1_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga46730b7e64aa771087b6c9d5deb273e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46730b7e64aa771087b6c9d5deb273e1">&#9670;&nbsp;</a></span>CAN_F3R2_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="gaeb12b61624912b90382a4ad95281e7f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb12b61624912b90382a4ad95281e7f4">&#9670;&nbsp;</a></span>CAN_F3R2_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="gabb635843951fb42ffeb776d8564d7e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb635843951fb42ffeb776d8564d7e14">&#9670;&nbsp;</a></span>CAN_F3R2_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga5db557239646008004286de15847ced4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5db557239646008004286de15847ced4">&#9670;&nbsp;</a></span>CAN_F3R2_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga118b2044dae4c93c66aaa4f28c5b695c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga118b2044dae4c93c66aaa4f28c5b695c">&#9670;&nbsp;</a></span>CAN_F3R2_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga8c041a2b8162a8055a1894d0a0b3d682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c041a2b8162a8055a1894d0a0b3d682">&#9670;&nbsp;</a></span>CAN_F3R2_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="gafb6e0947fcb7594d12dcbca38d60c9f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb6e0947fcb7594d12dcbca38d60c9f8">&#9670;&nbsp;</a></span>CAN_F3R2_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga1dae8addc6fa59e824e1a67fc8c91ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dae8addc6fa59e824e1a67fc8c91ddd">&#9670;&nbsp;</a></span>CAN_F3R2_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga992795c5e0b3b8a8c5d4d6e9eceb7366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga992795c5e0b3b8a8c5d4d6e9eceb7366">&#9670;&nbsp;</a></span>CAN_F3R2_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="ga1637eff70416eb85d5d2a54e1f5d412e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1637eff70416eb85d5d2a54e1f5d412e">&#9670;&nbsp;</a></span>CAN_F3R2_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga7bbfdfa29b84ea60e67d41f775c6ffc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bbfdfa29b84ea60e67d41f775c6ffc6">&#9670;&nbsp;</a></span>CAN_F3R2_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga827747e8cc66e4dcd22498c59e45c776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga827747e8cc66e4dcd22498c59e45c776">&#9670;&nbsp;</a></span>CAN_F3R2_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga6621759dddc575c01f5bbaab43d1f04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6621759dddc575c01f5bbaab43d1f04e">&#9670;&nbsp;</a></span>CAN_F3R2_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="gabe0bb6919615ec6311e8c39f62bca618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe0bb6919615ec6311e8c39f62bca618">&#9670;&nbsp;</a></span>CAN_F3R2_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="ga3c3e4716d3e52ec99451a942dceb59de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c3e4716d3e52ec99451a942dceb59de">&#9670;&nbsp;</a></span>CAN_F3R2_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="gaffefb44a948d36dcd94248f63aa68d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffefb44a948d36dcd94248f63aa68d2b">&#9670;&nbsp;</a></span>CAN_F3R2_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga79ce25d44a38f520b4a93384d6f5ac40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79ce25d44a38f520b4a93384d6f5ac40">&#9670;&nbsp;</a></span>CAN_F3R2_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga3fe1ced752dc811f9418181275c8c3fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fe1ced752dc811f9418181275c8c3fe">&#9670;&nbsp;</a></span>CAN_F3R2_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga9fb2f469246193f6fc9e4ade42192d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fb2f469246193f6fc9e4ade42192d28">&#9670;&nbsp;</a></span>CAN_F3R2_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="gaae85be7f7d7a9ddb8a60edb30d2a5727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae85be7f7d7a9ddb8a60edb30d2a5727">&#9670;&nbsp;</a></span>CAN_F3R2_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga850c21b26100c68b9cb57608c0249543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga850c21b26100c68b9cb57608c0249543">&#9670;&nbsp;</a></span>CAN_F3R2_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga82ec6ad2ad1b6115496adcb3e66fae25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82ec6ad2ad1b6115496adcb3e66fae25">&#9670;&nbsp;</a></span>CAN_F3R2_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="gaf4fa34cc998edfdd1b3db93395ee6500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4fa34cc998edfdd1b3db93395ee6500">&#9670;&nbsp;</a></span>CAN_F3R2_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga29d052fc2597171767d8cf5d72388ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29d052fc2597171767d8cf5d72388ad5">&#9670;&nbsp;</a></span>CAN_F3R2_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga7f4fea5ecec28e7f47647067b75cb24e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f4fea5ecec28e7f47647067b75cb24e">&#9670;&nbsp;</a></span>CAN_F3R2_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga58a154f4d0cb787f23429b3f7cf70fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58a154f4d0cb787f23429b3f7cf70fd6">&#9670;&nbsp;</a></span>CAN_F3R2_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga731e9949d77054ba176340652083ad46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga731e9949d77054ba176340652083ad46">&#9670;&nbsp;</a></span>CAN_F3R2_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga93c52f51fe9eefe7f0cf094522a592b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93c52f51fe9eefe7f0cf094522a592b6">&#9670;&nbsp;</a></span>CAN_F3R2_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="gad675c2d3f72d8bc42e0f3088ddbcc3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad675c2d3f72d8bc42e0f3088ddbcc3c9">&#9670;&nbsp;</a></span>CAN_F3R2_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="ga1734cf6a5a72d403cd043eb704246c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1734cf6a5a72d403cd043eb704246c85">&#9670;&nbsp;</a></span>CAN_F3R2_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="ga97d82554ce38567e44cd87ed99175928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97d82554ce38567e44cd87ed99175928">&#9670;&nbsp;</a></span>CAN_F3R2_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="ga505f85fadba4397e6d9a241bbc9229bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga505f85fadba4397e6d9a241bbc9229bc">&#9670;&nbsp;</a></span>CAN_F3R2_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F3R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga0eb0d4d21c082c8381271ab146431993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eb0d4d21c082c8381271ab146431993">&#9670;&nbsp;</a></span>CAN_F4R1_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="ga91922c78bf92f051b8e8abbf9cc1f6e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91922c78bf92f051b8e8abbf9cc1f6e9">&#9670;&nbsp;</a></span>CAN_F4R1_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="gad06bc748776a78f008895be9e0cc7a1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad06bc748776a78f008895be9e0cc7a1d">&#9670;&nbsp;</a></span>CAN_F4R1_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="gaf612f239dcf45bd933136a5c8c5909f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf612f239dcf45bd933136a5c8c5909f9">&#9670;&nbsp;</a></span>CAN_F4R1_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga6dc611a52acf6dfa1df7ebf867bc7e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dc611a52acf6dfa1df7ebf867bc7e2f">&#9670;&nbsp;</a></span>CAN_F4R1_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga1736bc2808a37aa82358fe1c36c963a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1736bc2808a37aa82358fe1c36c963a6">&#9670;&nbsp;</a></span>CAN_F4R1_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga7d7ec466bbf196a41f6da2a7b506675d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d7ec466bbf196a41f6da2a7b506675d">&#9670;&nbsp;</a></span>CAN_F4R1_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="gad30ff7e7b0c0f7e56821ecbcd6fcc23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad30ff7e7b0c0f7e56821ecbcd6fcc23c">&#9670;&nbsp;</a></span>CAN_F4R1_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga199bd29b6f3ff56150a9dcd71c8ea13f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga199bd29b6f3ff56150a9dcd71c8ea13f">&#9670;&nbsp;</a></span>CAN_F4R1_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="ga893837534cbc7a043fa995de4619e2da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga893837534cbc7a043fa995de4619e2da">&#9670;&nbsp;</a></span>CAN_F4R1_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga551e80c41958417cbcf1d0c53e4947a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga551e80c41958417cbcf1d0c53e4947a3">&#9670;&nbsp;</a></span>CAN_F4R1_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga80d9a946bd39dae4b0a862cf21f262ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80d9a946bd39dae4b0a862cf21f262ed">&#9670;&nbsp;</a></span>CAN_F4R1_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="gae56f77f869114e69525353f96004f955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae56f77f869114e69525353f96004f955">&#9670;&nbsp;</a></span>CAN_F4R1_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga5646609987ce174cf3b94bb4538172f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5646609987ce174cf3b94bb4538172f4">&#9670;&nbsp;</a></span>CAN_F4R1_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="ga356faa77de97c61e9b5f6b763173a987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga356faa77de97c61e9b5f6b763173a987">&#9670;&nbsp;</a></span>CAN_F4R1_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="gac6b246b3df35cc1db06e8c809137562f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6b246b3df35cc1db06e8c809137562f">&#9670;&nbsp;</a></span>CAN_F4R1_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga4882da3ee5be3aed3d5eb46923859674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4882da3ee5be3aed3d5eb46923859674">&#9670;&nbsp;</a></span>CAN_F4R1_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga1e178aa8c6f98a866aaae511b9da86c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e178aa8c6f98a866aaae511b9da86c8">&#9670;&nbsp;</a></span>CAN_F4R1_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga9a5ca327060530761d71362d39b2d364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a5ca327060530761d71362d39b2d364">&#9670;&nbsp;</a></span>CAN_F4R1_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="gaeabe4836aed74af4adba72b2c7684a6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeabe4836aed74af4adba72b2c7684a6e">&#9670;&nbsp;</a></span>CAN_F4R1_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="gaaa8e7d74919e74723f7df71357cc994a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8e7d74919e74723f7df71357cc994a">&#9670;&nbsp;</a></span>CAN_F4R1_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga6e2b2b9bd5b397e58d57fb379546110b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e2b2b9bd5b397e58d57fb379546110b">&#9670;&nbsp;</a></span>CAN_F4R1_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="gaeb165ede225dc35a825647e5efcab437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb165ede225dc35a825647e5efcab437">&#9670;&nbsp;</a></span>CAN_F4R1_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga951a8213e55b01ecedcef870c85841e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga951a8213e55b01ecedcef870c85841e7">&#9670;&nbsp;</a></span>CAN_F4R1_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga7898b1f422424fd7fc0896b908748e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7898b1f422424fd7fc0896b908748e7c">&#9670;&nbsp;</a></span>CAN_F4R1_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga92d7e6a44e87911e9cc14f6bff854fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92d7e6a44e87911e9cc14f6bff854fa2">&#9670;&nbsp;</a></span>CAN_F4R1_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga453f90cdd0b520b7d65e19af3868d4ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga453f90cdd0b520b7d65e19af3868d4ec">&#9670;&nbsp;</a></span>CAN_F4R1_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="gace348ba56c1f9676e5b605a6fe0cd52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace348ba56c1f9676e5b605a6fe0cd52e">&#9670;&nbsp;</a></span>CAN_F4R1_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="gae99d36b50a16c38b2006fdba4683ddd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae99d36b50a16c38b2006fdba4683ddd9">&#9670;&nbsp;</a></span>CAN_F4R1_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="ga5d61ae4af9acc61476493b640cfb4745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d61ae4af9acc61476493b640cfb4745">&#9670;&nbsp;</a></span>CAN_F4R1_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="ga89ded00ec0b6c0918b019457d6cf43f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89ded00ec0b6c0918b019457d6cf43f5">&#9670;&nbsp;</a></span>CAN_F4R1_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="gac658a1ced873fd9dff54833d8c413536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac658a1ced873fd9dff54833d8c413536">&#9670;&nbsp;</a></span>CAN_F4R1_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga97250d3eed2504846f39c50dce71c9d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97250d3eed2504846f39c50dce71c9d0">&#9670;&nbsp;</a></span>CAN_F4R2_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="ga145e11678ee6062df5164894ad8f80b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga145e11678ee6062df5164894ad8f80b1">&#9670;&nbsp;</a></span>CAN_F4R2_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="gad8794112fcbb0dca0c7d0316ac8725e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8794112fcbb0dca0c7d0316ac8725e8">&#9670;&nbsp;</a></span>CAN_F4R2_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga0d22e782a9ca087f99ab9f53b2626aed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d22e782a9ca087f99ab9f53b2626aed">&#9670;&nbsp;</a></span>CAN_F4R2_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="gaaa8d5c2635a62bdfa6e3a5a12b127fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8d5c2635a62bdfa6e3a5a12b127fc8">&#9670;&nbsp;</a></span>CAN_F4R2_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="gad491689799985f0c8f17b270cd8873c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad491689799985f0c8f17b270cd8873c4">&#9670;&nbsp;</a></span>CAN_F4R2_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="gab1b80d40d87204de4687735de852f47f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b80d40d87204de4687735de852f47f">&#9670;&nbsp;</a></span>CAN_F4R2_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga0994b341ba8a73b950f01d83d012780d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0994b341ba8a73b950f01d83d012780d">&#9670;&nbsp;</a></span>CAN_F4R2_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga6ae8b77d791ba7403618989a77e62922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ae8b77d791ba7403618989a77e62922">&#9670;&nbsp;</a></span>CAN_F4R2_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="gabc116988117a7e7fabc722855351d257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc116988117a7e7fabc722855351d257">&#9670;&nbsp;</a></span>CAN_F4R2_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga07b1fc6ee0dc4cc892d69ed496b59007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07b1fc6ee0dc4cc892d69ed496b59007">&#9670;&nbsp;</a></span>CAN_F4R2_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="gaa58785812f0d3e73a657426b81f0b78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa58785812f0d3e73a657426b81f0b78b">&#9670;&nbsp;</a></span>CAN_F4R2_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga9d19193baf5412ec2e38822d062196b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d19193baf5412ec2e38822d062196b8">&#9670;&nbsp;</a></span>CAN_F4R2_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga363da353073d7ee6421cf171688ef52b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga363da353073d7ee6421cf171688ef52b">&#9670;&nbsp;</a></span>CAN_F4R2_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="ga4f22695359aa9a1b07763aef44a9a1c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f22695359aa9a1b07763aef44a9a1c4">&#9670;&nbsp;</a></span>CAN_F4R2_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="gac0f8c1ef382225198407474f2b7fa073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0f8c1ef382225198407474f2b7fa073">&#9670;&nbsp;</a></span>CAN_F4R2_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga9476c54044db3182ee789e9df1d1aa19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9476c54044db3182ee789e9df1d1aa19">&#9670;&nbsp;</a></span>CAN_F4R2_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga73158a3669d2ef96db84e4f196d040bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73158a3669d2ef96db84e4f196d040bf">&#9670;&nbsp;</a></span>CAN_F4R2_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga17d36fcf8e08c76597a7b2c05e831f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17d36fcf8e08c76597a7b2c05e831f98">&#9670;&nbsp;</a></span>CAN_F4R2_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="gaa683635426f418ead45032c25e0179ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa683635426f418ead45032c25e0179ee">&#9670;&nbsp;</a></span>CAN_F4R2_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga23c77145ea84805a785b49c0a7f31774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23c77145ea84805a785b49c0a7f31774">&#9670;&nbsp;</a></span>CAN_F4R2_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga18492e954ec07174a1b140104062f941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18492e954ec07174a1b140104062f941">&#9670;&nbsp;</a></span>CAN_F4R2_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="gaaf94626a8450c20e241ad6298660ec23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf94626a8450c20e241ad6298660ec23">&#9670;&nbsp;</a></span>CAN_F4R2_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga94b8b1428b640932aced6446f8b41f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94b8b1428b640932aced6446f8b41f83">&#9670;&nbsp;</a></span>CAN_F4R2_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga4d7da9aa234705aff3ddc9845b1589d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d7da9aa234705aff3ddc9845b1589d4">&#9670;&nbsp;</a></span>CAN_F4R2_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga70293ff8a71e353d84a3da134eb427d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70293ff8a71e353d84a3da134eb427d9">&#9670;&nbsp;</a></span>CAN_F4R2_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga93164ec00412eb5eed168e8a30557f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93164ec00412eb5eed168e8a30557f25">&#9670;&nbsp;</a></span>CAN_F4R2_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga04e44c5a14e44c20f3b81044a915db13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04e44c5a14e44c20f3b81044a915db13">&#9670;&nbsp;</a></span>CAN_F4R2_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga37e57dec99c33f462a2dbb6273df2f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37e57dec99c33f462a2dbb6273df2f57">&#9670;&nbsp;</a></span>CAN_F4R2_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="gaf6c7d3ec0375e356192583142f7fccca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6c7d3ec0375e356192583142f7fccca">&#9670;&nbsp;</a></span>CAN_F4R2_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="gad33f7d788aea161826a86bc2c5567450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad33f7d788aea161826a86bc2c5567450">&#9670;&nbsp;</a></span>CAN_F4R2_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="gaab998448b0bd20ff6384c26ad9e6baaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab998448b0bd20ff6384c26ad9e6baaf">&#9670;&nbsp;</a></span>CAN_F4R2_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F4R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga5cdf98e317662e286ad2a3344ee516df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cdf98e317662e286ad2a3344ee516df">&#9670;&nbsp;</a></span>CAN_F5R1_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="gaac814c424ed2ccc11645da6e62f3fb81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac814c424ed2ccc11645da6e62f3fb81">&#9670;&nbsp;</a></span>CAN_F5R1_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="gae7de15e73395473569a447023dae53c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7de15e73395473569a447023dae53c4">&#9670;&nbsp;</a></span>CAN_F5R1_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga39b60e0befdf681694bc4123b4b7f7bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39b60e0befdf681694bc4123b4b7f7bd">&#9670;&nbsp;</a></span>CAN_F5R1_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga0bc4598d0d603c802b7140f967d84e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bc4598d0d603c802b7140f967d84e5c">&#9670;&nbsp;</a></span>CAN_F5R1_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="gac8b4439ac4bc79ff74d21060ff533b12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8b4439ac4bc79ff74d21060ff533b12">&#9670;&nbsp;</a></span>CAN_F5R1_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga0d117ee64d9c1673f22f12f24bd481a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d117ee64d9c1673f22f12f24bd481a4">&#9670;&nbsp;</a></span>CAN_F5R1_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="gaf761c448bf29c4d93f4c2a75981fa049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf761c448bf29c4d93f4c2a75981fa049">&#9670;&nbsp;</a></span>CAN_F5R1_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga87543e5b7c48580ca9925402ab6ca5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87543e5b7c48580ca9925402ab6ca5a7">&#9670;&nbsp;</a></span>CAN_F5R1_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="ga9b9c39ec4649cd68a540c88c3c64d506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b9c39ec4649cd68a540c88c3c64d506">&#9670;&nbsp;</a></span>CAN_F5R1_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga4992301536d388de215273769708b843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4992301536d388de215273769708b843">&#9670;&nbsp;</a></span>CAN_F5R1_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="gab21c0b793d7aff03497a95d5c6528ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab21c0b793d7aff03497a95d5c6528ab2">&#9670;&nbsp;</a></span>CAN_F5R1_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga4b0af1936dd43bd319614e3298fd28d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b0af1936dd43bd319614e3298fd28d1">&#9670;&nbsp;</a></span>CAN_F5R1_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="gaf1c4c5d06a9da5f853aaede3470b07f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1c4c5d06a9da5f853aaede3470b07f4">&#9670;&nbsp;</a></span>CAN_F5R1_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="ga91214f1f7dbb4b75b0c425624640fd76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91214f1f7dbb4b75b0c425624640fd76">&#9670;&nbsp;</a></span>CAN_F5R1_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga1b24151a68c59fe0f3aa15e498fdc739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b24151a68c59fe0f3aa15e498fdc739">&#9670;&nbsp;</a></span>CAN_F5R1_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="gadea89ef2e5c3dafae174b671c8e083d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadea89ef2e5c3dafae174b671c8e083d2">&#9670;&nbsp;</a></span>CAN_F5R1_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga2acccf9ab5708116cd888f2d65da54cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2acccf9ab5708116cd888f2d65da54cc">&#9670;&nbsp;</a></span>CAN_F5R1_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga3c0b9425117a2409b61032a9c746c2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c0b9425117a2409b61032a9c746c2b5">&#9670;&nbsp;</a></span>CAN_F5R1_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga0a0d31d96e75ea32299e78845f584632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a0d31d96e75ea32299e78845f584632">&#9670;&nbsp;</a></span>CAN_F5R1_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="gade5db4ad8b19580b895356fff66bb6be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade5db4ad8b19580b895356fff66bb6be">&#9670;&nbsp;</a></span>CAN_F5R1_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga4acec834c3eaf55af5e745d6988ddc1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4acec834c3eaf55af5e745d6988ddc1e">&#9670;&nbsp;</a></span>CAN_F5R1_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga923a0086ada8e09a9202338b588f27d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga923a0086ada8e09a9202338b588f27d1">&#9670;&nbsp;</a></span>CAN_F5R1_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga013f84e3f3f0e148d3a9a071ccbf6738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga013f84e3f3f0e148d3a9a071ccbf6738">&#9670;&nbsp;</a></span>CAN_F5R1_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga840d2b3f751753e9d21b2e23506e6995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga840d2b3f751753e9d21b2e23506e6995">&#9670;&nbsp;</a></span>CAN_F5R1_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="gac8d28066798958e5730a95353690bcd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8d28066798958e5730a95353690bcd0">&#9670;&nbsp;</a></span>CAN_F5R1_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga7cfc330921811d76ed6476d6935e84e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cfc330921811d76ed6476d6935e84e7">&#9670;&nbsp;</a></span>CAN_F5R1_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="gaf9aebaa8e61198240c1564ce73acb1d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9aebaa8e61198240c1564ce73acb1d2">&#9670;&nbsp;</a></span>CAN_F5R1_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="gadea331fb6273fda80a8f5a3dc8eaf6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadea331fb6273fda80a8f5a3dc8eaf6f4">&#9670;&nbsp;</a></span>CAN_F5R1_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="gafc7dfaacfba6a42a17b16281f690f952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc7dfaacfba6a42a17b16281f690f952">&#9670;&nbsp;</a></span>CAN_F5R1_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="gaba0938e0f55773406fd59c2a0bd7c46e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba0938e0f55773406fd59c2a0bd7c46e">&#9670;&nbsp;</a></span>CAN_F5R1_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="ga9715c4445159d0068172309092e574e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9715c4445159d0068172309092e574e3">&#9670;&nbsp;</a></span>CAN_F5R1_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga17b264aaa84a3c6ab5a35014eb5dfb09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17b264aaa84a3c6ab5a35014eb5dfb09">&#9670;&nbsp;</a></span>CAN_F5R2_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="gaa871f5bc692996efc8c1bad1d08b43c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa871f5bc692996efc8c1bad1d08b43c5">&#9670;&nbsp;</a></span>CAN_F5R2_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga392844657c800d2e16e7916ed5fb9891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga392844657c800d2e16e7916ed5fb9891">&#9670;&nbsp;</a></span>CAN_F5R2_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="gabb35a3bbc447c46929643115490e250d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb35a3bbc447c46929643115490e250d">&#9670;&nbsp;</a></span>CAN_F5R2_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga974bae58f9819eee0377d709c985bcbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga974bae58f9819eee0377d709c985bcbe">&#9670;&nbsp;</a></span>CAN_F5R2_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga2823bb25e138cc52d11b154456947ab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2823bb25e138cc52d11b154456947ab7">&#9670;&nbsp;</a></span>CAN_F5R2_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga98cf223bdcc1a106f7573b57f836f9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98cf223bdcc1a106f7573b57f836f9ed">&#9670;&nbsp;</a></span>CAN_F5R2_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga26bfd14720495dd180f1524f2fdb3743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26bfd14720495dd180f1524f2fdb3743">&#9670;&nbsp;</a></span>CAN_F5R2_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga41b457c721dc855d05b2f353c22a83a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41b457c721dc855d05b2f353c22a83a7">&#9670;&nbsp;</a></span>CAN_F5R2_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="ga1bc89534aaf3f810a2151b04b0086717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bc89534aaf3f810a2151b04b0086717">&#9670;&nbsp;</a></span>CAN_F5R2_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga070940536728fad3c0e5336926131b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga070940536728fad3c0e5336926131b4b">&#9670;&nbsp;</a></span>CAN_F5R2_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="gaddf2e4aa8107150a86d37ce03a0e1c0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddf2e4aa8107150a86d37ce03a0e1c0e">&#9670;&nbsp;</a></span>CAN_F5R2_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="gaf44a72156023a5889a1c22d77e188e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf44a72156023a5889a1c22d77e188e2e">&#9670;&nbsp;</a></span>CAN_F5R2_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga1788704faad47f1d45017df41a35f053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1788704faad47f1d45017df41a35f053">&#9670;&nbsp;</a></span>CAN_F5R2_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="ga11c4aeffb6646643c412e19e6f5cc015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11c4aeffb6646643c412e19e6f5cc015">&#9670;&nbsp;</a></span>CAN_F5R2_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="gaef348c2d37f96f5e5324368f90c80d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef348c2d37f96f5e5324368f90c80d42">&#9670;&nbsp;</a></span>CAN_F5R2_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga398d842cfcb2d441d999e1407fc54f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga398d842cfcb2d441d999e1407fc54f83">&#9670;&nbsp;</a></span>CAN_F5R2_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga6575f8d4d154e2e8342b3f88352a9d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6575f8d4d154e2e8342b3f88352a9d52">&#9670;&nbsp;</a></span>CAN_F5R2_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="gae9e6ad77b1d8ac7303e920658aceb354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9e6ad77b1d8ac7303e920658aceb354">&#9670;&nbsp;</a></span>CAN_F5R2_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga911ade78e30d1a037d35dda5eb7cbd4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga911ade78e30d1a037d35dda5eb7cbd4b">&#9670;&nbsp;</a></span>CAN_F5R2_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga49542b9334bc4917e25d6808c78787d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49542b9334bc4917e25d6808c78787d1">&#9670;&nbsp;</a></span>CAN_F5R2_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga255da64f4a66ff888f6633d6e51658c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga255da64f4a66ff888f6633d6e51658c6">&#9670;&nbsp;</a></span>CAN_F5R2_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga8335d23f9fd156f40dc7fd63ba6783cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8335d23f9fd156f40dc7fd63ba6783cb">&#9670;&nbsp;</a></span>CAN_F5R2_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga3d8828885a79299bc65c2011f71240e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d8828885a79299bc65c2011f71240e2">&#9670;&nbsp;</a></span>CAN_F5R2_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="gaf81786b7519b39f705729de2c55e4faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf81786b7519b39f705729de2c55e4faa">&#9670;&nbsp;</a></span>CAN_F5R2_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga4f7122b0ad8cb4fc1797d0dbecbb4a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f7122b0ad8cb4fc1797d0dbecbb4a05">&#9670;&nbsp;</a></span>CAN_F5R2_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="gadfa978108927c827e3021499a20d0372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfa978108927c827e3021499a20d0372">&#9670;&nbsp;</a></span>CAN_F5R2_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="gaf3b3c48011935170a9bd120b724030fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3b3c48011935170a9bd120b724030fe">&#9670;&nbsp;</a></span>CAN_F5R2_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga56cf7f6d0bf48847f3d8f72777774e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56cf7f6d0bf48847f3d8f72777774e58">&#9670;&nbsp;</a></span>CAN_F5R2_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="ga2cb8a5551d90c8d79b09b4d82f3f59c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cb8a5551d90c8d79b09b4d82f3f59c2">&#9670;&nbsp;</a></span>CAN_F5R2_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="ga423b7b77bfd5dd6791f1b1dd16e9807a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga423b7b77bfd5dd6791f1b1dd16e9807a">&#9670;&nbsp;</a></span>CAN_F5R2_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="ga9c50420a128a70341e63ad23b0bedba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c50420a128a70341e63ad23b0bedba5">&#9670;&nbsp;</a></span>CAN_F5R2_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F5R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="gacb57fe42259bd37deffe11eded640c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb57fe42259bd37deffe11eded640c76">&#9670;&nbsp;</a></span>CAN_F6R1_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="ga1de288e28d5547106645ecc5b0c47f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1de288e28d5547106645ecc5b0c47f2a">&#9670;&nbsp;</a></span>CAN_F6R1_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="gaa63ca9ec114f553d68e0b0d38ae57ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa63ca9ec114f553d68e0b0d38ae57ff0">&#9670;&nbsp;</a></span>CAN_F6R1_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="gadf3394a2675a7cb30556a40cc5b77c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf3394a2675a7cb30556a40cc5b77c08">&#9670;&nbsp;</a></span>CAN_F6R1_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="gae9c9c04edb492e48619de926196ab695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9c9c04edb492e48619de926196ab695">&#9670;&nbsp;</a></span>CAN_F6R1_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga070e91897e07ae11a9d2f60ff31e196a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga070e91897e07ae11a9d2f60ff31e196a">&#9670;&nbsp;</a></span>CAN_F6R1_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga3479321a85f1f55e24a1b56d13226a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3479321a85f1f55e24a1b56d13226a22">&#9670;&nbsp;</a></span>CAN_F6R1_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga9a998a2b37fde5207b286a58c115a9e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a998a2b37fde5207b286a58c115a9e8">&#9670;&nbsp;</a></span>CAN_F6R1_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga891ad3d341cee397d49fc982c509f7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga891ad3d341cee397d49fc982c509f7d5">&#9670;&nbsp;</a></span>CAN_F6R1_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="gac4a70606f1b07a6bbb5ae4fe8ad374e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4a70606f1b07a6bbb5ae4fe8ad374e5">&#9670;&nbsp;</a></span>CAN_F6R1_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga1542ea54030e3052c8991b249cd0e504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1542ea54030e3052c8991b249cd0e504">&#9670;&nbsp;</a></span>CAN_F6R1_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga1e1a7c680bcfc57c6cc521cbaa0749d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e1a7c680bcfc57c6cc521cbaa0749d6">&#9670;&nbsp;</a></span>CAN_F6R1_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="gaaa8662caaa28aee37b2689f55400b75c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8662caaa28aee37b2689f55400b75c">&#9670;&nbsp;</a></span>CAN_F6R1_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga6fba31d938ab3492c8855c26bebfbef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fba31d938ab3492c8855c26bebfbef2">&#9670;&nbsp;</a></span>CAN_F6R1_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="ga556f3b08cee839e038109e604e5bba4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga556f3b08cee839e038109e604e5bba4c">&#9670;&nbsp;</a></span>CAN_F6R1_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="gafdc41162219ed6f5be1b5ae7ba328754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdc41162219ed6f5be1b5ae7ba328754">&#9670;&nbsp;</a></span>CAN_F6R1_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga89f4fd5c28d2fd7475081b39b2b358c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89f4fd5c28d2fd7475081b39b2b358c6">&#9670;&nbsp;</a></span>CAN_F6R1_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="gac5eb9d0f3cad0eeea398f2ba5fd83cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5eb9d0f3cad0eeea398f2ba5fd83cf2">&#9670;&nbsp;</a></span>CAN_F6R1_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="gaa3fa46e9d1fafcb3eb1189d6d43692cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3fa46e9d1fafcb3eb1189d6d43692cd">&#9670;&nbsp;</a></span>CAN_F6R1_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="gab9168b4d12ddb654b397ce3ffb66af4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9168b4d12ddb654b397ce3ffb66af4c">&#9670;&nbsp;</a></span>CAN_F6R1_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga610fdf301fb1cff5af38f83b4e0c81b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga610fdf301fb1cff5af38f83b4e0c81b1">&#9670;&nbsp;</a></span>CAN_F6R1_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga8a3e033aae51ff31b75fb801599232f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a3e033aae51ff31b75fb801599232f5">&#9670;&nbsp;</a></span>CAN_F6R1_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga868ae6fc3bbe273b44d250791a80df58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga868ae6fc3bbe273b44d250791a80df58">&#9670;&nbsp;</a></span>CAN_F6R1_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="gae4ccedde67989fcbaa84cae9cae4b1eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4ccedde67989fcbaa84cae9cae4b1eb">&#9670;&nbsp;</a></span>CAN_F6R1_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="gafe08696e215f9e8f1605e60e4817dd8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe08696e215f9e8f1605e60e4817dd8b">&#9670;&nbsp;</a></span>CAN_F6R1_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga69b2dffd9969ff8658b45a7a2bb1c5ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69b2dffd9969ff8658b45a7a2bb1c5ee">&#9670;&nbsp;</a></span>CAN_F6R1_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga45b063b3c14fd27bd63c03f878ac6cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45b063b3c14fd27bd63c03f878ac6cfc">&#9670;&nbsp;</a></span>CAN_F6R1_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga32f8566fab72dec6d52ad7262e67cbcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32f8566fab72dec6d52ad7262e67cbcc">&#9670;&nbsp;</a></span>CAN_F6R1_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga8636ecdacc3ca05d69e66737b7f2e7cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8636ecdacc3ca05d69e66737b7f2e7cf">&#9670;&nbsp;</a></span>CAN_F6R1_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="gadb555ddab4853625c9b48b24e88d0dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb555ddab4853625c9b48b24e88d0dd8">&#9670;&nbsp;</a></span>CAN_F6R1_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="gaa1e7ca2d014d77152ff0e6bbb8d5fb63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1e7ca2d014d77152ff0e6bbb8d5fb63">&#9670;&nbsp;</a></span>CAN_F6R1_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="gafe4dc5e57c209eb4d3c5ed94b3a2e897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe4dc5e57c209eb4d3c5ed94b3a2e897">&#9670;&nbsp;</a></span>CAN_F6R1_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga71ad6452660daed3d6c436533a25efc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71ad6452660daed3d6c436533a25efc2">&#9670;&nbsp;</a></span>CAN_F6R2_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="gac9e24abd8d2f0775661415b6565f4f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9e24abd8d2f0775661415b6565f4f6d">&#9670;&nbsp;</a></span>CAN_F6R2_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga47baa2c9c05c7c422a49994b8f80016f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47baa2c9c05c7c422a49994b8f80016f">&#9670;&nbsp;</a></span>CAN_F6R2_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga55d7665b118e98586c2a9b1900ce7292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55d7665b118e98586c2a9b1900ce7292">&#9670;&nbsp;</a></span>CAN_F6R2_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga5095a203d07244e75dd6deca125b4468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5095a203d07244e75dd6deca125b4468">&#9670;&nbsp;</a></span>CAN_F6R2_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga533dbb10e8fce9aa6ec23573fb49c339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga533dbb10e8fce9aa6ec23573fb49c339">&#9670;&nbsp;</a></span>CAN_F6R2_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga8b95be922291e534609302c0c833f1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b95be922291e534609302c0c833f1f7">&#9670;&nbsp;</a></span>CAN_F6R2_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga17301d50c7b6ad30ffc05ee2c63f6171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17301d50c7b6ad30ffc05ee2c63f6171">&#9670;&nbsp;</a></span>CAN_F6R2_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="gaf23dfb03247544122ed01472b8a31b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf23dfb03247544122ed01472b8a31b4d">&#9670;&nbsp;</a></span>CAN_F6R2_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="gadf8d35fbfa677fc446da68f4043b633e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf8d35fbfa677fc446da68f4043b633e">&#9670;&nbsp;</a></span>CAN_F6R2_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga6c81a1972ec8d87421c6113bb9747c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c81a1972ec8d87421c6113bb9747c3e">&#9670;&nbsp;</a></span>CAN_F6R2_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga11ea1bd4bae8b27a5fd73d210eb83d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11ea1bd4bae8b27a5fd73d210eb83d39">&#9670;&nbsp;</a></span>CAN_F6R2_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="gaf6dc3f6ce4dde435743aadbe17cc78b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6dc3f6ce4dde435743aadbe17cc78b9">&#9670;&nbsp;</a></span>CAN_F6R2_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga4c48dcd1ac5e23827813ed695bdff0d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c48dcd1ac5e23827813ed695bdff0d1">&#9670;&nbsp;</a></span>CAN_F6R2_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="gacd115d29d9f0a8fddc13a32c013af26b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd115d29d9f0a8fddc13a32c013af26b">&#9670;&nbsp;</a></span>CAN_F6R2_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="gaa3f116b2e31dd40bcdd6617fee83907e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3f116b2e31dd40bcdd6617fee83907e">&#9670;&nbsp;</a></span>CAN_F6R2_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga090da76d2d9379dbfc54f7c3fcf69fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga090da76d2d9379dbfc54f7c3fcf69fe4">&#9670;&nbsp;</a></span>CAN_F6R2_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="gae9c8a59a8065400f4a75be49a78e2a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9c8a59a8065400f4a75be49a78e2a9e">&#9670;&nbsp;</a></span>CAN_F6R2_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga3854a1a11c72e64d3c4722494f463421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3854a1a11c72e64d3c4722494f463421">&#9670;&nbsp;</a></span>CAN_F6R2_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga7b5ceb9d7ae0c6e34490b8d8659919c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b5ceb9d7ae0c6e34490b8d8659919c9">&#9670;&nbsp;</a></span>CAN_F6R2_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="gac01a4accedd624ceccf8f8976a043177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac01a4accedd624ceccf8f8976a043177">&#9670;&nbsp;</a></span>CAN_F6R2_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="gacc2d754207055a5a87696eb1bb7d8cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc2d754207055a5a87696eb1bb7d8cae">&#9670;&nbsp;</a></span>CAN_F6R2_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga471631ee112af3bde77d848c22d743ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga471631ee112af3bde77d848c22d743ef">&#9670;&nbsp;</a></span>CAN_F6R2_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="gae1f5163490dffe1f4d7c635458359c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1f5163490dffe1f4d7c635458359c2f">&#9670;&nbsp;</a></span>CAN_F6R2_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga9574ec7dddcea6b80368778c01f62598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9574ec7dddcea6b80368778c01f62598">&#9670;&nbsp;</a></span>CAN_F6R2_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga64bcb159347ad8e2a2609ce89ed030df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64bcb159347ad8e2a2609ce89ed030df">&#9670;&nbsp;</a></span>CAN_F6R2_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga89e9191d214d05f4d90fbcd38daa73e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89e9191d214d05f4d90fbcd38daa73e1">&#9670;&nbsp;</a></span>CAN_F6R2_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga97d29588281c546d98e09760cc5ef593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97d29588281c546d98e09760cc5ef593">&#9670;&nbsp;</a></span>CAN_F6R2_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga53f5717aca9932255049b133661765bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53f5717aca9932255049b133661765bf">&#9670;&nbsp;</a></span>CAN_F6R2_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="ga7ec93958e936379d891bc3450dba3d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ec93958e936379d891bc3450dba3d1d">&#9670;&nbsp;</a></span>CAN_F6R2_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="ga8f97c7eb9d6e69d589db38d745ae321c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f97c7eb9d6e69d589db38d745ae321c">&#9670;&nbsp;</a></span>CAN_F6R2_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="ga372ebb5d42d147d41688f7c0fcf467d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga372ebb5d42d147d41688f7c0fcf467d2">&#9670;&nbsp;</a></span>CAN_F6R2_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F6R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga2217bcc5b82de25751d3984884b0e0c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2217bcc5b82de25751d3984884b0e0c1">&#9670;&nbsp;</a></span>CAN_F7R1_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="gaf71cbdd5cbe109fde119adb86d64f0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf71cbdd5cbe109fde119adb86d64f0a7">&#9670;&nbsp;</a></span>CAN_F7R1_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="gaf56408d9914f566396d64609830e2d4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf56408d9914f566396d64609830e2d4f">&#9670;&nbsp;</a></span>CAN_F7R1_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga65947100832111c7fb427d1982f801eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65947100832111c7fb427d1982f801eb">&#9670;&nbsp;</a></span>CAN_F7R1_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga175ed9cdbbf756ec76b9c6fb1f69adff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga175ed9cdbbf756ec76b9c6fb1f69adff">&#9670;&nbsp;</a></span>CAN_F7R1_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga91af48b8cd11f119d257311dcf2cc291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91af48b8cd11f119d257311dcf2cc291">&#9670;&nbsp;</a></span>CAN_F7R1_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga7108bc449a6e328748dd8d2209b83753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7108bc449a6e328748dd8d2209b83753">&#9670;&nbsp;</a></span>CAN_F7R1_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="gacc47acac1bb59603f58d9aef661d9334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc47acac1bb59603f58d9aef661d9334">&#9670;&nbsp;</a></span>CAN_F7R1_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga7b07b4ebfaac9e60d6042b1bff98ec33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b07b4ebfaac9e60d6042b1bff98ec33">&#9670;&nbsp;</a></span>CAN_F7R1_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="gad3328e95d8ae911adc0e5dd4128f8161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3328e95d8ae911adc0e5dd4128f8161">&#9670;&nbsp;</a></span>CAN_F7R1_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga473e4917f35772cd08b06e166d6e475e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga473e4917f35772cd08b06e166d6e475e">&#9670;&nbsp;</a></span>CAN_F7R1_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="gaf40a4dd0979fb7ffba4b4192fe6dde5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf40a4dd0979fb7ffba4b4192fe6dde5f">&#9670;&nbsp;</a></span>CAN_F7R1_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="gaa0a7a004058a6b10b5cb3374eb82dd1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0a7a004058a6b10b5cb3374eb82dd1d">&#9670;&nbsp;</a></span>CAN_F7R1_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga5854aa102655334a6242e43c0b25aede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5854aa102655334a6242e43c0b25aede">&#9670;&nbsp;</a></span>CAN_F7R1_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="ga505dbdeaf89d103795046fb689b81664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga505dbdeaf89d103795046fb689b81664">&#9670;&nbsp;</a></span>CAN_F7R1_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga692f7a0bbc73be14e9d554394dceb176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga692f7a0bbc73be14e9d554394dceb176">&#9670;&nbsp;</a></span>CAN_F7R1_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga5a93f243e7acf3f749f2b6ec8ae7bc5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a93f243e7acf3f749f2b6ec8ae7bc5f">&#9670;&nbsp;</a></span>CAN_F7R1_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga68815c969c231268a63c8809a55bc866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68815c969c231268a63c8809a55bc866">&#9670;&nbsp;</a></span>CAN_F7R1_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga7055881b4a6d9fe51e8dcfb99a546139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7055881b4a6d9fe51e8dcfb99a546139">&#9670;&nbsp;</a></span>CAN_F7R1_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga19ab918d9499635e8199a143833c6fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19ab918d9499635e8199a143833c6fdb">&#9670;&nbsp;</a></span>CAN_F7R1_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga8360f2a2ba21a1b2f361d4330026edfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8360f2a2ba21a1b2f361d4330026edfd">&#9670;&nbsp;</a></span>CAN_F7R1_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga681e922052442801310265bab7356fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga681e922052442801310265bab7356fc4">&#9670;&nbsp;</a></span>CAN_F7R1_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="gab12aa3a716a85bf96a1496ecaeae0cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab12aa3a716a85bf96a1496ecaeae0cec">&#9670;&nbsp;</a></span>CAN_F7R1_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga2224329373b490c8dd4f0c148ef58997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2224329373b490c8dd4f0c148ef58997">&#9670;&nbsp;</a></span>CAN_F7R1_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga6774583920f7cd42976daa4cf389eff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6774583920f7cd42976daa4cf389eff3">&#9670;&nbsp;</a></span>CAN_F7R1_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga9990b9fd20bbe0ff114acace0cb47ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9990b9fd20bbe0ff114acace0cb47ad7">&#9670;&nbsp;</a></span>CAN_F7R1_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="gad3574ea4882319ac08e0df065bdd3566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3574ea4882319ac08e0df065bdd3566">&#9670;&nbsp;</a></span>CAN_F7R1_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga76f63e712a9a57dacab2874dd695254d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76f63e712a9a57dacab2874dd695254d">&#9670;&nbsp;</a></span>CAN_F7R1_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga22d969f17f8a25a63cb056ee2cb622d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22d969f17f8a25a63cb056ee2cb622d3">&#9670;&nbsp;</a></span>CAN_F7R1_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="gaae89ec51b51c83c108880e361caf17ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae89ec51b51c83c108880e361caf17ac">&#9670;&nbsp;</a></span>CAN_F7R1_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="ga67fca99c67cab6713605e14d96a9df62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67fca99c67cab6713605e14d96a9df62">&#9670;&nbsp;</a></span>CAN_F7R1_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="gaacd1ef8f0870bc5a5422a6bedbb61d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacd1ef8f0870bc5a5422a6bedbb61d40">&#9670;&nbsp;</a></span>CAN_F7R1_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="gaec0803330590bf9aba9d09342034b2c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec0803330590bf9aba9d09342034b2c1">&#9670;&nbsp;</a></span>CAN_F7R2_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="ga8c633d4cbfdf79f09ae1df5e75c98439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c633d4cbfdf79f09ae1df5e75c98439">&#9670;&nbsp;</a></span>CAN_F7R2_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="gaae60d566699df87580584ed496681562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae60d566699df87580584ed496681562">&#9670;&nbsp;</a></span>CAN_F7R2_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga6325b37cc369b92b2334e482dbe3bf06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6325b37cc369b92b2334e482dbe3bf06">&#9670;&nbsp;</a></span>CAN_F7R2_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="gace846d293ac11d535ee2aad17cf099bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace846d293ac11d535ee2aad17cf099bc">&#9670;&nbsp;</a></span>CAN_F7R2_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga91b26397a75fc4c0124e84903d31221e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91b26397a75fc4c0124e84903d31221e">&#9670;&nbsp;</a></span>CAN_F7R2_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="gada2e01c05c216ba6ff4756d043297c0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada2e01c05c216ba6ff4756d043297c0e">&#9670;&nbsp;</a></span>CAN_F7R2_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="gaeef08aa6565ff24bd9863b4b8a9c2ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeef08aa6565ff24bd9863b4b8a9c2ff5">&#9670;&nbsp;</a></span>CAN_F7R2_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga16c3ccb033b9541b57c338b9737f18dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16c3ccb033b9541b57c338b9737f18dd">&#9670;&nbsp;</a></span>CAN_F7R2_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="gad898ca382f57efb1842884d46217245c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad898ca382f57efb1842884d46217245c">&#9670;&nbsp;</a></span>CAN_F7R2_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="gaf419938e132cc1a0bf59a6c058e2c7c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf419938e132cc1a0bf59a6c058e2c7c5">&#9670;&nbsp;</a></span>CAN_F7R2_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="gae991abb6f2e64443be7e39633f192aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae991abb6f2e64443be7e39633f192aba">&#9670;&nbsp;</a></span>CAN_F7R2_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga31a0c4ece8b73760ad295344b8558ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31a0c4ece8b73760ad295344b8558ddb">&#9670;&nbsp;</a></span>CAN_F7R2_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga3738a42e2767c928de21a2f784ce6bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3738a42e2767c928de21a2f784ce6bce">&#9670;&nbsp;</a></span>CAN_F7R2_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="gae5cb252582e6b7bd706b37447f71d6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5cb252582e6b7bd706b37447f71d6cd">&#9670;&nbsp;</a></span>CAN_F7R2_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="gae616e53b9d961571eea4ff2df31f8399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae616e53b9d961571eea4ff2df31f8399">&#9670;&nbsp;</a></span>CAN_F7R2_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="gab2049c9bb27af3cde01334b1901aa417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2049c9bb27af3cde01334b1901aa417">&#9670;&nbsp;</a></span>CAN_F7R2_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga8e69c2fd32e2c523c9e939df825fc605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e69c2fd32e2c523c9e939df825fc605">&#9670;&nbsp;</a></span>CAN_F7R2_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga659cc84b9186e279c37e88b94e1c9829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga659cc84b9186e279c37e88b94e1c9829">&#9670;&nbsp;</a></span>CAN_F7R2_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga43c9da5ad4c2d261858f73b779cc3dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43c9da5ad4c2d261858f73b779cc3dae">&#9670;&nbsp;</a></span>CAN_F7R2_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga0a1ea8d66ada6cea7268fba151c00d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a1ea8d66ada6cea7268fba151c00d91">&#9670;&nbsp;</a></span>CAN_F7R2_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="gabbd6032652515423412ad73b8a004bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbd6032652515423412ad73b8a004bbb">&#9670;&nbsp;</a></span>CAN_F7R2_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga3a991a0bb5a81748b091d6b96c59fc37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a991a0bb5a81748b091d6b96c59fc37">&#9670;&nbsp;</a></span>CAN_F7R2_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="gafe2fc15309540b87538ea3e8460d8d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe2fc15309540b87538ea3e8460d8d11">&#9670;&nbsp;</a></span>CAN_F7R2_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="gaedae5e816af0dd734311bf44be7571f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedae5e816af0dd734311bf44be7571f2">&#9670;&nbsp;</a></span>CAN_F7R2_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga2f88a239b8a39ff3343b1cfe70b06139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f88a239b8a39ff3343b1cfe70b06139">&#9670;&nbsp;</a></span>CAN_F7R2_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="gac81d4c021f4579021ddf9485472a84f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac81d4c021f4579021ddf9485472a84f5">&#9670;&nbsp;</a></span>CAN_F7R2_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga5dd6a00bb403a3e19e66c68f5ee308e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dd6a00bb403a3e19e66c68f5ee308e2">&#9670;&nbsp;</a></span>CAN_F7R2_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga9b5eaf37458d0426fd7f847775fd41e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b5eaf37458d0426fd7f847775fd41e9">&#9670;&nbsp;</a></span>CAN_F7R2_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="ga780440ce173cde12fd117b519419424c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga780440ce173cde12fd117b519419424c">&#9670;&nbsp;</a></span>CAN_F7R2_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="ga99ae0e27d14b42fef4551d83ee88b4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99ae0e27d14b42fef4551d83ee88b4ac">&#9670;&nbsp;</a></span>CAN_F7R2_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="gace90c0624446480421fac233739413dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace90c0624446480421fac233739413dc">&#9670;&nbsp;</a></span>CAN_F7R2_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F7R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga13cd870005a4712c3a8b9675a962c642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13cd870005a4712c3a8b9675a962c642">&#9670;&nbsp;</a></span>CAN_F8R1_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="ga49082d55960382ded8b2f7235dd3b33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49082d55960382ded8b2f7235dd3b33d">&#9670;&nbsp;</a></span>CAN_F8R1_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="gab5de7f304ca7bfcb9e78c9c2d346d300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5de7f304ca7bfcb9e78c9c2d346d300">&#9670;&nbsp;</a></span>CAN_F8R1_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga0d5a19fa7032ef2b68e2feebd0db15e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d5a19fa7032ef2b68e2feebd0db15e6">&#9670;&nbsp;</a></span>CAN_F8R1_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga943a685663474ed7aa509eaccbda2ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga943a685663474ed7aa509eaccbda2ffb">&#9670;&nbsp;</a></span>CAN_F8R1_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga668cb8a75c4166b5287a09ba98c8ec70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga668cb8a75c4166b5287a09ba98c8ec70">&#9670;&nbsp;</a></span>CAN_F8R1_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga84727d6a0fdcb2870529d7a371a0b660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84727d6a0fdcb2870529d7a371a0b660">&#9670;&nbsp;</a></span>CAN_F8R1_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga9eb9c851eb03c49bc02f686aee490a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eb9c851eb03c49bc02f686aee490a28">&#9670;&nbsp;</a></span>CAN_F8R1_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga4ccc46770c70da8546bbbcf492bcdd95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ccc46770c70da8546bbbcf492bcdd95">&#9670;&nbsp;</a></span>CAN_F8R1_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="gaf24b0628e89b2c27cb9e13b0492876eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf24b0628e89b2c27cb9e13b0492876eb">&#9670;&nbsp;</a></span>CAN_F8R1_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga36b946c123c3c3f1cdbd1272db24c58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36b946c123c3c3f1cdbd1272db24c58b">&#9670;&nbsp;</a></span>CAN_F8R1_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="gab91129b8b7746111a31a968c1f1a8b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab91129b8b7746111a31a968c1f1a8b19">&#9670;&nbsp;</a></span>CAN_F8R1_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="gafdb99f376b40d3933ce6a28ad31f496a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdb99f376b40d3933ce6a28ad31f496a">&#9670;&nbsp;</a></span>CAN_F8R1_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga19663b29868ae926896961451768d748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19663b29868ae926896961451768d748">&#9670;&nbsp;</a></span>CAN_F8R1_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="ga19d8c89621a78de5177481d217bb5033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19d8c89621a78de5177481d217bb5033">&#9670;&nbsp;</a></span>CAN_F8R1_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="gab265fadfeb8674b869264ad25bedcac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab265fadfeb8674b869264ad25bedcac4">&#9670;&nbsp;</a></span>CAN_F8R1_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga102fdb92fecd6aa86e5dbd2fea2b2e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga102fdb92fecd6aa86e5dbd2fea2b2e79">&#9670;&nbsp;</a></span>CAN_F8R1_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga0b73f4ab4941e6d920e75f7197ed025b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b73f4ab4941e6d920e75f7197ed025b">&#9670;&nbsp;</a></span>CAN_F8R1_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="ga9d72a1b4728fa13d4a2a3f7478f8398b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d72a1b4728fa13d4a2a3f7478f8398b">&#9670;&nbsp;</a></span>CAN_F8R1_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga5826d272442cf9b69336172a039bc439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5826d272442cf9b69336172a039bc439">&#9670;&nbsp;</a></span>CAN_F8R1_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="gacdb656881f89c0da122383403a816ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdb656881f89c0da122383403a816ce1">&#9670;&nbsp;</a></span>CAN_F8R1_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga2d8c536aab73553ff1913ba806be351c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d8c536aab73553ff1913ba806be351c">&#9670;&nbsp;</a></span>CAN_F8R1_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga8fb8328cdbf23c9982b769bd39a24113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fb8328cdbf23c9982b769bd39a24113">&#9670;&nbsp;</a></span>CAN_F8R1_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga2cd97fc37fa6ffadbb7af4f9ddf1d014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cd97fc37fa6ffadbb7af4f9ddf1d014">&#9670;&nbsp;</a></span>CAN_F8R1_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga78861665c78657330f9fcfc17283529f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78861665c78657330f9fcfc17283529f">&#9670;&nbsp;</a></span>CAN_F8R1_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga6b2fa38175302b2d91f2b45ae16c5db7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2fa38175302b2d91f2b45ae16c5db7">&#9670;&nbsp;</a></span>CAN_F8R1_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga5842614b55172086992fc085955168d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5842614b55172086992fc085955168d7">&#9670;&nbsp;</a></span>CAN_F8R1_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga373c77cab88912e816a6e12195bd3205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga373c77cab88912e816a6e12195bd3205">&#9670;&nbsp;</a></span>CAN_F8R1_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga5937607627dd44c4fb79f9063534e2b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5937607627dd44c4fb79f9063534e2b1">&#9670;&nbsp;</a></span>CAN_F8R1_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="ga5b6765194a47f1a6d7dfbf78e0b4139c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b6765194a47f1a6d7dfbf78e0b4139c">&#9670;&nbsp;</a></span>CAN_F8R1_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="gaa79159b413994d12b593cc4f1b23d1fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa79159b413994d12b593cc4f1b23d1fa">&#9670;&nbsp;</a></span>CAN_F8R1_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="ga2b959e903cdac33f5da71aa5c7477a0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b959e903cdac33f5da71aa5c7477a0d">&#9670;&nbsp;</a></span>CAN_F8R1_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga3cfe399fb494ff6ab1d5b91258c42764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfe399fb494ff6ab1d5b91258c42764">&#9670;&nbsp;</a></span>CAN_F8R2_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="ga9ca04b514b4d6a3b19619932513b8953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ca04b514b4d6a3b19619932513b8953">&#9670;&nbsp;</a></span>CAN_F8R2_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga315a7e30b95c05db01b7f56f4d825e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga315a7e30b95c05db01b7f56f4d825e62">&#9670;&nbsp;</a></span>CAN_F8R2_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga353aad2279bf6b72bd861f6c79253635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga353aad2279bf6b72bd861f6c79253635">&#9670;&nbsp;</a></span>CAN_F8R2_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga25193c4b44d05db08ba40f0e0f2c45e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25193c4b44d05db08ba40f0e0f2c45e1">&#9670;&nbsp;</a></span>CAN_F8R2_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga4469bfc90525f84d9d04d3a4996997e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4469bfc90525f84d9d04d3a4996997e6">&#9670;&nbsp;</a></span>CAN_F8R2_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="ga3b17ebf3dd1e53d8417f955ebcf743b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b17ebf3dd1e53d8417f955ebcf743b3">&#9670;&nbsp;</a></span>CAN_F8R2_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga6db6c2262434fc76213a441d8ce2edf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6db6c2262434fc76213a441d8ce2edf1">&#9670;&nbsp;</a></span>CAN_F8R2_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga8a1e1e9aa84af36845402d19236c1214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a1e1e9aa84af36845402d19236c1214">&#9670;&nbsp;</a></span>CAN_F8R2_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="gae0a9ee665444a6b42e98e0f988d1ba7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0a9ee665444a6b42e98e0f988d1ba7a">&#9670;&nbsp;</a></span>CAN_F8R2_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga16cde37565a3d3ec3a8c41013df6f6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16cde37565a3d3ec3a8c41013df6f6f1">&#9670;&nbsp;</a></span>CAN_F8R2_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga57ca000fea3be225ddf5f295437b6e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57ca000fea3be225ddf5f295437b6e36">&#9670;&nbsp;</a></span>CAN_F8R2_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="gac4c3c099bf7db702b7bf5f71cddaaec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4c3c099bf7db702b7bf5f71cddaaec2">&#9670;&nbsp;</a></span>CAN_F8R2_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="gad60ee9ebdce23be6d2adca113ca918e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad60ee9ebdce23be6d2adca113ca918e8">&#9670;&nbsp;</a></span>CAN_F8R2_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="gae186c9794783eb47b460532801afe43a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae186c9794783eb47b460532801afe43a">&#9670;&nbsp;</a></span>CAN_F8R2_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga106a5e5b8ae8d683fcec85b076688f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga106a5e5b8ae8d683fcec85b076688f34">&#9670;&nbsp;</a></span>CAN_F8R2_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga1643a77c219a9b2706f438c5123bccc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1643a77c219a9b2706f438c5123bccc8">&#9670;&nbsp;</a></span>CAN_F8R2_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="gab21aa6ed09bed09347e07dbcbd0e9e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab21aa6ed09bed09347e07dbcbd0e9e93">&#9670;&nbsp;</a></span>CAN_F8R2_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="gab8267e4cdc484abd75634469f9b255c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8267e4cdc484abd75634469f9b255c5">&#9670;&nbsp;</a></span>CAN_F8R2_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga697d286473e81666c91f28e853aab4ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga697d286473e81666c91f28e853aab4ad">&#9670;&nbsp;</a></span>CAN_F8R2_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga295c26638700a849ee3c6504caf6ceab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga295c26638700a849ee3c6504caf6ceab">&#9670;&nbsp;</a></span>CAN_F8R2_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga0f8469008983b405bfc5855258f4f6e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f8469008983b405bfc5855258f4f6e6">&#9670;&nbsp;</a></span>CAN_F8R2_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="gad18d894a75ebe73c0185d905cfb81dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad18d894a75ebe73c0185d905cfb81dbf">&#9670;&nbsp;</a></span>CAN_F8R2_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="gae1e53037e7f7171d8a7358590f0e7420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1e53037e7f7171d8a7358590f0e7420">&#9670;&nbsp;</a></span>CAN_F8R2_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="gaccdf92a69572b56641ddd2967c034a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccdf92a69572b56641ddd2967c034a7a">&#9670;&nbsp;</a></span>CAN_F8R2_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga0636c9c9fd84e5e8d12e78f236f2a56c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0636c9c9fd84e5e8d12e78f236f2a56c">&#9670;&nbsp;</a></span>CAN_F8R2_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga51e2af45725e06538c4d09ad07296316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51e2af45725e06538c4d09ad07296316">&#9670;&nbsp;</a></span>CAN_F8R2_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga2ee5e9d68190f0d41a5b8603d1933922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ee5e9d68190f0d41a5b8603d1933922">&#9670;&nbsp;</a></span>CAN_F8R2_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga66c636150cfad43a32652dba3ded8383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66c636150cfad43a32652dba3ded8383">&#9670;&nbsp;</a></span>CAN_F8R2_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="ga0fc81a4ee32f76ce3a6fdbb3fc49425c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fc81a4ee32f76ce3a6fdbb3fc49425c">&#9670;&nbsp;</a></span>CAN_F8R2_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="ga68a36336242e8259c779f1c8f4544737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68a36336242e8259c779f1c8f4544737">&#9670;&nbsp;</a></span>CAN_F8R2_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="gad0014717b3c4c65afb7542308980803d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0014717b3c4c65afb7542308980803d">&#9670;&nbsp;</a></span>CAN_F8R2_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F8R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="ga930a17d830cb9a95a79531dac2220785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga930a17d830cb9a95a79531dac2220785">&#9670;&nbsp;</a></span>CAN_F9R1_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="ga8671eac978ebea75e6345adbcdf78026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8671eac978ebea75e6345adbcdf78026">&#9670;&nbsp;</a></span>CAN_F9R1_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga3db445a3214057317d84269116c9a3de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3db445a3214057317d84269116c9a3de">&#9670;&nbsp;</a></span>CAN_F9R1_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="gadf09c1d038af593122315a878c15f608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf09c1d038af593122315a878c15f608">&#9670;&nbsp;</a></span>CAN_F9R1_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga12b2a29143ddf47eb1eddf76f9289cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12b2a29143ddf47eb1eddf76f9289cb9">&#9670;&nbsp;</a></span>CAN_F9R1_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga691bc907b71c30dffdf246c95240ac9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga691bc907b71c30dffdf246c95240ac9b">&#9670;&nbsp;</a></span>CAN_F9R1_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="gaf8669ceaa46f5aecada88accedfb4dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8669ceaa46f5aecada88accedfb4dbb">&#9670;&nbsp;</a></span>CAN_F9R1_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="ga35e8769a1e21c4cf3714667e07201804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35e8769a1e21c4cf3714667e07201804">&#9670;&nbsp;</a></span>CAN_F9R1_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="gad7060a1863aa5b08ce8469001d46c630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7060a1863aa5b08ce8469001d46c630">&#9670;&nbsp;</a></span>CAN_F9R1_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="gacf015fb7231bd315f82948019dcfc725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf015fb7231bd315f82948019dcfc725">&#9670;&nbsp;</a></span>CAN_F9R1_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="ga02c06b01abb3414394747a7cf8eac888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02c06b01abb3414394747a7cf8eac888">&#9670;&nbsp;</a></span>CAN_F9R1_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga99a1a20417252e33a4817c0530745239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99a1a20417252e33a4817c0530745239">&#9670;&nbsp;</a></span>CAN_F9R1_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="gaee3585fb5ee4081dffeb2a2dda1ce72f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee3585fb5ee4081dffeb2a2dda1ce72f">&#9670;&nbsp;</a></span>CAN_F9R1_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="ga09c0f503e2ef85b3b6332ccbca7b0251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09c0f503e2ef85b3b6332ccbca7b0251">&#9670;&nbsp;</a></span>CAN_F9R1_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="gacab12d06dee3d6dad5fd7c56c23c70d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacab12d06dee3d6dad5fd7c56c23c70d1">&#9670;&nbsp;</a></span>CAN_F9R1_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga5c72a8d17db1de69086f19579b169c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c72a8d17db1de69086f19579b169c04">&#9670;&nbsp;</a></span>CAN_F9R1_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga4bb3ba674ec6c82ed108f6c0bfb2f854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bb3ba674ec6c82ed108f6c0bfb2f854">&#9670;&nbsp;</a></span>CAN_F9R1_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="gaba13bd7fa1e4c2eaef3de31d933cbc10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba13bd7fa1e4c2eaef3de31d933cbc10">&#9670;&nbsp;</a></span>CAN_F9R1_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="gaa72247fe16d8f777c26726063fa43536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa72247fe16d8f777c26726063fa43536">&#9670;&nbsp;</a></span>CAN_F9R1_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="ga32d7c1678449ff8f4e4b6f548ba85be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32d7c1678449ff8f4e4b6f548ba85be4">&#9670;&nbsp;</a></span>CAN_F9R1_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="ga678d4a0a39b379db5c2e0285782c686f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga678d4a0a39b379db5c2e0285782c686f">&#9670;&nbsp;</a></span>CAN_F9R1_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga6033aa5f4d140dc48ddb4a777583163c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6033aa5f4d140dc48ddb4a777583163c">&#9670;&nbsp;</a></span>CAN_F9R1_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga9fda159c684d7361094da1883473b544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fda159c684d7361094da1883473b544">&#9670;&nbsp;</a></span>CAN_F9R1_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="ga807e831fafa69e9df65618de855ea186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga807e831fafa69e9df65618de855ea186">&#9670;&nbsp;</a></span>CAN_F9R1_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga83cf4080564c51a0123b97840576c0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83cf4080564c51a0123b97840576c0ab">&#9670;&nbsp;</a></span>CAN_F9R1_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga127c155bc5c5236f04cfdcf96ff66cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga127c155bc5c5236f04cfdcf96ff66cc5">&#9670;&nbsp;</a></span>CAN_F9R1_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="gaddce646e28626a508b2f98c4f35148b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddce646e28626a508b2f98c4f35148b3">&#9670;&nbsp;</a></span>CAN_F9R1_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga9ea72662e0243714ace5c0b48e7912f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ea72662e0243714ace5c0b48e7912f6">&#9670;&nbsp;</a></span>CAN_F9R1_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="ga6b08ddbc0bed91c6a1933e6485ded5e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b08ddbc0bed91c6a1933e6485ded5e2">&#9670;&nbsp;</a></span>CAN_F9R1_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="gae21fd9c8c790d4bc229c7ccb6d99dd36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae21fd9c8c790d4bc229c7ccb6d99dd36">&#9670;&nbsp;</a></span>CAN_F9R1_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="gadf1a8f02576caccfddc12f2ead734762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf1a8f02576caccfddc12f2ead734762">&#9670;&nbsp;</a></span>CAN_F9R1_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="ga80a2594aaa275fd88225927e7115085b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80a2594aaa275fd88225927e7115085b">&#9670;&nbsp;</a></span>CAN_F9R1_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="gaa1209cec0d1199b7f74bb2e2b1cca424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1209cec0d1199b7f74bb2e2b1cca424">&#9670;&nbsp;</a></span>CAN_F9R2_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a id="ga9fd983be0f74b7f183261f21cd2f6910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fd983be0f74b7f183261f21cd2f6910">&#9670;&nbsp;</a></span>CAN_F9R2_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a id="ga5adc0ffeba391461d887f5d176a9b5bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5adc0ffeba391461d887f5d176a9b5bd">&#9670;&nbsp;</a></span>CAN_F9R2_FB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a id="ga989f1dea5a35e78b08649ac699955563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga989f1dea5a35e78b08649ac699955563">&#9670;&nbsp;</a></span>CAN_F9R2_FB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a id="ga0b71e1b7db02ef8c5853534921b33aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b71e1b7db02ef8c5853534921b33aee">&#9670;&nbsp;</a></span>CAN_F9R2_FB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a id="ga48cff2713910823bbf9c8aeb399d6695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48cff2713910823bbf9c8aeb399d6695">&#9670;&nbsp;</a></span>CAN_F9R2_FB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a id="gab9e0057c4eb0f7238d2ec98ae0702ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9e0057c4eb0f7238d2ec98ae0702ff3">&#9670;&nbsp;</a></span>CAN_F9R2_FB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a id="gacc16f71c9ee3bc56be17f7488c1df807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc16f71c9ee3bc56be17f7488c1df807">&#9670;&nbsp;</a></span>CAN_F9R2_FB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a id="ga3909a33262113171b7d4dc11fcf8c3b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3909a33262113171b7d4dc11fcf8c3b1">&#9670;&nbsp;</a></span>CAN_F9R2_FB16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a id="ga8cead3f8d10075aa34c9446859356e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cead3f8d10075aa34c9446859356e2d">&#9670;&nbsp;</a></span>CAN_F9R2_FB17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a id="gaf7730d43a2cf07a1568ed738a4f69692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7730d43a2cf07a1568ed738a4f69692">&#9670;&nbsp;</a></span>CAN_F9R2_FB18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a id="ga6b2f5ba8403cbd679694cf9665e2690f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2f5ba8403cbd679694cf9665e2690f">&#9670;&nbsp;</a></span>CAN_F9R2_FB19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a id="ga2e363da951c1191e733a8bc603cda3f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e363da951c1191e733a8bc603cda3f5">&#9670;&nbsp;</a></span>CAN_F9R2_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a id="gaca5a17ed59696ed0572b80767c4bef81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca5a17ed59696ed0572b80767c4bef81">&#9670;&nbsp;</a></span>CAN_F9R2_FB20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a id="gac318672024cefb98843d473cbb2d46b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac318672024cefb98843d473cbb2d46b2">&#9670;&nbsp;</a></span>CAN_F9R2_FB21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a id="ga3523d55c8cf0a308fea4837b00f89abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3523d55c8cf0a308fea4837b00f89abb">&#9670;&nbsp;</a></span>CAN_F9R2_FB22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a id="ga21d8d812323030dd39f417318c36b8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21d8d812323030dd39f417318c36b8dc">&#9670;&nbsp;</a></span>CAN_F9R2_FB23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a id="ga065bba6dde8a5b81b42c2618204bf0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga065bba6dde8a5b81b42c2618204bf0be">&#9670;&nbsp;</a></span>CAN_F9R2_FB24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a id="gade5290535026c192f7e94a4cb98e48b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade5290535026c192f7e94a4cb98e48b4">&#9670;&nbsp;</a></span>CAN_F9R2_FB25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a id="gaac7e7544d60c3084da344ee20ab6a760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac7e7544d60c3084da344ee20ab6a760">&#9670;&nbsp;</a></span>CAN_F9R2_FB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a id="gae965845f1e45d1f45831be60829e63bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae965845f1e45d1f45831be60829e63bc">&#9670;&nbsp;</a></span>CAN_F9R2_FB27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a id="ga63bbecf009bf6bd61dc9e8fe0603da73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63bbecf009bf6bd61dc9e8fe0603da73">&#9670;&nbsp;</a></span>CAN_F9R2_FB28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a id="ga834cf606ef4b69b0c459b8cb9e836a9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga834cf606ef4b69b0c459b8cb9e836a9b">&#9670;&nbsp;</a></span>CAN_F9R2_FB29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a id="gabab5a59d405ae1684853988e95ab9844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabab5a59d405ae1684853988e95ab9844">&#9670;&nbsp;</a></span>CAN_F9R2_FB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a id="ga9c833e07b7a842ba7425291f628c9a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c833e07b7a842ba7425291f628c9a11">&#9670;&nbsp;</a></span>CAN_F9R2_FB30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a id="ga18ef7c7bae75406a267e6a333c549a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18ef7c7bae75406a267e6a333c549a9f">&#9670;&nbsp;</a></span>CAN_F9R2_FB31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a id="ga4b5b46878001f43618c726b3429e4b50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b5b46878001f43618c726b3429e4b50">&#9670;&nbsp;</a></span>CAN_F9R2_FB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a id="ga582895a48cfeb8d7ecf6c9757ba0aa39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga582895a48cfeb8d7ecf6c9757ba0aa39">&#9670;&nbsp;</a></span>CAN_F9R2_FB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a id="gafe18a44ac1a9c4cf2a6e94bb946af17f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe18a44ac1a9c4cf2a6e94bb946af17f">&#9670;&nbsp;</a></span>CAN_F9R2_FB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a id="gae497ffa0ef246a52e57a394fa57e616d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae497ffa0ef246a52e57a394fa57e616d">&#9670;&nbsp;</a></span>CAN_F9R2_FB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a id="ga4eedc431183ceae7240d11afc05bacfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4eedc431183ceae7240d11afc05bacfa">&#9670;&nbsp;</a></span>CAN_F9R2_FB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a id="ga71d1294050a77f52ecd4b00568cd7477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71d1294050a77f52ecd4b00568cd7477">&#9670;&nbsp;</a></span>CAN_F9R2_FB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_F9R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a id="gaa571445875b08a9514e1d1b410a93ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa571445875b08a9514e1d1b410a93ebd">&#9670;&nbsp;</a></span>CAN_FA1R_FACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FA1R_FACT&#160;&#160;&#160;((uint16_t)0x3FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Active </p>

</div>
</div>
<a id="gab3ec1e2f9b9ccf2b4869cdf7c7328e60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3ec1e2f9b9ccf2b4869cdf7c7328e60">&#9670;&nbsp;</a></span>CAN_FA1R_FACT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FA1R_FACT0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter 0 Active </p>

</div>
</div>
<a id="ga2457026460aecb52dba7ea17237b4dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2457026460aecb52dba7ea17237b4dbe">&#9670;&nbsp;</a></span>CAN_FA1R_FACT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FA1R_FACT1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter 1 Active </p>

</div>
</div>
<a id="ga19696d8b702b33eafe7f18aa0c6c1955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19696d8b702b33eafe7f18aa0c6c1955">&#9670;&nbsp;</a></span>CAN_FA1R_FACT10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FA1R_FACT10&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter 10 Active </p>

</div>
</div>
<a id="ga89e5e3ccd4250ad2360b91ef51248a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89e5e3ccd4250ad2360b91ef51248a66">&#9670;&nbsp;</a></span>CAN_FA1R_FACT11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FA1R_FACT11&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter 11 Active </p>

</div>
</div>
<a id="gae78ec392640f05b20a7c6877983588ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae78ec392640f05b20a7c6877983588ae">&#9670;&nbsp;</a></span>CAN_FA1R_FACT12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FA1R_FACT12&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter 12 Active </p>

</div>
</div>
<a id="gaa722eeef87f8a3f58ebfcb531645cc05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa722eeef87f8a3f58ebfcb531645cc05">&#9670;&nbsp;</a></span>CAN_FA1R_FACT13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FA1R_FACT13&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter 13 Active </p>

</div>
</div>
<a id="ga66354c26d0252cc86729365b315a69ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66354c26d0252cc86729365b315a69ee">&#9670;&nbsp;</a></span>CAN_FA1R_FACT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FA1R_FACT2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter 2 Active </p>

</div>
</div>
<a id="ga087dc5f2bdfe084eb98d2a0d06a29f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga087dc5f2bdfe084eb98d2a0d06a29f1d">&#9670;&nbsp;</a></span>CAN_FA1R_FACT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FA1R_FACT3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter 3 Active </p>

</div>
</div>
<a id="ga6c46367b7e5ea831e34ba4cf824a63da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c46367b7e5ea831e34ba4cf824a63da">&#9670;&nbsp;</a></span>CAN_FA1R_FACT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FA1R_FACT4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter 4 Active </p>

</div>
</div>
<a id="ga548238c7babf34116fdb44b4575e2664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga548238c7babf34116fdb44b4575e2664">&#9670;&nbsp;</a></span>CAN_FA1R_FACT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FA1R_FACT5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter 5 Active </p>

</div>
</div>
<a id="gae403370a70f9ea2b6f9b449cafa6a91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae403370a70f9ea2b6f9b449cafa6a91c">&#9670;&nbsp;</a></span>CAN_FA1R_FACT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FA1R_FACT6&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter 6 Active </p>

</div>
</div>
<a id="ga33e9f4334cf3bf9e7e30d5edf278a02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33e9f4334cf3bf9e7e30d5edf278a02b">&#9670;&nbsp;</a></span>CAN_FA1R_FACT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FA1R_FACT7&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter 7 Active </p>

</div>
</div>
<a id="ga0ccbdd2932828bfa1d68777cb595f12e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ccbdd2932828bfa1d68777cb595f12e">&#9670;&nbsp;</a></span>CAN_FA1R_FACT8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FA1R_FACT8&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter 8 Active </p>

</div>
</div>
<a id="gaf8e4011791e551feeae33c47ef2b6a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8e4011791e551feeae33c47ef2b6a6a">&#9670;&nbsp;</a></span>CAN_FA1R_FACT9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FA1R_FACT9&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter 9 Active </p>

</div>
</div>
<a id="ga16fa4bf13579d29b57f7602489d043fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16fa4bf13579d29b57f7602489d043fe">&#9670;&nbsp;</a></span>CAN_FFA1R_FFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FFA1R_FFA&#160;&#160;&#160;((uint16_t)0x3FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter FIFO Assignment </p>

</div>
</div>
<a id="ga4b1a0f95bac4fed1a801da0cdbf2a833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b1a0f95bac4fed1a801da0cdbf2a833">&#9670;&nbsp;</a></span>CAN_FFA1R_FFA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FFA1R_FFA0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter FIFO Assignment for Filter 0 </p>

</div>
</div>
<a id="gaba35e135e17431de861e57b550421386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba35e135e17431de861e57b550421386">&#9670;&nbsp;</a></span>CAN_FFA1R_FFA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FFA1R_FFA1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter FIFO Assignment for Filter 1 </p>

</div>
</div>
<a id="ga8ac0384eab9b0cfdb491a960279fc438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ac0384eab9b0cfdb491a960279fc438">&#9670;&nbsp;</a></span>CAN_FFA1R_FFA10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FFA1R_FFA10&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter FIFO Assignment for Filter 10 </p>

</div>
</div>
<a id="gaacd7e79ab503ec5143b5848edac71817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacd7e79ab503ec5143b5848edac71817">&#9670;&nbsp;</a></span>CAN_FFA1R_FFA11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FFA1R_FFA11&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter FIFO Assignment for Filter 11 </p>

</div>
</div>
<a id="ga7873f1526050f5e666c22fb6a7e68b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7873f1526050f5e666c22fb6a7e68b65">&#9670;&nbsp;</a></span>CAN_FFA1R_FFA12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FFA1R_FFA12&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter FIFO Assignment for Filter 12 </p>

</div>
</div>
<a id="gac74339b69a2e6f67df9b6e136089c0ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac74339b69a2e6f67df9b6e136089c0ee">&#9670;&nbsp;</a></span>CAN_FFA1R_FFA13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FFA1R_FFA13&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter FIFO Assignment for Filter 13 </p>

</div>
</div>
<a id="ga5b64393197f5cd0bd6e4853828a98065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b64393197f5cd0bd6e4853828a98065">&#9670;&nbsp;</a></span>CAN_FFA1R_FFA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FFA1R_FFA2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter FIFO Assignment for Filter 2 </p>

</div>
</div>
<a id="ga111ce1e4500e2c0f543128dddbe941e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga111ce1e4500e2c0f543128dddbe941e9">&#9670;&nbsp;</a></span>CAN_FFA1R_FFA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FFA1R_FFA3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter FIFO Assignment for Filter 3 </p>

</div>
</div>
<a id="ga8a824c777e7fea25f580bc313ed2ece6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a824c777e7fea25f580bc313ed2ece6">&#9670;&nbsp;</a></span>CAN_FFA1R_FFA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FFA1R_FFA4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter FIFO Assignment for Filter 4 </p>

</div>
</div>
<a id="gabd571c9c746225e9b856ce3a46c3bb2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd571c9c746225e9b856ce3a46c3bb2f">&#9670;&nbsp;</a></span>CAN_FFA1R_FFA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FFA1R_FFA5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter FIFO Assignment for Filter 5 </p>

</div>
</div>
<a id="gab2afec157fe9684f1fa4b4401500f035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2afec157fe9684f1fa4b4401500f035">&#9670;&nbsp;</a></span>CAN_FFA1R_FFA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FFA1R_FFA6&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter FIFO Assignment for Filter 6 </p>

</div>
</div>
<a id="ga2d70e150cfd4866ea6b0a264ad45f51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d70e150cfd4866ea6b0a264ad45f51b">&#9670;&nbsp;</a></span>CAN_FFA1R_FFA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FFA1R_FFA7&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter FIFO Assignment for Filter 7 </p>

</div>
</div>
<a id="gafa802583aa70aadeb46366ff98eccaf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa802583aa70aadeb46366ff98eccaf1">&#9670;&nbsp;</a></span>CAN_FFA1R_FFA8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FFA1R_FFA8&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter FIFO Assignment for Filter 8 </p>

</div>
</div>
<a id="ga6ee7da4c7e42fa7576d965c4bf94c089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ee7da4c7e42fa7576d965c4bf94c089">&#9670;&nbsp;</a></span>CAN_FFA1R_FFA9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FFA1R_FFA9&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter FIFO Assignment for Filter 9 </p>

</div>
</div>
<a id="ga481099e17a895e92cfbcfca617d52860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga481099e17a895e92cfbcfca617d52860">&#9670;&nbsp;</a></span>CAN_FM1R_FBM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FM1R_FBM&#160;&#160;&#160;((uint16_t)0x3FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Mode </p>

</div>
</div>
<a id="ga2d95ff05ed6ef9a38e9af9c0d3db3687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d95ff05ed6ef9a38e9af9c0d3db3687">&#9670;&nbsp;</a></span>CAN_FM1R_FBM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FM1R_FBM0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Init Mode bit 0 </p>

</div>
</div>
<a id="gac2839d73344a7601aa22b5ed3fc0e5d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2839d73344a7601aa22b5ed3fc0e5d1">&#9670;&nbsp;</a></span>CAN_FM1R_FBM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FM1R_FBM1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Init Mode bit 1 </p>

</div>
</div>
<a id="ga0a98c6bde07c570463b6c0e32c0f6805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a98c6bde07c570463b6c0e32c0f6805">&#9670;&nbsp;</a></span>CAN_FM1R_FBM10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FM1R_FBM10&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Init Mode bit 10 </p>

</div>
</div>
<a id="gab88796333c19954176ef77208cae4964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab88796333c19954176ef77208cae4964">&#9670;&nbsp;</a></span>CAN_FM1R_FBM11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FM1R_FBM11&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Init Mode bit 11 </p>

</div>
</div>
<a id="ga858eaac0a8e23c03e13e5c1736bf9842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga858eaac0a8e23c03e13e5c1736bf9842">&#9670;&nbsp;</a></span>CAN_FM1R_FBM12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FM1R_FBM12&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Init Mode bit 12 </p>

</div>
</div>
<a id="gaf03b553802edd3ae23b70e97228b6dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf03b553802edd3ae23b70e97228b6dcc">&#9670;&nbsp;</a></span>CAN_FM1R_FBM13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FM1R_FBM13&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Init Mode bit 13 </p>

</div>
</div>
<a id="ga7ba7963ac4eb5b936c444258c13f8940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ba7963ac4eb5b936c444258c13f8940">&#9670;&nbsp;</a></span>CAN_FM1R_FBM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FM1R_FBM2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Init Mode bit 2 </p>

</div>
</div>
<a id="ga2d129b27c2af41ae39e606e802a53386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d129b27c2af41ae39e606e802a53386">&#9670;&nbsp;</a></span>CAN_FM1R_FBM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FM1R_FBM3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Init Mode bit 3 </p>

</div>
</div>
<a id="gaf0c94e5f4dcceea510fc72b86128aff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0c94e5f4dcceea510fc72b86128aff3">&#9670;&nbsp;</a></span>CAN_FM1R_FBM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FM1R_FBM4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Init Mode bit 4 </p>

</div>
</div>
<a id="ga2d7fb7c366544a1ef7a85481d3e6325d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d7fb7c366544a1ef7a85481d3e6325d">&#9670;&nbsp;</a></span>CAN_FM1R_FBM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FM1R_FBM5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Init Mode bit 5 </p>

</div>
</div>
<a id="ga3ff70e74447679a0d1cde1aa69ea2db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ff70e74447679a0d1cde1aa69ea2db1">&#9670;&nbsp;</a></span>CAN_FM1R_FBM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FM1R_FBM6&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Init Mode bit 6 </p>

</div>
</div>
<a id="ga657fc12fd334bc626b2eb53fb03457b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga657fc12fd334bc626b2eb53fb03457b0">&#9670;&nbsp;</a></span>CAN_FM1R_FBM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FM1R_FBM7&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Init Mode bit 7 </p>

</div>
</div>
<a id="gab6bc390ed9a658014fd09fd1073e3037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6bc390ed9a658014fd09fd1073e3037">&#9670;&nbsp;</a></span>CAN_FM1R_FBM8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FM1R_FBM8&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Init Mode bit 8 </p>

</div>
</div>
<a id="ga375758246b99234dda725b7c64daff32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga375758246b99234dda725b7c64daff32">&#9670;&nbsp;</a></span>CAN_FM1R_FBM9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FM1R_FBM9&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Init Mode bit 9 </p>

</div>
</div>
<a id="ga5eb5b835ee11a78bd391b9d1049f2549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eb5b835ee11a78bd391b9d1049f2549">&#9670;&nbsp;</a></span>CAN_FMR_FINIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FMR_FINIT&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Init Mode </p>

</div>
</div>
<a id="gab41471f35878bcdff72d9cd05acf4714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab41471f35878bcdff72d9cd05acf4714">&#9670;&nbsp;</a></span>CAN_FS1R_FSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FS1R_FSC&#160;&#160;&#160;((uint16_t)0x3FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Scale Configuration </p>

</div>
</div>
<a id="gaab5ea9e0ed17df35894fff7828c89cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab5ea9e0ed17df35894fff7828c89cad">&#9670;&nbsp;</a></span>CAN_FS1R_FSC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FS1R_FSC0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Scale Configuration bit 0 </p>

</div>
</div>
<a id="ga83304e93d2e75c1cd8bfe7c2ec30c1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83304e93d2e75c1cd8bfe7c2ec30c1c8">&#9670;&nbsp;</a></span>CAN_FS1R_FSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FS1R_FSC1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Scale Configuration bit 1 </p>

</div>
</div>
<a id="ga93162a66091ffd4829ed8265f53fe977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93162a66091ffd4829ed8265f53fe977">&#9670;&nbsp;</a></span>CAN_FS1R_FSC10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FS1R_FSC10&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Scale Configuration bit 10 </p>

</div>
</div>
<a id="gaf2e0bf399ea9175123c95c7010ef527d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2e0bf399ea9175123c95c7010ef527d">&#9670;&nbsp;</a></span>CAN_FS1R_FSC11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FS1R_FSC11&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Scale Configuration bit 11 </p>

</div>
</div>
<a id="ga89ea9e9c914052e2aecab16d57f2569d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89ea9e9c914052e2aecab16d57f2569d">&#9670;&nbsp;</a></span>CAN_FS1R_FSC12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FS1R_FSC12&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Scale Configuration bit 12 </p>

</div>
</div>
<a id="gaf2df1f2a554fc014529da34620739bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2df1f2a554fc014529da34620739bc4">&#9670;&nbsp;</a></span>CAN_FS1R_FSC13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FS1R_FSC13&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Scale Configuration bit 13 </p>

</div>
</div>
<a id="ga0ba1fa61fcf851188a6f16323dda1358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ba1fa61fcf851188a6f16323dda1358">&#9670;&nbsp;</a></span>CAN_FS1R_FSC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FS1R_FSC2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Scale Configuration bit 2 </p>

</div>
</div>
<a id="gaf2175f52f4308c088458f9e54a1f1354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2175f52f4308c088458f9e54a1f1354">&#9670;&nbsp;</a></span>CAN_FS1R_FSC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FS1R_FSC3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Scale Configuration bit 3 </p>

</div>
</div>
<a id="ga791ac090d6a8f2c79cd72f9072aef30f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga791ac090d6a8f2c79cd72f9072aef30f">&#9670;&nbsp;</a></span>CAN_FS1R_FSC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FS1R_FSC4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Scale Configuration bit 4 </p>

</div>
</div>
<a id="gadb4ef2030ec70a4635ca4ac38cca76cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb4ef2030ec70a4635ca4ac38cca76cb">&#9670;&nbsp;</a></span>CAN_FS1R_FSC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FS1R_FSC5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Scale Configuration bit 5 </p>

</div>
</div>
<a id="gaf015be41f803007b9d0b2f3371e3621b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf015be41f803007b9d0b2f3371e3621b">&#9670;&nbsp;</a></span>CAN_FS1R_FSC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FS1R_FSC6&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Scale Configuration bit 6 </p>

</div>
</div>
<a id="ga206d175417e2c787b44b0734708a5c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga206d175417e2c787b44b0734708a5c9a">&#9670;&nbsp;</a></span>CAN_FS1R_FSC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FS1R_FSC7&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Scale Configuration bit 7 </p>

</div>
</div>
<a id="ga7209f008874dadf147cb5357ee46c226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7209f008874dadf147cb5357ee46c226">&#9670;&nbsp;</a></span>CAN_FS1R_FSC8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FS1R_FSC8&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Scale Configuration bit 8 </p>

</div>
</div>
<a id="ga58b4d8fa56d898ad6bf66ba8a4e098eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58b4d8fa56d898ad6bf66ba8a4e098eb">&#9670;&nbsp;</a></span>CAN_FS1R_FSC9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FS1R_FSC9&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Scale Configuration bit 9 </p>

</div>
</div>
<a id="ga7d953fd5b625af04f95f5414259769ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d953fd5b625af04f95f5414259769ef">&#9670;&nbsp;</a></span>CAN_IER_BOFIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IER_BOFIE&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus-Off Interrupt Enable </p>

</div>
</div>
<a id="ga9e3307992cabee858287305a64e5031b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e3307992cabee858287305a64e5031b">&#9670;&nbsp;</a></span>CAN_IER_EPVIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IER_EPVIE&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Passive Interrupt Enable </p>

</div>
</div>
<a id="ga962968c3ee1f70c714a5b12442369d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga962968c3ee1f70c714a5b12442369d9a">&#9670;&nbsp;</a></span>CAN_IER_ERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IER_ERRIE&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a id="gaa80103eca53d74a2b047f761336918e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa80103eca53d74a2b047f761336918e3">&#9670;&nbsp;</a></span>CAN_IER_EWGIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IER_EWGIE&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Warning Interrupt Enable </p>

</div>
</div>
<a id="gaf926ae29d98a8b72ef48f001fda07fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf926ae29d98a8b72ef48f001fda07fc3">&#9670;&nbsp;</a></span>CAN_IER_FFIE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IER_FFIE0&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Full Interrupt Enable </p>

</div>
</div>
<a id="gaf5a7e9d13e8d96bef2ac1972520b1c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5a7e9d13e8d96bef2ac1972520b1c4f">&#9670;&nbsp;</a></span>CAN_IER_FFIE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IER_FFIE1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Full Interrupt Enable </p>

</div>
</div>
<a id="ga59eecd1bb7d1d0e17422a26ae89cf39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59eecd1bb7d1d0e17422a26ae89cf39d">&#9670;&nbsp;</a></span>CAN_IER_FMPIE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IER_FMPIE0&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Message Pending Interrupt Enable </p>

</div>
</div>
<a id="ga4b8492d1b8ce13fead7869a0e4ef39ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b8492d1b8ce13fead7869a0e4ef39ed">&#9670;&nbsp;</a></span>CAN_IER_FMPIE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IER_FMPIE1&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Message Pending Interrupt Enable </p>

</div>
</div>
<a id="ga0c423699fdcd2ddddb3046a368505679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c423699fdcd2ddddb3046a368505679">&#9670;&nbsp;</a></span>CAN_IER_FOVIE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IER_FOVIE0&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Overrun Interrupt Enable </p>

</div>
</div>
<a id="ga3734d9bf5cd08ff219b2d8c2f8300dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3734d9bf5cd08ff219b2d8c2f8300dbf">&#9670;&nbsp;</a></span>CAN_IER_FOVIE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IER_FOVIE1&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Overrun Interrupt Enable </p>

</div>
</div>
<a id="ga81514ecf1b6596e9930906779c4bdf39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81514ecf1b6596e9930906779c4bdf39">&#9670;&nbsp;</a></span>CAN_IER_LECIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IER_LECIE&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Error Code Interrupt Enable </p>

</div>
</div>
<a id="ga82389b79f21410f5d5f6bef38d192812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82389b79f21410f5d5f6bef38d192812">&#9670;&nbsp;</a></span>CAN_IER_SLKIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IER_SLKIE&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sleep Interrupt Enable </p>

</div>
</div>
<a id="gafe027af7acd051f5a52db78608a36e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe027af7acd051f5a52db78608a36e26">&#9670;&nbsp;</a></span>CAN_IER_TMEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IER_TMEIE&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Mailbox Empty Interrupt Enable </p>

</div>
</div>
<a id="ga37f3438e80288c1791de27042df9838e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37f3438e80288c1791de27042df9838e">&#9670;&nbsp;</a></span>CAN_IER_WKUIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IER_WKUIE&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wakeup Interrupt Enable </p>

</div>
</div>
<a id="gad7aff5c0a3ead7f937849ab66eba7490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7aff5c0a3ead7f937849ab66eba7490">&#9670;&nbsp;</a></span>CAN_MCR_ABOM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MCR_ABOM&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Automatic Bus-Off Management </p>

</div>
</div>
<a id="gaa2745f1a565c3f2ec5b16612d1fd66e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2745f1a565c3f2ec5b16612d1fd66e0">&#9670;&nbsp;</a></span>CAN_MCR_AWUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MCR_AWUM&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Automatic Wakeup Mode </p>

</div>
</div>
<a id="ga0cf12be5661908dbe38aa14cd4c3a356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cf12be5661908dbe38aa14cd4c3a356">&#9670;&nbsp;</a></span>CAN_MCR_INRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MCR_INRQ&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; CAN control and status registers Initialization Request </p>

</div>
</div>
<a id="ga2774f04e286942d36a5b6135c8028049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2774f04e286942d36a5b6135c8028049">&#9670;&nbsp;</a></span>CAN_MCR_NART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MCR_NART&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No Automatic Retransmission </p>

</div>
</div>
<a id="ga410fdbad37a9dbda508b8c437277e79f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga410fdbad37a9dbda508b8c437277e79f">&#9670;&nbsp;</a></span>CAN_MCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MCR_RESET&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN software master reset </p>

</div>
</div>
<a id="ga501125ff257a7d02c35a0d6dcbaa2ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga501125ff257a7d02c35a0d6dcbaa2ba8">&#9670;&nbsp;</a></span>CAN_MCR_RFLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MCR_RFLM&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Locked Mode </p>

</div>
</div>
<a id="gadf9602dfb2f95b481b6e642b95991176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf9602dfb2f95b481b6e642b95991176">&#9670;&nbsp;</a></span>CAN_MCR_SLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MCR_SLEEP&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sleep Mode Request </p>

</div>
</div>
<a id="ga32b2eda9cad8a969c5d2349bd1d853bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32b2eda9cad8a969c5d2349bd1d853bb">&#9670;&nbsp;</a></span>CAN_MCR_TTCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MCR_TTCM&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Time Triggered Communication Mode </p>

</div>
</div>
<a id="ga35e7e66f9cd8cb6efa6a80367d2294a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35e7e66f9cd8cb6efa6a80367d2294a9">&#9670;&nbsp;</a></span>CAN_MCR_TXFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MCR_TXFP&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Priority </p>

</div>
</div>
<a id="ga9c424768e9e963402f37cb95ae87a1ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c424768e9e963402f37cb95ae87a1ae">&#9670;&nbsp;</a></span>CAN_MSR_ERRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MSR_ERRI&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt </p>

</div>
</div>
<a id="ga2871cee90ebecb760bab16e9c039b682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2871cee90ebecb760bab16e9c039b682">&#9670;&nbsp;</a></span>CAN_MSR_INAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MSR_INAK&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initialization Acknowledge </p>

</div>
</div>
<a id="ga6564a1d2f23f246053188a454264eb4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6564a1d2f23f246053188a454264eb4b">&#9670;&nbsp;</a></span>CAN_MSR_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MSR_RX&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN Rx Signal </p>

</div>
</div>
<a id="ga67f8e1140b0304930d5b4f2a041a7884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67f8e1140b0304930d5b4f2a041a7884">&#9670;&nbsp;</a></span>CAN_MSR_RXM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MSR_RXM&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Mode </p>

</div>
</div>
<a id="gaf68038824bb78c4a5c4dee1730848f69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf68038824bb78c4a5c4dee1730848f69">&#9670;&nbsp;</a></span>CAN_MSR_SAMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MSR_SAMP&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Sample Point </p>

</div>
</div>
<a id="gaf1611badb362f0fd9047af965509f074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1611badb362f0fd9047af965509f074">&#9670;&nbsp;</a></span>CAN_MSR_SLAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MSR_SLAK&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sleep Acknowledge </p>

</div>
</div>
<a id="ga47ab62ae123c791de27ad05dde5bee91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47ab62ae123c791de27ad05dde5bee91">&#9670;&nbsp;</a></span>CAN_MSR_SLAKI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MSR_SLAKI&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sleep Acknowledge Interrupt </p>

</div>
</div>
<a id="ga651580d35b658e90ea831cb13b8a8988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga651580d35b658e90ea831cb13b8a8988">&#9670;&nbsp;</a></span>CAN_MSR_TXM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MSR_TXM&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Mode </p>

</div>
</div>
<a id="ga0f4c753b96d21c5001b39ad5b08519fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f4c753b96d21c5001b39ad5b08519fc">&#9670;&nbsp;</a></span>CAN_MSR_WKUI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_MSR_WKUI&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wakeup Interrupt </p>

</div>
</div>
<a id="ga4dc7309c31cda93d05bb1fe1c923646c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dc7309c31cda93d05bb1fe1c923646c">&#9670;&nbsp;</a></span>CAN_RDH0R_DATA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDH0R_DATA4&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 4 </p>

</div>
</div>
<a id="ga577eba5ab3a66283f5c0837e91f1776a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga577eba5ab3a66283f5c0837e91f1776a">&#9670;&nbsp;</a></span>CAN_RDH0R_DATA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDH0R_DATA5&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 5 </p>

</div>
</div>
<a id="ga27a0bd49dc24e59b776ad5a00aabb97b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27a0bd49dc24e59b776ad5a00aabb97b">&#9670;&nbsp;</a></span>CAN_RDH0R_DATA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDH0R_DATA6&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 6 </p>

</div>
</div>
<a id="ga243b8a3632812b2f8c7b447ed635ce5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga243b8a3632812b2f8c7b447ed635ce5f">&#9670;&nbsp;</a></span>CAN_RDH0R_DATA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDH0R_DATA7&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 7 </p>

</div>
</div>
<a id="gafc2a55c1b5195cf043ef33e79d736255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc2a55c1b5195cf043ef33e79d736255">&#9670;&nbsp;</a></span>CAN_RDH1R_DATA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDH1R_DATA4&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 4 </p>

</div>
</div>
<a id="ga81d25a1ea5ad28e7db4a2adbb8a651ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81d25a1ea5ad28e7db4a2adbb8a651ad">&#9670;&nbsp;</a></span>CAN_RDH1R_DATA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDH1R_DATA5&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 5 </p>

</div>
</div>
<a id="ga39212ea40388510bde1931f7b3a064ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39212ea40388510bde1931f7b3a064ae">&#9670;&nbsp;</a></span>CAN_RDH1R_DATA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDH1R_DATA6&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 6 </p>

</div>
</div>
<a id="gafdfbb90b5ef2ac1e7f23a5f15c0287eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdfbb90b5ef2ac1e7f23a5f15c0287eb">&#9670;&nbsp;</a></span>CAN_RDH1R_DATA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDH1R_DATA7&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 7 CAN filter registers </p>

</div>
</div>
<a id="ga44313106efc3a5a65633168a2ad1928d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44313106efc3a5a65633168a2ad1928d">&#9670;&nbsp;</a></span>CAN_RDL0R_DATA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDL0R_DATA0&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 0 </p>

</div>
</div>
<a id="ga73d4025ce501af78db93761e8b8c3b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73d4025ce501af78db93761e8b8c3b9e">&#9670;&nbsp;</a></span>CAN_RDL0R_DATA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDL0R_DATA1&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 1 </p>

</div>
</div>
<a id="ga52b3c31ad72881e11a4d3cae073a0df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52b3c31ad72881e11a4d3cae073a0df8">&#9670;&nbsp;</a></span>CAN_RDL0R_DATA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDL0R_DATA2&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 2 </p>

</div>
</div>
<a id="gad637a53ae780998f95f2bb570d5cd05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad637a53ae780998f95f2bb570d5cd05a">&#9670;&nbsp;</a></span>CAN_RDL0R_DATA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDL0R_DATA3&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 3 </p>

</div>
</div>
<a id="ga1e399fed282a5aac0b25b059fcf04020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e399fed282a5aac0b25b059fcf04020">&#9670;&nbsp;</a></span>CAN_RDL1R_DATA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDL1R_DATA0&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 0 </p>

</div>
</div>
<a id="ga27ec34e08f87e8836f32bbfed52e860a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27ec34e08f87e8836f32bbfed52e860a">&#9670;&nbsp;</a></span>CAN_RDL1R_DATA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDL1R_DATA1&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 1 </p>

</div>
</div>
<a id="gaea34eded40932d364743969643a598c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea34eded40932d364743969643a598c4">&#9670;&nbsp;</a></span>CAN_RDL1R_DATA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDL1R_DATA2&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 2 </p>

</div>
</div>
<a id="ga80bfe3e724b28e8d2a5b7ac4393212cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80bfe3e724b28e8d2a5b7ac4393212cf">&#9670;&nbsp;</a></span>CAN_RDL1R_DATA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDL1R_DATA3&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 3 </p>

</div>
</div>
<a id="ga17ca0af4afd89e6a1c43ffd1430359b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17ca0af4afd89e6a1c43ffd1430359b7">&#9670;&nbsp;</a></span>CAN_RDT0R_DLC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDT0R_DLC&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Length Code </p>

</div>
</div>
<a id="ga5081739b6e21e033b95e68af9331a6d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5081739b6e21e033b95e68af9331a6d1">&#9670;&nbsp;</a></span>CAN_RDT0R_FMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDT0R_FMI&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Match Index </p>

</div>
</div>
<a id="gae20b7a72690033591eeda7a511ac4a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae20b7a72690033591eeda7a511ac4a2e">&#9670;&nbsp;</a></span>CAN_RDT0R_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDT0R_TIME&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Message Time Stamp </p>

</div>
</div>
<a id="ga964b0fa7c70a24a74165c57b3486aae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga964b0fa7c70a24a74165c57b3486aae8">&#9670;&nbsp;</a></span>CAN_RDT1R_DLC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDT1R_DLC&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Length Code </p>

</div>
</div>
<a id="gaf7f72aec91130a20e3a855e78eabb48b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7f72aec91130a20e3a855e78eabb48b">&#9670;&nbsp;</a></span>CAN_RDT1R_FMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDT1R_FMI&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Filter Match Index </p>

</div>
</div>
<a id="gac112cba5a4cd0b541c1150263132c68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac112cba5a4cd0b541c1150263132c68a">&#9670;&nbsp;</a></span>CAN_RDT1R_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RDT1R_TIME&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Message Time Stamp </p>

</div>
</div>
<a id="ga9e23f3d7947e58531524d77b5c4741cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e23f3d7947e58531524d77b5c4741cc">&#9670;&nbsp;</a></span>CAN_RF0R_FMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RF0R_FMP0&#160;&#160;&#160;((uint8_t)0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO 0 Message Pending </p>

</div>
</div>
<a id="ga2a3d15b3abab8199c16e26a3dffdc8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a3d15b3abab8199c16e26a3dffdc8b8">&#9670;&nbsp;</a></span>CAN_RF0R_FOVR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RF0R_FOVR0&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO 0 Overrun </p>

</div>
</div>
<a id="gae934674f6e22a758e430f32cfc386d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae934674f6e22a758e430f32cfc386d70">&#9670;&nbsp;</a></span>CAN_RF0R_FULL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RF0R_FULL0&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO 0 Full </p>

</div>
</div>
<a id="ga74d2db4b9b7d52712e47557dcc61964d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74d2db4b9b7d52712e47557dcc61964d">&#9670;&nbsp;</a></span>CAN_RF0R_RFOM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RF0R_RFOM0&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Release FIFO 0 Output Mailbox </p>

</div>
</div>
<a id="ga8f9254d05043df6f21bf96234a03f72f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f9254d05043df6f21bf96234a03f72f">&#9670;&nbsp;</a></span>CAN_RF1R_FMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RF1R_FMP1&#160;&#160;&#160;((uint8_t)0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO 1 Message Pending </p>

</div>
</div>
<a id="gab5eeaabd4db3825bc53d860aca8d7590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5eeaabd4db3825bc53d860aca8d7590">&#9670;&nbsp;</a></span>CAN_RF1R_FOVR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RF1R_FOVR1&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO 1 Overrun </p>

</div>
</div>
<a id="gabdaa12fe4d14254cc4a6a4de749a7d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdaa12fe4d14254cc4a6a4de749a7d0a">&#9670;&nbsp;</a></span>CAN_RF1R_FULL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RF1R_FULL1&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO 1 Full </p>

</div>
</div>
<a id="ga6930f860de4a90e3344e63fbc209b9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6930f860de4a90e3344e63fbc209b9ab">&#9670;&nbsp;</a></span>CAN_RF1R_RFOM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RF1R_RFOM1&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Release FIFO 1 Output Mailbox </p>

</div>
</div>
<a id="ga4d81487e8b340810e3193cd8f1386240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d81487e8b340810e3193cd8f1386240">&#9670;&nbsp;</a></span>CAN_RI0R_EXID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RI0R_EXID&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended Identifier </p>

</div>
</div>
<a id="ga688074182caafff289c921548bc9afca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga688074182caafff289c921548bc9afca">&#9670;&nbsp;</a></span>CAN_RI0R_IDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RI0R_IDE&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Identifier Extension </p>

</div>
</div>
<a id="ga41f4780b822a42834bf1927eb92b4fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41f4780b822a42834bf1927eb92b4fba">&#9670;&nbsp;</a></span>CAN_RI0R_RTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RI0R_RTR&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Remote Transmission Request </p>

</div>
</div>
<a id="ga101aa355c83b8c7d068f02b7dcc5b98f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga101aa355c83b8c7d068f02b7dcc5b98f">&#9670;&nbsp;</a></span>CAN_RI0R_STID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RI0R_STID&#160;&#160;&#160;((uint32_t)0xFFE00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standard Identifier or Extended Identifier </p>

</div>
</div>
<a id="ga2ca45b282f2582c91450d4e1204121cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ca45b282f2582c91450d4e1204121cf">&#9670;&nbsp;</a></span>CAN_RI1R_EXID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RI1R_EXID&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended identifier </p>

</div>
</div>
<a id="ga8dcedeb4250767a66a4d60c67e367cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dcedeb4250767a66a4d60c67e367cf8">&#9670;&nbsp;</a></span>CAN_RI1R_IDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RI1R_IDE&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Identifier Extension </p>

</div>
</div>
<a id="gafbd0ecd9579a339bffb95ea3b7c9f1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbd0ecd9579a339bffb95ea3b7c9f1e8">&#9670;&nbsp;</a></span>CAN_RI1R_RTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RI1R_RTR&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Remote Transmission Request </p>

</div>
</div>
<a id="ga7f3c3aab0f24533821188d14901b3980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f3c3aab0f24533821188d14901b3980">&#9670;&nbsp;</a></span>CAN_RI1R_STID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RI1R_STID&#160;&#160;&#160;((uint32_t)0xFFE00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standard Identifier or Extended Identifier </p>

</div>
</div>
<a id="ga0114ae75b33f978ca7825f7bcd836982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0114ae75b33f978ca7825f7bcd836982">&#9670;&nbsp;</a></span>CAN_TDH0R_DATA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDH0R_DATA4&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 4 </p>

</div>
</div>
<a id="gaf5b6a0742ac1bcd5ef0408cb0f92ef75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5b6a0742ac1bcd5ef0408cb0f92ef75">&#9670;&nbsp;</a></span>CAN_TDH0R_DATA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDH0R_DATA5&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 5 </p>

</div>
</div>
<a id="gac8ea7090da55c7cc9993235efa1c4a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8ea7090da55c7cc9993235efa1c4a02">&#9670;&nbsp;</a></span>CAN_TDH0R_DATA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDH0R_DATA6&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 6 </p>

</div>
</div>
<a id="ga6021a4045fbfd71817bf9aec6cbc731c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6021a4045fbfd71817bf9aec6cbc731c">&#9670;&nbsp;</a></span>CAN_TDH0R_DATA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDH0R_DATA7&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 7 </p>

</div>
</div>
<a id="ga41c3f19eea0d63211f643833da984c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41c3f19eea0d63211f643833da984c90">&#9670;&nbsp;</a></span>CAN_TDH1R_DATA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDH1R_DATA4&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 4 </p>

</div>
</div>
<a id="ga35cbe73d2ce87b6aaf19510818610d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35cbe73d2ce87b6aaf19510818610d16">&#9670;&nbsp;</a></span>CAN_TDH1R_DATA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDH1R_DATA5&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 5 </p>

</div>
</div>
<a id="ga1b731ca095cbad8e56ba4147c14d7128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b731ca095cbad8e56ba4147c14d7128">&#9670;&nbsp;</a></span>CAN_TDH1R_DATA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDH1R_DATA6&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 6 </p>

</div>
</div>
<a id="gaec56ce4aba46e836d44e2c034a9ed817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec56ce4aba46e836d44e2c034a9ed817">&#9670;&nbsp;</a></span>CAN_TDH1R_DATA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDH1R_DATA7&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 7 </p>

</div>
</div>
<a id="ga23a93a13da2f302ecd2f0c462065428d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a93a13da2f302ecd2f0c462065428d">&#9670;&nbsp;</a></span>CAN_TDH2R_DATA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDH2R_DATA4&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 4 </p>

</div>
</div>
<a id="gab9f372328c8d1e4fe2503d45aed50fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9f372328c8d1e4fe2503d45aed50fb6">&#9670;&nbsp;</a></span>CAN_TDH2R_DATA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDH2R_DATA5&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 5 </p>

</div>
</div>
<a id="gae96248bcf102a3c6f39f72cdcf8e4fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae96248bcf102a3c6f39f72cdcf8e4fe5">&#9670;&nbsp;</a></span>CAN_TDH2R_DATA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDH2R_DATA6&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 6 </p>

</div>
</div>
<a id="ga895341b943e4b01938857b84a0b0dbda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga895341b943e4b01938857b84a0b0dbda">&#9670;&nbsp;</a></span>CAN_TDH2R_DATA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDH2R_DATA7&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 7 </p>

</div>
</div>
<a id="gadec3350607b41410ddb6e00a71a4384e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadec3350607b41410ddb6e00a71a4384e">&#9670;&nbsp;</a></span>CAN_TDL0R_DATA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDL0R_DATA0&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 0 </p>

</div>
</div>
<a id="ga1cd20d218027e7432178c67414475830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cd20d218027e7432178c67414475830">&#9670;&nbsp;</a></span>CAN_TDL0R_DATA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDL0R_DATA1&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 1 </p>

</div>
</div>
<a id="gaa04384f0a7c5026c91a33a005c755d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa04384f0a7c5026c91a33a005c755d68">&#9670;&nbsp;</a></span>CAN_TDL0R_DATA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDL0R_DATA2&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 2 </p>

</div>
</div>
<a id="ga283a1bfa52851ea4ee45f45817985752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga283a1bfa52851ea4ee45f45817985752">&#9670;&nbsp;</a></span>CAN_TDL0R_DATA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDL0R_DATA3&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 3 </p>

</div>
</div>
<a id="ga21abc05257bcdfa47fc824b4d806a105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21abc05257bcdfa47fc824b4d806a105">&#9670;&nbsp;</a></span>CAN_TDL1R_DATA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDL1R_DATA0&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 0 </p>

</div>
</div>
<a id="ga0bf459dee1be706b38141722be67e4ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bf459dee1be706b38141722be67e4ab">&#9670;&nbsp;</a></span>CAN_TDL1R_DATA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDL1R_DATA1&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 1 </p>

</div>
</div>
<a id="gaeb92a65c225432fab0daa30808d5065c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb92a65c225432fab0daa30808d5065c">&#9670;&nbsp;</a></span>CAN_TDL1R_DATA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDL1R_DATA2&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 2 </p>

</div>
</div>
<a id="ga482506faa59360c6a48aa9bc55a024c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga482506faa59360c6a48aa9bc55a024c4">&#9670;&nbsp;</a></span>CAN_TDL1R_DATA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDL1R_DATA3&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 3 </p>

</div>
</div>
<a id="ga7a9852d0f6058c19f0e678228ea14a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9852d0f6058c19f0e678228ea14a21">&#9670;&nbsp;</a></span>CAN_TDL2R_DATA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDL2R_DATA0&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 0 </p>

</div>
</div>
<a id="gad5be1bcda68f562be669184b30727be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5be1bcda68f562be669184b30727be1">&#9670;&nbsp;</a></span>CAN_TDL2R_DATA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDL2R_DATA1&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 1 </p>

</div>
</div>
<a id="ga62cd5e7f3e98fe5b247998d39ebdd6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62cd5e7f3e98fe5b247998d39ebdd6fb">&#9670;&nbsp;</a></span>CAN_TDL2R_DATA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDL2R_DATA2&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 2 </p>

</div>
</div>
<a id="ga3d76ed3982f13fb34a54d62f0caa3fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d76ed3982f13fb34a54d62f0caa3fa2">&#9670;&nbsp;</a></span>CAN_TDL2R_DATA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDL2R_DATA3&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data byte 3 </p>

</div>
</div>
<a id="gacf812eaee11f12863773b3f8e95ae6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf812eaee11f12863773b3f8e95ae6e2">&#9670;&nbsp;</a></span>CAN_TDT0R_DLC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDT0R_DLC&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Length Code </p>

</div>
</div>
<a id="gad2d329960b527a62fab099a084bfa906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d329960b527a62fab099a084bfa906">&#9670;&nbsp;</a></span>CAN_TDT0R_TGT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDT0R_TGT&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Global Time </p>

</div>
</div>
<a id="ga104ba91151bf88edd44593b1690b879a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga104ba91151bf88edd44593b1690b879a">&#9670;&nbsp;</a></span>CAN_TDT0R_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDT0R_TIME&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Message Time Stamp </p>

</div>
</div>
<a id="ga68ef8b6cb43a80d29c5fc318a67acd3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68ef8b6cb43a80d29c5fc318a67acd3b">&#9670;&nbsp;</a></span>CAN_TDT1R_DLC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDT1R_DLC&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Length Code </p>

</div>
</div>
<a id="ga35757787e6481553885fdf4fd2738c4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35757787e6481553885fdf4fd2738c4b">&#9670;&nbsp;</a></span>CAN_TDT1R_TGT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDT1R_TGT&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Global Time </p>

</div>
</div>
<a id="gad28ac334a59a6679c362611d65666910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad28ac334a59a6679c362611d65666910">&#9670;&nbsp;</a></span>CAN_TDT1R_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDT1R_TIME&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Message Time Stamp </p>

</div>
</div>
<a id="ga52898eb9fa3bcf0b8086220971af49f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52898eb9fa3bcf0b8086220971af49f5">&#9670;&nbsp;</a></span>CAN_TDT2R_DLC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDT2R_DLC&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Length Code </p>

</div>
</div>
<a id="ga4c51b43d309b56e8a64724ef1517033e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c51b43d309b56e8a64724ef1517033e">&#9670;&nbsp;</a></span>CAN_TDT2R_TGT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDT2R_TGT&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Global Time </p>

</div>
</div>
<a id="ga508aea584f7c81700b485916a13431fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga508aea584f7c81700b485916a13431fa">&#9670;&nbsp;</a></span>CAN_TDT2R_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TDT2R_TIME&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Message Time Stamp </p>

</div>
</div>
<a id="ga894df6ad0d2976fe643dcb77052672f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga894df6ad0d2976fe643dcb77052672f5">&#9670;&nbsp;</a></span>CAN_TI0R_EXID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TI0R_EXID&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended Identifier </p>

</div>
</div>
<a id="ga06f761a877f8ad39f878284f69119c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06f761a877f8ad39f878284f69119c0b">&#9670;&nbsp;</a></span>CAN_TI0R_IDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TI0R_IDE&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Identifier Extension </p>

</div>
</div>
<a id="gad5556f2ceb5b71b8afa76a18a31cbb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5556f2ceb5b71b8afa76a18a31cbb6a">&#9670;&nbsp;</a></span>CAN_TI0R_RTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TI0R_RTR&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Remote Transmission Request </p>

</div>
</div>
<a id="ga4d3b5882e1f9f76f5cfebffb5bc2f717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d3b5882e1f9f76f5cfebffb5bc2f717">&#9670;&nbsp;</a></span>CAN_TI0R_STID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TI0R_STID&#160;&#160;&#160;((uint32_t)0xFFE00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standard Identifier or Extended Identifier </p>

</div>
</div>
<a id="ga7b79cbb7ebb7f3419aa6ac04bd76899a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b79cbb7ebb7f3419aa6ac04bd76899a">&#9670;&nbsp;</a></span>CAN_TI0R_TXRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TI0R_TXRQ&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Mailbox Request </p>

</div>
</div>
<a id="ga6c660943fa3c70c4974c2dacd3e4ca2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c660943fa3c70c4974c2dacd3e4ca2e">&#9670;&nbsp;</a></span>CAN_TI1R_EXID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TI1R_EXID&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended Identifier </p>

</div>
</div>
<a id="ga8f338f3e295b7b512ed865b3f9a8d6de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f338f3e295b7b512ed865b3f9a8d6de">&#9670;&nbsp;</a></span>CAN_TI1R_IDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TI1R_IDE&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Identifier Extension </p>

</div>
</div>
<a id="ga476cde56b1a2a13cde8477d5178ba34b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga476cde56b1a2a13cde8477d5178ba34b">&#9670;&nbsp;</a></span>CAN_TI1R_RTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TI1R_RTR&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Remote Transmission Request </p>

</div>
</div>
<a id="ga842071768c2f8f5eae11a764a77dd0dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga842071768c2f8f5eae11a764a77dd0dd">&#9670;&nbsp;</a></span>CAN_TI1R_STID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TI1R_STID&#160;&#160;&#160;((uint32_t)0xFFE00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standard Identifier or Extended Identifier </p>

</div>
</div>
<a id="ga0adf4a08415673753fafedf463f93bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0adf4a08415673753fafedf463f93bee">&#9670;&nbsp;</a></span>CAN_TI1R_TXRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TI1R_TXRQ&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Mailbox Request </p>

</div>
</div>
<a id="gae62678bd1dc39aae5a153e9c9b3c3f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae62678bd1dc39aae5a153e9c9b3c3f3b">&#9670;&nbsp;</a></span>CAN_TI2R_EXID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TI2R_EXID&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended identifier </p>

</div>
</div>
<a id="gac1d888a2225c77452f73bf66fb0e1b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1d888a2225c77452f73bf66fb0e1b78">&#9670;&nbsp;</a></span>CAN_TI2R_IDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TI2R_IDE&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Identifier Extension </p>

</div>
</div>
<a id="ga980cfab3daebb05da35b6166a051385d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga980cfab3daebb05da35b6166a051385d">&#9670;&nbsp;</a></span>CAN_TI2R_RTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TI2R_RTR&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Remote Transmission Request </p>

</div>
</div>
<a id="ga41c8bd734dd29caa40d34ced3981443a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41c8bd734dd29caa40d34ced3981443a">&#9670;&nbsp;</a></span>CAN_TI2R_STID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TI2R_STID&#160;&#160;&#160;((uint32_t)0xFFE00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standard Identifier or Extended Identifier </p>

</div>
</div>
<a id="gab4edd8438a684e353c497f80cb37365f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4edd8438a684e353c497f80cb37365f">&#9670;&nbsp;</a></span>CAN_TI2R_TXRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TI2R_TXRQ&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Mailbox Request </p>

</div>
</div>
<a id="gafdac6b87a303b0d0ec9b0d94a54ae31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdac6b87a303b0d0ec9b0d94a54ae31f">&#9670;&nbsp;</a></span>CAN_TSR_ABRQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_ABRQ0&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Abort Request for Mailbox0 </p>

</div>
</div>
<a id="ga4c44a4e585b3ab1c37a6c2c28c90d6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c44a4e585b3ab1c37a6c2c28c90d6cd">&#9670;&nbsp;</a></span>CAN_TSR_ABRQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_ABRQ1&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Abort Request for Mailbox 1 </p>

</div>
</div>
<a id="ga2a3b7e4be7cebb35ad66cb85b82901bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a3b7e4be7cebb35ad66cb85b82901bb">&#9670;&nbsp;</a></span>CAN_TSR_ABRQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_ABRQ2&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Abort Request for Mailbox 2 </p>

</div>
</div>
<a id="ga9b94ea5001d70a26ec32d9dc6ff76e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b94ea5001d70a26ec32d9dc6ff76e47">&#9670;&nbsp;</a></span>CAN_TSR_ALST0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_ALST0&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Arbitration Lost for Mailbox0 </p>

</div>
</div>
<a id="ga7a34d996177f23148c9b4cd6b0a80529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a34d996177f23148c9b4cd6b0a80529">&#9670;&nbsp;</a></span>CAN_TSR_ALST1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_ALST1&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Arbitration Lost for Mailbox1 </p>

</div>
</div>
<a id="ga75db1172038ebd72db1ed2fedc6108ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75db1172038ebd72db1ed2fedc6108ff">&#9670;&nbsp;</a></span>CAN_TSR_ALST2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_ALST2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Arbitration Lost for mailbox 2 </p>

</div>
</div>
<a id="gac00145ea43822f362f3d473bba62fa13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac00145ea43822f362f3d473bba62fa13">&#9670;&nbsp;</a></span>CAN_TSR_CODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_CODE&#160;&#160;&#160;((uint32_t)0x03000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mailbox Code </p>

</div>
</div>
<a id="ga96c6453caa447cc4a9961d6ee5dea74e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96c6453caa447cc4a9961d6ee5dea74e">&#9670;&nbsp;</a></span>CAN_TSR_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_LOW&#160;&#160;&#160;((uint32_t)0xE0000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOW[2:0] bits </p>

</div>
</div>
<a id="ga79ff582efea1d7be2d1de7a1fd1a2b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79ff582efea1d7be2d1de7a1fd1a2b65">&#9670;&nbsp;</a></span>CAN_TSR_LOW0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_LOW0&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lowest Priority Flag for Mailbox 0 </p>

</div>
</div>
<a id="gac1e550c2e6a5f8425322f9943fd7c7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1e550c2e6a5f8425322f9943fd7c7ed">&#9670;&nbsp;</a></span>CAN_TSR_LOW1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_LOW1&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lowest Priority Flag for Mailbox 1 </p>

</div>
</div>
<a id="gadd1db2c2ce76b732fdb71df65fb8124f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd1db2c2ce76b732fdb71df65fb8124f">&#9670;&nbsp;</a></span>CAN_TSR_LOW2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_LOW2&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lowest Priority Flag for Mailbox 2 </p>

</div>
</div>
<a id="ga4a4809b8908618df57e6393cc7fe0f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a4809b8908618df57e6393cc7fe0f52">&#9670;&nbsp;</a></span>CAN_TSR_RQCP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_RQCP0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Request Completed Mailbox0 </p>

</div>
</div>
<a id="gabd3118dec59c3a45d2f262b090699538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd3118dec59c3a45d2f262b090699538">&#9670;&nbsp;</a></span>CAN_TSR_RQCP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_RQCP1&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Request Completed Mailbox1 </p>

</div>
</div>
<a id="ga3cf9e83cec96164f1dadf4e43411ebf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cf9e83cec96164f1dadf4e43411ebf0">&#9670;&nbsp;</a></span>CAN_TSR_RQCP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_RQCP2&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Request Completed Mailbox2 </p>

</div>
</div>
<a id="ga805d2dab5b1d4618492b1cf2a3f5e1e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga805d2dab5b1d4618492b1cf2a3f5e1e0">&#9670;&nbsp;</a></span>CAN_TSR_TERR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_TERR0&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Error of Mailbox0 </p>

</div>
</div>
<a id="ga9b01eca562bdb60e5416840fca47fff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b01eca562bdb60e5416840fca47fff6">&#9670;&nbsp;</a></span>CAN_TSR_TERR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_TERR1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Error of Mailbox1 </p>

</div>
</div>
<a id="ga26a85626eb26bf99413ba80c676d0af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26a85626eb26bf99413ba80c676d0af8">&#9670;&nbsp;</a></span>CAN_TSR_TERR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_TERR2&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Error of Mailbox 2 </p>

</div>
</div>
<a id="ga61ab11e97b42c5210109516e30af9b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61ab11e97b42c5210109516e30af9b05">&#9670;&nbsp;</a></span>CAN_TSR_TME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_TME&#160;&#160;&#160;((uint32_t)0x1C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TME[2:0] bits </p>

</div>
</div>
<a id="gad7500e491fe82e67ed5d40759e8a50f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7500e491fe82e67ed5d40759e8a50f0">&#9670;&nbsp;</a></span>CAN_TSR_TME0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_TME0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Mailbox 0 Empty </p>

</div>
</div>
<a id="ga5ba2b51def4b1683fd050e43045306ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ba2b51def4b1683fd050e43045306ea">&#9670;&nbsp;</a></span>CAN_TSR_TME1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_TME1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Mailbox 1 Empty </p>

</div>
</div>
<a id="gaf6523fac51d3aed2e36de4c2f07c2a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6523fac51d3aed2e36de4c2f07c2a21">&#9670;&nbsp;</a></span>CAN_TSR_TME2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_TME2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Mailbox 2 Empty </p>

</div>
</div>
<a id="gaacedb237b31d29aef7f38475e9a6b297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacedb237b31d29aef7f38475e9a6b297">&#9670;&nbsp;</a></span>CAN_TSR_TXOK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_TXOK0&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission OK of Mailbox0 </p>

</div>
</div>
<a id="gaea918e510c5471b1ac797350b7950151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea918e510c5471b1ac797350b7950151">&#9670;&nbsp;</a></span>CAN_TSR_TXOK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_TXOK1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission OK of Mailbox1 </p>

</div>
</div>
<a id="ga782c591bb204d751b470dd53a37d240e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga782c591bb204d751b470dd53a37d240e">&#9670;&nbsp;</a></span>CAN_TSR_TXOK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TSR_TXOK2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission OK of Mailbox 2 </p>

</div>
</div>
<a id="ga48c747693ec4dac8e4288ae4c0949def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48c747693ec4dac8e4288ae4c0949def">&#9670;&nbsp;</a></span>CEC_CFGR_BPEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_CFGR_BPEM&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit Period Error Mode </p>

</div>
</div>
<a id="ga8b06cd4e47f4235d8880e1ba0e56e2d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b06cd4e47f4235d8880e1ba0e56e2d7">&#9670;&nbsp;</a></span>CEC_CFGR_BTEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_CFGR_BTEM&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit Timing Error Mode </p>

</div>
</div>
<a id="ga69eca6654f89f8b05bb296938678ac68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69eca6654f89f8b05bb296938678ac68">&#9670;&nbsp;</a></span>CEC_CFGR_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_CFGR_IE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Enable </p>

</div>
</div>
<a id="ga57341732e9fca2df3bd9aa4ea53e14c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57341732e9fca2df3bd9aa4ea53e14c7">&#9670;&nbsp;</a></span>CEC_CFGR_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_CFGR_PE&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Enable </p>

</div>
</div>
<a id="gaa325807f8f3d4bdf8e989eeef208ca5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa325807f8f3d4bdf8e989eeef208ca5a">&#9670;&nbsp;</a></span>CEC_CSR_RBTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_CSR_RBTF&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Block Transfer Finished </p>

</div>
</div>
<a id="ga7f3291304e54d4f0b7e57cc5b8af4c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f3291304e54d4f0b7e57cc5b8af4c8d">&#9670;&nbsp;</a></span>CEC_CSR_REOM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_CSR_REOM&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx End Of Message </p>

</div>
</div>
<a id="ga2e33f1d4724efa45fce87ae2fcba6cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e33f1d4724efa45fce87ae2fcba6cff">&#9670;&nbsp;</a></span>CEC_CSR_RERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_CSR_RERR&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Error </p>

</div>
</div>
<a id="ga41a286b098018a445b59aefc40372e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41a286b098018a445b59aefc40372e5a">&#9670;&nbsp;</a></span>CEC_CSR_RSOM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_CSR_RSOM&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Start Of Message </p>

</div>
</div>
<a id="ga650bba50140fa01d98abe80bf004a9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga650bba50140fa01d98abe80bf004a9b6">&#9670;&nbsp;</a></span>CEC_CSR_TBTRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_CSR_TBTRF&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Byte Transfer Request or Block Transfer Finished </p>

</div>
</div>
<a id="ga3af6df3394c54bb06e82048c091524e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3af6df3394c54bb06e82048c091524e8">&#9670;&nbsp;</a></span>CEC_CSR_TEOM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_CSR_TEOM&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx End Of Message </p>

</div>
</div>
<a id="ga273caacb035cb2ec64c721fa6c747c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga273caacb035cb2ec64c721fa6c747c35">&#9670;&nbsp;</a></span>CEC_CSR_TERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_CSR_TERR&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Error </p>

</div>
</div>
<a id="ga0614d5d57649b31b3c67b364dc85d5fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0614d5d57649b31b3c67b364dc85d5fd">&#9670;&nbsp;</a></span>CEC_CSR_TSOM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_CSR_TSOM&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Start Of Message </p>

</div>
</div>
<a id="ga8872cc458e6dcdad0e035e40a032a0c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8872cc458e6dcdad0e035e40a032a0c9">&#9670;&nbsp;</a></span>CEC_ESR_ACKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_ESR_ACKE&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Block Acknowledge Error </p>

</div>
</div>
<a id="ga8f50871fd72eb2e36cc5183964cda970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f50871fd72eb2e36cc5183964cda970">&#9670;&nbsp;</a></span>CEC_ESR_BPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_ESR_BPE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit Period Error </p>

</div>
</div>
<a id="ga7650b5b89cdd9e209b4c4bd532f74390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7650b5b89cdd9e209b4c4bd532f74390">&#9670;&nbsp;</a></span>CEC_ESR_BTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_ESR_BTE&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit Timing Error </p>

</div>
</div>
<a id="ga6c1c0faf5849a25b87fcc39cb445c1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c1c0faf5849a25b87fcc39cb445c1e4">&#9670;&nbsp;</a></span>CEC_ESR_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_ESR_LINE&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line Error </p>

</div>
</div>
<a id="ga3b75f5557eecd4526136f408c853beb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b75f5557eecd4526136f408c853beb0">&#9670;&nbsp;</a></span>CEC_ESR_RBTFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_ESR_RBTFE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Block Transfer Finished Error </p>

</div>
</div>
<a id="ga26159aa09e800f3fff5943ad7c2c9164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26159aa09e800f3fff5943ad7c2c9164">&#9670;&nbsp;</a></span>CEC_ESR_SBE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_ESR_SBE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Bit Error </p>

</div>
</div>
<a id="ga439598667c9acbf8f9dcac180a57f790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga439598667c9acbf8f9dcac180a57f790">&#9670;&nbsp;</a></span>CEC_ESR_TBTFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_ESR_TBTFE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Block Transfer Finished Error </p>

</div>
</div>
<a id="gab595a306043fe57ad4f406f828e483a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab595a306043fe57ad4f406f828e483a5">&#9670;&nbsp;</a></span>CEC_OAR_OA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_OAR_OA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OA[3:0]: Own Address </p>

</div>
</div>
<a id="gabc49513cee6e3c966d67819c7b589030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc49513cee6e3c966d67819c7b589030">&#9670;&nbsp;</a></span>CEC_OAR_OA_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_OAR_OA_0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gae67025eb59c746c006768c62325bb8ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae67025eb59c746c006768c62325bb8ca">&#9670;&nbsp;</a></span>CEC_OAR_OA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_OAR_OA_1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga5801ac8c40252b9561f4a171ba3eb6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5801ac8c40252b9561f4a171ba3eb6b7">&#9670;&nbsp;</a></span>CEC_OAR_OA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_OAR_OA_2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga75ba741d39e9aa86c1c54e379e90dd67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ba741d39e9aa86c1c54e379e90dd67">&#9670;&nbsp;</a></span>CEC_OAR_OA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_OAR_OA_3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gacc6a97186c20fa01ef6439ec7081fdae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc6a97186c20fa01ef6439ec7081fdae">&#9670;&nbsp;</a></span>CEC_PRES_PRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_PRES_PRES&#160;&#160;&#160;((uint16_t)0x3FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Prescaler Counter Value </p>

</div>
</div>
<a id="ga51e626c018504658ba7515ad1693895b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51e626c018504658ba7515ad1693895b">&#9670;&nbsp;</a></span>CEC_RXD_RXD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_RXD_RXD&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Data register </p>

</div>
</div>
<a id="ga1693b38f41ead796577ab031d46083d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1693b38f41ead796577ab031d46083d4">&#9670;&nbsp;</a></span>CEC_TXD_TXD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_TXD_TXD&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Data register </p>

</div>
</div>
<a id="ga7d57481fb891a0964b40f721354c56d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d57481fb891a0964b40f721354c56d7">&#9670;&nbsp;</a></span>CRC_CR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CR_RESET&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET bit </p>

</div>
</div>
<a id="ga2bf4701d3b15924e657942ce3caa4105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bf4701d3b15924e657942ce3caa4105">&#9670;&nbsp;</a></span>CRC_DR_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_DR_DR&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data register bits </p>

</div>
</div>
<a id="gae9a0feb3cf1d8c5871e663ca4a174cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9a0feb3cf1d8c5871e663ca4a174cc0">&#9670;&nbsp;</a></span>CRC_IDR_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_IDR_IDR&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General-purpose 8-bit data register bits </p>

</div>
</div>
<a id="ga0b1e2b83ae1ab889cb1e34a99746c9d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b1e2b83ae1ab889cb1e34a99746c9d8">&#9670;&nbsp;</a></span>DAC_CR_BOFF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_BOFF1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 output buffer disable </p>

</div>
</div>
<a id="gadd6f660a5f15262beca06b9098a559e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd6f660a5f15262beca06b9098a559e9">&#9670;&nbsp;</a></span>DAC_CR_BOFF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_BOFF2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 output buffer disable </p>

</div>
</div>
<a id="ga995c19d8c8de9ee09057ec6151154e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga995c19d8c8de9ee09057ec6151154e17">&#9670;&nbsp;</a></span>DAC_CR_DMAEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_DMAEN1&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 DMA enable </p>

</div>
</div>
<a id="ga6f905c2ac89f976df6c4beffdde58b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f905c2ac89f976df6c4beffdde58b53">&#9670;&nbsp;</a></span>DAC_CR_DMAEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_DMAEN2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 DMA enabled </p>

</div>
</div>
<a id="gabd8cedbb3dda03d56ac0ba92d2d9cefd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd8cedbb3dda03d56ac0ba92d2d9cefd">&#9670;&nbsp;</a></span>DAC_CR_EN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_EN1&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 enable </p>

</div>
</div>
<a id="gaa65db2420e02fc6813842f57134d898f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa65db2420e02fc6813842f57134d898f">&#9670;&nbsp;</a></span>DAC_CR_EN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_EN2&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 enable </p>

</div>
</div>
<a id="ga3bcf611b2f0b975513325895bf16e085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bcf611b2f0b975513325895bf16e085">&#9670;&nbsp;</a></span>DAC_CR_MAMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP1&#160;&#160;&#160;((uint32_t)0x00000F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAMP1<a href="DAC channel1 Mask/Amplitude selector">3:0</a> </p>

</div>
</div>
<a id="ga4225dcce22b440fcd3a8ad96c5f2baec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4225dcce22b440fcd3a8ad96c5f2baec">&#9670;&nbsp;</a></span>DAC_CR_MAMP1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP1_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga6cc15817842cb7992d449c448684f68d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cc15817842cb7992d449c448684f68d">&#9670;&nbsp;</a></span>DAC_CR_MAMP1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP1_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga0fefef1d798a2685b03e44bd9fdac06b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fefef1d798a2685b03e44bd9fdac06b">&#9670;&nbsp;</a></span>DAC_CR_MAMP1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP1_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gafdc83b4feb742c632ba66f55d102432b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdc83b4feb742c632ba66f55d102432b">&#9670;&nbsp;</a></span>DAC_CR_MAMP1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP1_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga7cf03fe2359cb0f11c33f793c2e92bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cf03fe2359cb0f11c33f793c2e92bdd">&#9670;&nbsp;</a></span>DAC_CR_MAMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP2&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAMP2<a href="DAC channel2 Mask/Amplitude selector">3:0</a> </p>

</div>
</div>
<a id="gae8d952192721dbdcea8d707d43096454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8d952192721dbdcea8d707d43096454">&#9670;&nbsp;</a></span>DAC_CR_MAMP2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP2_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga860032e8196838cd36a655c1749139d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga860032e8196838cd36a655c1749139d6">&#9670;&nbsp;</a></span>DAC_CR_MAMP2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP2_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga2147ffa3282e9ff22475e5d6040f269e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2147ffa3282e9ff22475e5d6040f269e">&#9670;&nbsp;</a></span>DAC_CR_MAMP2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP2_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaa0fe77a2029873111cbe723a5cba9c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0fe77a2029873111cbe723a5cba9c57">&#9670;&nbsp;</a></span>DAC_CR_MAMP2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_MAMP2_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga998aa4fd791ea2f4626df6ddc8fc7109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga998aa4fd791ea2f4626df6ddc8fc7109">&#9670;&nbsp;</a></span>DAC_CR_TEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TEN1&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 Trigger enable </p>

</div>
</div>
<a id="gab8fc527f6ddb787123da09d2085b772f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8fc527f6ddb787123da09d2085b772f">&#9670;&nbsp;</a></span>DAC_CR_TEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TEN2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 Trigger enable </p>

</div>
</div>
<a id="gaf951c1a57a1a19e356df57d908f09c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf951c1a57a1a19e356df57d908f09c6c">&#9670;&nbsp;</a></span>DAC_CR_TSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL1&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSEL1[2:0] (DAC channel1 Trigger selection) </p>

</div>
</div>
<a id="ga8dfa13ec123c583136e24b7890add45b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dfa13ec123c583136e24b7890add45b">&#9670;&nbsp;</a></span>DAC_CR_TSEL1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL1_0&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga265e32c4fc43310acdf3ebea01376766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga265e32c4fc43310acdf3ebea01376766">&#9670;&nbsp;</a></span>DAC_CR_TSEL1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL1_1&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa625d7638422e90a616ac93edd4bf408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa625d7638422e90a616ac93edd4bf408">&#9670;&nbsp;</a></span>DAC_CR_TSEL1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL1_2&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga73b4d0ccff78f7c3862903e7b0e66302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73b4d0ccff78f7c3862903e7b0e66302">&#9670;&nbsp;</a></span>DAC_CR_TSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL2&#160;&#160;&#160;((uint32_t)0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSEL2[2:0] (DAC channel2 Trigger selection) </p>

</div>
</div>
<a id="ga9753b87f31e7106ecf77b2f01a99b237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9753b87f31e7106ecf77b2f01a99b237">&#9670;&nbsp;</a></span>DAC_CR_TSEL2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL2_0&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gac79323a6c81bfa5c8239b23cd3db737a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac79323a6c81bfa5c8239b23cd3db737a">&#9670;&nbsp;</a></span>DAC_CR_TSEL2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL2_1&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga9ad3da8a9c5fe9566d8ffe38916caaff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ad3da8a9c5fe9566d8ffe38916caaff">&#9670;&nbsp;</a></span>DAC_CR_TSEL2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_TSEL2_2&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga90491f31219d07175629eecdcdc9271e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90491f31219d07175629eecdcdc9271e">&#9670;&nbsp;</a></span>DAC_CR_WAVE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_WAVE1&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WAVE1<a href="DAC channel1 noise/triangle wave generation enable">1:0</a> </p>

</div>
</div>
<a id="ga0871e6466e3a7378103c431832ae525a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0871e6466e3a7378103c431832ae525a">&#9670;&nbsp;</a></span>DAC_CR_WAVE1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_WAVE1_0&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga48e167ae02d2ad5bc9fd30c2f8ea5b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48e167ae02d2ad5bc9fd30c2f8ea5b37">&#9670;&nbsp;</a></span>DAC_CR_WAVE1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_WAVE1_1&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gacf24e48cf288db4a4643057dd09e3a7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf24e48cf288db4a4643057dd09e3a7b">&#9670;&nbsp;</a></span>DAC_CR_WAVE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_WAVE2&#160;&#160;&#160;((uint32_t)0x00C00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WAVE2<a href="DAC channel2 noise/triangle wave generation enable">1:0</a> </p>

</div>
</div>
<a id="ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">&#9670;&nbsp;</a></span>DAC_CR_WAVE2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_WAVE2_0&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga4798bf254010b442b4ac4288c2f1b65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4798bf254010b442b4ac4288c2f1b65f">&#9670;&nbsp;</a></span>DAC_CR_WAVE2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR_WAVE2_1&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga0d34667f8f4b753689c8c936c28471c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d34667f8f4b753689c8c936c28471c5">&#9670;&nbsp;</a></span>DAC_DHR12L1_DACC1DHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12L1_DACC1DHR&#160;&#160;&#160;((uint16_t)0xFFF0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit Left aligned data </p>

</div>
</div>
<a id="ga0f66bd794202221e1a55547673b7abab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f66bd794202221e1a55547673b7abab">&#9670;&nbsp;</a></span>DAC_DHR12L2_DACC2DHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12L2_DACC2DHR&#160;&#160;&#160;((uint16_t)0xFFF0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit Left aligned data </p>

</div>
</div>
<a id="ga203db656bfef6fedee17b99fb77b1bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga203db656bfef6fedee17b99fb77b1bdd">&#9670;&nbsp;</a></span>DAC_DHR12LD_DACC1DHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12LD_DACC1DHR&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit Left aligned data </p>

</div>
</div>
<a id="ga8421d613b182aab8d6c58592bcda6c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8421d613b182aab8d6c58592bcda6c17">&#9670;&nbsp;</a></span>DAC_DHR12LD_DACC2DHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12LD_DACC2DHR&#160;&#160;&#160;((uint32_t)0xFFF00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit Left aligned data </p>

</div>
</div>
<a id="ga5295b5cb7f5d71ed2e8a310deb00013d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5295b5cb7f5d71ed2e8a310deb00013d">&#9670;&nbsp;</a></span>DAC_DHR12R1_DACC1DHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12R1_DACC1DHR&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit Right aligned data </p>

</div>
</div>
<a id="ga7506e369b37d55826042b540b10e44c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7506e369b37d55826042b540b10e44c7">&#9670;&nbsp;</a></span>DAC_DHR12R2_DACC2DHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12R2_DACC2DHR&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit Right aligned data </p>

</div>
</div>
<a id="gaca45719f3d365c9495bdcf6364ae59f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca45719f3d365c9495bdcf6364ae59f8">&#9670;&nbsp;</a></span>DAC_DHR12RD_DACC1DHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12RD_DACC1DHR&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit Right aligned data </p>

</div>
</div>
<a id="ga3edd68db1697af93027e05f6b764c540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3edd68db1697af93027e05f6b764c540">&#9670;&nbsp;</a></span>DAC_DHR12RD_DACC2DHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12RD_DACC2DHR&#160;&#160;&#160;((uint32_t)0x0FFF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit Right aligned data </p>

</div>
</div>
<a id="gae1fc9f022fe4a08f67c51646177b26cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1fc9f022fe4a08f67c51646177b26cb">&#9670;&nbsp;</a></span>DAC_DHR8R1_DACC1DHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR8R1_DACC1DHR&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 8-bit Right aligned data </p>

</div>
</div>
<a id="ga7da94dc053e6637efb9ccb57b7ae481c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7da94dc053e6637efb9ccb57b7ae481c">&#9670;&nbsp;</a></span>DAC_DHR8R2_DACC2DHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR8R2_DACC2DHR&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 8-bit Right aligned data </p>

</div>
</div>
<a id="ga9aee01ad181fa5b541864ed62907d70d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9aee01ad181fa5b541864ed62907d70d">&#9670;&nbsp;</a></span>DAC_DHR8RD_DACC1DHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR8RD_DACC1DHR&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 8-bit Right aligned data </p>

</div>
</div>
<a id="gae31631eaac76ebecb059918c351ef3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae31631eaac76ebecb059918c351ef3c9">&#9670;&nbsp;</a></span>DAC_DHR8RD_DACC2DHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR8RD_DACC2DHR&#160;&#160;&#160;((uint16_t)0xFF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 8-bit Right aligned data </p>

</div>
</div>
<a id="ga5b4192938e039dc25a7df8fcc5f3932a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b4192938e039dc25a7df8fcc5f3932a">&#9670;&nbsp;</a></span>DAC_DOR1_DACC1DOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DOR1_DACC1DOR&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 data output </p>

</div>
</div>
<a id="gacaaa39c1e82279918918b072fd56db04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaaa39c1e82279918918b072fd56db04">&#9670;&nbsp;</a></span>DAC_DOR2_DACC2DOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DOR2_DACC2DOR&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 data output </p>

</div>
</div>
<a id="ga7d2048d6b521fb0946dc8c4e577a49c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d2048d6b521fb0946dc8c4e577a49c0">&#9670;&nbsp;</a></span>DAC_SR_DMAUDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_DMAUDR1&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 DMA underrun flag </p>

</div>
</div>
<a id="gaf16e48ab85d9261c5b599c56b14aea5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf16e48ab85d9261c5b599c56b14aea5d">&#9670;&nbsp;</a></span>DAC_SR_DMAUDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_DMAUDR2&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 DMA underrun flag </p>

</div>
</div>
<a id="ga970ef02dffaceb35ff1dd7aceb67acdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga970ef02dffaceb35ff1dd7aceb67acdd">&#9670;&nbsp;</a></span>DAC_SWTRIGR_SWTRIG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SWTRIGR_SWTRIG1&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 software trigger </p>

</div>
</div>
<a id="gaf0e53585b505d21f5c457476bd5a18f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0e53585b505d21f5c457476bd5a18f8">&#9670;&nbsp;</a></span>DAC_SWTRIGR_SWTRIG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SWTRIGR_SWTRIG2&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 software trigger </p>

</div>
</div>
<a id="gac503a3c7cb5acef966dc5b0b645944eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac503a3c7cb5acef966dc5b0b645944eb">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_CAN1_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_CAN1_STOP&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug CAN1 stopped when Core is halted </p>

</div>
</div>
<a id="gab66d79e9b95ef54e109aa7b069201b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab66d79e9b95ef54e109aa7b069201b58">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_CAN2_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_CAN2_STOP&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug CAN2 stopped when Core is halted </p>

</div>
</div>
<a id="ga74c71dedb4221750d7e3d8237c8b7846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74c71dedb4221750d7e3d8237c8b7846">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBUS timeout mode stopped when Core is halted </p>

</div>
</div>
<a id="gac13c4459ef41174c5f40b7f3f96bc075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac13c4459ef41174c5f40b7f3f96bc075">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBUS timeout mode stopped when Core is halted </p>

</div>
</div>
<a id="ga06e02885e11d05135dd967b33fad68f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06e02885e11d05135dd967b33fad68f1">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_IWDG_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_IWDG_STOP&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Independent Watchdog stopped when Core is halted </p>

</div>
</div>
<a id="ga037c80fe1d7308cee68245715ef6cd9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga037c80fe1d7308cee68245715ef6cd9a">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_SLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_SLEEP&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Sleep Mode </p>

</div>
</div>
<a id="ga107a9396d63c892a8e614897c9d0b132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga107a9396d63c892a8e614897c9d0b132">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_STANDBY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_STANDBY&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Standby mode </p>

</div>
</div>
<a id="gaf511f21a8de5b0b66c862915eee8bf75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf511f21a8de5b0b66c862915eee8bf75">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_STOP&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Stop Mode </p>

</div>
</div>
<a id="ga44df04d2075cec31b160df59357168de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44df04d2075cec31b160df59357168de">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM10_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM10_STOP&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug TIM10 stopped when Core is halted </p>

</div>
</div>
<a id="gaa1e4ff4e5582e146f1fc6f6731fddc58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1e4ff4e5582e146f1fc6f6731fddc58">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM11_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM11_STOP&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug TIM11 stopped when Core is halted </p>

</div>
</div>
<a id="gac0c0745ffe127802d59aa73b483dc744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0c0745ffe127802d59aa73b483dc744">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM12_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM12_STOP&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug TIM12 stopped when Core is halted </p>

</div>
</div>
<a id="ga3a25f2fb948b645c00ed9f986aaa535a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a25f2fb948b645c00ed9f986aaa535a">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM13_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM13_STOP&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug TIM13 stopped when Core is halted </p>

</div>
</div>
<a id="ga24da33fc97703f7fb374615dbb0c705c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24da33fc97703f7fb374615dbb0c705c">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM14_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM14_STOP&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug TIM14 stopped when Core is halted </p>

</div>
</div>
<a id="ga923048ee6f3ae804ae377d2d259456e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga923048ee6f3ae804ae377d2d259456e4">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM15_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM15_STOP&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug TIM15 stopped when Core is halted </p>

</div>
</div>
<a id="ga69023f8b781539ccb233f76de6284ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69023f8b781539ccb233f76de6284ce3">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM16_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM16_STOP&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug TIM16 stopped when Core is halted </p>

</div>
</div>
<a id="ga7a617b659cc61d947515e2d52f1f2f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a617b659cc61d947515e2d52f1f2f92">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM17_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM17_STOP&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug TIM17 stopped when Core is halted </p>

</div>
</div>
<a id="ga5a786a8fa8a1c85e30265e76cdea814d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a786a8fa8a1c85e30265e76cdea814d">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM1_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM1_STOP&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1 counter stopped when core is halted </p>

</div>
</div>
<a id="gaaa1ee73c14e640c4e97041a9ce3e221a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa1ee73c14e640c4e97041a9ce3e221a">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM2_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM2_STOP&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM2 counter stopped when core is halted </p>

</div>
</div>
<a id="gac6801756368b597301f4098b69bce4e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6801756368b597301f4098b69bce4e7">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM3_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM3_STOP&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM3 counter stopped when core is halted </p>

</div>
</div>
<a id="ga7d562f812de81b99c6701d74812818fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d562f812de81b99c6701d74812818fa">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM4_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM4_STOP&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM4 counter stopped when core is halted </p>

</div>
</div>
<a id="ga81d1915feb949e71f129ace7519abfee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81d1915feb949e71f129ace7519abfee">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM5_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM5_STOP&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM5 counter stopped when core is halted </p>

</div>
</div>
<a id="ga583b3b400b2ebf72da6cee21226d00e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga583b3b400b2ebf72da6cee21226d00e5">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM6_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM6_STOP&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM6 counter stopped when core is halted </p>

</div>
</div>
<a id="ga26379796d6900f536c1860e252d195f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26379796d6900f536c1860e252d195f5">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM7_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM7_STOP&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM7 counter stopped when core is halted </p>

</div>
</div>
<a id="gade7b4ae5a5e402aa66af991fb174b83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade7b4ae5a5e402aa66af991fb174b83a">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM8_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM8_STOP&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM8 counter stopped when core is halted </p>

</div>
</div>
<a id="gaaa53454227eeb503a681d32049b07b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa53454227eeb503a681d32049b07b74">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_TIM9_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_TIM9_STOP&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug TIM9 stopped when Core is halted </p>

</div>
</div>
<a id="ga626bea771c7fdb87e515685104d3a562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga626bea771c7fdb87e515685104d3a562">&#9670;&nbsp;</a></span>DBGMCU_CR_DBG_WWDG_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_DBG_WWDG_STOP&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Window Watchdog stopped when Core is halted </p>

</div>
</div>
<a id="ga9034b6eb9d4dceadffc6a1d1959056c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9034b6eb9d4dceadffc6a1d1959056c9">&#9670;&nbsp;</a></span>DBGMCU_CR_TRACE_IOEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_TRACE_IOEN&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trace Pin Assignment Control </p>

</div>
</div>
<a id="gaa1395189e10bdbc37bce9ea480e22d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1395189e10bdbc37bce9ea480e22d10">&#9670;&nbsp;</a></span>DBGMCU_CR_TRACE_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_TRACE_MODE&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRACE_MODE[1:0] bits (Trace Pin Assignment Control) </p>

</div>
</div>
<a id="ga2d41a4027853783633d929a43f8d6d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d41a4027853783633d929a43f8d6d85">&#9670;&nbsp;</a></span>DBGMCU_CR_TRACE_MODE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_TRACE_MODE_0&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga7ba3a830051b53d43d850768242c503e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ba3a830051b53d43d850768242c503e">&#9670;&nbsp;</a></span>DBGMCU_CR_TRACE_MODE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_CR_TRACE_MODE_1&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gafd961fcddc40341a817a9ec85b7c80ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd961fcddc40341a817a9ec85b7c80ac">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_DEV_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_DEV_ID&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Identifier </p>

</div>
</div>
<a id="ga887eb26364a8693355024ca203323165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga887eb26364a8693355024ca203323165">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REV_ID[15:0] bits (Revision Identifier) </p>

</div>
</div>
<a id="ga223ec71b13697d1d94ac910d74dda1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga223ec71b13697d1d94ac910d74dda1a4">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga2c43be5f3bf427d9e5c5cb53c71c56c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c43be5f3bf427d9e5c5cb53c71c56c5">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga0770975f537cee88759c533cce1985c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0770975f537cee88759c533cce1985c7">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_10&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 10 </p>

</div>
</div>
<a id="ga217da836fc3089b44a9d9c3daff40c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga217da836fc3089b44a9d9c3daff40c75">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_11&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 11 </p>

</div>
</div>
<a id="gae27909354dd0b18756072ab3a3939e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae27909354dd0b18756072ab3a3939e91">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_12&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 12 </p>

</div>
</div>
<a id="ga300efe7db3358b63a83133901ab507ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga300efe7db3358b63a83133901ab507ac">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_13&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 13 </p>

</div>
</div>
<a id="gaf7664e599c06b8f00398d9c84deec607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7664e599c06b8f00398d9c84deec607">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_14&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 14 </p>

</div>
</div>
<a id="ga027015a672a0e61e0b8494b2f3d04c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga027015a672a0e61e0b8494b2f3d04c74">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_15&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 15 </p>

</div>
</div>
<a id="gafd0c09bab9658d492fadbb6d8e926ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd0c09bab9658d492fadbb6d8e926ead">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga1591e5e3e0ac1cf9a677e4ee7de14736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1591e5e3e0ac1cf9a677e4ee7de14736">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gae6c2934497d6e9611d0f0de63705a45d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6c2934497d6e9611d0f0de63705a45d">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_4&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga2c2b20d6c7ba5ec12ed0aa8aacade921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2b20d6c7ba5ec12ed0aa8aacade921">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_5&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga777e36bfca8dbb754b1407be5d0f712b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga777e36bfca8dbb754b1407be5d0f712b">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga7ebea4db4ccddeeacfecb181ec8763e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ebea4db4ccddeeacfecb181ec8763e3">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_7&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga1fb637a05555ad0cf9f1308184822c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fb637a05555ad0cf9f1308184822c0a">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_8&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 8 </p>

</div>
</div>
<a id="gaf24a517f96a59284e5b7c27c521050f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf24a517f96a59284e5b7c27c521050f7">&#9670;&nbsp;</a></span>DBGMCU_IDCODE_REV_ID_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_IDCODE_REV_ID_9&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 9 </p>

</div>
</div>
<a id="ga2c008055878f08bc33b006847890ac53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c008055878f08bc33b006847890ac53">&#9670;&nbsp;</a></span>DMA_CCR1_CIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_CIRC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a id="ga9512b76e871908af4777604e42676be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9512b76e871908af4777604e42676be4">&#9670;&nbsp;</a></span>DMA_CCR1_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a id="ga387640bb30564cbc9479b9e4207d75a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga387640bb30564cbc9479b9e4207d75a9">&#9670;&nbsp;</a></span>DMA_CCR1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_EN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a id="ga3f14fe0da3c0d3252002b194097108a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f14fe0da3c0d3252002b194097108a9">&#9670;&nbsp;</a></span>DMA_CCR1_HTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_HTIE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a id="ga274c65bc7120061ed73fb4aca02bc1a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga274c65bc7120061ed73fb4aca02bc1a8">&#9670;&nbsp;</a></span>DMA_CCR1_MEM2MEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_MEM2MEM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory to memory mode </p>

</div>
</div>
<a id="gac0af4a5f4c3e3dab2b6d06f3c11b2882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0af4a5f4c3e3dab2b6d06f3c11b2882">&#9670;&nbsp;</a></span>DMA_CCR1_MINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_MINC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a id="gaf5f99b77927f2266f275dbbb21b1470f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5f99b77927f2266f275dbbb21b1470f">&#9670;&nbsp;</a></span>DMA_CCR1_MSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_MSIZE&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a id="gad55531c87343e2c7a0a7b463903525bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad55531c87343e2c7a0a7b463903525bc">&#9670;&nbsp;</a></span>DMA_CCR1_MSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_MSIZE_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga1be46e87afa09b40f2efd0b00ea552cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1be46e87afa09b40f2efd0b00ea552cb">&#9670;&nbsp;</a></span>DMA_CCR1_MSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_MSIZE_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga03421fb76491fccc4b1e6b469570b995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03421fb76491fccc4b1e6b469570b995">&#9670;&nbsp;</a></span>DMA_CCR1_PINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_PINC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a id="ga60b17026db327aaaf6368f13e6f2d358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60b17026db327aaaf6368f13e6f2d358">&#9670;&nbsp;</a></span>DMA_CCR1_PL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_PL&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PL[1:0] bits(Channel Priority level) </p>

</div>
</div>
<a id="gabcfa498b39ded500e6d2c895b26cda70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcfa498b39ded500e6d2c895b26cda70">&#9670;&nbsp;</a></span>DMA_CCR1_PL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_PL_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaf158a0849c5c1cb8ff35f29770c71375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf158a0849c5c1cb8ff35f29770c71375">&#9670;&nbsp;</a></span>DMA_CCR1_PL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_PL_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga5e7e53a0b94fa38dc14f2f9d4f99c768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e7e53a0b94fa38dc14f2f9d4f99c768">&#9670;&nbsp;</a></span>DMA_CCR1_PSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_PSIZE&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a id="ga4c5e8b15368d6baca1f74fabde8dab06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c5e8b15368d6baca1f74fabde8dab06">&#9670;&nbsp;</a></span>DMA_CCR1_PSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_PSIZE_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga87f1e7b62988eea6758b482ab3deb707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87f1e7b62988eea6758b482ab3deb707">&#9670;&nbsp;</a></span>DMA_CCR1_PSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_PSIZE_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gace00470cb24c0cf4e8c92541a3cc695c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace00470cb24c0cf4e8c92541a3cc695c">&#9670;&nbsp;</a></span>DMA_CCR1_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_TCIE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a id="ga2cf72c1527c7610bcecb03816338b262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cf72c1527c7610bcecb03816338b262">&#9670;&nbsp;</a></span>DMA_CCR1_TEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR1_TEIE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a id="ga8419395c2413c1c5a39293fe3c51b043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8419395c2413c1c5a39293fe3c51b043">&#9670;&nbsp;</a></span>DMA_CCR2_CIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_CIRC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a id="ga5bbde7db83e7bc9df673acffb5d1c6d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bbde7db83e7bc9df673acffb5d1c6d3">&#9670;&nbsp;</a></span>DMA_CCR2_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a id="gacfb96436a038c7077828511d100d4a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfb96436a038c7077828511d100d4a47">&#9670;&nbsp;</a></span>DMA_CCR2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_EN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a id="gab10c029da9cab8f0166fc0a4d386a6e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab10c029da9cab8f0166fc0a4d386a6e1">&#9670;&nbsp;</a></span>DMA_CCR2_HTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_HTIE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a id="ga24c6020357c18552920f3a581459f9e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24c6020357c18552920f3a581459f9e8">&#9670;&nbsp;</a></span>DMA_CCR2_MEM2MEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_MEM2MEM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory to memory mode </p>

</div>
</div>
<a id="gaae69693512a969cb7d71ffb697cc89fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae69693512a969cb7d71ffb697cc89fb">&#9670;&nbsp;</a></span>DMA_CCR2_MINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_MINC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a id="ga62b4a55399708faa6abad771fd3cff5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62b4a55399708faa6abad771fd3cff5a">&#9670;&nbsp;</a></span>DMA_CCR2_MSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_MSIZE&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a id="ga590d9af747a3b70102c0899abbbd2930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga590d9af747a3b70102c0899abbbd2930">&#9670;&nbsp;</a></span>DMA_CCR2_MSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_MSIZE_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga3a602816e76397bf90f4394193065984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a602816e76397bf90f4394193065984">&#9670;&nbsp;</a></span>DMA_CCR2_MSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_MSIZE_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga662ac6a62bd2759b8e254d979b94fd34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga662ac6a62bd2759b8e254d979b94fd34">&#9670;&nbsp;</a></span>DMA_CCR2_PINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_PINC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a id="ga03e599da7a5da32129aaeb7b123e5c87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03e599da7a5da32129aaeb7b123e5c87">&#9670;&nbsp;</a></span>DMA_CCR2_PL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_PL&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a id="gaead3fb380db524c848a31d49d7dbedcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaead3fb380db524c848a31d49d7dbedcd">&#9670;&nbsp;</a></span>DMA_CCR2_PL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_PL_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga80cbce6e70c5ffdf03c885791b35c116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80cbce6e70c5ffdf03c885791b35c116">&#9670;&nbsp;</a></span>DMA_CCR2_PL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_PL_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga0f7159145fe396545b94eab4449c6487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f7159145fe396545b94eab4449c6487">&#9670;&nbsp;</a></span>DMA_CCR2_PSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_PSIZE&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a id="ga9493e150e5c1946483530b346744a6f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9493e150e5c1946483530b346744a6f5">&#9670;&nbsp;</a></span>DMA_CCR2_PSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_PSIZE_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga60acc9d4a361d491459dba62f820d9a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60acc9d4a361d491459dba62f820d9a4">&#9670;&nbsp;</a></span>DMA_CCR2_PSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_PSIZE_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga72231403a4703c8f9b30c31519905f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72231403a4703c8f9b30c31519905f17">&#9670;&nbsp;</a></span>DMA_CCR2_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_TCIE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a id="ga39ce03a92cd76c66d01555d2a7565005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39ce03a92cd76c66d01555d2a7565005">&#9670;&nbsp;</a></span>DMA_CCR2_TEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR2_TEIE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a id="ga95188ea292b73cead43bc83578818499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95188ea292b73cead43bc83578818499">&#9670;&nbsp;</a></span>DMA_CCR3_CIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_CIRC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a id="ga678a5d91e74ce581cba96143eff3e6f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga678a5d91e74ce581cba96143eff3e6f7">&#9670;&nbsp;</a></span>DMA_CCR3_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a id="ga0fa49b0ad3de90cc1c426b10cf1c191f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fa49b0ad3de90cc1c426b10cf1c191f">&#9670;&nbsp;</a></span>DMA_CCR3_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_EN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a id="ga8119a569028b6a6ff49db72f88be1c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8119a569028b6a6ff49db72f88be1c3b">&#9670;&nbsp;</a></span>DMA_CCR3_HTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_HTIE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a id="ga70d1178c083a156368dc20af8f45c2e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70d1178c083a156368dc20af8f45c2e8">&#9670;&nbsp;</a></span>DMA_CCR3_MEM2MEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_MEM2MEM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory to memory mode ****************** Bit definition for DMA_CCR4 register </p>

</div>
</div>
<a id="ga3e2abdd06dc67e7ce3eb58e2c1173708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e2abdd06dc67e7ce3eb58e2c1173708">&#9670;&nbsp;</a></span>DMA_CCR3_MINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_MINC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a id="gadcb2577046f5e8dbae1752bd399c1635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcb2577046f5e8dbae1752bd399c1635">&#9670;&nbsp;</a></span>DMA_CCR3_MSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_MSIZE&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a id="gaee6efcb54d1fec2de2dd5dfc06d56203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee6efcb54d1fec2de2dd5dfc06d56203">&#9670;&nbsp;</a></span>DMA_CCR3_MSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_MSIZE_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga13f2bbe729a55547ae88af0d898615ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13f2bbe729a55547ae88af0d898615ca">&#9670;&nbsp;</a></span>DMA_CCR3_MSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_MSIZE_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga68902d94629100d88a45d0367f802f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68902d94629100d88a45d0367f802f64">&#9670;&nbsp;</a></span>DMA_CCR3_PINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_PINC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a id="ga3882481a886166b84696ec3747a5185f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3882481a886166b84696ec3747a5185f">&#9670;&nbsp;</a></span>DMA_CCR3_PL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_PL&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a id="ga946f5281d2b10185b79ad216a3a0c6bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga946f5281d2b10185b79ad216a3a0c6bd">&#9670;&nbsp;</a></span>DMA_CCR3_PL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_PL_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga31df7655887ca23e40918b6c73f0e79a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31df7655887ca23e40918b6c73f0e79a">&#9670;&nbsp;</a></span>DMA_CCR3_PL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_PL_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaaae55191f69fc976c45423422fe05855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaae55191f69fc976c45423422fe05855">&#9670;&nbsp;</a></span>DMA_CCR3_PSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_PSIZE&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a id="ga61d6c70b2dc2a536356135e5de21bbee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61d6c70b2dc2a536356135e5de21bbee">&#9670;&nbsp;</a></span>DMA_CCR3_PSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_PSIZE_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga1deb51665fb2061411534cedd06dbbb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1deb51665fb2061411534cedd06dbbb9">&#9670;&nbsp;</a></span>DMA_CCR3_PSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_PSIZE_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gadc09c8f9356f8a0d6443d7403a4d405c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc09c8f9356f8a0d6443d7403a4d405c">&#9670;&nbsp;</a></span>DMA_CCR3_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_TCIE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a id="ga8dd2fcd28d0aa8df1ca1bdd3211d455d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dd2fcd28d0aa8df1ca1bdd3211d455d">&#9670;&nbsp;</a></span>DMA_CCR3_TEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR3_TEIE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a id="ga275ab42b13b8a78755581808efea0fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga275ab42b13b8a78755581808efea0fdb">&#9670;&nbsp;</a></span>DMA_CCR4_CIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_CIRC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a id="ga8205d7602eb7d732726b9e52011e6c72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8205d7602eb7d732726b9e52011e6c72">&#9670;&nbsp;</a></span>DMA_CCR4_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a id="ga03ba637aa09839dd4866d9b79da64271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03ba637aa09839dd4866d9b79da64271">&#9670;&nbsp;</a></span>DMA_CCR4_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_EN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a id="ga07b1143740ddbb57e6a88a0c1efe6f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07b1143740ddbb57e6a88a0c1efe6f67">&#9670;&nbsp;</a></span>DMA_CCR4_HTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_HTIE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a id="gabd5dfffd772e5efa02bf7206f9d01011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd5dfffd772e5efa02bf7206f9d01011">&#9670;&nbsp;</a></span>DMA_CCR4_MEM2MEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_MEM2MEM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory to memory mode </p>

</div>
</div>
<a id="ga390c755f21506c08ff22795ba294eb1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga390c755f21506c08ff22795ba294eb1b">&#9670;&nbsp;</a></span>DMA_CCR4_MINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_MINC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a id="gaca0c3bc34f23d75850aa05254d4a43d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca0c3bc34f23d75850aa05254d4a43d9">&#9670;&nbsp;</a></span>DMA_CCR4_MSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_MSIZE&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a id="ga6bb8ec64346554aa20529e059816ec51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bb8ec64346554aa20529e059816ec51">&#9670;&nbsp;</a></span>DMA_CCR4_MSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_MSIZE_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaeb05890600e52d6a7bcac29858ae53b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb05890600e52d6a7bcac29858ae53b7">&#9670;&nbsp;</a></span>DMA_CCR4_MSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_MSIZE_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga9a3f35660940e5f9b21bfbcde24a963b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a3f35660940e5f9b21bfbcde24a963b">&#9670;&nbsp;</a></span>DMA_CCR4_PINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_PINC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a id="ga438f94eb5444944e340bb5be9b4abdb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga438f94eb5444944e340bb5be9b4abdb0">&#9670;&nbsp;</a></span>DMA_CCR4_PL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_PL&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a id="ga14772bf86f8d00386f824a974d0930e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14772bf86f8d00386f824a974d0930e7">&#9670;&nbsp;</a></span>DMA_CCR4_PL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_PL_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gae28029a2215d23ef03ef29e0b096594b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae28029a2215d23ef03ef29e0b096594b">&#9670;&nbsp;</a></span>DMA_CCR4_PL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_PL_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaf0234f5972817bd3f211a4418b960992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0234f5972817bd3f211a4418b960992">&#9670;&nbsp;</a></span>DMA_CCR4_PSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_PSIZE&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a id="ga291a24527a4fd15fbb4bde1b86a9d1a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga291a24527a4fd15fbb4bde1b86a9d1a1">&#9670;&nbsp;</a></span>DMA_CCR4_PSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_PSIZE_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gab59a122427b47da8917ec847c2a11a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab59a122427b47da8917ec847c2a11a6d">&#9670;&nbsp;</a></span>DMA_CCR4_PSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_PSIZE_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga0ecd535728f0a5e20acd4ca40a6e385a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ecd535728f0a5e20acd4ca40a6e385a">&#9670;&nbsp;</a></span>DMA_CCR4_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_TCIE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a id="ga352bfbd9d24983387b21755f6680e63b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga352bfbd9d24983387b21755f6680e63b">&#9670;&nbsp;</a></span>DMA_CCR4_TEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR4_TEIE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a id="ga2cdbfb907f2b03485e5555d986245595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cdbfb907f2b03485e5555d986245595">&#9670;&nbsp;</a></span>DMA_CCR5_CIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_CIRC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a id="gaf68005a27ead66cb968d430edaa766ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf68005a27ead66cb968d430edaa766ee">&#9670;&nbsp;</a></span>DMA_CCR5_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a id="ga4b326a9a20d8f2ede71a1230cfc6e037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b326a9a20d8f2ede71a1230cfc6e037">&#9670;&nbsp;</a></span>DMA_CCR5_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_EN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a id="ga707914f7d14246d7c993d24ba5d29f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga707914f7d14246d7c993d24ba5d29f7f">&#9670;&nbsp;</a></span>DMA_CCR5_HTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_HTIE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a id="ga07bea0e12e0ac706a6f7c448124ef9a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07bea0e12e0ac706a6f7c448124ef9a4">&#9670;&nbsp;</a></span>DMA_CCR5_MEM2MEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_MEM2MEM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory to memory mode enable </p>

</div>
</div>
<a id="ga96c1a50b68634e208e1635bb58abf11d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96c1a50b68634e208e1635bb58abf11d">&#9670;&nbsp;</a></span>DMA_CCR5_MINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_MINC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a id="gafbd29cd4f313c5bdd5977263443fa669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbd29cd4f313c5bdd5977263443fa669">&#9670;&nbsp;</a></span>DMA_CCR5_MSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_MSIZE&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a id="ga078b357481a99e295deccf8fcdf47cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga078b357481a99e295deccf8fcdf47cf7">&#9670;&nbsp;</a></span>DMA_CCR5_MSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_MSIZE_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga4cf8c01c46bfbaa062fc98cf15ea25f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cf8c01c46bfbaa062fc98cf15ea25f7">&#9670;&nbsp;</a></span>DMA_CCR5_MSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_MSIZE_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga762ef78adaa655d9f18da462d7f80e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga762ef78adaa655d9f18da462d7f80e16">&#9670;&nbsp;</a></span>DMA_CCR5_PINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_PINC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a id="ga0ff8c18d3a085e78a44f45edc0b1db14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ff8c18d3a085e78a44f45edc0b1db14">&#9670;&nbsp;</a></span>DMA_CCR5_PL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_PL&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a id="gacb8a9b336b448ef4cb5cc0d1bbb5ae6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb8a9b336b448ef4cb5cc0d1bbb5ae6e">&#9670;&nbsp;</a></span>DMA_CCR5_PL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_PL_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga518692360d821bb30cf836e8c9558c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga518692360d821bb30cf836e8c9558c5c">&#9670;&nbsp;</a></span>DMA_CCR5_PL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_PL_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga1ee4f4f04c32985ad1797f9cb3164519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ee4f4f04c32985ad1797f9cb3164519">&#9670;&nbsp;</a></span>DMA_CCR5_PSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_PSIZE&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a id="ga2c7ca44fb42b772ff1f75b6481a75c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c7ca44fb42b772ff1f75b6481a75c9c">&#9670;&nbsp;</a></span>DMA_CCR5_PSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_PSIZE_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga1295ed99d6e5ff626a3929ac4f79ff9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1295ed99d6e5ff626a3929ac4f79ff9d">&#9670;&nbsp;</a></span>DMA_CCR5_PSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_PSIZE_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga7bc3e08b6c055364158cfdbf53a18344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bc3e08b6c055364158cfdbf53a18344">&#9670;&nbsp;</a></span>DMA_CCR5_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_TCIE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a id="ga8976e26126b10cb911e81890b94e09cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8976e26126b10cb911e81890b94e09cb">&#9670;&nbsp;</a></span>DMA_CCR5_TEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR5_TEIE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a id="gab3f17ba2bc4e54fd8f7aab802ab700c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f17ba2bc4e54fd8f7aab802ab700c8">&#9670;&nbsp;</a></span>DMA_CCR6_CIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_CIRC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a id="ga99cafc3705aa4f224d1a4f804756c9f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99cafc3705aa4f224d1a4f804756c9f5">&#9670;&nbsp;</a></span>DMA_CCR6_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a id="gaa390cdfed63dd4e80b9b36ff509a5e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa390cdfed63dd4e80b9b36ff509a5e62">&#9670;&nbsp;</a></span>DMA_CCR6_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_EN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a id="ga23bae5accea3b2a305debbc7469c7863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23bae5accea3b2a305debbc7469c7863">&#9670;&nbsp;</a></span>DMA_CCR6_HTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_HTIE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a id="gaf83d9d61b227309201fc9c6662c294d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf83d9d61b227309201fc9c6662c294d7">&#9670;&nbsp;</a></span>DMA_CCR6_MEM2MEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_MEM2MEM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory to memory mode </p>

</div>
</div>
<a id="ga2da9ce010cf743a549c20cd545beb1d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2da9ce010cf743a549c20cd545beb1d8">&#9670;&nbsp;</a></span>DMA_CCR6_MINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_MINC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a id="ga05ae53e204d28c22aab4e4065cf836c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05ae53e204d28c22aab4e4065cf836c8">&#9670;&nbsp;</a></span>DMA_CCR6_MSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_MSIZE&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a id="ga3aabd7ba4fb157fd7ee98986330a5d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aabd7ba4fb157fd7ee98986330a5d4c">&#9670;&nbsp;</a></span>DMA_CCR6_MSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_MSIZE_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga1338ae6c9e4c7b8795796136c98670a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1338ae6c9e4c7b8795796136c98670a9">&#9670;&nbsp;</a></span>DMA_CCR6_MSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_MSIZE_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga772b475bf4486556456f0c915433a078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga772b475bf4486556456f0c915433a078">&#9670;&nbsp;</a></span>DMA_CCR6_PINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_PINC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a id="ga9450899a6841c10c33c6de7b6ef517f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9450899a6841c10c33c6de7b6ef517f9">&#9670;&nbsp;</a></span>DMA_CCR6_PL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_PL&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a id="ga32b6403dbb0eb6c75a0eb947ef8140c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32b6403dbb0eb6c75a0eb947ef8140c7">&#9670;&nbsp;</a></span>DMA_CCR6_PL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_PL_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga0b07ce0ad36a27a76d5c2738cfdac7ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b07ce0ad36a27a76d5c2738cfdac7ab">&#9670;&nbsp;</a></span>DMA_CCR6_PL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_PL_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga709ecd29ac92652352442978d19c0d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga709ecd29ac92652352442978d19c0d18">&#9670;&nbsp;</a></span>DMA_CCR6_PSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_PSIZE&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a id="ga01f57663551eb1644c8dbd114f6614a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01f57663551eb1644c8dbd114f6614a0">&#9670;&nbsp;</a></span>DMA_CCR6_PSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_PSIZE_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gac737faa55be44e20c09343be2152538b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac737faa55be44e20c09343be2152538b">&#9670;&nbsp;</a></span>DMA_CCR6_PSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_PSIZE_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac7c284e6d04517cb47fd401bb02fc152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7c284e6d04517cb47fd401bb02fc152">&#9670;&nbsp;</a></span>DMA_CCR6_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_TCIE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a id="ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5">&#9670;&nbsp;</a></span>DMA_CCR6_TEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR6_TEIE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a id="ga666b8d997ea29a9a6a1543fa66881a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga666b8d997ea29a9a6a1543fa66881a87">&#9670;&nbsp;</a></span>DMA_CCR7_CIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_CIRC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a id="ga171e60ec8ec8d40bd7ede02394fe462a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga171e60ec8ec8d40bd7ede02394fe462a">&#9670;&nbsp;</a></span>DMA_CCR7_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a id="gadd71615f84eb85443ca3c5a346ad941a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd71615f84eb85443ca3c5a346ad941a">&#9670;&nbsp;</a></span>DMA_CCR7_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_EN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a id="ga00add0c51b7f2be5216b4d9c9bfb482d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00add0c51b7f2be5216b4d9c9bfb482d">&#9670;&nbsp;</a></span>DMA_CCR7_HTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_HTIE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a id="gad7aec8d57e5f2c62be5cae2f8d134948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7aec8d57e5f2c62be5cae2f8d134948">&#9670;&nbsp;</a></span>DMA_CCR7_MEM2MEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_MEM2MEM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory to memory mode enable </p>

</div>
</div>
<a id="ga72f4c74798d6e3389ababb9b1c70375d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72f4c74798d6e3389ababb9b1c70375d">&#9670;&nbsp;</a></span>DMA_CCR7_MINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_MINC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a id="ga980efc51623b9dc2bc7377a6fa340a6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga980efc51623b9dc2bc7377a6fa340a6b">&#9670;&nbsp;</a></span>DMA_CCR7_MSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_MSIZE&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a id="ga78a8c4240d456e518aaf7524e06c9c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78a8c4240d456e518aaf7524e06c9c54">&#9670;&nbsp;</a></span>DMA_CCR7_MSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_MSIZE_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga4bdd0a51f96b2bfd2bf9c9259e93a506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bdd0a51f96b2bfd2bf9c9259e93a506">&#9670;&nbsp;</a></span>DMA_CCR7_MSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_MSIZE_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga1db13905f5813f7e63009c463d9784cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1db13905f5813f7e63009c463d9784cf">&#9670;&nbsp;</a></span>DMA_CCR7_PINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_PINC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a id="gacfb0ffacc49baf0a87ec97964c29a801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfb0ffacc49baf0a87ec97964c29a801">&#9670;&nbsp;</a></span>DMA_CCR7_PL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_PL&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a id="ga1ea041c610341674d5f3c0dec6474769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ea041c610341674d5f3c0dec6474769">&#9670;&nbsp;</a></span>DMA_CCR7_PL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_PL_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gad83de368de49aee0b03a5b180671974c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad83de368de49aee0b03a5b180671974c">&#9670;&nbsp;</a></span>DMA_CCR7_PL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_PL_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga543e1c261e0338c6353ce200db71ca16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga543e1c261e0338c6353ce200db71ca16">&#9670;&nbsp;</a></span>DMA_CCR7_PSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_PSIZE&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a id="gac22fc178469ac49b63892b777d01bf18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac22fc178469ac49b63892b777d01bf18">&#9670;&nbsp;</a></span>DMA_CCR7_PSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_PSIZE_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga17b93563b085e30086a6959311ef8556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17b93563b085e30086a6959311ef8556">&#9670;&nbsp;</a></span>DMA_CCR7_PSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_PSIZE_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga9ee626e57a25d83365bb9977473fac64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ee626e57a25d83365bb9977473fac64">&#9670;&nbsp;</a></span>DMA_CCR7_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_TCIE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a id="gaeb8b8909af2a6f397cfa9a0db25578e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb8b8909af2a6f397cfa9a0db25578e9">&#9670;&nbsp;</a></span>DMA_CCR7_TEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR7_TEIE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a id="ga4dc4e0220aa1355af31da320adc46e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dc4e0220aa1355af31da320adc46e19">&#9670;&nbsp;</a></span>DMA_CMAR1_MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR1_MA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a id="ga87bdf41371b8840c67eef7d9709e251e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87bdf41371b8840c67eef7d9709e251e">&#9670;&nbsp;</a></span>DMA_CMAR2_MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR2_MA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a id="ga28ac1f8f47528eab9454472a30998285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28ac1f8f47528eab9454472a30998285">&#9670;&nbsp;</a></span>DMA_CMAR3_MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR3_MA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a id="ga579544b63b9c56bd70218902594313f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga579544b63b9c56bd70218902594313f6">&#9670;&nbsp;</a></span>DMA_CMAR4_MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR4_MA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a id="ga76beec8af3bd0ceb2905c24fa00a957c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76beec8af3bd0ceb2905c24fa00a957c">&#9670;&nbsp;</a></span>DMA_CMAR5_MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR5_MA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a id="ga88187cb1bd9385601fce4fe69a420cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88187cb1bd9385601fce4fe69a420cad">&#9670;&nbsp;</a></span>DMA_CMAR6_MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR6_MA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a id="ga511636b3a71aaa2ae4ced1b30b3e805a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga511636b3a71aaa2ae4ced1b30b3e805a">&#9670;&nbsp;</a></span>DMA_CMAR7_MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR7_MA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a id="ga4a8da69a5631e89e54b5d138b8c0a139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a8da69a5631e89e54b5d138b8c0a139">&#9670;&nbsp;</a></span>DMA_CNDTR1_NDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR1_NDT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a id="ga5c9b2052eb35128233d719f6b4ec995d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c9b2052eb35128233d719f6b4ec995d">&#9670;&nbsp;</a></span>DMA_CNDTR2_NDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR2_NDT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a id="ga10d1cb5b77051c2e845033d77970fe61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10d1cb5b77051c2e845033d77970fe61">&#9670;&nbsp;</a></span>DMA_CNDTR3_NDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR3_NDT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a id="gab5c5291e36f5610b6fbc06a9a28baa2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5c5291e36f5610b6fbc06a9a28baa2b">&#9670;&nbsp;</a></span>DMA_CNDTR4_NDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR4_NDT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a id="gaffaace354e7c939d6b199d639a24bbb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffaace354e7c939d6b199d639a24bbb6">&#9670;&nbsp;</a></span>DMA_CNDTR5_NDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR5_NDT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a id="ga35dcc846e8e088220e6555d7388b8199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35dcc846e8e088220e6555d7388b8199">&#9670;&nbsp;</a></span>DMA_CNDTR6_NDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR6_NDT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a id="ga7063058cc300e14d1b90c0469eb4688a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7063058cc300e14d1b90c0469eb4688a">&#9670;&nbsp;</a></span>DMA_CNDTR7_NDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR7_NDT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a id="ga110deb1459d00898cbf29d06405cc09e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga110deb1459d00898cbf29d06405cc09e">&#9670;&nbsp;</a></span>DMA_CPAR1_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR1_PA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a id="gadf0272feeaba4aaf2dc745d21c6dab22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf0272feeaba4aaf2dc745d21c6dab22">&#9670;&nbsp;</a></span>DMA_CPAR2_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR2_PA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a id="gafb41094cbcf1cac82c20e55433bba245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb41094cbcf1cac82c20e55433bba245">&#9670;&nbsp;</a></span>DMA_CPAR3_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR3_PA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a id="ga5d96976601824fef159e69bf0c96f6ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d96976601824fef159e69bf0c96f6ff">&#9670;&nbsp;</a></span>DMA_CPAR4_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR4_PA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a id="ga26c22b129c9ca957e053d69c7b01dc94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26c22b129c9ca957e053d69c7b01dc94">&#9670;&nbsp;</a></span>DMA_CPAR5_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR5_PA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a id="ga545c0999ca0bdb03c3e7e1cbc48959ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga545c0999ca0bdb03c3e7e1cbc48959ee">&#9670;&nbsp;</a></span>DMA_CPAR6_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR6_PA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a id="ga0d017e6632afe7a578d1206009cccc26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d017e6632afe7a578d1206009cccc26">&#9670;&nbsp;</a></span>DMA_CPAR7_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR7_PA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a id="ga75ad797334d9fb70750ace14b16e0122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ad797334d9fb70750ace14b16e0122">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF1&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Global interrupt clear </p>

</div>
</div>
<a id="gab907e446bbf1e1400dc5fdbd929d0e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab907e446bbf1e1400dc5fdbd929d0e5f">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF2&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Global interrupt clear </p>

</div>
</div>
<a id="ga0d98e88c334091e20e931372646a6b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d98e88c334091e20e931372646a6b0d">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Global interrupt clear </p>

</div>
</div>
<a id="ga73d22139e4567c89e2afcb4aef71104c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73d22139e4567c89e2afcb4aef71104c">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Global interrupt clear </p>

</div>
</div>
<a id="ga943245d2a8300854d53fd07bb957a6fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga943245d2a8300854d53fd07bb957a6fc">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF5&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Global interrupt clear </p>

</div>
</div>
<a id="ga7fc61098c5cf9a7d53ddcb155e34c984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fc61098c5cf9a7d53ddcb155e34c984">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF6&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Global interrupt clear </p>

</div>
</div>
<a id="gaad9f01dfeb289156448f5a5a0ad54099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad9f01dfeb289156448f5a5a0ad54099">&#9670;&nbsp;</a></span>DMA_IFCR_CGIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF7&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Global interrupt clear </p>

</div>
</div>
<a id="ga66e9aa2475130fbf63db304ceea019eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66e9aa2475130fbf63db304ceea019eb">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF1&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Half Transfer clear </p>

</div>
</div>
<a id="ga3e769c78024a22b4d1f528ce03ccc760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e769c78024a22b4d1f528ce03ccc760">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Half Transfer clear </p>

</div>
</div>
<a id="ga2dea86ca2ec8aa945b840f2c1866e1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dea86ca2ec8aa945b840f2c1866e1f6">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF3&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Half Transfer clear </p>

</div>
</div>
<a id="ga950664b81ec2d4d843f89ef102107d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga950664b81ec2d4d843f89ef102107d7b">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Half Transfer clear </p>

</div>
</div>
<a id="ga3c23c727a4dbbc45a356c8418299275d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c23c727a4dbbc45a356c8418299275d">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF5&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Half Transfer clear </p>

</div>
</div>
<a id="gae67273db02ffd8f2bfe0a5c93e9282a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae67273db02ffd8f2bfe0a5c93e9282a4">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Half Transfer clear </p>

</div>
</div>
<a id="gaa7378f7a26730bfd5c950b7c7efb9272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7378f7a26730bfd5c950b7c7efb9272">&#9670;&nbsp;</a></span>DMA_IFCR_CHTIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF7&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Half Transfer clear </p>

</div>
</div>
<a id="ga60085fa798cf77f80365839e7d88c8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60085fa798cf77f80365839e7d88c8f1">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Transfer Complete clear </p>

</div>
</div>
<a id="ga8505b947a04834750e164dc320dfae09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8505b947a04834750e164dc320dfae09">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF2&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Transfer Complete clear </p>

</div>
</div>
<a id="gaccb4c0c5e0f2e01dec12ba366b83cb4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccb4c0c5e0f2e01dec12ba366b83cb4d">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF3&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Transfer Complete clear </p>

</div>
</div>
<a id="ga34b431fd4e034f8333e44594712f75eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34b431fd4e034f8333e44594712f75eb">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF4&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Transfer Complete clear </p>

</div>
</div>
<a id="gaae4c7d1d10beb535aec39de9a8bdc327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae4c7d1d10beb535aec39de9a8bdc327">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF5&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Transfer Complete clear </p>

</div>
</div>
<a id="gac3dca486df2f235aac8f3975f5f4ab75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3dca486df2f235aac8f3975f5f4ab75">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF6&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Transfer Complete clear </p>

</div>
</div>
<a id="gac26181e8c2bd1fddc1e774cb7b621e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac26181e8c2bd1fddc1e774cb7b621e5b">&#9670;&nbsp;</a></span>DMA_IFCR_CTCIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF7&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Transfer Complete clear </p>

</div>
</div>
<a id="ga989699cace2fa87efa867b825c1deb29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga989699cace2fa87efa867b825c1deb29">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Transfer Error clear </p>

</div>
</div>
<a id="ga4abb0afb7dbe362c150bf80c4c751a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4abb0afb7dbe362c150bf80c4c751a67">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Transfer Error clear </p>

</div>
</div>
<a id="ga59bad79f1ae37b69b048834808e8d067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59bad79f1ae37b69b048834808e8d067">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Transfer Error clear </p>

</div>
</div>
<a id="ga6fdda8f7f2507c1d3988c7310a35d46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fdda8f7f2507c1d3988c7310a35d46c">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF4&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Transfer Error clear </p>

</div>
</div>
<a id="ga6ec6326d337a773b4ced9d8a680c05a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ec6326d337a773b4ced9d8a680c05a9">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF5&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Transfer Error clear </p>

</div>
</div>
<a id="ga1e523c5cbf5594ffe8540c317bce6933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e523c5cbf5594ffe8540c317bce6933">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF6&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Transfer Error clear </p>

</div>
</div>
<a id="ga4076bf1ed67fb39d4a0175e5943d5f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4076bf1ed67fb39d4a0175e5943d5f2d">&#9670;&nbsp;</a></span>DMA_IFCR_CTEIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF7&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Transfer Error clear </p>

</div>
</div>
<a id="ga3475228c998897d0f408a4c5da066186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3475228c998897d0f408a4c5da066186">&#9670;&nbsp;</a></span>DMA_ISR_GIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF1&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Global interrupt flag </p>

</div>
</div>
<a id="ga44fa823dbb15b829621961efc60d6a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44fa823dbb15b829621961efc60d6a95">&#9670;&nbsp;</a></span>DMA_ISR_GIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF2&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Global interrupt flag </p>

</div>
</div>
<a id="gacb0bd8fb0e580688c5cf617b618bbc17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb0bd8fb0e580688c5cf617b618bbc17">&#9670;&nbsp;</a></span>DMA_ISR_GIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF3&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Global interrupt flag </p>

</div>
</div>
<a id="gaf4f69823d44810c353af1f0a89eaf180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4f69823d44810c353af1f0a89eaf180">&#9670;&nbsp;</a></span>DMA_ISR_GIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Global interrupt flag </p>

</div>
</div>
<a id="ga83d4d9cba635d1e33e3477b773379cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83d4d9cba635d1e33e3477b773379cfd">&#9670;&nbsp;</a></span>DMA_ISR_GIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF5&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Global interrupt flag </p>

</div>
</div>
<a id="gac55f4836aa8e6cfc9bdcadfabf65b5d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac55f4836aa8e6cfc9bdcadfabf65b5d8">&#9670;&nbsp;</a></span>DMA_ISR_GIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF6&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Global interrupt flag </p>

</div>
</div>
<a id="ga86f178e879b2d8ceeea351e4750272dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86f178e879b2d8ceeea351e4750272dd">&#9670;&nbsp;</a></span>DMA_ISR_GIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF7&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Global interrupt flag </p>

</div>
</div>
<a id="ga5f83359698adf05854b55705f78d8a5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f83359698adf05854b55705f78d8a5c">&#9670;&nbsp;</a></span>DMA_ISR_HTIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF1&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Half Transfer flag </p>

</div>
</div>
<a id="ga8ee1947aef188f437f37d3ff444f8646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ee1947aef188f437f37d3ff444f8646">&#9670;&nbsp;</a></span>DMA_ISR_HTIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Half Transfer flag </p>

</div>
</div>
<a id="ga53bb9a00737c52faffaaa91ff08b34a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53bb9a00737c52faffaaa91ff08b34a1">&#9670;&nbsp;</a></span>DMA_ISR_HTIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF3&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Half Transfer flag </p>

</div>
</div>
<a id="ga684cf326c770f1ab21c604a5f62907ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga684cf326c770f1ab21c604a5f62907ad">&#9670;&nbsp;</a></span>DMA_ISR_HTIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Half Transfer flag </p>

</div>
</div>
<a id="ga3d1f2b8c82b1e20b4311af8ca9576736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d1f2b8c82b1e20b4311af8ca9576736">&#9670;&nbsp;</a></span>DMA_ISR_HTIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF5&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Half Transfer flag </p>

</div>
</div>
<a id="ga41b6d9787aeff76a51581d9488b4604f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41b6d9787aeff76a51581d9488b4604f">&#9670;&nbsp;</a></span>DMA_ISR_HTIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Half Transfer flag </p>

</div>
</div>
<a id="ga769016c2b0bf22ff3ad6967b3dc0e2bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga769016c2b0bf22ff3ad6967b3dc0e2bb">&#9670;&nbsp;</a></span>DMA_ISR_HTIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF7&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Half Transfer flag </p>

</div>
</div>
<a id="ga1a1522414af27c7fff2cc27edac1d680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a1522414af27c7fff2cc27edac1d680">&#9670;&nbsp;</a></span>DMA_ISR_TCIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Transfer Complete flag </p>

</div>
</div>
<a id="ga631741eb4843eda3578808a3d8b527b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga631741eb4843eda3578808a3d8b527b2">&#9670;&nbsp;</a></span>DMA_ISR_TCIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF2&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Transfer Complete flag </p>

</div>
</div>
<a id="ga28664595df654d9d8052fb6f9cc48495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28664595df654d9d8052fb6f9cc48495">&#9670;&nbsp;</a></span>DMA_ISR_TCIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF3&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Transfer Complete flag </p>

</div>
</div>
<a id="gad7d4e46949a35cf037a303bd65a0c87a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7d4e46949a35cf037a303bd65a0c87a">&#9670;&nbsp;</a></span>DMA_ISR_TCIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF4&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Transfer Complete flag </p>

</div>
</div>
<a id="ga5ea57d09f13edbd6ad8afe9465e0fa70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ea57d09f13edbd6ad8afe9465e0fa70">&#9670;&nbsp;</a></span>DMA_ISR_TCIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF5&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Transfer Complete flag </p>

</div>
</div>
<a id="ga2d76395cf6c6ef50e05c96d7ae723058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d76395cf6c6ef50e05c96d7ae723058">&#9670;&nbsp;</a></span>DMA_ISR_TCIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF6&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Transfer Complete flag </p>

</div>
</div>
<a id="ga4528af54928542c09502c01827418732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4528af54928542c09502c01827418732">&#9670;&nbsp;</a></span>DMA_ISR_TCIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF7&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Transfer Complete flag </p>

</div>
</div>
<a id="ga26bfd55e965445ae253a5c5fa8f1769a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26bfd55e965445ae253a5c5fa8f1769a">&#9670;&nbsp;</a></span>DMA_ISR_TEIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Transfer Error flag </p>

</div>
</div>
<a id="ga5bcd07efcadd5fef598edec1cca70e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bcd07efcadd5fef598edec1cca70e38">&#9670;&nbsp;</a></span>DMA_ISR_TEIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Transfer Error flag </p>

</div>
</div>
<a id="gaa624379143a2535d7a60d87d59834d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa624379143a2535d7a60d87d59834d10">&#9670;&nbsp;</a></span>DMA_ISR_TEIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Transfer Error flag </p>

</div>
</div>
<a id="ga12fcc1471918f3e7b293b2d825177253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12fcc1471918f3e7b293b2d825177253">&#9670;&nbsp;</a></span>DMA_ISR_TEIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF4&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Transfer Error flag </p>

</div>
</div>
<a id="ga42f9b12c4c80cbb7cd0f94f139c73de3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42f9b12c4c80cbb7cd0f94f139c73de3">&#9670;&nbsp;</a></span>DMA_ISR_TEIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF5&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Transfer Error flag </p>

</div>
</div>
<a id="gae47d914969922381708ae06c1c71123a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47d914969922381708ae06c1c71123a">&#9670;&nbsp;</a></span>DMA_ISR_TEIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF6&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Transfer Error flag </p>

</div>
</div>
<a id="gaf8333b3c78b7d0a07bd4b1e91e902b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8333b3c78b7d0a07bd4b1e91e902b31">&#9670;&nbsp;</a></span>DMA_ISR_TEIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF7&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Transfer Error flag </p>

</div>
</div>
<a id="ga515c0dc6d2472e06a89e4bb19725e8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga515c0dc6d2472e06a89e4bb19725e8f3">&#9670;&nbsp;</a></span>EXTI_EMR_MR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 0 </p>

</div>
</div>
<a id="ga6d88e7c10e5985fa425ea7ab4fe4c3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">&#9670;&nbsp;</a></span>EXTI_EMR_MR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 1 </p>

</div>
</div>
<a id="gaf342d34ed1b8e4aa916bf49e30c2a234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf342d34ed1b8e4aa916bf49e30c2a234">&#9670;&nbsp;</a></span>EXTI_EMR_MR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 10 </p>

</div>
</div>
<a id="ga9ec516af1de770c82c3c9c458cbc0172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ec516af1de770c82c3c9c458cbc0172">&#9670;&nbsp;</a></span>EXTI_EMR_MR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 11 </p>

</div>
</div>
<a id="ga15732553e5b0de9f58180a0b024d4cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15732553e5b0de9f58180a0b024d4cad">&#9670;&nbsp;</a></span>EXTI_EMR_MR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 12 </p>

</div>
</div>
<a id="ga9fd2ec6472e46869956acb28f5e1b55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fd2ec6472e46869956acb28f5e1b55f">&#9670;&nbsp;</a></span>EXTI_EMR_MR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 13 </p>

</div>
</div>
<a id="gaecf5890ea71eea034ec1cd9e96284f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf5890ea71eea034ec1cd9e96284f89">&#9670;&nbsp;</a></span>EXTI_EMR_MR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 14 </p>

</div>
</div>
<a id="ga7a7bacc32351a36aefcd5614abc76ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a7bacc32351a36aefcd5614abc76ae3">&#9670;&nbsp;</a></span>EXTI_EMR_MR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 15 </p>

</div>
</div>
<a id="ga34b1a6934265da759bc061f73d5d1374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34b1a6934265da759bc061f73d5d1374">&#9670;&nbsp;</a></span>EXTI_EMR_MR16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 16 </p>

</div>
</div>
<a id="ga6a30aa20cf475eecf7e15171e83035e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a30aa20cf475eecf7e15171e83035e4">&#9670;&nbsp;</a></span>EXTI_EMR_MR17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 17 </p>

</div>
</div>
<a id="ga25eee729b57b4c78a0613c184fc539e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25eee729b57b4c78a0613c184fc539e5">&#9670;&nbsp;</a></span>EXTI_EMR_MR18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 18 </p>

</div>
</div>
<a id="gaaeababa85e5ebe6aa93d011d83fd7994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeababa85e5ebe6aa93d011d83fd7994">&#9670;&nbsp;</a></span>EXTI_EMR_MR19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 19 </p>

</div>
</div>
<a id="ga460d5d4c0b53bcc04d5804e1204ded21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga460d5d4c0b53bcc04d5804e1204ded21">&#9670;&nbsp;</a></span>EXTI_EMR_MR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 2 </p>

</div>
</div>
<a id="ga73944983ce5a6bde9dc172b4f483898c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73944983ce5a6bde9dc172b4f483898c">&#9670;&nbsp;</a></span>EXTI_EMR_MR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 3 </p>

</div>
</div>
<a id="gab80f809ead83e747677a31c80c6aae03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab80f809ead83e747677a31c80c6aae03">&#9670;&nbsp;</a></span>EXTI_EMR_MR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 4 </p>

</div>
</div>
<a id="ga65976f75b703f740dea3562ba3b8db59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65976f75b703f740dea3562ba3b8db59">&#9670;&nbsp;</a></span>EXTI_EMR_MR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 5 </p>

</div>
</div>
<a id="gaea480bd932cd1fa0904f5eb1caee9a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea480bd932cd1fa0904f5eb1caee9a12">&#9670;&nbsp;</a></span>EXTI_EMR_MR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 6 </p>

</div>
</div>
<a id="gadbb27ff8664928994ef96f87052d14be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbb27ff8664928994ef96f87052d14be">&#9670;&nbsp;</a></span>EXTI_EMR_MR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 7 </p>

</div>
</div>
<a id="ga4ed4b371da871ffd0cc12ee00147282f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ed4b371da871ffd0cc12ee00147282f">&#9670;&nbsp;</a></span>EXTI_EMR_MR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 8 </p>

</div>
</div>
<a id="ga109af342179fff1fccfdde582834867a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga109af342179fff1fccfdde582834867a">&#9670;&nbsp;</a></span>EXTI_EMR_MR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_EMR_MR9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Mask on line 9 </p>

</div>
</div>
<a id="gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">&#9670;&nbsp;</a></span>EXTI_FTSR_TR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 0 </p>

</div>
</div>
<a id="gac287be3bd3bad84aed48603dbe8bd4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac287be3bd3bad84aed48603dbe8bd4ed">&#9670;&nbsp;</a></span>EXTI_FTSR_TR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 1 </p>

</div>
</div>
<a id="gac9a2b80699a213f0d2b03658f21ad643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9a2b80699a213f0d2b03658f21ad643">&#9670;&nbsp;</a></span>EXTI_FTSR_TR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 10 </p>

</div>
</div>
<a id="ga6c74d4d520406a14c517784cdd5fc6ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c74d4d520406a14c517784cdd5fc6ef">&#9670;&nbsp;</a></span>EXTI_FTSR_TR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 11 </p>

</div>
</div>
<a id="ga3992511ec1785bdf107873b139d74245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3992511ec1785bdf107873b139d74245">&#9670;&nbsp;</a></span>EXTI_FTSR_TR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 12 </p>

</div>
</div>
<a id="ga0714519a1edcba4695f92f1bba70e825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0714519a1edcba4695f92f1bba70e825">&#9670;&nbsp;</a></span>EXTI_FTSR_TR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 13 </p>

</div>
</div>
<a id="ga5b92577e64a95ef2069f1a56176d35ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b92577e64a95ef2069f1a56176d35ff">&#9670;&nbsp;</a></span>EXTI_FTSR_TR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 14 </p>

</div>
</div>
<a id="ga2a6cc515f13ffe1a3620d06fa08addc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a6cc515f13ffe1a3620d06fa08addc7">&#9670;&nbsp;</a></span>EXTI_FTSR_TR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 15 </p>

</div>
</div>
<a id="gaa1b4b850094ccc48790a1e4616ceebd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1b4b850094ccc48790a1e4616ceebd2">&#9670;&nbsp;</a></span>EXTI_FTSR_TR16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 16 </p>

</div>
</div>
<a id="ga009e618c9563b3a8dcaec493006115c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga009e618c9563b3a8dcaec493006115c7">&#9670;&nbsp;</a></span>EXTI_FTSR_TR17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 17 </p>

</div>
</div>
<a id="ga405285cdc474ee20085b17ef1f61517e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga405285cdc474ee20085b17ef1f61517e">&#9670;&nbsp;</a></span>EXTI_FTSR_TR18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 18 </p>

</div>
</div>
<a id="ga1277527e2fa727fdec2dcc7a300ea1af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1277527e2fa727fdec2dcc7a300ea1af">&#9670;&nbsp;</a></span>EXTI_FTSR_TR19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 19 </p>

</div>
</div>
<a id="ga9c4503803cbe1933cd35519cfc809041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c4503803cbe1933cd35519cfc809041">&#9670;&nbsp;</a></span>EXTI_FTSR_TR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 2 </p>

</div>
</div>
<a id="ga23593d2b8a9ec0147bab28765af30e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23593d2b8a9ec0147bab28765af30e1f">&#9670;&nbsp;</a></span>EXTI_FTSR_TR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 3 </p>

</div>
</div>
<a id="gaa77211bfa8f4d77cf373296954dad6b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa77211bfa8f4d77cf373296954dad6b2">&#9670;&nbsp;</a></span>EXTI_FTSR_TR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 4 </p>

</div>
</div>
<a id="ga903f9b080c5971dd5d7935e5b87886e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga903f9b080c5971dd5d7935e5b87886e2">&#9670;&nbsp;</a></span>EXTI_FTSR_TR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 5 </p>

</div>
</div>
<a id="gae8527cce22f69e02a08ed67a67f8e5ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8527cce22f69e02a08ed67a67f8e5ca">&#9670;&nbsp;</a></span>EXTI_FTSR_TR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 6 </p>

</div>
</div>
<a id="gaf408315e497b902922a9bf40a4c6f567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf408315e497b902922a9bf40a4c6f567">&#9670;&nbsp;</a></span>EXTI_FTSR_TR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 7 </p>

</div>
</div>
<a id="ga00f1bded4d121e21116627b8e80784fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00f1bded4d121e21116627b8e80784fc">&#9670;&nbsp;</a></span>EXTI_FTSR_TR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 8 </p>

</div>
</div>
<a id="ga89f0c4de2b6acb75302d206b697f83ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89f0c4de2b6acb75302d206b697f83ef">&#9670;&nbsp;</a></span>EXTI_FTSR_TR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_FTSR_TR9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Falling trigger event configuration bit of line 9 </p>

</div>
</div>
<a id="gad03b2ba6cde99065627fccabd54ac097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad03b2ba6cde99065627fccabd54ac097">&#9670;&nbsp;</a></span>EXTI_IMR_MR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 0 </p>

</div>
</div>
<a id="gaaaf3f9a86c620149893db38c83f8ba58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaf3f9a86c620149893db38c83f8ba58">&#9670;&nbsp;</a></span>EXTI_IMR_MR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 1 </p>

</div>
</div>
<a id="ga5fd7db9a1ce82c152ca7bc6fddf31366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fd7db9a1ce82c152ca7bc6fddf31366">&#9670;&nbsp;</a></span>EXTI_IMR_MR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 10 </p>

</div>
</div>
<a id="ga68cfe8fe938fcb0fc6925bf493ccfaa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68cfe8fe938fcb0fc6925bf493ccfaa7">&#9670;&nbsp;</a></span>EXTI_IMR_MR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 11 </p>

</div>
</div>
<a id="gad21caf923d2083fb106852493667c16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad21caf923d2083fb106852493667c16e">&#9670;&nbsp;</a></span>EXTI_IMR_MR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 12 </p>

</div>
</div>
<a id="ga5e1938a063c48d7d6504cb32f7965c0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1938a063c48d7d6504cb32f7965c0e">&#9670;&nbsp;</a></span>EXTI_IMR_MR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 13 </p>

</div>
</div>
<a id="gab8827cee06670f256bc8f6301bea9cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8827cee06670f256bc8f6301bea9cab">&#9670;&nbsp;</a></span>EXTI_IMR_MR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 14 </p>

</div>
</div>
<a id="ga88d9990be7f8f9e530a9f930a365fa44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d9990be7f8f9e530a9f930a365fa44">&#9670;&nbsp;</a></span>EXTI_IMR_MR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 15 </p>

</div>
</div>
<a id="ga7419f78ed9044bdd237b452ef49e1b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7419f78ed9044bdd237b452ef49e1b7f">&#9670;&nbsp;</a></span>EXTI_IMR_MR16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 16 </p>

</div>
</div>
<a id="ga4489fa85d1552b8f40faed93483a5d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4489fa85d1552b8f40faed93483a5d35">&#9670;&nbsp;</a></span>EXTI_IMR_MR17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 17 </p>

</div>
</div>
<a id="ga05e16f2cda40cca58a45458cc44d510f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e16f2cda40cca58a45458cc44d510f">&#9670;&nbsp;</a></span>EXTI_IMR_MR18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 18 </p>

</div>
</div>
<a id="gad47f7a023cbba165dfb95845d3c8c55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad47f7a023cbba165dfb95845d3c8c55c">&#9670;&nbsp;</a></span>EXTI_IMR_MR19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 19 </p>

</div>
</div>
<a id="ga71604d1c29973c5e2bf69c8e94e89f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71604d1c29973c5e2bf69c8e94e89f67">&#9670;&nbsp;</a></span>EXTI_IMR_MR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 2 </p>

</div>
</div>
<a id="ga5edd42f9b2129c18cfa3c3598dcd1134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5edd42f9b2129c18cfa3c3598dcd1134">&#9670;&nbsp;</a></span>EXTI_IMR_MR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 3 </p>

</div>
</div>
<a id="ga23e920ad334439cd2ad4d683054914e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23e920ad334439cd2ad4d683054914e3">&#9670;&nbsp;</a></span>EXTI_IMR_MR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 4 </p>

</div>
</div>
<a id="ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">&#9670;&nbsp;</a></span>EXTI_IMR_MR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 5 </p>

</div>
</div>
<a id="ga5533c8ec796e3bbc9dc4474376056e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5533c8ec796e3bbc9dc4474376056e06">&#9670;&nbsp;</a></span>EXTI_IMR_MR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 6 </p>

</div>
</div>
<a id="gab620165d3fea1c564fcf1016805a1a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab620165d3fea1c564fcf1016805a1a8e">&#9670;&nbsp;</a></span>EXTI_IMR_MR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 7 </p>

</div>
</div>
<a id="ga88e8b274e4398fdcb1c68da2b6320d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88e8b274e4398fdcb1c68da2b6320d5b">&#9670;&nbsp;</a></span>EXTI_IMR_MR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 8 </p>

</div>
</div>
<a id="gaf4d177dcf33bb9a34f8590ec509746e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4d177dcf33bb9a34f8590ec509746e8">&#9670;&nbsp;</a></span>EXTI_IMR_MR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_IMR_MR9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask on line 9 </p>

</div>
</div>
<a id="ga6da1c8a465606de1f90a74d369fbf25a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6da1c8a465606de1f90a74d369fbf25a">&#9670;&nbsp;</a></span>EXTI_PR_PR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 0 </p>

</div>
</div>
<a id="ga4b9b5f97edeccf442998a65b19e77f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b9b5f97edeccf442998a65b19e77f25">&#9670;&nbsp;</a></span>EXTI_PR_PR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 1 </p>

</div>
</div>
<a id="ga1ef8e9c691b95763007ed228e98fa108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ef8e9c691b95763007ed228e98fa108">&#9670;&nbsp;</a></span>EXTI_PR_PR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 10 </p>

</div>
</div>
<a id="ga144f1a41abb7b87a1619c15ba5fb548b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga144f1a41abb7b87a1619c15ba5fb548b">&#9670;&nbsp;</a></span>EXTI_PR_PR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 11 </p>

</div>
</div>
<a id="gae1a68025056b8c84bb13635af5e2a07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1a68025056b8c84bb13635af5e2a07c">&#9670;&nbsp;</a></span>EXTI_PR_PR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 12 </p>

</div>
</div>
<a id="ga3471c79d5b19813785387504a1a5f0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3471c79d5b19813785387504a1a5f0c4">&#9670;&nbsp;</a></span>EXTI_PR_PR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 13 </p>

</div>
</div>
<a id="gae5396ec2dbbee9d7585224fa12273598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5396ec2dbbee9d7585224fa12273598">&#9670;&nbsp;</a></span>EXTI_PR_PR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 14 </p>

</div>
</div>
<a id="ga149f9d9d6c1aab867734b59db1117c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga149f9d9d6c1aab867734b59db1117c41">&#9670;&nbsp;</a></span>EXTI_PR_PR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 15 </p>

</div>
</div>
<a id="gaa47e5b07d5a407198e09f05262f18bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa47e5b07d5a407198e09f05262f18bba">&#9670;&nbsp;</a></span>EXTI_PR_PR16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 16 </p>

</div>
</div>
<a id="gadbc7d82eb61e2adf0a955ef0cc97690f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbc7d82eb61e2adf0a955ef0cc97690f">&#9670;&nbsp;</a></span>EXTI_PR_PR17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 17 </p>

</div>
</div>
<a id="ga541810a93fbf4cdd9b39f2717f37240d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga541810a93fbf4cdd9b39f2717f37240d">&#9670;&nbsp;</a></span>EXTI_PR_PR18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 18 </p>

</div>
</div>
<a id="ga41e43af631a30492e09e5fd5c50f47f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41e43af631a30492e09e5fd5c50f47f5">&#9670;&nbsp;</a></span>EXTI_PR_PR19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 19 </p>

</div>
</div>
<a id="ga085d2105381752a0aadc9be5a93ea665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga085d2105381752a0aadc9be5a93ea665">&#9670;&nbsp;</a></span>EXTI_PR_PR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 2 </p>

</div>
</div>
<a id="ga064dab3e0d5689b92125713100555ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga064dab3e0d5689b92125713100555ce0">&#9670;&nbsp;</a></span>EXTI_PR_PR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 3 </p>

</div>
</div>
<a id="ga14f73b3693b3353a006d360cb8fd2ddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14f73b3693b3353a006d360cb8fd2ddc">&#9670;&nbsp;</a></span>EXTI_PR_PR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 4 </p>

</div>
</div>
<a id="ga319e167fa6e112061997d9a8d79f02f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga319e167fa6e112061997d9a8d79f02f8">&#9670;&nbsp;</a></span>EXTI_PR_PR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 5 </p>

</div>
</div>
<a id="gaf6f47cd1f602692258985784ed5e8e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6f47cd1f602692258985784ed5e8e76">&#9670;&nbsp;</a></span>EXTI_PR_PR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 6 </p>

</div>
</div>
<a id="gaa17ea7e3fb89e98fd6a232f453fcff9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa17ea7e3fb89e98fd6a232f453fcff9e">&#9670;&nbsp;</a></span>EXTI_PR_PR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 7 </p>

</div>
</div>
<a id="gaa82e0dcb4961a32a9b7ebdf30493156d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa82e0dcb4961a32a9b7ebdf30493156d">&#9670;&nbsp;</a></span>EXTI_PR_PR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 8 </p>

</div>
</div>
<a id="ga2fcc64f03d79af531febc077f45c48eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fcc64f03d79af531febc077f45c48eb">&#9670;&nbsp;</a></span>EXTI_PR_PR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_PR_PR9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending bit for line 9 </p>

</div>
</div>
<a id="gadb1823a87cd797a6066681a3256cecc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb1823a87cd797a6066681a3256cecc6">&#9670;&nbsp;</a></span>EXTI_RTSR_TR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 0 </p>

</div>
</div>
<a id="ga1c42cc3763c52d1061b32219fc441566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c42cc3763c52d1061b32219fc441566">&#9670;&nbsp;</a></span>EXTI_RTSR_TR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 1 </p>

</div>
</div>
<a id="gaa29df7ddbd067889992eb60ecddce0e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa29df7ddbd067889992eb60ecddce0e4">&#9670;&nbsp;</a></span>EXTI_RTSR_TR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 10 </p>

</div>
</div>
<a id="ga8cf7a92cdb61b3f8cf6eec9513317ab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cf7a92cdb61b3f8cf6eec9513317ab7">&#9670;&nbsp;</a></span>EXTI_RTSR_TR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 11 </p>

</div>
</div>
<a id="ga0423be12bfb13f34eec9656d6d274e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0423be12bfb13f34eec9656d6d274e04">&#9670;&nbsp;</a></span>EXTI_RTSR_TR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 12 </p>

</div>
</div>
<a id="ga5d5ef451fd76dc0fa9c76d7c520d8f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d5ef451fd76dc0fa9c76d7c520d8f12">&#9670;&nbsp;</a></span>EXTI_RTSR_TR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 13 </p>

</div>
</div>
<a id="ga95b0d883fa0fbc49105bda5596463cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95b0d883fa0fbc49105bda5596463cda">&#9670;&nbsp;</a></span>EXTI_RTSR_TR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 14 </p>

</div>
</div>
<a id="ga4fe54b09102a18676829c0bafb0aead2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fe54b09102a18676829c0bafb0aead2">&#9670;&nbsp;</a></span>EXTI_RTSR_TR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 15 </p>

</div>
</div>
<a id="gae8e4fb52990f0fa3fb9bed5b74f1a589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8e4fb52990f0fa3fb9bed5b74f1a589">&#9670;&nbsp;</a></span>EXTI_RTSR_TR16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 16 </p>

</div>
</div>
<a id="gad0a8fcb63516a4ed0d91b556f696f806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0a8fcb63516a4ed0d91b556f696f806">&#9670;&nbsp;</a></span>EXTI_RTSR_TR17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 17 </p>

</div>
</div>
<a id="gaca4223b8c4bc8726ac96ec64837f7b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca4223b8c4bc8726ac96ec64837f7b62">&#9670;&nbsp;</a></span>EXTI_RTSR_TR18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 18 </p>

</div>
</div>
<a id="ga40a722b0c36e832f619b2136f1510b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40a722b0c36e832f619b2136f1510b3e">&#9670;&nbsp;</a></span>EXTI_RTSR_TR19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 19 </p>

</div>
</div>
<a id="ga1c073b519f09b130e4ab4039823e290c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c073b519f09b130e4ab4039823e290c">&#9670;&nbsp;</a></span>EXTI_RTSR_TR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 2 </p>

</div>
</div>
<a id="ga090f295579a774c215585a55e5066b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga090f295579a774c215585a55e5066b11">&#9670;&nbsp;</a></span>EXTI_RTSR_TR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 3 </p>

</div>
</div>
<a id="gabce4722e99e3f44d40bfb6afb63444cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabce4722e99e3f44d40bfb6afb63444cc">&#9670;&nbsp;</a></span>EXTI_RTSR_TR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 4 </p>

</div>
</div>
<a id="gac57b970ebc88f7bb015119ece9dd32de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac57b970ebc88f7bb015119ece9dd32de">&#9670;&nbsp;</a></span>EXTI_RTSR_TR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 5 </p>

</div>
</div>
<a id="gaccc2212ce653d34cf48446ae0a68bed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccc2212ce653d34cf48446ae0a68bed6">&#9670;&nbsp;</a></span>EXTI_RTSR_TR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 6 </p>

</div>
</div>
<a id="gad380a0bc59524f4a0846a0b91d3c65c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad380a0bc59524f4a0846a0b91d3c65c1">&#9670;&nbsp;</a></span>EXTI_RTSR_TR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 7 </p>

</div>
</div>
<a id="ga26cd6a5115b0bbe113f39545bff1ee39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26cd6a5115b0bbe113f39545bff1ee39">&#9670;&nbsp;</a></span>EXTI_RTSR_TR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 8 </p>

</div>
</div>
<a id="ga3127246b2db3571b00c6af2453941d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3127246b2db3571b00c6af2453941d17">&#9670;&nbsp;</a></span>EXTI_RTSR_TR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_RTSR_TR9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rising trigger event configuration bit of line 9 </p>

</div>
</div>
<a id="gaa6df16d2e8010a2897888a4acf19cee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6df16d2e8010a2897888a4acf19cee3">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 0 </p>

</div>
</div>
<a id="gaeb0c3fa5a03204d743ae92ff925421ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb0c3fa5a03204d743ae92ff925421ae">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 1 </p>

</div>
</div>
<a id="gae9d8691936b6cd80ff8e18c0bfe271d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9d8691936b6cd80ff8e18c0bfe271d7">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 10 </p>

</div>
</div>
<a id="ga7ab9fea9935608ec8ee7fb1e1ae049e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ab9fea9935608ec8ee7fb1e1ae049e7">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 11 </p>

</div>
</div>
<a id="ga5d67869db50c848f57633ebf00566539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d67869db50c848f57633ebf00566539">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 12 </p>

</div>
</div>
<a id="ga930a1d03fe3c32bd65a336ccee418826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga930a1d03fe3c32bd65a336ccee418826">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 13 </p>

</div>
</div>
<a id="gad5d645db667cd63d1a9b91963c543a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5d645db667cd63d1a9b91963c543a4b">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 14 </p>

</div>
</div>
<a id="ga0b9e64d5a1779371fa4678713ab18e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b9e64d5a1779371fa4678713ab18e08">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 15 </p>

</div>
</div>
<a id="ga55b528743b11f4ab93ae97ee2e639b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55b528743b11f4ab93ae97ee2e639b5b">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 16 </p>

</div>
</div>
<a id="ga0da944251419887af3a87c86080fb455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0da944251419887af3a87c86080fb455">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 17 </p>

</div>
</div>
<a id="gab07aefbb7a8a18c9338b49d3b10ff068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab07aefbb7a8a18c9338b49d3b10ff068">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 18 </p>

</div>
</div>
<a id="gaab7c48ac5522385cdb1d7882985f909b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab7c48ac5522385cdb1d7882985f909b">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 19 </p>

</div>
</div>
<a id="ga6bea1dbaf71e830dd357135524166f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bea1dbaf71e830dd357135524166f4c">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 2 </p>

</div>
</div>
<a id="ga37395ac6729647ab5ee1fa4ca086c08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37395ac6729647ab5ee1fa4ca086c08a">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 3 </p>

</div>
</div>
<a id="gab051808f7a1ed9aaf43a3df90fc6a575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab051808f7a1ed9aaf43a3df90fc6a575">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 4 </p>

</div>
</div>
<a id="gaa5b4ace22acacac13ce106b2063a3977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5b4ace22acacac13ce106b2063a3977">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 5 </p>

</div>
</div>
<a id="gad8ad0142288597993852e4cf350f61ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8ad0142288597993852e4cf350f61ed">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 6 </p>

</div>
</div>
<a id="gabdf8eab3e32cc03ca71f519a9111e28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdf8eab3e32cc03ca71f519a9111e28f">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 7 </p>

</div>
</div>
<a id="ga5e83a373926804449d500b115e9090ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e83a373926804449d500b115e9090ce">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 8 </p>

</div>
</div>
<a id="gab102aa929ffe463ffe9f2db651704a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab102aa929ffe463ffe9f2db651704a61">&#9670;&nbsp;</a></span>EXTI_SWIER_SWIER9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_SWIER_SWIER9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Interrupt on line 9 </p>

</div>
</div>
<a id="ga6e66d0fa94c019e9c27a3d79e8228cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e66d0fa94c019e9c27a3d79e8228cd9">&#9670;&nbsp;</a></span>FLASH_ACR_HLFCYA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_HLFCYA&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Half Cycle Access Enable </p>

</div>
</div>
<a id="gaef5e44cbb084160a6004ca9951ec7318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef5e44cbb084160a6004ca9951ec7318">&#9670;&nbsp;</a></span>FLASH_ACR_LATENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_LATENCY&#160;&#160;&#160;((uint8_t)0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LATENCY[2:0] bits (Latency) </p>

</div>
</div>
<a id="ga6560c1d58df18c8740d70591bf7bc1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6560c1d58df18c8740d70591bf7bc1ad">&#9670;&nbsp;</a></span>FLASH_ACR_LATENCY_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_LATENCY_0&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga85155f5d3f34ebe83989513793498c72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85155f5d3f34ebe83989513793498c72">&#9670;&nbsp;</a></span>FLASH_ACR_LATENCY_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_LATENCY_1&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga61b5089d0c86db787ebef496c9057918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61b5089d0c86db787ebef496c9057918">&#9670;&nbsp;</a></span>FLASH_ACR_LATENCY_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_LATENCY_2&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga5285ab198307213dce0629f9b7c6fc86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5285ab198307213dce0629f9b7c6fc86">&#9670;&nbsp;</a></span>FLASH_ACR_PRFTBE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_PRFTBE&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Prefetch Buffer Enable </p>

</div>
</div>
<a id="ga1e73d25ffe7e7a258a873e1fbef17445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e73d25ffe7e7a258a873e1fbef17445">&#9670;&nbsp;</a></span>FLASH_ACR_PRFTBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_ACR_PRFTBS&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Prefetch Buffer Status </p>

</div>
</div>
<a id="gaafc00fde8118ce03602d00d34a80fec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafc00fde8118ce03602d00d34a80fec4">&#9670;&nbsp;</a></span>FLASH_AR_FAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AR_FAR&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Address </p>

</div>
</div>
<a id="gab9e69856f654ec430a42791a34799db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9e69856f654ec430a42791a34799db0">&#9670;&nbsp;</a></span>FLASH_CR_EOPIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_EOPIE&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of operation interrupt enable </p>

</div>
</div>
<a id="ga930897cecdaa9dbef8c640b84acbd8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga930897cecdaa9dbef8c640b84acbd8c2">&#9670;&nbsp;</a></span>FLASH_CR_ERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_ERRIE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a id="gab25f1fa4127fa015361b61a6f3180784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab25f1fa4127fa015361b61a6f3180784">&#9670;&nbsp;</a></span>FLASH_CR_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_LOCK&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lock </p>

</div>
</div>
<a id="ga4a287aa5a625125301306a02fb69c53a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a287aa5a625125301306a02fb69c53a">&#9670;&nbsp;</a></span>FLASH_CR_MER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_MER&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mass Erase </p>

</div>
</div>
<a id="ga19fbf5dc4339b1ec8630675f03ad6fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19fbf5dc4339b1ec8630675f03ad6fe0">&#9670;&nbsp;</a></span>FLASH_CR_OPTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_OPTER&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option Byte Erase </p>

</div>
</div>
<a id="ga6736a5478a87f35a6a0cb66d8784a5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6736a5478a87f35a6a0cb66d8784a5ab">&#9670;&nbsp;</a></span>FLASH_CR_OPTPG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_OPTPG&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option Byte Programming </p>

</div>
</div>
<a id="ga27d44bc9617cc430de9413b385dfe0c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27d44bc9617cc430de9413b385dfe0c3">&#9670;&nbsp;</a></span>FLASH_CR_OPTWRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_OPTWRE&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option Bytes Write Enable </p>

</div>
</div>
<a id="gad845355ade49d56cf70ad0ff09595a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad845355ade49d56cf70ad0ff09595a23">&#9670;&nbsp;</a></span>FLASH_CR_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_PER&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Page Erase </p>

</div>
</div>
<a id="ga47754b39bd7a7c79c251d6376f97f661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47754b39bd7a7c79c251d6376f97f661">&#9670;&nbsp;</a></span>FLASH_CR_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_PG&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Programming </p>

</div>
</div>
<a id="gafe4dd28134f93f52b1d4ec5b36a99864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe4dd28134f93f52b1d4ec5b36a99864">&#9670;&nbsp;</a></span>FLASH_CR_STRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_CR_STRT&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start </p>

</div>
</div>
<a id="ga09070b36e22fdb41e470c8a5a575f9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09070b36e22fdb41e470c8a5a575f9a6">&#9670;&nbsp;</a></span>FLASH_Data0_Data0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_Data0_Data0&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User data storage option byte </p>

</div>
</div>
<a id="gae80c9345106d12db361ecd7a1b01900a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae80c9345106d12db361ecd7a1b01900a">&#9670;&nbsp;</a></span>FLASH_Data0_nData0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_Data0_nData0&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User data storage complemented option byte </p>

</div>
</div>
<a id="gabe3394f74718c6f4d811b1e3c43aca5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe3394f74718c6f4d811b1e3c43aca5a">&#9670;&nbsp;</a></span>FLASH_Data1_Data1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_Data1_Data1&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User data storage option byte </p>

</div>
</div>
<a id="ga26ef6801f38525d6fdda034a130e5ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26ef6801f38525d6fdda034a130e5ee9">&#9670;&nbsp;</a></span>FLASH_Data1_nData1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_Data1_nData1&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User data storage complemented option byte </p>

</div>
</div>
<a id="gafd77e7bf91765d891ce63e2f0084b019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd77e7bf91765d891ce63e2f0084b019">&#9670;&nbsp;</a></span>FLASH_KEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_KEY1&#160;&#160;&#160;((uint32_t)0x45670123)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaee83d0f557e158da52f4a205db6b60a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee83d0f557e158da52f4a205db6b60a7">&#9670;&nbsp;</a></span>FLASH_KEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_KEY2&#160;&#160;&#160;((uint32_t)0xCDEF89AB)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8a55ea632082aac5b60c62cc0eb0d556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a55ea632082aac5b60c62cc0eb0d556">&#9670;&nbsp;</a></span>FLASH_KEYR_FKEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_KEYR_FKEYR&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPEC Key </p>

</div>
</div>
<a id="gaf8df650a29c19a5792097cd14872f31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8df650a29c19a5792097cd14872f31b">&#9670;&nbsp;</a></span>FLASH_OBR_BFB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_BFB2&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BFB2 </p>

</div>
</div>
<a id="ga3d863a776a1d5a136e267bac209f6a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d863a776a1d5a136e267bac209f6a85">&#9670;&nbsp;</a></span>FLASH_OBR_nRST_STDBY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_nRST_STDBY&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>nRST_STDBY </p>

</div>
</div>
<a id="ga8e84d6c706420de2335619043a06760d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e84d6c706420de2335619043a06760d">&#9670;&nbsp;</a></span>FLASH_OBR_nRST_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_nRST_STOP&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>nRST_STOP </p>

</div>
</div>
<a id="gab52c27d6657bd72f1860fa25a1faf8e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab52c27d6657bd72f1860fa25a1faf8e3">&#9670;&nbsp;</a></span>FLASH_OBR_OPTERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_OPTERR&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option Byte Error </p>

</div>
</div>
<a id="ga052763d6c2daf0a422577a6c8a0be977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga052763d6c2daf0a422577a6c8a0be977">&#9670;&nbsp;</a></span>FLASH_OBR_RDPRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_RDPRT&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read protection </p>

</div>
</div>
<a id="ga1585552c59923cb1e1979cdfdc77b991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1585552c59923cb1e1979cdfdc77b991">&#9670;&nbsp;</a></span>FLASH_OBR_USER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_USER&#160;&#160;&#160;((uint16_t)0x03FC)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User Option Bytes </p>

</div>
</div>
<a id="ga5a18df54a9254985b1ee69c5666e68b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a18df54a9254985b1ee69c5666e68b6">&#9670;&nbsp;</a></span>FLASH_OBR_WDG_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OBR_WDG_SW&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDG_SW </p>

</div>
</div>
<a id="ga8b8c555ae65817c33733f3bbbacf111d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b8c555ae65817c33733f3bbbacf111d">&#9670;&nbsp;</a></span>FLASH_OPTKEYR_OPTKEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_OPTKEYR_OPTKEYR&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option Byte Key </p>

</div>
</div>
<a id="ga1145e521145389b9072e85252e54ca3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1145e521145389b9072e85252e54ca3d">&#9670;&nbsp;</a></span>FLASH_RDP_nRDP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_RDP_nRDP&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read protection complemented option byte </p>

</div>
</div>
<a id="gaebd716ae96657c56919fe5047cc0d65d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebd716ae96657c56919fe5047cc0d65d">&#9670;&nbsp;</a></span>FLASH_RDP_RDP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_RDP_RDP&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read protection option byte </p>

</div>
</div>
<a id="ga4b86181a96fd2f1cc3828e9d8d83d368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b86181a96fd2f1cc3828e9d8d83d368">&#9670;&nbsp;</a></span>FLASH_SR_BSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_BSY&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Busy </p>

</div>
</div>
<a id="gae1301c6b487cfefa247c54a576a0c12b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1301c6b487cfefa247c54a576a0c12b">&#9670;&nbsp;</a></span>FLASH_SR_EOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_EOP&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of operation </p>

</div>
</div>
<a id="ga60f40ca765714598a62aa216a5ccd8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60f40ca765714598a62aa216a5ccd8e4">&#9670;&nbsp;</a></span>FLASH_SR_PGERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_PGERR&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Programming Error </p>

</div>
</div>
<a id="ga2e403606e5ac23cb07701aeebc1f73e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e403606e5ac23cb07701aeebc1f73e5">&#9670;&nbsp;</a></span>FLASH_SR_WRPRTERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_SR_WRPRTERR&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write Protection Error </p>

</div>
</div>
<a id="ga6f0334d45dfeb5ab7fd84311ddd0379e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f0334d45dfeb5ab7fd84311ddd0379e">&#9670;&nbsp;</a></span>FLASH_USER_nUSER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_USER_nUSER&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User complemented option byte </p>

</div>
</div>
<a id="gaab0317a3e9f0e692213011164fb0d2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab0317a3e9f0e692213011164fb0d2de">&#9670;&nbsp;</a></span>FLASH_USER_USER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_USER_USER&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User option byte </p>

</div>
</div>
<a id="gaff06814ffdd40e0f41b8abfb58a94533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff06814ffdd40e0f41b8abfb58a94533">&#9670;&nbsp;</a></span>FLASH_WRP0_nWRP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_WRP0_nWRP0&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash memory write protection complemented option bytes </p>

</div>
</div>
<a id="gaa956fef145edf00d54046e44305a005a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa956fef145edf00d54046e44305a005a">&#9670;&nbsp;</a></span>FLASH_WRP0_WRP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_WRP0_WRP0&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash memory write protection option bytes </p>

</div>
</div>
<a id="ga4b856e9d7bb136f77c185cdf7a778810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b856e9d7bb136f77c185cdf7a778810">&#9670;&nbsp;</a></span>FLASH_WRP1_nWRP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_WRP1_nWRP1&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash memory write protection complemented option bytes </p>

</div>
</div>
<a id="gae6e79cb6593a9aac4cf4ac87903502bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6e79cb6593a9aac4cf4ac87903502bb">&#9670;&nbsp;</a></span>FLASH_WRP1_WRP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_WRP1_WRP1&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash memory write protection option bytes </p>

</div>
</div>
<a id="gab31b050ba2b32d47ba500a9b2968790f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab31b050ba2b32d47ba500a9b2968790f">&#9670;&nbsp;</a></span>FLASH_WRP2_nWRP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_WRP2_nWRP2&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash memory write protection complemented option bytes </p>

</div>
</div>
<a id="ga1e05a6cccc474ddd580c89ca35fab8f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e05a6cccc474ddd580c89ca35fab8f6">&#9670;&nbsp;</a></span>FLASH_WRP2_WRP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_WRP2_WRP2&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash memory write protection option bytes </p>

</div>
</div>
<a id="ga73b1ae40a4a63c467a202d505afd0beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73b1ae40a4a63c467a202d505afd0beb">&#9670;&nbsp;</a></span>FLASH_WRP3_nWRP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_WRP3_nWRP3&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash memory write protection complemented option bytes </p>

</div>
</div>
<a id="ga5c60a5c1b02b5edb3e4ad04de3dea4c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c60a5c1b02b5edb3e4ad04de3dea4c1">&#9670;&nbsp;</a></span>FLASH_WRP3_WRP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_WRP3_WRP3&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash memory write protection option bytes </p>

</div>
</div>
<a id="ga1d3842e780ec47c1127de0ed4a93821d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d3842e780ec47c1127de0ed4a93821d">&#9670;&nbsp;</a></span>FLASH_WRPR_WRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_WRPR_WRP&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write Protect </p>

</div>
</div>
<a id="gaf5673d96c0fb27c7faed335e05ad41c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5673d96c0fb27c7faed335e05ad41c1">&#9670;&nbsp;</a></span>FSMC_BCR1_ASYNCWAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_ASYNCWAIT&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Asynchronous wait </p>

</div>
</div>
<a id="ga94857a0177ae12f1172da65d8708ae97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94857a0177ae12f1172da65d8708ae97">&#9670;&nbsp;</a></span>FSMC_BCR1_BURSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_BURSTEN&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Burst enable bit </p>

</div>
</div>
<a id="ga015672f5aa2132a55e316f5b7a577174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga015672f5aa2132a55e316f5b7a577174">&#9670;&nbsp;</a></span>FSMC_BCR1_CBURSTRW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_CBURSTRW&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write burst enable </p>

</div>
</div>
<a id="ga7936ff74a1cfba880a9b5bc943dc8661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7936ff74a1cfba880a9b5bc943dc8661">&#9670;&nbsp;</a></span>FSMC_BCR1_EXTMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_EXTMOD&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended mode enable </p>

</div>
</div>
<a id="ga14aaca2a8bccab73c7726cf73ee9be16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14aaca2a8bccab73c7726cf73ee9be16">&#9670;&nbsp;</a></span>FSMC_BCR1_FACCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_FACCEN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash access enable </p>

</div>
</div>
<a id="gad154cab86ce34cebfe1f76e5c2f78e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad154cab86ce34cebfe1f76e5c2f78e61">&#9670;&nbsp;</a></span>FSMC_BCR1_MBKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MBKEN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory bank enable bit </p>

</div>
</div>
<a id="ga9bab7a47703902d187502ac765ebb05d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bab7a47703902d187502ac765ebb05d">&#9670;&nbsp;</a></span>FSMC_BCR1_MTYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MTYP&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

</div>
</div>
<a id="ga29b921567bd5a422c51f9a0f426ac3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29b921567bd5a422c51f9a0f426ac3f6">&#9670;&nbsp;</a></span>FSMC_BCR1_MTYP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MTYP_0&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga3fe2fd14b3c0d88aecfb9cf5b44995a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fe2fd14b3c0d88aecfb9cf5b44995a0">&#9670;&nbsp;</a></span>FSMC_BCR1_MTYP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MTYP_1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga28dd9f93d8687cdc08745df9fcc38e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28dd9f93d8687cdc08745df9fcc38e89">&#9670;&nbsp;</a></span>FSMC_BCR1_MUXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MUXEN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address/data multiplexing enable bit </p>

</div>
</div>
<a id="gaa12297787a0580fedbd5244f0caa0a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa12297787a0580fedbd5244f0caa0a76">&#9670;&nbsp;</a></span>FSMC_BCR1_MWID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MWID&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

</div>
</div>
<a id="ga1a6fe3b4b28a31c4bbf26a838695fd0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a6fe3b4b28a31c4bbf26a838695fd0c">&#9670;&nbsp;</a></span>FSMC_BCR1_MWID_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga65592a6a20efa6aed5b59fe1eba508d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65592a6a20efa6aed5b59fe1eba508d8">&#9670;&nbsp;</a></span>FSMC_BCR1_MWID_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_MWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga141a337e3f1479e79d62b567ba685bcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga141a337e3f1479e79d62b567ba685bcf">&#9670;&nbsp;</a></span>FSMC_BCR1_WAITCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_WAITCFG&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait timing configuration </p>

</div>
</div>
<a id="gabe4611a02a4fa635b66d5b5e52328fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe4611a02a4fa635b66d5b5e52328fc5">&#9670;&nbsp;</a></span>FSMC_BCR1_WAITEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_WAITEN&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait enable bit </p>

</div>
</div>
<a id="ga57dbc565fbc7d8ec20fda7ef0da30df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57dbc565fbc7d8ec20fda7ef0da30df4">&#9670;&nbsp;</a></span>FSMC_BCR1_WAITPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_WAITPOL&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait signal polarity bit </p>

</div>
</div>
<a id="gad215e95feee8339393bd93a2bcea11f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad215e95feee8339393bd93a2bcea11f1">&#9670;&nbsp;</a></span>FSMC_BCR1_WRAPMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_WRAPMOD&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wrapped burst mode support </p>

</div>
</div>
<a id="gaa7349a91da7ba38277a068f4e8eea314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7349a91da7ba38277a068f4e8eea314">&#9670;&nbsp;</a></span>FSMC_BCR1_WREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR1_WREN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write enable bit </p>

</div>
</div>
<a id="gad45d1b552ba61ccbb1dc4ebfc556285a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad45d1b552ba61ccbb1dc4ebfc556285a">&#9670;&nbsp;</a></span>FSMC_BCR2_ASYNCWAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_ASYNCWAIT&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Asynchronous wait </p>

</div>
</div>
<a id="ga0d8202b9b40d3912a6294fe2a0e28ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d8202b9b40d3912a6294fe2a0e28ebf">&#9670;&nbsp;</a></span>FSMC_BCR2_BURSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_BURSTEN&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Burst enable bit </p>

</div>
</div>
<a id="gae64b1874f1ab83a1d0224cb66e504dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae64b1874f1ab83a1d0224cb66e504dff">&#9670;&nbsp;</a></span>FSMC_BCR2_CBURSTRW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_CBURSTRW&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write burst enable </p>

</div>
</div>
<a id="ga76d3e5d899ba2399d3318da577d58ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76d3e5d899ba2399d3318da577d58ac6">&#9670;&nbsp;</a></span>FSMC_BCR2_EXTMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_EXTMOD&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended mode enable </p>

</div>
</div>
<a id="ga7a4e1ad30533ab54b45987cab30d51a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a4e1ad30533ab54b45987cab30d51a0">&#9670;&nbsp;</a></span>FSMC_BCR2_FACCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_FACCEN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash access enable </p>

</div>
</div>
<a id="gad9c99df3c6cebc68f6695ad7bc13f717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9c99df3c6cebc68f6695ad7bc13f717">&#9670;&nbsp;</a></span>FSMC_BCR2_MBKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MBKEN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory bank enable bit </p>

</div>
</div>
<a id="gabdf82247710aaeff72fb37113bff3daf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdf82247710aaeff72fb37113bff3daf">&#9670;&nbsp;</a></span>FSMC_BCR2_MTYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MTYP&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

</div>
</div>
<a id="gac595e1e3045aad0b379367f47bf10a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac595e1e3045aad0b379367f47bf10a84">&#9670;&nbsp;</a></span>FSMC_BCR2_MTYP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MTYP_0&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga8b9e5b00171ea739ba67a627a2484f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b9e5b00171ea739ba67a627a2484f47">&#9670;&nbsp;</a></span>FSMC_BCR2_MTYP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MTYP_1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga9f65c4348ab55c12695730bde8be8986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f65c4348ab55c12695730bde8be8986">&#9670;&nbsp;</a></span>FSMC_BCR2_MUXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MUXEN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address/data multiplexing enable bit </p>

</div>
</div>
<a id="ga4099746e30f71a98ea71d1048a5d028a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4099746e30f71a98ea71d1048a5d028a">&#9670;&nbsp;</a></span>FSMC_BCR2_MWID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MWID&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

</div>
</div>
<a id="ga8501d3ce728f6a074061294a9e5a54cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8501d3ce728f6a074061294a9e5a54cf">&#9670;&nbsp;</a></span>FSMC_BCR2_MWID_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga74276c5828d545cf4b2db2d568c60627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74276c5828d545cf4b2db2d568c60627">&#9670;&nbsp;</a></span>FSMC_BCR2_MWID_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_MWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga5141640b4dcb78a524740b681819f9f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5141640b4dcb78a524740b681819f9f1">&#9670;&nbsp;</a></span>FSMC_BCR2_WAITCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_WAITCFG&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait timing configuration </p>

</div>
</div>
<a id="gad015d2aa1c58b48681f35a4f92eaf7f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad015d2aa1c58b48681f35a4f92eaf7f7">&#9670;&nbsp;</a></span>FSMC_BCR2_WAITEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_WAITEN&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait enable bit </p>

</div>
</div>
<a id="gaa0f59e7aa2664f9c767ce22bec369698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0f59e7aa2664f9c767ce22bec369698">&#9670;&nbsp;</a></span>FSMC_BCR2_WAITPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_WAITPOL&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait signal polarity bit </p>

</div>
</div>
<a id="ga9e93e4e902a636d4d75a1fd7e884afea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e93e4e902a636d4d75a1fd7e884afea">&#9670;&nbsp;</a></span>FSMC_BCR2_WRAPMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_WRAPMOD&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wrapped burst mode support </p>

</div>
</div>
<a id="gad446f2fcb7909b80a8c1731141be5186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad446f2fcb7909b80a8c1731141be5186">&#9670;&nbsp;</a></span>FSMC_BCR2_WREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR2_WREN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write enable bit </p>

</div>
</div>
<a id="ga9e16fb6b68a8adb7722871ccdd2d9a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e16fb6b68a8adb7722871ccdd2d9a44">&#9670;&nbsp;</a></span>FSMC_BCR3_ASYNCWAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_ASYNCWAIT&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Asynchronous wait </p>

</div>
</div>
<a id="gad9badf60f5caa010e041d66d40af596a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9badf60f5caa010e041d66d40af596a">&#9670;&nbsp;</a></span>FSMC_BCR3_BURSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_BURSTEN&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Burst enable bit </p>

</div>
</div>
<a id="ga70c6da37696af84767f82efd0df3a7da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70c6da37696af84767f82efd0df3a7da">&#9670;&nbsp;</a></span>FSMC_BCR3_CBURSTRW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_CBURSTRW&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write burst enable </p>

</div>
</div>
<a id="ga6ab23550b17dca7ede57f8b5ef05f2e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ab23550b17dca7ede57f8b5ef05f2e7">&#9670;&nbsp;</a></span>FSMC_BCR3_EXTMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_EXTMOD&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended mode enable </p>

</div>
</div>
<a id="ga380c39b95426ac9a18c70e3f56016c81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga380c39b95426ac9a18c70e3f56016c81">&#9670;&nbsp;</a></span>FSMC_BCR3_FACCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_FACCEN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash access enable </p>

</div>
</div>
<a id="ga0d7810ad338086a1ec9b15f339ed6f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d7810ad338086a1ec9b15f339ed6f4d">&#9670;&nbsp;</a></span>FSMC_BCR3_MBKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MBKEN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory bank enable bit </p>

</div>
</div>
<a id="ga319fb6069b651eb947b4d0ba3c9f6196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga319fb6069b651eb947b4d0ba3c9f6196">&#9670;&nbsp;</a></span>FSMC_BCR3_MTYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MTYP&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

</div>
</div>
<a id="gaf33b80510e653dd32de2ae1ec1a1dfb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf33b80510e653dd32de2ae1ec1a1dfb5">&#9670;&nbsp;</a></span>FSMC_BCR3_MTYP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MTYP_0&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga2a038553e3a30df4b6e331cad504069b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a038553e3a30df4b6e331cad504069b">&#9670;&nbsp;</a></span>FSMC_BCR3_MTYP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MTYP_1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gadaae648c8591e7650cba828910638d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaae648c8591e7650cba828910638d3d">&#9670;&nbsp;</a></span>FSMC_BCR3_MUXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MUXEN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address/data multiplexing enable bit </p>

</div>
</div>
<a id="ga51097cfe8d4263a30d292e7e9dc73cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51097cfe8d4263a30d292e7e9dc73cd2">&#9670;&nbsp;</a></span>FSMC_BCR3_MWID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MWID&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

</div>
</div>
<a id="ga373b764c1a4104300eb587aa4510c1f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga373b764c1a4104300eb587aa4510c1f1">&#9670;&nbsp;</a></span>FSMC_BCR3_MWID_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga43c7292c185269cc11d986f3ae0ceb24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43c7292c185269cc11d986f3ae0ceb24">&#9670;&nbsp;</a></span>FSMC_BCR3_MWID_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_MWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gab845515c37adae28d0e1452596cca7ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab845515c37adae28d0e1452596cca7ea">&#9670;&nbsp;</a></span>FSMC_BCR3_WAITCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_WAITCFG&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait timing configuration </p>

</div>
</div>
<a id="ga9665b36b791862c464f07ad49dea315c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9665b36b791862c464f07ad49dea315c">&#9670;&nbsp;</a></span>FSMC_BCR3_WAITEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_WAITEN&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait enable bit </p>

</div>
</div>
<a id="gabbca3d0aa315f3e9bc6bacf244bdb747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbca3d0aa315f3e9bc6bacf244bdb747">&#9670;&nbsp;</a></span>FSMC_BCR3_WAITPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_WAITPOL&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait signal polarity bit. </p>

</div>
</div>
<a id="ga44fc6e205695d39b63c0f5b18c3cd214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44fc6e205695d39b63c0f5b18c3cd214">&#9670;&nbsp;</a></span>FSMC_BCR3_WRAPMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_WRAPMOD&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wrapped burst mode support </p>

</div>
</div>
<a id="ga22c9b0145aa62cafd915a4c7da1931b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22c9b0145aa62cafd915a4c7da1931b5">&#9670;&nbsp;</a></span>FSMC_BCR3_WREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR3_WREN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write enable bit </p>

</div>
</div>
<a id="ga158eeaca2258bc25beae918d01e01dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga158eeaca2258bc25beae918d01e01dd8">&#9670;&nbsp;</a></span>FSMC_BCR4_ASYNCWAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_ASYNCWAIT&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Asynchronous wait </p>

</div>
</div>
<a id="ga2c6ffdcee5dc3de1402bd8b644d6ecf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c6ffdcee5dc3de1402bd8b644d6ecf4">&#9670;&nbsp;</a></span>FSMC_BCR4_BURSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_BURSTEN&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Burst enable bit </p>

</div>
</div>
<a id="ga19293300b8230e38afa1c16c526b3f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19293300b8230e38afa1c16c526b3f29">&#9670;&nbsp;</a></span>FSMC_BCR4_CBURSTRW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_CBURSTRW&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write burst enable </p>

</div>
</div>
<a id="ga6794966a05855913923294f5c2ab69ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6794966a05855913923294f5c2ab69ed">&#9670;&nbsp;</a></span>FSMC_BCR4_EXTMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_EXTMOD&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended mode enable </p>

</div>
</div>
<a id="gabf769d7958a8c610ccca912600e61f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf769d7958a8c610ccca912600e61f30">&#9670;&nbsp;</a></span>FSMC_BCR4_FACCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_FACCEN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash access enable </p>

</div>
</div>
<a id="ga9a1ea2c2967cda7ef1597c4fb1a9dd9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a1ea2c2967cda7ef1597c4fb1a9dd9a">&#9670;&nbsp;</a></span>FSMC_BCR4_MBKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MBKEN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory bank enable bit </p>

</div>
</div>
<a id="ga1f9bf2c236b772e76174aff4388a1b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f9bf2c236b772e76174aff4388a1b6f">&#9670;&nbsp;</a></span>FSMC_BCR4_MTYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MTYP&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

</div>
</div>
<a id="ga66d358ec27a34fe13131d852b950643e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66d358ec27a34fe13131d852b950643e">&#9670;&nbsp;</a></span>FSMC_BCR4_MTYP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MTYP_0&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaac5abffefdc124215182346aba701183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac5abffefdc124215182346aba701183">&#9670;&nbsp;</a></span>FSMC_BCR4_MTYP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MTYP_1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga92d644d34b59762d0b48f7784d3aed4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92d644d34b59762d0b48f7784d3aed4b">&#9670;&nbsp;</a></span>FSMC_BCR4_MUXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MUXEN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address/data multiplexing enable bit </p>

</div>
</div>
<a id="ga5c4ce32ca454c42344cfe73f71abd274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c4ce32ca454c42344cfe73f71abd274">&#9670;&nbsp;</a></span>FSMC_BCR4_MWID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MWID&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

</div>
</div>
<a id="ga1c8f397cfb1f07421abeaf3060f7a329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c8f397cfb1f07421abeaf3060f7a329">&#9670;&nbsp;</a></span>FSMC_BCR4_MWID_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaf5cd3a31190eb0cea8a72b55d8369970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5cd3a31190eb0cea8a72b55d8369970">&#9670;&nbsp;</a></span>FSMC_BCR4_MWID_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_MWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga11c35ab0ee9ee23a5352218b4b84a258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11c35ab0ee9ee23a5352218b4b84a258">&#9670;&nbsp;</a></span>FSMC_BCR4_WAITCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_WAITCFG&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait timing configuration </p>

</div>
</div>
<a id="ga458727d27c2bc7cede05f6537bfc1bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga458727d27c2bc7cede05f6537bfc1bd8">&#9670;&nbsp;</a></span>FSMC_BCR4_WAITEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_WAITEN&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait enable bit </p>

</div>
</div>
<a id="ga485976f8857949064d060374031cad3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga485976f8857949064d060374031cad3d">&#9670;&nbsp;</a></span>FSMC_BCR4_WAITPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_WAITPOL&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait signal polarity bit </p>

</div>
</div>
<a id="gaa35333cfffc35c7948ee0aa0e5672c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa35333cfffc35c7948ee0aa0e5672c3c">&#9670;&nbsp;</a></span>FSMC_BCR4_WRAPMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_WRAPMOD&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wrapped burst mode support </p>

</div>
</div>
<a id="gadf2eef4eb8e6bb99cace5145b6ad09ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf2eef4eb8e6bb99cace5145b6ad09ee">&#9670;&nbsp;</a></span>FSMC_BCR4_WREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BCR4_WREN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write enable bit </p>

</div>
</div>
<a id="ga027548b6b5971a2c56558932c956fa4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga027548b6b5971a2c56558932c956fa4c">&#9670;&nbsp;</a></span>FSMC_BTR1_ACCMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a id="gaf77aa4936dc4f35d1b426d147c643c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf77aa4936dc4f35d1b426d147c643c80">&#9670;&nbsp;</a></span>FSMC_BTR1_ACCMOD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga7b336cf3ae23cfda19895927b63af558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b336cf3ae23cfda19895927b63af558">&#9670;&nbsp;</a></span>FSMC_BTR1_ACCMOD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gadc4a3860c48a62ff0290622e1937072d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc4a3860c48a62ff0290622e1937072d">&#9670;&nbsp;</a></span>FSMC_BTR1_ADDHLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a id="ga222a16d5a1a8deebaf39a96d94d3c3f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga222a16d5a1a8deebaf39a96d94d3c3f0">&#9670;&nbsp;</a></span>FSMC_BTR1_ADDHLD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga5ad1f9164644c4ff4c6ae5a655478abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ad1f9164644c4ff4c6ae5a655478abc">&#9670;&nbsp;</a></span>FSMC_BTR1_ADDHLD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga3f9d68df0fd84b77342a565e9faad929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f9d68df0fd84b77342a565e9faad929">&#9670;&nbsp;</a></span>FSMC_BTR1_ADDHLD_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga6e88e45163e76f529b5a94937526f45c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e88e45163e76f529b5a94937526f45c">&#9670;&nbsp;</a></span>FSMC_BTR1_ADDHLD_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gab457e5d3a33d80db3ad070b1cf57669a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab457e5d3a33d80db3ad070b1cf57669a">&#9670;&nbsp;</a></span>FSMC_BTR1_ADDSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a id="gae29ca17c63df62cc12c06e6cfa3429e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae29ca17c63df62cc12c06e6cfa3429e3">&#9670;&nbsp;</a></span>FSMC_BTR1_ADDSET_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaefb98ce348ba665f122e44ddc0390b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefb98ce348ba665f122e44ddc0390b45">&#9670;&nbsp;</a></span>FSMC_BTR1_ADDSET_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa5e5c5b00c91aca1cc266622d3f30bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5e5c5b00c91aca1cc266622d3f30bf0">&#9670;&nbsp;</a></span>FSMC_BTR1_ADDSET_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga2f0105afe671cd62730cf879072c80f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f0105afe671cd62730cf879072c80f3">&#9670;&nbsp;</a></span>FSMC_BTR1_ADDSET_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga7ec9346bbaf845f1dffe33c4a625c0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ec9346bbaf845f1dffe33c4a625c0ac">&#9670;&nbsp;</a></span>FSMC_BTR1_BUSTURN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_BUSTURN&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

</div>
</div>
<a id="ga6c1578a85c4f2cef9e034c7b5da6d454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c1578a85c4f2cef9e034c7b5da6d454">&#9670;&nbsp;</a></span>FSMC_BTR1_BUSTURN_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_BUSTURN_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaf873cbfe4827496215eb08bb33ae4784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf873cbfe4827496215eb08bb33ae4784">&#9670;&nbsp;</a></span>FSMC_BTR1_BUSTURN_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_BUSTURN_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gad768d3ff0a5159e552663c9489b977f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad768d3ff0a5159e552663c9489b977f6">&#9670;&nbsp;</a></span>FSMC_BTR1_BUSTURN_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_BUSTURN_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaf3ecfd25fb64efb3745ee96b2877a017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3ecfd25fb64efb3745ee96b2877a017">&#9670;&nbsp;</a></span>FSMC_BTR1_BUSTURN_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_BUSTURN_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gac7c4dbd43df84559e30a9c332b265ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7c4dbd43df84559e30a9c332b265ad5">&#9670;&nbsp;</a></span>FSMC_BTR1_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a id="gabe9c9e09de00afad666ace28c608032f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe9c9e09de00afad666ace28c608032f">&#9670;&nbsp;</a></span>FSMC_BTR1_CLKDIV_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gafffebd7a0cf6e6d80b65804c2c50ce62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafffebd7a0cf6e6d80b65804c2c50ce62">&#9670;&nbsp;</a></span>FSMC_BTR1_CLKDIV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga43afa754305cc1a7ff3075cdd4309990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43afa754305cc1a7ff3075cdd4309990">&#9670;&nbsp;</a></span>FSMC_BTR1_CLKDIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga68a146aec5d723a84945ae6da6c0692f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68a146aec5d723a84945ae6da6c0692f">&#9670;&nbsp;</a></span>FSMC_BTR1_CLKDIV_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gae39175370a991b500962fd084230e389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae39175370a991b500962fd084230e389">&#9670;&nbsp;</a></span>FSMC_BTR1_DATAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a id="ga4488a428f33d96263a00a30af42b849b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4488a428f33d96263a00a30af42b849b">&#9670;&nbsp;</a></span>FSMC_BTR1_DATAST_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gad53bd6a1decfafdb420a37453b3b5545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad53bd6a1decfafdb420a37453b3b5545">&#9670;&nbsp;</a></span>FSMC_BTR1_DATAST_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gacce8f6cf5a9ba24943b3e762bde00aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacce8f6cf5a9ba24943b3e762bde00aee">&#9670;&nbsp;</a></span>FSMC_BTR1_DATAST_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga99638cc2cbe0dead029c201e5f30c3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99638cc2cbe0dead029c201e5f30c3a8">&#9670;&nbsp;</a></span>FSMC_BTR1_DATAST_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga46c64dd27460218f4398f84f8a1eb050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46c64dd27460218f4398f84f8a1eb050">&#9670;&nbsp;</a></span>FSMC_BTR1_DATAST_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATAST_4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga1d19491b3e729c6aac0fea41cc62b695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d19491b3e729c6aac0fea41cc62b695">&#9670;&nbsp;</a></span>FSMC_BTR1_DATAST_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATAST_5&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga50c28cb325d28369d1a9ef764c63887b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50c28cb325d28369d1a9ef764c63887b">&#9670;&nbsp;</a></span>FSMC_BTR1_DATAST_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATAST_6&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga7f54453aa732f52cbb5a1562d2eddd23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f54453aa732f52cbb5a1562d2eddd23">&#9670;&nbsp;</a></span>FSMC_BTR1_DATAST_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATAST_7&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga4ef6dcccdb11a1b094966be0c019124b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef6dcccdb11a1b094966be0c019124b">&#9670;&nbsp;</a></span>FSMC_BTR1_DATLAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a id="gae2d832593697ba108d99a97e4fdfd159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2d832593697ba108d99a97e4fdfd159">&#9670;&nbsp;</a></span>FSMC_BTR1_DATLAT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga2a7e4efc546c1c9d16c750a4542e1c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a7e4efc546c1c9d16c750a4542e1c55">&#9670;&nbsp;</a></span>FSMC_BTR1_DATLAT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga22e7d41e0f94ab896c6eea199eb0aef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22e7d41e0f94ab896c6eea199eb0aef1">&#9670;&nbsp;</a></span>FSMC_BTR1_DATLAT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga8b42f22fc488e0ed0d06832118773123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b42f22fc488e0ed0d06832118773123">&#9670;&nbsp;</a></span>FSMC_BTR1_DATLAT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR1_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga07b93600977cde6e31a9464f87606043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07b93600977cde6e31a9464f87606043">&#9670;&nbsp;</a></span>FSMC_BTR2_ACCMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a id="ga9383d89d5e557a166f6b8290892b89b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9383d89d5e557a166f6b8290892b89b3">&#9670;&nbsp;</a></span>FSMC_BTR2_ACCMOD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gad200e1dc2d1835e3dc0fa8f0483eb2c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad200e1dc2d1835e3dc0fa8f0483eb2c0">&#9670;&nbsp;</a></span>FSMC_BTR2_ACCMOD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac37c974d0260ba1dbd1acaf6fceb425c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac37c974d0260ba1dbd1acaf6fceb425c">&#9670;&nbsp;</a></span>FSMC_BTR2_ADDHLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a id="gabbf56fc3a549d1e68d56e1587123bd27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbf56fc3a549d1e68d56e1587123bd27">&#9670;&nbsp;</a></span>FSMC_BTR2_ADDHLD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga0b7d19f02444ce8b3286d44258c6caef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b7d19f02444ce8b3286d44258c6caef">&#9670;&nbsp;</a></span>FSMC_BTR2_ADDHLD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga7e9433e15e301d5d3f0dd6b73c9db2f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e9433e15e301d5d3f0dd6b73c9db2f7">&#9670;&nbsp;</a></span>FSMC_BTR2_ADDHLD_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gacc538e46145ed4947194f3ad63e211b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc538e46145ed4947194f3ad63e211b7">&#9670;&nbsp;</a></span>FSMC_BTR2_ADDHLD_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga23697810b99730ddf52834a5066c1ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23697810b99730ddf52834a5066c1ba5">&#9670;&nbsp;</a></span>FSMC_BTR2_ADDSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a id="ga827398dc098f2d08bb77a04b2e7d6ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga827398dc098f2d08bb77a04b2e7d6ba3">&#9670;&nbsp;</a></span>FSMC_BTR2_ADDSET_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga1b40f47f2db0db78de6fe2df58b5d591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b40f47f2db0db78de6fe2df58b5d591">&#9670;&nbsp;</a></span>FSMC_BTR2_ADDSET_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga558185a28aeedbb098890348a041a74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga558185a28aeedbb098890348a041a74d">&#9670;&nbsp;</a></span>FSMC_BTR2_ADDSET_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gadbd4d42459a990825b61962d9118cd7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbd4d42459a990825b61962d9118cd7b">&#9670;&nbsp;</a></span>FSMC_BTR2_ADDSET_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga5ae7c94522af51d2f96a0fa715dfa9b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae7c94522af51d2f96a0fa715dfa9b0">&#9670;&nbsp;</a></span>FSMC_BTR2_BUSTURN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_BUSTURN&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

</div>
</div>
<a id="ga2617a99e5eab8b31ff168557f93852a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2617a99e5eab8b31ff168557f93852a3">&#9670;&nbsp;</a></span>FSMC_BTR2_BUSTURN_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_BUSTURN_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga83871fa5cde9d72ec840d29d43aa2e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83871fa5cde9d72ec840d29d43aa2e57">&#9670;&nbsp;</a></span>FSMC_BTR2_BUSTURN_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_BUSTURN_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gacada2902f8612df1e5ac6e224bcf8d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacada2902f8612df1e5ac6e224bcf8d3c">&#9670;&nbsp;</a></span>FSMC_BTR2_BUSTURN_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_BUSTURN_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga66ad543195f36fdb3efdf7550381f982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66ad543195f36fdb3efdf7550381f982">&#9670;&nbsp;</a></span>FSMC_BTR2_BUSTURN_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_BUSTURN_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga37fdb25c494cf314cb680f84c5e0a503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37fdb25c494cf314cb680f84c5e0a503">&#9670;&nbsp;</a></span>FSMC_BTR2_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a id="ga1ac8729c8ac330f6ade93a6a15a4ba70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ac8729c8ac330f6ade93a6a15a4ba70">&#9670;&nbsp;</a></span>FSMC_BTR2_CLKDIV_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga31920e8bf2d83ad3c2849f8e942bb6e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31920e8bf2d83ad3c2849f8e942bb6e4">&#9670;&nbsp;</a></span>FSMC_BTR2_CLKDIV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaf5ba3172687049c687e3a38ec08d6c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5ba3172687049c687e3a38ec08d6c5a">&#9670;&nbsp;</a></span>FSMC_BTR2_CLKDIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga453c2a90dc3340596c9d34672cede6a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga453c2a90dc3340596c9d34672cede6a0">&#9670;&nbsp;</a></span>FSMC_BTR2_CLKDIV_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gabe1d3fe096ea53ea073b78bd6ddbff58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe1d3fe096ea53ea073b78bd6ddbff58">&#9670;&nbsp;</a></span>FSMC_BTR2_DATAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a id="gaa066dab45a22ebd3a7102b92dcd251bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa066dab45a22ebd3a7102b92dcd251bd">&#9670;&nbsp;</a></span>FSMC_BTR2_DATAST_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga68c15ca5fdd13efb5499f0e86bd5bc88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c15ca5fdd13efb5499f0e86bd5bc88">&#9670;&nbsp;</a></span>FSMC_BTR2_DATAST_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga36cfe553d431ca6976f0d36c73045836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36cfe553d431ca6976f0d36c73045836">&#9670;&nbsp;</a></span>FSMC_BTR2_DATAST_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga874499b29d2b72a75265f16a2d8ed834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga874499b29d2b72a75265f16a2d8ed834">&#9670;&nbsp;</a></span>FSMC_BTR2_DATAST_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga4856fb97d7d04d612f24d7267e6c9b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4856fb97d7d04d612f24d7267e6c9b76">&#9670;&nbsp;</a></span>FSMC_BTR2_DATAST_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATAST_4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gacb50ada649984a8bde5535cc3163344c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb50ada649984a8bde5535cc3163344c">&#9670;&nbsp;</a></span>FSMC_BTR2_DATAST_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATAST_5&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gaac4784549001168b5ab21a93852100d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac4784549001168b5ab21a93852100d0">&#9670;&nbsp;</a></span>FSMC_BTR2_DATAST_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATAST_6&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga4bdd6994cb33a10447cbce5c563746da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bdd6994cb33a10447cbce5c563746da">&#9670;&nbsp;</a></span>FSMC_BTR2_DATAST_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATAST_7&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gae3247db1653b31df0c34ab7898400bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3247db1653b31df0c34ab7898400bb5">&#9670;&nbsp;</a></span>FSMC_BTR2_DATLAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a id="ga0510047c932d2833f6cbe0a4a5d7b9b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0510047c932d2833f6cbe0a4a5d7b9b5">&#9670;&nbsp;</a></span>FSMC_BTR2_DATLAT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga4e1852b706b3c719c0eab8ef863b39e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e1852b706b3c719c0eab8ef863b39e0">&#9670;&nbsp;</a></span>FSMC_BTR2_DATLAT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga7ace24f50d1c51c978af55d47c13c0e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ace24f50d1c51c978af55d47c13c0e9">&#9670;&nbsp;</a></span>FSMC_BTR2_DATLAT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga99389b63c4dee3c54aa1de36a4119add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99389b63c4dee3c54aa1de36a4119add">&#9670;&nbsp;</a></span>FSMC_BTR2_DATLAT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR2_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga56c8f213e437ceed2140f2c16a0416cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56c8f213e437ceed2140f2c16a0416cd">&#9670;&nbsp;</a></span>FSMC_BTR3_ACCMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a id="ga4d50e71940995d42c5f9fadcb7cd61f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d50e71940995d42c5f9fadcb7cd61f2">&#9670;&nbsp;</a></span>FSMC_BTR3_ACCMOD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gac8bbfd5e08b73d1c5de53ee0ff0ddb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8bbfd5e08b73d1c5de53ee0ff0ddb9a">&#9670;&nbsp;</a></span>FSMC_BTR3_ACCMOD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga7833ee760b2400e6fb483b1d83cbdff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7833ee760b2400e6fb483b1d83cbdff3">&#9670;&nbsp;</a></span>FSMC_BTR3_ADDHLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a id="gad417ccae1c4018d0ff5c76c942aeb2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad417ccae1c4018d0ff5c76c942aeb2ca">&#9670;&nbsp;</a></span>FSMC_BTR3_ADDHLD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga60d0ae6af13ef088367cef06c7f207d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60d0ae6af13ef088367cef06c7f207d3">&#9670;&nbsp;</a></span>FSMC_BTR3_ADDHLD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac029aaed48e2a3e2eedf767fe0ce0b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac029aaed48e2a3e2eedf767fe0ce0b92">&#9670;&nbsp;</a></span>FSMC_BTR3_ADDHLD_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga5b6aab5907bc42e140ca5a4d60fcd64c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b6aab5907bc42e140ca5a4d60fcd64c">&#9670;&nbsp;</a></span>FSMC_BTR3_ADDHLD_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaf3e55daf436a25fadae7384611aa0f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3e55daf436a25fadae7384611aa0f89">&#9670;&nbsp;</a></span>FSMC_BTR3_ADDSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a id="gab6a21211dd7a3445e944af0fe1a4b600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6a21211dd7a3445e944af0fe1a4b600">&#9670;&nbsp;</a></span>FSMC_BTR3_ADDSET_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga51c23d36fa8e7e38048d94830bf0f74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51c23d36fa8e7e38048d94830bf0f74f">&#9670;&nbsp;</a></span>FSMC_BTR3_ADDSET_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga93be4171cb7d0b66d8d4d12e61b07b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93be4171cb7d0b66d8d4d12e61b07b88">&#9670;&nbsp;</a></span>FSMC_BTR3_ADDSET_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gab01cf0b1c88857669d10fee8d7ba4d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab01cf0b1c88857669d10fee8d7ba4d85">&#9670;&nbsp;</a></span>FSMC_BTR3_ADDSET_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gae8a3ad9f940c6942682d8d97b1eb0ca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8a3ad9f940c6942682d8d97b1eb0ca4">&#9670;&nbsp;</a></span>FSMC_BTR3_BUSTURN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_BUSTURN&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

</div>
</div>
<a id="ga739f2db66e52626aa9a5ee02c11d7a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga739f2db66e52626aa9a5ee02c11d7a34">&#9670;&nbsp;</a></span>FSMC_BTR3_BUSTURN_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_BUSTURN_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga7e4c4102ea6e6cf2082e78168edfc18e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e4c4102ea6e6cf2082e78168edfc18e">&#9670;&nbsp;</a></span>FSMC_BTR3_BUSTURN_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_BUSTURN_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gad5eab2601ae3cd040bf44feb3e70c459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5eab2601ae3cd040bf44feb3e70c459">&#9670;&nbsp;</a></span>FSMC_BTR3_BUSTURN_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_BUSTURN_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gacf61e23804e0fa3ca45f851ca98de371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf61e23804e0fa3ca45f851ca98de371">&#9670;&nbsp;</a></span>FSMC_BTR3_BUSTURN_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_BUSTURN_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga47a8d8e279c50995143ecf4124580703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47a8d8e279c50995143ecf4124580703">&#9670;&nbsp;</a></span>FSMC_BTR3_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a id="gadd9c93b0ee64856981394a63d6a3a964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd9c93b0ee64856981394a63d6a3a964">&#9670;&nbsp;</a></span>FSMC_BTR3_CLKDIV_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga98fa7611b4ae197ab25cdf1cae9f8ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98fa7611b4ae197ab25cdf1cae9f8ee1">&#9670;&nbsp;</a></span>FSMC_BTR3_CLKDIV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaf806c044b2a3d1417acc79907dcaef4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf806c044b2a3d1417acc79907dcaef4b">&#9670;&nbsp;</a></span>FSMC_BTR3_CLKDIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaa9bf0683d046f9bcfb0d55a065ae69ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9bf0683d046f9bcfb0d55a065ae69ab">&#9670;&nbsp;</a></span>FSMC_BTR3_CLKDIV_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga1e9ac671a510ee06e86c41d7876ffe10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e9ac671a510ee06e86c41d7876ffe10">&#9670;&nbsp;</a></span>FSMC_BTR3_DATAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a id="ga65fe87d29c1a4ee0b08014ed8e0423e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65fe87d29c1a4ee0b08014ed8e0423e1">&#9670;&nbsp;</a></span>FSMC_BTR3_DATAST_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gad33e3df5c80255cb5e11ba427e9c224f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad33e3df5c80255cb5e11ba427e9c224f">&#9670;&nbsp;</a></span>FSMC_BTR3_DATAST_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga4a31f070e41c6785ebc606d4f25d103a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a31f070e41c6785ebc606d4f25d103a">&#9670;&nbsp;</a></span>FSMC_BTR3_DATAST_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gad220fbd264261a37eac09d4f6c0b79a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad220fbd264261a37eac09d4f6c0b79a2">&#9670;&nbsp;</a></span>FSMC_BTR3_DATAST_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gab78ca925e07c24a308b1e603ed42aae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab78ca925e07c24a308b1e603ed42aae1">&#9670;&nbsp;</a></span>FSMC_BTR3_DATAST_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATAST_4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga3b61775591ffb8faef03a13435fd98b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b61775591ffb8faef03a13435fd98b8">&#9670;&nbsp;</a></span>FSMC_BTR3_DATAST_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATAST_5&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga2d58607a3de993f0f7227a14b81ab56c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d58607a3de993f0f7227a14b81ab56c">&#9670;&nbsp;</a></span>FSMC_BTR3_DATAST_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATAST_6&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga10dc7226824fa6ad00380417b3ba095d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10dc7226824fa6ad00380417b3ba095d">&#9670;&nbsp;</a></span>FSMC_BTR3_DATAST_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATAST_7&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gaa88a80458ddd56b0dfa7cf3599b986dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa88a80458ddd56b0dfa7cf3599b986dd">&#9670;&nbsp;</a></span>FSMC_BTR3_DATLAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a id="ga655083fdb0e563b9a4d6ea589194ba02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga655083fdb0e563b9a4d6ea589194ba02">&#9670;&nbsp;</a></span>FSMC_BTR3_DATLAT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga486280713c8f07d7033bce4e74825130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga486280713c8f07d7033bce4e74825130">&#9670;&nbsp;</a></span>FSMC_BTR3_DATLAT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga8314e30c84dccd983de04fdeeb57c360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8314e30c84dccd983de04fdeeb57c360">&#9670;&nbsp;</a></span>FSMC_BTR3_DATLAT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gac7e7da5269a2dac164c9d1d01da2bc28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7e7da5269a2dac164c9d1d01da2bc28">&#9670;&nbsp;</a></span>FSMC_BTR3_DATLAT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR3_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gabbf731d99007936586f9e15f17c3c771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbf731d99007936586f9e15f17c3c771">&#9670;&nbsp;</a></span>FSMC_BTR4_ACCMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a id="ga8e69759ab89b16573bafd2f6ded95bfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e69759ab89b16573bafd2f6ded95bfb">&#9670;&nbsp;</a></span>FSMC_BTR4_ACCMOD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga3e486b11f6af0f566f8843a5c95c6a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e486b11f6af0f566f8843a5c95c6a6c">&#9670;&nbsp;</a></span>FSMC_BTR4_ACCMOD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga1e52ae9a5d59507bdf9f4f9da19444ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e52ae9a5d59507bdf9f4f9da19444ed">&#9670;&nbsp;</a></span>FSMC_BTR4_ADDHLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a id="gadf6200f13c3eed1e9646750897a987a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf6200f13c3eed1e9646750897a987a2">&#9670;&nbsp;</a></span>FSMC_BTR4_ADDHLD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga0803bc2ad60138e0eef53a53ca5bf537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0803bc2ad60138e0eef53a53ca5bf537">&#9670;&nbsp;</a></span>FSMC_BTR4_ADDHLD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga893711250b9d3ea2e5e48ca53d1e0147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga893711250b9d3ea2e5e48ca53d1e0147">&#9670;&nbsp;</a></span>FSMC_BTR4_ADDHLD_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga75c73d4bb0ddcac383ca610a604d95b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75c73d4bb0ddcac383ca610a604d95b3">&#9670;&nbsp;</a></span>FSMC_BTR4_ADDHLD_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gab44cc2146b4cf6bc8f43292512fd8cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab44cc2146b4cf6bc8f43292512fd8cf8">&#9670;&nbsp;</a></span>FSMC_BTR4_ADDSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a id="gaa0ee1ab3716b0ab1a4e7b51234af7c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0ee1ab3716b0ab1a4e7b51234af7c63">&#9670;&nbsp;</a></span>FSMC_BTR4_ADDSET_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gacd427c001c5b17a3e083c81f6b228a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd427c001c5b17a3e083c81f6b228a50">&#9670;&nbsp;</a></span>FSMC_BTR4_ADDSET_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gae722fdaa69bfb7622aa80c82e3772949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae722fdaa69bfb7622aa80c82e3772949">&#9670;&nbsp;</a></span>FSMC_BTR4_ADDSET_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga0f8ab4a1c7fe6e7dc2b093add88c274e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f8ab4a1c7fe6e7dc2b093add88c274e">&#9670;&nbsp;</a></span>FSMC_BTR4_ADDSET_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga207a9eedfc1b244c393be3c34ea60a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga207a9eedfc1b244c393be3c34ea60a15">&#9670;&nbsp;</a></span>FSMC_BTR4_BUSTURN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_BUSTURN&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

</div>
</div>
<a id="ga4dec1fa50fca6639be7179d445aacfe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dec1fa50fca6639be7179d445aacfe4">&#9670;&nbsp;</a></span>FSMC_BTR4_BUSTURN_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_BUSTURN_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gab1db211382068251dc5cfe44a175e639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1db211382068251dc5cfe44a175e639">&#9670;&nbsp;</a></span>FSMC_BTR4_BUSTURN_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_BUSTURN_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa5391a8c2a1e8cd6abb81fa5b2836464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5391a8c2a1e8cd6abb81fa5b2836464">&#9670;&nbsp;</a></span>FSMC_BTR4_BUSTURN_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_BUSTURN_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gadbfd74790a1e25339151de440e3a93e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbfd74790a1e25339151de440e3a93e5">&#9670;&nbsp;</a></span>FSMC_BTR4_BUSTURN_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_BUSTURN_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga7ac39964e3792653e454538407b11504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ac39964e3792653e454538407b11504">&#9670;&nbsp;</a></span>FSMC_BTR4_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a id="gaacee394c98ac568fe1d6df61c887ed53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacee394c98ac568fe1d6df61c887ed53">&#9670;&nbsp;</a></span>FSMC_BTR4_CLKDIV_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga9c7cd1d1a4954d494bd107400925f86f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c7cd1d1a4954d494bd107400925f86f">&#9670;&nbsp;</a></span>FSMC_BTR4_CLKDIV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga93b0ab3235ffacca24e6b285460c5dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93b0ab3235ffacca24e6b285460c5dd3">&#9670;&nbsp;</a></span>FSMC_BTR4_CLKDIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga931463443390c5a706303e87a538d1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga931463443390c5a706303e87a538d1ce">&#9670;&nbsp;</a></span>FSMC_BTR4_CLKDIV_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga2c28625ee031527a29f7cb7db1bb97cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c28625ee031527a29f7cb7db1bb97cf">&#9670;&nbsp;</a></span>FSMC_BTR4_DATAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a id="gabdb0212604c6c58c9524adc7931e2897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdb0212604c6c58c9524adc7931e2897">&#9670;&nbsp;</a></span>FSMC_BTR4_DATAST_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga2353d753ca5532703b4f822b7d2a7382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2353d753ca5532703b4f822b7d2a7382">&#9670;&nbsp;</a></span>FSMC_BTR4_DATAST_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga8d82a6f3fcf69d6b96968118db7b8216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d82a6f3fcf69d6b96968118db7b8216">&#9670;&nbsp;</a></span>FSMC_BTR4_DATAST_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga3e0860f92bb204c4b5902d3e34b8b30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e0860f92bb204c4b5902d3e34b8b30a">&#9670;&nbsp;</a></span>FSMC_BTR4_DATAST_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga7d6f871ca941d2beed194d2fc5190183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d6f871ca941d2beed194d2fc5190183">&#9670;&nbsp;</a></span>FSMC_BTR4_DATAST_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATAST_4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gaa798a7170769793b25d5cc37e9eff679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa798a7170769793b25d5cc37e9eff679">&#9670;&nbsp;</a></span>FSMC_BTR4_DATAST_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATAST_5&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gac4c89f39ac5a74bdd3fc406da173fe79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4c89f39ac5a74bdd3fc406da173fe79">&#9670;&nbsp;</a></span>FSMC_BTR4_DATAST_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATAST_6&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga633b76f7fce6507cf044dcb3d82a0d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga633b76f7fce6507cf044dcb3d82a0d8d">&#9670;&nbsp;</a></span>FSMC_BTR4_DATAST_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATAST_7&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gaa53cb7c299e794915d3aba803374adca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa53cb7c299e794915d3aba803374adca">&#9670;&nbsp;</a></span>FSMC_BTR4_DATLAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a id="gad2315f17d1cd7dd9da1b0ee2f7e4ea29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2315f17d1cd7dd9da1b0ee2f7e4ea29">&#9670;&nbsp;</a></span>FSMC_BTR4_DATLAT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga808a7d758e6ca75c573d08ee92228745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga808a7d758e6ca75c573d08ee92228745">&#9670;&nbsp;</a></span>FSMC_BTR4_DATLAT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac376a62779292d64bfac24d572b743e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac376a62779292d64bfac24d572b743e9">&#9670;&nbsp;</a></span>FSMC_BTR4_DATLAT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gadfc558894dcb263451dbac13f48fffe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfc558894dcb263451dbac13f48fffe1">&#9670;&nbsp;</a></span>FSMC_BTR4_DATLAT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BTR4_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaa676b8e4f48602c27ea8edab61ce5db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa676b8e4f48602c27ea8edab61ce5db0">&#9670;&nbsp;</a></span>FSMC_BWTR1_ACCMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a id="gae87cae14e6bb4403b420fc9e4084d6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae87cae14e6bb4403b420fc9e4084d6e2">&#9670;&nbsp;</a></span>FSMC_BWTR1_ACCMOD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gac0cddde5db2e0bb09f1c8938afd6ac98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0cddde5db2e0bb09f1c8938afd6ac98">&#9670;&nbsp;</a></span>FSMC_BWTR1_ACCMOD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gafa3d8ff62f87ab6aeb5170dd67de15cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa3d8ff62f87ab6aeb5170dd67de15cf">&#9670;&nbsp;</a></span>FSMC_BWTR1_ADDHLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a id="ga1e24880c23375636d7504d42077a400a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e24880c23375636d7504d42077a400a">&#9670;&nbsp;</a></span>FSMC_BWTR1_ADDHLD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gafb90dec93198b1d3077feb5fe508f004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb90dec93198b1d3077feb5fe508f004">&#9670;&nbsp;</a></span>FSMC_BWTR1_ADDHLD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga26ef7d6cd5ec547a349462e4f31963b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26ef7d6cd5ec547a349462e4f31963b6">&#9670;&nbsp;</a></span>FSMC_BWTR1_ADDHLD_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gac4a961ecd844e14a90d1b2f6c5d59196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4a961ecd844e14a90d1b2f6c5d59196">&#9670;&nbsp;</a></span>FSMC_BWTR1_ADDHLD_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga4aa5ee153cb4bf79f0d4ae2c47f365c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aa5ee153cb4bf79f0d4ae2c47f365c4">&#9670;&nbsp;</a></span>FSMC_BWTR1_ADDSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a id="gaacb80aeedb6d0d9cb09e7b4d3ff8b541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacb80aeedb6d0d9cb09e7b4d3ff8b541">&#9670;&nbsp;</a></span>FSMC_BWTR1_ADDSET_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga20dbbdff1e2f1d57727dabbc4b03c840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20dbbdff1e2f1d57727dabbc4b03c840">&#9670;&nbsp;</a></span>FSMC_BWTR1_ADDSET_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga411f0d164c26dda8132ff22856757470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga411f0d164c26dda8132ff22856757470">&#9670;&nbsp;</a></span>FSMC_BWTR1_ADDSET_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga3e2bc67999e8d2b63771fa223ffa8e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e2bc67999e8d2b63771fa223ffa8e4d">&#9670;&nbsp;</a></span>FSMC_BWTR1_ADDSET_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gacab3c524b3e47327b24fa560feb93487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacab3c524b3e47327b24fa560feb93487">&#9670;&nbsp;</a></span>FSMC_BWTR1_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a id="gaa16b4376e693343cf65ab05808398b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa16b4376e693343cf65ab05808398b7f">&#9670;&nbsp;</a></span>FSMC_BWTR1_CLKDIV_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga632860254f0019e87c2e73c872d8d0c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga632860254f0019e87c2e73c872d8d0c3">&#9670;&nbsp;</a></span>FSMC_BWTR1_CLKDIV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga9debedb9d28dc78574eafc829cde91fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9debedb9d28dc78574eafc829cde91fe">&#9670;&nbsp;</a></span>FSMC_BWTR1_CLKDIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga67c483e37ed994b71337a0e0777c1290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67c483e37ed994b71337a0e0777c1290">&#9670;&nbsp;</a></span>FSMC_BWTR1_CLKDIV_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaee2641a6f415d03df324667662bd3dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee2641a6f415d03df324667662bd3dcf">&#9670;&nbsp;</a></span>FSMC_BWTR1_DATAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a id="ga162800452847dd98d27a4078370518b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga162800452847dd98d27a4078370518b2">&#9670;&nbsp;</a></span>FSMC_BWTR1_DATAST_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga16476bfbbcb9726c1fbc593d3568a514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16476bfbbcb9726c1fbc593d3568a514">&#9670;&nbsp;</a></span>FSMC_BWTR1_DATAST_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga623de376d9f5189d73068d0865a5049e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga623de376d9f5189d73068d0865a5049e">&#9670;&nbsp;</a></span>FSMC_BWTR1_DATAST_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gade0627f53e3df25fdaa973db6159bd70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade0627f53e3df25fdaa973db6159bd70">&#9670;&nbsp;</a></span>FSMC_BWTR1_DATAST_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga39b5d7ddf6673ff23684c147c192f61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39b5d7ddf6673ff23684c147c192f61b">&#9670;&nbsp;</a></span>FSMC_BWTR1_DATAST_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATAST_4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga211042c480c7d87941b584a591f7d0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga211042c480c7d87941b584a591f7d0ab">&#9670;&nbsp;</a></span>FSMC_BWTR1_DATAST_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATAST_5&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga62232d4ec2bbbf375cfa555f947345fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62232d4ec2bbbf375cfa555f947345fa">&#9670;&nbsp;</a></span>FSMC_BWTR1_DATAST_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATAST_6&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga7768908f2843432c6e4a4eb8e5153539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7768908f2843432c6e4a4eb8e5153539">&#9670;&nbsp;</a></span>FSMC_BWTR1_DATAST_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATAST_7&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga5f05e337758cdb98cfc833e43bd6d674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f05e337758cdb98cfc833e43bd6d674">&#9670;&nbsp;</a></span>FSMC_BWTR1_DATLAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a id="gadd6a7a7678ef3afbbed587cf318d1540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd6a7a7678ef3afbbed587cf318d1540">&#9670;&nbsp;</a></span>FSMC_BWTR1_DATLAT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga515ba99da829728fa7128161786c933d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga515ba99da829728fa7128161786c933d">&#9670;&nbsp;</a></span>FSMC_BWTR1_DATLAT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga13d22659082e66df3f0497057cf7dda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13d22659082e66df3f0497057cf7dda5">&#9670;&nbsp;</a></span>FSMC_BWTR1_DATLAT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga3af303f1131ff3de0894ec908de252c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3af303f1131ff3de0894ec908de252c4">&#9670;&nbsp;</a></span>FSMC_BWTR1_DATLAT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR1_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga320be3e2e266dc25bd02e10787b2ba0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga320be3e2e266dc25bd02e10787b2ba0d">&#9670;&nbsp;</a></span>FSMC_BWTR2_ACCMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a id="gaabe5419d99a7ad4d4eb761c82077d958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabe5419d99a7ad4d4eb761c82077d958">&#9670;&nbsp;</a></span>FSMC_BWTR2_ACCMOD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gab6cdd284ad94abfef0f24fcb813b4558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6cdd284ad94abfef0f24fcb813b4558">&#9670;&nbsp;</a></span>FSMC_BWTR2_ACCMOD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gae879db1879650f99b1c75635884bda17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae879db1879650f99b1c75635884bda17">&#9670;&nbsp;</a></span>FSMC_BWTR2_ADDHLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a id="gaf5826c5d5c544cd59210c071358fb8e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5826c5d5c544cd59210c071358fb8e9">&#9670;&nbsp;</a></span>FSMC_BWTR2_ADDHLD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga258acf47f7706a1cd0b0a914e63cbe17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga258acf47f7706a1cd0b0a914e63cbe17">&#9670;&nbsp;</a></span>FSMC_BWTR2_ADDHLD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga39f1a9ccc80d1218935936539a000b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39f1a9ccc80d1218935936539a000b84">&#9670;&nbsp;</a></span>FSMC_BWTR2_ADDHLD_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga81de376a21fc25a7e1c31db341dfcd3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81de376a21fc25a7e1c31db341dfcd3f">&#9670;&nbsp;</a></span>FSMC_BWTR2_ADDHLD_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga7b6553bd9ad305aa42341e08b1736260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b6553bd9ad305aa42341e08b1736260">&#9670;&nbsp;</a></span>FSMC_BWTR2_ADDSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a id="ga593fe1987e8c6052cdb992e629f1d059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga593fe1987e8c6052cdb992e629f1d059">&#9670;&nbsp;</a></span>FSMC_BWTR2_ADDSET_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga6dc23a2314a44b6ad9f293716f0c8a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dc23a2314a44b6ad9f293716f0c8a11">&#9670;&nbsp;</a></span>FSMC_BWTR2_ADDSET_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga1e9c799b36f45cad86a3f98d262baa6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e9c799b36f45cad86a3f98d262baa6d">&#9670;&nbsp;</a></span>FSMC_BWTR2_ADDSET_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga95abc246eb528275d894346c0665e930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95abc246eb528275d894346c0665e930">&#9670;&nbsp;</a></span>FSMC_BWTR2_ADDSET_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaf62bb3c772353b551de22915814115b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf62bb3c772353b551de22915814115b6">&#9670;&nbsp;</a></span>FSMC_BWTR2_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a id="ga7d5aaffe4b4c549b247c31dead5585c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d5aaffe4b4c549b247c31dead5585c6">&#9670;&nbsp;</a></span>FSMC_BWTR2_CLKDIV_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga6caca8a04c9768a84bcd958656ea8209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6caca8a04c9768a84bcd958656ea8209">&#9670;&nbsp;</a></span>FSMC_BWTR2_CLKDIV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gae608705cf36abaf22e96e9c4c63d4363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae608705cf36abaf22e96e9c4c63d4363">&#9670;&nbsp;</a></span>FSMC_BWTR2_CLKDIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaf3cb607738f2c3aa4dae4990d0754f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3cb607738f2c3aa4dae4990d0754f73">&#9670;&nbsp;</a></span>FSMC_BWTR2_CLKDIV_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gab280652524006fbb3820597112136f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab280652524006fbb3820597112136f14">&#9670;&nbsp;</a></span>FSMC_BWTR2_DATAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a id="ga78a0f0466162848135313296ebf44890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78a0f0466162848135313296ebf44890">&#9670;&nbsp;</a></span>FSMC_BWTR2_DATAST_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga51e43e17e99141c9009c779cc359323a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51e43e17e99141c9009c779cc359323a">&#9670;&nbsp;</a></span>FSMC_BWTR2_DATAST_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga1f8791c2a33f740f905d45e3754e3353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f8791c2a33f740f905d45e3754e3353">&#9670;&nbsp;</a></span>FSMC_BWTR2_DATAST_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga8a2a5797dd14b5b89581c5fb08872fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a2a5797dd14b5b89581c5fb08872fae">&#9670;&nbsp;</a></span>FSMC_BWTR2_DATAST_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga59727cc45244014c0837b63b79787ef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59727cc45244014c0837b63b79787ef8">&#9670;&nbsp;</a></span>FSMC_BWTR2_DATAST_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATAST_4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gad7bb34356cc805ef2354194307e4119c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7bb34356cc805ef2354194307e4119c">&#9670;&nbsp;</a></span>FSMC_BWTR2_DATAST_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATAST_5&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga348a18f1a4b0c5463a8692a9f12464a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga348a18f1a4b0c5463a8692a9f12464a9">&#9670;&nbsp;</a></span>FSMC_BWTR2_DATAST_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATAST_6&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga6497892b70d765d6f54b43351140d9c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6497892b70d765d6f54b43351140d9c8">&#9670;&nbsp;</a></span>FSMC_BWTR2_DATAST_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATAST_7&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga7f04b7ebcecadd4b515cac94159ea8d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f04b7ebcecadd4b515cac94159ea8d3">&#9670;&nbsp;</a></span>FSMC_BWTR2_DATLAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a id="gaac5b453a7316f378f6bf222d5de5b515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac5b453a7316f378f6bf222d5de5b515">&#9670;&nbsp;</a></span>FSMC_BWTR2_DATLAT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga6f5e6363ecbd1c23b1f49a9cfb3301d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f5e6363ecbd1c23b1f49a9cfb3301d2">&#9670;&nbsp;</a></span>FSMC_BWTR2_DATLAT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaf028fc0c3148bf9075c09ad311afee65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf028fc0c3148bf9075c09ad311afee65">&#9670;&nbsp;</a></span>FSMC_BWTR2_DATLAT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga9984c8161469dd0922de2d8c4cd9dbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9984c8161469dd0922de2d8c4cd9dbe5">&#9670;&nbsp;</a></span>FSMC_BWTR2_DATLAT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR2_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaa32a792c0c93d854a90bfbc36fa1329b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa32a792c0c93d854a90bfbc36fa1329b">&#9670;&nbsp;</a></span>FSMC_BWTR3_ACCMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a id="ga64d4e414ea73b47e07364e1a121af6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64d4e414ea73b47e07364e1a121af6a4">&#9670;&nbsp;</a></span>FSMC_BWTR3_ACCMOD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gada733b2bda718299345fd0191b25b49f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada733b2bda718299345fd0191b25b49f">&#9670;&nbsp;</a></span>FSMC_BWTR3_ACCMOD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gae3d031a0d71677932a68639ba88bd13e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3d031a0d71677932a68639ba88bd13e">&#9670;&nbsp;</a></span>FSMC_BWTR3_ADDHLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a id="ga5b3948c407a5a4be6a21cccad0a8d12d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b3948c407a5a4be6a21cccad0a8d12d">&#9670;&nbsp;</a></span>FSMC_BWTR3_ADDHLD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaea21d05228f7771c6306726af5da5a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea21d05228f7771c6306726af5da5a4a">&#9670;&nbsp;</a></span>FSMC_BWTR3_ADDHLD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa574b3a1efe581d195789dcc8bba01f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa574b3a1efe581d195789dcc8bba01f8">&#9670;&nbsp;</a></span>FSMC_BWTR3_ADDHLD_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaae8216cf865785468af58dbce0002a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae8216cf865785468af58dbce0002a7c">&#9670;&nbsp;</a></span>FSMC_BWTR3_ADDHLD_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga455ba53d0f18173b0694d71757a084ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga455ba53d0f18173b0694d71757a084ff">&#9670;&nbsp;</a></span>FSMC_BWTR3_ADDSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a id="ga9dddd5ba924b56867c9cb39484ef498d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dddd5ba924b56867c9cb39484ef498d">&#9670;&nbsp;</a></span>FSMC_BWTR3_ADDSET_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gacd242d768da1f9ab4304e91e5dabb5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd242d768da1f9ab4304e91e5dabb5a9">&#9670;&nbsp;</a></span>FSMC_BWTR3_ADDSET_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaef99967dc66814cf5d732365c40daebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef99967dc66814cf5d732365c40daebb">&#9670;&nbsp;</a></span>FSMC_BWTR3_ADDSET_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga471ebb2d47fb951340df6ba22b40a788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga471ebb2d47fb951340df6ba22b40a788">&#9670;&nbsp;</a></span>FSMC_BWTR3_ADDSET_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga5a270daf60bba0a4a9de6607635b0264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a270daf60bba0a4a9de6607635b0264">&#9670;&nbsp;</a></span>FSMC_BWTR3_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a id="gab0e2f5c1eb92f5dba7c2d76b6267805a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0e2f5c1eb92f5dba7c2d76b6267805a">&#9670;&nbsp;</a></span>FSMC_BWTR3_CLKDIV_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gad909c7569c4740c823bf4b31f93d4edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad909c7569c4740c823bf4b31f93d4edb">&#9670;&nbsp;</a></span>FSMC_BWTR3_CLKDIV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gab17fdae6a3e63acc21280497e0761d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab17fdae6a3e63acc21280497e0761d15">&#9670;&nbsp;</a></span>FSMC_BWTR3_CLKDIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga56fbdeda5582325eb5eea0061209adc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56fbdeda5582325eb5eea0061209adc9">&#9670;&nbsp;</a></span>FSMC_BWTR3_CLKDIV_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gae93d9fee8a67491918526019b439a00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae93d9fee8a67491918526019b439a00f">&#9670;&nbsp;</a></span>FSMC_BWTR3_DATAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a id="gaf1ec40c6360faeb133cb224a6789bb51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1ec40c6360faeb133cb224a6789bb51">&#9670;&nbsp;</a></span>FSMC_BWTR3_DATAST_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gacaf23316e44d731620f0cbde29ae9a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaf23316e44d731620f0cbde29ae9a93">&#9670;&nbsp;</a></span>FSMC_BWTR3_DATAST_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga31686e755ef0f98078d96c08891cf8f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31686e755ef0f98078d96c08891cf8f4">&#9670;&nbsp;</a></span>FSMC_BWTR3_DATAST_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga5a291f74abf021a7fe66ce8afd714c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a291f74abf021a7fe66ce8afd714c39">&#9670;&nbsp;</a></span>FSMC_BWTR3_DATAST_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gacd5b6e11c52314eb07772d72353002fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd5b6e11c52314eb07772d72353002fa">&#9670;&nbsp;</a></span>FSMC_BWTR3_DATAST_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATAST_4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga590322c15eb3fb579edec41fd4a86ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga590322c15eb3fb579edec41fd4a86ea5">&#9670;&nbsp;</a></span>FSMC_BWTR3_DATAST_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATAST_5&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga3aec6604821cd38fafbceeaf81556d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aec6604821cd38fafbceeaf81556d63">&#9670;&nbsp;</a></span>FSMC_BWTR3_DATAST_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATAST_6&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga79e7035f0bb60e6082f699ee98d2ffc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79e7035f0bb60e6082f699ee98d2ffc2">&#9670;&nbsp;</a></span>FSMC_BWTR3_DATAST_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATAST_7&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga05b769f726e31038cfa6bf4897453088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05b769f726e31038cfa6bf4897453088">&#9670;&nbsp;</a></span>FSMC_BWTR3_DATLAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a id="ga900f347cf4b9debe88252ff1d453098e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga900f347cf4b9debe88252ff1d453098e">&#9670;&nbsp;</a></span>FSMC_BWTR3_DATLAT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gafb44640d0ccf25b8c8ec4b24b3600d26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb44640d0ccf25b8c8ec4b24b3600d26">&#9670;&nbsp;</a></span>FSMC_BWTR3_DATLAT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga4a6405794f28617802ba7bd3586a5f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a6405794f28617802ba7bd3586a5f50">&#9670;&nbsp;</a></span>FSMC_BWTR3_DATLAT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga974cf9ed84e54c78ee995b02cc605706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga974cf9ed84e54c78ee995b02cc605706">&#9670;&nbsp;</a></span>FSMC_BWTR3_DATLAT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR3_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga1d13f46a945d5daf6ec339781d3926a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d13f46a945d5daf6ec339781d3926a9">&#9670;&nbsp;</a></span>FSMC_BWTR4_ACCMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a id="ga5e30f51c68b4ac4f9efee2cd5a45943c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e30f51c68b4ac4f9efee2cd5a45943c">&#9670;&nbsp;</a></span>FSMC_BWTR4_ACCMOD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaf7ba26fb09f035addbe1e4c3b0d093c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7ba26fb09f035addbe1e4c3b0d093c9">&#9670;&nbsp;</a></span>FSMC_BWTR4_ACCMOD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaafe1198e70d843c883260d354b7ce7b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafe1198e70d843c883260d354b7ce7b5">&#9670;&nbsp;</a></span>FSMC_BWTR4_ADDHLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a id="gac62786f538820baa3f0f8edb17ef1b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac62786f538820baa3f0f8edb17ef1b74">&#9670;&nbsp;</a></span>FSMC_BWTR4_ADDHLD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaa69aa2d9cafe8f952721c88083c8a94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa69aa2d9cafe8f952721c88083c8a94e">&#9670;&nbsp;</a></span>FSMC_BWTR4_ADDHLD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga4c6d991498c385991b461832fb093399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c6d991498c385991b461832fb093399">&#9670;&nbsp;</a></span>FSMC_BWTR4_ADDHLD_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gac744bdeb5b9ae048b1fa1a07ce9ce9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac744bdeb5b9ae048b1fa1a07ce9ce9d1">&#9670;&nbsp;</a></span>FSMC_BWTR4_ADDHLD_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaa8c3c14faf87768beced4e297edc7bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8c3c14faf87768beced4e297edc7bfd">&#9670;&nbsp;</a></span>FSMC_BWTR4_ADDSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a id="ga65ba73495f6192e409cc00f3e26e27e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65ba73495f6192e409cc00f3e26e27e0">&#9670;&nbsp;</a></span>FSMC_BWTR4_ADDSET_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga3cc9fa3c1ceae0724f5005bb1e101775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cc9fa3c1ceae0724f5005bb1e101775">&#9670;&nbsp;</a></span>FSMC_BWTR4_ADDSET_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gad2007941f4869504bfef23edbcc18bfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2007941f4869504bfef23edbcc18bfa">&#9670;&nbsp;</a></span>FSMC_BWTR4_ADDSET_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gabcde23639f64241d95b02f5b950ef3cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcde23639f64241d95b02f5b950ef3cc">&#9670;&nbsp;</a></span>FSMC_BWTR4_ADDSET_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gace3c57c780586c96ef5756d642c3bd01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace3c57c780586c96ef5756d642c3bd01">&#9670;&nbsp;</a></span>FSMC_BWTR4_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a id="ga8eae837a65cdce995c6fc43afd196e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eae837a65cdce995c6fc43afd196e76">&#9670;&nbsp;</a></span>FSMC_BWTR4_CLKDIV_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga265d50716e1b6ae2395f0da696b4d12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga265d50716e1b6ae2395f0da696b4d12a">&#9670;&nbsp;</a></span>FSMC_BWTR4_CLKDIV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga095f121a1739bcc61e40f2fbb5e8b6a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga095f121a1739bcc61e40f2fbb5e8b6a0">&#9670;&nbsp;</a></span>FSMC_BWTR4_CLKDIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga11d5deb7f2aed21baeb4df3015440bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11d5deb7f2aed21baeb4df3015440bc2">&#9670;&nbsp;</a></span>FSMC_BWTR4_CLKDIV_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga6656c89aac87fc226c0e80f8f753abeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6656c89aac87fc226c0e80f8f753abeb">&#9670;&nbsp;</a></span>FSMC_BWTR4_DATAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a id="ga5636aaec144530e1c46e819b62c95f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5636aaec144530e1c46e819b62c95f09">&#9670;&nbsp;</a></span>FSMC_BWTR4_DATAST_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga19eb9fccff444a00caf75b9d20a143ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19eb9fccff444a00caf75b9d20a143ed">&#9670;&nbsp;</a></span>FSMC_BWTR4_DATAST_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa40f9fa60ddb69fdcdcdface743f2c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa40f9fa60ddb69fdcdcdface743f2c26">&#9670;&nbsp;</a></span>FSMC_BWTR4_DATAST_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gafa173c5ff9a7d316cd67897f8e36dbf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa173c5ff9a7d316cd67897f8e36dbf5">&#9670;&nbsp;</a></span>FSMC_BWTR4_DATAST_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga7c8dde48be5fa0ea0e920d72e7b43ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c8dde48be5fa0ea0e920d72e7b43ad0">&#9670;&nbsp;</a></span>FSMC_BWTR4_DATAST_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATAST_4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga2ff7e92fad8d55c205ee1225868c54a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ff7e92fad8d55c205ee1225868c54a4">&#9670;&nbsp;</a></span>FSMC_BWTR4_DATAST_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATAST_5&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga2dbfd952e906c67ec6bb813d220638f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dbfd952e906c67ec6bb813d220638f9">&#9670;&nbsp;</a></span>FSMC_BWTR4_DATAST_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATAST_6&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga67a7e379e49efcdb4a42ed45eb20c620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a7e379e49efcdb4a42ed45eb20c620">&#9670;&nbsp;</a></span>FSMC_BWTR4_DATAST_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATAST_7&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gaa6f7e16866ecede5f4258c05d95f571b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6f7e16866ecede5f4258c05d95f571b">&#9670;&nbsp;</a></span>FSMC_BWTR4_DATLAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a id="ga9841723700d2b9611be2e7a7b0f19c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9841723700d2b9611be2e7a7b0f19c33">&#9670;&nbsp;</a></span>FSMC_BWTR4_DATLAT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gad628c523ceee80e41c02dd4502baee2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad628c523ceee80e41c02dd4502baee2c">&#9670;&nbsp;</a></span>FSMC_BWTR4_DATLAT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gafee2951c0bea4329727767db1bb96a4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafee2951c0bea4329727767db1bb96a4f">&#9670;&nbsp;</a></span>FSMC_BWTR4_DATLAT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga1020e605f8a52d9fd857d3b91d23bf7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1020e605f8a52d9fd857d3b91d23bf7a">&#9670;&nbsp;</a></span>FSMC_BWTR4_DATLAT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BWTR4_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga43da355ad2eb7d974488a02921b1b2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43da355ad2eb7d974488a02921b1b2ba">&#9670;&nbsp;</a></span>FSMC_ECCR2_ECC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_ECCR2_ECC2&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECC result </p>

</div>
</div>
<a id="ga798b288a17d84edc99ff1f5f81cf70be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga798b288a17d84edc99ff1f5f81cf70be">&#9670;&nbsp;</a></span>FSMC_ECCR3_ECC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_ECCR3_ECC3&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECC result </p>

</div>
</div>
<a id="gae2726cd505612675158551fd9eed763f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2726cd505612675158551fd9eed763f">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHIZ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHIZ2&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) </p>

</div>
</div>
<a id="gae1ff9b8faa8372116ca931826d18a9c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1ff9b8faa8372116ca931826d18a9c7">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHIZ2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHIZ2_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaac4081b55783073164985488c9d4d6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac4081b55783073164985488c9d4d6b8">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHIZ2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHIZ2_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa3cc10b4217452bae11c69ed9f6f1844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3cc10b4217452bae11c69ed9f6f1844">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHIZ2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHIZ2_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga93e2929a1bcde578f374bbebaa9482d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93e2929a1bcde578f374bbebaa9482d1">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHIZ2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHIZ2_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gac536419b5ef258fa3f9140387e2f134f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac536419b5ef258fa3f9140387e2f134f">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHIZ2_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHIZ2_4&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga5deab3153671ff06832dd651372f9ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5deab3153671ff06832dd651372f9ca7">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHIZ2_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHIZ2_5&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga047723a357976aca5bdf6575327986d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga047723a357976aca5bdf6575327986d2">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHIZ2_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHIZ2_6&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga859a5af02e12a11e7548085e9e186547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga859a5af02e12a11e7548085e9e186547">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHIZ2_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHIZ2_7&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gad007c3c6fbef432a5e6bb08bd6e0b1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad007c3c6fbef432a5e6bb08bd6e0b1ce">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHOLD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHOLD2&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATTHOLD2[7:0] bits (Attribute memory 2 hold time) </p>

</div>
</div>
<a id="ga5b5e19eb38592e84b9c0f3f57df51892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b5e19eb38592e84b9c0f3f57df51892">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHOLD2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHOLD2_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga13dface112bf1300689a4f00ba31abac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13dface112bf1300689a4f00ba31abac">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHOLD2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHOLD2_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaea0e1b34ac27f20c85db0f96eaeff994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea0e1b34ac27f20c85db0f96eaeff994">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHOLD2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHOLD2_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga1582860673c5e72f9441095d5af7b8ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1582860673c5e72f9441095d5af7b8ad">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHOLD2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHOLD2_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gacdd679f3b80617291639cafcdd8f77d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdd679f3b80617291639cafcdd8f77d1">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHOLD2_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHOLD2_4&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga34e89cd935ec26279bc9876d9dd07b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34e89cd935ec26279bc9876d9dd07b07">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHOLD2_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHOLD2_5&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga12c42d6d5746ef8d763d36b04f6e4644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12c42d6d5746ef8d763d36b04f6e4644">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHOLD2_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHOLD2_6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga93558ba1372a3709316b4734160b3874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93558ba1372a3709316b4734160b3874">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTHOLD2_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTHOLD2_7&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gaab6cd1418de73ee3b214be589912e45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab6cd1418de73ee3b214be589912e45f">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTSET2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTSET2&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATTSET2[7:0] bits (Attribute memory 2 setup time) </p>

</div>
</div>
<a id="gaab4718770edfb1b9b96df7410a58f79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab4718770edfb1b9b96df7410a58f79b">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTSET2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTSET2_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga4cde8c8360b22a3fb63615b4274653c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cde8c8360b22a3fb63615b4274653c9">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTSET2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTSET2_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gae80034b8760da9dd1faaf7e326b6002a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae80034b8760da9dd1faaf7e326b6002a">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTSET2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTSET2_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga11924ff951b3e939d2d20807901a82bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11924ff951b3e939d2d20807901a82bf">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTSET2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTSET2_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gad1b81efbb998d5e86685075396fd83b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1b81efbb998d5e86685075396fd83b0">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTSET2_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTSET2_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga3e89896b03049ad636484b44c7ecd670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e89896b03049ad636484b44c7ecd670">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTSET2_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTSET2_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gac751391f5acb1f3229ca65a3424d316d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac751391f5acb1f3229ca65a3424d316d">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTSET2_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTSET2_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="gabb0f3115642332e5aef5cfa1b6b719d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb0f3115642332e5aef5cfa1b6b719d8">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTSET2_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTSET2_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga6fda97184969b04e909ac97d31da48e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fda97184969b04e909ac97d31da48e6">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTWAIT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTWAIT2&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATTWAIT2[7:0] bits (Attribute memory 2 wait time) </p>

</div>
</div>
<a id="gaf43a2874230fbe9b87f9495a736b9363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf43a2874230fbe9b87f9495a736b9363">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTWAIT2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTWAIT2_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaad30fbb45343ced8deb9bbc062dba46b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad30fbb45343ced8deb9bbc062dba46b">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTWAIT2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTWAIT2_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gae78c7794f66cd2063464ab2e6ef2bd07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae78c7794f66cd2063464ab2e6ef2bd07">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTWAIT2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTWAIT2_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga82c2de9009c75560a342122937b25853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82c2de9009c75560a342122937b25853">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTWAIT2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTWAIT2_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gae80b6a2fc197435f6b50b4ba035fb5fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae80b6a2fc197435f6b50b4ba035fb5fe">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTWAIT2_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTWAIT2_4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gac924773c5fcbee73186600247618d10b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac924773c5fcbee73186600247618d10b">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTWAIT2_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTWAIT2_5&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga70b22c0b9a32e473f0eb56952ba58d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70b22c0b9a32e473f0eb56952ba58d95">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTWAIT2_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTWAIT2_6&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga2ade8feb15ddcef159ccf3ff55fb0c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ade8feb15ddcef159ccf3ff55fb0c24">&#9670;&nbsp;</a></span>FSMC_PATT2_ATTWAIT2_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT2_ATTWAIT2_7&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gaea9d34b131aa7db353eef060ca37788c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea9d34b131aa7db353eef060ca37788c">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHIZ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHIZ3&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) </p>

</div>
</div>
<a id="ga5bc6736af23f6f033568e0085cd19964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bc6736af23f6f033568e0085cd19964">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHIZ3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHIZ3_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga41270d0ae8670f39b886b49e47e8195b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41270d0ae8670f39b886b49e47e8195b">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHIZ3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHIZ3_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga988ec453492aafacf205895c5398caf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga988ec453492aafacf205895c5398caf2">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHIZ3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHIZ3_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga48885375147c060687bbccc6a234ce39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48885375147c060687bbccc6a234ce39">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHIZ3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHIZ3_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga5ea193881223470d7b6a6ca3e3474a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ea193881223470d7b6a6ca3e3474a84">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHIZ3_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHIZ3_4&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga7ab1f4cb68cfb8717d2b29e3a84987b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ab1f4cb68cfb8717d2b29e3a84987b1">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHIZ3_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHIZ3_5&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga44fd348b342ec248b821123f3310f475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44fd348b342ec248b821123f3310f475">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHIZ3_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHIZ3_6&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga0ff1a3acc9bbab229000d48845ea1863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ff1a3acc9bbab229000d48845ea1863">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHIZ3_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHIZ3_7&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gab3a2e634d0f5e3c9716c0910e1efda60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3a2e634d0f5e3c9716c0910e1efda60">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHOLD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHOLD3&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATTHOLD3[7:0] bits (Attribute memory 3 hold time) </p>

</div>
</div>
<a id="gad34a9f1b84d670c4132c56fa30ca26f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad34a9f1b84d670c4132c56fa30ca26f0">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHOLD3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHOLD3_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga5b2ed392d654694fc330c6721bed5728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b2ed392d654694fc330c6721bed5728">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHOLD3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHOLD3_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga679d3ea50788981dac810ec62bc372f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga679d3ea50788981dac810ec62bc372f0">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHOLD3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHOLD3_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga75d74cf52f238826e87d3a3c27b52acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75d74cf52f238826e87d3a3c27b52acc">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHOLD3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHOLD3_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaa8d656d40279e1655a6682dcc2762e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8d656d40279e1655a6682dcc2762e92">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHOLD3_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHOLD3_4&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gafee75f2fcf37e20e983732f258f85371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafee75f2fcf37e20e983732f258f85371">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHOLD3_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHOLD3_5&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga777b93e1e3c802ede605644d3ff3bba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga777b93e1e3c802ede605644d3ff3bba7">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHOLD3_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHOLD3_6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga39acada8d54a7a14d3838d042397bd74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39acada8d54a7a14d3838d042397bd74">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTHOLD3_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTHOLD3_7&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gae0487c57e948411f16c3a35927e60dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0487c57e948411f16c3a35927e60dd5">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTSET3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTSET3&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATTSET3[7:0] bits (Attribute memory 3 setup time) </p>

</div>
</div>
<a id="ga0e68a5b1bb5996422eac084d586359d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e68a5b1bb5996422eac084d586359d4">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTSET3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTSET3_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga2d8bd09ad36ab8cae67f87cb930ea428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d8bd09ad36ab8cae67f87cb930ea428">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTSET3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTSET3_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga29b9389601899ce2731c612ad05d9a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29b9389601899ce2731c612ad05d9a96">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTSET3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTSET3_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga97893656a7b65ec5420382de0b264a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97893656a7b65ec5420382de0b264a11">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTSET3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTSET3_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga9a6993a1cc304b9300bdc365c2827d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a6993a1cc304b9300bdc365c2827d43">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTSET3_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTSET3_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga8cf65f61ce823183c3866607cab6bd09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cf65f61ce823183c3866607cab6bd09">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTSET3_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTSET3_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gab2d5a3dd16094a6279766692694aa16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2d5a3dd16094a6279766692694aa16b">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTSET3_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTSET3_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga7668853b7956cdb13fd73ed10faf4526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7668853b7956cdb13fd73ed10faf4526">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTSET3_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTSET3_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gad8aaf4c77a663cab07ac6c365a271599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8aaf4c77a663cab07ac6c365a271599">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTWAIT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTWAIT3&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATTWAIT3[7:0] bits (Attribute memory 3 wait time) </p>

</div>
</div>
<a id="gac5c5500a07e7885de5c372c55f147836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5c5500a07e7885de5c372c55f147836">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTWAIT3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTWAIT3_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaddddbd0a403b2aeefcfdb28a7da56bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddddbd0a403b2aeefcfdb28a7da56bf0">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTWAIT3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTWAIT3_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac34cbe7e282e1074e6c4b9645e48db2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac34cbe7e282e1074e6c4b9645e48db2f">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTWAIT3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTWAIT3_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga771f2a5acde98a9760eb8a1338f416a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga771f2a5acde98a9760eb8a1338f416a3">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTWAIT3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTWAIT3_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga1bcc944836a379b2b878d5129ff94ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bcc944836a379b2b878d5129ff94ddb">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTWAIT3_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTWAIT3_4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gacf722482193ca6a1bf90f17af567e019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf722482193ca6a1bf90f17af567e019">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTWAIT3_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTWAIT3_5&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gac2cc3ce135f309f7574f0c3d1a0ffe88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2cc3ce135f309f7574f0c3d1a0ffe88">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTWAIT3_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTWAIT3_6&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="gaa66342cc1db5dcad99153b5a2f22140e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa66342cc1db5dcad99153b5a2f22140e">&#9670;&nbsp;</a></span>FSMC_PATT3_ATTWAIT3_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT3_ATTWAIT3_7&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga35948e4e9e5ce9d674e9e70ca2aeafe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35948e4e9e5ce9d674e9e70ca2aeafe3">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHIZ4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHIZ4&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) </p>

</div>
</div>
<a id="ga5b746d7b655f6379af4dd4d5ba842492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b746d7b655f6379af4dd4d5ba842492">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHIZ4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHIZ4_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gac2dd87929111fc0c888dd7c311f8eba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2dd87929111fc0c888dd7c311f8eba3">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHIZ4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHIZ4_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga353c0709e22a06998f05b908a597f525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga353c0709e22a06998f05b908a597f525">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHIZ4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHIZ4_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaa777a5d42ac1e36044d7b18ffdd61a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa777a5d42ac1e36044d7b18ffdd61a21">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHIZ4_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHIZ4_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga65c1778d08bfe2a40961f6acf023b9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c1778d08bfe2a40961f6acf023b9d4">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHIZ4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHIZ4_4&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gaadb7001986c9a4c28052b46657ad7a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadb7001986c9a4c28052b46657ad7a7e">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHIZ4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHIZ4_5&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gaa11a8d896354bd1c6645ac096db8e065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa11a8d896354bd1c6645ac096db8e065">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHIZ4_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHIZ4_6&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga1a054f48705ec3fef0686c576f414f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a054f48705ec3fef0686c576f414f29">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHIZ4_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHIZ4_7&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga0bf06c395d55c775b4fbe202bac517a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bf06c395d55c775b4fbe202bac517a6">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHOLD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHOLD4&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATTHOLD4[7:0] bits (Attribute memory 4 hold time) </p>

</div>
</div>
<a id="gad5c97b102bd1f2b61dcfb793c0d61d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5c97b102bd1f2b61dcfb793c0d61d66">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHOLD4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHOLD4_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga738c8d87ebcdff68725a54ff7f39675d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga738c8d87ebcdff68725a54ff7f39675d">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHOLD4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHOLD4_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga6d9610198e4710ca394e3aeb32aa229f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d9610198e4710ca394e3aeb32aa229f">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHOLD4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHOLD4_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gadd14059e9f658f37b3a1f18786395717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd14059e9f658f37b3a1f18786395717">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHOLD4_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHOLD4_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga7a39fa40e2d4990097e31b47ad85283a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a39fa40e2d4990097e31b47ad85283a">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHOLD4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHOLD4_4&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga239e412f20305d58416f10a79e253a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga239e412f20305d58416f10a79e253a87">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHOLD4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHOLD4_5&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gaff1aac62acdf71077ee4a9e8e9e6d2d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff1aac62acdf71077ee4a9e8e9e6d2d6">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHOLD4_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHOLD4_6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga836fd2ad42b0c9f6d0eb651589d04123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga836fd2ad42b0c9f6d0eb651589d04123">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTHOLD4_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTHOLD4_7&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga7f4d8fb0d47b4a3fddf55c2532dd3159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f4d8fb0d47b4a3fddf55c2532dd3159">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTSET4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTSET4&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATTSET4[7:0] bits (Attribute memory 4 setup time) </p>

</div>
</div>
<a id="ga1dac8bcf03610eb2d43b557f4d81532a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dac8bcf03610eb2d43b557f4d81532a">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTSET4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTSET4_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaac2576c2a95871cbf9babd0778372571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac2576c2a95871cbf9babd0778372571">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTSET4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTSET4_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga88e760bbe9714ac07f381de3af0abc36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88e760bbe9714ac07f381de3af0abc36">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTSET4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTSET4_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga4b472fd4848733a921998f0305b5bc02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b472fd4848733a921998f0305b5bc02">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTSET4_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTSET4_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gae7d0c69190a0d78fedc875c3dc6b9037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7d0c69190a0d78fedc875c3dc6b9037">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTSET4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTSET4_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga168c6f16be9721a5ea0e31230bd1939b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga168c6f16be9721a5ea0e31230bd1939b">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTSET4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTSET4_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga72fe744c036b2acc4fff8733ac48b0ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72fe744c036b2acc4fff8733ac48b0ae">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTSET4_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTSET4_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga4529b17de7cb4eeeff25496620978adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4529b17de7cb4eeeff25496620978adc">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTSET4_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTSET4_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga01edeaedc31867997a188fa89cab2ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01edeaedc31867997a188fa89cab2ec0">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTWAIT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTWAIT4&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATTWAIT4[7:0] bits (Attribute memory 4 wait time) </p>

</div>
</div>
<a id="ga5da7db34cd23f3126f224a0b845a66a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5da7db34cd23f3126f224a0b845a66a8">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTWAIT4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTWAIT4_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga14644aa2ed55afe2094015d74843a994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14644aa2ed55afe2094015d74843a994">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTWAIT4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTWAIT4_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaf1023d5ae8fab70e7fdfbaff4ed46657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1023d5ae8fab70e7fdfbaff4ed46657">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTWAIT4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTWAIT4_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga906c9684ffcd8f0f9222cbfd0e21885a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga906c9684ffcd8f0f9222cbfd0e21885a">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTWAIT4_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTWAIT4_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gae8d341a7448f645a2f849e591515f020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8d341a7448f645a2f849e591515f020">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTWAIT4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTWAIT4_4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gaf278272c5fdaa8fa7c84e1c095690632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf278272c5fdaa8fa7c84e1c095690632">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTWAIT4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTWAIT4_5&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga3126347e126717a761af0b6e44b9d72d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3126347e126717a761af0b6e44b9d72d">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTWAIT4_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTWAIT4_6&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga34afb78710ca450ac7065f0bc263075c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34afb78710ca450ac7065f0bc263075c">&#9670;&nbsp;</a></span>FSMC_PATT4_ATTWAIT4_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PATT4_ATTWAIT4_7&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gafa528d578aec8bc0f77a2550d4e48438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa528d578aec8bc0f77a2550d4e48438">&#9670;&nbsp;</a></span>FSMC_PCR2_ECCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_ECCEN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECC computation logic enable bit </p>

</div>
</div>
<a id="gaf2adbc7b4149193452b69bc55a968cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2adbc7b4149193452b69bc55a968cd1">&#9670;&nbsp;</a></span>FSMC_PCR2_ECCPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_ECCPS&#160;&#160;&#160;((uint32_t)0x000E0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECCPS[1:0] bits (ECC page size) </p>

</div>
</div>
<a id="gae0e06e76b0dd7cc1f6b765b4c3ecfacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0e06e76b0dd7cc1f6b765b4c3ecfacb">&#9670;&nbsp;</a></span>FSMC_PCR2_ECCPS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_ECCPS_0&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga8b947299d05921085b531f12db860f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b947299d05921085b531f12db860f41">&#9670;&nbsp;</a></span>FSMC_PCR2_ECCPS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_ECCPS_1&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga199db72eae8707aba0b22ff18bd8bcd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga199db72eae8707aba0b22ff18bd8bcd0">&#9670;&nbsp;</a></span>FSMC_PCR2_ECCPS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_ECCPS_2&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga2a2bfd8de14f8c726439ba8f494b38a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a2bfd8de14f8c726439ba8f494b38a1">&#9670;&nbsp;</a></span>FSMC_PCR2_PBKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_PBKEN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card/NAND Flash memory bank enable bit </p>

</div>
</div>
<a id="ga175ab8f61bbc0bb5692fb62691db1ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga175ab8f61bbc0bb5692fb62691db1ce3">&#9670;&nbsp;</a></span>FSMC_PCR2_PTYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_PTYP&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory type </p>

</div>
</div>
<a id="ga26f3ae80c9bbede6929c20004804476d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f3ae80c9bbede6929c20004804476d">&#9670;&nbsp;</a></span>FSMC_PCR2_PWAITEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_PWAITEN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait feature enable bit </p>

</div>
</div>
<a id="ga656155275dc1c2f690687d07717e017a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga656155275dc1c2f690687d07717e017a">&#9670;&nbsp;</a></span>FSMC_PCR2_PWID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_PWID&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWID[1:0] bits (NAND Flash databus width) </p>

</div>
</div>
<a id="gae36f67be67a473c318fa937246c6de17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae36f67be67a473c318fa937246c6de17">&#9670;&nbsp;</a></span>FSMC_PCR2_PWID_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_PWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga6180d3899a37f7e518b1e4b8bf935baa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6180d3899a37f7e518b1e4b8bf935baa">&#9670;&nbsp;</a></span>FSMC_PCR2_PWID_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_PWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa6513b62e23afdbadc4b25697378a0f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6513b62e23afdbadc4b25697378a0f2">&#9670;&nbsp;</a></span>FSMC_PCR2_TAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_TAR&#160;&#160;&#160;((uint32_t)0x0001E000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAR[3:0] bits (ALE to RE delay) </p>

</div>
</div>
<a id="gacd7e456c24f5978e8cb1078c633f0d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd7e456c24f5978e8cb1078c633f0d23">&#9670;&nbsp;</a></span>FSMC_PCR2_TAR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_TAR_0&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga8f0b2191750ab21af10f009e1a97ca13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f0b2191750ab21af10f009e1a97ca13">&#9670;&nbsp;</a></span>FSMC_PCR2_TAR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_TAR_1&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga3de27b9eb559156b7ed87407206b7a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3de27b9eb559156b7ed87407206b7a17">&#9670;&nbsp;</a></span>FSMC_PCR2_TAR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_TAR_2&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga1c70f852bb8809e8ea4800a7dd616266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c70f852bb8809e8ea4800a7dd616266">&#9670;&nbsp;</a></span>FSMC_PCR2_TAR_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_TAR_3&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaa4f2c6c5ed8cd459a0822c35ea9e6800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4f2c6c5ed8cd459a0822c35ea9e6800">&#9670;&nbsp;</a></span>FSMC_PCR2_TCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_TCLR&#160;&#160;&#160;((uint32_t)0x00001E00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCLR[3:0] bits (CLE to RE delay) </p>

</div>
</div>
<a id="ga1edc7eec1b5a76a851175e5a7caa6c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1edc7eec1b5a76a851175e5a7caa6c5c">&#9670;&nbsp;</a></span>FSMC_PCR2_TCLR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_TCLR_0&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaf8baae9949bd0f294a698721da24808f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8baae9949bd0f294a698721da24808f">&#9670;&nbsp;</a></span>FSMC_PCR2_TCLR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_TCLR_1&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga01ba36d067efffcfe5ecea3af1411675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01ba36d067efffcfe5ecea3af1411675">&#9670;&nbsp;</a></span>FSMC_PCR2_TCLR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_TCLR_2&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga4999b81ed8783cca5f3b25500183ff9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4999b81ed8783cca5f3b25500183ff9a">&#9670;&nbsp;</a></span>FSMC_PCR2_TCLR_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR2_TCLR_3&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga723c4c8c3b97cd1ce18c3b5c888e5b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga723c4c8c3b97cd1ce18c3b5c888e5b4e">&#9670;&nbsp;</a></span>FSMC_PCR3_ECCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_ECCEN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECC computation logic enable bit </p>

</div>
</div>
<a id="gaf8d92853ca6f97f72682c2f53f686998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d92853ca6f97f72682c2f53f686998">&#9670;&nbsp;</a></span>FSMC_PCR3_ECCPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_ECCPS&#160;&#160;&#160;((uint32_t)0x000E0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECCPS[2:0] bits (ECC page size) </p>

</div>
</div>
<a id="ga506daa911151e1b9de3ed2b5030d1a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga506daa911151e1b9de3ed2b5030d1a5a">&#9670;&nbsp;</a></span>FSMC_PCR3_ECCPS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_ECCPS_0&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga6403c557bd93b5297fa7fbbf8dc49cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6403c557bd93b5297fa7fbbf8dc49cc9">&#9670;&nbsp;</a></span>FSMC_PCR3_ECCPS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_ECCPS_1&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaf041e921fb9af07e9c709d79bbfaec89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf041e921fb9af07e9c709d79bbfaec89">&#9670;&nbsp;</a></span>FSMC_PCR3_ECCPS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_ECCPS_2&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaac1334587ebb2f313078aab2c2f76cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac1334587ebb2f313078aab2c2f76cf7">&#9670;&nbsp;</a></span>FSMC_PCR3_PBKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_PBKEN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card/NAND Flash memory bank enable bit </p>

</div>
</div>
<a id="gade562589d0572ba223d2f6df265fe5b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade562589d0572ba223d2f6df265fe5b8">&#9670;&nbsp;</a></span>FSMC_PCR3_PTYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_PTYP&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory type </p>

</div>
</div>
<a id="gaae3f15324eb8692ddf3f294f358b1d8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae3f15324eb8692ddf3f294f358b1d8c">&#9670;&nbsp;</a></span>FSMC_PCR3_PWAITEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_PWAITEN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait feature enable bit </p>

</div>
</div>
<a id="gac6f9b4e4449f105aa9bd3630f0466b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6f9b4e4449f105aa9bd3630f0466b9f">&#9670;&nbsp;</a></span>FSMC_PCR3_PWID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_PWID&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWID[1:0] bits (NAND Flash databus width) </p>

</div>
</div>
<a id="gae07191f4d5e3c3ec38b271b30cd1ee07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae07191f4d5e3c3ec38b271b30cd1ee07">&#9670;&nbsp;</a></span>FSMC_PCR3_PWID_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_PWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaa8819a742324c0523f3dc6b8959bcdd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8819a742324c0523f3dc6b8959bcdd5">&#9670;&nbsp;</a></span>FSMC_PCR3_PWID_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_PWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga199c4b0e690f0da0de46e372183da642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga199c4b0e690f0da0de46e372183da642">&#9670;&nbsp;</a></span>FSMC_PCR3_TAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_TAR&#160;&#160;&#160;((uint32_t)0x0001E000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAR[3:0] bits (ALE to RE delay) </p>

</div>
</div>
<a id="gada0f17bcc683a5a6249348a63004e225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada0f17bcc683a5a6249348a63004e225">&#9670;&nbsp;</a></span>FSMC_PCR3_TAR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_TAR_0&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gad4afb373f6f1cb1bedd653d8ea1dca78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4afb373f6f1cb1bedd653d8ea1dca78">&#9670;&nbsp;</a></span>FSMC_PCR3_TAR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_TAR_1&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga597698c6059f70f61310456e83353738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga597698c6059f70f61310456e83353738">&#9670;&nbsp;</a></span>FSMC_PCR3_TAR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_TAR_2&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga4bd7aaf7ffcad9f4477ac4f2927a0912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bd7aaf7ffcad9f4477ac4f2927a0912">&#9670;&nbsp;</a></span>FSMC_PCR3_TAR_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_TAR_3&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga478e4371d8baf2a0b2675b3113edb071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga478e4371d8baf2a0b2675b3113edb071">&#9670;&nbsp;</a></span>FSMC_PCR3_TCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_TCLR&#160;&#160;&#160;((uint32_t)0x00001E00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCLR[3:0] bits (CLE to RE delay) </p>

</div>
</div>
<a id="gadedb0d10b5b53656dc152b9264faffbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadedb0d10b5b53656dc152b9264faffbd">&#9670;&nbsp;</a></span>FSMC_PCR3_TCLR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_TCLR_0&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gab5536285f03b1732aed999d20c0e25aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5536285f03b1732aed999d20c0e25aa">&#9670;&nbsp;</a></span>FSMC_PCR3_TCLR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_TCLR_1&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gae7d40ba9c0f0da58948ee2cc546b634c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7d40ba9c0f0da58948ee2cc546b634c">&#9670;&nbsp;</a></span>FSMC_PCR3_TCLR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_TCLR_2&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga63f96a640afa85d7521b05458f590a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63f96a640afa85d7521b05458f590a19">&#9670;&nbsp;</a></span>FSMC_PCR3_TCLR_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR3_TCLR_3&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga646509f8bebb0d662c730ed4cabe741f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga646509f8bebb0d662c730ed4cabe741f">&#9670;&nbsp;</a></span>FSMC_PCR4_ECCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_ECCEN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECC computation logic enable bit </p>

</div>
</div>
<a id="ga2308baba97f307b8beb6239702471038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2308baba97f307b8beb6239702471038">&#9670;&nbsp;</a></span>FSMC_PCR4_ECCPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_ECCPS&#160;&#160;&#160;((uint32_t)0x000E0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECCPS[2:0] bits (ECC page size) </p>

</div>
</div>
<a id="ga76514698225c0734c1e9be46b6dbd298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76514698225c0734c1e9be46b6dbd298">&#9670;&nbsp;</a></span>FSMC_PCR4_ECCPS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_ECCPS_0&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga1c43076003bbf01f95765125e19ab94d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c43076003bbf01f95765125e19ab94d">&#9670;&nbsp;</a></span>FSMC_PCR4_ECCPS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_ECCPS_1&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac4ba96304e6618d4eb7672cdc3bd8f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4ba96304e6618d4eb7672cdc3bd8f01">&#9670;&nbsp;</a></span>FSMC_PCR4_ECCPS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_ECCPS_2&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga2f4a72bae5da27f8da23c13a54fe9622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f4a72bae5da27f8da23c13a54fe9622">&#9670;&nbsp;</a></span>FSMC_PCR4_PBKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_PBKEN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card/NAND Flash memory bank enable bit </p>

</div>
</div>
<a id="gabe2d6f4e9bdef35436d521ebbdca5e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe2d6f4e9bdef35436d521ebbdca5e40">&#9670;&nbsp;</a></span>FSMC_PCR4_PTYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_PTYP&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory type </p>

</div>
</div>
<a id="gab07ce7c785eb296a615b2c50415de21b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab07ce7c785eb296a615b2c50415de21b">&#9670;&nbsp;</a></span>FSMC_PCR4_PWAITEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_PWAITEN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait feature enable bit </p>

</div>
</div>
<a id="ga9486b2b7346570ecc5715f1d551c168a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9486b2b7346570ecc5715f1d551c168a">&#9670;&nbsp;</a></span>FSMC_PCR4_PWID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_PWID&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWID[1:0] bits (NAND Flash databus width) </p>

</div>
</div>
<a id="ga0995cb320e6293ea435df275ce67359f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0995cb320e6293ea435df275ce67359f">&#9670;&nbsp;</a></span>FSMC_PCR4_PWID_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_PWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga8b6be32b3844a299a2c92089e81e27e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b6be32b3844a299a2c92089e81e27e9">&#9670;&nbsp;</a></span>FSMC_PCR4_PWID_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_PWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga0c583f305906f19b15ce3dc177fa21bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c583f305906f19b15ce3dc177fa21bd">&#9670;&nbsp;</a></span>FSMC_PCR4_TAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_TAR&#160;&#160;&#160;((uint32_t)0x0001E000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAR[3:0] bits (ALE to RE delay) </p>

</div>
</div>
<a id="ga62fe4ede4c658b788596e8ea6f325c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62fe4ede4c658b788596e8ea6f325c9f">&#9670;&nbsp;</a></span>FSMC_PCR4_TAR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_TAR_0&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga2a9958cbf815ac97c3500a46aaf573f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a9958cbf815ac97c3500a46aaf573f5">&#9670;&nbsp;</a></span>FSMC_PCR4_TAR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_TAR_1&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga669e16ecd48c92f65bd66f2da63fe53f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga669e16ecd48c92f65bd66f2da63fe53f">&#9670;&nbsp;</a></span>FSMC_PCR4_TAR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_TAR_2&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gad298ef64d36721696517ed0d4ac12d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad298ef64d36721696517ed0d4ac12d32">&#9670;&nbsp;</a></span>FSMC_PCR4_TAR_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_TAR_3&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga7c7164974019263cacbc7dda2fc14126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c7164974019263cacbc7dda2fc14126">&#9670;&nbsp;</a></span>FSMC_PCR4_TCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_TCLR&#160;&#160;&#160;((uint32_t)0x00001E00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCLR[3:0] bits (CLE to RE delay) </p>

</div>
</div>
<a id="ga0dd78ad0c755190a69b37ebac75a11dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dd78ad0c755190a69b37ebac75a11dd">&#9670;&nbsp;</a></span>FSMC_PCR4_TCLR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_TCLR_0&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaf0ea2e2287999d3c7d6583aab492514d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0ea2e2287999d3c7d6583aab492514d">&#9670;&nbsp;</a></span>FSMC_PCR4_TCLR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_TCLR_1&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga34dd56ee892fc187e105e4d820ce3b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34dd56ee892fc187e105e4d820ce3b9a">&#9670;&nbsp;</a></span>FSMC_PCR4_TCLR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_TCLR_2&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga0eb8dc60a469cfa96b3b3b7fad25ac92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eb8dc60a469cfa96b3b3b7fad25ac92">&#9670;&nbsp;</a></span>FSMC_PCR4_TCLR_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PCR4_TCLR_3&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga4cce93379430df64fd697ad772bc477d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cce93379430df64fd697ad772bc477d">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHIZ4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHIZ4&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOHIZ4[7:0] bits (I/O 4 databus HiZ time) </p>

</div>
</div>
<a id="gaaf3b5c59e3eb4e259ddb722b1e536e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf3b5c59e3eb4e259ddb722b1e536e5c">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHIZ4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHIZ4_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga3e8c66264d4ec7b69de613cb528cfee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e8c66264d4ec7b69de613cb528cfee2">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHIZ4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHIZ4_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gab943b8acd274a8892e691ffab36a6a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab943b8acd274a8892e691ffab36a6a21">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHIZ4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHIZ4_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga4184c40fd57a850605ac12c73553b6ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4184c40fd57a850605ac12c73553b6ba">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHIZ4_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHIZ4_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga9f966bdf26f7fa0f52076438219df7ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f966bdf26f7fa0f52076438219df7ee">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHIZ4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHIZ4_4&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga9ba68883e73a331543a2990a76d1e91a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ba68883e73a331543a2990a76d1e91a">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHIZ4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHIZ4_5&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga8b2c084a1dfbf7fb7bd922faa48bad8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b2c084a1dfbf7fb7bd922faa48bad8a">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHIZ4_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHIZ4_6&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="gabc8aef29e6eaecd3ff2c13bae143b8b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc8aef29e6eaecd3ff2c13bae143b8b4">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHIZ4_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHIZ4_7&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gab55064df0d9fab8a072da6baa7b85878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab55064df0d9fab8a072da6baa7b85878">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHOLD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHOLD4&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOHOLD4[7:0] bits (I/O 4 hold time) </p>

</div>
</div>
<a id="gadc1a288b385fcf83bfa95da479d387a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc1a288b385fcf83bfa95da479d387a4">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHOLD4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHOLD4_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga402d7221ee27ce71d1b8bb18539d8307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga402d7221ee27ce71d1b8bb18539d8307">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHOLD4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHOLD4_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga274c5b835ec95c97c4f1c6ebbf72a096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga274c5b835ec95c97c4f1c6ebbf72a096">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHOLD4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHOLD4_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga519b9b4ae5b136769278eb98eb10c3a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga519b9b4ae5b136769278eb98eb10c3a6">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHOLD4_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHOLD4_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gab2d013be2823d9ea9b81f8f76331c11d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2d013be2823d9ea9b81f8f76331c11d">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHOLD4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHOLD4_4&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga5a14c965f1ff993e0976aaefe638e2f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a14c965f1ff993e0976aaefe638e2f6">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHOLD4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHOLD4_5&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga49411f21445032ad8eaca19e89d204bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49411f21445032ad8eaca19e89d204bc">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHOLD4_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHOLD4_6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga323dcc3be986d57d14b794cca0038953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga323dcc3be986d57d14b794cca0038953">&#9670;&nbsp;</a></span>FSMC_PIO4_IOHOLD4_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOHOLD4_7&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gaf14b77f09f496a1325b5384eef54dd4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf14b77f09f496a1325b5384eef54dd4a">&#9670;&nbsp;</a></span>FSMC_PIO4_IOSET4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOSET4&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOSET4[7:0] bits (I/O 4 setup time) </p>

</div>
</div>
<a id="ga29c07a816f3065ae0c9287b6e3e0e967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29c07a816f3065ae0c9287b6e3e0e967">&#9670;&nbsp;</a></span>FSMC_PIO4_IOSET4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOSET4_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gac31898a52e172935f354819c50d3ef8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac31898a52e172935f354819c50d3ef8d">&#9670;&nbsp;</a></span>FSMC_PIO4_IOSET4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOSET4_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaf35797347825725faef495c676269927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf35797347825725faef495c676269927">&#9670;&nbsp;</a></span>FSMC_PIO4_IOSET4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOSET4_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gae45109e3dcc3c3a15efd13eddffdd8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae45109e3dcc3c3a15efd13eddffdd8c9">&#9670;&nbsp;</a></span>FSMC_PIO4_IOSET4_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOSET4_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga349e3a58f832fbc9de16955521355c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga349e3a58f832fbc9de16955521355c29">&#9670;&nbsp;</a></span>FSMC_PIO4_IOSET4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOSET4_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gaf3304545838a6e20742b0203e0cb023a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3304545838a6e20742b0203e0cb023a">&#9670;&nbsp;</a></span>FSMC_PIO4_IOSET4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOSET4_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga800ab779078734ca86eedb6c9e77bc57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga800ab779078734ca86eedb6c9e77bc57">&#9670;&nbsp;</a></span>FSMC_PIO4_IOSET4_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOSET4_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga7e29b066726c486c6503d417d18904b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e29b066726c486c6503d417d18904b1">&#9670;&nbsp;</a></span>FSMC_PIO4_IOSET4_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOSET4_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga035a0645caab3851714123302dd0af1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga035a0645caab3851714123302dd0af1c">&#9670;&nbsp;</a></span>FSMC_PIO4_IOWAIT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOWAIT4&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOWAIT4[7:0] bits (I/O 4 wait time) </p>

</div>
</div>
<a id="gafb868a5bf3d33997c782f296440cabf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb868a5bf3d33997c782f296440cabf7">&#9670;&nbsp;</a></span>FSMC_PIO4_IOWAIT4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOWAIT4_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaaa48c96fedf31c6ab444828d60e471da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa48c96fedf31c6ab444828d60e471da">&#9670;&nbsp;</a></span>FSMC_PIO4_IOWAIT4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOWAIT4_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga342e42235a123ea11544b1a230b07a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga342e42235a123ea11544b1a230b07a75">&#9670;&nbsp;</a></span>FSMC_PIO4_IOWAIT4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOWAIT4_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga9c012d7c41f51516580766d6ac36d82f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c012d7c41f51516580766d6ac36d82f">&#9670;&nbsp;</a></span>FSMC_PIO4_IOWAIT4_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOWAIT4_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga5331b528505a31a2b39deca7a5ddba02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5331b528505a31a2b39deca7a5ddba02">&#9670;&nbsp;</a></span>FSMC_PIO4_IOWAIT4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOWAIT4_4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gaabbfbc377efde5170ac484795a0a4215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabbfbc377efde5170ac484795a0a4215">&#9670;&nbsp;</a></span>FSMC_PIO4_IOWAIT4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOWAIT4_5&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga0be64ff24a6ccb7eef471ad2ad0e283b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0be64ff24a6ccb7eef471ad2ad0e283b">&#9670;&nbsp;</a></span>FSMC_PIO4_IOWAIT4_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOWAIT4_6&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga3e3fc1b8cfa57116c0521cafd7e733cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e3fc1b8cfa57116c0521cafd7e733cc">&#9670;&nbsp;</a></span>FSMC_PIO4_IOWAIT4_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PIO4_IOWAIT4_7&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga8a7783e155a688bf79e68ebf570421c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a7783e155a688bf79e68ebf570421c4">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHIZ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHIZ2&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) </p>

</div>
</div>
<a id="ga8bb51ecefa94c1ab3b91c7a14705b8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bb51ecefa94c1ab3b91c7a14705b8c8">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHIZ2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHIZ2_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga4c0d8bf861d9918763b7391d4ad287b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c0d8bf861d9918763b7391d4ad287b0">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHIZ2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHIZ2_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaebd6a4457fa0ac4f1b98fdc58bef9999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebd6a4457fa0ac4f1b98fdc58bef9999">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHIZ2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHIZ2_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaded9a6b1b516fa2595988c84c5465f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaded9a6b1b516fa2595988c84c5465f9b">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHIZ2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHIZ2_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gad9b1831fb25422c7a126a7d029223394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9b1831fb25422c7a126a7d029223394">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHIZ2_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHIZ2_4&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gae828a4dde56e15f78ab156feeb329af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae828a4dde56e15f78ab156feeb329af9">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHIZ2_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHIZ2_5&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gacf5464a2e8aeec6eb06c58283168ef97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf5464a2e8aeec6eb06c58283168ef97">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHIZ2_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHIZ2_6&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga3c5ca1880a516478e1b8f1142066c004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c5ca1880a516478e1b8f1142066c004">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHIZ2_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHIZ2_7&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gaad2c79ef9df8b619e93c15b506f4fd7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad2c79ef9df8b619e93c15b506f4fd7d">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHOLD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHOLD2&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEMHOLD2[7:0] bits (Common memory 2 hold time) </p>

</div>
</div>
<a id="gadd16a720c69fcac1f6b798cf6f9bbb7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd16a720c69fcac1f6b798cf6f9bbb7e">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHOLD2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHOLD2_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga4630e2bdb842914d0f7b53d4ed610122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4630e2bdb842914d0f7b53d4ed610122">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHOLD2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHOLD2_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gacf699fd414971d0c52159c21652f5e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf699fd414971d0c52159c21652f5e58">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHOLD2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHOLD2_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gad3e1f50389b82f8737a12ef6d1683c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3e1f50389b82f8737a12ef6d1683c4f">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHOLD2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHOLD2_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga00c7b1a8cbcbcbcc0495ebd7c877ca9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00c7b1a8cbcbcbcc0495ebd7c877ca9e">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHOLD2_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHOLD2_4&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga9cd7c5637824522c2bd0f2cd165ca218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cd7c5637824522c2bd0f2cd165ca218">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHOLD2_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHOLD2_5&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga52ee3806d174025ab98d6c9148f17ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52ee3806d174025ab98d6c9148f17ae2">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHOLD2_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHOLD2_6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="gad1afae5788b827aebc3df92c74754b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1afae5788b827aebc3df92c74754b38">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMHOLD2_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMHOLD2_7&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga50a34195ddb7ab7aebc2acac39b27536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50a34195ddb7ab7aebc2acac39b27536">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMSET2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMSET2&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEMSET2[7:0] bits (Common memory 2 setup time) </p>

</div>
</div>
<a id="ga529858550113070878ce680da0a6bf7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga529858550113070878ce680da0a6bf7d">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMSET2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMSET2_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga28517c1f5aeded21b3f0326247b0bbe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28517c1f5aeded21b3f0326247b0bbe1">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMSET2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMSET2_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga1f59339df091ad8a00d75c32b335b711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f59339df091ad8a00d75c32b335b711">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMSET2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMSET2_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga7715c089272c9709e8f94590b46be609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7715c089272c9709e8f94590b46be609">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMSET2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMSET2_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga31a0e44106c1ec87375054be15b1cb84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31a0e44106c1ec87375054be15b1cb84">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMSET2_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMSET2_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga221edf50060c5dad91de3c0b877fdbfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga221edf50060c5dad91de3c0b877fdbfc">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMSET2_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMSET2_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga5dc6beefe3ea22a84dbc44fd30843778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dc6beefe3ea22a84dbc44fd30843778">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMSET2_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMSET2_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="gae14181cbd85100c2b3b104525c42ee6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae14181cbd85100c2b3b104525c42ee6c">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMSET2_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMSET2_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga7affee760cfe5d04a58bda9cd7fc5f72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7affee760cfe5d04a58bda9cd7fc5f72">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMWAIT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMWAIT2&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEMWAIT2[7:0] bits (Common memory 2 wait time) </p>

</div>
</div>
<a id="ga7ee1c7f3347678dff204e6ac8c6eaf4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ee1c7f3347678dff204e6ac8c6eaf4f">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMWAIT2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMWAIT2_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga56de464fa3f895e75f0ec2ff3f9e1e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56de464fa3f895e75f0ec2ff3f9e1e1e">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMWAIT2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMWAIT2_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga922a823292054746923fb13b8f4c1b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga922a823292054746923fb13b8f4c1b5c">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMWAIT2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMWAIT2_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga44f9c0141f457b0ef0ff42c1645d7337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44f9c0141f457b0ef0ff42c1645d7337">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMWAIT2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMWAIT2_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga8d15645ffe422f3e35cc03efd93361cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d15645ffe422f3e35cc03efd93361cb">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMWAIT2_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMWAIT2_4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga640d5866b22b11924b7e4c9bfc608624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga640d5866b22b11924b7e4c9bfc608624">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMWAIT2_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMWAIT2_5&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga51d69f501306eae03db719cb52065b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d69f501306eae03db719cb52065b3c">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMWAIT2_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMWAIT2_6&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga127b0e01d15f1007cfa67247a99da26f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga127b0e01d15f1007cfa67247a99da26f">&#9670;&nbsp;</a></span>FSMC_PMEM2_MEMWAIT2_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM2_MEMWAIT2_7&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga3a77d54c66589f233792d30fc83e7f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a77d54c66589f233792d30fc83e7f12">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHIZ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHIZ3&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) </p>

</div>
</div>
<a id="ga2d8453ab8a7488ff13c681154bfd293c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d8453ab8a7488ff13c681154bfd293c">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHIZ3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHIZ3_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaf023951ad4fd31a691cc26fc3c27ec46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf023951ad4fd31a691cc26fc3c27ec46">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHIZ3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHIZ3_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaaf8d790834161e0224c878cd8eab190e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf8d790834161e0224c878cd8eab190e">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHIZ3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHIZ3_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga26daeb039123824e2de5fdd64cb3a1ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26daeb039123824e2de5fdd64cb3a1ff">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHIZ3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHIZ3_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gafd06d96e44933ce665b2af8c2a4098e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd06d96e44933ce665b2af8c2a4098e4">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHIZ3_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHIZ3_4&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gaef1254b2e2251da2b30aa297d1d0a1f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef1254b2e2251da2b30aa297d1d0a1f8">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHIZ3_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHIZ3_5&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gaf33c72c5ab0747d587a801835cf1a897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf33c72c5ab0747d587a801835cf1a897">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHIZ3_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHIZ3_6&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="gaa7304d0d28edd32a70be474e656fbf8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7304d0d28edd32a70be474e656fbf8e">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHIZ3_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHIZ3_7&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gac8ef1e0f4db1e2792b0939f9058a149b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8ef1e0f4db1e2792b0939f9058a149b">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHOLD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHOLD3&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEMHOLD3[7:0] bits (Common memory 3 hold time) </p>

</div>
</div>
<a id="gaa1abd4698bb45c784b23b8d431eb90f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1abd4698bb45c784b23b8d431eb90f1">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHOLD3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHOLD3_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga0a93e71d784bdb1cd115805feac42d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a93e71d784bdb1cd115805feac42d6b">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHOLD3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHOLD3_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga20a5443b5236e71b8dfe0620abffbd68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20a5443b5236e71b8dfe0620abffbd68">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHOLD3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHOLD3_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga3b330eabb266b26cf6aa93b12bfe7b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b330eabb266b26cf6aa93b12bfe7b38">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHOLD3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHOLD3_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gac6d1864268bb87124d127d92e8db54dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6d1864268bb87124d127d92e8db54dc">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHOLD3_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHOLD3_4&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga8968569a91c0b5d6c456074ddfc98aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8968569a91c0b5d6c456074ddfc98aa3">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHOLD3_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHOLD3_5&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gaf40967f9e19b41e2692b7fe1177b8629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf40967f9e19b41e2692b7fe1177b8629">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHOLD3_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHOLD3_6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="gaf0da29e1e300e47aebb0bd47bf5f0563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0da29e1e300e47aebb0bd47bf5f0563">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMHOLD3_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMHOLD3_7&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gaf69ac574f9be3c11ada1e2dc4c3abe4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf69ac574f9be3c11ada1e2dc4c3abe4f">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMSET3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMSET3&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEMSET3[7:0] bits (Common memory 3 setup time) </p>

</div>
</div>
<a id="gaee68bc7ff3e4cf11c2ca826541858c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee68bc7ff3e4cf11c2ca826541858c6a">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMSET3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMSET3_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gafa10132605ec4a4be1ab48ee6b36080e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa10132605ec4a4be1ab48ee6b36080e">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMSET3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMSET3_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gacd867b06de7c7a49244b6a35570d2cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd867b06de7c7a49244b6a35570d2cd2">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMSET3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMSET3_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga292a8826723614aa2504a376f4a2e5d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga292a8826723614aa2504a376f4a2e5d5">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMSET3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMSET3_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga98703fee6465ba580b052ef76f2c63f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98703fee6465ba580b052ef76f2c63f2">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMSET3_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMSET3_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gaaea28a64fc9a7e0df35826b4ec372361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaea28a64fc9a7e0df35826b4ec372361">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMSET3_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMSET3_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gaea51bbe866574be10bdc1d2d16bb9810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea51bbe866574be10bdc1d2d16bb9810">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMSET3_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMSET3_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga702eeb8c3930ea564af728cc3bb9044b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga702eeb8c3930ea564af728cc3bb9044b">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMSET3_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMSET3_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga4243cb8b53a10143621872c0d0ed318b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4243cb8b53a10143621872c0d0ed318b">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMWAIT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMWAIT3&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEMWAIT3[7:0] bits (Common memory 3 wait time) </p>

</div>
</div>
<a id="ga30d8aad77f584d1c380b6d04d4984ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30d8aad77f584d1c380b6d04d4984ac5">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMWAIT3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMWAIT3_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaacf4638838e3cf2dfa076ef795596967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacf4638838e3cf2dfa076ef795596967">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMWAIT3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMWAIT3_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa1c65a1027062f3fff04dfdd24c33e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1c65a1027062f3fff04dfdd24c33e64">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMWAIT3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMWAIT3_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gae23146168ddc8e06defd6e75390dde1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae23146168ddc8e06defd6e75390dde1d">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMWAIT3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMWAIT3_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga79640d63c03f94bd4f38859c46bad820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79640d63c03f94bd4f38859c46bad820">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMWAIT3_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMWAIT3_4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga8d36841fa1730bbbc825278cffd623f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d36841fa1730bbbc825278cffd623f3">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMWAIT3_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMWAIT3_5&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga2bd34f98ee23b7a58ac63cd195c00d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bd34f98ee23b7a58ac63cd195c00d70">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMWAIT3_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMWAIT3_6&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga0f485579592b7fdf2e480523ee220418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f485579592b7fdf2e480523ee220418">&#9670;&nbsp;</a></span>FSMC_PMEM3_MEMWAIT3_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM3_MEMWAIT3_7&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga6b194500112e61e5dd41ded843bb08c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b194500112e61e5dd41ded843bb08c6">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHIZ4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHIZ4&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) </p>

</div>
</div>
<a id="ga9298e847d13d24cbe87a3c477af9f02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9298e847d13d24cbe87a3c477af9f02c">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHIZ4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHIZ4_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga591eb0822bbb91c4ba12f80d35424c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga591eb0822bbb91c4ba12f80d35424c4c">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHIZ4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHIZ4_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga6db858408154b3694bb1fdc995f7e069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6db858408154b3694bb1fdc995f7e069">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHIZ4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHIZ4_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga0e38ef7ec628928bea867de00af9b206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e38ef7ec628928bea867de00af9b206">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHIZ4_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHIZ4_3&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga81a86c24f41bd5363793953df972d941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81a86c24f41bd5363793953df972d941">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHIZ4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHIZ4_4&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga08a6ec2df1aa20cfcfacaed7e60417a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08a6ec2df1aa20cfcfacaed7e60417a0">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHIZ4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHIZ4_5&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga443fff9e0a661cce0d3fe96886eceb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga443fff9e0a661cce0d3fe96886eceb0b">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHIZ4_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHIZ4_6&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga90cf92af2475f9f7cadbb9553225260d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90cf92af2475f9f7cadbb9553225260d">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHIZ4_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHIZ4_7&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga5028f0c2a642b7faedf602f0b2c0d64c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5028f0c2a642b7faedf602f0b2c0d64c">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHOLD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHOLD4&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEMHOLD4[7:0] bits (Common memory 4 hold time) </p>

</div>
</div>
<a id="gaf07eef15a372886fda3182f49e2e912e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf07eef15a372886fda3182f49e2e912e">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHOLD4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHOLD4_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaa05a691ca81b6fe6df07adb1c5142597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa05a691ca81b6fe6df07adb1c5142597">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHOLD4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHOLD4_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaafd4f50c33f4ec69e878983fb6065c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafd4f50c33f4ec69e878983fb6065c73">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHOLD4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHOLD4_2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gac3cf67d6699d41fc042aed2be6d6aef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3cf67d6699d41fc042aed2be6d6aef0">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHOLD4_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHOLD4_3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga963acb8aef1a1e3f7f369421a3f9bfd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga963acb8aef1a1e3f7f369421a3f9bfd9">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHOLD4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHOLD4_4&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gac3ca8c6eb5fde2be7d38bde8aedb5522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ca8c6eb5fde2be7d38bde8aedb5522">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHOLD4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHOLD4_5&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gae0352f9aa02c4037d690b516d7385d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0352f9aa02c4037d690b516d7385d27">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHOLD4_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHOLD4_6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga880aa86c933687f7565b7ab79776923e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga880aa86c933687f7565b7ab79776923e">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMHOLD4_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMHOLD4_7&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga3b5cb5385ce2cef772ee4493c25617aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b5cb5385ce2cef772ee4493c25617aa">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMSET4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMSET4&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEMSET4[7:0] bits (Common memory 4 setup time) </p>

</div>
</div>
<a id="ga6df1a1190522593b71da113c7ea8cfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6df1a1190522593b71da113c7ea8cfab">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMSET4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMSET4_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga6fa76a9c077f40e973df8fe6903c69c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fa76a9c077f40e973df8fe6903c69c4">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMSET4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMSET4_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga03ddc1ecb61313593976bf70aec06e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03ddc1ecb61313593976bf70aec06e9f">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMSET4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMSET4_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga4280253a6049c7739c6b70a6d7940998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4280253a6049c7739c6b70a6d7940998">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMSET4_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMSET4_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga153d7b557dc40b797f93bf5593808279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga153d7b557dc40b797f93bf5593808279">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMSET4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMSET4_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gabc8fc6eadc2e952227c121b6d6114834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc8fc6eadc2e952227c121b6d6114834">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMSET4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMSET4_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gaecce633b6da6db82000f1d39dc23bb3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecce633b6da6db82000f1d39dc23bb3b">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMSET4_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMSET4_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga04c68698ff6f47551244ae5a26893059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04c68698ff6f47551244ae5a26893059">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMSET4_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMSET4_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga9673f81abf15ad70d09520db9ddfc58d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9673f81abf15ad70d09520db9ddfc58d">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMWAIT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMWAIT4&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEMWAIT4[7:0] bits (Common memory 4 wait time) </p>

</div>
</div>
<a id="ga9c88b294c963e5be76da4bf3048af411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c88b294c963e5be76da4bf3048af411">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMWAIT4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMWAIT4_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga24d45891fa0a503d81f68f62f5fd18e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24d45891fa0a503d81f68f62f5fd18e5">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMWAIT4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMWAIT4_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaf1fa35a7722b6339a7cef85b5be2280d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1fa35a7722b6339a7cef85b5be2280d">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMWAIT4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMWAIT4_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga929f7f1066e3f2d69c72126615d06cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga929f7f1066e3f2d69c72126615d06cb0">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMWAIT4_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMWAIT4_3&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga5282e3d9205f778b67ef00c27beb2918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5282e3d9205f778b67ef00c27beb2918">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMWAIT4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMWAIT4_4&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga1eed44a0b89a9f14b08c4ab2578ca5cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1eed44a0b89a9f14b08c4ab2578ca5cc">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMWAIT4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMWAIT4_5&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gab2429913d3b7993dfda75413f0a72bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2429913d3b7993dfda75413f0a72bf4">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMWAIT4_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMWAIT4_6&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga247eb296ad16d1c7f2ebea0ca85619f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga247eb296ad16d1c7f2ebea0ca85619f9">&#9670;&nbsp;</a></span>FSMC_PMEM4_MEMWAIT4_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_PMEM4_MEMWAIT4_7&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga6ae2e544a4a515303f49815cdbd5ebbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ae2e544a4a515303f49815cdbd5ebbb">&#9670;&nbsp;</a></span>FSMC_SR2_FEMPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR2_FEMPT&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO empty </p>

</div>
</div>
<a id="ga755c088c58b27f79108675f56ea9d196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga755c088c58b27f79108675f56ea9d196">&#9670;&nbsp;</a></span>FSMC_SR2_IFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR2_IFEN&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Falling Edge detection Enable bit </p>

</div>
</div>
<a id="gad6492ad6afe175283d07de38978936dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6492ad6afe175283d07de38978936dc">&#9670;&nbsp;</a></span>FSMC_SR2_IFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR2_IFS&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Falling Edge status </p>

</div>
</div>
<a id="ga1e9df0edd35d0ad6a35ff3a3b045b47c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e9df0edd35d0ad6a35ff3a3b045b47c">&#9670;&nbsp;</a></span>FSMC_SR2_ILEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR2_ILEN&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Level detection Enable bit </p>

</div>
</div>
<a id="ga664d6e1440c12e76dfa34f716af85ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga664d6e1440c12e76dfa34f716af85ed1">&#9670;&nbsp;</a></span>FSMC_SR2_ILS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR2_ILS&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Level status </p>

</div>
</div>
<a id="ga3216bd665a118239e6ef0b58ec5e8a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3216bd665a118239e6ef0b58ec5e8a8e">&#9670;&nbsp;</a></span>FSMC_SR2_IREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR2_IREN&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Rising Edge detection Enable bit </p>

</div>
</div>
<a id="ga19f1b90b2da89b68aa754d0a89d60de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19f1b90b2da89b68aa754d0a89d60de9">&#9670;&nbsp;</a></span>FSMC_SR2_IRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR2_IRS&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Rising Edge status </p>

</div>
</div>
<a id="ga230562cf231dc79cd9354933b39ae7de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga230562cf231dc79cd9354933b39ae7de">&#9670;&nbsp;</a></span>FSMC_SR3_FEMPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR3_FEMPT&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO empty </p>

</div>
</div>
<a id="gaa7355e5368013759dbfabfec8b609ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7355e5368013759dbfabfec8b609ca8">&#9670;&nbsp;</a></span>FSMC_SR3_IFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR3_IFEN&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Falling Edge detection Enable bit </p>

</div>
</div>
<a id="gafadff6b6f9e6430ada2f56bc9921dd7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafadff6b6f9e6430ada2f56bc9921dd7d">&#9670;&nbsp;</a></span>FSMC_SR3_IFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR3_IFS&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Falling Edge status </p>

</div>
</div>
<a id="ga86ac8f1f9f99c81a26fb54b597b57f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86ac8f1f9f99c81a26fb54b597b57f12">&#9670;&nbsp;</a></span>FSMC_SR3_ILEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR3_ILEN&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Level detection Enable bit </p>

</div>
</div>
<a id="ga9803b4ab5b8cce213a80abc11c751d21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9803b4ab5b8cce213a80abc11c751d21">&#9670;&nbsp;</a></span>FSMC_SR3_ILS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR3_ILS&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Level status </p>

</div>
</div>
<a id="ga12baad15533ecbc57db95ea4939bc782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12baad15533ecbc57db95ea4939bc782">&#9670;&nbsp;</a></span>FSMC_SR3_IREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR3_IREN&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Rising Edge detection Enable bit </p>

</div>
</div>
<a id="gad929e4a8c1fdb49ee6f690121336afea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad929e4a8c1fdb49ee6f690121336afea">&#9670;&nbsp;</a></span>FSMC_SR3_IRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR3_IRS&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Rising Edge status </p>

</div>
</div>
<a id="gaae7081cdf26e75bccfac1b6a29c04124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae7081cdf26e75bccfac1b6a29c04124">&#9670;&nbsp;</a></span>FSMC_SR4_FEMPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR4_FEMPT&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO empty </p>

</div>
</div>
<a id="gaf97394e42be634cb441204f6bfffb504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf97394e42be634cb441204f6bfffb504">&#9670;&nbsp;</a></span>FSMC_SR4_IFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR4_IFEN&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Falling Edge detection Enable bit </p>

</div>
</div>
<a id="gaf1e7d71b32a0b70d772fbdc85f7053fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1e7d71b32a0b70d772fbdc85f7053fc">&#9670;&nbsp;</a></span>FSMC_SR4_IFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR4_IFS&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Falling Edge status </p>

</div>
</div>
<a id="gac9b8d7c7b68723a4ef01843d547d95bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9b8d7c7b68723a4ef01843d547d95bc">&#9670;&nbsp;</a></span>FSMC_SR4_ILEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR4_ILEN&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Level detection Enable bit </p>

</div>
</div>
<a id="ga0e19feccd1553911d08be673c4af72ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e19feccd1553911d08be673c4af72ad">&#9670;&nbsp;</a></span>FSMC_SR4_ILS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR4_ILS&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Level status </p>

</div>
</div>
<a id="ga6f5f17d22e07bb6674cbd68740b9708a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f5f17d22e07bb6674cbd68740b9708a">&#9670;&nbsp;</a></span>FSMC_SR4_IREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR4_IREN&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Rising Edge detection Enable bit </p>

</div>
</div>
<a id="ga163f7143d51b516af0d46b142222957f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga163f7143d51b516af0d46b142222957f">&#9670;&nbsp;</a></span>FSMC_SR4_IRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_SR4_IRS&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Rising Edge status </p>

</div>
</div>
<a id="gad8acd11feb4223a7ca438effb3d926fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8acd11feb4223a7ca438effb3d926fc">&#9670;&nbsp;</a></span>GPIO_BRR_BR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 0 </p>

</div>
</div>
<a id="ga68f94e96c502467ad528983494cb6645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68f94e96c502467ad528983494cb6645">&#9670;&nbsp;</a></span>GPIO_BRR_BR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 1 </p>

</div>
</div>
<a id="ga8fe20398333e9f7e5c247e0bcfcd1d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fe20398333e9f7e5c247e0bcfcd1d31">&#9670;&nbsp;</a></span>GPIO_BRR_BR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR10&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 10 </p>

</div>
</div>
<a id="gac65c4bf495800254168edce220f12294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac65c4bf495800254168edce220f12294">&#9670;&nbsp;</a></span>GPIO_BRR_BR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR11&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 11 </p>

</div>
</div>
<a id="ga443c4943581f7590d706b183fb47250e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga443c4943581f7590d706b183fb47250e">&#9670;&nbsp;</a></span>GPIO_BRR_BR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR12&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 12 </p>

</div>
</div>
<a id="ga41f1e586a459fe54089921daed6b99cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41f1e586a459fe54089921daed6b99cc">&#9670;&nbsp;</a></span>GPIO_BRR_BR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR13&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 13 </p>

</div>
</div>
<a id="ga4a77aa07922b7541f1e1c936a6651713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a77aa07922b7541f1e1c936a6651713">&#9670;&nbsp;</a></span>GPIO_BRR_BR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR14&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 14 </p>

</div>
</div>
<a id="gab2ab1e0d0902e871836ae13d70c566df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2ab1e0d0902e871836ae13d70c566df">&#9670;&nbsp;</a></span>GPIO_BRR_BR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR15&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 15 </p>

</div>
</div>
<a id="gaeebe4dddede0f14e00885b70c09bbd09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeebe4dddede0f14e00885b70c09bbd09">&#9670;&nbsp;</a></span>GPIO_BRR_BR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 2 </p>

</div>
</div>
<a id="ga95b3047fcdfe9269f5a94b6412ec6a3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95b3047fcdfe9269f5a94b6412ec6a3c">&#9670;&nbsp;</a></span>GPIO_BRR_BR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 3 </p>

</div>
</div>
<a id="ga8fc7d79f0103f892f8c3a87d8038525a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fc7d79f0103f892f8c3a87d8038525a">&#9670;&nbsp;</a></span>GPIO_BRR_BR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 4 </p>

</div>
</div>
<a id="ga6cc7663eaa1496185041af93b4ff808b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cc7663eaa1496185041af93b4ff808b">&#9670;&nbsp;</a></span>GPIO_BRR_BR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 5 </p>

</div>
</div>
<a id="gafa84d5cb9d0a0a945389ad0fef07eb2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa84d5cb9d0a0a945389ad0fef07eb2a">&#9670;&nbsp;</a></span>GPIO_BRR_BR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR6&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 6 </p>

</div>
</div>
<a id="ga5110afe1f5bda4fde7983b447ce162c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5110afe1f5bda4fde7983b447ce162c4">&#9670;&nbsp;</a></span>GPIO_BRR_BR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR7&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 7 </p>

</div>
</div>
<a id="gae1560a3457fcec47c6f1871cf225557e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1560a3457fcec47c6f1871cf225557e">&#9670;&nbsp;</a></span>GPIO_BRR_BR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR8&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 8 </p>

</div>
</div>
<a id="ga248ac798aa8fdd42573fa6ff4762ba58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga248ac798aa8fdd42573fa6ff4762ba58">&#9670;&nbsp;</a></span>GPIO_BRR_BR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR9&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 9 </p>

</div>
</div>
<a id="ga44316fb208a551d63550ab435a65faaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44316fb208a551d63550ab435a65faaf">&#9670;&nbsp;</a></span>GPIO_BSRR_BR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 0 </p>

</div>
</div>
<a id="ga855ce6a1019d453bd1fbe9f61b5531b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga855ce6a1019d453bd1fbe9f61b5531b8">&#9670;&nbsp;</a></span>GPIO_BSRR_BR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 1 </p>

</div>
</div>
<a id="ga98581ac23be9f4fa003686d2ea523a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98581ac23be9f4fa003686d2ea523a81">&#9670;&nbsp;</a></span>GPIO_BSRR_BR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR10&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 10 </p>

</div>
</div>
<a id="gacedacd6c3e840a8172269cac3dbb550b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacedacd6c3e840a8172269cac3dbb550b">&#9670;&nbsp;</a></span>GPIO_BSRR_BR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR11&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 11 </p>

</div>
</div>
<a id="ga4622e78de418b59cd4199928801b6958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4622e78de418b59cd4199928801b6958">&#9670;&nbsp;</a></span>GPIO_BSRR_BR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR12&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 12 </p>

</div>
</div>
<a id="ga292c1d0172620e0454ccc36f91f0c6ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga292c1d0172620e0454ccc36f91f0c6ea">&#9670;&nbsp;</a></span>GPIO_BSRR_BR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR13&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 13 </p>

</div>
</div>
<a id="ga32477ac5ab4f5c7257ca332bb691b7cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32477ac5ab4f5c7257ca332bb691b7cf">&#9670;&nbsp;</a></span>GPIO_BSRR_BR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR14&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 14 </p>

</div>
</div>
<a id="ga3c6d612adeaae9b26d0ea4af74ffe1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c6d612adeaae9b26d0ea4af74ffe1cd">&#9670;&nbsp;</a></span>GPIO_BSRR_BR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR15&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 15 </p>

</div>
</div>
<a id="ga7ac2103861a8ab0c8c8fed5e3bf7db0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ac2103861a8ab0c8c8fed5e3bf7db0a">&#9670;&nbsp;</a></span>GPIO_BSRR_BR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR2&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 2 </p>

</div>
</div>
<a id="gaf256a26094e33026f7f575f04d0e05c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf256a26094e33026f7f575f04d0e05c9">&#9670;&nbsp;</a></span>GPIO_BSRR_BR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR3&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 3 </p>

</div>
</div>
<a id="gac84f66118397bb661ad9edfdd50432f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac84f66118397bb661ad9edfdd50432f0">&#9670;&nbsp;</a></span>GPIO_BSRR_BR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR4&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 4 </p>

</div>
</div>
<a id="ga09a777f006ef68641e80110f20117a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09a777f006ef68641e80110f20117a8d">&#9670;&nbsp;</a></span>GPIO_BSRR_BR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR5&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 5 </p>

</div>
</div>
<a id="ga8695c8bfcc32bda2806805339db1e8ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8695c8bfcc32bda2806805339db1e8ce">&#9670;&nbsp;</a></span>GPIO_BSRR_BR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR6&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 6 </p>

</div>
</div>
<a id="gaba577e8f2650976f219ad7ad93244f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba577e8f2650976f219ad7ad93244f8a">&#9670;&nbsp;</a></span>GPIO_BSRR_BR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR7&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 7 </p>

</div>
</div>
<a id="gaaedbc146cc7659d51bc5f472d3a405ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaedbc146cc7659d51bc5f472d3a405ee">&#9670;&nbsp;</a></span>GPIO_BSRR_BR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR8&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 8 </p>

</div>
</div>
<a id="gaa3e0c779115c59cb98e021ede5605df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3e0c779115c59cb98e021ede5605df3">&#9670;&nbsp;</a></span>GPIO_BSRR_BR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR9&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Reset bit 9 </p>

</div>
</div>
<a id="ga4bdfbe2a618de42c420de923b2f8507d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bdfbe2a618de42c420de923b2f8507d">&#9670;&nbsp;</a></span>GPIO_BSRR_BS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 0 </p>

</div>
</div>
<a id="ga316604d9223fee0c0591b58bd42b5f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga316604d9223fee0c0591b58bd42b5f51">&#9670;&nbsp;</a></span>GPIO_BSRR_BS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 1 </p>

</div>
</div>
<a id="gadbe42933da56edaa62f89d6fb5093b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbe42933da56edaa62f89d6fb5093b32">&#9670;&nbsp;</a></span>GPIO_BSRR_BS10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 10 </p>

</div>
</div>
<a id="ga71b06aba868da67827335c823cde772c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71b06aba868da67827335c823cde772c">&#9670;&nbsp;</a></span>GPIO_BSRR_BS11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 11 </p>

</div>
</div>
<a id="ga34dec3bc91096fccb3339f2d6d181846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34dec3bc91096fccb3339f2d6d181846">&#9670;&nbsp;</a></span>GPIO_BSRR_BS12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 12 </p>

</div>
</div>
<a id="ga1ea853befe5a2a238f0e0fe5d6c41b9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ea853befe5a2a238f0e0fe5d6c41b9c">&#9670;&nbsp;</a></span>GPIO_BSRR_BS13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 13 </p>

</div>
</div>
<a id="ga24e32d8f8af43a171ed1a4c7eb202d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24e32d8f8af43a171ed1a4c7eb202d17">&#9670;&nbsp;</a></span>GPIO_BSRR_BS14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 14 </p>

</div>
</div>
<a id="gad8427fb5c9074e51fbf27480a6a65a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8427fb5c9074e51fbf27480a6a65a80">&#9670;&nbsp;</a></span>GPIO_BSRR_BS15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 15 </p>

</div>
</div>
<a id="gacc89617a25217236b94eec1fd93891cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc89617a25217236b94eec1fd93891cb">&#9670;&nbsp;</a></span>GPIO_BSRR_BS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 2 </p>

</div>
</div>
<a id="ga79e5ac9ace2d797ecfcc3d633c7ca52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79e5ac9ace2d797ecfcc3d633c7ca52f">&#9670;&nbsp;</a></span>GPIO_BSRR_BS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 3 </p>

</div>
</div>
<a id="ga692f3966c5260fd55f3bb09829f69e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga692f3966c5260fd55f3bb09829f69e75">&#9670;&nbsp;</a></span>GPIO_BSRR_BS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 4 </p>

</div>
</div>
<a id="ga5ea824455e136eee60ec17f42dabab0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ea824455e136eee60ec17f42dabab0b">&#9670;&nbsp;</a></span>GPIO_BSRR_BS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 5 </p>

</div>
</div>
<a id="ga69b3333e39824fde00bc36b181de3929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69b3333e39824fde00bc36b181de3929">&#9670;&nbsp;</a></span>GPIO_BSRR_BS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 6 </p>

</div>
</div>
<a id="gaf9836771d1c021b9b7350fd3c3d544b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9836771d1c021b9b7350fd3c3d544b0">&#9670;&nbsp;</a></span>GPIO_BSRR_BS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 7 </p>

</div>
</div>
<a id="ga2c295b6482aa91ef51198e570166f60f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c295b6482aa91ef51198e570166f60f">&#9670;&nbsp;</a></span>GPIO_BSRR_BS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 8 </p>

</div>
</div>
<a id="ga49258fbb201ec8e332b248bbd0370b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49258fbb201ec8e332b248bbd0370b07">&#9670;&nbsp;</a></span>GPIO_BSRR_BS9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Set bit 9 </p>

</div>
</div>
<a id="ga59019c41cf8244eab80bb023686c68a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59019c41cf8244eab80bb023686c68a2">&#9670;&nbsp;</a></span>GPIO_CRH_CNF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF&#160;&#160;&#160;((uint32_t)0xCCCCCCCC)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x configuration bits </p>

</div>
</div>
<a id="gafd9d14adc37b5e47c9c62f2ad7f5d800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd9d14adc37b5e47c9c62f2ad7f5d800">&#9670;&nbsp;</a></span>GPIO_CRH_CNF10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF10&#160;&#160;&#160;((uint32_t)0x00000C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF10[1:0] bits (Port x configuration bits, pin 10) </p>

</div>
</div>
<a id="ga36572f76f92f081a7353689019c560fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36572f76f92f081a7353689019c560fb">&#9670;&nbsp;</a></span>GPIO_CRH_CNF10_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF10_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga1878a0c7076953418f89ef3986eefa4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1878a0c7076953418f89ef3986eefa4a">&#9670;&nbsp;</a></span>GPIO_CRH_CNF10_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF10_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gafdda3fcbd9a508bdfc2133bca746a563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdda3fcbd9a508bdfc2133bca746a563">&#9670;&nbsp;</a></span>GPIO_CRH_CNF11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF11&#160;&#160;&#160;((uint32_t)0x0000C000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF11[1:0] bits (Port x configuration bits, pin 11) </p>

</div>
</div>
<a id="ga4b4db43bf530fbc40071bc55afdb8a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b4db43bf530fbc40071bc55afdb8a12">&#9670;&nbsp;</a></span>GPIO_CRH_CNF11_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF11_0&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga611063f86356e4bb141166e9714d09a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga611063f86356e4bb141166e9714d09a6">&#9670;&nbsp;</a></span>GPIO_CRH_CNF11_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF11_1&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga7df966bbe464e265539646deca04f936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7df966bbe464e265539646deca04f936">&#9670;&nbsp;</a></span>GPIO_CRH_CNF12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF12&#160;&#160;&#160;((uint32_t)0x000C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF12[1:0] bits (Port x configuration bits, pin 12) </p>

</div>
</div>
<a id="gaa088520031f81f5d31377a438154160b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa088520031f81f5d31377a438154160b">&#9670;&nbsp;</a></span>GPIO_CRH_CNF12_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF12_0&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga96f2bdaf714b96bb2ff0fca5828ad328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96f2bdaf714b96bb2ff0fca5828ad328">&#9670;&nbsp;</a></span>GPIO_CRH_CNF12_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF12_1&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaeaf717ae90411d43f184214af6ba48c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaf717ae90411d43f184214af6ba48c1">&#9670;&nbsp;</a></span>GPIO_CRH_CNF13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF13&#160;&#160;&#160;((uint32_t)0x00C00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF13[1:0] bits (Port x configuration bits, pin 13) </p>

</div>
</div>
<a id="gafd4f7c84833863dc528f4ebfdf2033ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd4f7c84833863dc528f4ebfdf2033ee">&#9670;&nbsp;</a></span>GPIO_CRH_CNF13_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF13_0&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga4087c56a3b179f61cb2bb207236bbc0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4087c56a3b179f61cb2bb207236bbc0e">&#9670;&nbsp;</a></span>GPIO_CRH_CNF13_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF13_1&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga675b06b78f03c59517257ed709d0714a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga675b06b78f03c59517257ed709d0714a">&#9670;&nbsp;</a></span>GPIO_CRH_CNF14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF14&#160;&#160;&#160;((uint32_t)0x0C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF14[1:0] bits (Port x configuration bits, pin 14) </p>

</div>
</div>
<a id="gaa9c3bc0232af0e0ae1e4146320048109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9c3bc0232af0e0ae1e4146320048109">&#9670;&nbsp;</a></span>GPIO_CRH_CNF14_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF14_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga39b7deb9a6f017ac1f554dae003c3d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39b7deb9a6f017ac1f554dae003c3d6b">&#9670;&nbsp;</a></span>GPIO_CRH_CNF14_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF14_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga778bedf9e530d780496a427f3f7239a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga778bedf9e530d780496a427f3f7239a9">&#9670;&nbsp;</a></span>GPIO_CRH_CNF15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF15&#160;&#160;&#160;((uint32_t)0xC0000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF15[1:0] bits (Port x configuration bits, pin 15) </p>

</div>
</div>
<a id="ga76f6ebf102a5788df027573b13a6438c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76f6ebf102a5788df027573b13a6438c">&#9670;&nbsp;</a></span>GPIO_CRH_CNF15_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF15_0&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gafd696e9e854d83886aa713bcad9fcf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd696e9e854d83886aa713bcad9fcf8d">&#9670;&nbsp;</a></span>GPIO_CRH_CNF15_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF15_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 ****************** Bit definition for GPIO_IDR register </p>

</div>
</div>
<a id="gace87ab29a8ba8aa75ed31f2482d93a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace87ab29a8ba8aa75ed31f2482d93a16">&#9670;&nbsp;</a></span>GPIO_CRH_CNF8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF8&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF8[1:0] bits (Port x configuration bits, pin 8) </p>

</div>
</div>
<a id="ga76f35602ac8a9be36425faf6d68ecafb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76f35602ac8a9be36425faf6d68ecafb">&#9670;&nbsp;</a></span>GPIO_CRH_CNF8_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF8_0&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga5e200a5a3b500ef22782e2a6267a2a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e200a5a3b500ef22782e2a6267a2a63">&#9670;&nbsp;</a></span>GPIO_CRH_CNF8_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF8_1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa1884160084a2e83912cdd1ef9ee8378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1884160084a2e83912cdd1ef9ee8378">&#9670;&nbsp;</a></span>GPIO_CRH_CNF9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF9&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF9[1:0] bits (Port x configuration bits, pin 9) </p>

</div>
</div>
<a id="gac8152db5db71a40d79ae2a01cc826f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8152db5db71a40d79ae2a01cc826f9d">&#9670;&nbsp;</a></span>GPIO_CRH_CNF9_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF9_0&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga4db7c6d54edcef8a714417c426966ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4db7c6d54edcef8a714417c426966ad0">&#9670;&nbsp;</a></span>GPIO_CRH_CNF9_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF9_1&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac114257ba9f8d812b8a18da30e4b9e07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac114257ba9f8d812b8a18da30e4b9e07">&#9670;&nbsp;</a></span>GPIO_CRH_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE&#160;&#160;&#160;((uint32_t)0x33333333)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x mode bits </p>

</div>
</div>
<a id="ga1ac3791e8f42fa3d53d9d0f122feb76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ac3791e8f42fa3d53d9d0f122feb76b">&#9670;&nbsp;</a></span>GPIO_CRH_MODE10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE10&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE10[1:0] bits (Port x mode bits, pin 10) </p>

</div>
</div>
<a id="gad0ffaef25716156e25dc268af778969a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0ffaef25716156e25dc268af778969a">&#9670;&nbsp;</a></span>GPIO_CRH_MODE10_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE10_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga331c724df71676215d0090c9123628cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga331c724df71676215d0090c9123628cd">&#9670;&nbsp;</a></span>GPIO_CRH_MODE10_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE10_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gae99de91066740ee08d4a1f1e5bd3ee69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae99de91066740ee08d4a1f1e5bd3ee69">&#9670;&nbsp;</a></span>GPIO_CRH_MODE11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE11&#160;&#160;&#160;((uint32_t)0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE11[1:0] bits (Port x mode bits, pin 11) </p>

</div>
</div>
<a id="ga5933c89958d25223e8b88b00a4dc522a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5933c89958d25223e8b88b00a4dc522a">&#9670;&nbsp;</a></span>GPIO_CRH_MODE11_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE11_0&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga52a6803a7c23e649416cb25942e0d113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52a6803a7c23e649416cb25942e0d113">&#9670;&nbsp;</a></span>GPIO_CRH_MODE11_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE11_1&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga9282af7b7fa56285cc805784ba0126dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9282af7b7fa56285cc805784ba0126dd">&#9670;&nbsp;</a></span>GPIO_CRH_MODE12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE12&#160;&#160;&#160;((uint32_t)0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE12[1:0] bits (Port x mode bits, pin 12) </p>

</div>
</div>
<a id="ga20adb71ffdd8dad9f2ae2b1e42b4809c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20adb71ffdd8dad9f2ae2b1e42b4809c">&#9670;&nbsp;</a></span>GPIO_CRH_MODE12_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE12_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga6fd15ab3ae38aa1ad96c6361c5c24531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fd15ab3ae38aa1ad96c6361c5c24531">&#9670;&nbsp;</a></span>GPIO_CRH_MODE12_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE12_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga4b20c047a004488b23e24d581935146c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b20c047a004488b23e24d581935146c">&#9670;&nbsp;</a></span>GPIO_CRH_MODE13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE13&#160;&#160;&#160;((uint32_t)0x00300000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE13[1:0] bits (Port x mode bits, pin 13) </p>

</div>
</div>
<a id="gabcd514c53d9095c26b47e5206b734c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcd514c53d9095c26b47e5206b734c24">&#9670;&nbsp;</a></span>GPIO_CRH_MODE13_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE13_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga8a07c5b52a5caa565c8eb8988c2f5b9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a07c5b52a5caa565c8eb8988c2f5b9c">&#9670;&nbsp;</a></span>GPIO_CRH_MODE13_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE13_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga167bc46193971870fa4f3717f04e8299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga167bc46193971870fa4f3717f04e8299">&#9670;&nbsp;</a></span>GPIO_CRH_MODE14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE14&#160;&#160;&#160;((uint32_t)0x03000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE14[1:0] bits (Port x mode bits, pin 14) </p>

</div>
</div>
<a id="gac343dc334e140a60b4e46332c733336b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac343dc334e140a60b4e46332c733336b">&#9670;&nbsp;</a></span>GPIO_CRH_MODE14_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE14_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga15154111d901547358f87c767958e3a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15154111d901547358f87c767958e3a2">&#9670;&nbsp;</a></span>GPIO_CRH_MODE14_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE14_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gafa7713e0cfe0e94c8435e4a537e77f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa7713e0cfe0e94c8435e4a537e77f14">&#9670;&nbsp;</a></span>GPIO_CRH_MODE15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE15&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE15[1:0] bits (Port x mode bits, pin 15) </p>

</div>
</div>
<a id="ga0f79bf2c41499678dcba5a72eb4183e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f79bf2c41499678dcba5a72eb4183e1">&#9670;&nbsp;</a></span>GPIO_CRH_MODE15_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE15_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaebad3a6ac2874e7cd38cba27369da7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebad3a6ac2874e7cd38cba27369da7d8">&#9670;&nbsp;</a></span>GPIO_CRH_MODE15_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE15_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga989e5974697fe08359d1bcd9f76624a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga989e5974697fe08359d1bcd9f76624a1">&#9670;&nbsp;</a></span>GPIO_CRH_MODE8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE8&#160;&#160;&#160;((uint32_t)0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE8[1:0] bits (Port x mode bits, pin 8) </p>

</div>
</div>
<a id="ga52b1bd12a10cafb51a9e4090f2826b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52b1bd12a10cafb51a9e4090f2826b78">&#9670;&nbsp;</a></span>GPIO_CRH_MODE8_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE8_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga3756f19dcfb0be9f377d1335b716d8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3756f19dcfb0be9f377d1335b716d8b6">&#9670;&nbsp;</a></span>GPIO_CRH_MODE8_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE8_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga950066b5b6fc68f7373bbcdd70ed28e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga950066b5b6fc68f7373bbcdd70ed28e1">&#9670;&nbsp;</a></span>GPIO_CRH_MODE9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE9&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE9[1:0] bits (Port x mode bits, pin 9) </p>

</div>
</div>
<a id="ga9bd8c2c6db28e9905cb7a9b8798e7b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bd8c2c6db28e9905cb7a9b8798e7b56">&#9670;&nbsp;</a></span>GPIO_CRH_MODE9_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE9_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga7ea120b509cb127a36ccd5658b1f88b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ea120b509cb127a36ccd5658b1f88b1">&#9670;&nbsp;</a></span>GPIO_CRH_MODE9_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE9_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga4b71e50e58307256aad81040c855f66c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b71e50e58307256aad81040c855f66c">&#9670;&nbsp;</a></span>GPIO_CRL_CNF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF&#160;&#160;&#160;((uint32_t)0xCCCCCCCC)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x configuration bits </p>

</div>
</div>
<a id="ga58c66290c450d7078597125c0e127903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58c66290c450d7078597125c0e127903">&#9670;&nbsp;</a></span>GPIO_CRL_CNF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF0&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF0[1:0] bits (Port x configuration bits, pin 0) </p>

</div>
</div>
<a id="ga0bf8a6e162d564a0f69b580d417acae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bf8a6e162d564a0f69b580d417acae8">&#9670;&nbsp;</a></span>GPIO_CRL_CNF0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF0_0&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga5291190c37de6ae57e06e8586a393a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5291190c37de6ae57e06e8586a393a59">&#9670;&nbsp;</a></span>GPIO_CRL_CNF0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF0_1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaf9ca2d3a0f7587608aba569acde3317b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9ca2d3a0f7587608aba569acde3317b">&#9670;&nbsp;</a></span>GPIO_CRL_CNF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF1&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF1[1:0] bits (Port x configuration bits, pin 1) </p>

</div>
</div>
<a id="ga7a3173c39ee01b0389024f8612469cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a3173c39ee01b0389024f8612469cf2">&#9670;&nbsp;</a></span>GPIO_CRL_CNF1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF1_0&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga32d35220984bf84c5eaae064e3defc3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32d35220984bf84c5eaae064e3defc3a">&#9670;&nbsp;</a></span>GPIO_CRL_CNF1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF1_1&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga63db6056280880a85b6103195d6d43ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63db6056280880a85b6103195d6d43ac">&#9670;&nbsp;</a></span>GPIO_CRL_CNF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF2&#160;&#160;&#160;((uint32_t)0x00000C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF2[1:0] bits (Port x configuration bits, pin 2) </p>

</div>
</div>
<a id="gad5a2a2770e852c94f4b75c4ca0e6a89e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5a2a2770e852c94f4b75c4ca0e6a89e">&#9670;&nbsp;</a></span>GPIO_CRL_CNF2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF2_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaae7c1604bc9d187e8d339385b6be7c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae7c1604bc9d187e8d339385b6be7c05">&#9670;&nbsp;</a></span>GPIO_CRL_CNF2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF2_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga5b201ed339a417f4a6b16c75ad473ff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b201ed339a417f4a6b16c75ad473ff2">&#9670;&nbsp;</a></span>GPIO_CRL_CNF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF3&#160;&#160;&#160;((uint32_t)0x0000C000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF3[1:0] bits (Port x configuration bits, pin 3) </p>

</div>
</div>
<a id="gab8ee38d349593c64ca11c3b901289fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8ee38d349593c64ca11c3b901289fd6">&#9670;&nbsp;</a></span>GPIO_CRL_CNF3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF3_0&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga3fc2aa63cf9d1e41e90e83686efac0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fc2aa63cf9d1e41e90e83686efac0be">&#9670;&nbsp;</a></span>GPIO_CRL_CNF3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF3_1&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gad2ae25542ecc928b5be2efa02cb65a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2ae25542ecc928b5be2efa02cb65a7d">&#9670;&nbsp;</a></span>GPIO_CRL_CNF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF4&#160;&#160;&#160;((uint32_t)0x000C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF4[1:0] bits (Port x configuration bits, pin 4) </p>

</div>
</div>
<a id="ga7c8e19f954197c54c587df29aad5047e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c8e19f954197c54c587df29aad5047e">&#9670;&nbsp;</a></span>GPIO_CRL_CNF4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF4_0&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga6cabe5a2a5ee896d7abf4471d48b4591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cabe5a2a5ee896d7abf4471d48b4591">&#9670;&nbsp;</a></span>GPIO_CRL_CNF4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF4_1&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga36bc3cc93deb6d6223f5868e73b70115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36bc3cc93deb6d6223f5868e73b70115">&#9670;&nbsp;</a></span>GPIO_CRL_CNF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF5&#160;&#160;&#160;((uint32_t)0x00C00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF5[1:0] bits (Port x configuration bits, pin 5) </p>

</div>
</div>
<a id="gad5aa19ce2af8682762cccaa141ec2949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5aa19ce2af8682762cccaa141ec2949">&#9670;&nbsp;</a></span>GPIO_CRL_CNF5_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF5_0&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gadae9d028c9c08feab521de69344ef2bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadae9d028c9c08feab521de69344ef2bb">&#9670;&nbsp;</a></span>GPIO_CRL_CNF5_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF5_1&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gab14aa5957aba048d58b8eecf7afd331a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab14aa5957aba048d58b8eecf7afd331a">&#9670;&nbsp;</a></span>GPIO_CRL_CNF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF6&#160;&#160;&#160;((uint32_t)0x0C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF6[1:0] bits (Port x configuration bits, pin 6) </p>

</div>
</div>
<a id="ga363316a6d179a6b19f7742e6e976f30c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga363316a6d179a6b19f7742e6e976f30c">&#9670;&nbsp;</a></span>GPIO_CRL_CNF6_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF6_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga0b03c0d4a3e05113f0e9315bffd522f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b03c0d4a3e05113f0e9315bffd522f6">&#9670;&nbsp;</a></span>GPIO_CRL_CNF6_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF6_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga7ce116816638e3ef36b5a94e2fad38dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ce116816638e3ef36b5a94e2fad38dd">&#9670;&nbsp;</a></span>GPIO_CRL_CNF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF7&#160;&#160;&#160;((uint32_t)0xC0000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CNF7[1:0] bits (Port x configuration bits, pin 7) </p>

</div>
</div>
<a id="gab9a0556440a284e54f5d6f94e4fabed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9a0556440a284e54f5d6f94e4fabed6">&#9670;&nbsp;</a></span>GPIO_CRL_CNF7_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF7_0&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gabb42794f5eb4dfef4df5bb9e73275347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb42794f5eb4dfef4df5bb9e73275347">&#9670;&nbsp;</a></span>GPIO_CRL_CNF7_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF7_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga423aaaebb1846603eaf2b91f7d2b9fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga423aaaebb1846603eaf2b91f7d2b9fa1">&#9670;&nbsp;</a></span>GPIO_CRL_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE&#160;&#160;&#160;((uint32_t)0x33333333)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x mode bits </p>

</div>
</div>
<a id="ga2cdd3f5cad389fbe7c96458fb115035b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cdd3f5cad389fbe7c96458fb115035b">&#9670;&nbsp;</a></span>GPIO_CRL_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE0&#160;&#160;&#160;((uint32_t)0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE0[1:0] bits (Port x mode bits, pin 0) </p>

</div>
</div>
<a id="ga1facefbe58e0198f424d1e4487af72f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1facefbe58e0198f424d1e4487af72f6">&#9670;&nbsp;</a></span>GPIO_CRL_MODE0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE0_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga8e03107c8dbdeb512d612bb52d88014e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e03107c8dbdeb512d612bb52d88014e">&#9670;&nbsp;</a></span>GPIO_CRL_MODE0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE0_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga3ba5b9f5ed5a0ed429893f9cf0425328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ba5b9f5ed5a0ed429893f9cf0425328">&#9670;&nbsp;</a></span>GPIO_CRL_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE1&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE1[1:0] bits (Port x mode bits, pin 1) </p>

</div>
</div>
<a id="gae58972b411ad8d1f9ac4de980bde84d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae58972b411ad8d1f9ac4de980bde84d6">&#9670;&nbsp;</a></span>GPIO_CRL_MODE1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE1_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga321825c44a1d436fa483fdf363791ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga321825c44a1d436fa483fdf363791ebc">&#9670;&nbsp;</a></span>GPIO_CRL_MODE1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE1_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga97a6c37c1f5fc8e89ae2cb017c4f545b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97a6c37c1f5fc8e89ae2cb017c4f545b">&#9670;&nbsp;</a></span>GPIO_CRL_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE2&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE2[1:0] bits (Port x mode bits, pin 2) </p>

</div>
</div>
<a id="ga1acdc817f1d3a0ceedbe13f4ce625a2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1acdc817f1d3a0ceedbe13f4ce625a2d">&#9670;&nbsp;</a></span>GPIO_CRL_MODE2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE2_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga5ed274efc4fbcb5a6b9e733fc23f6343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ed274efc4fbcb5a6b9e733fc23f6343">&#9670;&nbsp;</a></span>GPIO_CRL_MODE2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE2_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac4f6e7d1dcc681e79e3ec70f3c13dff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4f6e7d1dcc681e79e3ec70f3c13dff7">&#9670;&nbsp;</a></span>GPIO_CRL_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE3&#160;&#160;&#160;((uint32_t)0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE3[1:0] bits (Port x mode bits, pin 3) </p>

</div>
</div>
<a id="ga7894b794fc3568954dcd0bf4ce97f291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7894b794fc3568954dcd0bf4ce97f291">&#9670;&nbsp;</a></span>GPIO_CRL_MODE3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE3_0&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gae2e0d4d691512704d52c9a4d94921a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2e0d4d691512704d52c9a4d94921a37">&#9670;&nbsp;</a></span>GPIO_CRL_MODE3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE3_1&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga88c0d876b6305cbf60ec6b3add96658b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88c0d876b6305cbf60ec6b3add96658b">&#9670;&nbsp;</a></span>GPIO_CRL_MODE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE4&#160;&#160;&#160;((uint32_t)0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE4[1:0] bits (Port x mode bits, pin 4) </p>

</div>
</div>
<a id="gae110cd4ac6cc9ad00eec9089ab08a43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae110cd4ac6cc9ad00eec9089ab08a43e">&#9670;&nbsp;</a></span>GPIO_CRL_MODE4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE4_0&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga78534f019846a3c2a541c346798a480b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78534f019846a3c2a541c346798a480b">&#9670;&nbsp;</a></span>GPIO_CRL_MODE4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE4_1&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga6baa7197a06e539323e0d551a19500d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6baa7197a06e539323e0d551a19500d9">&#9670;&nbsp;</a></span>GPIO_CRL_MODE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE5&#160;&#160;&#160;((uint32_t)0x00300000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE5[1:0] bits (Port x mode bits, pin 5) </p>

</div>
</div>
<a id="ga4264ac5999e94bb3807ea2078fa2b7a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4264ac5999e94bb3807ea2078fa2b7a6">&#9670;&nbsp;</a></span>GPIO_CRL_MODE5_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE5_0&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga13de7f1f4a2b6db8afc28785e30d32c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13de7f1f4a2b6db8afc28785e30d32c7">&#9670;&nbsp;</a></span>GPIO_CRL_MODE5_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE5_1&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga4b353c5507b6cc8575a89a4f445dafd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b353c5507b6cc8575a89a4f445dafd6">&#9670;&nbsp;</a></span>GPIO_CRL_MODE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE6&#160;&#160;&#160;((uint32_t)0x03000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE6[1:0] bits (Port x mode bits, pin 6) </p>

</div>
</div>
<a id="gaeda9df54fcfbcb8ee978785b08b0b0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeda9df54fcfbcb8ee978785b08b0b0e6">&#9670;&nbsp;</a></span>GPIO_CRL_MODE6_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE6_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga9c5ba2cfc5febb76210d8cc10a815cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c5ba2cfc5febb76210d8cc10a815cd0">&#9670;&nbsp;</a></span>GPIO_CRL_MODE6_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE6_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga9050a4d57b9ed8190d730a98bdf4d3f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9050a4d57b9ed8190d730a98bdf4d3f1">&#9670;&nbsp;</a></span>GPIO_CRL_MODE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE7&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE7[1:0] bits (Port x mode bits, pin 7) </p>

</div>
</div>
<a id="ga441dd58c2652fdd2787c827165a7f052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga441dd58c2652fdd2787c827165a7f052">&#9670;&nbsp;</a></span>GPIO_CRL_MODE7_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE7_0&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gae043168c37d4a1c133a9da8cdd94080e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae043168c37d4a1c133a9da8cdd94080e">&#9670;&nbsp;</a></span>GPIO_CRL_MODE7_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE7_1&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac7a850e3aa5c1543380ef3ac4136cc11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7a850e3aa5c1543380ef3ac4136cc11">&#9670;&nbsp;</a></span>GPIO_IDR_IDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 0 </p>

</div>
</div>
<a id="gaba8fd128cd05bfd794c8cdcde0881019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba8fd128cd05bfd794c8cdcde0881019">&#9670;&nbsp;</a></span>GPIO_IDR_IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 1 </p>

</div>
</div>
<a id="gaa7d58438899588f2a4eeeb7d1f9607d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7d58438899588f2a4eeeb7d1f9607d9">&#9670;&nbsp;</a></span>GPIO_IDR_IDR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR10&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 10 </p>

</div>
</div>
<a id="ga4b8c6e2fcd0bf5b5284008e1b4d72fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b8c6e2fcd0bf5b5284008e1b4d72fb8">&#9670;&nbsp;</a></span>GPIO_IDR_IDR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR11&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 11 </p>

</div>
</div>
<a id="ga56777a4d0c73a16970b2b7d7ca7dda18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56777a4d0c73a16970b2b7d7ca7dda18">&#9670;&nbsp;</a></span>GPIO_IDR_IDR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR12&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 12 </p>

</div>
</div>
<a id="ga45d488afaf42e3a447b274f73486ad00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45d488afaf42e3a447b274f73486ad00">&#9670;&nbsp;</a></span>GPIO_IDR_IDR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR13&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 13 </p>

</div>
</div>
<a id="ga811118b05ed3aff70264813823a69851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga811118b05ed3aff70264813823a69851">&#9670;&nbsp;</a></span>GPIO_IDR_IDR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR14&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 14 </p>

</div>
</div>
<a id="gabccccbeaa1672daedf0837b60dfd5b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabccccbeaa1672daedf0837b60dfd5b45">&#9670;&nbsp;</a></span>GPIO_IDR_IDR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR15&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 15 </p>

</div>
</div>
<a id="gae9784fabf7bbd2ebdb5f7e2630234fb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9784fabf7bbd2ebdb5f7e2630234fb4">&#9670;&nbsp;</a></span>GPIO_IDR_IDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 2 </p>

</div>
</div>
<a id="ga0a6d373ac7af05410cfbc4d35d996ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a6d373ac7af05410cfbc4d35d996ca8">&#9670;&nbsp;</a></span>GPIO_IDR_IDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 3 </p>

</div>
</div>
<a id="ga478dccec7de2abcbd927ed6923ef32c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga478dccec7de2abcbd927ed6923ef32c7">&#9670;&nbsp;</a></span>GPIO_IDR_IDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 4 </p>

</div>
</div>
<a id="gac20a373bc5a5869e3ce5c87a26cc5c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac20a373bc5a5869e3ce5c87a26cc5c26">&#9670;&nbsp;</a></span>GPIO_IDR_IDR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 5 </p>

</div>
</div>
<a id="ga9c647c0fa98de3db7abe16149e56b912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c647c0fa98de3db7abe16149e56b912">&#9670;&nbsp;</a></span>GPIO_IDR_IDR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR6&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 6 </p>

</div>
</div>
<a id="ga21781c5e4e74462c4d48b0619f3735f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21781c5e4e74462c4d48b0619f3735f2">&#9670;&nbsp;</a></span>GPIO_IDR_IDR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR7&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 7 </p>

</div>
</div>
<a id="gae6cd32d3b32f70f4d0e7a7635fb22969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6cd32d3b32f70f4d0e7a7635fb22969">&#9670;&nbsp;</a></span>GPIO_IDR_IDR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR8&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 8 </p>

</div>
</div>
<a id="ga2c804c5fca2b891e63c691872c440253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c804c5fca2b891e63c691872c440253">&#9670;&nbsp;</a></span>GPIO_IDR_IDR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR9&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port input data, bit 9 </p>

</div>
</div>
<a id="gaf6ae6b6d787a6af758bfde54b6ae934f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ae6b6d787a6af758bfde54b6ae934f">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 0 </p>

</div>
</div>
<a id="ga627d088ded79e6da761eaa880582372a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga627d088ded79e6da761eaa880582372a">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 1 </p>

</div>
</div>
<a id="gaae055f5848967c7929f47e848b2ed812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae055f5848967c7929f47e848b2ed812">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 10 </p>

</div>
</div>
<a id="ga4de971426a1248621733a9b78ef552ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4de971426a1248621733a9b78ef552ab">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 11 </p>

</div>
</div>
<a id="ga38e8685790aea3fb09194683d1f58508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38e8685790aea3fb09194683d1f58508">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 12 </p>

</div>
</div>
<a id="gae0279fa554731160a9115c21d95312a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0279fa554731160a9115c21d95312a5">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 13 </p>

</div>
</div>
<a id="ga8bf290cecb54b6b68ac42a544b87dcee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bf290cecb54b6b68ac42a544b87dcee">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 14 </p>

</div>
</div>
<a id="ga47c3114c8cd603d8aee022d0b426bf04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47c3114c8cd603d8aee022d0b426bf04">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 15 </p>

</div>
</div>
<a id="gac5a17a7348d45dbe2b2ea41a0908d7de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5a17a7348d45dbe2b2ea41a0908d7de">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 2 </p>

</div>
</div>
<a id="ga1597c1b50d32ed0229c38811656ba402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1597c1b50d32ed0229c38811656ba402">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 3 </p>

</div>
</div>
<a id="ga723577475747d2405d86b1ab28767cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga723577475747d2405d86b1ab28767cb5">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 4 </p>

</div>
</div>
<a id="ga7c2446bfe50cbd04617496c30eda6c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c2446bfe50cbd04617496c30eda6c18">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 5 </p>

</div>
</div>
<a id="ga606249f4cc3ac14cf8133b76f3c7edd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga606249f4cc3ac14cf8133b76f3c7edd7">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 6 </p>

</div>
</div>
<a id="gaf998da536594af780718084cee0d22a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf998da536594af780718084cee0d22a4">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 7 </p>

</div>
</div>
<a id="gab00a81afcf4d92f6f5644724803b7404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab00a81afcf4d92f6f5644724803b7404">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 8 </p>

</div>
</div>
<a id="gab9aa0442c88bc17eaf07c55dd84910ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9aa0442c88bc17eaf07c55dd84910ea">&#9670;&nbsp;</a></span>GPIO_LCKR_LCK9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port x Lock bit 9 </p>

</div>
</div>
<a id="gafa2a83bf31ef76ee3857c7cb0a90c4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa2a83bf31ef76ee3857c7cb0a90c4d9">&#9670;&nbsp;</a></span>GPIO_LCKR_LCKK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCKK&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lock key </p>

</div>
</div>
<a id="ga3fdb4b0764d21e748916ea683a9c2d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fdb4b0764d21e748916ea683a9c2d51">&#9670;&nbsp;</a></span>GPIO_ODR_ODR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 0 </p>

</div>
</div>
<a id="ga410ccbcd45e0c2a52f4785bf931f447e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga410ccbcd45e0c2a52f4785bf931f447e">&#9670;&nbsp;</a></span>GPIO_ODR_ODR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 1 </p>

</div>
</div>
<a id="gab32f8a517f25bcae7b60330523ff878a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab32f8a517f25bcae7b60330523ff878a">&#9670;&nbsp;</a></span>GPIO_ODR_ODR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR10&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 10 </p>

</div>
</div>
<a id="ga3133087355e6c2f73db21065f74b8254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3133087355e6c2f73db21065f74b8254">&#9670;&nbsp;</a></span>GPIO_ODR_ODR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR11&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 11 </p>

</div>
</div>
<a id="gaf62ec1e54fb8b76bd2f31aa4c32852f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf62ec1e54fb8b76bd2f31aa4c32852f0">&#9670;&nbsp;</a></span>GPIO_ODR_ODR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR12&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 12 </p>

</div>
</div>
<a id="gae15416db0d5f54d03e101d7a84bafd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae15416db0d5f54d03e101d7a84bafd0d">&#9670;&nbsp;</a></span>GPIO_ODR_ODR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR13&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 13 </p>

</div>
</div>
<a id="ga93c550f614a85b6f7889559010c4f0b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93c550f614a85b6f7889559010c4f0b3">&#9670;&nbsp;</a></span>GPIO_ODR_ODR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR14&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 14 </p>

</div>
</div>
<a id="gaf788434fb27537f1a3f508b1cedbfbab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf788434fb27537f1a3f508b1cedbfbab">&#9670;&nbsp;</a></span>GPIO_ODR_ODR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR15&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 15 </p>

</div>
</div>
<a id="gaa7065029983e1d4b3e5d29c39c806fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7065029983e1d4b3e5d29c39c806fcb">&#9670;&nbsp;</a></span>GPIO_ODR_ODR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 2 </p>

</div>
</div>
<a id="gae76bac33647c09342ce6aa992546f7a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae76bac33647c09342ce6aa992546f7a2">&#9670;&nbsp;</a></span>GPIO_ODR_ODR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 3 </p>

</div>
</div>
<a id="gafa23bde84b70b480e5348394cee5d8f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa23bde84b70b480e5348394cee5d8f2">&#9670;&nbsp;</a></span>GPIO_ODR_ODR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 4 </p>

</div>
</div>
<a id="gad3a874859723b3e8fe7ce1a68afa9afd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3a874859723b3e8fe7ce1a68afa9afd">&#9670;&nbsp;</a></span>GPIO_ODR_ODR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 5 </p>

</div>
</div>
<a id="ga00ae0b0c4bc32f9b21b1bc1cea174230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00ae0b0c4bc32f9b21b1bc1cea174230">&#9670;&nbsp;</a></span>GPIO_ODR_ODR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR6&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 6 </p>

</div>
</div>
<a id="ga12b634cee6d6e10f6cf464e28e164b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12b634cee6d6e10f6cf464e28e164b3c">&#9670;&nbsp;</a></span>GPIO_ODR_ODR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR7&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 7 </p>

</div>
</div>
<a id="ga9280b6d2fc7b12bd6fe91e82b9feb377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9280b6d2fc7b12bd6fe91e82b9feb377">&#9670;&nbsp;</a></span>GPIO_ODR_ODR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR8&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 8 </p>

</div>
</div>
<a id="ga2ec739eff617930cb7c60ef7aab6ba58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ec739eff617930cb7c60ef7aab6ba58">&#9670;&nbsp;</a></span>GPIO_ODR_ODR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR9&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port output data, bit 9 </p>

</div>
</div>
<a id="ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">&#9670;&nbsp;</a></span>I2C_CCR_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CCR_CCR&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Control Register in Fast/Standard mode (Master mode) </p>

</div>
</div>
<a id="ga851c8a6b598d54c1a805b1632a4078e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga851c8a6b598d54c1a805b1632a4078e5">&#9670;&nbsp;</a></span>I2C_CCR_DUTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CCR_DUTY&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fast Mode Duty Cycle </p>

</div>
</div>
<a id="gaea64e5d7eba609ac9a84964bc0bc2def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea64e5d7eba609ac9a84964bc0bc2def">&#9670;&nbsp;</a></span>I2C_CCR_FS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CCR_FS&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Master Mode Selection </p>

</div>
</div>
<a id="gaf933b105259a4bc46a957576adb8d96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf933b105259a4bc46a957576adb8d96d">&#9670;&nbsp;</a></span>I2C_CR1_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ACK&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Acknowledge Enable </p>

</div>
</div>
<a id="ga56729ccf93c5d9f5b5b05002e3a2323c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56729ccf93c5d9f5b5b05002e3a2323c">&#9670;&nbsp;</a></span>I2C_CR1_ALERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ALERT&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Alert </p>

</div>
</div>
<a id="ga4598185d9092edfbf943464bcbb342ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4598185d9092edfbf943464bcbb342ac">&#9670;&nbsp;</a></span>I2C_CR1_ENARP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENARP&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARP Enable </p>

</div>
</div>
<a id="ga1d8c219193b11f8507d7b85831d14912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d8c219193b11f8507d7b85831d14912">&#9670;&nbsp;</a></span>I2C_CR1_ENGC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENGC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Call Enable </p>

</div>
</div>
<a id="ga40d2eb849f9d55e6298035b61e84ca42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40d2eb849f9d55e6298035b61e84ca42">&#9670;&nbsp;</a></span>I2C_CR1_ENPEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENPEC&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PEC Enable </p>

</div>
</div>
<a id="ga197aaca79f64e832af3a0a0864c2a08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga197aaca79f64e832af3a0a0864c2a08c">&#9670;&nbsp;</a></span>I2C_CR1_NOSTRETCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_NOSTRETCH&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Stretching Disable (Slave mode) </p>

</div>
</div>
<a id="ga953b0d38414808db79da116842ed3262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953b0d38414808db79da116842ed3262">&#9670;&nbsp;</a></span>I2C_CR1_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PE&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Enable </p>

</div>
</div>
<a id="gab4d0119253d93a106b5ca704e5020c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4d0119253d93a106b5ca704e5020c12">&#9670;&nbsp;</a></span>I2C_CR1_PEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PEC&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Packet Error Checking </p>

</div>
</div>
<a id="ga34721958229a5983f2e95dfeaa8e55c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34721958229a5983f2e95dfeaa8e55c3">&#9670;&nbsp;</a></span>I2C_CR1_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_POS&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Acknowledge/PEC Position (for data reception) </p>

</div>
</div>
<a id="ga001198ff898802888edf58f56d5371c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga001198ff898802888edf58f56d5371c9">&#9670;&nbsp;</a></span>I2C_CR1_SMBTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBTYPE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Type </p>

</div>
</div>
<a id="ga4cfee7b020a49bd037fa7cf27c796abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cfee7b020a49bd037fa7cf27c796abc">&#9670;&nbsp;</a></span>I2C_CR1_SMBUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBUS&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Mode </p>

</div>
</div>
<a id="ga2ca7f18dd5bc1130dbefae4ff8736143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ca7f18dd5bc1130dbefae4ff8736143">&#9670;&nbsp;</a></span>I2C_CR1_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_START&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Generation </p>

</div>
</div>
<a id="gace70293f3dfa24d448b600fc58e45223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace70293f3dfa24d448b600fc58e45223">&#9670;&nbsp;</a></span>I2C_CR1_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_STOP&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stop Generation </p>

</div>
</div>
<a id="ga8dc661ef13da02e5bcb943f2003d576d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dc661ef13da02e5bcb943f2003d576d">&#9670;&nbsp;</a></span>I2C_CR1_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SWRST&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Reset </p>

</div>
</div>
<a id="gadb81d5c91486b873bd0bf279a4ffcf69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb81d5c91486b873bd0bf279a4ffcf69">&#9670;&nbsp;</a></span>I2C_CR2_DMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_DMAEN&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Requests Enable </p>

</div>
</div>
<a id="ga293fbe15ed5fd1fc95915bd6437859e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga293fbe15ed5fd1fc95915bd6437859e7">&#9670;&nbsp;</a></span>I2C_CR2_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_FREQ&#160;&#160;&#160;((uint16_t)0x003F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FREQ[5:0] bits (Peripheral Clock Frequency) </p>

</div>
</div>
<a id="ga09d944f5260f40a0eb714d41859e0d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09d944f5260f40a0eb714d41859e0d23">&#9670;&nbsp;</a></span>I2C_CR2_FREQ_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_FREQ_0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga25ab0ef2a7795e3326900b277479d89c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25ab0ef2a7795e3326900b277479d89c">&#9670;&nbsp;</a></span>I2C_CR2_FREQ_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_FREQ_1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga657af5a02534cc900cbddc260319d845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga657af5a02534cc900cbddc260319d845">&#9670;&nbsp;</a></span>I2C_CR2_FREQ_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_FREQ_2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga655214f8327fd1322998c9d8bffe308d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga655214f8327fd1322998c9d8bffe308d">&#9670;&nbsp;</a></span>I2C_CR2_FREQ_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_FREQ_3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga3382a7262743bc824985af7339449386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3382a7262743bc824985af7339449386">&#9670;&nbsp;</a></span>I2C_CR2_FREQ_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_FREQ_4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gad3b1a2b777fcf158c9e4264485682a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3b1a2b777fcf158c9e4264485682a20">&#9670;&nbsp;</a></span>I2C_CR2_FREQ_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_FREQ_5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga2efbe5d96ed0ce447a45a62e8317a68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2efbe5d96ed0ce447a45a62e8317a68a">&#9670;&nbsp;</a></span>I2C_CR2_ITBUFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_ITBUFEN&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Buffer Interrupt Enable </p>

</div>
</div>
<a id="ga6f14ae48e4609c2b3645211234cba974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f14ae48e4609c2b3645211234cba974">&#9670;&nbsp;</a></span>I2C_CR2_ITERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_ITERREN&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a id="ga3b1ebaf8173090ec469b055b98e585d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b1ebaf8173090ec469b055b98e585d2">&#9670;&nbsp;</a></span>I2C_CR2_ITEVTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_ITEVTEN&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event Interrupt Enable </p>

</div>
</div>
<a id="ga6a0955008cbabbb6b726ba0b4f8da609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a0955008cbabbb6b726ba0b4f8da609">&#9670;&nbsp;</a></span>I2C_CR2_LAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_LAST&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Last Transfer </p>

</div>
</div>
<a id="gac43021a4a7f79672d27c36a469b301d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac43021a4a7f79672d27c36a469b301d5">&#9670;&nbsp;</a></span>I2C_DR_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_DR_DR&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>8-bit Data Register </p>

</div>
</div>
<a id="ga8b7c20c81f79d17921718412b8fca6d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b7c20c81f79d17921718412b8fca6d7">&#9670;&nbsp;</a></span>I2C_OAR1_ADD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga499a61f0013c5c6fe38b848901f58769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga499a61f0013c5c6fe38b848901f58769">&#9670;&nbsp;</a></span>I2C_OAR1_ADD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga8250616a993a5f2bb04cd0f116005864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8250616a993a5f2bb04cd0f116005864">&#9670;&nbsp;</a></span>I2C_OAR1_ADD1_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD1_7&#160;&#160;&#160;((uint16_t)0x00FE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interface Address </p>

</div>
</div>
<a id="gab44a263e36a7f34d922ff124aebd99c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab44a263e36a7f34d922ff124aebd99c3">&#9670;&nbsp;</a></span>I2C_OAR1_ADD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga9584dca3b1b414a63cf7ba75e557155b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9584dca3b1b414a63cf7ba75e557155b">&#9670;&nbsp;</a></span>I2C_OAR1_ADD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga110b915b907f4bf29ff03da1f077bd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga110b915b907f4bf29ff03da1f077bd97">&#9670;&nbsp;</a></span>I2C_OAR1_ADD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga0856dee2657cf0a04d79084da86988ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0856dee2657cf0a04d79084da86988ca">&#9670;&nbsp;</a></span>I2C_OAR1_ADD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga5507af6154f60125dadc4654f57776ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5507af6154f60125dadc4654f57776ca">&#9670;&nbsp;</a></span>I2C_OAR1_ADD6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD6&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="gaca710515f0aac5abdac02a630e09097c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca710515f0aac5abdac02a630e09097c">&#9670;&nbsp;</a></span>I2C_OAR1_ADD7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD7&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="gab945eba8b842a253cc64cce722537264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab945eba8b842a253cc64cce722537264">&#9670;&nbsp;</a></span>I2C_OAR1_ADD8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD8&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 8 </p>

</div>
</div>
<a id="gab8141dcd63a8429a64d488cc78ef3ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8141dcd63a8429a64d488cc78ef3ec1">&#9670;&nbsp;</a></span>I2C_OAR1_ADD8_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD8_9&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interface Address </p>

</div>
</div>
<a id="ga10cf2dfc6b1ed55413be06acca413430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10cf2dfc6b1ed55413be06acca413430">&#9670;&nbsp;</a></span>I2C_OAR1_ADD9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADD9&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 9 </p>

</div>
</div>
<a id="ga7d8df80cd27313c896e887aae81fa639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d8df80cd27313c896e887aae81fa639">&#9670;&nbsp;</a></span>I2C_OAR1_ADDMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR1_ADDMODE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Addressing Mode (Slave mode) </p>

</div>
</div>
<a id="gadd3d8fd1de1f16d051efb52dd3d657c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd3d8fd1de1f16d051efb52dd3d657c4">&#9670;&nbsp;</a></span>I2C_OAR2_ADD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_ADD2&#160;&#160;&#160;((uint8_t)0xFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interface address </p>

</div>
</div>
<a id="gab83ed1ee64439cb2734a708445f37e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab83ed1ee64439cb2734a708445f37e94">&#9670;&nbsp;</a></span>I2C_OAR2_ENDUAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_OAR2_ENDUAL&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Dual addressing mode enable </p>

</div>
</div>
<a id="ga6faaa55a1e48aa7c1f2b69669901445d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6faaa55a1e48aa7c1f2b69669901445d">&#9670;&nbsp;</a></span>I2C_SR1_ADD10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_ADD10&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>10-bit header sent (Master mode) </p>

</div>
</div>
<a id="ga3db361a4d9dd84b187085a11d933b45d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3db361a4d9dd84b187085a11d933b45d">&#9670;&nbsp;</a></span>I2C_SR1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_ADDR&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address sent (master mode)/matched (slave mode) </p>

</div>
</div>
<a id="ga62aa2496d4b3955214a16a7bd998fd88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62aa2496d4b3955214a16a7bd998fd88">&#9670;&nbsp;</a></span>I2C_SR1_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_AF&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Acknowledge Failure </p>

</div>
</div>
<a id="gacbc52f6ec6172c71d8b026a22c2f69d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbc52f6ec6172c71d8b026a22c2f69d2">&#9670;&nbsp;</a></span>I2C_SR1_ARLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_ARLO&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Arbitration Lost (master mode) </p>

</div>
</div>
<a id="ga1d12990c90ab0757dcfea150ea50b227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d12990c90ab0757dcfea150ea50b227">&#9670;&nbsp;</a></span>I2C_SR1_BERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_BERR&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Error </p>

</div>
</div>
<a id="gafb279f85d78cfe5abd3eeb0b40a65ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb279f85d78cfe5abd3eeb0b40a65ab1">&#9670;&nbsp;</a></span>I2C_SR1_BTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_BTF&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Byte Transfer Finished </p>

</div>
</div>
<a id="gad42d2435d2e64bf710c701c9b17adfb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad42d2435d2e64bf710c701c9b17adfb4">&#9670;&nbsp;</a></span>I2C_SR1_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_OVR&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overrun/Underrun </p>

</div>
</div>
<a id="ga4b2976279024e832e53ad12796a7bb71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b2976279024e832e53ad12796a7bb71">&#9670;&nbsp;</a></span>I2C_SR1_PECERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_PECERR&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PEC Error in reception </p>

</div>
</div>
<a id="gaf6ebe33c992611bc2e25bbb01c1441a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ebe33c992611bc2e25bbb01c1441a5">&#9670;&nbsp;</a></span>I2C_SR1_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_RXNE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Register not Empty (receivers) </p>

</div>
</div>
<a id="ga6935c920da59d755d0cf834548a70ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6935c920da59d755d0cf834548a70ec4">&#9670;&nbsp;</a></span>I2C_SR1_SB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_SB&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Bit (Master mode) </p>

</div>
</div>
<a id="ga8df36c38deb8791d0ac3cb5881298c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8df36c38deb8791d0ac3cb5881298c1c">&#9670;&nbsp;</a></span>I2C_SR1_SMBALERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_SMBALERT&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Alert </p>

</div>
</div>
<a id="gaafcea4cdbe2f6da31566c897fa893a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafcea4cdbe2f6da31566c897fa893a7c">&#9670;&nbsp;</a></span>I2C_SR1_STOPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_STOPF&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stop detection (Slave mode) </p>

</div>
</div>
<a id="gaef3a1e4921d7c509d1b639c67882c4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef3a1e4921d7c509d1b639c67882c4c9">&#9670;&nbsp;</a></span>I2C_SR1_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_TIMEOUT&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timeout or Tlow Error </p>

</div>
</div>
<a id="gafdc4da49c163910203255e384591b6f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdc4da49c163910203255e384591b6f7">&#9670;&nbsp;</a></span>I2C_SR1_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_TXE&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Register Empty (transmitters) </p>

</div>
</div>
<a id="ga3b1e75a82da73ae2873cff1cd27c3179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b1e75a82da73ae2873cff1cd27c3179">&#9670;&nbsp;</a></span>I2C_SR2_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_BUSY&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Busy </p>

</div>
</div>
<a id="ga79a6a21835e06d9bc48009f4269b7798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79a6a21835e06d9bc48009f4269b7798">&#9670;&nbsp;</a></span>I2C_SR2_DUALF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_DUALF&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Dual Flag (Slave mode) </p>

</div>
</div>
<a id="gaf3aeb79cbe04f7ec1e3c2615921c4fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3aeb79cbe04f7ec1e3c2615921c4fab">&#9670;&nbsp;</a></span>I2C_SR2_GENCALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_GENCALL&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Call Address (Slave mode) </p>

</div>
</div>
<a id="ga75cc361adf0e72e33d6771ebfa17b52d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75cc361adf0e72e33d6771ebfa17b52d">&#9670;&nbsp;</a></span>I2C_SR2_MSL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_MSL&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master/Slave </p>

</div>
</div>
<a id="ga4a4fd5d9c9e2593be920d19a5f6ae732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a4fd5d9c9e2593be920d19a5f6ae732">&#9670;&nbsp;</a></span>I2C_SR2_PEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_PEC&#160;&#160;&#160;((uint16_t)0xFF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Packet Error Checking Register </p>

</div>
</div>
<a id="gafcf50334903013177a8c6f4e36b8d6fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcf50334903013177a8c6f4e36b8d6fe">&#9670;&nbsp;</a></span>I2C_SR2_SMBDEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_SMBDEFAULT&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Device Default Address (Slave mode) </p>

</div>
</div>
<a id="gaa07cf3e404f9f57e98d1ba3793079c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa07cf3e404f9f57e98d1ba3793079c80">&#9670;&nbsp;</a></span>I2C_SR2_SMBHOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_SMBHOST&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Host Header (Slave mode) </p>

</div>
</div>
<a id="ga288b20416b42a79e591aa80d9a690fca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga288b20416b42a79e591aa80d9a690fca">&#9670;&nbsp;</a></span>I2C_SR2_TRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR2_TRA&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter/Receiver </p>

</div>
</div>
<a id="gaff77a39aba630647af62dc7f1a5dc218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff77a39aba630647af62dc7f1a5dc218">&#9670;&nbsp;</a></span>I2C_TRISE_TRISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_TRISE_TRISE&#160;&#160;&#160;((uint8_t)0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Maximum Rise Time in Fast/Standard mode (Master mode) </p>

</div>
</div>
<a id="ga957f7d5f8a0ec1a6956a7f05cfbd97c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">&#9670;&nbsp;</a></span>IWDG_KR_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_KR_KEY&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Key value (write only, read 0000h) </p>

</div>
</div>
<a id="ga4de39c5672f17d326fceb5adc9adc090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4de39c5672f17d326fceb5adc9adc090">&#9670;&nbsp;</a></span>IWDG_PR_PR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_PR_PR&#160;&#160;&#160;((uint8_t)0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PR[2:0] (Prescaler divider) </p>

</div>
</div>
<a id="ga9b727e7882603df1684cbf230520ca76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b727e7882603df1684cbf230520ca76">&#9670;&nbsp;</a></span>IWDG_PR_PR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_PR_PR_0&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gafba2551b90c68d95c736a116224b473e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafba2551b90c68d95c736a116224b473e">&#9670;&nbsp;</a></span>IWDG_PR_PR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_PR_PR_1&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga55a1d7fde4e3e724a8644652ba9bb2b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55a1d7fde4e3e724a8644652ba9bb2b9">&#9670;&nbsp;</a></span>IWDG_PR_PR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_PR_PR_2&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga87024bbb19f26def4c4c1510b22d3033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87024bbb19f26def4c4c1510b22d3033">&#9670;&nbsp;</a></span>IWDG_RLR_RL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_RLR_RL&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog counter reload value </p>

</div>
</div>
<a id="ga269bd5618ba773d32275b93be004c554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga269bd5618ba773d32275b93be004c554">&#9670;&nbsp;</a></span>IWDG_SR_PVU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_SR_PVU&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog prescaler value update </p>

</div>
</div>
<a id="gadffb8339e556a3b10120b15f0dacc232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadffb8339e556a3b10120b15f0dacc232">&#9670;&nbsp;</a></span>IWDG_SR_RVU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_SR_RVU&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog counter reload value update </p>

</div>
</div>
<a id="ga00015005adbb6e281ac05f29b862772b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00015005adbb6e281ac05f29b862772b">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt active flags </p>

</div>
</div>
<a id="gaf96b2c2bf18a5845f65c23761f35c20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf96b2c2bf18a5845f65c23761f35c20c">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a id="ga29b032782f6ee599b3e6c67a915f2a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29b032782f6ee599b3e6c67a915f2a77">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a id="ga1c29cb59542e009f5908814bc73f699a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c29cb59542e009f5908814bc73f699a">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 10 </p>

</div>
</div>
<a id="gaae3ac5a2c4b87dc781facd9f0ab2faa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae3ac5a2c4b87dc781facd9f0ab2faa9">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 11 </p>

</div>
</div>
<a id="gaf67765093e4ee4b2911e5f29b011e1a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf67765093e4ee4b2911e5f29b011e1a1">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 12 </p>

</div>
</div>
<a id="ga29b52deba459b2a9a6d2379c9b0b0c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29b52deba459b2a9a6d2379c9b0b0c26">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 13 </p>

</div>
</div>
<a id="ga393379d79019d81602dbc4311edc21fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga393379d79019d81602dbc4311edc21fe">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 14 </p>

</div>
</div>
<a id="gab9abe638115ec30e599c34c839515dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9abe638115ec30e599c34c839515dd4">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 15 </p>

</div>
</div>
<a id="gadac87de01e114b011a900bca17e7b729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadac87de01e114b011a900bca17e7b729">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 16 </p>

</div>
</div>
<a id="gac7a870327f07feef53199fe4befb2464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7a870327f07feef53199fe4befb2464">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 17 </p>

</div>
</div>
<a id="ga16bd00a6c07b193fa07761bc4c68cf1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16bd00a6c07b193fa07761bc4c68cf1a">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 18 </p>

</div>
</div>
<a id="ga5368786bfb44b9d31c62c180cf089b77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5368786bfb44b9d31c62c180cf089b77">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 19 </p>

</div>
</div>
<a id="ga87128e17a9e614347d5b27f2e53c92cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87128e17a9e614347d5b27f2e53c92cc">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a id="gaad1a8c8e757e6d7a30c4dc2073693724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad1a8c8e757e6d7a30c4dc2073693724">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 20 </p>

</div>
</div>
<a id="ga89fc27cdcb3a0291dcb03b8d2537b566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89fc27cdcb3a0291dcb03b8d2537b566">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 21 </p>

</div>
</div>
<a id="ga1a1e16e90060fae9442e54a02aade2c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a1e16e90060fae9442e54a02aade2c3">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 22 </p>

</div>
</div>
<a id="ga423a9b1f0e4d06137bceaea3d482d7f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga423a9b1f0e4d06137bceaea3d482d7f9">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 23 </p>

</div>
</div>
<a id="ga2a7cb5ecc8420bde213d4e25d698bad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a7cb5ecc8420bde213d4e25d698bad0">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 24 </p>

</div>
</div>
<a id="ga3be82eac5db87b085ced6424940e36d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3be82eac5db87b085ced6424940e36d7">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 25 </p>

</div>
</div>
<a id="ga5b17346a5573c34ca0d8fc3e8ebee702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b17346a5573c34ca0d8fc3e8ebee702">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 26 </p>

</div>
</div>
<a id="ga2a42e366c56ce09eb944c8f20c520004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a42e366c56ce09eb944c8f20c520004">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 27 </p>

</div>
</div>
<a id="gad2736661ca2d3411bede3dfdbe51edbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2736661ca2d3411bede3dfdbe51edbb">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 28 </p>

</div>
</div>
<a id="ga9e2b52a462248fe00401170951e51e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e2b52a462248fe00401170951e51e10">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 29 </p>

</div>
</div>
<a id="ga0b70628725abd184e4f3258f25552ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b70628725abd184e4f3258f25552ad4">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 3 </p>

</div>
</div>
<a id="ga41ab2699910a3c837f177b81e5c40d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41ab2699910a3c837f177b81e5c40d33">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 30 </p>

</div>
</div>
<a id="ga7816041fba7d83cd8b3dd1ba10f80c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7816041fba7d83cd8b3dd1ba10f80c4a">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 31 </p>

</div>
</div>
<a id="gad31486ae04d73eace12011a850855ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad31486ae04d73eace12011a850855ffc">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 4 </p>

</div>
</div>
<a id="gaabdfde449fc6a3c5c6bf5236ebbd14e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabdfde449fc6a3c5c6bf5236ebbd14e5">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 5 </p>

</div>
</div>
<a id="ga9888c42aada7bd962b44a207954f7209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9888c42aada7bd962b44a207954f7209">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 6 </p>

</div>
</div>
<a id="ga9028f6886fca410cb526352999f4911a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9028f6886fca410cb526352999f4911a">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 7 </p>

</div>
</div>
<a id="ga101fc66c184d311ee995db2c8c82ef95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga101fc66c184d311ee995db2c8c82ef95">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 8 </p>

</div>
</div>
<a id="gaed6521600ff1bccc832e252b1b5676dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed6521600ff1bccc832e252b1b5676dd">&#9670;&nbsp;</a></span>NVIC_IABR_ACTIVE_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR_ACTIVE_9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 9 </p>

</div>
</div>
<a id="gabb8048ac27c64c34aef747eb3845f07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb8048ac27c64c34aef747eb3845f07d">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt clear-enable bits </p>

</div>
</div>
<a id="gad7c0e8d7ead740fbbc6efe1b44336c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7c0e8d7ead740fbbc6efe1b44336c4d">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a id="ga701dd2c4365790c5a9506ecc41f9fe3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga701dd2c4365790c5a9506ecc41f9fe3c">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a id="gad9b17e9837b0b1ccf28f7309afba8aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9b17e9837b0b1ccf28f7309afba8aa7">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 10 </p>

</div>
</div>
<a id="gae1e4b35a58a123c2e8fa4edb7e81aaeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1e4b35a58a123c2e8fa4edb7e81aaeb">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 11 </p>

</div>
</div>
<a id="ga521ef47669c32ba4b6fb34cdee181115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga521ef47669c32ba4b6fb34cdee181115">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 12 </p>

</div>
</div>
<a id="ga6f787e52461b5e3f777290ac4b8ff6fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f787e52461b5e3f777290ac4b8ff6fc">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 13 </p>

</div>
</div>
<a id="gac937ce62879648e947d70a4db16727f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac937ce62879648e947d70a4db16727f0">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 14 </p>

</div>
</div>
<a id="gaa6a88004a2ac9b270d73ab1ff53300bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6a88004a2ac9b270d73ab1ff53300bb">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 15 </p>

</div>
</div>
<a id="ga73de40429d453b0a63ea4ed788e949f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73de40429d453b0a63ea4ed788e949f0">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 16 </p>

</div>
</div>
<a id="ga393cfbe5e1ce46220aa5ebd9a1891d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga393cfbe5e1ce46220aa5ebd9a1891d97">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 17 </p>

</div>
</div>
<a id="ga7fa2d0859938af8374b0ee52c7acb04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fa2d0859938af8374b0ee52c7acb04b">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 18 </p>

</div>
</div>
<a id="ga02572a777aeac75a01c94f56e23ff07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02572a777aeac75a01c94f56e23ff07b">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 19 </p>

</div>
</div>
<a id="gace5cb2478698a64c214d63d79aeeed75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace5cb2478698a64c214d63d79aeeed75">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a id="ga8df2313e7432cabddba0b974b8f4f020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8df2313e7432cabddba0b974b8f4f020">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 20 </p>

</div>
</div>
<a id="ga16c4599364e72b2d88ac386144a3fe7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16c4599364e72b2d88ac386144a3fe7e">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 21 </p>

</div>
</div>
<a id="ga16b9bade4bebc1c058325e1aafc3fd8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16b9bade4bebc1c058325e1aafc3fd8f">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 22 </p>

</div>
</div>
<a id="gaa92531bd55ca6aa771993210d485c0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa92531bd55ca6aa771993210d485c0f7">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 23 </p>

</div>
</div>
<a id="gab41766a9f4345819d8eea33b8753b9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab41766a9f4345819d8eea33b8753b9f6">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 24 </p>

</div>
</div>
<a id="gac1bb79682735090f6c1bbf2b298f6c5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1bb79682735090f6c1bbf2b298f6c5b">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 25 </p>

</div>
</div>
<a id="ga0e63dfa3c37961071f48a76fd34e92e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e63dfa3c37961071f48a76fd34e92e9">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 26 </p>

</div>
</div>
<a id="gada1793fa80d1a517c94dc975dc1270bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada1793fa80d1a517c94dc975dc1270bc">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 27 </p>

</div>
</div>
<a id="ga9b389b9803af7187df08ab3031be9509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b389b9803af7187df08ab3031be9509">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 28 </p>

</div>
</div>
<a id="gacac7e634d9726387b9026c9504e52582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacac7e634d9726387b9026c9504e52582">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 29 </p>

</div>
</div>
<a id="gaff9f3ef9ac99c1b266ab1d8963b36560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff9f3ef9ac99c1b266ab1d8963b36560">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 3 </p>

</div>
</div>
<a id="ga11d39e1daa7b9c636fe16951745b011d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11d39e1daa7b9c636fe16951745b011d">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 30 </p>

</div>
</div>
<a id="gafb10af18569712590c4db5476292cf6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb10af18569712590c4db5476292cf6f">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 31 </p>

</div>
</div>
<a id="ga892fafa00274551ee17971c5f419138b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga892fafa00274551ee17971c5f419138b">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 4 </p>

</div>
</div>
<a id="gadfd48066d81ddc85be2cb4dd71ddcb60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfd48066d81ddc85be2cb4dd71ddcb60">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 5 </p>

</div>
</div>
<a id="ga6a92307738d1730bd21d55c6c065b526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a92307738d1730bd21d55c6c065b526">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 6 </p>

</div>
</div>
<a id="gad7132ff32947d90bf2f537591e77823c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7132ff32947d90bf2f537591e77823c">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 7 </p>

</div>
</div>
<a id="ga08b4758eebf43cc2bfc8183a3517c8c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08b4758eebf43cc2bfc8183a3517c8c0">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 8 </p>

</div>
</div>
<a id="ga5f11ecc81c128ad3ef27899cd2a048dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f11ecc81c128ad3ef27899cd2a048dd">&#9670;&nbsp;</a></span>NVIC_ICER_CLRENA_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER_CLRENA_9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 9 </p>

</div>
</div>
<a id="gae3c6a7e54654b4873816afad7984fbb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3c6a7e54654b4873816afad7984fbb0">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt clear-pending bits </p>

</div>
</div>
<a id="gafecd77abe8ff78b4679c965b11e31ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafecd77abe8ff78b4679c965b11e31ac3">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a id="gad1a68ba7be8374cbedfe18c15a852100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1a68ba7be8374cbedfe18c15a852100">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a id="gae9631ca376fd2fb30ca9fba782dbcebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9631ca376fd2fb30ca9fba782dbcebc">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 10 </p>

</div>
</div>
<a id="ga65a8a83be00f68acd6d3a6d8dcd81c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65a8a83be00f68acd6d3a6d8dcd81c73">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 11 </p>

</div>
</div>
<a id="gac1535690e1151004707902cc49f280d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1535690e1151004707902cc49f280d2">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 12 </p>

</div>
</div>
<a id="ga704f098169cbfd48746e6fdb647cb139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga704f098169cbfd48746e6fdb647cb139">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 13 </p>

</div>
</div>
<a id="ga764a5bb88ee730049cdaa9823238e4eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga764a5bb88ee730049cdaa9823238e4eb">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 14 </p>

</div>
</div>
<a id="ga641b9f2fc8a75d9a0f08ee9e764ae67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga641b9f2fc8a75d9a0f08ee9e764ae67e">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 15 </p>

</div>
</div>
<a id="ga9563b3bc48251e3048bba95dcd8ce2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9563b3bc48251e3048bba95dcd8ce2ed">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 16 </p>

</div>
</div>
<a id="gacafd4aa7dbd587713c5f8460021ffbbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacafd4aa7dbd587713c5f8460021ffbbf">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 17 </p>

</div>
</div>
<a id="gacb158cb09839a27399daaec82596bdae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb158cb09839a27399daaec82596bdae">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 18 </p>

</div>
</div>
<a id="ga4fa77e3164f76f55c8b65716f7e78b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fa77e3164f76f55c8b65716f7e78b3c">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 19 </p>

</div>
</div>
<a id="ga3ad0271ce6eb2fd787881a526acc9ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ad0271ce6eb2fd787881a526acc9ecf">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a id="ga913321e79e4566f2589d0cf0cbc69951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga913321e79e4566f2589d0cf0cbc69951">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 20 </p>

</div>
</div>
<a id="ga82b95b5d83cfed1dc8e93252f350738f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82b95b5d83cfed1dc8e93252f350738f">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 21 </p>

</div>
</div>
<a id="gaa48498de37ce0e3630539a40e9748ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa48498de37ce0e3630539a40e9748ac8">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 22 </p>

</div>
</div>
<a id="ga7976e3ca5e53e365b2d5fe622f738800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7976e3ca5e53e365b2d5fe622f738800">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 23 </p>

</div>
</div>
<a id="ga2a5aa740ee8b8ddcc9e28cad9cc2e287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a5aa740ee8b8ddcc9e28cad9cc2e287">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 24 </p>

</div>
</div>
<a id="gae71fd6b864214fc20cda783f983a3b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae71fd6b864214fc20cda783f983a3b99">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 25 </p>

</div>
</div>
<a id="gae5d5368aef48a813695090fd367ec4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5d5368aef48a813695090fd367ec4a6">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 26 </p>

</div>
</div>
<a id="ga8092ee7e81ecfa33294e8dc972e736a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8092ee7e81ecfa33294e8dc972e736a1">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 27 </p>

</div>
</div>
<a id="ga0e05fe155495b02aa07f086600d362af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e05fe155495b02aa07f086600d362af">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 28 </p>

</div>
</div>
<a id="gacd72eea853122e43a77db5d11cf189b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd72eea853122e43a77db5d11cf189b2">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 29 </p>

</div>
</div>
<a id="ga601ded5d1439ded3a734b80ae3d9ac42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga601ded5d1439ded3a734b80ae3d9ac42">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 3 </p>

</div>
</div>
<a id="ga3482d26f4a66f2e345f5877e5b7d4f59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3482d26f4a66f2e345f5877e5b7d4f59">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 30 </p>

</div>
</div>
<a id="gabfb29b21f8ac81d048b70b6ae17518ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfb29b21f8ac81d048b70b6ae17518ee">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 31 </p>

</div>
</div>
<a id="ga8fa186cf67d658dae40dd70cd0b55456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fa186cf67d658dae40dd70cd0b55456">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 4 </p>

</div>
</div>
<a id="ga0560ad9cc66e9a4d3b6d918745752350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0560ad9cc66e9a4d3b6d918745752350">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 5 </p>

</div>
</div>
<a id="ga81743f1b0f020b023cd627dc6b46eed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81743f1b0f020b023cd627dc6b46eed0">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 6 </p>

</div>
</div>
<a id="ga167cc46ce9628e5cbc971f9248fadbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga167cc46ce9628e5cbc971f9248fadbc9">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 7 </p>

</div>
</div>
<a id="ga19da2023fbcc3856feb1c5e8143d3126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19da2023fbcc3856feb1c5e8143d3126">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 8 </p>

</div>
</div>
<a id="ga8047a8411c6e505edab25c0c7db179df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8047a8411c6e505edab25c0c7db179df">&#9670;&nbsp;</a></span>NVIC_ICPR_CLRPEND_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR_CLRPEND_9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 9 </p>

</div>
</div>
<a id="ga7a3b08d85a1acb7ceb1e099323dcccab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a3b08d85a1acb7ceb1e099323dcccab">&#9670;&nbsp;</a></span>NVIC_IPR0_PRI_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR0_PRI_0&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 0 </p>

</div>
</div>
<a id="ga23faf79e734bfdb5799fac5916ff10cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23faf79e734bfdb5799fac5916ff10cb">&#9670;&nbsp;</a></span>NVIC_IPR0_PRI_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR0_PRI_1&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 1 </p>

</div>
</div>
<a id="ga80ea52e5abb18a63bd4c7578e47a1446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80ea52e5abb18a63bd4c7578e47a1446">&#9670;&nbsp;</a></span>NVIC_IPR0_PRI_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR0_PRI_2&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 2 </p>

</div>
</div>
<a id="ga9104db3d83a6c566e8bfd2a4b33a7145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9104db3d83a6c566e8bfd2a4b33a7145">&#9670;&nbsp;</a></span>NVIC_IPR0_PRI_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR0_PRI_3&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 3 </p>

</div>
</div>
<a id="ga1282075e5142524bb85e3d2df0102501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1282075e5142524bb85e3d2df0102501">&#9670;&nbsp;</a></span>NVIC_IPR1_PRI_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR1_PRI_4&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 4 </p>

</div>
</div>
<a id="gaa63b4e9a76d033470c30e0858306ddb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa63b4e9a76d033470c30e0858306ddb2">&#9670;&nbsp;</a></span>NVIC_IPR1_PRI_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR1_PRI_5&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 5 </p>

</div>
</div>
<a id="ga8b2966818c404ea29e2db4667a3a6f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b2966818c404ea29e2db4667a3a6f41">&#9670;&nbsp;</a></span>NVIC_IPR1_PRI_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR1_PRI_6&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 6 </p>

</div>
</div>
<a id="ga96c1da5dac82bf4644b0a11c3a39cb2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96c1da5dac82bf4644b0a11c3a39cb2d">&#9670;&nbsp;</a></span>NVIC_IPR1_PRI_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR1_PRI_7&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 7 </p>

</div>
</div>
<a id="gad2498ad6390c001f5520f17600935041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2498ad6390c001f5520f17600935041">&#9670;&nbsp;</a></span>NVIC_IPR2_PRI_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR2_PRI_10&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 10 </p>

</div>
</div>
<a id="ga33f3bb417d3518b39303b9523c1461c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33f3bb417d3518b39303b9523c1461c1">&#9670;&nbsp;</a></span>NVIC_IPR2_PRI_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR2_PRI_11&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 11 </p>

</div>
</div>
<a id="gad02b1193affeeae87f9b1e8af4feded1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad02b1193affeeae87f9b1e8af4feded1">&#9670;&nbsp;</a></span>NVIC_IPR2_PRI_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR2_PRI_8&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 8 </p>

</div>
</div>
<a id="ga98647b92f40858b03174d73fa9aa50e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98647b92f40858b03174d73fa9aa50e2">&#9670;&nbsp;</a></span>NVIC_IPR2_PRI_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR2_PRI_9&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 9 </p>

</div>
</div>
<a id="ga1a5871dc95a2ca809773a1dde818c63c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a5871dc95a2ca809773a1dde818c63c">&#9670;&nbsp;</a></span>NVIC_IPR3_PRI_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR3_PRI_12&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 12 </p>

</div>
</div>
<a id="gada03b8dae40bf704e4bf523d1aa22496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada03b8dae40bf704e4bf523d1aa22496">&#9670;&nbsp;</a></span>NVIC_IPR3_PRI_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR3_PRI_13&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 13 </p>

</div>
</div>
<a id="ga966d733853ca1b07d12b7c66bfe7eb3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga966d733853ca1b07d12b7c66bfe7eb3c">&#9670;&nbsp;</a></span>NVIC_IPR3_PRI_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR3_PRI_14&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 14 </p>

</div>
</div>
<a id="ga9bd3de39c1d0c6c9efbb9fab3b62d094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bd3de39c1d0c6c9efbb9fab3b62d094">&#9670;&nbsp;</a></span>NVIC_IPR3_PRI_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR3_PRI_15&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 15 </p>

</div>
</div>
<a id="gacbc57da3ac7ef9d6de3b0a1ad84a35c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbc57da3ac7ef9d6de3b0a1ad84a35c3">&#9670;&nbsp;</a></span>NVIC_IPR4_PRI_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR4_PRI_16&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 16 </p>

</div>
</div>
<a id="ga8fbcf647ec5f3b88447c40d82cbba784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fbcf647ec5f3b88447c40d82cbba784">&#9670;&nbsp;</a></span>NVIC_IPR4_PRI_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR4_PRI_17&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 17 </p>

</div>
</div>
<a id="ga5980ea116aae6400b74fcbb7ab69db05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5980ea116aae6400b74fcbb7ab69db05">&#9670;&nbsp;</a></span>NVIC_IPR4_PRI_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR4_PRI_18&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 18 </p>

</div>
</div>
<a id="ga5d53e0b085d3151bead07fae93f507b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d53e0b085d3151bead07fae93f507b8">&#9670;&nbsp;</a></span>NVIC_IPR4_PRI_19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR4_PRI_19&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 19 </p>

</div>
</div>
<a id="gaa03b60b41f202d008226bc4a9596a833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa03b60b41f202d008226bc4a9596a833">&#9670;&nbsp;</a></span>NVIC_IPR5_PRI_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR5_PRI_20&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 20 </p>

</div>
</div>
<a id="gac98a9cb7398fba35957f0d9a39451506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac98a9cb7398fba35957f0d9a39451506">&#9670;&nbsp;</a></span>NVIC_IPR5_PRI_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR5_PRI_21&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 21 </p>

</div>
</div>
<a id="gab8b37a77e86e910e5f16fec4c1bac200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8b37a77e86e910e5f16fec4c1bac200">&#9670;&nbsp;</a></span>NVIC_IPR5_PRI_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR5_PRI_22&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 22 </p>

</div>
</div>
<a id="gabc2bc84f21dc418ebca068a7a74fbf13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc2bc84f21dc418ebca068a7a74fbf13">&#9670;&nbsp;</a></span>NVIC_IPR5_PRI_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR5_PRI_23&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 23 </p>

</div>
</div>
<a id="gac35639332d0dd2169659dacb334be746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac35639332d0dd2169659dacb334be746">&#9670;&nbsp;</a></span>NVIC_IPR6_PRI_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR6_PRI_24&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 24 </p>

</div>
</div>
<a id="ga31813e988f709143c47b376411b63be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31813e988f709143c47b376411b63be3">&#9670;&nbsp;</a></span>NVIC_IPR6_PRI_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR6_PRI_25&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 25 </p>

</div>
</div>
<a id="gae874a405758adfc16a21ab2492cc01aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae874a405758adfc16a21ab2492cc01aa">&#9670;&nbsp;</a></span>NVIC_IPR6_PRI_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR6_PRI_26&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 26 </p>

</div>
</div>
<a id="ga6cc988dabd555381a1e8546e8b0d4152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cc988dabd555381a1e8546e8b0d4152">&#9670;&nbsp;</a></span>NVIC_IPR6_PRI_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR6_PRI_27&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 27 </p>

</div>
</div>
<a id="ga8c01a412ea1d6b0659e53f23edaa42b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c01a412ea1d6b0659e53f23edaa42b9">&#9670;&nbsp;</a></span>NVIC_IPR7_PRI_28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR7_PRI_28&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 28 </p>

</div>
</div>
<a id="gab867187fcd218881e0309938fe902674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab867187fcd218881e0309938fe902674">&#9670;&nbsp;</a></span>NVIC_IPR7_PRI_29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR7_PRI_29&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 29 </p>

</div>
</div>
<a id="gabe7e7058f4cf233a7b220bfeb1048443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe7e7058f4cf233a7b220bfeb1048443">&#9670;&nbsp;</a></span>NVIC_IPR7_PRI_30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR7_PRI_30&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 30 </p>

</div>
</div>
<a id="ga8df57e06dd24110f7a228efa85131bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8df57e06dd24110f7a228efa85131bbe">&#9670;&nbsp;</a></span>NVIC_IPR7_PRI_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR7_PRI_31&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of interrupt 31 </p>

</div>
</div>
<a id="ga524d6bb507267b757f54a89b89a8b7b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga524d6bb507267b757f54a89b89a8b7b2">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt set enable bits </p>

</div>
</div>
<a id="ga4682204947d21842495025382e45a8fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4682204947d21842495025382e45a8fb">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a id="ga3f31ee863432615256b137741793a77a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f31ee863432615256b137741793a77a">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a id="gaa9a05a01f82e832e6da3452d39a7a6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9a05a01f82e832e6da3452d39a7a6e2">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 10 </p>

</div>
</div>
<a id="ga3b78aa3c425d86301dc148de43115b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b78aa3c425d86301dc148de43115b48">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 11 </p>

</div>
</div>
<a id="ga447fc01ce241d2ae3cdb631498587efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga447fc01ce241d2ae3cdb631498587efd">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 12 </p>

</div>
</div>
<a id="ga320d26a7e0e94b3f459bec4c90a3559a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga320d26a7e0e94b3f459bec4c90a3559a">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 13 </p>

</div>
</div>
<a id="ga3dcc230344b6e3401962a260e9ad7d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dcc230344b6e3401962a260e9ad7d45">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 14 </p>

</div>
</div>
<a id="ga4c792f54013ef2bf46392c813a9f966e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c792f54013ef2bf46392c813a9f966e">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 15 </p>

</div>
</div>
<a id="ga574e2c400afa40e90866dec2746b6e3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga574e2c400afa40e90866dec2746b6e3a">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 16 </p>

</div>
</div>
<a id="ga5e6e7ac573075a189cafae29dee4af3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e6e7ac573075a189cafae29dee4af3e">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 17 </p>

</div>
</div>
<a id="ga79519b08aa1fbf9449d754f03eaa49d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79519b08aa1fbf9449d754f03eaa49d6">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 18 </p>

</div>
</div>
<a id="gaf92a4a2157b8a53c07d0f13f6acc9d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf92a4a2157b8a53c07d0f13f6acc9d6b">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 19 </p>

</div>
</div>
<a id="ga95058dbce83ff1339536029665d216e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95058dbce83ff1339536029665d216e8">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a id="ga765aebd3b4d179659c11212754d495d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga765aebd3b4d179659c11212754d495d4">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 20 </p>

</div>
</div>
<a id="ga8b78a46bbcf70086a2cd26973f7420cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b78a46bbcf70086a2cd26973f7420cd">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 21 </p>

</div>
</div>
<a id="ga2166c96acab924d0cc6e84c019046a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2166c96acab924d0cc6e84c019046a78">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 22 </p>

</div>
</div>
<a id="ga37a1543e4b66f8662a130e44811d63e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37a1543e4b66f8662a130e44811d63e8">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 23 </p>

</div>
</div>
<a id="gacbac420cda087473b34c86e110b5de0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbac420cda087473b34c86e110b5de0a">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 24 </p>

</div>
</div>
<a id="gaf75bfd414772f29ac8d7eb20000cbe94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf75bfd414772f29ac8d7eb20000cbe94">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 25 </p>

</div>
</div>
<a id="ga9bda2dc8c0afc0b29f8b5ad13ec6fa43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bda2dc8c0afc0b29f8b5ad13ec6fa43">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 26 </p>

</div>
</div>
<a id="ga5ed656de3e29c9870541b3c47041f0e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ed656de3e29c9870541b3c47041f0e2">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 27 </p>

</div>
</div>
<a id="ga565ddf52fd22e6d5aa9d606da5bfbb96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga565ddf52fd22e6d5aa9d606da5bfbb96">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 28 </p>

</div>
</div>
<a id="gafd010353bce4fed442e08ea918a6642a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd010353bce4fed442e08ea918a6642a">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 29 </p>

</div>
</div>
<a id="ga8bb1cf3d86f49f6785d125fa18352039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bb1cf3d86f49f6785d125fa18352039">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 3 </p>

</div>
</div>
<a id="gad1134b329f5284ae7b3e429cb905fa4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1134b329f5284ae7b3e429cb905fa4f">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 30 </p>

</div>
</div>
<a id="gab197009ecc0031bc0a8b62bcdbaff37b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab197009ecc0031bc0a8b62bcdbaff37b">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 31 </p>

</div>
</div>
<a id="ga131d008c6bc5bc26b989913d18d01204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga131d008c6bc5bc26b989913d18d01204">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 4 </p>

</div>
</div>
<a id="ga6cc5a554385260be8ebda6433b691fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cc5a554385260be8ebda6433b691fb2">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 5 </p>

</div>
</div>
<a id="gaf7851457a3c800072677e5cae54cc6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7851457a3c800072677e5cae54cc6cc">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 6 </p>

</div>
</div>
<a id="ga84068d07c3276a8c03b13aecf67a8ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84068d07c3276a8c03b13aecf67a8ca1">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 7 </p>

</div>
</div>
<a id="ga259f4752dc739afb8aaf1e4146019ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga259f4752dc739afb8aaf1e4146019ec9">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 8 </p>

</div>
</div>
<a id="ga371e8d82dd1bcc44c2ea8e90a66c5ae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga371e8d82dd1bcc44c2ea8e90a66c5ae5">&#9670;&nbsp;</a></span>NVIC_ISER_SETENA_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER_SETENA_9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 9 </p>

</div>
</div>
<a id="ga706ae5af63e84b9d9a901c030d39b2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga706ae5af63e84b9d9a901c030d39b2de">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt set-pending bits </p>

</div>
</div>
<a id="ga4ea480702ab09562864852893b9005c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ea480702ab09562864852893b9005c2">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a id="ga3b5d1b15a80c029c9aa985bb23a7ffb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b5d1b15a80c029c9aa985bb23a7ffb2">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a id="ga05ef4ef84df65432e2e75448d851b789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05ef4ef84df65432e2e75448d851b789">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_10&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 10 </p>

</div>
</div>
<a id="gacbd66dd5953c24688917964115ae796f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbd66dd5953c24688917964115ae796f">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_11&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 11 </p>

</div>
</div>
<a id="ga3cdcc8da708ddeee71a593050dfade50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cdcc8da708ddeee71a593050dfade50">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_12&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 12 </p>

</div>
</div>
<a id="gae51ee8367ba000f48692a84505b2b620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae51ee8367ba000f48692a84505b2b620">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_13&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 13 </p>

</div>
</div>
<a id="ga6588454e29509bb1eae0c96a25bf7ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6588454e29509bb1eae0c96a25bf7ed9">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_14&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 14 </p>

</div>
</div>
<a id="ga4f6fee7fe7c8ee64ddb5cd2a419ac88e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f6fee7fe7c8ee64ddb5cd2a419ac88e">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_15&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 15 </p>

</div>
</div>
<a id="ga33d421797a1718a74cf4ff4b58d4f4fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33d421797a1718a74cf4ff4b58d4f4fd">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_16&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 16 </p>

</div>
</div>
<a id="gaae2b82da99561dd033e74b0b3a3aad0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae2b82da99561dd033e74b0b3a3aad0b">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_17&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 17 </p>

</div>
</div>
<a id="gae5a078aafa6253af4b17ca28cdbc3699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5a078aafa6253af4b17ca28cdbc3699">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_18&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 18 </p>

</div>
</div>
<a id="ga07d2e9109ecccd36be4e6230d95cd648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07d2e9109ecccd36be4e6230d95cd648">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_19&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 19 </p>

</div>
</div>
<a id="gaa2de13af9ff315637a1cd651847f022d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2de13af9ff315637a1cd651847f022d">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_2&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a id="ga3cf4ff376f8afcc661184028c713c5c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cf4ff376f8afcc661184028c713c5c0">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_20&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 20 </p>

</div>
</div>
<a id="ga76ddcc81d3c5e498ab99f23183bf4a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76ddcc81d3c5e498ab99f23183bf4a5b">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_21&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 21 </p>

</div>
</div>
<a id="ga0db2d31426967beb45500dd82816e6e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0db2d31426967beb45500dd82816e6e5">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_22&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 22 </p>

</div>
</div>
<a id="gaec0b7e1a693eb4a090622b18f79a2b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec0b7e1a693eb4a090622b18f79a2b6d">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_23&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 23 </p>

</div>
</div>
<a id="gac91b78240ce32417e0916fce399c5035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac91b78240ce32417e0916fce399c5035">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_24&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 24 </p>

</div>
</div>
<a id="gacf6576e0ed8e79909372b9f29b36ea05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf6576e0ed8e79909372b9f29b36ea05">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_25&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 25 </p>

</div>
</div>
<a id="ga1bc96581240b52ea223b8512e5fe404f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bc96581240b52ea223b8512e5fe404f">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_26&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 26 </p>

</div>
</div>
<a id="gacef6dcabdd3b151cf81f65f27f160c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacef6dcabdd3b151cf81f65f27f160c8b">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_27&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 27 </p>

</div>
</div>
<a id="gacaaae73e711685955c9bbd810a8750b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaaae73e711685955c9bbd810a8750b2">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_28&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 28 </p>

</div>
</div>
<a id="gadc01bacfbd4e6533b8114ad67766f50a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc01bacfbd4e6533b8114ad67766f50a">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_29&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 29 </p>

</div>
</div>
<a id="ga76361988bf57c412fe73ffb799afd797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76361988bf57c412fe73ffb799afd797">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_3&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 3 </p>

</div>
</div>
<a id="gae7973887dda1478e3941782ec6cc33a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7973887dda1478e3941782ec6cc33a6">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_30&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 30 </p>

</div>
</div>
<a id="ga569e37431b777e42c39bd6a708150081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga569e37431b777e42c39bd6a708150081">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_31&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 31 </p>

</div>
</div>
<a id="gaa8e69812ce2bb6458c0c6214b1307c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8e69812ce2bb6458c0c6214b1307c5e">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_4&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 4 </p>

</div>
</div>
<a id="ga95c03293d177e1bfe43be1d5eefbf5f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95c03293d177e1bfe43be1d5eefbf5f8">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_5&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 5 </p>

</div>
</div>
<a id="gaeee79d95614db51d2e0ff530d09673e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeee79d95614db51d2e0ff530d09673e9">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_6&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 6 </p>

</div>
</div>
<a id="ga809b3f1ab6def76d15fa0b457445d244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga809b3f1ab6def76d15fa0b457445d244">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_7&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 7 </p>

</div>
</div>
<a id="ga3fae06b9e22eaeb3ee19bd19105b1ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fae06b9e22eaeb3ee19bd19105b1ae2">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_8&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 8 </p>

</div>
</div>
<a id="gac5459e94b315765d3f4e9ab9c6e00aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5459e94b315765d3f4e9ab9c6e00aae">&#9670;&nbsp;</a></span>NVIC_ISPR_SETPEND_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR_SETPEND_9&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit 9 </p>

</div>
</div>
<a id="gab44484cacc35c80cf82eb011d6cbe13a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab44484cacc35c80cf82eb011d6cbe13a">&#9670;&nbsp;</a></span>PWR_CR_CSBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_CSBF&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Standby Flag </p>

</div>
</div>
<a id="ga3928de64f633b84770b1cfecea702fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3928de64f633b84770b1cfecea702fa7">&#9670;&nbsp;</a></span>PWR_CR_CWUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_CWUF&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Wakeup Flag </p>

</div>
</div>
<a id="gaf5c65ab845794ef48f09faa2ee44f718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5c65ab845794ef48f09faa2ee44f718">&#9670;&nbsp;</a></span>PWR_CR_DBP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_DBP&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable Backup Domain write protection </p>

</div>
</div>
<a id="ga3aeb8d6f2539b0a3a4b851aeba0eea66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aeb8d6f2539b0a3a4b851aeba0eea66">&#9670;&nbsp;</a></span>PWR_CR_LPDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_LPDS&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low-Power Deepsleep </p>

</div>
</div>
<a id="ga8c8075e98772470804c9e3fe74984115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c8075e98772470804c9e3fe74984115">&#9670;&nbsp;</a></span>PWR_CR_PDDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PDDS&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Down Deepsleep </p>

</div>
</div>
<a id="gac73c24d43953c7598e42acdd4c4e7435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac73c24d43953c7598e42acdd4c4e7435">&#9670;&nbsp;</a></span>PWR_CR_PLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS&#160;&#160;&#160;((uint16_t)0x00E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLS[2:0] bits (PVD Level Selection) </p>

</div>
</div>
<a id="gacef447510818c468c202e3b4991ea08e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacef447510818c468c202e3b4991ea08e">&#9670;&nbsp;</a></span>PWR_CR_PLS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_0&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gafcd19d78943514a2f695a39b45594623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcd19d78943514a2f695a39b45594623">&#9670;&nbsp;</a></span>PWR_CR_PLS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_1&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga1a8986ee557f443d4a8eebf68026bd52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a8986ee557f443d4a8eebf68026bd52">&#9670;&nbsp;</a></span>PWR_CR_PLS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_2&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 PVD level configuration </p>

</div>
</div>
<a id="ga8d9155f3ce77fb69b829fc2f9f45b460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d9155f3ce77fb69b829fc2f9f45b460">&#9670;&nbsp;</a></span>PWR_CR_PLS_2V2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_2V2&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 2.2V </p>

</div>
</div>
<a id="gac26a7748bef468020ea4c0b204d89e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac26a7748bef468020ea4c0b204d89e6c">&#9670;&nbsp;</a></span>PWR_CR_PLS_2V3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_2V3&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 2.3V </p>

</div>
</div>
<a id="ga4e25e407d55a33f5b77dce63d8e1bacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e25e407d55a33f5b77dce63d8e1bacb">&#9670;&nbsp;</a></span>PWR_CR_PLS_2V4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_2V4&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 2.4V </p>

</div>
</div>
<a id="gad7d71e9b5c0a51e9ba45feed5f759e0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7d71e9b5c0a51e9ba45feed5f759e0f">&#9670;&nbsp;</a></span>PWR_CR_PLS_2V5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_2V5&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 2.5V </p>

</div>
</div>
<a id="gacef8ac40cffdc1fa769865ae497ab979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacef8ac40cffdc1fa769865ae497ab979">&#9670;&nbsp;</a></span>PWR_CR_PLS_2V6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_2V6&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 2.6V </p>

</div>
</div>
<a id="gab3b9c67db5eb99dfa8651cc0d95ee6ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3b9c67db5eb99dfa8651cc0d95ee6ba">&#9670;&nbsp;</a></span>PWR_CR_PLS_2V7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_2V7&#160;&#160;&#160;((uint16_t)0x00A0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 2.7V </p>

</div>
</div>
<a id="ga95f1787c8af928f1fb2e267943d19c7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95f1787c8af928f1fb2e267943d19c7c">&#9670;&nbsp;</a></span>PWR_CR_PLS_2V8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_2V8&#160;&#160;&#160;((uint16_t)0x00C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 2.8V </p>

</div>
</div>
<a id="gac179ee1e4ceef0c1b1b3bafe2326b047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac179ee1e4ceef0c1b1b3bafe2326b047">&#9670;&nbsp;</a></span>PWR_CR_PLS_2V9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS_2V9&#160;&#160;&#160;((uint16_t)0x00E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 2.9V </p>

</div>
</div>
<a id="ga05d5c39759e69a294c0ab9bea8f142e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05d5c39759e69a294c0ab9bea8f142e5">&#9670;&nbsp;</a></span>PWR_CR_PVDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PVDE&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Voltage Detector Enable </p>

</div>
</div>
<a id="ga7ac8c15a08bbee754ea720b0d4a4f580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ac8c15a08bbee754ea720b0d4a4f580">&#9670;&nbsp;</a></span>PWR_CSR_EWUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_EWUP&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable WKUP pin </p>

</div>
</div>
<a id="ga3535ce181895cc00afeb28dcac68d04c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3535ce181895cc00afeb28dcac68d04c">&#9670;&nbsp;</a></span>PWR_CSR_PVDO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_PVDO&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD Output </p>

</div>
</div>
<a id="gab4fd42f153660593cad6f4fe22ff76bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4fd42f153660593cad6f4fe22ff76bb">&#9670;&nbsp;</a></span>PWR_CSR_SBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_SBF&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standby Flag </p>

</div>
</div>
<a id="ga9465bb7ad9ca936688344e2a077539e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9465bb7ad9ca936688344e2a077539e6">&#9670;&nbsp;</a></span>PWR_CSR_WUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_WUF&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wakeup Flag </p>

</div>
</div>
<a id="gade3ee302bf659a2bfbf75e1a00630242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade3ee302bf659a2bfbf75e1a00630242">&#9670;&nbsp;</a></span>RCC_AHBENR_CRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_CRCEN&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC clock enable </p>

</div>
</div>
<a id="gac8c3053f1ce37c9f643f0e31471927ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8c3053f1ce37c9f643f0e31471927ea">&#9670;&nbsp;</a></span>RCC_AHBENR_DMA1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_DMA1EN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1 clock enable </p>

</div>
</div>
<a id="ga67a12de126652d191a1bc2c114c3395a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a12de126652d191a1bc2c114c3395a">&#9670;&nbsp;</a></span>RCC_AHBENR_FLITFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_FLITFEN&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLITF clock enable </p>

</div>
</div>
<a id="ga295a704767cb94ee624cbc4dd4c4cd9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga295a704767cb94ee624cbc4dd4c4cd9a">&#9670;&nbsp;</a></span>RCC_AHBENR_SRAMEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_SRAMEN&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM interface clock enable </p>

</div>
</div>
<a id="gad32a0efcb7062b8ffbf77865951d2a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad32a0efcb7062b8ffbf77865951d2a54">&#9670;&nbsp;</a></span>RCC_APB1ENR_BKPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_BKPEN&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup interface clock enable </p>

</div>
</div>
<a id="ga66b5172158cf0170d29091064ea63a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66b5172158cf0170d29091064ea63a29">&#9670;&nbsp;</a></span>RCC_APB1ENR_CAN1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_CAN1EN&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN1 clock enable </p>

</div>
</div>
<a id="ga5ca3afe0c517702b2d1366b692c8db0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ca3afe0c517702b2d1366b692c8db0e">&#9670;&nbsp;</a></span>RCC_APB1ENR_I2C1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_I2C1EN&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 1 clock enable </p>

</div>
</div>
<a id="gafd7d1c3c7dbe20aea87a694ae15840f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd7d1c3c7dbe20aea87a694ae15840f6">&#9670;&nbsp;</a></span>RCC_APB1ENR_I2C2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_I2C2EN&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 2 clock enable </p>

</div>
</div>
<a id="ga5c19997ccd28464b80a7c3325da0ca60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c19997ccd28464b80a7c3325da0ca60">&#9670;&nbsp;</a></span>RCC_APB1ENR_PWREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_PWREN&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power interface clock enable </p>

</div>
</div>
<a id="gafdce64692c44bf95efbf2fed054e59be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdce64692c44bf95efbf2fed054e59be">&#9670;&nbsp;</a></span>RCC_APB1ENR_SPI2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_SPI2EN&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 2 clock enable </p>

</div>
</div>
<a id="gacd3966a4d6ae47f06b3c095eaf26a610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd3966a4d6ae47f06b3c095eaf26a610">&#9670;&nbsp;</a></span>RCC_APB1ENR_TIM2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM2EN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 2 clock enabled </p>

</div>
</div>
<a id="ga75bfa33eb00ee30c6e22f7ceea464ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75bfa33eb00ee30c6e22f7ceea464ac7">&#9670;&nbsp;</a></span>RCC_APB1ENR_TIM3EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM3EN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 3 clock enable </p>

</div>
</div>
<a id="gad4fbbf6b1beeec92c7d80e9e05bd1461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4fbbf6b1beeec92c7d80e9e05bd1461">&#9670;&nbsp;</a></span>RCC_APB1ENR_TIM4EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM4EN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 4 clock enable </p>

</div>
</div>
<a id="gab840af4f735ec36419d61c7db3cfa00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab840af4f735ec36419d61c7db3cfa00d">&#9670;&nbsp;</a></span>RCC_APB1ENR_USART2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_USART2EN&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART 2 clock enable </p>

</div>
</div>
<a id="ga8033e0312aea02ae7eb2d57da13e8298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8033e0312aea02ae7eb2d57da13e8298">&#9670;&nbsp;</a></span>RCC_APB1ENR_USART3EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_USART3EN&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART 3 clock enable </p>

</div>
</div>
<a id="gaf712b922ee776a972d2efa3da0ea4733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf712b922ee776a972d2efa3da0ea4733">&#9670;&nbsp;</a></span>RCC_APB1ENR_WWDGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_WWDGEN&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Window Watchdog clock enable </p>

</div>
</div>
<a id="ga3d90a520513e93163dd96058874ba7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d90a520513e93163dd96058874ba7b0">&#9670;&nbsp;</a></span>RCC_APB1RSTR_BKPRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_BKPRST&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup interface reset </p>

</div>
</div>
<a id="ga23f9a8bfc02baedd992d13e489234242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23f9a8bfc02baedd992d13e489234242">&#9670;&nbsp;</a></span>RCC_APB1RSTR_CAN1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_CAN1RST&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN1 reset </p>

</div>
</div>
<a id="gadcd25346a7d7b0009090adfbca899b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcd25346a7d7b0009090adfbca899b93">&#9670;&nbsp;</a></span>RCC_APB1RSTR_I2C1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_I2C1RST&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 1 reset </p>

</div>
</div>
<a id="ga412d59407e5dad43cf8ae1ea6f8bc5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga412d59407e5dad43cf8ae1ea6f8bc5c3">&#9670;&nbsp;</a></span>RCC_APB1RSTR_I2C2RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_I2C2RST&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 2 reset </p>

</div>
</div>
<a id="ga274d8cb48f0e89831efabea66d64af2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga274d8cb48f0e89831efabea66d64af2a">&#9670;&nbsp;</a></span>RCC_APB1RSTR_PWRRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_PWRRST&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power interface reset </p>

</div>
</div>
<a id="ga0a6289a35547cf0d5300706f9baa18ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a6289a35547cf0d5300706f9baa18ea">&#9670;&nbsp;</a></span>RCC_APB1RSTR_SPI2RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_SPI2RST&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 2 reset </p>

</div>
</div>
<a id="ga51ca4659706d0e00333d4abff049dc0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51ca4659706d0e00333d4abff049dc0d">&#9670;&nbsp;</a></span>RCC_APB1RSTR_TIM2RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM2RST&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 2 reset </p>

</div>
</div>
<a id="ga8680c562fd372b494a160594525d7ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8680c562fd372b494a160594525d7ce9">&#9670;&nbsp;</a></span>RCC_APB1RSTR_TIM3RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM3RST&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 3 reset </p>

</div>
</div>
<a id="ga6a720364de988965b6d2f91ed6519570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a720364de988965b6d2f91ed6519570">&#9670;&nbsp;</a></span>RCC_APB1RSTR_TIM4RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM4RST&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 4 reset </p>

</div>
</div>
<a id="ga195c39f08384ca1fa13b53a31d65d0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga195c39f08384ca1fa13b53a31d65d0a5">&#9670;&nbsp;</a></span>RCC_APB1RSTR_USART2RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_USART2RST&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART 2 reset </p>

</div>
</div>
<a id="ga766478ebdcbb647eb3f32962543bd194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga766478ebdcbb647eb3f32962543bd194">&#9670;&nbsp;</a></span>RCC_APB1RSTR_USART3RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_USART3RST&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART 3 reset </p>

</div>
</div>
<a id="ga0d2591ac0655a8798f4c16cef97e6f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d2591ac0655a8798f4c16cef97e6f94">&#9670;&nbsp;</a></span>RCC_APB1RSTR_WWDGRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_WWDGRST&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Window Watchdog reset </p>

</div>
</div>
<a id="ga57b9f50cb96a2e4ceba37728b4a32a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57b9f50cb96a2e4ceba37728b4a32a42">&#9670;&nbsp;</a></span>RCC_APB2ENR_ADC1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_ADC1EN&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC 1 interface clock enable </p>

</div>
</div>
<a id="ga11a9732e1cef24f107e815caecdbb445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11a9732e1cef24f107e815caecdbb445">&#9670;&nbsp;</a></span>RCC_APB2ENR_ADC2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_ADC2EN&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC 2 interface clock enable </p>

</div>
</div>
<a id="gaf67d9fc402ce254dd914525bee7361a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf67d9fc402ce254dd914525bee7361a6">&#9670;&nbsp;</a></span>RCC_APB2ENR_AFIOEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_AFIOEN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Alternate Function I/O clock enable </p>

</div>
</div>
<a id="gad7b860fbeb386425bd7d4ef00ce17c27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7b860fbeb386425bd7d4ef00ce17c27">&#9670;&nbsp;</a></span>RCC_APB2ENR_IOPAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_IOPAEN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I/O port A clock enable </p>

</div>
</div>
<a id="gaa9ba85777143e752841c2e6a6977deb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9ba85777143e752841c2e6a6977deb9">&#9670;&nbsp;</a></span>RCC_APB2ENR_IOPBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_IOPBEN&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I/O port B clock enable </p>

</div>
</div>
<a id="ga443ef1518a62fa7ecee3f1386b545d8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga443ef1518a62fa7ecee3f1386b545d8c">&#9670;&nbsp;</a></span>RCC_APB2ENR_IOPCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_IOPCEN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I/O port C clock enable </p>

</div>
</div>
<a id="ga778a0ac70714122cf143a6b7b275cc83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga778a0ac70714122cf143a6b7b275cc83">&#9670;&nbsp;</a></span>RCC_APB2ENR_IOPDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_IOPDEN&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I/O port D clock enable </p>

</div>
</div>
<a id="gae6193d7181f2f19656f08d40182b6f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6193d7181f2f19656f08d40182b6f9d">&#9670;&nbsp;</a></span>RCC_APB2ENR_IOPEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_IOPEEN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I/O port E clock enable </p>

</div>
</div>
<a id="gae08a3510371b9234eb96369c91d3552f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae08a3510371b9234eb96369c91d3552f">&#9670;&nbsp;</a></span>RCC_APB2ENR_SPI1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_SPI1EN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 1 clock enable </p>

</div>
</div>
<a id="ga25852ad4ebc09edc724814de967816bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25852ad4ebc09edc724814de967816bc">&#9670;&nbsp;</a></span>RCC_APB2ENR_TIM1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_TIM1EN&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1 Timer clock enable </p>

</div>
</div>
<a id="ga4666bb90842e8134b32e6a34a0f165f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4666bb90842e8134b32e6a34a0f165f3">&#9670;&nbsp;</a></span>RCC_APB2ENR_USART1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_USART1EN&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 clock enable </p>

</div>
</div>
<a id="ga7b818d0d9747621c936ad16c93a4956a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b818d0d9747621c936ad16c93a4956a">&#9670;&nbsp;</a></span>RCC_APB2RSTR_ADC1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_ADC1RST&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC 1 interface reset </p>

</div>
</div>
<a id="ga080ce46887825380c2c3aa902f31c3ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga080ce46887825380c2c3aa902f31c3ae">&#9670;&nbsp;</a></span>RCC_APB2RSTR_ADC2RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_ADC2RST&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC 2 interface reset </p>

</div>
</div>
<a id="ga54c01f7eac4d00d2011162116931a165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54c01f7eac4d00d2011162116931a165">&#9670;&nbsp;</a></span>RCC_APB2RSTR_AFIORST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_AFIORST&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Alternate Function I/O reset </p>

</div>
</div>
<a id="ga364c5d4966543fe7fa3ef02e1d6c9bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga364c5d4966543fe7fa3ef02e1d6c9bde">&#9670;&nbsp;</a></span>RCC_APB2RSTR_IOPARST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_IOPARST&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I/O port A reset </p>

</div>
</div>
<a id="ga86b613f6af828f006926a59d2000c4d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86b613f6af828f006926a59d2000c4d8">&#9670;&nbsp;</a></span>RCC_APB2RSTR_IOPBRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_IOPBRST&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I/O port B reset </p>

</div>
</div>
<a id="ga2db2325306703e2f20b6ea2658b79ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2db2325306703e2f20b6ea2658b79ae9">&#9670;&nbsp;</a></span>RCC_APB2RSTR_IOPCRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_IOPCRST&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I/O port C reset </p>

</div>
</div>
<a id="ga206daa5c302d774247f217d6eec788df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga206daa5c302d774247f217d6eec788df">&#9670;&nbsp;</a></span>RCC_APB2RSTR_IOPDRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_IOPDRST&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I/O port D reset </p>

</div>
</div>
<a id="ga881a72d9654ea036eabb104279b8d5e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga881a72d9654ea036eabb104279b8d5e8">&#9670;&nbsp;</a></span>RCC_APB2RSTR_IOPERST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_IOPERST&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I/O port E reset </p>

</div>
</div>
<a id="ga345f05d3508a9fd5128208761feb29fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga345f05d3508a9fd5128208761feb29fb">&#9670;&nbsp;</a></span>RCC_APB2RSTR_SPI1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_SPI1RST&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 1 reset </p>

</div>
</div>
<a id="ga5bd060cbefaef05487963bbd6c48d7c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bd060cbefaef05487963bbd6c48d7c6">&#9670;&nbsp;</a></span>RCC_APB2RSTR_TIM1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM1RST&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1 Timer reset </p>

</div>
</div>
<a id="gae7ae8e338b3b42ad037e9e5b6eeb2c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7ae8e338b3b42ad037e9e5b6eeb2c41">&#9670;&nbsp;</a></span>RCC_APB2RSTR_USART1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_USART1RST&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 reset </p>

</div>
</div>
<a id="ga2b85b3ab656dfa2809b15e6e530c17a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b85b3ab656dfa2809b15e6e530c17a2">&#9670;&nbsp;</a></span>RCC_BDCR_BDRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_BDRST&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup domain software reset </p>

</div>
</div>
<a id="ga542dffd7f8dc4da5401b54d822a22af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga542dffd7f8dc4da5401b54d822a22af0">&#9670;&nbsp;</a></span>RCC_BDCR_LSEBYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEBYP&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External Low Speed oscillator Bypass </p>

</div>
</div>
<a id="ga00145f8814cb9a5b180d76499d97aead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00145f8814cb9a5b180d76499d97aead">&#9670;&nbsp;</a></span>RCC_BDCR_LSEON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEON&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External Low Speed oscillator enable </p>

</div>
</div>
<a id="gaafca81172ed857ce6b94582fcaada87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafca81172ed857ce6b94582fcaada87c">&#9670;&nbsp;</a></span>RCC_BDCR_LSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSERDY&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External Low Speed oscillator Ready </p>

</div>
</div>
<a id="ga79ea6f2df75f09b17df9582037ed6a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79ea6f2df75f09b17df9582037ed6a53">&#9670;&nbsp;</a></span>RCC_BDCR_RTCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCEN&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC clock enable </p>

</div>
</div>
<a id="gabe30dbd38f6456990ee641648bc05d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe30dbd38f6456990ee641648bc05d40">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTCSEL[1:0] bits (RTC clock source selection) </p>

</div>
</div>
<a id="ga6701d58e40e4c16e9be49436fcbe23d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6701d58e40e4c16e9be49436fcbe23d0">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaac4e378027f3293ec520ed6d18c633f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac4e378027f3293ec520ed6d18c633f4">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 RTC congiguration </p>

</div>
</div>
<a id="gac9db61bfa161573b4225c147d4ea0c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9db61bfa161573b4225c147d4ea0c3e">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_HSE&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE oscillator clock divided by 128 used as RTC clock </p>

</div>
</div>
<a id="ga07f6cd2e581dabf6d442145603033205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07f6cd2e581dabf6d442145603033205">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_LSE&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE oscillator clock used as RTC clock </p>

</div>
</div>
<a id="ga66773d3ffb98fb0c7a72e39a224f1cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66773d3ffb98fb0c7a72e39a224f1cfd">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_LSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_LSI&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI oscillator clock used as RTC clock </p>

</div>
</div>
<a id="gaf9c65ae31ae9175346857b1ace10645c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9c65ae31ae9175346857b1ace10645c">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_NOCLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_NOCLOCK&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No clock </p>

</div>
</div>
<a id="ga970436533d6ba9f1cb8ac840476093fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga970436533d6ba9f1cb8ac840476093fb">&#9670;&nbsp;</a></span>RCC_CFGR_ADCPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE&#160;&#160;&#160;((uint32_t)0x0000C000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADCPRE[1:0] bits (ADC prescaler) </p>

</div>
</div>
<a id="ga7c74a8025b95975be34bee12dc470c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c74a8025b95975be34bee12dc470c48">&#9670;&nbsp;</a></span>RCC_CFGR_ADCPRE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE_0&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga81b5aa588027e12ad1483885db4db3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81b5aa588027e12ad1483885db4db3a8">&#9670;&nbsp;</a></span>RCC_CFGR_ADCPRE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE_1&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga9514a85f55de77d1c7d7be1f2f1f9665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9514a85f55de77d1c7d7be1f2f1f9665">&#9670;&nbsp;</a></span>RCC_CFGR_ADCPRE_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE_DIV2&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCLK2 divided by 2 </p>

</div>
</div>
<a id="ga748ba0a0bbb1ad1fe7e4e00f40695402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga748ba0a0bbb1ad1fe7e4e00f40695402">&#9670;&nbsp;</a></span>RCC_CFGR_ADCPRE_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE_DIV4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCLK2 divided by 4 </p>

</div>
</div>
<a id="ga8337d95f8480d74072e817540a333b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8337d95f8480d74072e817540a333b6c">&#9670;&nbsp;</a></span>RCC_CFGR_ADCPRE_DIV6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE_DIV6&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCLK2 divided by 6 </p>

</div>
</div>
<a id="ga7898d2e86664877dc43fbc2421a16347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7898d2e86664877dc43fbc2421a16347">&#9670;&nbsp;</a></span>RCC_CFGR_ADCPRE_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE_DIV8&#160;&#160;&#160;((uint32_t)0x0000C000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCLK2 divided by 8 </p>

</div>
</div>
<a id="gafe10e66938644ee8054a2426ff23efea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe10e66938644ee8054a2426ff23efea">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HPRE[3:0] bits (AHB prescaler) </p>

</div>
</div>
<a id="ga88ece6ca270b3ecf6f63bf20893bc172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88ece6ca270b3ecf6f63bf20893bc172">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_0&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gacbdd3a02814178ba02b8ebbaccd91599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbdd3a02814178ba02b8ebbaccd91599">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_1&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gadac734bddb507eed4a62a0af4cef74a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadac734bddb507eed4a62a0af4cef74a3">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_2&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga5a1180512cc5f3dde7895040a9037286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a1180512cc5f3dde7895040a9037286">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_3&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga2b7d7f29b09a49c31404fc0d44645c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b7d7f29b09a49c31404fc0d44645c84">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV1&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK not divided </p>

</div>
</div>
<a id="ga280da821f0da1bec1f4c0e132ddf8eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga280da821f0da1bec1f4c0e132ddf8eab">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV128&#160;&#160;&#160;((uint32_t)0x000000D0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 128 </p>

</div>
</div>
<a id="ga3806da4f1afc9e5be0fca001c8c57815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3806da4f1afc9e5be0fca001c8c57815">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV16&#160;&#160;&#160;((uint32_t)0x000000B0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 16 </p>

</div>
</div>
<a id="gaa9eeb5e38e53e79b08a4ac438497ebea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9eeb5e38e53e79b08a4ac438497ebea">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV2&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 2 </p>

</div>
</div>
<a id="ga089930cedd5b2cb201e717438f29d25b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga089930cedd5b2cb201e717438f29d25b">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV256</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV256&#160;&#160;&#160;((uint32_t)0x000000E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 256 </p>

</div>
</div>
<a id="gaffe860867ae4b1b6d28473ded1546d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffe860867ae4b1b6d28473ded1546d91">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV4&#160;&#160;&#160;((uint32_t)0x00000090)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 4 </p>

</div>
</div>
<a id="gae5088dcbaefc55d4b6693e9b1e595ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5088dcbaefc55d4b6693e9b1e595ed0">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV512</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV512&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 512 PPRE1 configuration </p>

</div>
</div>
<a id="ga1caeba8dc2b4c0bb11be600e983e3370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1caeba8dc2b4c0bb11be600e983e3370">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV64&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 64 </p>

</div>
</div>
<a id="gaca71d6b42bdb83b5ff5320578869a058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca71d6b42bdb83b5ff5320578869a058">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV8&#160;&#160;&#160;((uint32_t)0x000000A0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 8 </p>

</div>
</div>
<a id="gaf2d7212d83114d355736613e6dc1dbde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2d7212d83114d355736613e6dc1dbde">&#9670;&nbsp;</a></span>RCC_CFGR_MCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCO[2:0] bits (Microcontroller Clock Output) </p>

</div>
</div>
<a id="ga7147402d137ccaa1c8608fcb1d3d2e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7147402d137ccaa1c8608fcb1d3d2e01">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_0&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaa6ec148346aa17c67aafebcb616dd57b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6ec148346aa17c67aafebcb616dd57b">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_1&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaad02d5012ff73e9c839b909887ffde7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad02d5012ff73e9c839b909887ffde7f">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_2&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga183179f1b1763f38ae88f2d8d90acd70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183179f1b1763f38ae88f2d8d90acd70">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSE&#160;&#160;&#160;((uint32_t)0x06000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE clock selected as MCO source </p>

</div>
</div>
<a id="ga91f0ac507b8c4e5d443c107d934cfdb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91f0ac507b8c4e5d443c107d934cfdb1">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_HSI&#160;&#160;&#160;((uint32_t)0x05000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI clock selected as MCO source </p>

</div>
</div>
<a id="gab345908eef02b3029dd78be58baa0c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab345908eef02b3029dd78be58baa0c8d">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_NOCLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_NOCLOCK&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No clock </p>

</div>
</div>
<a id="gac1b83ae21df9327e2a705b19ce981da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1b83ae21df9327e2a705b19ce981da6">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_PLL&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock divided by 2 selected as MCO source </p>

</div>
</div>
<a id="gaecf3b078108fdaf7e66d15ae71ec4181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf3b078108fdaf7e66d15ae71ec4181">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_SYSCLK&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System clock selected as MCO source </p>

</div>
</div>
<a id="ga9735c088436b547fff3baae2bbaa0426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9735c088436b547fff3baae2bbaa0426">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL&#160;&#160;&#160;((uint32_t)0x003C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLLMUL[3:0] bits (PLL multiplication factor) </p>

</div>
</div>
<a id="gae07bb87d09d30874a5eebb32510f647f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae07bb87d09d30874a5eebb32510f647f">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL10&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock10 </p>

</div>
</div>
<a id="gad338c178459b97d617398dca92b2a699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad338c178459b97d617398dca92b2a699">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL11&#160;&#160;&#160;((uint32_t)0x00240000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*11 </p>

</div>
</div>
<a id="ga79000f4e48edc56ee6ff315b64dcbfa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79000f4e48edc56ee6ff315b64dcbfa5">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL12&#160;&#160;&#160;((uint32_t)0x00280000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*12 </p>

</div>
</div>
<a id="ga647a6f3d6de31737ca95de9db3925274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga647a6f3d6de31737ca95de9db3925274">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL13&#160;&#160;&#160;((uint32_t)0x002C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*13 </p>

</div>
</div>
<a id="ga9ffe33153aa4ffd2fe43439a6d2eaf5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ffe33153aa4ffd2fe43439a6d2eaf5c">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL14&#160;&#160;&#160;((uint32_t)0x00300000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*14 </p>

</div>
</div>
<a id="gaa9afaf1b82cb9c1e9c8b34c5b77b3f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9afaf1b82cb9c1e9c8b34c5b77b3f17">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL15&#160;&#160;&#160;((uint32_t)0x00340000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*15 </p>

</div>
</div>
<a id="gaecd78b92c36f3a3aafc6cc8fbf90a7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecd78b92c36f3a3aafc6cc8fbf90a7e7">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL16&#160;&#160;&#160;((uint32_t)0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*16 </p>

</div>
</div>
<a id="gaa19a3c7d27836012150a86fd9c950cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa19a3c7d27836012150a86fd9c950cdf">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL2&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*2 </p>

</div>
</div>
<a id="gaeb4c410e818f5a68d58a723e7355e6e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb4c410e818f5a68d58a723e7355e6e8">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL3&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*3 </p>

</div>
</div>
<a id="ga6066f758a13c7686d1dc709ac0a7d976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6066f758a13c7686d1dc709ac0a7d976">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL4&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*4 </p>

</div>
</div>
<a id="gaf2290e27c9c1b64d2dd076652db40a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2290e27c9c1b64d2dd076652db40a68">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL5&#160;&#160;&#160;((uint32_t)0x000C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*5 </p>

</div>
</div>
<a id="ga5ea3b717fd226bc6ff5a78b711c051eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ea3b717fd226bc6ff5a78b711c051eb">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL6&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*6 </p>

</div>
</div>
<a id="ga6ff8d8dcf3876d1c85657680a64c1696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ff8d8dcf3876d1c85657680a64c1696">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL7&#160;&#160;&#160;((uint32_t)0x00140000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*7 </p>

</div>
</div>
<a id="ga95d6580b1595ff2d5c3383218370cfca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95d6580b1595ff2d5c3383218370cfca">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL8&#160;&#160;&#160;((uint32_t)0x00180000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*8 </p>

</div>
</div>
<a id="ga384c396ec051b958c9a5781c13faf7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga384c396ec051b958c9a5781c13faf7e5">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL9&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL input clock*9 </p>

</div>
</div>
<a id="gafb6ca064b9e67d2b5b9b432e34784af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb6ca064b9e67d2b5b9b432e34784af5">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL_0&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga81c7cc1ebda470255592844cbd05ee1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81c7cc1ebda470255592844cbd05ee1c">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL_1&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gab26410b868aa7b07921560f91852a791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab26410b868aa7b07921560f91852a791">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL_2&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gacce99349c21265ea13b8fe3c9bcda130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacce99349c21265ea13b8fe3c9bcda130">&#9670;&nbsp;</a></span>RCC_CFGR_PLLMULL_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMULL_3&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaba4a5dbbd286f07a97f5aa6e6f3f6a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">&#9670;&nbsp;</a></span>RCC_CFGR_PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL entry clock source </p>

</div>
</div>
<a id="ga5fd58409765f79b08b2b5d86a2c322f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fd58409765f79b08b2b5d86a2c322f4">&#9670;&nbsp;</a></span>RCC_CFGR_PLLSRC_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC_HSE&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE clock selected as PLL entry clock source </p>

</div>
</div>
<a id="ga58bda37be3c298f91ff14a2840639f11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58bda37be3c298f91ff14a2840639f11">&#9670;&nbsp;</a></span>RCC_CFGR_PLLSRC_HSI_Div2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC_HSI_Div2&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI clock divided by 2 selected as PLL entry clock source </p>

</div>
</div>
<a id="ga39cb6bd06fb93eed1e2fe9da0297810a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39cb6bd06fb93eed1e2fe9da0297810a">&#9670;&nbsp;</a></span>RCC_CFGR_PLLXTPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLXTPRE&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE divider for PLL entry PLLMUL configuration </p>

</div>
</div>
<a id="ga59b5fd80bf935fe93794603e8ce0236c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59b5fd80bf935fe93794603e8ce0236c">&#9670;&nbsp;</a></span>RCC_CFGR_PLLXTPRE_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLXTPRE_HSE&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE clock not divided for PLL entry </p>

</div>
</div>
<a id="ga08ff9511dabb7140e85b2b9260087ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08ff9511dabb7140e85b2b9260087ba8">&#9670;&nbsp;</a></span>RCC_CFGR_PLLXTPRE_HSE_Div2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLXTPRE_HSE_Div2&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE clock divided by 2 for PLL entry </p>

</div>
</div>
<a id="ga50b2423a5fea74a47b9eb8ab51869412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50b2423a5fea74a47b9eb8ab51869412">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRE1[2:0] bits (APB1 prescaler) </p>

</div>
</div>
<a id="ga2d37c20686faa340a77021117f5908b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d37c20686faa340a77021117f5908b7">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gad41049f8a28fdced6bb4d9267845ffa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad41049f8a28fdced6bb4d9267845ffa2">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga5fcb524f6ca203ddff1862c124d4f89f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fcb524f6ca203ddff1862c124d4f89f">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gac8f6562bb2ecf65055a2f42cbb48ef11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8f6562bb2ecf65055a2f42cbb48ef11">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIV1&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK not divided </p>

</div>
</div>
<a id="ga5c38ba326bde7c7a18c4f7f2aacf823f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c38ba326bde7c7a18c4f7f2aacf823f">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIV16&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 16 PPRE2 configuration </p>

</div>
</div>
<a id="gaf832ad6844c907d9bb37c1536defcb0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf832ad6844c907d9bb37c1536defcb0d">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIV2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 2 </p>

</div>
</div>
<a id="ga0e340725f46e9462d9b02a079b9fa8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e340725f46e9462d9b02a079b9fa8ae">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIV4&#160;&#160;&#160;((uint32_t)0x00000500)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 4 </p>

</div>
</div>
<a id="ga9ddd6d657837e1971bb86e3bf1c15e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ddd6d657837e1971bb86e3bf1c15e72">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIV8&#160;&#160;&#160;((uint32_t)0x00000600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 8 </p>

</div>
</div>
<a id="gad61bd4f9f345ba41806813b0bfff1311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad61bd4f9f345ba41806813b0bfff1311">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2&#160;&#160;&#160;((uint32_t)0x00003800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRE2[2:0] bits (APB2 prescaler) </p>

</div>
</div>
<a id="ga82ca63155494ed59eb5e34bec1e5f4e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82ca63155494ed59eb5e34bec1e5f4e9">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_0&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gafdb19c9e76fe8e8a7c991714c92e937f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdb19c9e76fe8e8a7c991714c92e937f">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_1&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga9adc802687eab5b6ece99a20793219db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9adc802687eab5b6ece99a20793219db">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_2&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga247aebf1999a38ea07785558d277bb1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga247aebf1999a38ea07785558d277bb1a">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIV1&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK not divided </p>

</div>
</div>
<a id="gaece3ee58d4138f7452733bfa1ad37eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaece3ee58d4138f7452733bfa1ad37eb9">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIV16&#160;&#160;&#160;((uint32_t)0x00003800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 16 ADCPPRE configuration </p>

</div>
</div>
<a id="ga99d9c91eaad122460d324a71cc939d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99d9c91eaad122460d324a71cc939d1b">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIV2&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 2 </p>

</div>
</div>
<a id="ga4340fc3fc52eca36eb302959fbecb715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4340fc3fc52eca36eb302959fbecb715">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIV4&#160;&#160;&#160;((uint32_t)0x00002800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 4 </p>

</div>
</div>
<a id="ga412b382a1134e0ee5614e0f4bcf97552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga412b382a1134e0ee5614e0f4bcf97552">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIV8&#160;&#160;&#160;((uint32_t)0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 8 </p>

</div>
</div>
<a id="ga0eea5e5f7743a7e8995b8beeb18355c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eea5e5f7743a7e8995b8beeb18355c1">&#9670;&nbsp;</a></span>RCC_CFGR_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW&#160;&#160;&#160;((uint32_t)0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; SW configuration SW[1:0] bits (System clock Switch) </p>

</div>
</div>
<a id="ga99f08d86fd41824058a7fdf817f7e2fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99f08d86fd41824058a7fdf817f7e2fd">&#9670;&nbsp;</a></span>RCC_CFGR_SW_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_0&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga72d51cb5d66ee1aa4d2c6f14796a072f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72d51cb5d66ee1aa4d2c6f14796a072f">&#9670;&nbsp;</a></span>RCC_CFGR_SW_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_1&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gafb563f217242d969f4355d0818fde705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb563f217242d969f4355d0818fde705">&#9670;&nbsp;</a></span>RCC_CFGR_SW_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_HSE&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE selected as system clock </p>

</div>
</div>
<a id="gacbac8bae4f0808b3c3a5185aa10081fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbac8bae4f0808b3c3a5185aa10081fb">&#9670;&nbsp;</a></span>RCC_CFGR_SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_HSI&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI selected as system clock </p>

</div>
</div>
<a id="ga87389cacb2eaf53730da13a2a33cd487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87389cacb2eaf53730da13a2a33cd487">&#9670;&nbsp;</a></span>RCC_CFGR_SW_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_PLL&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL selected as system clock SWS configuration </p>

</div>
</div>
<a id="ga15bf2269500dc97e137315f44aa015c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15bf2269500dc97e137315f44aa015c9">&#9670;&nbsp;</a></span>RCC_CFGR_SWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWS[1:0] bits (System Clock Switch Status) </p>

</div>
</div>
<a id="ga1eae59112c51def51979e31e8695b39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1eae59112c51def51979e31e8695b39f">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_0&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaad3a5718999d7259f216137a23c2a379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad3a5718999d7259f216137a23c2a379">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_1&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gae09a0202f441c1a43e69c62331d50a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae09a0202f441c1a43e69c62331d50a08">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_HSE&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE oscillator used as system clock </p>

</div>
</div>
<a id="ga6764639cf221e1ebc0b5448dcaed590a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6764639cf221e1ebc0b5448dcaed590a">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_HSI&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI oscillator used as system clock </p>

</div>
</div>
<a id="ga2c67e2279804a83ef24438267d9d4a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c67e2279804a83ef24438267d9d4a6c">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_PLL&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL used as system clock HPRE configuration </p>

</div>
</div>
<a id="gade6d5077566e1bf81dd47156743dd05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade6d5077566e1bf81dd47156743dd05e">&#9670;&nbsp;</a></span>RCC_CFGR_USBPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_USBPRE&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Device prescaler MCO configuration </p>

</div>
</div>
<a id="ga46edb2b9568f002feba7b4312ed92c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46edb2b9568f002feba7b4312ed92c1f">&#9670;&nbsp;</a></span>RCC_CIR_CSSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSC&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Security System Interrupt Clear </p>

</div>
</div>
<a id="gad66b719e4061294de35af58cc27aba7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad66b719e4061294de35af58cc27aba7f">&#9670;&nbsp;</a></span>RCC_CIR_CSSF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSF&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Security System Interrupt flag </p>

</div>
</div>
<a id="ga9464e8188d717902990b467a9396d238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9464e8188d717902990b467a9396d238">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYC&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE Ready Interrupt Clear </p>

</div>
</div>
<a id="ga11ea196450aac9ac35e283a66afc3da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11ea196450aac9ac35e283a66afc3da6">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYF&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE Ready Interrupt flag </p>

</div>
</div>
<a id="ga5492f9b58600cf66616eb931b48b3c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5492f9b58600cf66616eb931b48b3c11">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYIE&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE Ready Interrupt Enable </p>

</div>
</div>
<a id="gad1b58377908e5c31a684747d0a80ecb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1b58377908e5c31a684747d0a80ecb2">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYC&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI Ready Interrupt Clear </p>

</div>
</div>
<a id="gad38877547c4cbbb94659d5726f377163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad38877547c4cbbb94659d5726f377163">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYF&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI Ready Interrupt flag </p>

</div>
</div>
<a id="gac714351a6f9dab4741354fb017638580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac714351a6f9dab4741354fb017638580">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYIE&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI Ready Interrupt Enable </p>

</div>
</div>
<a id="ga144b5147f3a8d0bfda04618e301986aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga144b5147f3a8d0bfda04618e301986aa">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYC&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE Ready Interrupt Clear </p>

</div>
</div>
<a id="gabfc100e7ae673dfcec7be79af0d91dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfc100e7ae673dfcec7be79af0d91dfe">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYF&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE Ready Interrupt flag </p>

</div>
</div>
<a id="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a0ad2672c9ba1b26012cbc6d423dff8">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYIE&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE Ready Interrupt Enable </p>

</div>
</div>
<a id="ga982989563f1a95c89bf7f4a25d99f704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga982989563f1a95c89bf7f4a25d99f704">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYC&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI Ready Interrupt Clear </p>

</div>
</div>
<a id="gacb94ccfe6a212f020e732d1dd787a6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb94ccfe6a212f020e732d1dd787a6fb">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYF&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt;****************** Bit definition for RCC_CIR register LSI Ready Interrupt flag </p>

</div>
</div>
<a id="ga872ba937149a7372138df06f8188ab56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga872ba937149a7372138df06f8188ab56">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYIE&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI Ready Interrupt Enable </p>

</div>
</div>
<a id="ga245af864b194f0c2b2389ea1ee49a396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245af864b194f0c2b2389ea1ee49a396">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYC&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Ready Interrupt Clear </p>

</div>
</div>
<a id="ga0f007895a17e668f22f7b8b24ca90aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f007895a17e668f22f7b8b24ca90aec">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYF&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Ready Interrupt flag </p>

</div>
</div>
<a id="ga1b70927cab2ba9cf82d1620cf88b0f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b70927cab2ba9cf82d1620cf88b0f95">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYIE&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Ready Interrupt Enable </p>

</div>
</div>
<a id="gacc05308869ad055e1e6f2c32d738aecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc05308869ad055e1e6f2c32d738aecd">&#9670;&nbsp;</a></span>RCC_CR_CSSON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_CSSON&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Security System enable </p>

</div>
</div>
<a id="gaa3288090671af5a959aae4d7f7696d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3288090671af5a959aae4d7f7696d55">&#9670;&nbsp;</a></span>RCC_CR_HSEBYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEBYP&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External High Speed clock Bypass </p>

</div>
</div>
<a id="gadb8228c9020595b4cf9995137b8c9a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb8228c9020595b4cf9995137b8c9a7d">&#9670;&nbsp;</a></span>RCC_CR_HSEON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEON&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External High Speed clock enable </p>

</div>
</div>
<a id="ga86a34e00182c83409d89ff566cb02cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86a34e00182c83409d89ff566cb02cc4">&#9670;&nbsp;</a></span>RCC_CR_HSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSERDY&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External High Speed clock ready flag </p>

</div>
</div>
<a id="ga67ae770db9851f14ad7c14a693f0f6d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67ae770db9851f14ad7c14a693f0f6d3">&#9670;&nbsp;</a></span>RCC_CR_HSICAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSICAL&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed clock Calibration </p>

</div>
</div>
<a id="gaf4fcacf94a97f7d49a70e089b39cf474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4fcacf94a97f7d49a70e089b39cf474">&#9670;&nbsp;</a></span>RCC_CR_HSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed clock enable </p>

</div>
</div>
<a id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">&#9670;&nbsp;</a></span>RCC_CR_HSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIRDY&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed clock ready flag </p>

</div>
</div>
<a id="ga5cb4397b2095c31660a01b748386aa70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cb4397b2095c31660a01b748386aa70">&#9670;&nbsp;</a></span>RCC_CR_HSITRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSITRIM&#160;&#160;&#160;((uint32_t)0x000000F8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal High Speed clock trimming </p>

</div>
</div>
<a id="gad0e73d5b0a4883e074d40029b49ee47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0e73d5b0a4883e074d40029b49ee47e">&#9670;&nbsp;</a></span>RCC_CR_PLLON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL enable </p>

</div>
</div>
<a id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa12d7ac6a7f0f91d066aeb2c6071888">&#9670;&nbsp;</a></span>RCC_CR_PLLRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLRDY&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock ready flag </p>

</div>
</div>
<a id="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22a7079ba87dd7acd5ed7fe7b704e85f">&#9670;&nbsp;</a></span>RCC_CSR_IWDGRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_IWDGRSTF&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Independent Watchdog reset flag </p>

</div>
</div>
<a id="ga675455250b91f125d52f5d347c2c0fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga675455250b91f125d52f5d347c2c0fbf">&#9670;&nbsp;</a></span>RCC_CSR_LPWRRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LPWRRSTF&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low-Power reset flag </p>

</div>
</div>
<a id="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803cbf97bda1ebaf9afee2a3c9f0851b">&#9670;&nbsp;</a></span>RCC_CSR_LSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSION&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Low Speed oscillator enable </p>

</div>
</div>
<a id="gab569110e757aee573ebf9ad80812e8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab569110e757aee573ebf9ad80812e8bb">&#9670;&nbsp;</a></span>RCC_CSR_LSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSIRDY&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Low Speed oscillator Ready </p>

</div>
</div>
<a id="ga4e26d2902d11e638cd0b702332f53ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e26d2902d11e638cd0b702332f53ab1">&#9670;&nbsp;</a></span>RCC_CSR_PINRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PINRSTF&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN reset flag </p>

</div>
</div>
<a id="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga837e2d7e2395ac45ebe2aea95ecde9bf">&#9670;&nbsp;</a></span>RCC_CSR_PORRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PORRSTF&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POR/PDR reset flag </p>

</div>
</div>
<a id="gafc26c5996b14005a70afbeaa29aae716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc26c5996b14005a70afbeaa29aae716">&#9670;&nbsp;</a></span>RCC_CSR_RMVF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RMVF&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Remove reset flag </p>

</div>
</div>
<a id="ga16e89534934436ee8958440882b71e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16e89534934436ee8958440882b71e6f">&#9670;&nbsp;</a></span>RCC_CSR_SFTRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_SFTRSTF&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Reset flag </p>

</div>
</div>
<a id="gacabd7bbde7e78c9c8f5fd46e34771826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacabd7bbde7e78c9c8f5fd46e34771826">&#9670;&nbsp;</a></span>RCC_CSR_WWDGRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_WWDGRSTF&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Window watchdog reset flag </p>

</div>
</div>
<a id="ga34ec82060edcc9a18bf804b07dec5881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34ec82060edcc9a18bf804b07dec5881">&#9670;&nbsp;</a></span>RDP_Key</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDP_Key&#160;&#160;&#160;((uint16_t)0x00A5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2c6fab9b1d06bb3f26eb038a1d7e55f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c6fab9b1d06bb3f26eb038a1d7e55f5">&#9670;&nbsp;</a></span>RTC_ALRH_RTC_ALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRH_RTC_ALR&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Alarm High </p>

</div>
</div>
<a id="ga27e762953f42cf0a323a4372cd780c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27e762953f42cf0a323a4372cd780c22">&#9670;&nbsp;</a></span>RTC_ALRL_RTC_ALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRL_RTC_ALR&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Alarm Low </p>

</div>
</div>
<a id="ga256cb0c8e461f345df89d77dae7c31a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga256cb0c8e461f345df89d77dae7c31a9">&#9670;&nbsp;</a></span>RTC_CNTH_RTC_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CNTH_RTC_CNT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Counter High </p>

</div>
</div>
<a id="gaa079440c3cb1b864f226231f11664e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa079440c3cb1b864f226231f11664e5e">&#9670;&nbsp;</a></span>RTC_CNTL_RTC_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CNTL_RTC_CNT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Counter Low </p>

</div>
</div>
<a id="ga990a6b449f70249a1a4baf19f64617d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga990a6b449f70249a1a4baf19f64617d9">&#9670;&nbsp;</a></span>RTC_CRH_ALRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CRH_ALRIE&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Alarm Interrupt Enable </p>

</div>
</div>
<a id="ga04e23d339e15dbf883dbedb054cd1706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04e23d339e15dbf883dbedb054cd1706">&#9670;&nbsp;</a></span>RTC_CRH_OWIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CRH_OWIE&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OverfloW Interrupt Enable </p>

</div>
</div>
<a id="ga8dd52d261f99a969d9841a4426152b85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dd52d261f99a969d9841a4426152b85">&#9670;&nbsp;</a></span>RTC_CRH_SECIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CRH_SECIE&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Second Interrupt Enable </p>

</div>
</div>
<a id="gaca9bce7cb58e637876d1154710305563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca9bce7cb58e637876d1154710305563">&#9670;&nbsp;</a></span>RTC_CRL_ALRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CRL_ALRF&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Alarm Flag </p>

</div>
</div>
<a id="ga3829687c89579c020665c19b8937a820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3829687c89579c020665c19b8937a820">&#9670;&nbsp;</a></span>RTC_CRL_CNF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CRL_CNF&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configuration Flag </p>

</div>
</div>
<a id="gad801db5fbfc407b1959647765076b299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad801db5fbfc407b1959647765076b299">&#9670;&nbsp;</a></span>RTC_CRL_OWF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CRL_OWF&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OverfloW Flag </p>

</div>
</div>
<a id="gae6fefe3020ad4d61b54a516e8a65f30d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6fefe3020ad4d61b54a516e8a65f30d">&#9670;&nbsp;</a></span>RTC_CRL_RSF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CRL_RSF&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Registers Synchronized Flag </p>

</div>
</div>
<a id="ga6bc57b1110a53b82e4445c4770203fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc57b1110a53b82e4445c4770203fe8">&#9670;&nbsp;</a></span>RTC_CRL_RTOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CRL_RTOFF&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC operation OFF </p>

</div>
</div>
<a id="ga2c039206fc5c1506aba666387c5d34c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c039206fc5c1506aba666387c5d34c8">&#9670;&nbsp;</a></span>RTC_CRL_SECF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CRL_SECF&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Second Flag </p>

</div>
</div>
<a id="gae88e723f16ec20925d0bc545428a6670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae88e723f16ec20925d0bc545428a6670">&#9670;&nbsp;</a></span>RTC_DIVH_RTC_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DIVH_RTC_DIV&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Clock Divider High </p>

</div>
</div>
<a id="gabe06c3de2b371556e207e5079feb9afd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe06c3de2b371556e207e5079feb9afd">&#9670;&nbsp;</a></span>RTC_DIVL_RTC_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DIVL_RTC_DIV&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Clock Divider Low </p>

</div>
</div>
<a id="ga5209d66a77da940d9a187bbaf73dc8a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5209d66a77da940d9a187bbaf73dc8a0">&#9670;&nbsp;</a></span>RTC_PRLH_PRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_PRLH_PRL&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Prescaler Reload Value High </p>

</div>
</div>
<a id="gac1cd2db7134d6b3e21477ed466dd4d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1cd2db7134d6b3e21477ed466dd4d7c">&#9670;&nbsp;</a></span>RTC_PRLL_PRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_PRLL_PRL&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Prescaler Reload Value Low </p>

</div>
</div>
<a id="ga46cd60d29b6615de7c70a9d4bfc6297d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46cd60d29b6615de7c70a9d4bfc6297d">&#9670;&nbsp;</a></span>SCB_AFSR_IMPDEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AFSR_IMPDEF&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Implementation defined </p>

</div>
</div>
<a id="gade5876f1c12d6322a188b09efe77f69d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade5876f1c12d6322a188b09efe77f69d">&#9670;&nbsp;</a></span>SCB_AIRCR_ENDIANESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_ENDIANESS&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data endianness bit </p>

</div>
</div>
<a id="ga562fa27a50d34fb3e182eb90d1de7457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga562fa27a50d34fb3e182eb90d1de7457">&#9670;&nbsp;</a></span>SCB_AIRCR_PRIGROUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRIGROUP[2:0] bits (Priority group) </p>

</div>
</div>
<a id="ga10749836707315bc2ede47d13478bf1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10749836707315bc2ede47d13478bf1d">&#9670;&nbsp;</a></span>SCB_AIRCR_PRIGROUP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP0&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=0 (7 bits of pre-emption priority, 1 bit of subpriority) </p>

</div>
</div>
<a id="ga372eac3d95632115359a016557cc9692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga372eac3d95632115359a016557cc9692">&#9670;&nbsp;</a></span>SCB_AIRCR_PRIGROUP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP1&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=1 (6 bits of pre-emption priority, 2 bits of subpriority) </p>

</div>
</div>
<a id="gaa75877ae3cc09849e0c4ccf2711d4780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa75877ae3cc09849e0c4ccf2711d4780">&#9670;&nbsp;</a></span>SCB_AIRCR_PRIGROUP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP2&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=2 (5 bits of pre-emption priority, 3 bits of subpriority) </p>

</div>
</div>
<a id="gadf8f6a9d617d3fed71ee7379243560d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf8f6a9d617d3fed71ee7379243560d1">&#9670;&nbsp;</a></span>SCB_AIRCR_PRIGROUP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP3&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=3 (4 bits of pre-emption priority, 4 bits of subpriority) </p>

</div>
</div>
<a id="ga9dfd544733beb12e6097d3c58cfccee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dfd544733beb12e6097d3c58cfccee5">&#9670;&nbsp;</a></span>SCB_AIRCR_PRIGROUP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP4&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=4 (3 bits of pre-emption priority, 5 bits of subpriority) </p>

</div>
</div>
<a id="ga0fb910c0ebae3006b6f6892794627268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fb910c0ebae3006b6f6892794627268">&#9670;&nbsp;</a></span>SCB_AIRCR_PRIGROUP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP5&#160;&#160;&#160;((uint32_t)0x00000500)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=5 (2 bits of pre-emption priority, 6 bits of subpriority) </p>

</div>
</div>
<a id="gabe7aa631763933a39471da41af3cfb54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe7aa631763933a39471da41af3cfb54">&#9670;&nbsp;</a></span>SCB_AIRCR_PRIGROUP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP6&#160;&#160;&#160;((uint32_t)0x00000600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=6 (1 bit of pre-emption priority, 7 bits of subpriority) </p>

</div>
</div>
<a id="ga2decaa6e4210f1432b59b6939808c61c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2decaa6e4210f1432b59b6939808c61c">&#9670;&nbsp;</a></span>SCB_AIRCR_PRIGROUP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP7&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority group=7 (no pre-emption priority, 8 bits of subpriority) </p>

</div>
</div>
<a id="ga73ed5772b7584aa9100568c39883e2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73ed5772b7584aa9100568c39883e2e2">&#9670;&nbsp;</a></span>SCB_AIRCR_PRIGROUP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP_0&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gae71495c63cf23ccc57ef1d00ce05bccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae71495c63cf23ccc57ef1d00ce05bccd">&#9670;&nbsp;</a></span>SCB_AIRCR_PRIGROUP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP_1&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga355be0b34a767b11718c8e3640e8de7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga355be0b34a767b11718c8e3640e8de7e">&#9670;&nbsp;</a></span>SCB_AIRCR_PRIGROUP_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_PRIGROUP_2&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga86c65d10100e2fb5fdcf826b2573b5d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86c65d10100e2fb5fdcf826b2573b5d8">&#9670;&nbsp;</a></span>SCB_AIRCR_SYSRESETREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_SYSRESETREQ&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Requests chip control logic to generate a reset </p>

</div>
</div>
<a id="gae3d9b3c94c860a0b0b038285ca817fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3d9b3c94c860a0b0b038285ca817fd3">&#9670;&nbsp;</a></span>SCB_AIRCR_VECTCLRACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_VECTCLRACTIVE&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear active vector bit </p>

</div>
</div>
<a id="gae9c09346491834693c481c5d5a20886d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9c09346491834693c481c5d5a20886d">&#9670;&nbsp;</a></span>SCB_AIRCR_VECTKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_VECTKEY&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Register key (VECTKEY) - Reads as 0xFA05 (VECTKEYSTAT) </p>

</div>
</div>
<a id="gaec31f9ed3b476e1ec623b0d89df51280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec31f9ed3b476e1ec623b0d89df51280">&#9670;&nbsp;</a></span>SCB_AIRCR_VECTRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR_VECTRESET&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Reset bit </p>

</div>
</div>
<a id="ga2fa557e7e79fafad57070e8a9fbafd1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fa557e7e79fafad57070e8a9fbafd1b">&#9670;&nbsp;</a></span>SCB_BFAR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_BFAR_ADDRESS&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus fault address field </p>

</div>
</div>
<a id="ga985f7560606f6e257a8b2bc2671ed33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga985f7560606f6e257a8b2bc2671ed33d">&#9670;&nbsp;</a></span>SCB_CCR_BFHFNMIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCR_BFHFNMIGN&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Handlers running at priority -1 and -2 </p>

</div>
</div>
<a id="ga9a1ca0625d0b4b5be3c4332258c28ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a1ca0625d0b4b5be3c4332258c28ec4">&#9670;&nbsp;</a></span>SCB_CCR_DIV_0_TRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCR_DIV_0_TRP&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trap on Divide by 0 </p>

</div>
</div>
<a id="ga737bd09d6c94b325cfe96733585ee307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga737bd09d6c94b325cfe96733585ee307">&#9670;&nbsp;</a></span>SCB_CCR_NONBASETHRDENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCR_NONBASETHRDENA&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread mode can be entered from any level in Handler mode by controlled return value </p>

</div>
</div>
<a id="ga8c71d4e534d7d822ce32c3dec82bebd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c71d4e534d7d822ce32c3dec82bebd9">&#9670;&nbsp;</a></span>SCB_CCR_STKALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCR_STKALIGN&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned </p>

</div>
</div>
<a id="ga6a075d1f9722f6972ed1a98305e24cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a075d1f9722f6972ed1a98305e24cf9">&#9670;&nbsp;</a></span>SCB_CCR_UNALIGN_TRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCR_UNALIGN_TRP&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trap for unaligned access </p>

</div>
</div>
<a id="ga7f3eb65ed64479d1c4223b69be60a786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f3eb65ed64479d1c4223b69be60a786">&#9670;&nbsp;</a></span>SCB_CCR_USERSETMPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCR_USERSETMPEND&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception </p>

</div>
</div>
<a id="gab98e5207b4666912c14d8d025fd945e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab98e5207b4666912c14d8d025fd945e9">&#9670;&nbsp;</a></span>SCB_CFSR_BFARVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_BFARVALID&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Fault Address Register address valid flag UFSR </p>

</div>
</div>
<a id="ga9f410df03c7f484fabaa4119abd9746d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f410df03c7f484fabaa4119abd9746d">&#9670;&nbsp;</a></span>SCB_CFSR_DACCVIOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_DACCVIOL&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data access violation </p>

</div>
</div>
<a id="gab9ae7e5d5a7432cfd436d2e09a3dab84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9ae7e5d5a7432cfd436d2e09a3dab84">&#9670;&nbsp;</a></span>SCB_CFSR_DIVBYZERO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_DIVBYZERO&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fault occurs when SDIV or DIV instruction is used with a divisor of 0 </p>

</div>
</div>
<a id="gafc88b5969d2dbb51bf897110d3cc0242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc88b5969d2dbb51bf897110d3cc0242">&#9670;&nbsp;</a></span>SCB_CFSR_IACCVIOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_IACCVIOL&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; MFSR Instruction access violation </p>

</div>
</div>
<a id="ga378bbf2518753b08a0c179c2e268dc50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga378bbf2518753b08a0c179c2e268dc50">&#9670;&nbsp;</a></span>SCB_CFSR_IBUSERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_IBUSERR&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Instruction bus error flag </p>

</div>
</div>
<a id="gad2464f89eaba18baa6249586cc5b79b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2464f89eaba18baa6249586cc5b79b3">&#9670;&nbsp;</a></span>SCB_CFSR_IMPRECISERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_IMPRECISERR&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Imprecise data bus error </p>

</div>
</div>
<a id="gaced0c08c35b56d5b9b2c2c2bed7b869b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaced0c08c35b56d5b9b2c2c2bed7b869b">&#9670;&nbsp;</a></span>SCB_CFSR_INVPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_INVPC&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Attempt to load EXC_RETURN into pc illegally </p>

</div>
</div>
<a id="ga93d1d5e9fda7e579adf017c6e1fd391c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93d1d5e9fda7e579adf017c6e1fd391c">&#9670;&nbsp;</a></span>SCB_CFSR_INVSTATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_INVSTATE&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Invalid combination of EPSR and instruction </p>

</div>
</div>
<a id="gaa36c9f483ec60455b3b1c26ea982e214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa36c9f483ec60455b3b1c26ea982e214">&#9670;&nbsp;</a></span>SCB_CFSR_MMARVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_MMARVALID&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Manage Address Register address valid flag BFSR </p>

</div>
</div>
<a id="ga4b1e442beded4c10598ed3004e8189cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b1e442beded4c10598ed3004e8189cb">&#9670;&nbsp;</a></span>SCB_CFSR_MSTKERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_MSTKERR&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stacking error </p>

</div>
</div>
<a id="ga5332dd0529939aff8423098fa15ad0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5332dd0529939aff8423098fa15ad0dc">&#9670;&nbsp;</a></span>SCB_CFSR_MUNSTKERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_MUNSTKERR&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unstacking error </p>

</div>
</div>
<a id="gafc890a270e6baf8bb6c76ca81d70236d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc890a270e6baf8bb6c76ca81d70236d">&#9670;&nbsp;</a></span>SCB_CFSR_NOCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_NOCP&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Attempt to use a coprocessor instruction </p>

</div>
</div>
<a id="ga5eaebb9d9bc21b989cd725c6e6f15803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eaebb9d9bc21b989cd725c6e6f15803">&#9670;&nbsp;</a></span>SCB_CFSR_PRECISERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_PRECISERR&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Precise data bus error </p>

</div>
</div>
<a id="ga923371d7146ba7049580ade8ade972b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga923371d7146ba7049580ade8ade972b7">&#9670;&nbsp;</a></span>SCB_CFSR_STKERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_STKERR&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stacking error </p>

</div>
</div>
<a id="gaf8f4e8e6fa2c0a706df0dd0d167cfe10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8f4e8e6fa2c0a706df0dd0d167cfe10">&#9670;&nbsp;</a></span>SCB_CFSR_UNALIGNED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_UNALIGNED&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fault occurs when there is an attempt to make an unaligned memory access </p>

</div>
</div>
<a id="gafb585bfb9849d490ca5a9c5309e15d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb585bfb9849d490ca5a9c5309e15d92">&#9670;&nbsp;</a></span>SCB_CFSR_UNDEFINSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_UNDEFINSTR&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The processor attempt to execute an undefined instruction </p>

</div>
</div>
<a id="gac0d8bc67ad889cf6e7ae4f2f25add5fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0d8bc67ad889cf6e7ae4f2f25add5fe">&#9670;&nbsp;</a></span>SCB_CFSR_UNSTKERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR_UNSTKERR&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unstacking error </p>

</div>
</div>
<a id="ga601f7f9ef2f371fc3316931cacddd914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga601f7f9ef2f371fc3316931cacddd914">&#9670;&nbsp;</a></span>SCB_CPUID_Constant</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CPUID_Constant&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads as 0x0F </p>

</div>
</div>
<a id="ga07d13461f7ac56baf2bc2005f49b08c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07d13461f7ac56baf2bc2005f49b08c9">&#9670;&nbsp;</a></span>SCB_CPUID_IMPLEMENTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CPUID_IMPLEMENTER&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Implementer code. ARM is 0x41 </p>

</div>
</div>
<a id="ga550badbbe87c076419c0cc1c914b6d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga550badbbe87c076419c0cc1c914b6d3c">&#9670;&nbsp;</a></span>SCB_CPUID_PARTNO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CPUID_PARTNO&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of processor within family </p>

</div>
</div>
<a id="ga8d41122756e2a2a01f07f5863312a0b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d41122756e2a2a01f07f5863312a0b3">&#9670;&nbsp;</a></span>SCB_CPUID_REVISION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CPUID_REVISION&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Implementation defined revision number </p>

</div>
</div>
<a id="ga2918ac8b94d21ece6e60d8e57466b3ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2918ac8b94d21ece6e60d8e57466b3ac">&#9670;&nbsp;</a></span>SCB_CPUID_VARIANT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CPUID_VARIANT&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Implementation defined variant number </p>

</div>
</div>
<a id="ga8e74763573130dd268a2723c4ef8ff16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e74763573130dd268a2723c4ef8ff16">&#9670;&nbsp;</a></span>SCB_DFSR_BKPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DFSR_BKPT&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BKPT flag </p>

</div>
</div>
<a id="ga57b2711bf71bcd58516b0fe600e7efb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57b2711bf71bcd58516b0fe600e7efb1">&#9670;&nbsp;</a></span>SCB_DFSR_DWTTRAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DFSR_DWTTRAP&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Watchpoint and Trace (DWT) flag </p>

</div>
</div>
<a id="ga823718971909cfa0883c39bc86b97197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga823718971909cfa0883c39bc86b97197">&#9670;&nbsp;</a></span>SCB_DFSR_EXTERNAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DFSR_EXTERNAL&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External debug request flag </p>

</div>
</div>
<a id="gad1a7fe275734a0e3c6fc8fc61f32153f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1a7fe275734a0e3c6fc8fc61f32153f">&#9670;&nbsp;</a></span>SCB_DFSR_HALTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DFSR_HALTED&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Halt request flag </p>

</div>
</div>
<a id="gaca3d7db2d008e5b0bb5e0ae8a4dc266a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca3d7db2d008e5b0bb5e0ae8a4dc266a">&#9670;&nbsp;</a></span>SCB_DFSR_VCATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DFSR_VCATCH&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Vector catch flag </p>

</div>
</div>
<a id="ga5bc4429b8cd51f602af4c81510d0d156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bc4429b8cd51f602af4c81510d0d156">&#9670;&nbsp;</a></span>SCB_HFSR_DEBUGEVT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_HFSR_DEBUGEVT&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fault related to debug </p>

</div>
</div>
<a id="gac83ebdcd8f8eb57b964e6f7d28836a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac83ebdcd8f8eb57b964e6f7d28836a93">&#9670;&nbsp;</a></span>SCB_HFSR_FORCED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_HFSR_FORCED&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Hard Fault activated when a configurable Fault was received and cannot activate </p>

</div>
</div>
<a id="ga3027c1edb7f5348120c336517b1c5981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3027c1edb7f5348120c336517b1c5981">&#9670;&nbsp;</a></span>SCB_HFSR_VECTTBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_HFSR_VECTTBL&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fault occurs because of vector table read on exception processing </p>

</div>
</div>
<a id="gaddc9f4da4f73fd9aaeee3a8c97dac8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddc9f4da4f73fd9aaeee3a8c97dac8c2">&#9670;&nbsp;</a></span>SCB_ICSR_ISRPENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_ISRPENDING&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt pending flag </p>

</div>
</div>
<a id="ga699279156aae0333110fe24a5e4e3d21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga699279156aae0333110fe24a5e4e3d21">&#9670;&nbsp;</a></span>SCB_ICSR_ISRPREEMPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_ISRPREEMPT&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>It indicates that a pending interrupt becomes active in the next running cycle </p>

</div>
</div>
<a id="ga0a7d69b63652f05f4ff9b72d110dec7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a7d69b63652f05f4ff9b72d110dec7a">&#9670;&nbsp;</a></span>SCB_ICSR_NMIPENDSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_NMIPENDSET&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set pending NMI bit </p>

</div>
</div>
<a id="ga739c687961a5555b6a3903b617461892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga739c687961a5555b6a3903b617461892">&#9670;&nbsp;</a></span>SCB_ICSR_PENDSTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_PENDSTCLR&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear pending SysTick bit </p>

</div>
</div>
<a id="ga1208f2e1fba16f8ce1fd533f48228898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1208f2e1fba16f8ce1fd533f48228898">&#9670;&nbsp;</a></span>SCB_ICSR_PENDSTSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_PENDSTSET&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set pending SysTick bit </p>

</div>
</div>
<a id="ga84b3c1eebacbbc3d33ecf875e2e298a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84b3c1eebacbbc3d33ecf875e2e298a1">&#9670;&nbsp;</a></span>SCB_ICSR_PENDSVCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_PENDSVCLR&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear pending pendSV bit </p>

</div>
</div>
<a id="ga4d08b3c1bd96c4c12dddd25aea063e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d08b3c1bd96c4c12dddd25aea063e35">&#9670;&nbsp;</a></span>SCB_ICSR_PENDSVSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_PENDSVSET&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set pending pendSV bit </p>

</div>
</div>
<a id="ga842275c9ea59be843c92d28bda1e554c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga842275c9ea59be843c92d28bda1e554c">&#9670;&nbsp;</a></span>SCB_ICSR_RETTOBASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_RETTOBASE&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All active exceptions minus the IPSR_current_exception yields the empty set </p>

</div>
</div>
<a id="gaa03823cedb24b4d4c95812f121a2f493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa03823cedb24b4d4c95812f121a2f493">&#9670;&nbsp;</a></span>SCB_ICSR_VECTACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_VECTACTIVE&#160;&#160;&#160;((uint32_t)0x000001FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Active ISR number field </p>

</div>
</div>
<a id="ga91ba96d4d975d2ad3cd43c091b1e65af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91ba96d4d975d2ad3cd43c091b1e65af">&#9670;&nbsp;</a></span>SCB_ICSR_VECTPENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR_VECTPENDING&#160;&#160;&#160;((uint32_t)0x003FF000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pending ISR number field </p>

</div>
</div>
<a id="ga4e67a3513cfb4a2989f2bcd3e680f3a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e67a3513cfb4a2989f2bcd3e680f3a6">&#9670;&nbsp;</a></span>SCB_MMFAR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_MMFAR_ADDRESS&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mem Manage fault address field </p>

</div>
</div>
<a id="gafe02e0bb7621be2b7c53f4acd9e8f8c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe02e0bb7621be2b7c53f4acd9e8f8c5">&#9670;&nbsp;</a></span>SCB_SCR_SEVONPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SCR_SEVONPEND&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wake up from WFE </p>

</div>
</div>
<a id="gac4f4f02bfc91aef800b88fa58329cb92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4f4f02bfc91aef800b88fa58329cb92">&#9670;&nbsp;</a></span>SCB_SCR_SLEEPDEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SCR_SLEEPDEEP&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sleep deep bit </p>

</div>
</div>
<a id="gaef484612839a04567ebaeeb57ca0b015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef484612839a04567ebaeeb57ca0b015">&#9670;&nbsp;</a></span>SCB_SCR_SLEEPONEXIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SCR_SLEEPONEXIT&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sleep on exit bit </p>

</div>
</div>
<a id="ga22a35f7e2e94c192befb04bab6976598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22a35f7e2e94c192befb04bab6976598">&#9670;&nbsp;</a></span>SCB_SHCSR_BUSFAULTACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_BUSFAULTACT&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BusFault is active </p>

</div>
</div>
<a id="ga213b425d7d1da3cbaf977d90dc29297d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga213b425d7d1da3cbaf977d90dc29297d">&#9670;&nbsp;</a></span>SCB_SHCSR_BUSFAULTENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_BUSFAULTENA&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Fault enable </p>

</div>
</div>
<a id="ga5c2813665d25281e4777600f0cbdc99c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c2813665d25281e4777600f0cbdc99c">&#9670;&nbsp;</a></span>SCB_SHCSR_BUSFAULTPENDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_BUSFAULTPENDED&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Fault is pended </p>

</div>
</div>
<a id="gaf7e9f142e8f310010b8314e41d21bef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7e9f142e8f310010b8314e41d21bef1">&#9670;&nbsp;</a></span>SCB_SHCSR_MEMFAULTACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_MEMFAULTACT&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MemManage is active </p>

</div>
</div>
<a id="gac2465518e8ed884599f6b882f27ee6f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2465518e8ed884599f6b882f27ee6f0">&#9670;&nbsp;</a></span>SCB_SHCSR_MEMFAULTENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_MEMFAULTENA&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MemManage enable </p>

</div>
</div>
<a id="gafac0c649448a364c53b212ba515e433d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafac0c649448a364c53b212ba515e433d">&#9670;&nbsp;</a></span>SCB_SHCSR_MEMFAULTPENDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_MEMFAULTPENDED&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MemManage is pended </p>

</div>
</div>
<a id="ga9d926840743a22c4ff50db650b2a0d75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d926840743a22c4ff50db650b2a0d75">&#9670;&nbsp;</a></span>SCB_SHCSR_MONITORACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_MONITORACT&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Monitor is active </p>

</div>
</div>
<a id="gae5ce384582328f1a9d38466239e03017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ce384582328f1a9d38466239e03017">&#9670;&nbsp;</a></span>SCB_SHCSR_PENDSVACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_PENDSVACT&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PendSV is active </p>

</div>
</div>
<a id="ga395ad78789946e84ddbb0a91a575331d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga395ad78789946e84ddbb0a91a575331d">&#9670;&nbsp;</a></span>SCB_SHCSR_SVCALLACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_SVCALLACT&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SVCall is active </p>

</div>
</div>
<a id="ga1300357a6f3ff42e08be39ed6dbfea73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1300357a6f3ff42e08be39ed6dbfea73">&#9670;&nbsp;</a></span>SCB_SHCSR_SVCALLPENDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_SVCALLPENDED&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SVCall is pended </p>

</div>
</div>
<a id="ga2f474b85e95da35c9ee1f59d3e3ffbdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f474b85e95da35c9ee1f59d3e3ffbdb">&#9670;&nbsp;</a></span>SCB_SHCSR_SYSTICKACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_SYSTICKACT&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SysTick is active </p>

</div>
</div>
<a id="gab6121f12dfa519ab80357d2389830990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6121f12dfa519ab80357d2389830990">&#9670;&nbsp;</a></span>SCB_SHCSR_USGFAULTACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_USGFAULTACT&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UsageFault is active </p>

</div>
</div>
<a id="ga5cc5ea368212d871d8fce47fee90527a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cc5ea368212d871d8fce47fee90527a">&#9670;&nbsp;</a></span>SCB_SHCSR_USGFAULTENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_USGFAULTENA&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UsageFault enable </p>

</div>
</div>
<a id="ga5d4a7079ca06fdca02ebe45cd6432cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d4a7079ca06fdca02ebe45cd6432cd0">&#9670;&nbsp;</a></span>SCB_SHCSR_USGFAULTPENDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR_USGFAULTPENDED&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Usage Fault is pended </p>

</div>
</div>
<a id="ga60573307b1130b04328515e7763d46ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60573307b1130b04328515e7763d46ae">&#9670;&nbsp;</a></span>SCB_SHPR_PRI_N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHPR_PRI_N&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor </p>

</div>
</div>
<a id="ga983c00520a6b78a9460ae3111dfa30e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga983c00520a6b78a9460ae3111dfa30e8">&#9670;&nbsp;</a></span>SCB_SHPR_PRI_N1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHPR_PRI_N1&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved </p>

</div>
</div>
<a id="gab95e7b7b52dfa7c7a36f58aa0647b7fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95e7b7b52dfa7c7a36f58aa0647b7fc">&#9670;&nbsp;</a></span>SCB_SHPR_PRI_N2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHPR_PRI_N2&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of system handler 6,10, and 14. Usage Fault, reserved and PendSV </p>

</div>
</div>
<a id="ga1ddf910806ca32e520bffc56c4cbca4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ddf910806ca32e520bffc56c4cbca4a">&#9670;&nbsp;</a></span>SCB_SHPR_PRI_N3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHPR_PRI_N3&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority of system handler 7,11, and 15. Reserved, SVCall and SysTick </p>

</div>
</div>
<a id="gadfbd687e656472904d65b6e76e60d32c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfbd687e656472904d65b6e76e60d32c">&#9670;&nbsp;</a></span>SCB_VTOR_TBLBASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_VTOR_TBLBASE&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Table base in code(0) or RAM(1) ***************** Bit definition for SCB_AIRCR register </p>

</div>
</div>
<a id="ga1a53fe56449df9763635b9ef14ec4eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a53fe56449df9763635b9ef14ec4eef">&#9670;&nbsp;</a></span>SCB_VTOR_TBLOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_VTOR_TBLOFF&#160;&#160;&#160;((uint32_t)0x1FFFFF80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Vector table base offset field </p>

</div>
</div>
<a id="ga2d917a4fdc7442e270c2c727df78b819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d917a4fdc7442e270c2c727df78b819">&#9670;&nbsp;</a></span>SDIO_ARG_CMDARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ARG_CMDARG&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command argument </p>

</div>
</div>
<a id="ga1f362c1d228156c50639d79b9be99c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f362c1d228156c50639d79b9be99c9b">&#9670;&nbsp;</a></span>SDIO_CLKCR_BYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_BYPASS&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock divider bypass enable bit </p>

</div>
</div>
<a id="ga316271d0147b22c6267fc563d4c24424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga316271d0147b22c6267fc563d4c24424">&#9670;&nbsp;</a></span>SDIO_CLKCR_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_CLKDIV&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock divide factor </p>

</div>
</div>
<a id="gaf27847573683f91dbfe387a2571b514f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf27847573683f91dbfe387a2571b514f">&#9670;&nbsp;</a></span>SDIO_CLKCR_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_CLKEN&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock enable bit </p>

</div>
</div>
<a id="ga693d7b533dd5a5a668bc13b4365b18dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga693d7b533dd5a5a668bc13b4365b18dc">&#9670;&nbsp;</a></span>SDIO_CLKCR_HWFC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_HWFC_EN&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HW Flow Control enable </p>

</div>
</div>
<a id="gad124bd76f6543497c90372e182ec48a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad124bd76f6543497c90372e182ec48a2">&#9670;&nbsp;</a></span>SDIO_CLKCR_NEGEDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_NEGEDGE&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO_CK dephasing selection bit </p>

</div>
</div>
<a id="gafbb618f32aef2970fd8b8b285f7b4118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb618f32aef2970fd8b8b285f7b4118">&#9670;&nbsp;</a></span>SDIO_CLKCR_PWRSAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_PWRSAV&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power saving configuration bit </p>

</div>
</div>
<a id="gae9d57d7917c39bdc5309506e8c28b7d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9d57d7917c39bdc5309506e8c28b7d7">&#9670;&nbsp;</a></span>SDIO_CLKCR_WIDBUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_WIDBUS&#160;&#160;&#160;((uint16_t)0x1800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WIDBUS[1:0] bits (Wide bus mode enable bit) </p>

</div>
</div>
<a id="gab532dbf366c3fb731488017b0a794151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab532dbf366c3fb731488017b0a794151">&#9670;&nbsp;</a></span>SDIO_CLKCR_WIDBUS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_WIDBUS_0&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga49f3e7998bca487f5354ef6f8dffbb21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49f3e7998bca487f5354ef6f8dffbb21">&#9670;&nbsp;</a></span>SDIO_CLKCR_WIDBUS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CLKCR_WIDBUS_1&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga87422225274de986e7abe6b2a91a79c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87422225274de986e7abe6b2a91a79c5">&#9670;&nbsp;</a></span>SDIO_CMD_CEATACMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_CEATACMD&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CE-ATA command </p>

</div>
</div>
<a id="gaf91b593b5681a68db5ff9fd11600c9c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf91b593b5681a68db5ff9fd11600c9c8">&#9670;&nbsp;</a></span>SDIO_CMD_CMDINDEX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_CMDINDEX&#160;&#160;&#160;((uint16_t)0x003F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command Index </p>

</div>
</div>
<a id="ga982f3fd09ce7e31709e0628b1fae86b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga982f3fd09ce7e31709e0628b1fae86b8">&#9670;&nbsp;</a></span>SDIO_CMD_CPSMEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_CPSMEN&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command path state machine (CPSM) Enable bit </p>

</div>
</div>
<a id="ga905b78ecf464857e6501ef5fd5e6ef1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga905b78ecf464857e6501ef5fd5e6ef1b">&#9670;&nbsp;</a></span>SDIO_CMD_ENCMDCOMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_ENCMDCOMPL&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable CMD completion </p>

</div>
</div>
<a id="ga3a9d5b2366ec7ca38db9d6d9f0f63f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a9d5b2366ec7ca38db9d6d9f0f63f81">&#9670;&nbsp;</a></span>SDIO_CMD_NIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_NIEN&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Not Interrupt Enable </p>

</div>
</div>
<a id="gad560080c3e7ab5aeafe151dafcc64368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad560080c3e7ab5aeafe151dafcc64368">&#9670;&nbsp;</a></span>SDIO_CMD_SDIOSUSPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_SDIOSUSPEND&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SD I/O suspend command </p>

</div>
</div>
<a id="ga4b037f34e297f38d56b14d46d008ef58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b037f34e297f38d56b14d46d008ef58">&#9670;&nbsp;</a></span>SDIO_CMD_WAITINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_WAITINT&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPSM Waits for Interrupt Request </p>

</div>
</div>
<a id="gaf4118c9200bae6732764f6c87a0962a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4118c9200bae6732764f6c87a0962a9">&#9670;&nbsp;</a></span>SDIO_CMD_WAITPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_WAITPEND&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPSM Waits for ends of data transfer (CmdPend internal signal) </p>

</div>
</div>
<a id="ga5d617f0e08d697c3b263e6a79f417d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d617f0e08d697c3b263e6a79f417d0f">&#9670;&nbsp;</a></span>SDIO_CMD_WAITRESP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_WAITRESP&#160;&#160;&#160;((uint16_t)0x00C0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WAITRESP[1:0] bits (Wait for response bits) </p>

</div>
</div>
<a id="gae5797a389fecf611dccd483658b822fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5797a389fecf611dccd483658b822fa">&#9670;&nbsp;</a></span>SDIO_CMD_WAITRESP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_WAITRESP_0&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga8f5457b48feda0056466e5c380c44373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f5457b48feda0056466e5c380c44373">&#9670;&nbsp;</a></span>SDIO_CMD_WAITRESP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_WAITRESP_1&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga2f8ab9dfe9d4f809b61fa2b7826adbde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f8ab9dfe9d4f809b61fa2b7826adbde">&#9670;&nbsp;</a></span>SDIO_DCOUNT_DATACOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCOUNT_DATACOUNT&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data count value </p>

</div>
</div>
<a id="ga948072d8a6db53d0c377944523a4b15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga948072d8a6db53d0c377944523a4b15a">&#9670;&nbsp;</a></span>SDIO_DCTRL_DBLOCKSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DBLOCKSIZE&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBLOCKSIZE[3:0] bits (Data block size) </p>

</div>
</div>
<a id="ga51e2cb99cf325bb32c8910204b1507db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51e2cb99cf325bb32c8910204b1507db">&#9670;&nbsp;</a></span>SDIO_DCTRL_DBLOCKSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DBLOCKSIZE_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga0add3ad2b72a21e7f8d48da3ea0b3d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0add3ad2b72a21e7f8d48da3ea0b3d0f">&#9670;&nbsp;</a></span>SDIO_DCTRL_DBLOCKSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DBLOCKSIZE_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga93825036eceb86872e2ca179c63163ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93825036eceb86872e2ca179c63163ec">&#9670;&nbsp;</a></span>SDIO_DCTRL_DBLOCKSIZE_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DBLOCKSIZE_2&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gac2025aa63b595bfccc747b99caec8799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2025aa63b595bfccc747b99caec8799">&#9670;&nbsp;</a></span>SDIO_DCTRL_DBLOCKSIZE_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DBLOCKSIZE_3&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga03a2148910ae02dde7e4cd63e0f5e008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03a2148910ae02dde7e4cd63e0f5e008">&#9670;&nbsp;</a></span>SDIO_DCTRL_DMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DMAEN&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA enabled bit </p>

</div>
</div>
<a id="ga801fe27f7175a308d56776db19776c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga801fe27f7175a308d56776db19776c93">&#9670;&nbsp;</a></span>SDIO_DCTRL_DTDIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DTDIR&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer direction selection </p>

</div>
</div>
<a id="gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">&#9670;&nbsp;</a></span>SDIO_DCTRL_DTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DTEN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer enabled bit </p>

</div>
</div>
<a id="gaa90cd50ae364b992ca8ccab319eb5513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa90cd50ae364b992ca8ccab319eb5513">&#9670;&nbsp;</a></span>SDIO_DCTRL_DTMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_DTMODE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfer mode selection </p>

</div>
</div>
<a id="ga4bf721a25f656b3de6fa0b0fe32edb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bf721a25f656b3de6fa0b0fe32edb6a">&#9670;&nbsp;</a></span>SDIO_DCTRL_RWMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_RWMOD&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read wait mode </p>

</div>
</div>
<a id="gafe9600da3e751118d49ea14ce44e91b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe9600da3e751118d49ea14ce44e91b9">&#9670;&nbsp;</a></span>SDIO_DCTRL_RWSTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_RWSTART&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read wait start </p>

</div>
</div>
<a id="ga3f1b5b6a32ce712fbb3767090b1b045e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f1b5b6a32ce712fbb3767090b1b045e">&#9670;&nbsp;</a></span>SDIO_DCTRL_RWSTOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_RWSTOP&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read wait stop </p>

</div>
</div>
<a id="gaa16b4c4037cf974162a591aea753fc21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa16b4c4037cf974162a591aea753fc21">&#9670;&nbsp;</a></span>SDIO_DCTRL_SDIOEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DCTRL_SDIOEN&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SD I/O enable functions </p>

</div>
</div>
<a id="ga4d3b07bca9aec8ef5456ba9b73f13adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d3b07bca9aec8ef5456ba9b73f13adb">&#9670;&nbsp;</a></span>SDIO_DLEN_DATALENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DLEN_DATALENGTH&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data length value </p>

</div>
</div>
<a id="ga27e45eea9ce17b7251f10ea763180690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27e45eea9ce17b7251f10ea763180690">&#9670;&nbsp;</a></span>SDIO_DTIMER_DATATIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_DTIMER_DATATIME&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data timeout period. </p>

</div>
</div>
<a id="ga5fc0d1e12c55398e2881fe917672da25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fc0d1e12c55398e2881fe917672da25">&#9670;&nbsp;</a></span>SDIO_FIFO_FIFODATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_FIFO_FIFODATA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive and transmit FIFO data </p>

</div>
</div>
<a id="gaa45f5e0a2be89267f79cad57f456f0a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa45f5e0a2be89267f79cad57f456f0a2">&#9670;&nbsp;</a></span>SDIO_FIFOCNT_FIFOCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_FIFOCNT_FIFOCOUNT&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Remaining number of words to be written to or read from the FIFO </p>

</div>
</div>
<a id="ga44708c45f675cf065f1c7fc9311d6e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44708c45f675cf065f1c7fc9311d6e43">&#9670;&nbsp;</a></span>SDIO_ICR_CCRCFAILC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_CCRCFAILC&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CCRCFAIL flag clear bit </p>

</div>
</div>
<a id="ga6f1cebd40fd1eafb59635b284c5a3f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f1cebd40fd1eafb59635b284c5a3f34">&#9670;&nbsp;</a></span>SDIO_ICR_CEATAENDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_CEATAENDC&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEATAEND flag clear bit </p>

</div>
</div>
<a id="ga8fb5c67aef48d5ee27b60107d938a58f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fb5c67aef48d5ee27b60107d938a58f">&#9670;&nbsp;</a></span>SDIO_ICR_CMDRENDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_CMDRENDC&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMDREND flag clear bit </p>

</div>
</div>
<a id="gaa27fe45ef7461caf704186630b26a196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa27fe45ef7461caf704186630b26a196">&#9670;&nbsp;</a></span>SDIO_ICR_CMDSENTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_CMDSENTC&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMDSENT flag clear bit </p>

</div>
</div>
<a id="gac4d128bee8a97ae9971d42f844d2e297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4d128bee8a97ae9971d42f844d2e297">&#9670;&nbsp;</a></span>SDIO_ICR_CTIMEOUTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_CTIMEOUTC&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTIMEOUT flag clear bit </p>

</div>
</div>
<a id="ga527e1f9cd295845d5be9975cf26bae7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga527e1f9cd295845d5be9975cf26bae7e">&#9670;&nbsp;</a></span>SDIO_ICR_DATAENDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_DATAENDC&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATAEND flag clear bit </p>

</div>
</div>
<a id="gadc5518c07e39dc1f91603737d1a7180b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc5518c07e39dc1f91603737d1a7180b">&#9670;&nbsp;</a></span>SDIO_ICR_DBCKENDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_DBCKENDC&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBCKEND flag clear bit </p>

</div>
</div>
<a id="ga2cb6cde5f88a5d2b635a830dd401c4e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cb6cde5f88a5d2b635a830dd401c4e0">&#9670;&nbsp;</a></span>SDIO_ICR_DCRCFAILC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_DCRCFAILC&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCRCFAIL flag clear bit </p>

</div>
</div>
<a id="gadcb64d3d07a5841ee9f18ff6bc75350b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcb64d3d07a5841ee9f18ff6bc75350b">&#9670;&nbsp;</a></span>SDIO_ICR_DTIMEOUTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_DTIMEOUTC&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTIMEOUT flag clear bit </p>

</div>
</div>
<a id="ga2513d040c7695b152b0b423ad6f5c81e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2513d040c7695b152b0b423ad6f5c81e">&#9670;&nbsp;</a></span>SDIO_ICR_RXOVERRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_RXOVERRC&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXOVERR flag clear bit </p>

</div>
</div>
<a id="ga2990db729fb017dfd659dc6cf8823761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2990db729fb017dfd659dc6cf8823761">&#9670;&nbsp;</a></span>SDIO_ICR_SDIOITC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_SDIOITC&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIOIT flag clear bit </p>

</div>
</div>
<a id="gae614b5ab8a8aecbc3c1ce74645cdc28c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae614b5ab8a8aecbc3c1ce74645cdc28c">&#9670;&nbsp;</a></span>SDIO_ICR_STBITERRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_STBITERRC&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STBITERR flag clear bit </p>

</div>
</div>
<a id="ga9628d77973f35d628924172831b029f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9628d77973f35d628924172831b029f8">&#9670;&nbsp;</a></span>SDIO_ICR_TXUNDERRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_ICR_TXUNDERRC&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXUNDERR flag clear bit </p>

</div>
</div>
<a id="ga5e24d12a6c9af91337cb391d3ba698f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e24d12a6c9af91337cb391d3ba698f3">&#9670;&nbsp;</a></span>SDIO_MASK_CCRCFAILIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_CCRCFAILIE&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command CRC Fail Interrupt Enable </p>

</div>
</div>
<a id="ga0a19dd3039888ebdc40b2406be400749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a19dd3039888ebdc40b2406be400749">&#9670;&nbsp;</a></span>SDIO_MASK_CEATAENDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_CEATAENDIE&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CE-ATA command completion signal received Interrupt Enable </p>

</div>
</div>
<a id="gad63b504f02ea0b1e5ec48962799fde88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad63b504f02ea0b1e5ec48962799fde88">&#9670;&nbsp;</a></span>SDIO_MASK_CMDACTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_CMDACTIE&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command Acting Interrupt Enable </p>

</div>
</div>
<a id="ga5fdedfc60a2019ff5f64533fcdd0c3f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fdedfc60a2019ff5f64533fcdd0c3f1">&#9670;&nbsp;</a></span>SDIO_MASK_CMDRENDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_CMDRENDIE&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command Response Received Interrupt Enable </p>

</div>
</div>
<a id="ga0d541aea02974c03bd8a8426125c35ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d541aea02974c03bd8a8426125c35ff">&#9670;&nbsp;</a></span>SDIO_MASK_CMDSENTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_CMDSENTIE&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command Sent Interrupt Enable </p>

</div>
</div>
<a id="ga23f5a8c06e289522af0a679b08bdb014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23f5a8c06e289522af0a679b08bdb014">&#9670;&nbsp;</a></span>SDIO_MASK_CTIMEOUTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_CTIMEOUTIE&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command TimeOut Interrupt Enable </p>

</div>
</div>
<a id="gae6398bd3e8312eea3b986ab59b80b466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6398bd3e8312eea3b986ab59b80b466">&#9670;&nbsp;</a></span>SDIO_MASK_DATAENDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_DATAENDIE&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data End Interrupt Enable </p>

</div>
</div>
<a id="ga947e5da36c9eeca0b48f3356067dff00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga947e5da36c9eeca0b48f3356067dff00">&#9670;&nbsp;</a></span>SDIO_MASK_DBCKENDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_DBCKENDIE&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Block End Interrupt Enable </p>

</div>
</div>
<a id="ga5e2e106a1f7792f054c6cc1f60906a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e2e106a1f7792f054c6cc1f60906a09">&#9670;&nbsp;</a></span>SDIO_MASK_DCRCFAILIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_DCRCFAILIE&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data CRC Fail Interrupt Enable </p>

</div>
</div>
<a id="ga7b4cc63338fe72abd76e5b399c47379b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b4cc63338fe72abd76e5b399c47379b">&#9670;&nbsp;</a></span>SDIO_MASK_DTIMEOUTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_DTIMEOUTIE&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data TimeOut Interrupt Enable </p>

</div>
</div>
<a id="ga9768c39a5d9d3c5519eb522c62a75eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9768c39a5d9d3c5519eb522c62a75eae">&#9670;&nbsp;</a></span>SDIO_MASK_RXACTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_RXACTIE&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data receive acting interrupt enabled </p>

</div>
</div>
<a id="gafa9da7d15902e6f94b79968a07250696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa9da7d15902e6f94b79968a07250696">&#9670;&nbsp;</a></span>SDIO_MASK_RXDAVLIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_RXDAVLIE&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data available in Rx FIFO interrupt Enable </p>

</div>
</div>
<a id="gadbc23fa1c153a9e5216baeef7922e412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbc23fa1c153a9e5216baeef7922e412">&#9670;&nbsp;</a></span>SDIO_MASK_RXFIFOEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_RXFIFOEIE&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO Empty interrupt Enable </p>

</div>
</div>
<a id="gaf18c4bdf8fa4ee85596a89de00158fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf18c4bdf8fa4ee85596a89de00158fbb">&#9670;&nbsp;</a></span>SDIO_MASK_RXFIFOFIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_RXFIFOFIE&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO Full interrupt Enable </p>

</div>
</div>
<a id="ga04d50028fc671494508aecb04e727102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04d50028fc671494508aecb04e727102">&#9670;&nbsp;</a></span>SDIO_MASK_RXFIFOHFIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_RXFIFOHFIE&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO Half Full interrupt Enable </p>

</div>
</div>
<a id="ga39f494cf2a6af6ced9eaeac751ea81e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39f494cf2a6af6ced9eaeac751ea81e4">&#9670;&nbsp;</a></span>SDIO_MASK_RXOVERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_RXOVERRIE&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO OverRun Error Interrupt Enable </p>

</div>
</div>
<a id="gad73b7c7d480d2d71613995cfecc59138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad73b7c7d480d2d71613995cfecc59138">&#9670;&nbsp;</a></span>SDIO_MASK_SDIOITIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_SDIOITIE&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO Mode Interrupt Received interrupt Enable </p>

</div>
</div>
<a id="ga4194bed51eb4a951a58a5d4062ba978f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4194bed51eb4a951a58a5d4062ba978f">&#9670;&nbsp;</a></span>SDIO_MASK_STBITERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_STBITERRIE&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Bit Error Interrupt Enable </p>

</div>
</div>
<a id="ga9bbfbc3f69ab77171eb1a0058783b1e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bbfbc3f69ab77171eb1a0058783b1e0">&#9670;&nbsp;</a></span>SDIO_MASK_TXACTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_TXACTIE&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Transmit Acting Interrupt Enable </p>

</div>
</div>
<a id="ga9a1988093a6df087ebb8ff41a51962da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a1988093a6df087ebb8ff41a51962da">&#9670;&nbsp;</a></span>SDIO_MASK_TXDAVLIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_TXDAVLIE&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data available in Tx FIFO interrupt Enable </p>

</div>
</div>
<a id="ga11e1d67150fad62dc1ca7783f3a19372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11e1d67150fad62dc1ca7783f3a19372">&#9670;&nbsp;</a></span>SDIO_MASK_TXFIFOEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_TXFIFOEIE&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO Empty interrupt Enable </p>

</div>
</div>
<a id="ga03a602b975ce16ef03083947aded0172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03a602b975ce16ef03083947aded0172">&#9670;&nbsp;</a></span>SDIO_MASK_TXFIFOFIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_TXFIFOFIE&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO Full interrupt Enable </p>

</div>
</div>
<a id="gad9cf28de8489fee023ea353df0e13fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9cf28de8489fee023ea353df0e13fa7">&#9670;&nbsp;</a></span>SDIO_MASK_TXFIFOHEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_TXFIFOHEIE&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO Half Empty interrupt Enable </p>

</div>
</div>
<a id="ga1e02e525dc6ca1bb294b174e7391753d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e02e525dc6ca1bb294b174e7391753d">&#9670;&nbsp;</a></span>SDIO_MASK_TXUNDERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_MASK_TXUNDERRIE&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO UnderRun Error Interrupt Enable </p>

</div>
</div>
<a id="gaf125c56eeb40163b617c9fb6329da67f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf125c56eeb40163b617c9fb6329da67f">&#9670;&nbsp;</a></span>SDIO_POWER_PWRCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_POWER_PWRCTRL&#160;&#160;&#160;((uint8_t)0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWRCTRL[1:0] bits (Power supply control bits) </p>

</div>
</div>
<a id="gaa82b7689b02f54318d3f629d70b85098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa82b7689b02f54318d3f629d70b85098">&#9670;&nbsp;</a></span>SDIO_POWER_PWRCTRL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_POWER_PWRCTRL_0&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gadd149efb1d6062f37165ac01268a875e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd149efb1d6062f37165ac01268a875e">&#9670;&nbsp;</a></span>SDIO_POWER_PWRCTRL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_POWER_PWRCTRL_1&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga56a55231f7a91cfd2cefaca0f6135cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56a55231f7a91cfd2cefaca0f6135cbc">&#9670;&nbsp;</a></span>SDIO_RESP0_CARDSTATUS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_RESP0_CARDSTATUS0&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card Status </p>

</div>
</div>
<a id="ga1d20abddfc99835a2954eda5899f6db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d20abddfc99835a2954eda5899f6db1">&#9670;&nbsp;</a></span>SDIO_RESP1_CARDSTATUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_RESP1_CARDSTATUS1&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card Status </p>

</div>
</div>
<a id="ga31a482ff36bde1df56ab603c864c4066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31a482ff36bde1df56ab603c864c4066">&#9670;&nbsp;</a></span>SDIO_RESP2_CARDSTATUS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_RESP2_CARDSTATUS2&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card Status </p>

</div>
</div>
<a id="ga1075c96b5818b0500d5cce231ace89cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1075c96b5818b0500d5cce231ace89cf">&#9670;&nbsp;</a></span>SDIO_RESP3_CARDSTATUS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_RESP3_CARDSTATUS3&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card Status </p>

</div>
</div>
<a id="ga407ab1e46a80426602ab36e86457da26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga407ab1e46a80426602ab36e86457da26">&#9670;&nbsp;</a></span>SDIO_RESP4_CARDSTATUS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_RESP4_CARDSTATUS4&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card Status </p>

</div>
</div>
<a id="ga27f9a6cbfd364bbb050b526ebc01d2d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27f9a6cbfd364bbb050b526ebc01d2d7">&#9670;&nbsp;</a></span>SDIO_RESPCMD_RESPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_RESPCMD_RESPCMD&#160;&#160;&#160;((uint8_t)0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Response command index </p>

</div>
</div>
<a id="gad6dbe59c4bdd8b9a12b092cf84a9daef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6dbe59c4bdd8b9a12b092cf84a9daef">&#9670;&nbsp;</a></span>SDIO_STA_CCRCFAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_CCRCFAIL&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command response received (CRC check failed) </p>

</div>
</div>
<a id="ga5d8ef3b4157374fd2b5fc8ed12b77a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d8ef3b4157374fd2b5fc8ed12b77a0c">&#9670;&nbsp;</a></span>SDIO_STA_CEATAEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_CEATAEND&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CE-ATA command completion signal received for CMD61 </p>

</div>
</div>
<a id="ga99ccdac7a223635ee5b38a4bae8f30cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99ccdac7a223635ee5b38a4bae8f30cc">&#9670;&nbsp;</a></span>SDIO_STA_CMDACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_CMDACT&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command transfer in progress </p>

</div>
</div>
<a id="ga096f11117736a2252f1cd5c4cccdc6e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga096f11117736a2252f1cd5c4cccdc6e6">&#9670;&nbsp;</a></span>SDIO_STA_CMDREND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_CMDREND&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command response received (CRC check passed) </p>

</div>
</div>
<a id="gaa550641dc6aa942e1b524ad0e557a284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa550641dc6aa942e1b524ad0e557a284">&#9670;&nbsp;</a></span>SDIO_STA_CMDSENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_CMDSENT&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command sent (no response required) </p>

</div>
</div>
<a id="gae72c4f34bb3ccffeef1d7cdcb7415bdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae72c4f34bb3ccffeef1d7cdcb7415bdc">&#9670;&nbsp;</a></span>SDIO_STA_CTIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_CTIMEOUT&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command response timeout </p>

</div>
</div>
<a id="gafe7e354a903b957943cf5b6bed4cdf6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe7e354a903b957943cf5b6bed4cdf6b">&#9670;&nbsp;</a></span>SDIO_STA_DATAEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_DATAEND&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data end (data counter, SDIDCOUNT, is zero) </p>

</div>
</div>
<a id="ga2fabf2c02cba6d4de1e90d8d1dc9793c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fabf2c02cba6d4de1e90d8d1dc9793c">&#9670;&nbsp;</a></span>SDIO_STA_DBCKEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_DBCKEND&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data block sent/received (CRC check passed) </p>

</div>
</div>
<a id="ga554d1f9986bf5c715dd6f27a6493ce31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga554d1f9986bf5c715dd6f27a6493ce31">&#9670;&nbsp;</a></span>SDIO_STA_DCRCFAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_DCRCFAIL&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data block sent/received (CRC check failed) </p>

</div>
</div>
<a id="ga8a2cad7ef3406a46ddba51f7ab5df94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a2cad7ef3406a46ddba51f7ab5df94b">&#9670;&nbsp;</a></span>SDIO_STA_DTIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_DTIMEOUT&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data timeout </p>

</div>
</div>
<a id="gaad2f52b50765fa449dcfabc39b099796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad2f52b50765fa449dcfabc39b099796">&#9670;&nbsp;</a></span>SDIO_STA_RXACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_RXACT&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data receive in progress </p>

</div>
</div>
<a id="gadcad9b8c0e3ccba1aa389d7713db6803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcad9b8c0e3ccba1aa389d7713db6803">&#9670;&nbsp;</a></span>SDIO_STA_RXDAVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_RXDAVL&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data available in receive FIFO </p>

</div>
</div>
<a id="ga44bf9f7321d65a3effd2df469a58a464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44bf9f7321d65a3effd2df469a58a464">&#9670;&nbsp;</a></span>SDIO_STA_RXFIFOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_RXFIFOE&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO empty </p>

</div>
</div>
<a id="ga85f46f873ca5fe91a1e8206d157b9446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85f46f873ca5fe91a1e8206d157b9446">&#9670;&nbsp;</a></span>SDIO_STA_RXFIFOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_RXFIFOF&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO full </p>

</div>
</div>
<a id="ga7916c47ee972376a0eaee584133ca36d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7916c47ee972376a0eaee584133ca36d">&#9670;&nbsp;</a></span>SDIO_STA_RXFIFOHF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_RXFIFOHF&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Half Full: there are at least 8 words in the FIFO </p>

</div>
</div>
<a id="gad4b91289c9f6b773f928706ae8a5ddfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4b91289c9f6b773f928706ae8a5ddfc">&#9670;&nbsp;</a></span>SDIO_STA_RXOVERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_RXOVERR&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Received FIFO overrun error </p>

</div>
</div>
<a id="ga5df3c10c37285faedb2d853aea4e63dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5df3c10c37285faedb2d853aea4e63dc">&#9670;&nbsp;</a></span>SDIO_STA_SDIOIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_SDIOIT&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO interrupt received </p>

</div>
</div>
<a id="ga7a9ef8e72604e9997da23601a2dd84a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9ef8e72604e9997da23601a2dd84a4">&#9670;&nbsp;</a></span>SDIO_STA_STBITERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_STBITERR&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start bit not detected on all data signals in wide bus mode </p>

</div>
</div>
<a id="ga908feb4957f48390bc2fc0bde47ac784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga908feb4957f48390bc2fc0bde47ac784">&#9670;&nbsp;</a></span>SDIO_STA_TXACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_TXACT&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transmit in progress </p>

</div>
</div>
<a id="ga19b374518e813f7a1ac4aec3b24b7517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19b374518e813f7a1ac4aec3b24b7517">&#9670;&nbsp;</a></span>SDIO_STA_TXDAVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_TXDAVL&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data available in transmit FIFO </p>

</div>
</div>
<a id="ga4624f95c5224c631f99571b5454acd86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4624f95c5224c631f99571b5454acd86">&#9670;&nbsp;</a></span>SDIO_STA_TXFIFOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_TXFIFOE&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO empty </p>

</div>
</div>
<a id="gae1497b46f9a906001dabb7d7604f6c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1497b46f9a906001dabb7d7604f6c05">&#9670;&nbsp;</a></span>SDIO_STA_TXFIFOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_TXFIFOF&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO full </p>

</div>
</div>
<a id="ga62b9e38be5956dde69049154facc62fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62b9e38be5956dde69049154facc62fd">&#9670;&nbsp;</a></span>SDIO_STA_TXFIFOHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_TXFIFOHE&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Half Empty: at least 8 words can be written into the FIFO </p>

</div>
</div>
<a id="ga4b9dcdb8b90d8266eb0c5a2be81238aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b9dcdb8b90d8266eb0c5a2be81238aa">&#9670;&nbsp;</a></span>SDIO_STA_TXUNDERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_STA_TXUNDERR&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO underrun error </p>

</div>
</div>
<a id="ga43608d3c2959fc9ca64398d61cbf484e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43608d3c2959fc9ca64398d61cbf484e">&#9670;&nbsp;</a></span>SPI_CR1_BIDIMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIMODE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bidirectional data mode enable </p>

</div>
</div>
<a id="ga378953916b7701bd49f063c0366b703f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga378953916b7701bd49f063c0366b703f">&#9670;&nbsp;</a></span>SPI_CR1_BIDIOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIOE&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output enable in bidirectional mode </p>

</div>
</div>
<a id="ga261af22667719a32b3ce566c1e261936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga261af22667719a32b3ce566c1e261936">&#9670;&nbsp;</a></span>SPI_CR1_BR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BR&#160;&#160;&#160;((uint16_t)0x0038)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BR[2:0] bits (Baud Rate Control) </p>

</div>
</div>
<a id="gaa364b123cf797044094cc229330ce321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa364b123cf797044094cc229330ce321">&#9670;&nbsp;</a></span>SPI_CR1_BR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BR_0&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga45e93d18c8966964ed1926d5ca87ef46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45e93d18c8966964ed1926d5ca87ef46">&#9670;&nbsp;</a></span>SPI_CR1_BR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BR_1&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga28b823d564e9d90150bcc6744b4ed622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28b823d564e9d90150bcc6744b4ed622">&#9670;&nbsp;</a></span>SPI_CR1_BR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BR_2&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga97602d8ded14bbd2c1deadaf308755a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97602d8ded14bbd2c1deadaf308755a3">&#9670;&nbsp;</a></span>SPI_CR1_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CPHA&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Phase </p>

</div>
</div>
<a id="ga2616a10f5118cdc68fbdf0582481e124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2616a10f5118cdc68fbdf0582481e124">&#9670;&nbsp;</a></span>SPI_CR1_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CPOL&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Polarity </p>

</div>
</div>
<a id="gac9339b7c6466f09ad26c26b3bb81c51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9339b7c6466f09ad26c26b3bb81c51b">&#9670;&nbsp;</a></span>SPI_CR1_CRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCEN&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Hardware CRC calculation enable </p>

</div>
</div>
<a id="ga57072f13c2e54c12186ae8c5fdecb250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57072f13c2e54c12186ae8c5fdecb250">&#9670;&nbsp;</a></span>SPI_CR1_CRCNEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCNEXT&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit CRC next </p>

</div>
</div>
<a id="ga3ffabea0de695a19198d906bf6a1d9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ffabea0de695a19198d906bf6a1d9fd">&#9670;&nbsp;</a></span>SPI_CR1_DFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_DFF&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Frame Format </p>

</div>
</div>
<a id="gab929e9d5ddbb66f229c501ab18d0e6e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab929e9d5ddbb66f229c501ab18d0e6e8">&#9670;&nbsp;</a></span>SPI_CR1_LSBFIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_LSBFIRST&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frame Format </p>

</div>
</div>
<a id="ga5b3b6ae107fc37bf18e14506298d7a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b3b6ae107fc37bf18e14506298d7a55">&#9670;&nbsp;</a></span>SPI_CR1_MSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_MSTR&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master Selection </p>

</div>
</div>
<a id="ga9ffecf774b84a8cdc11ab1f931791883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ffecf774b84a8cdc11ab1f931791883">&#9670;&nbsp;</a></span>SPI_CR1_RXONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_RXONLY&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive only </p>

</div>
</div>
<a id="gac5a646d978d3b98eb7c6a5d95d75c3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5a646d978d3b98eb7c6a5d95d75c3f9">&#9670;&nbsp;</a></span>SPI_CR1_SPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SPE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Enable </p>

</div>
</div>
<a id="ga5f154374b58c0234f82ea326cb303a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f154374b58c0234f82ea326cb303a1e">&#9670;&nbsp;</a></span>SPI_CR1_SSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SSI&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal slave select </p>

</div>
</div>
<a id="ga0e236047e05106cf1ba7929766311382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e236047e05106cf1ba7929766311382">&#9670;&nbsp;</a></span>SPI_CR1_SSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SSM&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software slave management </p>

</div>
</div>
<a id="gaf18705567de7ab52a62e5ef3ba27418b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf18705567de7ab52a62e5ef3ba27418b">&#9670;&nbsp;</a></span>SPI_CR2_ERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_ERRIE&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a id="gaf23c590d98279634af05550702a806da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf23c590d98279634af05550702a806da">&#9670;&nbsp;</a></span>SPI_CR2_RXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_RXDMAEN&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Buffer DMA Enable </p>

</div>
</div>
<a id="gaa7d4c37fbbcced7f2a0421e6ffd103ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7d4c37fbbcced7f2a0421e6ffd103ea">&#9670;&nbsp;</a></span>SPI_CR2_RXNEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_RXNEIE&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX buffer Not Empty Interrupt Enable </p>

</div>
</div>
<a id="gae94612b95395eff626f5f3d7d28352dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae94612b95395eff626f5f3d7d28352dd">&#9670;&nbsp;</a></span>SPI_CR2_SSOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_SSOE&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SS Output Enable </p>

</div>
</div>
<a id="ga3eee671793983a3bd669c9173b2ce210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eee671793983a3bd669c9173b2ce210">&#9670;&nbsp;</a></span>SPI_CR2_TXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_TXDMAEN&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Buffer DMA Enable </p>

</div>
</div>
<a id="ga23f683a1252ccaf625cae1a978989b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23f683a1252ccaf625cae1a978989b2c">&#9670;&nbsp;</a></span>SPI_CR2_TXEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_TXEIE&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx buffer Empty Interrupt Enable </p>

</div>
</div>
<a id="gae968658ab837800723eafcc21af10247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae968658ab837800723eafcc21af10247">&#9670;&nbsp;</a></span>SPI_CRCPR_CRCPOLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CRCPR_CRCPOLY&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC polynomial register </p>

</div>
</div>
<a id="gaa4da7d7f05a28d1aaa52ec557e55e1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4da7d7f05a28d1aaa52ec557e55e1ad">&#9670;&nbsp;</a></span>SPI_DR_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DR_DR&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Register </p>

</div>
</div>
<a id="ga9c362b3d703698a7891f032f6b29056f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c362b3d703698a7891f032f6b29056f">&#9670;&nbsp;</a></span>SPI_I2SCFGR_CHLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_CHLEN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel length (number of bits per audio channel) </p>

</div>
</div>
<a id="ga5c5be1f1c8b4689643e04cd5034e7f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c5be1f1c8b4689643e04cd5034e7f5f">&#9670;&nbsp;</a></span>SPI_I2SCFGR_CKPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_CKPOL&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>steady state clock polarity </p>

</div>
</div>
<a id="gacc12f9d2003ab169a3f68e9d809f84ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc12f9d2003ab169a3f68e9d809f84ae">&#9670;&nbsp;</a></span>SPI_I2SCFGR_DATLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_DATLEN&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATLEN[1:0] bits (Data length to be transferred) </p>

</div>
</div>
<a id="gaa20ad624085d2e533eea3662cb03d8fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa20ad624085d2e533eea3662cb03d8fa">&#9670;&nbsp;</a></span>SPI_I2SCFGR_DATLEN_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_DATLEN_0&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gadf6e940d195fa1633cb1b23414f00412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf6e940d195fa1633cb1b23414f00412">&#9670;&nbsp;</a></span>SPI_I2SCFGR_DATLEN_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_DATLEN_1&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaf09fd11f6f97000266b30b015bf2cb68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf09fd11f6f97000266b30b015bf2cb68">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SCFG&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2SCFG[1:0] bits (I2S configuration mode) </p>

</div>
</div>
<a id="ga421c94680ee8a2583419e2b0c89e995e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga421c94680ee8a2583419e2b0c89e995e">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SCFG_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SCFG_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga80c398b9e79fcc61a497f9d7dd910352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80c398b9e79fcc61a497f9d7dd910352">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SCFG_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SCFG_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga30d76c7552c91bbd5cbac70d9c56ebb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30d76c7552c91bbd5cbac70d9c56ebb3">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Enable </p>

</div>
</div>
<a id="gae99763414b3c2f11fcfecb1f93eb6701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae99763414b3c2f11fcfecb1f93eb6701">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SMOD&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S mode selection </p>

</div>
</div>
<a id="ga7a822a80be3a51524b42491248f8031f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a822a80be3a51524b42491248f8031f">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SSTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SSTD&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2SSTD[1:0] bits (I2S standard selection) </p>

</div>
</div>
<a id="gafeba0a45703463dfe05334364bdacbe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafeba0a45703463dfe05334364bdacbe8">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SSTD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SSTD_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga0142a3667f59bce9bae80d31e88a124a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0142a3667f59bce9bae80d31e88a124a">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SSTD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SSTD_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga66a29efc32a31f903e89b7ddcd20857b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66a29efc32a31f903e89b7ddcd20857b">&#9670;&nbsp;</a></span>SPI_I2SCFGR_PCMSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_PCMSYNC&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM frame synchronization </p>

</div>
</div>
<a id="ga406ce88b2580a421f5b28bdbeb303543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga406ce88b2580a421f5b28bdbeb303543">&#9670;&nbsp;</a></span>SPI_I2SPR_I2SDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SPR_I2SDIV&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Linear prescaler </p>

</div>
</div>
<a id="ga25669c3686c0c577d2d371ac09200ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25669c3686c0c577d2d371ac09200ff0">&#9670;&nbsp;</a></span>SPI_I2SPR_MCKOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SPR_MCKOE&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master Clock Output Enable </p>

</div>
</div>
<a id="ga3d6d4136a5ae12f9bd5940324282355a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d6d4136a5ae12f9bd5940324282355a">&#9670;&nbsp;</a></span>SPI_I2SPR_ODD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SPR_ODD&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Odd factor for the prescaler </p>

</div>
</div>
<a id="ga3a01a578c2c7bb4e587a8f1610843181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a01a578c2c7bb4e587a8f1610843181">&#9670;&nbsp;</a></span>SPI_RXCRCR_RXCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXCRCR_RXCRC&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx CRC Register </p>

</div>
</div>
<a id="gaa3498df67729ae048dc5f315ef7c16bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3498df67729ae048dc5f315ef7c16bf">&#9670;&nbsp;</a></span>SPI_SR_BSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_BSY&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Busy flag </p>

</div>
</div>
<a id="ga81bd052f0b2e819ddd6bb16c2292a2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81bd052f0b2e819ddd6bb16c2292a2de">&#9670;&nbsp;</a></span>SPI_SR_CHSIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_CHSIDE&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel side </p>

</div>
</div>
<a id="ga69e543fa9584fd636032a3ee735f750b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69e543fa9584fd636032a3ee735f750b">&#9670;&nbsp;</a></span>SPI_SR_CRCERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_CRCERR&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Error flag </p>

</div>
</div>
<a id="gabaa043349833dc7b8138969c64f63adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa043349833dc7b8138969c64f63adf">&#9670;&nbsp;</a></span>SPI_SR_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_MODF&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode fault </p>

</div>
</div>
<a id="gaa8d902302c5eb81ce4a57029de281232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8d902302c5eb81ce4a57029de281232">&#9670;&nbsp;</a></span>SPI_SR_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_OVR&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overrun flag </p>

</div>
</div>
<a id="ga40e14de547aa06864abcd4b0422d8b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40e14de547aa06864abcd4b0422d8b48">&#9670;&nbsp;</a></span>SPI_SR_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_RXNE&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive buffer Not Empty </p>

</div>
</div>
<a id="ga5bd5d21816947fcb25ccae7d3bf8eb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bd5d21816947fcb25ccae7d3bf8eb2c">&#9670;&nbsp;</a></span>SPI_SR_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TXE&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit buffer Empty </p>

</div>
</div>
<a id="ga13d3292e963499c0e9a36869909229e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13d3292e963499c0e9a36869909229e6">&#9670;&nbsp;</a></span>SPI_SR_UDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_UDR&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Underrun flag </p>

</div>
</div>
<a id="ga1c69dc721e89e40056999b64572dff09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c69dc721e89e40056999b64572dff09">&#9670;&nbsp;</a></span>SPI_TXCRCR_TXCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXCRCR_TXCRC&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx CRC Register </p>

</div>
</div>
<a id="ga315aef6279fff87c0dd1fbb691e4d83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga315aef6279fff87c0dd1fbb691e4d83d">&#9670;&nbsp;</a></span>SysTick_CALIB_NOREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_CALIB_NOREF&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reference clock is not provided </p>

</div>
</div>
<a id="ga4e88399828475c370fc777a1ab2d3d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e88399828475c370fc777a1ab2d3d58">&#9670;&nbsp;</a></span>SysTick_CALIB_SKEW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_CALIB_SKEW&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calibration value is not exactly 10 ms </p>

</div>
</div>
<a id="ga3cd8d9bf0fcebcaf96e2f9a131b123d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cd8d9bf0fcebcaf96e2f9a131b123d2">&#9670;&nbsp;</a></span>SysTick_CALIB_TENMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_CALIB_TENMS&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reload value to use for 10ms timing </p>

</div>
</div>
<a id="gaa1f84beb52c644f8eaa67e4067708c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1f84beb52c644f8eaa67e4067708c7d">&#9670;&nbsp;</a></span>SysTick_CTRL_CLKSOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_CTRL_CLKSOURCE&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock source </p>

</div>
</div>
<a id="ga088dc188d27ba601d5098bb0f7ec5ed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga088dc188d27ba601d5098bb0f7ec5ed7">&#9670;&nbsp;</a></span>SysTick_CTRL_COUNTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_CTRL_COUNTFLAG&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Count Flag </p>

</div>
</div>
<a id="gae062a243b69b8a56226b0349ec51a9ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae062a243b69b8a56226b0349ec51a9ef">&#9670;&nbsp;</a></span>SysTick_CTRL_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_CTRL_ENABLE&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Counter enable </p>

</div>
</div>
<a id="gaf2621dc0d596c0c744d80e31f040820a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2621dc0d596c0c744d80e31f040820a">&#9670;&nbsp;</a></span>SysTick_CTRL_TICKINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_CTRL_TICKINT&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Counting down to 0 pends the SysTick handler </p>

</div>
</div>
<a id="ga42fe61867f9c2975ef85d820856302f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42fe61867f9c2975ef85d820856302f5">&#9670;&nbsp;</a></span>SysTick_LOAD_RELOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_LOAD_RELOAD&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value to load into the SysTick Current Value Register when the counter reaches 0 </p>

</div>
</div>
<a id="ga20551e8942a2f7578740ef8d2797f5e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20551e8942a2f7578740ef8d2797f5e2">&#9670;&nbsp;</a></span>SysTick_VAL_CURRENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SysTick_VAL_CURRENT&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Current value at the time the register is accessed </p>

</div>
</div>
<a id="gace50256fdecc38f641050a4a3266e4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace50256fdecc38f641050a4a3266e4d9">&#9670;&nbsp;</a></span>TIM_ARR_ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_ARR_ARR&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>actual auto-reload Value </p>

</div>
</div>
<a id="ga59f15008050f91fa3ecc9eaaa971a509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59f15008050f91fa3ecc9eaaa971a509">&#9670;&nbsp;</a></span>TIM_BDTR_AOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_AOE&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Automatic Output enable </p>

</div>
</div>
<a id="ga74250b040dd9fd9c09dcc54cdd6d86d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74250b040dd9fd9c09dcc54cdd6d86d8">&#9670;&nbsp;</a></span>TIM_BDTR_BKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_BKE&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Break enable </p>

</div>
</div>
<a id="ga3247abbbf0d00260be051d176d88020e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3247abbbf0d00260be051d176d88020e">&#9670;&nbsp;</a></span>TIM_BDTR_BKP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_BKP&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Break Polarity </p>

</div>
</div>
<a id="gabcf985e9c78f15e1e44b2bc4d2bafc67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcf985e9c78f15e1e44b2bc4d2bafc67">&#9670;&nbsp;</a></span>TIM_BDTR_DTG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTG[0:7] bits (Dead-Time Generator set-up) </p>

</div>
</div>
<a id="ga4b575cca31b0e22ef1d5b842aa162bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b575cca31b0e22ef1d5b842aa162bfc">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga0f33ae1e9b7847a60032a60d0cc7f81d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f33ae1e9b7847a60032a60d0cc7f81d">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga2f06a132eba960bd6cc972e3580d537c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f06a132eba960bd6cc972e3580d537c">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gae7868643a65285fc7132f040c8950f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7868643a65285fc7132f040c8950f43">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga503b44e30a5fb77c34630d1faca70213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga503b44e30a5fb77c34630d1faca70213">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga83a12ecb0a8dd21bc164d9a345ea564f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83a12ecb0a8dd21bc164d9a345ea564f">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gaf7d418cbd0db89991522cb6be34a017e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7d418cbd0db89991522cb6be34a017e">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_6&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="gac945c8bcf5567912a88eb2acee53c45b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac945c8bcf5567912a88eb2acee53c45b">&#9670;&nbsp;</a></span>TIM_BDTR_DTG_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_DTG_7&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga7e4215d17f0548dfcf0b15fe4d0f4651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e4215d17f0548dfcf0b15fe4d0f4651">&#9670;&nbsp;</a></span>TIM_BDTR_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_LOCK&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK[1:0] bits (Lock Configuration) </p>

</div>
</div>
<a id="gabbd1736c8172e7cd098bb591264b07bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbd1736c8172e7cd098bb591264b07bf">&#9670;&nbsp;</a></span>TIM_BDTR_LOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_LOCK_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga756df80ff8c34399435f52dca18e6eee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga756df80ff8c34399435f52dca18e6eee">&#9670;&nbsp;</a></span>TIM_BDTR_LOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_LOCK_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga277a096614829feba2d0a4fbb7d3dffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga277a096614829feba2d0a4fbb7d3dffc">&#9670;&nbsp;</a></span>TIM_BDTR_MOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_MOE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Main Output enable </p>

</div>
</div>
<a id="gab1cf04e70ccf3d4aba5afcf2496a411a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1cf04e70ccf3d4aba5afcf2496a411a">&#9670;&nbsp;</a></span>TIM_BDTR_OSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_OSSI&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Off-State Selection for Idle mode </p>

</div>
</div>
<a id="gaf9435f36d53c6be1107e57ab6a82c16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9435f36d53c6be1107e57ab6a82c16e">&#9670;&nbsp;</a></span>TIM_BDTR_OSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_BDTR_OSSR&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Off-State Selection for Run mode </p>

</div>
</div>
<a id="ga3f494b9881e7b97bb2d79f7ad4e79937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f494b9881e7b97bb2d79f7ad4e79937">&#9670;&nbsp;</a></span>TIM_CCER_CC1E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC1E&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 output enable </p>

</div>
</div>
<a id="ga813056b3f90a13c4432aeba55f28957e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga813056b3f90a13c4432aeba55f28957e">&#9670;&nbsp;</a></span>TIM_CCER_CC1NE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC1NE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 Complementary output enable </p>

</div>
</div>
<a id="ga403fc501d4d8de6cabee6b07acb81a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga403fc501d4d8de6cabee6b07acb81a36">&#9670;&nbsp;</a></span>TIM_CCER_CC1NP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC1NP&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 Complementary output Polarity </p>

</div>
</div>
<a id="ga0ca0aedba14241caff739afb3c3ee291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ca0aedba14241caff739afb3c3ee291">&#9670;&nbsp;</a></span>TIM_CCER_CC1P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC1P&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 output Polarity </p>

</div>
</div>
<a id="ga76392a4d63674cd0db0a55762458f16c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76392a4d63674cd0db0a55762458f16c">&#9670;&nbsp;</a></span>TIM_CCER_CC2E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC2E&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 output enable </p>

</div>
</div>
<a id="ga6a784649120eddec31998f34323d4156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a784649120eddec31998f34323d4156">&#9670;&nbsp;</a></span>TIM_CCER_CC2NE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC2NE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 Complementary output enable </p>

</div>
</div>
<a id="ga387de559d8b16b16f3934fddd2aa969f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga387de559d8b16b16f3934fddd2aa969f">&#9670;&nbsp;</a></span>TIM_CCER_CC2NP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC2NP&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 Complementary output Polarity </p>

</div>
</div>
<a id="ga3136c6e776c6066509d298b6a9b34912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3136c6e776c6066509d298b6a9b34912">&#9670;&nbsp;</a></span>TIM_CCER_CC2P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC2P&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 output Polarity </p>

</div>
</div>
<a id="ga1da114e666b61f09cf25f50cdaa7f81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1da114e666b61f09cf25f50cdaa7f81f">&#9670;&nbsp;</a></span>TIM_CCER_CC3E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC3E&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 output enable </p>

</div>
</div>
<a id="gad46cce61d3bd83b64257ba75e54ee1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad46cce61d3bd83b64257ba75e54ee1aa">&#9670;&nbsp;</a></span>TIM_CCER_CC3NE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC3NE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 Complementary output enable </p>

</div>
</div>
<a id="ga4029686d3307111d3f9f4400e29e4521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4029686d3307111d3f9f4400e29e4521">&#9670;&nbsp;</a></span>TIM_CCER_CC3NP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC3NP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 Complementary output Polarity </p>

</div>
</div>
<a id="ga6220a5cd34c7a7a39e10c854aa00d2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6220a5cd34c7a7a39e10c854aa00d2e5">&#9670;&nbsp;</a></span>TIM_CCER_CC3P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC3P&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 output Polarity </p>

</div>
</div>
<a id="ga940b041ab5975311f42f26d314a4b621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga940b041ab5975311f42f26d314a4b621">&#9670;&nbsp;</a></span>TIM_CCER_CC4E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC4E&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 output enable </p>

</div>
</div>
<a id="ga41b88bff3f38cec0617ce66fa5aef260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41b88bff3f38cec0617ce66fa5aef260">&#9670;&nbsp;</a></span>TIM_CCER_CC4NP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC4NP&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 Complementary output Polarity </p>

</div>
</div>
<a id="ga3faf23dc47e1b0877352d7f5a00f72e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3faf23dc47e1b0877352d7f5a00f72e1">&#9670;&nbsp;</a></span>TIM_CCER_CC4P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCER_CC4P&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 output Polarity </p>

</div>
</div>
<a id="ga95291df1eaf532c5c996d176648938eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95291df1eaf532c5c996d176648938eb">&#9670;&nbsp;</a></span>TIM_CCMR1_CC1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC1S&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CC1S[1:0] bits (Capture/Compare 1 Selection) </p>

</div>
</div>
<a id="ga1e4968b5500d58d1aebce888da31eb5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e4968b5500d58d1aebce888da31eb5d">&#9670;&nbsp;</a></span>TIM_CCMR1_CC1S_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC1S_0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga299207b757f31c9c02471ab5f4f59dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga299207b757f31c9c02471ab5f4f59dbe">&#9670;&nbsp;</a></span>TIM_CCMR1_CC1S_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC1S_1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gacdb0986b78bea5b53ea61e4ddd667cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdb0986b78bea5b53ea61e4ddd667cbf">&#9670;&nbsp;</a></span>TIM_CCMR1_CC2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC2S&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CC2S[1:0] bits (Capture/Compare 2 Selection) </p>

</div>
</div>
<a id="ga52bb0e50c11c35dcf42aeff7f1c22874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52bb0e50c11c35dcf42aeff7f1c22874">&#9670;&nbsp;</a></span>TIM_CCMR1_CC2S_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC2S_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga78303c37fdbe0be80f5fc7d21e9eba45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78303c37fdbe0be80f5fc7d21e9eba45">&#9670;&nbsp;</a></span>TIM_CCMR1_CC2S_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_CC2S_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gab0ee123675d8b8f98b5a6eeeccf37912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0ee123675d8b8f98b5a6eeeccf37912">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC1F[3:0] bits (Input Capture 1 Filter) </p>

</div>
</div>
<a id="ga7dde4afee556d2d8d22885f191da65a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dde4afee556d2d8d22885f191da65a6">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1F_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga201491465e6864088210bccb8491be84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga201491465e6864088210bccb8491be84">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1F_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gabaa55ab1e0109b055cabef579c32d67b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa55ab1e0109b055cabef579c32d67b">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1F_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F_2&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga23da95530eb6d6451c7c9e451a580f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23da95530eb6d6451c7c9e451a580f42">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1F_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1F_3&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gab46b7186665f5308cd2ca52acfb63e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab46b7186665f5308cd2ca52acfb63e72">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1PSC&#160;&#160;&#160;((uint16_t)0x000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC1PSC[1:0] bits (Input Capture 1 Prescaler) </p>

</div>
</div>
<a id="ga05673358a44aeaa56daefca67341b29d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05673358a44aeaa56daefca67341b29d">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1PSC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1PSC_0&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaf42b75da9b2f127dca98b6ca616f7add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf42b75da9b2f127dca98b6ca616f7add">&#9670;&nbsp;</a></span>TIM_CCMR1_IC1PSC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC1PSC_1&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga2b942752d686c23323880ff576e7dffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b942752d686c23323880ff576e7dffb">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC2F[3:0] bits (Input Capture 2 Filter) </p>

</div>
</div>
<a id="ga5d75acd7072f28844074702683d8493f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d75acd7072f28844074702683d8493f">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2F_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga40e49318b54b16bda6fd7feea7c9a7dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40e49318b54b16bda6fd7feea7c9a7dd">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2F_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga932148c784f5cbee4dfcafcbadaf0107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga932148c784f5cbee4dfcafcbadaf0107">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2F_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F_2&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gafece48b6f595ef9717d523fa23cea1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafece48b6f595ef9717d523fa23cea1e8">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2F_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2F_3&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga5e8e704f9ce5742f45e15e3b3126aa9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e8e704f9ce5742f45e15e3b3126aa9d">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2PSC&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC2PSC[1:0] bits (Input Capture 2 Prescaler) </p>

</div>
</div>
<a id="ga39206b27b5b1c5941b2a14ee8e2f1223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39206b27b5b1c5941b2a14ee8e2f1223">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2PSC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2PSC_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gae861d74943f3c045421f9fdc8b966841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae861d74943f3c045421f9fdc8b966841">&#9670;&nbsp;</a></span>TIM_CCMR1_IC2PSC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_IC2PSC_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga8f44c50cf9928d2afab014e2ca29baba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f44c50cf9928d2afab014e2ca29baba">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1CE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1CE&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 1Clear Enable </p>

</div>
</div>
<a id="gab9c5878e85ce02c22d8a374deebd1b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9c5878e85ce02c22d8a374deebd1b6e">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1FE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 1 Fast enable </p>

</div>
</div>
<a id="ga6ddb3dc889733e71d812baa3873cb13b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ddb3dc889733e71d812baa3873cb13b">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1M&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OC1M[2:0] bits (Output Compare 1 Mode) </p>

</div>
</div>
<a id="ga410a4752a98081bad8ab3f72b28e7c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga410a4752a98081bad8ab3f72b28e7c5f">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1M_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1M_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga8b5f6ec25063483641d6dc065d96d2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b5f6ec25063483641d6dc065d96d2b5">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1M_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1M_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac024f6b9972b940925ab5786ee38701b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac024f6b9972b940925ab5786ee38701b">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1M_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1M_2&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga1aa54ddf87a4b339881a8d5368ec80eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1aa54ddf87a4b339881a8d5368ec80eb">&#9670;&nbsp;</a></span>TIM_CCMR1_OC1PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC1PE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 1 Preload enable </p>

</div>
</div>
<a id="ga19a8dd4ea04d262ec4e97b5c7a8677a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19a8dd4ea04d262ec4e97b5c7a8677a5">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2CE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2CE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 2 Clear Enable </p>

</div>
</div>
<a id="ga3bf610cf77c3c6c936ce7c4f85992e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bf610cf77c3c6c936ce7c4f85992e6c">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2FE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 2 Fast enable </p>

</div>
</div>
<a id="ga2326bafe64ba2ebdde908d66219eaa6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2326bafe64ba2ebdde908d66219eaa6f">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2M&#160;&#160;&#160;((uint16_t)0x7000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OC2M[2:0] bits (Output Compare 2 Mode) </p>

</div>
</div>
<a id="gadbb68b91da16ffd509a6c7a2a397083c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbb68b91da16ffd509a6c7a2a397083c">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2M_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2M_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaedb673b7e2c016191579de704eb842e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedb673b7e2c016191579de704eb842e4">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2M_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2M_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gad039a41e5fe97ddf904a0f9f95eb539e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad039a41e5fe97ddf904a0f9f95eb539e">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2M_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2M_2&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gabddbf508732039730125ab3e87e9d370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabddbf508732039730125ab3e87e9d370">&#9670;&nbsp;</a></span>TIM_CCMR1_OC2PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR1_OC2PE&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 2 Preload enable </p>

</div>
</div>
<a id="ga2eabcc7e322b02c9c406b3ff70308260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eabcc7e322b02c9c406b3ff70308260">&#9670;&nbsp;</a></span>TIM_CCMR2_CC3S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC3S&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CC3S[1:0] bits (Capture/Compare 3 Selection) </p>

</div>
</div>
<a id="ga68c04aea2e89f1e89bd323d6d6e5e6c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c04aea2e89f1e89bd323d6d6e5e6c0">&#9670;&nbsp;</a></span>TIM_CCMR2_CC3S_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC3S_0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga4bed6648aad6e8d16196246b355452dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bed6648aad6e8d16196246b355452dc">&#9670;&nbsp;</a></span>TIM_CCMR2_CC3S_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC3S_1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga294e216b50edd1c2f891143e1f971048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga294e216b50edd1c2f891143e1f971048">&#9670;&nbsp;</a></span>TIM_CCMR2_CC4S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC4S&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CC4S[1:0] bits (Capture/Compare 4 Selection) </p>

</div>
</div>
<a id="gabebaa6bffd90b32563bd0fc1ff4a9499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabebaa6bffd90b32563bd0fc1ff4a9499">&#9670;&nbsp;</a></span>TIM_CCMR2_CC4S_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC4S_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga6386ec77a3a451954325a1512d44f893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6386ec77a3a451954325a1512d44f893">&#9670;&nbsp;</a></span>TIM_CCMR2_CC4S_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_CC4S_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gad218af6bd1de72891e1b85d582b766cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad218af6bd1de72891e1b85d582b766cd">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC3F[3:0] bits (Input Capture 3 Filter) </p>

</div>
</div>
<a id="ga31d5450ebc9ac6ea833a2b341ceea061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31d5450ebc9ac6ea833a2b341ceea061">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3F_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga26f92a3f831685d6df7ab69e68181849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f92a3f831685d6df7ab69e68181849">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3F_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga5e7d7a3c2686a6e31adc1adf2ce65df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e7d7a3c2686a6e31adc1adf2ce65df9">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3F_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F_2&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga9696c3da027f2b292d077f1ab4cdd14b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9696c3da027f2b292d077f1ab4cdd14b">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3F_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3F_3&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gafc3d11f2e968752bc9ec7131c986c3a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc3d11f2e968752bc9ec7131c986c3a6">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3PSC&#160;&#160;&#160;((uint16_t)0x000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC3PSC[1:0] bits (Input Capture 3 Prescaler) </p>

</div>
</div>
<a id="ga588513395cbf8be6f4749c140fbf811c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga588513395cbf8be6f4749c140fbf811c">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3PSC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3PSC_0&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gacd27b9bdcc161c90dc1712074a66f29d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd27b9bdcc161c90dc1712074a66f29d">&#9670;&nbsp;</a></span>TIM_CCMR2_IC3PSC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC3PSC_1&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gad51653fd06a591294d432385e794a19e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad51653fd06a591294d432385e794a19e">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC4F[3:0] bits (Input Capture 4 Filter) </p>

</div>
</div>
<a id="ga7d5fc8b9a6ea27582cb6c25f9654888c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d5fc8b9a6ea27582cb6c25f9654888c">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4F_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gac4dcc1562c0c017493e4ee6b32354e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4dcc1562c0c017493e4ee6b32354e85">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4F_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga2b96de7db8b71ac7e414f247b871a53c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b96de7db8b71ac7e414f247b871a53c">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4F_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F_2&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga25d0f55e5b751f2caed6a943f5682a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25d0f55e5b751f2caed6a943f5682a09">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4F_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4F_3&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga6fd7591e2de10272f7fafb08cdd1b7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fd7591e2de10272f7fafb08cdd1b7b0">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4PSC&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC4PSC[1:0] bits (Input Capture 4 Prescaler) </p>

</div>
</div>
<a id="ga80f7d206409bc551eab06819e17451e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80f7d206409bc551eab06819e17451e4">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4PSC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4PSC_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaf6690f5e98e02addd5e75643767c6d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6690f5e98e02addd5e75643767c6d66">&#9670;&nbsp;</a></span>TIM_CCMR2_IC4PSC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_IC4PSC_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga4209d414df704ce96c54abb2ea2df66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4209d414df704ce96c54abb2ea2df66a">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3CE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3CE&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 3 Clear Enable </p>

</div>
</div>
<a id="gae6d8d2847058747ce23a648668ce4dba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6d8d2847058747ce23a648668ce4dba">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3FE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 3 Fast enable </p>

</div>
</div>
<a id="ga52095cae524adb237339bfee92e8168a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52095cae524adb237339bfee92e8168a">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3M&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OC3M[2:0] bits (Output Compare 3 Mode) </p>

</div>
</div>
<a id="ga899b26ffa9c5f30f143306b8598a537f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga899b26ffa9c5f30f143306b8598a537f">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3M_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3M_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga91476ae2cc3449facafcad82569e14f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91476ae2cc3449facafcad82569e14f8">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3M_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3M_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga20394da7afcada6c3fc455b05004cff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20394da7afcada6c3fc455b05004cff5">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3M_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3M_2&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga276fd2250d2b085b73ef51cb4c099d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga276fd2250d2b085b73ef51cb4c099d24">&#9670;&nbsp;</a></span>TIM_CCMR2_OC3PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC3PE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 3 Preload enable </p>

</div>
</div>
<a id="ga1447dfe94bdd234382bb1f43307ea5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1447dfe94bdd234382bb1f43307ea5c3">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4CE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4CE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 4 Clear Enable </p>

</div>
</div>
<a id="ga70dc197250c2699d470aea1a7a42ad57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70dc197250c2699d470aea1a7a42ad57">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4FE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 4 Fast enable </p>

</div>
</div>
<a id="gacbed61ff3ba57c7fe6d3386ce3b7af2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbed61ff3ba57c7fe6d3386ce3b7af2b">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4M&#160;&#160;&#160;((uint16_t)0x7000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OC4M[2:0] bits (Output Compare 4 Mode) </p>

</div>
</div>
<a id="gad866f52cce9ce32e3c0d181007b82de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad866f52cce9ce32e3c0d181007b82de5">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4M_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4M_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gafd97b1c86dd4953f3382fea317d165af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd97b1c86dd4953f3382fea317d165af">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4M_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4M_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga431e5cdc0f3dc02fa5a54aa5193ddbab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga431e5cdc0f3dc02fa5a54aa5193ddbab">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4M_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4M_2&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga3e951cd3f6593e321cf79b662a1deaaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e951cd3f6593e321cf79b662a1deaaa">&#9670;&nbsp;</a></span>TIM_CCMR2_OC4PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCMR2_OC4PE&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Compare 4 Preload enable </p>

</div>
</div>
<a id="gac927cc11eff415210dcf94657d8dfbe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac927cc11eff415210dcf94657d8dfbe0">&#9670;&nbsp;</a></span>TIM_CCR1_CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR1_CCR1&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 Value </p>

</div>
</div>
<a id="ga751e5efd90bdd1fd5f38609f3f5762ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751e5efd90bdd1fd5f38609f3f5762ba">&#9670;&nbsp;</a></span>TIM_CCR2_CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR2_CCR2&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 Value </p>

</div>
</div>
<a id="ga4e85064d37d387851e95c5c1f35315a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e85064d37d387851e95c5c1f35315a1">&#9670;&nbsp;</a></span>TIM_CCR3_CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR3_CCR3&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 Value </p>

</div>
</div>
<a id="ga15c9dd67a6701b5498926ae536773eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15c9dd67a6701b5498926ae536773eca">&#9670;&nbsp;</a></span>TIM_CCR4_CCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CCR4_CCR4&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 Value </p>

</div>
</div>
<a id="ga8bc45c0315de82c1c3a38a243bcd00fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bc45c0315de82c1c3a38a243bcd00fc">&#9670;&nbsp;</a></span>TIM_CNT_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CNT_CNT&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Counter Value </p>

</div>
</div>
<a id="ga4a3ad409f6b147cdcbafbfe29102f3fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a3ad409f6b147cdcbafbfe29102f3fd">&#9670;&nbsp;</a></span>TIM_CR1_ARPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_ARPE&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto-reload preload enable </p>

</div>
</div>
<a id="ga93d86355e5e3b399ed45e1ca83abed2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93d86355e5e3b399ed45e1ca83abed2a">&#9670;&nbsp;</a></span>TIM_CR1_CEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CEN&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Counter enable </p>

</div>
</div>
<a id="gacacc4ff7e5b75fd2e4e6b672ccd33a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacacc4ff7e5b75fd2e4e6b672ccd33a72">&#9670;&nbsp;</a></span>TIM_CR1_CKD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CKD&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CKD[1:0] bits (clock division) </p>

</div>
</div>
<a id="ga458d536d82aa3db7d227b0f00b36808f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga458d536d82aa3db7d227b0f00b36808f">&#9670;&nbsp;</a></span>TIM_CR1_CKD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CKD_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">&#9670;&nbsp;</a></span>TIM_CR1_CKD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CKD_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga352b3c389bde13dd6049de0afdd874f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga352b3c389bde13dd6049de0afdd874f1">&#9670;&nbsp;</a></span>TIM_CR1_CMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CMS&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMS[1:0] bits (Center-aligned mode selection) </p>

</div>
</div>
<a id="ga83ca6f7810aba73dc8c12f22092d97a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83ca6f7810aba73dc8c12f22092d97a2">&#9670;&nbsp;</a></span>TIM_CR1_CMS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CMS_0&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gab3ee4adcde3c001d3b97d2eae1730ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3ee4adcde3c001d3b97d2eae1730ea9">&#9670;&nbsp;</a></span>TIM_CR1_CMS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_CMS_1&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gacea10770904af189f3aaeb97b45722aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacea10770904af189f3aaeb97b45722aa">&#9670;&nbsp;</a></span>TIM_CR1_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Direction </p>

</div>
</div>
<a id="ga6d3d1488296350af6d36fbbf71905d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d3d1488296350af6d36fbbf71905d29">&#9670;&nbsp;</a></span>TIM_CR1_OPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_OPM&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>One pulse mode </p>

</div>
</div>
<a id="gaa4f2a9f0cf7b60e3c623af451f141f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4f2a9f0cf7b60e3c623af451f141f3c">&#9670;&nbsp;</a></span>TIM_CR1_UDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_UDIS&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update disable </p>

</div>
</div>
<a id="ga06c997c2c23e8bef7ca07579762c113b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06c997c2c23e8bef7ca07579762c113b">&#9670;&nbsp;</a></span>TIM_CR1_URS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR1_URS&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update request source </p>

</div>
</div>
<a id="gade656832d3ec303a2a7a422638dd560e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade656832d3ec303a2a7a422638dd560e">&#9670;&nbsp;</a></span>TIM_CR2_CCDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_CCDS&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare DMA Selection </p>

</div>
</div>
<a id="gaae22c9c1197107d6fa629f419a29541e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae22c9c1197107d6fa629f419a29541e">&#9670;&nbsp;</a></span>TIM_CR2_CCPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_CCPC&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare Preloaded Control </p>

</div>
</div>
<a id="gaf0328c1339b2b1633ef7a8db4c02d0d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0328c1339b2b1633ef7a8db4c02d0d5">&#9670;&nbsp;</a></span>TIM_CR2_CCUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_CCUS&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare Control Update Selection </p>

</div>
</div>
<a id="gaaa6987d980e5c4c71c7d0faa1eb97a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa6987d980e5c4c71c7d0faa1eb97a45">&#9670;&nbsp;</a></span>TIM_CR2_MMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_MMS&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MMS[2:0] bits (Master Mode Selection) </p>

</div>
</div>
<a id="gaf3e55308e84106d6501201e66bd46ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3e55308e84106d6501201e66bd46ab6">&#9670;&nbsp;</a></span>TIM_CR2_MMS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_MMS_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga4b1036929b0a4ba5bd5cced9b8e0f4c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">&#9670;&nbsp;</a></span>TIM_CR2_MMS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_MMS_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gacb74a815afdd856d51cfcf1ddf3fce6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb74a815afdd856d51cfcf1ddf3fce6a">&#9670;&nbsp;</a></span>TIM_CR2_MMS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_MMS_2&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga31b26bf058f88d771c33aff85ec89358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31b26bf058f88d771c33aff85ec89358">&#9670;&nbsp;</a></span>TIM_CR2_OIS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS1&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Idle state 1 (OC1 output) </p>

</div>
</div>
<a id="gae61f8d54923999fffb6db381e81f2b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61f8d54923999fffb6db381e81f2b69">&#9670;&nbsp;</a></span>TIM_CR2_OIS1N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS1N&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Idle state 1 (OC1N output) </p>

</div>
</div>
<a id="ga61467648a433bd887683b9a4760021fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61467648a433bd887683b9a4760021fa">&#9670;&nbsp;</a></span>TIM_CR2_OIS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS2&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Idle state 2 (OC2 output) </p>

</div>
</div>
<a id="ga769146db660b832f3ef26f892b567bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga769146db660b832f3ef26f892b567bd4">&#9670;&nbsp;</a></span>TIM_CR2_OIS2N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS2N&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Idle state 2 (OC2N output) </p>

</div>
</div>
<a id="gad974d7c91edf6f1bd47e892b3b6f7565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad974d7c91edf6f1bd47e892b3b6f7565">&#9670;&nbsp;</a></span>TIM_CR2_OIS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS3&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Idle state 3 (OC3 output) </p>

</div>
</div>
<a id="ga20fb9b62a7e8d114fbd180abd9f8ceae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20fb9b62a7e8d114fbd180abd9f8ceae">&#9670;&nbsp;</a></span>TIM_CR2_OIS3N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS3N&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Idle state 3 (OC3N output) </p>

</div>
</div>
<a id="gad644f2f4b26e46587abedc8d3164e56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad644f2f4b26e46587abedc8d3164e56e">&#9670;&nbsp;</a></span>TIM_CR2_OIS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_OIS4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Output Idle state 4 (OC4 output) </p>

</div>
</div>
<a id="gad07504497b70af628fa1aee8fe7ef63c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad07504497b70af628fa1aee8fe7ef63c">&#9670;&nbsp;</a></span>TIM_CR2_TI1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_CR2_TI1S&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TI1 Selection </p>

</div>
</div>
<a id="gabf9051ecac123cd89f9d2a835e4cde2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf9051ecac123cd89f9d2a835e4cde2e">&#9670;&nbsp;</a></span>TIM_DCR_DBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA&#160;&#160;&#160;((uint16_t)0x001F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBA[4:0] bits (DMA Base Address) </p>

</div>
</div>
<a id="gaaaf610e5fe4bb4b10736242df3b62bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaf610e5fe4bb4b10736242df3b62bba">&#9670;&nbsp;</a></span>TIM_DCR_DBA_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga9a0185643c163930e30f0a1cf5fe364e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a0185643c163930e30f0a1cf5fe364e">&#9670;&nbsp;</a></span>TIM_DCR_DBA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaaa5a89b93b97b0968a7d5563a18ab9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa5a89b93b97b0968a7d5563a18ab9d1">&#9670;&nbsp;</a></span>TIM_DCR_DBA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga105f44ff18cbbd4ff4d60368c9184430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga105f44ff18cbbd4ff4d60368c9184430">&#9670;&nbsp;</a></span>TIM_DCR_DBA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gabe1bc4b6dd7265dee2857f23d835b2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe1bc4b6dd7265dee2857f23d835b2dc">&#9670;&nbsp;</a></span>TIM_DCR_DBA_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBA_4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gab9e197a78484567d4c6093c28265f3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9e197a78484567d4c6093c28265f3eb">&#9670;&nbsp;</a></span>TIM_DCR_DBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL&#160;&#160;&#160;((uint16_t)0x1F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBL[4:0] bits (DMA Burst Length) </p>

</div>
</div>
<a id="ga677195c0b4892bb6717564c0528126a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga677195c0b4892bb6717564c0528126a9">&#9670;&nbsp;</a></span>TIM_DCR_DBL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gad427ba987877e491f7a2be60e320dbea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad427ba987877e491f7a2be60e320dbea">&#9670;&nbsp;</a></span>TIM_DCR_DBL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga369926f2a8ca5cf635ded9bb4619189c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga369926f2a8ca5cf635ded9bb4619189c">&#9670;&nbsp;</a></span>TIM_DCR_DBL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_2&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga7f1ec849c41d1abd46c528a4ac378c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f1ec849c41d1abd46c528a4ac378c03">&#9670;&nbsp;</a></span>TIM_DCR_DBL_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_3&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga607d7b87b1b4bf167aabad36f922a8f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga607d7b87b1b4bf167aabad36f922a8f9">&#9670;&nbsp;</a></span>TIM_DCR_DBL_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DCR_DBL_4&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga1fcb0d6d9fb7486a5901032fd81aef6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fcb0d6d9fb7486a5901032fd81aef6a">&#9670;&nbsp;</a></span>TIM_DIER_BIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_BIE&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Break interrupt enable </p>

</div>
</div>
<a id="gae181bb16ec916aba8ba86f58f745fdfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae181bb16ec916aba8ba86f58f745fdfd">&#9670;&nbsp;</a></span>TIM_DIER_CC1DE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC1DE&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 DMA request enable </p>

</div>
</div>
<a id="ga1ba7f7ca97eeaf6cc23cd6765c6bf678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">&#9670;&nbsp;</a></span>TIM_DIER_CC1IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC1IE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 interrupt enable </p>

</div>
</div>
<a id="ga58f97064991095b28c91028ca3cca28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58f97064991095b28c91028ca3cca28e">&#9670;&nbsp;</a></span>TIM_DIER_CC2DE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC2DE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 DMA request enable </p>

</div>
</div>
<a id="ga757c59b690770adebf33e20d3d9dec15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga757c59b690770adebf33e20d3d9dec15">&#9670;&nbsp;</a></span>TIM_DIER_CC2IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC2IE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 interrupt enable </p>

</div>
</div>
<a id="ga1567bff5dc0564b26a8b3cff1f0fe0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1567bff5dc0564b26a8b3cff1f0fe0a4">&#9670;&nbsp;</a></span>TIM_DIER_CC3DE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC3DE&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 DMA request enable </p>

</div>
</div>
<a id="ga4edf003f04bcf250bddf5ed284201c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4edf003f04bcf250bddf5ed284201c2e">&#9670;&nbsp;</a></span>TIM_DIER_CC3IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC3IE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 interrupt enable </p>

</div>
</div>
<a id="gaaba034412c54fa07024e516492748614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaba034412c54fa07024e516492748614">&#9670;&nbsp;</a></span>TIM_DIER_CC4DE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC4DE&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 DMA request enable </p>

</div>
</div>
<a id="ga6ad0f562a014572793b49fe87184338b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ad0f562a014572793b49fe87184338b">&#9670;&nbsp;</a></span>TIM_DIER_CC4IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_CC4IE&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 interrupt enable </p>

</div>
</div>
<a id="ga79c3fab9d33de953a0a7f7d6516c73bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79c3fab9d33de953a0a7f7d6516c73bc">&#9670;&nbsp;</a></span>TIM_DIER_COMDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_COMDE&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COM DMA request enable </p>

</div>
</div>
<a id="gade8a374e04740aac1ece248b868522fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade8a374e04740aac1ece248b868522fe">&#9670;&nbsp;</a></span>TIM_DIER_COMIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_COMIE&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COM interrupt enable </p>

</div>
</div>
<a id="ga5a752d4295f100708df9b8be5a7f439d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a752d4295f100708df9b8be5a7f439d">&#9670;&nbsp;</a></span>TIM_DIER_TDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_TDE&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trigger DMA request enable </p>

</div>
</div>
<a id="gaa755fef2c4e96c63f2ea1cd9a32f956a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa755fef2c4e96c63f2ea1cd9a32f956a">&#9670;&nbsp;</a></span>TIM_DIER_TIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_TIE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trigger interrupt enable </p>

</div>
</div>
<a id="gab9f47792b1c2f123464a2955f445c811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9f47792b1c2f123464a2955f445c811">&#9670;&nbsp;</a></span>TIM_DIER_UDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_UDE&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update DMA request enable </p>

</div>
</div>
<a id="ga5c6d3e0495e6c06da4bdd0ad8995a32b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c6d3e0495e6c06da4bdd0ad8995a32b">&#9670;&nbsp;</a></span>TIM_DIER_UIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DIER_UIE&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update interrupt enable </p>

</div>
</div>
<a id="ga1afa2fc02bcd75c15122c4eb87d6cf83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1afa2fc02bcd75c15122c4eb87d6cf83">&#9670;&nbsp;</a></span>TIM_DMAR_DMAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_DMAR_DMAB&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA register for burst accesses </p>

</div>
</div>
<a id="ga08c5635a0ac0ce5618485319a4fa0f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08c5635a0ac0ce5618485319a4fa0f18">&#9670;&nbsp;</a></span>TIM_EGR_BG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_BG&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Break Generation </p>

</div>
</div>
<a id="ga0a1318609761df5de5213e9e75b5aa6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a1318609761df5de5213e9e75b5aa6a">&#9670;&nbsp;</a></span>TIM_EGR_CC1G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC1G&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 Generation </p>

</div>
</div>
<a id="ga5423de00e86aeb8a4657a509af485055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5423de00e86aeb8a4657a509af485055">&#9670;&nbsp;</a></span>TIM_EGR_CC2G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC2G&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 Generation </p>

</div>
</div>
<a id="ga064d2030abccc099ded418fd81d6aa07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga064d2030abccc099ded418fd81d6aa07">&#9670;&nbsp;</a></span>TIM_EGR_CC3G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC3G&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 Generation </p>

</div>
</div>
<a id="ga1c4e5555dd3be8ab1e631d1053f4a305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c4e5555dd3be8ab1e631d1053f4a305">&#9670;&nbsp;</a></span>TIM_EGR_CC4G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_CC4G&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 Generation </p>

</div>
</div>
<a id="gadb06f8bb364307695c7d6a028391de7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb06f8bb364307695c7d6a028391de7b">&#9670;&nbsp;</a></span>TIM_EGR_COMG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_COMG&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare Control Update Generation </p>

</div>
</div>
<a id="ga2eabface433d6adaa2dee3df49852585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eabface433d6adaa2dee3df49852585">&#9670;&nbsp;</a></span>TIM_EGR_TG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_TG&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trigger Generation </p>

</div>
</div>
<a id="ga16f52a8e9aad153223405b965566ae91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16f52a8e9aad153223405b965566ae91">&#9670;&nbsp;</a></span>TIM_EGR_UG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_EGR_UG&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update Generation </p>

</div>
</div>
<a id="gaefb85e4000ddab0ada67c5964810da35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefb85e4000ddab0ada67c5964810da35">&#9670;&nbsp;</a></span>TIM_PSC_PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_PSC_PSC&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Prescaler Value </p>

</div>
</div>
<a id="gadcef8f28580e36cdfda3be1f7561afc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcef8f28580e36cdfda3be1f7561afc7">&#9670;&nbsp;</a></span>TIM_RCR_REP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_RCR_REP&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Repetition Counter Value </p>

</div>
</div>
<a id="ga331a1d5f39d5f47b5409054e693fc651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga331a1d5f39d5f47b5409054e693fc651">&#9670;&nbsp;</a></span>TIM_SMCR_ECE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ECE&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External clock enable </p>

</div>
</div>
<a id="gae2ed8b32d9eb8eea251bd1dac4f34668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2ed8b32d9eb8eea251bd1dac4f34668">&#9670;&nbsp;</a></span>TIM_SMCR_ETF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETF[3:0] bits (External trigger filter) </p>

</div>
</div>
<a id="ga43745c2894cfc1e5ee619ac85d8d5a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43745c2894cfc1e5ee619ac85d8d5a62">&#9670;&nbsp;</a></span>TIM_SMCR_ETF_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF_0&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga661e6cce23553cf0ad3a60d8573b9a2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga661e6cce23553cf0ad3a60d8573b9a2c">&#9670;&nbsp;</a></span>TIM_SMCR_ETF_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF_1&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gafb5528381fb64ffbcc719de478391ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb5528381fb64ffbcc719de478391ae2">&#9670;&nbsp;</a></span>TIM_SMCR_ETF_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF_2&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga6082700946fc61a6f9d6209e258fcc14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6082700946fc61a6f9d6209e258fcc14">&#9670;&nbsp;</a></span>TIM_SMCR_ETF_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETF_3&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga2a5f335c3d7a4f82d1e91dc1511e3322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a5f335c3d7a4f82d1e91dc1511e3322">&#9670;&nbsp;</a></span>TIM_SMCR_ETP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETP&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External trigger polarity </p>

</div>
</div>
<a id="ga0ebb9e631876435e276211d88e797386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ebb9e631876435e276211d88e797386">&#9670;&nbsp;</a></span>TIM_SMCR_ETPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETPS&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETPS[1:0] bits (External trigger prescaler) </p>

</div>
</div>
<a id="ga00b43cd09557a69ed10471ed76b228d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00b43cd09557a69ed10471ed76b228d8">&#9670;&nbsp;</a></span>TIM_SMCR_ETPS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETPS_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gabf12f04862dbc92ca238d1518b27b16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf12f04862dbc92ca238d1518b27b16b">&#9670;&nbsp;</a></span>TIM_SMCR_ETPS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_ETPS_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga52101db4ca2c7b3003f1b16a49b2032c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52101db4ca2c7b3003f1b16a49b2032c">&#9670;&nbsp;</a></span>TIM_SMCR_MSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_MSM&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master/slave mode </p>

</div>
</div>
<a id="gae92349731a6107e0f3a251b44a67c7ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae92349731a6107e0f3a251b44a67c7ea">&#9670;&nbsp;</a></span>TIM_SMCR_SMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_SMS&#160;&#160;&#160;((uint16_t)0x0007)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMS[2:0] bits (Slave mode selection) </p>

</div>
</div>
<a id="ga7d1ebece401aeb12abd466d2eafa78b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d1ebece401aeb12abd466d2eafa78b2">&#9670;&nbsp;</a></span>TIM_SMCR_SMS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_SMS_0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaa980a3121ab6cda5a4a42b959da8421e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa980a3121ab6cda5a4a42b959da8421e">&#9670;&nbsp;</a></span>TIM_SMCR_SMS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_SMS_1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga63847fc3c71f582403e6301b1229c3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63847fc3c71f582403e6301b1229c3ed">&#9670;&nbsp;</a></span>TIM_SMCR_SMS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_SMS_2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga8680e719bca2b672d850504220ae51fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8680e719bca2b672d850504220ae51fc">&#9670;&nbsp;</a></span>TIM_SMCR_TS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_TS&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TS[2:0] bits (Trigger selection) </p>

</div>
</div>
<a id="ga8d1f040f9259acb3c2fba7b0c7eb3d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d1f040f9259acb3c2fba7b0c7eb3d96">&#9670;&nbsp;</a></span>TIM_SMCR_TS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_TS_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gacb82212fcc89166a43ff97542da9182d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb82212fcc89166a43ff97542da9182d">&#9670;&nbsp;</a></span>TIM_SMCR_TS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_TS_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gacf0dbaf4a2ec8759f283f82a958ef6a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf0dbaf4a2ec8759f283f82a958ef6a8">&#9670;&nbsp;</a></span>TIM_SMCR_TS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SMCR_TS_2&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga6d52cd5a57c9a26b0d993c93d9875097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d52cd5a57c9a26b0d993c93d9875097">&#9670;&nbsp;</a></span>TIM_SR_BIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_BIF&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Break interrupt Flag </p>

</div>
</div>
<a id="ga449a61344a97608d85384c29f003c0e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga449a61344a97608d85384c29f003c0e9">&#9670;&nbsp;</a></span>TIM_SR_CC1IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC1IF&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 interrupt Flag </p>

</div>
</div>
<a id="ga819c4b27f8fa99b537c4407521f9780c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga819c4b27f8fa99b537c4407521f9780c">&#9670;&nbsp;</a></span>TIM_SR_CC1OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC1OF&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 1 Overcapture Flag </p>

</div>
</div>
<a id="ga25a48bf099467169aa50464fbf462bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25a48bf099467169aa50464fbf462bd8">&#9670;&nbsp;</a></span>TIM_SR_CC2IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC2IF&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 interrupt Flag </p>

</div>
</div>
<a id="ga3b7798da5863d559ea9a642af6658050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b7798da5863d559ea9a642af6658050">&#9670;&nbsp;</a></span>TIM_SR_CC2OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC2OF&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 2 Overcapture Flag </p>

</div>
</div>
<a id="gad3cf234a1059c0a04799e88382cdc0f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3cf234a1059c0a04799e88382cdc0f2">&#9670;&nbsp;</a></span>TIM_SR_CC3IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC3IF&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 interrupt Flag </p>

</div>
</div>
<a id="gaf7a2d4c831eb641ba082156e41d03358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7a2d4c831eb641ba082156e41d03358">&#9670;&nbsp;</a></span>TIM_SR_CC3OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC3OF&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 3 Overcapture Flag </p>

</div>
</div>
<a id="gacade8a06303bf216bfb03140c7e16cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacade8a06303bf216bfb03140c7e16cac">&#9670;&nbsp;</a></span>TIM_SR_CC4IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC4IF&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 interrupt Flag </p>

</div>
</div>
<a id="ga81ba979e8309b66808e06e4de34bc740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81ba979e8309b66808e06e4de34bc740">&#9670;&nbsp;</a></span>TIM_SR_CC4OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_CC4OF&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture/Compare 4 Overcapture Flag </p>

</div>
</div>
<a id="ga91775c029171c4585e9cca6ebf1cd57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91775c029171c4585e9cca6ebf1cd57a">&#9670;&nbsp;</a></span>TIM_SR_COMIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_COMIF&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COM interrupt Flag </p>

</div>
</div>
<a id="ga7c8b16f3ced6ec03e9001276b134846e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c8b16f3ced6ec03e9001276b134846e">&#9670;&nbsp;</a></span>TIM_SR_TIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_TIF&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Trigger interrupt Flag </p>

</div>
</div>
<a id="gac8c03fabc10654d2a3f76ea40fcdbde6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8c03fabc10654d2a3f76ea40fcdbde6">&#9670;&nbsp;</a></span>TIM_SR_UIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_SR_UIF&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Update interrupt Flag </p>

</div>
</div>
<a id="ga9dfae31be4ec2c8a3b0905eff30c7046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dfae31be4ec2c8a3b0905eff30c7046">&#9670;&nbsp;</a></span>USART_BRR_DIV_Fraction</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BRR_DIV_Fraction&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fraction of USARTDIV </p>

</div>
</div>
<a id="ga60cfa3802798306b86231f828ed2e71e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60cfa3802798306b86231f828ed2e71e">&#9670;&nbsp;</a></span>USART_BRR_DIV_Mantissa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BRR_DIV_Mantissa&#160;&#160;&#160;((uint16_t)0xFFF0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mantissa of USARTDIV </p>

</div>
</div>
<a id="ga5221d09eebd12445a20f221bf98066f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5221d09eebd12445a20f221bf98066f8">&#9670;&nbsp;</a></span>USART_CR1_IDLEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_IDLEIE&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IDLE Interrupt Enable </p>

</div>
</div>
<a id="ga95f0288b9c6aaeca7cb6550a2e6833e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95f0288b9c6aaeca7cb6550a2e6833e2">&#9670;&nbsp;</a></span>USART_CR1_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_M&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Word length </p>

</div>
</div>
<a id="gaed6caeb0cb48f1a7b34090f31a92a8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed6caeb0cb48f1a7b34090f31a92a8e2">&#9670;&nbsp;</a></span>USART_CR1_OVER8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_OVER8&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Oversmapling 8-bits </p>

</div>
</div>
<a id="ga60f8fcf084f9a8514efafb617c70b074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60f8fcf084f9a8514efafb617c70b074">&#9670;&nbsp;</a></span>USART_CR1_PCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PCE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Control Enable </p>

</div>
</div>
<a id="ga27405d413b6d355ccdb076d52fef6875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27405d413b6d355ccdb076d52fef6875">&#9670;&nbsp;</a></span>USART_CR1_PEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PEIE&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE Interrupt Enable </p>

</div>
</div>
<a id="ga2e159d36ab2c93a2c1942df60e9eebbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e159d36ab2c93a2c1942df60e9eebbe">&#9670;&nbsp;</a></span>USART_CR1_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PS&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Selection </p>

</div>
</div>
<a id="gada0d5d407a22264de847bc1b40a17aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada0d5d407a22264de847bc1b40a17aeb">&#9670;&nbsp;</a></span>USART_CR1_RE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Enable </p>

</div>
</div>
<a id="gaa7d61ab5a4e2beaa3f591c56bd15a27b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7d61ab5a4e2beaa3f591c56bd15a27b">&#9670;&nbsp;</a></span>USART_CR1_RWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RWU&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver wakeup </p>

</div>
</div>
<a id="ga91118f867adfdb2e805beea86666de04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91118f867adfdb2e805beea86666de04">&#9670;&nbsp;</a></span>USART_CR1_RXNEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RXNEIE&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXNE Interrupt Enable </p>

</div>
</div>
<a id="gac457c519baa28359ab7959fbe0c5cda1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac457c519baa28359ab7959fbe0c5cda1">&#9670;&nbsp;</a></span>USART_CR1_SBK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_SBK&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Send Break </p>

</div>
</div>
<a id="gaa17130690a1ca95b972429eb64d4254e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa17130690a1ca95b972429eb64d4254e">&#9670;&nbsp;</a></span>USART_CR1_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TCIE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Complete Interrupt Enable </p>

</div>
</div>
<a id="gade7f090b04fd78b755b43357ecaa9622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade7f090b04fd78b755b43357ecaa9622">&#9670;&nbsp;</a></span>USART_CR1_TE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter Enable </p>

</div>
</div>
<a id="ga70422871d15f974b464365e7fe1877e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70422871d15f974b464365e7fe1877e9">&#9670;&nbsp;</a></span>USART_CR1_TXEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TXEIE&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PE Interrupt Enable </p>

</div>
</div>
<a id="ga2bb650676aaae4a5203f372d497d5947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bb650676aaae4a5203f372d497d5947">&#9670;&nbsp;</a></span>USART_CR1_UE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_UE&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Enable </p>

</div>
</div>
<a id="gad831dfc169fcf14b7284984dbecf322d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad831dfc169fcf14b7284984dbecf322d">&#9670;&nbsp;</a></span>USART_CR1_WAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_WAKE&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wakeup method </p>

</div>
</div>
<a id="ga3ee77fac25142271ad56d49685e518b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ee77fac25142271ad56d49685e518b3">&#9670;&nbsp;</a></span>USART_CR2_ADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_ADD&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address of the USART node </p>

</div>
</div>
<a id="ga42a396cde02ffa0c4d3fd9817b6af853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42a396cde02ffa0c4d3fd9817b6af853">&#9670;&nbsp;</a></span>USART_CR2_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CLKEN&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Enable </p>

</div>
</div>
<a id="ga362976ce813e58310399d113d2cf09cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga362976ce813e58310399d113d2cf09cb">&#9670;&nbsp;</a></span>USART_CR2_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CPHA&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Phase </p>

</div>
</div>
<a id="gafbb4336ac93d94d4e78f9fb7b3a0dc68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb4336ac93d94d4e78f9fb7b3a0dc68">&#9670;&nbsp;</a></span>USART_CR2_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CPOL&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Polarity </p>

</div>
</div>
<a id="ga4a62e93ae7864e89622bdd92508b615e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a62e93ae7864e89622bdd92508b615e">&#9670;&nbsp;</a></span>USART_CR2_LBCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LBCL&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Bit Clock pulse </p>

</div>
</div>
<a id="gaa02ef5d22553f028ea48e5d9f08192b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa02ef5d22553f028ea48e5d9f08192b4">&#9670;&nbsp;</a></span>USART_CR2_LBDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LBDIE&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN Break Detection Interrupt Enable </p>

</div>
</div>
<a id="ga7f9bc41700717fd93548e0e95b6072ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f9bc41700717fd93548e0e95b6072ed">&#9670;&nbsp;</a></span>USART_CR2_LBDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LBDL&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN Break Detection Length </p>

</div>
</div>
<a id="gac8931efa62c29d92f5c0ec5a05f907ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8931efa62c29d92f5c0ec5a05f907ef">&#9670;&nbsp;</a></span>USART_CR2_LINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LINEN&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN mode enable </p>

</div>
</div>
<a id="gaf993e483318ebcecffd18649de766dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf993e483318ebcecffd18649de766dc6">&#9670;&nbsp;</a></span>USART_CR2_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOP[1:0] bits (STOP bits) </p>

</div>
</div>
<a id="gaee6ee01c6e5325b378b2209ef20d0a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee6ee01c6e5325b378b2209ef20d0a61">&#9670;&nbsp;</a></span>USART_CR2_STOP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga2b24d14f0e5d1c76c878b08aad44d02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b24d14f0e5d1c76c878b08aad44d02b">&#9670;&nbsp;</a></span>USART_CR2_STOP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa125f026b1ca2d76eab48b191baed265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa125f026b1ca2d76eab48b191baed265">&#9670;&nbsp;</a></span>USART_CR3_CTSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_CTSE&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTS Enable </p>

</div>
</div>
<a id="ga636d5ec2e9556949fc68d13ad45a1e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga636d5ec2e9556949fc68d13ad45a1e90">&#9670;&nbsp;</a></span>USART_CR3_CTSIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_CTSIE&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTS Interrupt Enable </p>

</div>
</div>
<a id="gaff130f15493c765353ec2fd605667c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff130f15493c765353ec2fd605667c5a">&#9670;&nbsp;</a></span>USART_CR3_DMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DMAR&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Enable Receiver </p>

</div>
</div>
<a id="ga5bb515d3814d448f84e2c98bf44f3993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bb515d3814d448f84e2c98bf44f3993">&#9670;&nbsp;</a></span>USART_CR3_DMAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DMAT&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Enable Transmitter </p>

</div>
</div>
<a id="gaaed1a39c551b1641128f81893ff558d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaed1a39c551b1641128f81893ff558d0">&#9670;&nbsp;</a></span>USART_CR3_EIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_EIE&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a id="gac71129810fab0b46d91161a39e3f8d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac71129810fab0b46d91161a39e3f8d01">&#9670;&nbsp;</a></span>USART_CR3_HDSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_HDSEL&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half-Duplex Selection </p>

</div>
</div>
<a id="ga31c66373bfbae7724c836ac63b8411dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31c66373bfbae7724c836ac63b8411dd">&#9670;&nbsp;</a></span>USART_CR3_IREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_IREN&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IrDA mode Enable </p>

</div>
</div>
<a id="ga22af8d399f1adda62e31186f0309af80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22af8d399f1adda62e31186f0309af80">&#9670;&nbsp;</a></span>USART_CR3_IRLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_IRLP&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IrDA Low-Power </p>

</div>
</div>
<a id="ga3f3b70b2ee9ff0b59e952fd7ab04373c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f3b70b2ee9ff0b59e952fd7ab04373c">&#9670;&nbsp;</a></span>USART_CR3_NACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_NACK&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Smartcard NACK enable </p>

</div>
</div>
<a id="ga9a96fb1a7beab602cbc8cb0393593826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a96fb1a7beab602cbc8cb0393593826">&#9670;&nbsp;</a></span>USART_CR3_ONEBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_ONEBIT&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>One Bit method </p>

</div>
</div>
<a id="ga7c5d6fcd84a4728cda578a0339b4cac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c5d6fcd84a4728cda578a0339b4cac2">&#9670;&nbsp;</a></span>USART_CR3_RTSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_RTSE&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTS Enable </p>

</div>
</div>
<a id="ga9180b9249a26988f71d4bb2b0c3eec27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9180b9249a26988f71d4bb2b0c3eec27">&#9670;&nbsp;</a></span>USART_CR3_SCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_SCEN&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Smartcard mode enable </p>

</div>
</div>
<a id="gad84ad1e1d0202b41021e2d6e40486bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad84ad1e1d0202b41021e2d6e40486bff">&#9670;&nbsp;</a></span>USART_DR_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_DR_DR&#160;&#160;&#160;((uint16_t)0x01FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data value </p>

</div>
</div>
<a id="ga8e927fad0bfa430f54007e158e01f43b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e927fad0bfa430f54007e158e01f43b">&#9670;&nbsp;</a></span>USART_GTPR_GT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_GT&#160;&#160;&#160;((uint16_t)0xFF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Guard time value </p>

</div>
</div>
<a id="gaa0b423f0f4baf7d510ea70477e5c9203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0b423f0f4baf7d510ea70477e5c9203">&#9670;&nbsp;</a></span>USART_GTPR_PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSC[7:0] bits (Prescaler value) </p>

</div>
</div>
<a id="ga2c49c90d83a0e3746b56b2a0a3b0ddcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">&#9670;&nbsp;</a></span>USART_GTPR_PSC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga8eab5000ab993991d0da8ffbd386c92b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eab5000ab993991d0da8ffbd386c92b">&#9670;&nbsp;</a></span>USART_GTPR_PSC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">&#9670;&nbsp;</a></span>USART_GTPR_PSC_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga1b6b237fcac675f8f047c4ff64248486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b6b237fcac675f8f047c4ff64248486">&#9670;&nbsp;</a></span>USART_GTPR_PSC_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gad1c0e92df8edb974008b3d37d12f655a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1c0e92df8edb974008b3d37d12f655a">&#9670;&nbsp;</a></span>USART_GTPR_PSC_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga12dda4877432bc181c9684b0830b1b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12dda4877432bc181c9684b0830b1b7b">&#9670;&nbsp;</a></span>USART_GTPR_PSC_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga045e834b03e7a06b2005a13923af424a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga045e834b03e7a06b2005a13923af424a">&#9670;&nbsp;</a></span>USART_GTPR_PSC_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_6&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="gad3da67d3c9c3abf436098a86477d2dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3da67d3c9c3abf436098a86477d2dfc">&#9670;&nbsp;</a></span>USART_GTPR_PSC_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR_PSC_7&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a id="ga9250ae2793db0541e6c4bb8837424541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9250ae2793db0541e6c4bb8837424541">&#9670;&nbsp;</a></span>USART_SR_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_CTS&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTS Flag </p>

</div>
</div>
<a id="ga9eb6fd3f820bd12e0b5a981de1894804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eb6fd3f820bd12e0b5a981de1894804">&#9670;&nbsp;</a></span>USART_SR_FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_FE&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Framing Error </p>

</div>
</div>
<a id="ga336fa8c9965ce18c10972ac80ded611f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga336fa8c9965ce18c10972ac80ded611f">&#9670;&nbsp;</a></span>USART_SR_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_IDLE&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IDLE line detected </p>

</div>
</div>
<a id="ga5b868b59576f42421226d35628c6b628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b868b59576f42421226d35628c6b628">&#9670;&nbsp;</a></span>USART_SR_LBD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_LBD&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN Break Detection Flag </p>

</div>
</div>
<a id="ga8938468c5666a8305ade6d80d467c572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8938468c5666a8305ade6d80d467c572">&#9670;&nbsp;</a></span>USART_SR_NE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_NE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Noise Error Flag </p>

</div>
</div>
<a id="ga4560fc7a60df4bdf402fc7219ae7b558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4560fc7a60df4bdf402fc7219ae7b558">&#9670;&nbsp;</a></span>USART_SR_ORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_ORE&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OverRun Error </p>

</div>
</div>
<a id="gac88be3484245af8c1b271ae5c1b97a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac88be3484245af8c1b271ae5c1b97a14">&#9670;&nbsp;</a></span>USART_SR_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_PE&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Error </p>

</div>
</div>
<a id="gaa0c99e2bb265b3d58a91aca7a93f7836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0c99e2bb265b3d58a91aca7a93f7836">&#9670;&nbsp;</a></span>USART_SR_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_RXNE&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read Data Register Not Empty </p>

</div>
</div>
<a id="ga76229b05ac37a5a688e6ba45851a29f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76229b05ac37a5a688e6ba45851a29f1">&#9670;&nbsp;</a></span>USART_SR_TC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_TC&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Complete </p>

</div>
</div>
<a id="ga65e9cddf0890113d405342f1d8b5b980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65e9cddf0890113d405342f1d8b5b980">&#9670;&nbsp;</a></span>USART_SR_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_TXE&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Data Register Empty </p>

</div>
</div>
<a id="gaee2b98ee0d9a41d8836f8580e863ca11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee2b98ee0d9a41d8836f8580e863ca11">&#9670;&nbsp;</a></span>USB_ADDR0_RX_ADDR0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR0_RX_ADDR0_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 0 </p>

</div>
</div>
<a id="gae45ee53c334b9a5b7a76c6a67a8cb5b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae45ee53c334b9a5b7a76c6a67a8cb5b9">&#9670;&nbsp;</a></span>USB_ADDR0_TX_ADDR0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR0_TX_ADDR0_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 0 </p>

</div>
</div>
<a id="ga8f6f7121f0fcf86c1f6cb40320c9fce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f6f7121f0fcf86c1f6cb40320c9fce3">&#9670;&nbsp;</a></span>USB_ADDR1_RX_ADDR1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR1_RX_ADDR1_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 1 </p>

</div>
</div>
<a id="ga3a69f827b92180ac727ef2b71053ffe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a69f827b92180ac727ef2b71053ffe9">&#9670;&nbsp;</a></span>USB_ADDR1_TX_ADDR1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR1_TX_ADDR1_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 1 </p>

</div>
</div>
<a id="ga4ce92de63cc930b0686aa703451670e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ce92de63cc930b0686aa703451670e7">&#9670;&nbsp;</a></span>USB_ADDR2_RX_ADDR2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR2_RX_ADDR2_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 2 </p>

</div>
</div>
<a id="ga3e5882d2f9c800f802d512460f64cc27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e5882d2f9c800f802d512460f64cc27">&#9670;&nbsp;</a></span>USB_ADDR2_TX_ADDR2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR2_TX_ADDR2_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 2 </p>

</div>
</div>
<a id="ga5c912baa8640f44ffdad020a9cf3eda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c912baa8640f44ffdad020a9cf3eda7">&#9670;&nbsp;</a></span>USB_ADDR3_RX_ADDR3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR3_RX_ADDR3_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 3 </p>

</div>
</div>
<a id="gab1b688d42257abdcc81b89db80a2ff92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b688d42257abdcc81b89db80a2ff92">&#9670;&nbsp;</a></span>USB_ADDR3_TX_ADDR3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR3_TX_ADDR3_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 3 </p>

</div>
</div>
<a id="ga1a18d4c41c96e4d6030040017e5749c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a18d4c41c96e4d6030040017e5749c5">&#9670;&nbsp;</a></span>USB_ADDR4_RX_ADDR4_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR4_RX_ADDR4_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 4 </p>

</div>
</div>
<a id="ga83f5b7d19cee8505299d4878ccc5575e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83f5b7d19cee8505299d4878ccc5575e">&#9670;&nbsp;</a></span>USB_ADDR4_TX_ADDR4_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR4_TX_ADDR4_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 4 </p>

</div>
</div>
<a id="gacd684a969affde01213327484282ad85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd684a969affde01213327484282ad85">&#9670;&nbsp;</a></span>USB_ADDR5_RX_ADDR5_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR5_RX_ADDR5_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 5 </p>

</div>
</div>
<a id="ga87638ae40365a8baf258baeccb812129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87638ae40365a8baf258baeccb812129">&#9670;&nbsp;</a></span>USB_ADDR5_TX_ADDR5_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR5_TX_ADDR5_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 5 </p>

</div>
</div>
<a id="ga8fc7d1677761257a68f9fbdd9f0cfea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fc7d1677761257a68f9fbdd9f0cfea6">&#9670;&nbsp;</a></span>USB_ADDR6_RX_ADDR6_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR6_RX_ADDR6_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 6 </p>

</div>
</div>
<a id="ga1083183ce6a94d63d89476d2578f17d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1083183ce6a94d63d89476d2578f17d7">&#9670;&nbsp;</a></span>USB_ADDR6_TX_ADDR6_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR6_TX_ADDR6_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 6 </p>

</div>
</div>
<a id="ga54a15bf0bc533eb9b0f9277287b40006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54a15bf0bc533eb9b0f9277287b40006">&#9670;&nbsp;</a></span>USB_ADDR7_RX_ADDR7_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR7_RX_ADDR7_RX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Buffer Address 7 </p>

</div>
</div>
<a id="ga058df52c30718664b5d445d549305904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga058df52c30718664b5d445d549305904">&#9670;&nbsp;</a></span>USB_ADDR7_TX_ADDR7_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ADDR7_TX_ADDR7_TX&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Buffer Address 7 </p>

</div>
</div>
<a id="ga36f0fc4eae4218739ae19da47d529829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36f0fc4eae4218739ae19da47d529829">&#9670;&nbsp;</a></span>USB_BTABLE_BTABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BTABLE_BTABLE&#160;&#160;&#160;((uint16_t)0xFFF8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Buffer Table Buffer descriptor table </p>

</div>
</div>
<a id="gaf00ba2990a5f24fb0e05802d82f24abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf00ba2990a5f24fb0e05802d82f24abc">&#9670;&nbsp;</a></span>USB_CNTR_CTRM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_CTRM&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer Interrupt Mask </p>

</div>
</div>
<a id="gaa5f7187f084256a9445a3cac84b11cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5f7187f084256a9445a3cac84b11cb5">&#9670;&nbsp;</a></span>USB_CNTR_ERRM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_ERRM&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Mask </p>

</div>
</div>
<a id="ga71fe7bddc1d39bf24e1bca420210f31c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71fe7bddc1d39bf24e1bca420210f31c">&#9670;&nbsp;</a></span>USB_CNTR_ESOFM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_ESOFM&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Expected Start Of Frame Interrupt Mask </p>

</div>
</div>
<a id="ga36c68275445560edf0ccb7aa76bc769f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36c68275445560edf0ccb7aa76bc769f">&#9670;&nbsp;</a></span>USB_CNTR_FRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_FRES&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Force USB Reset </p>

</div>
</div>
<a id="gaec679add6d4151c3b39e43a33e05466a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec679add6d4151c3b39e43a33e05466a">&#9670;&nbsp;</a></span>USB_CNTR_FSUSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_FSUSP&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Force suspend </p>

</div>
</div>
<a id="ga1f1470b7921ac311a949ec100cf0228a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f1470b7921ac311a949ec100cf0228a">&#9670;&nbsp;</a></span>USB_CNTR_LP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_LP_MODE&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low-power mode </p>

</div>
</div>
<a id="ga2829af32a785e947b469b2bb0702ac8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2829af32a785e947b469b2bb0702ac8d">&#9670;&nbsp;</a></span>USB_CNTR_PDWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_PDWN&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power down </p>

</div>
</div>
<a id="gaaf2a125a2e5bc4362faa7be62f6dafc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf2a125a2e5bc4362faa7be62f6dafc6">&#9670;&nbsp;</a></span>USB_CNTR_PMAOVRM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_PMAOVRM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Packet Memory Area Over / Underrun Interrupt Mask </p>

</div>
</div>
<a id="ga4542414ab68ac0a722f9f3853b5c7a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4542414ab68ac0a722f9f3853b5c7a84">&#9670;&nbsp;</a></span>USB_CNTR_RESETM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_RESETM&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET Interrupt Mask </p>

</div>
</div>
<a id="ga4dfc6611f4a04fd70dbe993d81d421e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dfc6611f4a04fd70dbe993d81d421e3">&#9670;&nbsp;</a></span>USB_CNTR_RESUME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_RESUME&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Resume request </p>

</div>
</div>
<a id="gae21d26a7822bae0b6cc512782a75d44e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae21d26a7822bae0b6cc512782a75d44e">&#9670;&nbsp;</a></span>USB_CNTR_SOFM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_SOFM&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Of Frame Interrupt Mask </p>

</div>
</div>
<a id="ga0ae46eb0e83618bc7267543b7e6beaea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ae46eb0e83618bc7267543b7e6beaea">&#9670;&nbsp;</a></span>USB_CNTR_SUSPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_SUSPM&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Suspend mode Interrupt Mask </p>

</div>
</div>
<a id="gaa88ca8d955846272e2541b8e13f29343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa88ca8d955846272e2541b8e13f29343">&#9670;&nbsp;</a></span>USB_CNTR_WKUPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CNTR_WKUPM&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wakeup Interrupt Mask </p>

</div>
</div>
<a id="gaeefaa008964bdd59f0ed9ddf4cd2ed2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeefaa008964bdd59f0ed9ddf4cd2ed2e">&#9670;&nbsp;</a></span>USB_COUNT0_RX_0_BLSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a id="gabd0a98aea86fdfacc1cfe9cadad7ee07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd0a98aea86fdfacc1cfe9cadad7ee07">&#9670;&nbsp;</a></span>USB_COUNT0_RX_0_COUNT0_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_COUNT0_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a id="gabb82ead106e311e0c84619fa34587bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb82ead106e311e0c84619fa34587bcd">&#9670;&nbsp;</a></span>USB_COUNT0_RX_0_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a id="ga506b3fb239fbb87afa7d2efb1f2a2ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga506b3fb239fbb87afa7d2efb1f2a2ce7">&#9670;&nbsp;</a></span>USB_COUNT0_RX_0_NUM_BLOCK_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga29484bb25ef911e36e082cdc4f5a0fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29484bb25ef911e36e082cdc4f5a0fa4">&#9670;&nbsp;</a></span>USB_COUNT0_RX_0_NUM_BLOCK_0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gadcc8d932a7d2487102ed799ac702e555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcc8d932a7d2487102ed799ac702e555">&#9670;&nbsp;</a></span>USB_COUNT0_RX_0_NUM_BLOCK_0_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaf76b3ced5cc0ccfea96d770f0149f219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf76b3ced5cc0ccfea96d770f0149f219">&#9670;&nbsp;</a></span>USB_COUNT0_RX_0_NUM_BLOCK_0_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga449760d8d9d094c5c19bf18c3e46a689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga449760d8d9d094c5c19bf18c3e46a689">&#9670;&nbsp;</a></span>USB_COUNT0_RX_0_NUM_BLOCK_0_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gaa5c46a3ac9c5283e9a3ee59ba06d2e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5c46a3ac9c5283e9a3ee59ba06d2e94">&#9670;&nbsp;</a></span>USB_COUNT0_RX_1_BLSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a id="gae8f135196c703a71f4e326d01bf1a0c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8f135196c703a71f4e326d01bf1a0c7">&#9670;&nbsp;</a></span>USB_COUNT0_RX_1_COUNT0_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_COUNT0_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a id="ga05050fce6b3909c5895758a441d280ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05050fce6b3909c5895758a441d280ed">&#9670;&nbsp;</a></span>USB_COUNT0_RX_1_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a id="ga7daa0d84fff66a85cc3f92d77cbbc767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7daa0d84fff66a85cc3f92d77cbbc767">&#9670;&nbsp;</a></span>USB_COUNT0_RX_1_NUM_BLOCK_1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga77b11974ba84ca452333b84de23a683d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77b11974ba84ca452333b84de23a683d">&#9670;&nbsp;</a></span>USB_COUNT0_RX_1_NUM_BLOCK_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga784adbc265dd5ba53a298d1cc2ee50ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga784adbc265dd5ba53a298d1cc2ee50ab">&#9670;&nbsp;</a></span>USB_COUNT0_RX_1_NUM_BLOCK_1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga42e21d2a0bf4043ca49f13bd502386f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42e21d2a0bf4043ca49f13bd502386f2">&#9670;&nbsp;</a></span>USB_COUNT0_RX_1_NUM_BLOCK_1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga3031e3c73a24634493bdadcb1ae024b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3031e3c73a24634493bdadcb1ae024b9">&#9670;&nbsp;</a></span>USB_COUNT0_RX_1_NUM_BLOCK_1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga58c255da617493dfc6a1ad5368683e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58c255da617493dfc6a1ad5368683e90">&#9670;&nbsp;</a></span>USB_COUNT0_RX_BLSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a id="ga88b8f138bd79d878fd6bc75781b31e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88b8f138bd79d878fd6bc75781b31e3d">&#9670;&nbsp;</a></span>USB_COUNT0_RX_COUNT0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_COUNT0_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a id="gaf16db460f896a78fecb0a08268b722cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf16db460f896a78fecb0a08268b722cb">&#9670;&nbsp;</a></span>USB_COUNT0_RX_NUM_BLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a id="ga4e9f21700e6a42c1da83c03b3a171c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e9f21700e6a42c1da83c03b3a171c6a">&#9670;&nbsp;</a></span>USB_COUNT0_RX_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga7ae8fd5c6023a7ca3055b4e1b6dface0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ae8fd5c6023a7ca3055b4e1b6dface0">&#9670;&nbsp;</a></span>USB_COUNT0_RX_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gace62d96a61d74274875079d890a9d505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace62d96a61d74274875079d890a9d505">&#9670;&nbsp;</a></span>USB_COUNT0_RX_NUM_BLOCK_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaf8df50dc4c9e28592e9571abab3be48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8df50dc4c9e28592e9571abab3be48c">&#9670;&nbsp;</a></span>USB_COUNT0_RX_NUM_BLOCK_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga8598416841142daa1bd67e7d111a5443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8598416841142daa1bd67e7d111a5443">&#9670;&nbsp;</a></span>USB_COUNT0_RX_NUM_BLOCK_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga8e05d74911c3f2f4b1cddcb38460614c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e05d74911c3f2f4b1cddcb38460614c">&#9670;&nbsp;</a></span>USB_COUNT0_TX_0_COUNT0_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_TX_0_COUNT0_TX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 0 (low) </p>

</div>
</div>
<a id="ga66b03301f59b970f09fff74d2a791cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66b03301f59b970f09fff74d2a791cf9">&#9670;&nbsp;</a></span>USB_COUNT0_TX_1_COUNT0_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_TX_1_COUNT0_TX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 0 (high) </p>

</div>
</div>
<a id="ga6466be66a32084aa426aeeca5ef74611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6466be66a32084aa426aeeca5ef74611">&#9670;&nbsp;</a></span>USB_COUNT0_TX_COUNT0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT0_TX_COUNT0_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 0 </p>

</div>
</div>
<a id="gadebc7a5b54043adb49da9b9e51e00d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadebc7a5b54043adb49da9b9e51e00d39">&#9670;&nbsp;</a></span>USB_COUNT1_RX_0_BLSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a id="gad806854db64e804920a3005cad144e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad806854db64e804920a3005cad144e33">&#9670;&nbsp;</a></span>USB_COUNT1_RX_0_COUNT1_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_COUNT1_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a id="ga142a1df236a2d80950df352a5cd8ab49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga142a1df236a2d80950df352a5cd8ab49">&#9670;&nbsp;</a></span>USB_COUNT1_RX_0_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a id="ga0518f94c4361d4124217e6a65a868b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0518f94c4361d4124217e6a65a868b00">&#9670;&nbsp;</a></span>USB_COUNT1_RX_0_NUM_BLOCK_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga1a2eaf3f44c1fae9411f562e5824a7b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a2eaf3f44c1fae9411f562e5824a7b9">&#9670;&nbsp;</a></span>USB_COUNT1_RX_0_NUM_BLOCK_0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaf8496248f78af8e025722724b505c2d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8496248f78af8e025722724b505c2d3">&#9670;&nbsp;</a></span>USB_COUNT1_RX_0_NUM_BLOCK_0_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga91af9576d467858984f67791a248e6e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91af9576d467858984f67791a248e6e7">&#9670;&nbsp;</a></span>USB_COUNT1_RX_0_NUM_BLOCK_0_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gacf75af61fa3d097673e3962d5328759d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf75af61fa3d097673e3962d5328759d">&#9670;&nbsp;</a></span>USB_COUNT1_RX_0_NUM_BLOCK_0_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga4fb7ab13751b1bb20927f93407e78d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fb7ab13751b1bb20927f93407e78d65">&#9670;&nbsp;</a></span>USB_COUNT1_RX_1_BLSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a id="gad02d00bc945a618aeace5e452c4ba253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad02d00bc945a618aeace5e452c4ba253">&#9670;&nbsp;</a></span>USB_COUNT1_RX_1_COUNT1_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_COUNT1_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a id="ga548b49b414b09518b7d53aa8d909dd3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga548b49b414b09518b7d53aa8d909dd3e">&#9670;&nbsp;</a></span>USB_COUNT1_RX_1_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a id="ga40fd3bcecfad1f9e86d62e9821f5b975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40fd3bcecfad1f9e86d62e9821f5b975">&#9670;&nbsp;</a></span>USB_COUNT1_RX_1_NUM_BLOCK_1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaf02e58910d5f8eb1b19747de91644f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02e58910d5f8eb1b19747de91644f36">&#9670;&nbsp;</a></span>USB_COUNT1_RX_1_NUM_BLOCK_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gacd017cd17e28cfa3e91b20f1ef6fce80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd017cd17e28cfa3e91b20f1ef6fce80">&#9670;&nbsp;</a></span>USB_COUNT1_RX_1_NUM_BLOCK_1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga6a344c7f66f4b101c7791d5fcc4b9387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a344c7f66f4b101c7791d5fcc4b9387">&#9670;&nbsp;</a></span>USB_COUNT1_RX_1_NUM_BLOCK_1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaf9e0aee385a54249b15731e1e2bc0ebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9e0aee385a54249b15731e1e2bc0ebb">&#9670;&nbsp;</a></span>USB_COUNT1_RX_1_NUM_BLOCK_1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gaf24d9a6da5f07f6e2d315877c5fb0925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf24d9a6da5f07f6e2d315877c5fb0925">&#9670;&nbsp;</a></span>USB_COUNT1_RX_BLSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a id="gad111b8464ce99b4eafce3627f3f6290a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad111b8464ce99b4eafce3627f3f6290a">&#9670;&nbsp;</a></span>USB_COUNT1_RX_COUNT1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_COUNT1_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a id="ga4ab1be6d4747c02c471043d8e54bb217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ab1be6d4747c02c471043d8e54bb217">&#9670;&nbsp;</a></span>USB_COUNT1_RX_NUM_BLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a id="gacb6ed54fd59e77e756bad640d49c69cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb6ed54fd59e77e756bad640d49c69cc">&#9670;&nbsp;</a></span>USB_COUNT1_RX_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga790c6f6b1abb553b10c72f3004d9446d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga790c6f6b1abb553b10c72f3004d9446d">&#9670;&nbsp;</a></span>USB_COUNT1_RX_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaaa42d8c47d90f4262eb6f156b2cfaf7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa42d8c47d90f4262eb6f156b2cfaf7c">&#9670;&nbsp;</a></span>USB_COUNT1_RX_NUM_BLOCK_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga681a6d2ddd4de93d7cf1a573d1901351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga681a6d2ddd4de93d7cf1a573d1901351">&#9670;&nbsp;</a></span>USB_COUNT1_RX_NUM_BLOCK_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gae0650bffd6e1c4fa53614884f036cd85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0650bffd6e1c4fa53614884f036cd85">&#9670;&nbsp;</a></span>USB_COUNT1_RX_NUM_BLOCK_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga3a8a1a09e0f6db50066db6392ad29ada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a8a1a09e0f6db50066db6392ad29ada">&#9670;&nbsp;</a></span>USB_COUNT1_TX_0_COUNT1_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_TX_0_COUNT1_TX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 1 (low) </p>

</div>
</div>
<a id="ga4f97f69dd4118bdd98b6c61348a3897b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f97f69dd4118bdd98b6c61348a3897b">&#9670;&nbsp;</a></span>USB_COUNT1_TX_1_COUNT1_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_TX_1_COUNT1_TX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 1 (high) </p>

</div>
</div>
<a id="gabe051d0cb7517877860a5a38e5e31373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe051d0cb7517877860a5a38e5e31373">&#9670;&nbsp;</a></span>USB_COUNT1_TX_COUNT1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT1_TX_COUNT1_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 1 </p>

</div>
</div>
<a id="ga89ed7be1ce46ae7952d51d38618d7a82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89ed7be1ce46ae7952d51d38618d7a82">&#9670;&nbsp;</a></span>USB_COUNT2_RX_0_BLSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a id="gad29fa5a39578290c4559d812c68751a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad29fa5a39578290c4559d812c68751a6">&#9670;&nbsp;</a></span>USB_COUNT2_RX_0_COUNT2_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_COUNT2_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a id="ga51249f809be2ee225513613e6b8189dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51249f809be2ee225513613e6b8189dd">&#9670;&nbsp;</a></span>USB_COUNT2_RX_0_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a id="gace1831486761d9efda4d1bb44899cb62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace1831486761d9efda4d1bb44899cb62">&#9670;&nbsp;</a></span>USB_COUNT2_RX_0_NUM_BLOCK_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga6ae2d71c7457670bc3e73864f6652e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ae2d71c7457670bc3e73864f6652e34">&#9670;&nbsp;</a></span>USB_COUNT2_RX_0_NUM_BLOCK_0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga9510ae0cc724af72c3b6abe96438613c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9510ae0cc724af72c3b6abe96438613c">&#9670;&nbsp;</a></span>USB_COUNT2_RX_0_NUM_BLOCK_0_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gab703e72c99a86356fc94975661ee3dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab703e72c99a86356fc94975661ee3dfa">&#9670;&nbsp;</a></span>USB_COUNT2_RX_0_NUM_BLOCK_0_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga0348126db3c9e40f3ed4eb77d256fd4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0348126db3c9e40f3ed4eb77d256fd4f">&#9670;&nbsp;</a></span>USB_COUNT2_RX_0_NUM_BLOCK_0_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gaf8e9c03223bb6f8e2977672a33e67510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8e9c03223bb6f8e2977672a33e67510">&#9670;&nbsp;</a></span>USB_COUNT2_RX_1_BLSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a id="gaaa3a9d85f8530c4249512470bf14a09a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa3a9d85f8530c4249512470bf14a09a">&#9670;&nbsp;</a></span>USB_COUNT2_RX_1_COUNT2_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_COUNT2_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a id="ga9f6d2a2f6909cbf3543629548ba51fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f6d2a2f6909cbf3543629548ba51fc2">&#9670;&nbsp;</a></span>USB_COUNT2_RX_1_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a id="ga6b0998980832f7ef957bec3547d041d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b0998980832f7ef957bec3547d041d8">&#9670;&nbsp;</a></span>USB_COUNT2_RX_1_NUM_BLOCK_1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga224166bbab0f16a95962d3c1e704e14e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga224166bbab0f16a95962d3c1e704e14e">&#9670;&nbsp;</a></span>USB_COUNT2_RX_1_NUM_BLOCK_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga7b53c6be129906d7d63d9b88384e7ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b53c6be129906d7d63d9b88384e7ed2">&#9670;&nbsp;</a></span>USB_COUNT2_RX_1_NUM_BLOCK_1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga50c773e3a2503f6c5e3e88b2d56f1d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50c773e3a2503f6c5e3e88b2d56f1d1d">&#9670;&nbsp;</a></span>USB_COUNT2_RX_1_NUM_BLOCK_1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gabb0cf76c39101eab6b9bd733c1f33716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb0cf76c39101eab6b9bd733c1f33716">&#9670;&nbsp;</a></span>USB_COUNT2_RX_1_NUM_BLOCK_1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga8133ed1eea2001d225d3d67ae3c6d295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8133ed1eea2001d225d3d67ae3c6d295">&#9670;&nbsp;</a></span>USB_COUNT2_RX_BLSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a id="ga91afa91a2ee7defcdf8d1ba838b73807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91afa91a2ee7defcdf8d1ba838b73807">&#9670;&nbsp;</a></span>USB_COUNT2_RX_COUNT2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_COUNT2_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a id="ga1902896254353e9344b99390c9443000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1902896254353e9344b99390c9443000">&#9670;&nbsp;</a></span>USB_COUNT2_RX_NUM_BLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a id="gaab5bad5394270a8023743caef811f8d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab5bad5394270a8023743caef811f8d0">&#9670;&nbsp;</a></span>USB_COUNT2_RX_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga30874750b9a8b3a1234dd9e75d80a141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30874750b9a8b3a1234dd9e75d80a141">&#9670;&nbsp;</a></span>USB_COUNT2_RX_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga5b60b2edd03d164ca17f45d2c45bd866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b60b2edd03d164ca17f45d2c45bd866">&#9670;&nbsp;</a></span>USB_COUNT2_RX_NUM_BLOCK_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaa9dffc0dd597466cff67431ff448acbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9dffc0dd597466cff67431ff448acbc">&#9670;&nbsp;</a></span>USB_COUNT2_RX_NUM_BLOCK_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga2cd2741b81e7c3962b75be28af6a35f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cd2741b81e7c3962b75be28af6a35f6">&#9670;&nbsp;</a></span>USB_COUNT2_RX_NUM_BLOCK_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga01ceedf8b93ee2c7db35dd48f7d5829a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01ceedf8b93ee2c7db35dd48f7d5829a">&#9670;&nbsp;</a></span>USB_COUNT2_TX_0_COUNT2_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_TX_0_COUNT2_TX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 2 (low) </p>

</div>
</div>
<a id="ga5704e964fed758eb96b09997c19abad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5704e964fed758eb96b09997c19abad5">&#9670;&nbsp;</a></span>USB_COUNT2_TX_1_COUNT2_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_TX_1_COUNT2_TX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 2 (high) </p>

</div>
</div>
<a id="ga43a846405c7a0852212ddc1f517a6138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43a846405c7a0852212ddc1f517a6138">&#9670;&nbsp;</a></span>USB_COUNT2_TX_COUNT2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT2_TX_COUNT2_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 2 </p>

</div>
</div>
<a id="ga95ab0273f7e420e1c718fb591d44142f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95ab0273f7e420e1c718fb591d44142f">&#9670;&nbsp;</a></span>USB_COUNT3_RX_0_BLSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a id="ga35f86e7dd0bdaa14454613ce773b36be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35f86e7dd0bdaa14454613ce773b36be">&#9670;&nbsp;</a></span>USB_COUNT3_RX_0_COUNT3_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_COUNT3_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a id="gaf80e5e92027d75c9c2e7bae05304759a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf80e5e92027d75c9c2e7bae05304759a">&#9670;&nbsp;</a></span>USB_COUNT3_RX_0_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a id="gad7a399d2c4a6677ccf3f7388f0ec1af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7a399d2c4a6677ccf3f7388f0ec1af5">&#9670;&nbsp;</a></span>USB_COUNT3_RX_0_NUM_BLOCK_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga364d64e94330be32c1d29f7b4da2d84f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga364d64e94330be32c1d29f7b4da2d84f">&#9670;&nbsp;</a></span>USB_COUNT3_RX_0_NUM_BLOCK_0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga88c90043536e912ad1d906b736b12eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88c90043536e912ad1d906b736b12eb2">&#9670;&nbsp;</a></span>USB_COUNT3_RX_0_NUM_BLOCK_0_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga02813cf6149e593a06e76366a574f5bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02813cf6149e593a06e76366a574f5bb">&#9670;&nbsp;</a></span>USB_COUNT3_RX_0_NUM_BLOCK_0_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga8636cbba20c6dd1d0d47dab9ae9bad04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8636cbba20c6dd1d0d47dab9ae9bad04">&#9670;&nbsp;</a></span>USB_COUNT3_RX_0_NUM_BLOCK_0_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga292e02c41e73a31a9670c91271700031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga292e02c41e73a31a9670c91271700031">&#9670;&nbsp;</a></span>USB_COUNT3_RX_1_BLSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a id="gac983eb2e53866d74ea8c7423294e27f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac983eb2e53866d74ea8c7423294e27f0">&#9670;&nbsp;</a></span>USB_COUNT3_RX_1_COUNT3_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_COUNT3_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a id="gab3dc8cad5df5e048f6ce420926dfa3a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3dc8cad5df5e048f6ce420926dfa3a7">&#9670;&nbsp;</a></span>USB_COUNT3_RX_1_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a id="ga58b72ae69111227f1cae04168c721aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58b72ae69111227f1cae04168c721aaa">&#9670;&nbsp;</a></span>USB_COUNT3_RX_1_NUM_BLOCK_1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaf2712471ea0c1eac0fa900568205daa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2712471ea0c1eac0fa900568205daa9">&#9670;&nbsp;</a></span>USB_COUNT3_RX_1_NUM_BLOCK_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga0b56366bb66ae13c62492efa9cd087a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b56366bb66ae13c62492efa9cd087a0">&#9670;&nbsp;</a></span>USB_COUNT3_RX_1_NUM_BLOCK_1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga921481514c0bda9e887de808998ed359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga921481514c0bda9e887de808998ed359">&#9670;&nbsp;</a></span>USB_COUNT3_RX_1_NUM_BLOCK_1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gadfc2bc433f3b457cac18bb781ab3c254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfc2bc433f3b457cac18bb781ab3c254">&#9670;&nbsp;</a></span>USB_COUNT3_RX_1_NUM_BLOCK_1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga2ea88c4bc2909e5acc57d07df0d695c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea88c4bc2909e5acc57d07df0d695c2">&#9670;&nbsp;</a></span>USB_COUNT3_RX_BLSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a id="gae601b49c9405e0bb464eb3e277159df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae601b49c9405e0bb464eb3e277159df7">&#9670;&nbsp;</a></span>USB_COUNT3_RX_COUNT3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_COUNT3_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a id="ga695b15f680c6f8555949762243c9b0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga695b15f680c6f8555949762243c9b0a7">&#9670;&nbsp;</a></span>USB_COUNT3_RX_NUM_BLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a id="gaa6d0f75680d4cfd19385b9c6bdceaa66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6d0f75680d4cfd19385b9c6bdceaa66">&#9670;&nbsp;</a></span>USB_COUNT3_RX_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga0013e71026d28f4a9b8ebb2a3e517227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0013e71026d28f4a9b8ebb2a3e517227">&#9670;&nbsp;</a></span>USB_COUNT3_RX_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gada52f2f25530d758c807ee6ba0e57231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada52f2f25530d758c807ee6ba0e57231">&#9670;&nbsp;</a></span>USB_COUNT3_RX_NUM_BLOCK_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gacdf31fea84640d7fbe1adb6e655e669d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdf31fea84640d7fbe1adb6e655e669d">&#9670;&nbsp;</a></span>USB_COUNT3_RX_NUM_BLOCK_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga97e3089882278553b8f339e87bfb6241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97e3089882278553b8f339e87bfb6241">&#9670;&nbsp;</a></span>USB_COUNT3_RX_NUM_BLOCK_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga23ab40e0542ae1c6ddd21d9610c7414e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23ab40e0542ae1c6ddd21d9610c7414e">&#9670;&nbsp;</a></span>USB_COUNT3_TX_0_COUNT3_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_TX_0_COUNT3_TX_0&#160;&#160;&#160;((uint16_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 3 (low) </p>

</div>
</div>
<a id="ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909">&#9670;&nbsp;</a></span>USB_COUNT3_TX_1_COUNT3_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_TX_1_COUNT3_TX_1&#160;&#160;&#160;((uint16_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 3 (high) </p>

</div>
</div>
<a id="ga0b61342117bb4f9b3d638dfb564c7d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b61342117bb4f9b3d638dfb564c7d1f">&#9670;&nbsp;</a></span>USB_COUNT3_TX_COUNT3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT3_TX_COUNT3_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 3 </p>

</div>
</div>
<a id="gab637abe54b3de44707513cde5bcb8424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab637abe54b3de44707513cde5bcb8424">&#9670;&nbsp;</a></span>USB_COUNT4_RX_0_BLSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a id="gac3e118f03aff3fef293d7a1a29a77952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3e118f03aff3fef293d7a1a29a77952">&#9670;&nbsp;</a></span>USB_COUNT4_RX_0_COUNT4_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_COUNT4_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a id="ga66145d20783f563b08b083b220863ff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66145d20783f563b08b083b220863ff7">&#9670;&nbsp;</a></span>USB_COUNT4_RX_0_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a id="gaa4c31be1adf15d7d9cc85befdaf68b89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c31be1adf15d7d9cc85befdaf68b89">&#9670;&nbsp;</a></span>USB_COUNT4_RX_0_NUM_BLOCK_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaeb598992bac6e703dd91fde8e618771b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb598992bac6e703dd91fde8e618771b">&#9670;&nbsp;</a></span>USB_COUNT4_RX_0_NUM_BLOCK_0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gacda75878ba97e8cb6f55f9eec73c16d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacda75878ba97e8cb6f55f9eec73c16d1">&#9670;&nbsp;</a></span>USB_COUNT4_RX_0_NUM_BLOCK_0_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gafa3ba819eb08c96e36961cf27dd5047b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa3ba819eb08c96e36961cf27dd5047b">&#9670;&nbsp;</a></span>USB_COUNT4_RX_0_NUM_BLOCK_0_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga33f27fc34dcbb6bcfbcdc57cc1145ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33f27fc34dcbb6bcfbcdc57cc1145ee9">&#9670;&nbsp;</a></span>USB_COUNT4_RX_0_NUM_BLOCK_0_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga552fd27d3768fe7bfa860b97e9d1321d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552fd27d3768fe7bfa860b97e9d1321d">&#9670;&nbsp;</a></span>USB_COUNT4_RX_1_BLSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a id="ga341680c85474ae283122dbfda527f7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga341680c85474ae283122dbfda527f7eb">&#9670;&nbsp;</a></span>USB_COUNT4_RX_1_COUNT4_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_COUNT4_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a id="ga311a144c7f2f97a7a8a07e60fddc539e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga311a144c7f2f97a7a8a07e60fddc539e">&#9670;&nbsp;</a></span>USB_COUNT4_RX_1_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a id="gab75df097c1a96dec6eda7aaee267d007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab75df097c1a96dec6eda7aaee267d007">&#9670;&nbsp;</a></span>USB_COUNT4_RX_1_NUM_BLOCK_1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gacf386033654fc3d717fee3125998874f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf386033654fc3d717fee3125998874f">&#9670;&nbsp;</a></span>USB_COUNT4_RX_1_NUM_BLOCK_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa192016d2af94ffbc4e2527911782e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa192016d2af94ffbc4e2527911782e64">&#9670;&nbsp;</a></span>USB_COUNT4_RX_1_NUM_BLOCK_1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga5fdfeb4ecc9bc9209d52050799053a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fdfeb4ecc9bc9209d52050799053a4e">&#9670;&nbsp;</a></span>USB_COUNT4_RX_1_NUM_BLOCK_1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga6fa689a90257ee009b2fcf8fdd892853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fa689a90257ee009b2fcf8fdd892853">&#9670;&nbsp;</a></span>USB_COUNT4_RX_1_NUM_BLOCK_1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gabb387270d441cbcacf45ccbbed7d2a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb387270d441cbcacf45ccbbed7d2a61">&#9670;&nbsp;</a></span>USB_COUNT4_RX_BLSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a id="ga009652e83a062c259d733ae599a4eaae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga009652e83a062c259d733ae599a4eaae">&#9670;&nbsp;</a></span>USB_COUNT4_RX_COUNT4_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_COUNT4_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a id="ga13a044c52a7d4be49f4d2d7ae4608384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13a044c52a7d4be49f4d2d7ae4608384">&#9670;&nbsp;</a></span>USB_COUNT4_RX_NUM_BLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a id="ga7410cb901e0b33303b76443b23c5512c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7410cb901e0b33303b76443b23c5512c">&#9670;&nbsp;</a></span>USB_COUNT4_RX_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga44c381cb684c140dfab2cb611eb8480d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44c381cb684c140dfab2cb611eb8480d">&#9670;&nbsp;</a></span>USB_COUNT4_RX_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga1fd9e641148320c33274dc03a36bbbb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fd9e641148320c33274dc03a36bbbb6">&#9670;&nbsp;</a></span>USB_COUNT4_RX_NUM_BLOCK_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaeaaf2ec212c84d7210afbbeff64e2dba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaaf2ec212c84d7210afbbeff64e2dba">&#9670;&nbsp;</a></span>USB_COUNT4_RX_NUM_BLOCK_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga166cf86b8b0997653df6a3c6469dbf5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga166cf86b8b0997653df6a3c6469dbf5d">&#9670;&nbsp;</a></span>USB_COUNT4_RX_NUM_BLOCK_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gac6c7e3c3111a01a49b24a6023deb2a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6c7e3c3111a01a49b24a6023deb2a27">&#9670;&nbsp;</a></span>USB_COUNT4_TX_0_COUNT4_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_TX_0_COUNT4_TX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 4 (low) </p>

</div>
</div>
<a id="ga497d72946c17156a3c4e5fab4f04bbcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga497d72946c17156a3c4e5fab4f04bbcb">&#9670;&nbsp;</a></span>USB_COUNT4_TX_1_COUNT4_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_TX_1_COUNT4_TX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 4 (high) </p>

</div>
</div>
<a id="ga799bcab3d651b3c536783fc28d45deb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga799bcab3d651b3c536783fc28d45deb2">&#9670;&nbsp;</a></span>USB_COUNT4_TX_COUNT4_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT4_TX_COUNT4_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 4 </p>

</div>
</div>
<a id="gafedf3bc905d24c1a183464de1eb37d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafedf3bc905d24c1a183464de1eb37d0e">&#9670;&nbsp;</a></span>USB_COUNT5_RX_0_BLSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a id="ga0d891204b7a783b7a0f48758e9bc3801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d891204b7a783b7a0f48758e9bc3801">&#9670;&nbsp;</a></span>USB_COUNT5_RX_0_COUNT5_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_COUNT5_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a id="ga8e3189bb99916c8f1de960f195c64204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e3189bb99916c8f1de960f195c64204">&#9670;&nbsp;</a></span>USB_COUNT5_RX_0_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a id="ga3f8960839d232792e5f03018573ac166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f8960839d232792e5f03018573ac166">&#9670;&nbsp;</a></span>USB_COUNT5_RX_0_NUM_BLOCK_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga7f4045ebc4e99ca0a87904934c609f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f4045ebc4e99ca0a87904934c609f94">&#9670;&nbsp;</a></span>USB_COUNT5_RX_0_NUM_BLOCK_0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gae6b0476f026153dd0ce4b1b3958ec68f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6b0476f026153dd0ce4b1b3958ec68f">&#9670;&nbsp;</a></span>USB_COUNT5_RX_0_NUM_BLOCK_0_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gaf685080c4ad7960cdc491bab14646219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf685080c4ad7960cdc491bab14646219">&#9670;&nbsp;</a></span>USB_COUNT5_RX_0_NUM_BLOCK_0_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga9074f5cc42e2ff6281f4122815edccd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9074f5cc42e2ff6281f4122815edccd5">&#9670;&nbsp;</a></span>USB_COUNT5_RX_0_NUM_BLOCK_0_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga1bc337769fdfdae8dbca3859e6c73dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bc337769fdfdae8dbca3859e6c73dce">&#9670;&nbsp;</a></span>USB_COUNT5_RX_1_BLSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a id="ga9c36cc476f3adadd448e0513b6bf39c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c36cc476f3adadd448e0513b6bf39c6">&#9670;&nbsp;</a></span>USB_COUNT5_RX_1_COUNT5_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_COUNT5_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a id="ga55c2f8f6a6433e61264d950139824c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55c2f8f6a6433e61264d950139824c03">&#9670;&nbsp;</a></span>USB_COUNT5_RX_1_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a id="gac154eb9b4430398a9f6cec73735cf696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac154eb9b4430398a9f6cec73735cf696">&#9670;&nbsp;</a></span>USB_COUNT5_RX_1_NUM_BLOCK_1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga9c0407a2d6f64e51a9bf29a1f73eee55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c0407a2d6f64e51a9bf29a1f73eee55">&#9670;&nbsp;</a></span>USB_COUNT5_RX_1_NUM_BLOCK_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga64f0457e141894a4285f2aff5e523861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64f0457e141894a4285f2aff5e523861">&#9670;&nbsp;</a></span>USB_COUNT5_RX_1_NUM_BLOCK_1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga6ce90baf290473b81235f97c4a418ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ce90baf290473b81235f97c4a418ab2">&#9670;&nbsp;</a></span>USB_COUNT5_RX_1_NUM_BLOCK_1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga0af1794e0b7503d7f0122d9f5d11b1d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0af1794e0b7503d7f0122d9f5d11b1d7">&#9670;&nbsp;</a></span>USB_COUNT5_RX_1_NUM_BLOCK_1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga2b21a5926cbbc55f725e2716ea9b7285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b21a5926cbbc55f725e2716ea9b7285">&#9670;&nbsp;</a></span>USB_COUNT5_RX_BLSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a id="gac6d5932d0ea6fd0cd6f6a4a2f728abba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6d5932d0ea6fd0cd6f6a4a2f728abba">&#9670;&nbsp;</a></span>USB_COUNT5_RX_COUNT5_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_COUNT5_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a id="ga1f344dca8655341d8926797f3537c689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f344dca8655341d8926797f3537c689">&#9670;&nbsp;</a></span>USB_COUNT5_RX_NUM_BLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a id="gab8dddaf43acc52251aad974a51b65fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8dddaf43acc52251aad974a51b65fe2">&#9670;&nbsp;</a></span>USB_COUNT5_RX_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gad3c671b0d9ade6209c05911faf87bae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3c671b0d9ade6209c05911faf87bae8">&#9670;&nbsp;</a></span>USB_COUNT5_RX_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga6e799bdd938d11cab9a3e102ed78fd99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e799bdd938d11cab9a3e102ed78fd99">&#9670;&nbsp;</a></span>USB_COUNT5_RX_NUM_BLOCK_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga2c34e5ad0c5f961f4cec16fdf9db4340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c34e5ad0c5f961f4cec16fdf9db4340">&#9670;&nbsp;</a></span>USB_COUNT5_RX_NUM_BLOCK_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga54cbef96667d9c2f7e82439bd07610c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54cbef96667d9c2f7e82439bd07610c2">&#9670;&nbsp;</a></span>USB_COUNT5_RX_NUM_BLOCK_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gabd2ce8e3c7946944039c8da300fa9f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd2ce8e3c7946944039c8da300fa9f4f">&#9670;&nbsp;</a></span>USB_COUNT5_TX_0_COUNT5_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_TX_0_COUNT5_TX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 5 (low) </p>

</div>
</div>
<a id="ga903de2a6593e8623df0265a3aa7d2c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga903de2a6593e8623df0265a3aa7d2c3f">&#9670;&nbsp;</a></span>USB_COUNT5_TX_1_COUNT5_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_TX_1_COUNT5_TX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 5 (high) </p>

</div>
</div>
<a id="gaaa522aa2e3452118989393fa7559516e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa522aa2e3452118989393fa7559516e">&#9670;&nbsp;</a></span>USB_COUNT5_TX_COUNT5_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT5_TX_COUNT5_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 5 </p>

</div>
</div>
<a id="gafb1bd8accdbf73d1461531d23ca1bc5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb1bd8accdbf73d1461531d23ca1bc5c">&#9670;&nbsp;</a></span>USB_COUNT6_RX_0_BLSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a id="ga1314f10984417f05b9e25252a21a9bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1314f10984417f05b9e25252a21a9bd9">&#9670;&nbsp;</a></span>USB_COUNT6_RX_0_COUNT6_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_COUNT6_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a id="gaa72c65778170a0351203fedff5fbb6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa72c65778170a0351203fedff5fbb6d4">&#9670;&nbsp;</a></span>USB_COUNT6_RX_0_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a id="gaae3c43ca573b0f3075486a96d3f83bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae3c43ca573b0f3075486a96d3f83bff">&#9670;&nbsp;</a></span>USB_COUNT6_RX_0_NUM_BLOCK_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga9955b4c33f02416fed3ed6162311e5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9955b4c33f02416fed3ed6162311e5ad">&#9670;&nbsp;</a></span>USB_COUNT6_RX_0_NUM_BLOCK_0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga42a43edac299903129ec17cfe823f7a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42a43edac299903129ec17cfe823f7a1">&#9670;&nbsp;</a></span>USB_COUNT6_RX_0_NUM_BLOCK_0_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga0d368e0d6c069f261402e886162da67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d368e0d6c069f261402e886162da67e">&#9670;&nbsp;</a></span>USB_COUNT6_RX_0_NUM_BLOCK_0_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaeb5277d3cc2e53537cf7fb6c53c8fafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb5277d3cc2e53537cf7fb6c53c8fafa">&#9670;&nbsp;</a></span>USB_COUNT6_RX_0_NUM_BLOCK_0_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga95e60cccbd4eb561d4b3415f483f9d82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95e60cccbd4eb561d4b3415f483f9d82">&#9670;&nbsp;</a></span>USB_COUNT6_RX_1_BLSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a id="gac865707698b11877beb6186db91e45d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac865707698b11877beb6186db91e45d6">&#9670;&nbsp;</a></span>USB_COUNT6_RX_1_COUNT6_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_COUNT6_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a id="ga45ce1f6227038549f4a52f979f82ee81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45ce1f6227038549f4a52f979f82ee81">&#9670;&nbsp;</a></span>USB_COUNT6_RX_1_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a id="ga0554791da2f68333d97599361c7b5992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0554791da2f68333d97599361c7b5992">&#9670;&nbsp;</a></span>USB_COUNT6_RX_1_NUM_BLOCK_1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gac946eecdd872c11b3ac1ef0f7ebaa225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac946eecdd872c11b3ac1ef0f7ebaa225">&#9670;&nbsp;</a></span>USB_COUNT6_RX_1_NUM_BLOCK_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaf58afc8b1560c1ffae4e98f43eea1b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf58afc8b1560c1ffae4e98f43eea1b14">&#9670;&nbsp;</a></span>USB_COUNT6_RX_1_NUM_BLOCK_1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga7076eee4a7fb33d3bdbb328c8f19ecbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7076eee4a7fb33d3bdbb328c8f19ecbc">&#9670;&nbsp;</a></span>USB_COUNT6_RX_1_NUM_BLOCK_1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga051bf5ecf7ebf29cebcda705be29aab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga051bf5ecf7ebf29cebcda705be29aab6">&#9670;&nbsp;</a></span>USB_COUNT6_RX_1_NUM_BLOCK_1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gaf1e34be42a892ec8f0b988b44da37b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1e34be42a892ec8f0b988b44da37b94">&#9670;&nbsp;</a></span>USB_COUNT6_RX_BLSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a id="ga0d9459e0a3d09d92824e687b25dfb3d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d9459e0a3d09d92824e687b25dfb3d6">&#9670;&nbsp;</a></span>USB_COUNT6_RX_COUNT6_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_COUNT6_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a id="ga3b10eabb1a809d4dbac50b911375f8ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b10eabb1a809d4dbac50b911375f8ac">&#9670;&nbsp;</a></span>USB_COUNT6_RX_NUM_BLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a id="ga0bb0fc6c7402a8ad5857e7691be53cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bb0fc6c7402a8ad5857e7691be53cb9">&#9670;&nbsp;</a></span>USB_COUNT6_RX_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga9580b86793273d583a6cd07e54ea5ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9580b86793273d583a6cd07e54ea5ccb">&#9670;&nbsp;</a></span>USB_COUNT6_RX_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga91eab0bf0cdbf7223c1ebc96d5f0e79a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91eab0bf0cdbf7223c1ebc96d5f0e79a">&#9670;&nbsp;</a></span>USB_COUNT6_RX_NUM_BLOCK_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga7792b0da10d5e581b9e9231145bbd04f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7792b0da10d5e581b9e9231145bbd04f">&#9670;&nbsp;</a></span>USB_COUNT6_RX_NUM_BLOCK_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gafc3ccda8ec7f383d0c27f426c7f83ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc3ccda8ec7f383d0c27f426c7f83ed6">&#9670;&nbsp;</a></span>USB_COUNT6_RX_NUM_BLOCK_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga557e5d43b7249340751c6d1739c8c329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga557e5d43b7249340751c6d1739c8c329">&#9670;&nbsp;</a></span>USB_COUNT6_TX_0_COUNT6_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_TX_0_COUNT6_TX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 6 (low) </p>

</div>
</div>
<a id="gad3d9b88dad4428712bf8f65d8ae989ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3d9b88dad4428712bf8f65d8ae989ba">&#9670;&nbsp;</a></span>USB_COUNT6_TX_1_COUNT6_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_TX_1_COUNT6_TX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 6 (high) </p>

</div>
</div>
<a id="gab5336a8af382a4f44bd02ff947ae5208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5336a8af382a4f44bd02ff947ae5208">&#9670;&nbsp;</a></span>USB_COUNT6_TX_COUNT6_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT6_TX_COUNT6_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 6 </p>

</div>
</div>
<a id="ga0931f0ac0d4e96fdfb5b49ecd7f513be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0931f0ac0d4e96fdfb5b49ecd7f513be">&#9670;&nbsp;</a></span>USB_COUNT7_RX_0_BLSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_BLSIZE_0&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a id="gad1ea08477bbfbdebb3e018687800cbd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1ea08477bbfbdebb3e018687800cbd9">&#9670;&nbsp;</a></span>USB_COUNT7_RX_0_COUNT7_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_COUNT7_RX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a id="ga41fa51030416044612addae0b6553f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41fa51030416044612addae0b6553f99">&#9670;&nbsp;</a></span>USB_COUNT7_RX_0_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_NUM_BLOCK_0&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a id="gac5a8f7f4b9208d685a5298d03fee6fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5a8f7f4b9208d685a5298d03fee6fa0">&#9670;&nbsp;</a></span>USB_COUNT7_RX_0_NUM_BLOCK_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_NUM_BLOCK_0_0&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga3aab70fc0d9fd8bd091e6757f672251f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aab70fc0d9fd8bd091e6757f672251f">&#9670;&nbsp;</a></span>USB_COUNT7_RX_0_NUM_BLOCK_0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_NUM_BLOCK_0_1&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga2f5f362f5ee77b5ec03a025aeaba0e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f5f362f5ee77b5ec03a025aeaba0e79">&#9670;&nbsp;</a></span>USB_COUNT7_RX_0_NUM_BLOCK_0_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_NUM_BLOCK_0_2&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga256fb30d499aec4ac5b3466dda535dbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga256fb30d499aec4ac5b3466dda535dbd">&#9670;&nbsp;</a></span>USB_COUNT7_RX_0_NUM_BLOCK_0_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_NUM_BLOCK_0_3&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga8855ec0bd405f30270cecf5f8368cf3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8855ec0bd405f30270cecf5f8368cf3b">&#9670;&nbsp;</a></span>USB_COUNT7_RX_0_NUM_BLOCK_0_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_0_NUM_BLOCK_0_4&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga0c83c047d53c5609b057b673205b84ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c83c047d53c5609b057b673205b84ff">&#9670;&nbsp;</a></span>USB_COUNT7_RX_1_BLSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_BLSIZE_1&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a id="gae5cc32a38662dbefcd8d1ddd5e7c9f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5cc32a38662dbefcd8d1ddd5e7c9f8d">&#9670;&nbsp;</a></span>USB_COUNT7_RX_1_COUNT7_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_COUNT7_RX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a id="ga987278b8b59704e6ff1458d6448b0ab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga987278b8b59704e6ff1458d6448b0ab9">&#9670;&nbsp;</a></span>USB_COUNT7_RX_1_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_NUM_BLOCK_1&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a id="gad559fd55f00344b85c0adcf4457b0b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad559fd55f00344b85c0adcf4457b0b07">&#9670;&nbsp;</a></span>USB_COUNT7_RX_1_NUM_BLOCK_1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_NUM_BLOCK_1_0&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gacf85d83040fdce1d47c2bb4bd1a1af97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf85d83040fdce1d47c2bb4bd1a1af97">&#9670;&nbsp;</a></span>USB_COUNT7_RX_1_NUM_BLOCK_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_NUM_BLOCK_1_1&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga3b2119f2d24e00121f40a20de6114094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b2119f2d24e00121f40a20de6114094">&#9670;&nbsp;</a></span>USB_COUNT7_RX_1_NUM_BLOCK_1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_NUM_BLOCK_1_2&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga0c340bb4814868819551a054e43636a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c340bb4814868819551a054e43636a3">&#9670;&nbsp;</a></span>USB_COUNT7_RX_1_NUM_BLOCK_1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_NUM_BLOCK_1_3&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga4424fb27d6dd5fc0af3e9e45893cbb4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4424fb27d6dd5fc0af3e9e45893cbb4a">&#9670;&nbsp;</a></span>USB_COUNT7_RX_1_NUM_BLOCK_1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_1_NUM_BLOCK_1_4&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gacf97183e1c68fbd42f79f5f85d6edb61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf97183e1c68fbd42f79f5f85d6edb61">&#9670;&nbsp;</a></span>USB_COUNT7_RX_BLSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_BLSIZE&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a id="ga180febe3d2c719fb8ef109f9a3a8fe8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga180febe3d2c719fb8ef109f9a3a8fe8d">&#9670;&nbsp;</a></span>USB_COUNT7_RX_COUNT7_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_COUNT7_RX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a id="gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4">&#9670;&nbsp;</a></span>USB_COUNT7_RX_NUM_BLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_NUM_BLOCK&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a id="gacc8f0fd2141ec00e10d01e04f24cee21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc8f0fd2141ec00e10d01e04f24cee21">&#9670;&nbsp;</a></span>USB_COUNT7_RX_NUM_BLOCK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_NUM_BLOCK_0&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga908809b30f09108564c4518a2cc25be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga908809b30f09108564c4518a2cc25be4">&#9670;&nbsp;</a></span>USB_COUNT7_RX_NUM_BLOCK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_NUM_BLOCK_1&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga236e1b6a97d604e4a2b2ec6f9228524e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga236e1b6a97d604e4a2b2ec6f9228524e">&#9670;&nbsp;</a></span>USB_COUNT7_RX_NUM_BLOCK_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_NUM_BLOCK_2&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga140528868074ec157520690a019eea52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga140528868074ec157520690a019eea52">&#9670;&nbsp;</a></span>USB_COUNT7_RX_NUM_BLOCK_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_NUM_BLOCK_3&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga961582548acbf74eb4c2b19d8e172bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga961582548acbf74eb4c2b19d8e172bdf">&#9670;&nbsp;</a></span>USB_COUNT7_RX_NUM_BLOCK_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_RX_NUM_BLOCK_4&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga626d9c1b9d1d457cc24b0f41657e60de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga626d9c1b9d1d457cc24b0f41657e60de">&#9670;&nbsp;</a></span>USB_COUNT7_TX_0_COUNT7_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_TX_0_COUNT7_TX_0&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 7 (low) </p>

</div>
</div>
<a id="ga0114e69ac70c1cf101121af0db3fe128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0114e69ac70c1cf101121af0db3fe128">&#9670;&nbsp;</a></span>USB_COUNT7_TX_1_COUNT7_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_TX_1_COUNT7_TX_1&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 7 (high) </p>

</div>
</div>
<a id="ga5902b57e1a62b4184f390b268aeb39a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5902b57e1a62b4184f390b268aeb39a4">&#9670;&nbsp;</a></span>USB_COUNT7_TX_COUNT7_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_COUNT7_TX_COUNT7_TX&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission Byte Count 7 </p>

</div>
</div>
<a id="gaabcd696a8caca19577208704a7e42052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabcd696a8caca19577208704a7e42052">&#9670;&nbsp;</a></span>USB_DADDR_ADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD&#160;&#160;&#160;((uint8_t)0x7F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADD[6:0] bits (Device Address) </p>

</div>
</div>
<a id="ga1ce88073eb71108badb92a5c78f64ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ce88073eb71108badb92a5c78f64ef7">&#9670;&nbsp;</a></span>USB_DADDR_ADD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD0&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga77cba15bd7622f022c8ecf9c23996cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77cba15bd7622f022c8ecf9c23996cda">&#9670;&nbsp;</a></span>USB_DADDR_ADD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD1&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga13884e03fce0c07a3d69a55bf12134f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13884e03fce0c07a3d69a55bf12134f9">&#9670;&nbsp;</a></span>USB_DADDR_ADD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD2&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gac29a04a09ac0fab54a52b088baf23020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac29a04a09ac0fab54a52b088baf23020">&#9670;&nbsp;</a></span>USB_DADDR_ADD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD3&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="ga6215ffd761b5a28b9f43b872341d16b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6215ffd761b5a28b9f43b872341d16b6">&#9670;&nbsp;</a></span>USB_DADDR_ADD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD4&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga5cdad478022df6c623e3b30a730e299e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cdad478022df6c623e3b30a730e299e">&#9670;&nbsp;</a></span>USB_DADDR_ADD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD5&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gade8dd96de36c30a85715f117b924d47c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade8dd96de36c30a85715f117b924d47c">&#9670;&nbsp;</a></span>USB_DADDR_ADD6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_ADD6&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="gadf6ef86b3dba82f6bd83c6ae7d02645a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf6ef86b3dba82f6bd83c6ae7d02645a">&#9670;&nbsp;</a></span>USB_DADDR_EF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DADDR_EF&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Function </p>

</div>
</div>
<a id="gaae90a903ea5f0b585499692fddd0696f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae90a903ea5f0b585499692fddd0696f">&#9670;&nbsp;</a></span>USB_EP0R_CTR_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a id="ga4a4e367bf70fe158bc233b2360cc6460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a4e367bf70fe158bc233b2360cc6460">&#9670;&nbsp;</a></span>USB_EP0R_CTR_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a id="ga6435c568d9d0360237121ac23815be7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6435c568d9d0360237121ac23815be7c">&#9670;&nbsp;</a></span>USB_EP0R_DTOG_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a id="gac929aa81564d7eafc42a47a521c21092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac929aa81564d7eafc42a47a521c21092">&#9670;&nbsp;</a></span>USB_EP0R_DTOG_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a id="gae3b67942accae8b35e4f00d92945b223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3b67942accae8b35e4f00d92945b223">&#9670;&nbsp;</a></span>USB_EP0R_EA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Endpoint-specific registers Endpoint Address </p>

</div>
</div>
<a id="gaf2589d948496337123baa2e93a63f440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2589d948496337123baa2e93a63f440">&#9670;&nbsp;</a></span>USB_EP0R_EP_KIND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a id="ga25d066c87ce1f2dbf47eb69a858a1ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25d066c87ce1f2dbf47eb69a858a1ca6">&#9670;&nbsp;</a></span>USB_EP0R_EP_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a id="ga186c25e6f0ae006d8de549a8b1b064b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga186c25e6f0ae006d8de549a8b1b064b4">&#9670;&nbsp;</a></span>USB_EP0R_EP_TYPE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaba9cc9e33a37333cc8e66fe898c891a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba9cc9e33a37333cc8e66fe898c891a5">&#9670;&nbsp;</a></span>USB_EP0R_EP_TYPE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac48254a5caf1609d76013d3b1936293e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac48254a5caf1609d76013d3b1936293e">&#9670;&nbsp;</a></span>USB_EP0R_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a id="gac6734066538fd757f47f0efb9ad7ca14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6734066538fd757f47f0efb9ad7ca14">&#9670;&nbsp;</a></span>USB_EP0R_STAT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a id="gaf02d4ffe4917e7e0d2700799427c4f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02d4ffe4917e7e0d2700799427c4f08">&#9670;&nbsp;</a></span>USB_EP0R_STAT_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga3639d1306965e7bae933109d0b2a2690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3639d1306965e7bae933109d0b2a2690">&#9670;&nbsp;</a></span>USB_EP0R_STAT_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga862576f20495c01e326a65cc0c112a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga862576f20495c01e326a65cc0c112a57">&#9670;&nbsp;</a></span>USB_EP0R_STAT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a id="ga919b04e2492db0466720a7168694d3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga919b04e2492db0466720a7168694d3b4">&#9670;&nbsp;</a></span>USB_EP0R_STAT_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga36a0a17f3ca6007ab54c75287c3c1d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36a0a17f3ca6007ab54c75287c3c1d12">&#9670;&nbsp;</a></span>USB_EP0R_STAT_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP0R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac95bae64df91e841f74220a851bfb30f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac95bae64df91e841f74220a851bfb30f">&#9670;&nbsp;</a></span>USB_EP1R_CTR_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a id="gaaf2ede79abfcf2fb75f22124fbab4f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf2ede79abfcf2fb75f22124fbab4f6c">&#9670;&nbsp;</a></span>USB_EP1R_CTR_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a id="ga4afe4e239397c4d8b8907684918bdddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4afe4e239397c4d8b8907684918bdddf">&#9670;&nbsp;</a></span>USB_EP1R_DTOG_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a id="gaef4e3d8503c38d4b4b13a4505dd19977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef4e3d8503c38d4b4b13a4505dd19977">&#9670;&nbsp;</a></span>USB_EP1R_DTOG_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a id="ga61bfd17ec724c408a2fb89499949892b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61bfd17ec724c408a2fb89499949892b">&#9670;&nbsp;</a></span>USB_EP1R_EA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a id="ga936b9ec917ee6fb7bd187e319d2abdd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga936b9ec917ee6fb7bd187e319d2abdd3">&#9670;&nbsp;</a></span>USB_EP1R_EP_KIND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a id="ga2a77c1bb653218eb77c8bc7b730a559b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a77c1bb653218eb77c8bc7b730a559b">&#9670;&nbsp;</a></span>USB_EP1R_EP_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a id="ga17f830c11fd819376d53c3d566809816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17f830c11fd819376d53c3d566809816">&#9670;&nbsp;</a></span>USB_EP1R_EP_TYPE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gac907cd092feda721460e04fbeb04a234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac907cd092feda721460e04fbeb04a234">&#9670;&nbsp;</a></span>USB_EP1R_EP_TYPE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga53eff2fff5357ba65cb4b0d412ee8716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53eff2fff5357ba65cb4b0d412ee8716">&#9670;&nbsp;</a></span>USB_EP1R_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a id="ga0cef1455ce114d301ac3abe67e286cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cef1455ce114d301ac3abe67e286cc8">&#9670;&nbsp;</a></span>USB_EP1R_STAT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a id="ga79e7aa9bc85d3bc00776a607ddae3b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79e7aa9bc85d3bc00776a607ddae3b4b">&#9670;&nbsp;</a></span>USB_EP1R_STAT_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga4e2b70ba0e02883b5625d716551707e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e2b70ba0e02883b5625d716551707e2">&#9670;&nbsp;</a></span>USB_EP1R_STAT_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga4365d763bcc7ec722cea3daad40c5e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4365d763bcc7ec722cea3daad40c5e72">&#9670;&nbsp;</a></span>USB_EP1R_STAT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a id="ga07ebc48561a0c72e0912aead4bfbb524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07ebc48561a0c72e0912aead4bfbb524">&#9670;&nbsp;</a></span>USB_EP1R_STAT_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga7b8c1dc47238a31ff9141be84af85b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b8c1dc47238a31ff9141be84af85b3c">&#9670;&nbsp;</a></span>USB_EP1R_STAT_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP1R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa01818d183df56ba169b41f9cb92693e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa01818d183df56ba169b41f9cb92693e">&#9670;&nbsp;</a></span>USB_EP2R_CTR_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a id="ga7edfd23fc4691ebdb71644f473d6d135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7edfd23fc4691ebdb71644f473d6d135">&#9670;&nbsp;</a></span>USB_EP2R_CTR_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a id="ga326b63c254cb1c8ebc398344cb02d1d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga326b63c254cb1c8ebc398344cb02d1d8">&#9670;&nbsp;</a></span>USB_EP2R_DTOG_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a id="gaa05c1c21c954c62f693262b673150938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa05c1c21c954c62f693262b673150938">&#9670;&nbsp;</a></span>USB_EP2R_DTOG_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a id="gaffc4382ff093763783047c432fe09a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffc4382ff093763783047c432fe09a12">&#9670;&nbsp;</a></span>USB_EP2R_EA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a id="gac7584ca4756416b5bc6d033f4c1696ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7584ca4756416b5bc6d033f4c1696ec">&#9670;&nbsp;</a></span>USB_EP2R_EP_KIND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a id="ga0e42c6e450ff133d48721cfd674e2f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e42c6e450ff133d48721cfd674e2f6b">&#9670;&nbsp;</a></span>USB_EP2R_EP_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a id="ga543a5d09d3c3b2abcc16d793a0c71367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga543a5d09d3c3b2abcc16d793a0c71367">&#9670;&nbsp;</a></span>USB_EP2R_EP_TYPE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gacd2fd604944ab1664f86e65652af1164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd2fd604944ab1664f86e65652af1164">&#9670;&nbsp;</a></span>USB_EP2R_EP_TYPE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga437b0f44882cc16d5828198bd488056f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga437b0f44882cc16d5828198bd488056f">&#9670;&nbsp;</a></span>USB_EP2R_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a id="ga497ea16b0ed9e0992e4c896032304df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga497ea16b0ed9e0992e4c896032304df8">&#9670;&nbsp;</a></span>USB_EP2R_STAT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a id="ga7a3f003cf99146d6e081937528b55414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a3f003cf99146d6e081937528b55414">&#9670;&nbsp;</a></span>USB_EP2R_STAT_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga79fbc5adeb91de8cebc00420a8dbf973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79fbc5adeb91de8cebc00420a8dbf973">&#9670;&nbsp;</a></span>USB_EP2R_STAT_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga72f1f93adc3349b90a2945a01cad0919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72f1f93adc3349b90a2945a01cad0919">&#9670;&nbsp;</a></span>USB_EP2R_STAT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a id="gabadb70a506a9cf0b55eb068b3ac0b00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabadb70a506a9cf0b55eb068b3ac0b00f">&#9670;&nbsp;</a></span>USB_EP2R_STAT_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gae90b53c11f221d755ea4580d5f1c1272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae90b53c11f221d755ea4580d5f1c1272">&#9670;&nbsp;</a></span>USB_EP2R_STAT_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP2R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga21d65ea974a9dd9cc481de80c11d3675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21d65ea974a9dd9cc481de80c11d3675">&#9670;&nbsp;</a></span>USB_EP3R_CTR_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a id="ga72e92978d1718ed42354990dda6aade6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72e92978d1718ed42354990dda6aade6">&#9670;&nbsp;</a></span>USB_EP3R_CTR_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a id="gad3c2a17608b681cb8e787e18ce2dc1ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3c2a17608b681cb8e787e18ce2dc1ac">&#9670;&nbsp;</a></span>USB_EP3R_DTOG_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a id="ga83a06d117379ef703154fa597a16a153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83a06d117379ef703154fa597a16a153">&#9670;&nbsp;</a></span>USB_EP3R_DTOG_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a id="ga8103ec24894479d4215ea1f73a1def2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8103ec24894479d4215ea1f73a1def2d">&#9670;&nbsp;</a></span>USB_EP3R_EA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a id="ga77d4af5f3ff4983a17615aa6ba5d28a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77d4af5f3ff4983a17615aa6ba5d28a2">&#9670;&nbsp;</a></span>USB_EP3R_EP_KIND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a id="gac551f5a107469c923c8e8e89c707d280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac551f5a107469c923c8e8e89c707d280">&#9670;&nbsp;</a></span>USB_EP3R_EP_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a id="gadfd48b4b976c45806d032ce78a5f76d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfd48b4b976c45806d032ce78a5f76d3">&#9670;&nbsp;</a></span>USB_EP3R_EP_TYPE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaaa2bc881917c5d7809842c32f49d8a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa2bc881917c5d7809842c32f49d8a0f">&#9670;&nbsp;</a></span>USB_EP3R_EP_TYPE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gabcc3dd0a7eb110e4bfaf6120a1ce4d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcc3dd0a7eb110e4bfaf6120a1ce4d68">&#9670;&nbsp;</a></span>USB_EP3R_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a id="gacea3f225ef6c9d9a4689f93a8de2cf19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacea3f225ef6c9d9a4689f93a8de2cf19">&#9670;&nbsp;</a></span>USB_EP3R_STAT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a id="ga910b585e43e597a50f2e526faa648ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga910b585e43e597a50f2e526faa648ee2">&#9670;&nbsp;</a></span>USB_EP3R_STAT_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga9766d9c6cfb0bdd7e408d06d26d6b801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9766d9c6cfb0bdd7e408d06d26d6b801">&#9670;&nbsp;</a></span>USB_EP3R_STAT_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga43442a705ddb3716213aeed77cb2c202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43442a705ddb3716213aeed77cb2c202">&#9670;&nbsp;</a></span>USB_EP3R_STAT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a id="ga7c150a6637cf9cf296644d0444295902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c150a6637cf9cf296644d0444295902">&#9670;&nbsp;</a></span>USB_EP3R_STAT_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaa3c0a133713e0f757e8747b2991351c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3c0a133713e0f757e8747b2991351c9">&#9670;&nbsp;</a></span>USB_EP3R_STAT_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP3R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga14f2784a645fc6e657035150b6a3d9d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14f2784a645fc6e657035150b6a3d9d7">&#9670;&nbsp;</a></span>USB_EP4R_CTR_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a id="gad9454e43b3d9813ddc09475ab09855ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9454e43b3d9813ddc09475ab09855ca">&#9670;&nbsp;</a></span>USB_EP4R_CTR_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a id="gac166ef194c7f31377a4f17958f7639cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac166ef194c7f31377a4f17958f7639cf">&#9670;&nbsp;</a></span>USB_EP4R_DTOG_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a id="ga29acf144e69977a5cf0ca9374f79cb27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29acf144e69977a5cf0ca9374f79cb27">&#9670;&nbsp;</a></span>USB_EP4R_DTOG_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a id="gab8d0f2c5284ca348cc99e3e5c4294668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8d0f2c5284ca348cc99e3e5c4294668">&#9670;&nbsp;</a></span>USB_EP4R_EA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a id="gab2a9a454cb564b08e3bb62359d4092f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2a9a454cb564b08e3bb62359d4092f9">&#9670;&nbsp;</a></span>USB_EP4R_EP_KIND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a id="gad1044c4ac3997a06e29a1681b922d702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1044c4ac3997a06e29a1681b922d702">&#9670;&nbsp;</a></span>USB_EP4R_EP_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a id="gacafaf594d7356d1a4d971d32a41722d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacafaf594d7356d1a4d971d32a41722d2">&#9670;&nbsp;</a></span>USB_EP4R_EP_TYPE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaff26b871511d2ab485af97d52f1f0623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff26b871511d2ab485af97d52f1f0623">&#9670;&nbsp;</a></span>USB_EP4R_EP_TYPE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gad7087793d622a63056920f112fca7615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7087793d622a63056920f112fca7615">&#9670;&nbsp;</a></span>USB_EP4R_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a id="gab0512a877b5b5705f0fcf9b9a30bc597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0512a877b5b5705f0fcf9b9a30bc597">&#9670;&nbsp;</a></span>USB_EP4R_STAT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a id="ga36a7fcb65f04cb50ad4c6a02de4d0731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36a7fcb65f04cb50ad4c6a02de4d0731">&#9670;&nbsp;</a></span>USB_EP4R_STAT_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga52086da3ad4981cef263854bdde59846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52086da3ad4981cef263854bdde59846">&#9670;&nbsp;</a></span>USB_EP4R_STAT_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaacf811e41751fefda5d9077cad2ba60b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacf811e41751fefda5d9077cad2ba60b">&#9670;&nbsp;</a></span>USB_EP4R_STAT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a id="ga5e6b3c1e98e1413500545da080595e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e6b3c1e98e1413500545da080595e46">&#9670;&nbsp;</a></span>USB_EP4R_STAT_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga67bbda2420d5fdb9f8892ed5c9e68549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67bbda2420d5fdb9f8892ed5c9e68549">&#9670;&nbsp;</a></span>USB_EP4R_STAT_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP4R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga69b154f94e7c1c8f90a654181439fc25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69b154f94e7c1c8f90a654181439fc25">&#9670;&nbsp;</a></span>USB_EP5R_CTR_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a id="ga3458aa82347b2509fe87e1b372c79d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3458aa82347b2509fe87e1b372c79d24">&#9670;&nbsp;</a></span>USB_EP5R_CTR_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a id="ga7ef8b07bce336d51ce1e38c9eba6a4d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ef8b07bce336d51ce1e38c9eba6a4d4">&#9670;&nbsp;</a></span>USB_EP5R_DTOG_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a id="ga55a4774972a2264a41dc414fcc63fa49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55a4774972a2264a41dc414fcc63fa49">&#9670;&nbsp;</a></span>USB_EP5R_DTOG_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a id="gad14f464f2f9fb4191c28cf62c1562b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad14f464f2f9fb4191c28cf62c1562b40">&#9670;&nbsp;</a></span>USB_EP5R_EA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a id="ga41083108d46af2976d56c78bb3d2ac2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41083108d46af2976d56c78bb3d2ac2d">&#9670;&nbsp;</a></span>USB_EP5R_EP_KIND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a id="ga53060d1aa68286e5cd9896d54a47b297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53060d1aa68286e5cd9896d54a47b297">&#9670;&nbsp;</a></span>USB_EP5R_EP_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a id="ga08ae60a01bef3a95d1ba57dbbc6ec2b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08ae60a01bef3a95d1ba57dbbc6ec2b6">&#9670;&nbsp;</a></span>USB_EP5R_EP_TYPE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga42091c492178dd4d3855df3d94c78ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42091c492178dd4d3855df3d94c78ff9">&#9670;&nbsp;</a></span>USB_EP5R_EP_TYPE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaf3f5e59be6b6ec7e7b4350df7bde1c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3f5e59be6b6ec7e7b4350df7bde1c3e">&#9670;&nbsp;</a></span>USB_EP5R_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a id="gaae708de938ec30cdb7d69dcb67d7b88d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae708de938ec30cdb7d69dcb67d7b88d">&#9670;&nbsp;</a></span>USB_EP5R_STAT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a id="ga3b412c07cfdd1de667d8d5a87b75edf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b412c07cfdd1de667d8d5a87b75edf0">&#9670;&nbsp;</a></span>USB_EP5R_STAT_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga1bc6885776f3f10c9b60b425a7160e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bc6885776f3f10c9b60b425a7160e02">&#9670;&nbsp;</a></span>USB_EP5R_STAT_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga1a66a56092148b1468f7739d966a88e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a66a56092148b1468f7739d966a88e6">&#9670;&nbsp;</a></span>USB_EP5R_STAT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a id="ga40a56951790502a094b0ca005f059d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40a56951790502a094b0ca005f059d04">&#9670;&nbsp;</a></span>USB_EP5R_STAT_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga562ee96f7835677e479a8b0e3e4fff3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga562ee96f7835677e479a8b0e3e4fff3a">&#9670;&nbsp;</a></span>USB_EP5R_STAT_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP5R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gac33fef6492f76bfd9226e50690c2aeb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac33fef6492f76bfd9226e50690c2aeb9">&#9670;&nbsp;</a></span>USB_EP6R_CTR_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a id="ga1b40906a07a144c1e85befee6a52f8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b40906a07a144c1e85befee6a52f8ae">&#9670;&nbsp;</a></span>USB_EP6R_CTR_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a id="ga4f5529ee2b7f146c5fe8f1211c6d654a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f5529ee2b7f146c5fe8f1211c6d654a">&#9670;&nbsp;</a></span>USB_EP6R_DTOG_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a id="ga856ec5e4b02785b27b947bfd3ea2347c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga856ec5e4b02785b27b947bfd3ea2347c">&#9670;&nbsp;</a></span>USB_EP6R_DTOG_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a id="gab580a153e80a29d9a9e3bf092e3f9b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab580a153e80a29d9a9e3bf092e3f9b18">&#9670;&nbsp;</a></span>USB_EP6R_EA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a id="ga38ccd0cc4d5fbfa074145bdc8b5f4364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38ccd0cc4d5fbfa074145bdc8b5f4364">&#9670;&nbsp;</a></span>USB_EP6R_EP_KIND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a id="gaa2f3826ba70579298c3c65e04d906034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2f3826ba70579298c3c65e04d906034">&#9670;&nbsp;</a></span>USB_EP6R_EP_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a id="gaf594c2e471ad52d40258609f41391744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf594c2e471ad52d40258609f41391744">&#9670;&nbsp;</a></span>USB_EP6R_EP_TYPE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga44020d31623bb3926810aa2ac37d6b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44020d31623bb3926810aa2ac37d6b1f">&#9670;&nbsp;</a></span>USB_EP6R_EP_TYPE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa457c6b4828efcdd0776701d5674b18a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa457c6b4828efcdd0776701d5674b18a">&#9670;&nbsp;</a></span>USB_EP6R_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a id="ga716323a13ae3dcf191477adaf541c543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga716323a13ae3dcf191477adaf541c543">&#9670;&nbsp;</a></span>USB_EP6R_STAT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a id="ga892f49ced775693aaef2a4a1dc587356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga892f49ced775693aaef2a4a1dc587356">&#9670;&nbsp;</a></span>USB_EP6R_STAT_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga8c92886f22d28a575c5af29c8cfd0333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c92886f22d28a575c5af29c8cfd0333">&#9670;&nbsp;</a></span>USB_EP6R_STAT_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga28dfec5b19802ed681ff9b61f31a3b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28dfec5b19802ed681ff9b61f31a3b6f">&#9670;&nbsp;</a></span>USB_EP6R_STAT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a id="ga1e4603d6adc29d8c5f424dae1624752e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e4603d6adc29d8c5f424dae1624752e">&#9670;&nbsp;</a></span>USB_EP6R_STAT_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gac6cc32a6857d84de8c378718adbf01d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6cc32a6857d84de8c378718adbf01d2">&#9670;&nbsp;</a></span>USB_EP6R_STAT_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP6R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga57462394edc3a3da2f06671ec5532500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57462394edc3a3da2f06671ec5532500">&#9670;&nbsp;</a></span>USB_EP7R_CTR_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_CTR_RX&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for reception Common registers </p>

</div>
</div>
<a id="ga2c66ffcbfaa2ef979d04c608f16d61b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c66ffcbfaa2ef979d04c608f16d61b1">&#9670;&nbsp;</a></span>USB_EP7R_CTR_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_CTR_TX&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a id="gaf3cf359b15d3ae41c1687b8adc92bd4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3cf359b15d3ae41c1687b8adc92bd4b">&#9670;&nbsp;</a></span>USB_EP7R_DTOG_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_DTOG_RX&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a id="gaf6314cddfd8f778397052c4cfb7a564e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6314cddfd8f778397052c4cfb7a564e">&#9670;&nbsp;</a></span>USB_EP7R_DTOG_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_DTOG_TX&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a id="ga7d3552066cff58ccb5d14e6544376bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d3552066cff58ccb5d14e6544376bf2">&#9670;&nbsp;</a></span>USB_EP7R_EA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_EA&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a id="ga4f45620f93bc35cdc97f49c2296c4c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f45620f93bc35cdc97f49c2296c4c5a">&#9670;&nbsp;</a></span>USB_EP7R_EP_KIND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_EP_KIND&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a id="ga8008f19cb9807a33e251ede8634bba92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8008f19cb9807a33e251ede8634bba92">&#9670;&nbsp;</a></span>USB_EP7R_EP_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_EP_TYPE&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a id="gad35be686df9d41fe31b97dcbbb4121ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad35be686df9d41fe31b97dcbbb4121ac">&#9670;&nbsp;</a></span>USB_EP7R_EP_TYPE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_EP_TYPE_0&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaa71ac160279048c68a8fa9dc9418b68f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa71ac160279048c68a8fa9dc9418b68f">&#9670;&nbsp;</a></span>USB_EP7R_EP_TYPE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_EP_TYPE_1&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gab6542407d1b4fc193be57fef798f5b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6542407d1b4fc193be57fef798f5b40">&#9670;&nbsp;</a></span>USB_EP7R_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_SETUP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a id="ga1a6297f8f4d92d046da5f5ed0b7df8bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a6297f8f4d92d046da5f5ed0b7df8bf">&#9670;&nbsp;</a></span>USB_EP7R_STAT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_STAT_RX&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a id="gab1c69e0a08464ae204eeda0d32a0e5cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1c69e0a08464ae204eeda0d32a0e5cf">&#9670;&nbsp;</a></span>USB_EP7R_STAT_RX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_STAT_RX_0&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga28a0b7a215abd309bd235b94e7105d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28a0b7a215abd309bd235b94e7105d0e">&#9670;&nbsp;</a></span>USB_EP7R_STAT_RX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_STAT_RX_1&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa54931d69b103edd1645da14aa95cd2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa54931d69b103edd1645da14aa95cd2f">&#9670;&nbsp;</a></span>USB_EP7R_STAT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_STAT_TX&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a id="ga82501bdb4d24970c55d1665419f0fd08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82501bdb4d24970c55d1665419f0fd08">&#9670;&nbsp;</a></span>USB_EP7R_STAT_TX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_STAT_TX_0&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga52da5e2f3fe1ef908d1cab542453e439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52da5e2f3fe1ef908d1cab542453e439">&#9670;&nbsp;</a></span>USB_EP7R_STAT_TX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_EP7R_STAT_TX_1&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga5d3be7ef58e1f59a72987d64aa5659b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d3be7ef58e1f59a72987d64aa5659b7">&#9670;&nbsp;</a></span>USB_FNR_FN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_FNR_FN&#160;&#160;&#160;((uint16_t)0x07FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frame Number </p>

</div>
</div>
<a id="gaa1a3b491dc96066d1123013fad4d2212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1a3b491dc96066d1123013fad4d2212">&#9670;&nbsp;</a></span>USB_FNR_LCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_FNR_LCK&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Locked </p>

</div>
</div>
<a id="ga2ea5d4b642e7fb5143bbc4e87c1bcf77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">&#9670;&nbsp;</a></span>USB_FNR_LSOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_FNR_LSOF&#160;&#160;&#160;((uint16_t)0x1800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lost SOF </p>

</div>
</div>
<a id="ga111fda8e4479562f1de1891f33e795e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga111fda8e4479562f1de1891f33e795e2">&#9670;&nbsp;</a></span>USB_FNR_RXDM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_FNR_RXDM&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Data - Line Status </p>

</div>
</div>
<a id="gaac5d46bbb39223fc1b5fda13cfa8f933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac5d46bbb39223fc1b5fda13cfa8f933">&#9670;&nbsp;</a></span>USB_FNR_RXDP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_FNR_RXDP&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Data + Line Status </p>

</div>
</div>
<a id="gaf7f60ffd5846c9e50d93ae095290c575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7f60ffd5846c9e50d93ae095290c575">&#9670;&nbsp;</a></span>USB_ISTR_CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_CTR&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Correct Transfer </p>

</div>
</div>
<a id="ga81c3cbe7072f6821b808037365962a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81c3cbe7072f6821b808037365962a93">&#9670;&nbsp;</a></span>USB_ISTR_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_DIR&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Direction of transaction </p>

</div>
</div>
<a id="ga7aaa1c2bc97b02f8eac69a9a565ad73f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7aaa1c2bc97b02f8eac69a9a565ad73f">&#9670;&nbsp;</a></span>USB_ISTR_EP_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_EP_ID&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Identifier </p>

</div>
</div>
<a id="ga50875e0075a050305a676eadcf6a5c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50875e0075a050305a676eadcf6a5c3a">&#9670;&nbsp;</a></span>USB_ISTR_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_ERR&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error </p>

</div>
</div>
<a id="ga7b163b7bdc25b4f0671ec2c79cf10c88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b163b7bdc25b4f0671ec2c79cf10c88">&#9670;&nbsp;</a></span>USB_ISTR_ESOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_ESOF&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Expected Start Of Frame </p>

</div>
</div>
<a id="gaa4581fce2e7008ea4be136cdfc3936e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4581fce2e7008ea4be136cdfc3936e0">&#9670;&nbsp;</a></span>USB_ISTR_PMAOVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_PMAOVR&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Packet Memory Area Over / Underrun </p>

</div>
</div>
<a id="ga937fa6afcc3a8fa3b3597ac81b39216b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga937fa6afcc3a8fa3b3597ac81b39216b">&#9670;&nbsp;</a></span>USB_ISTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_RESET&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB RESET request </p>

</div>
</div>
<a id="ga91395f98d9e70d3addcfa2aaca531529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91395f98d9e70d3addcfa2aaca531529">&#9670;&nbsp;</a></span>USB_ISTR_SOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_SOF&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Of Frame </p>

</div>
</div>
<a id="gaa4853d529d9326e3d24ef5fd2861b7d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4853d529d9326e3d24ef5fd2861b7d1">&#9670;&nbsp;</a></span>USB_ISTR_SUSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_SUSP&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Suspend mode request </p>

</div>
</div>
<a id="ga84e13c7c106d028a20a8af0244f66532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84e13c7c106d028a20a8af0244f66532">&#9670;&nbsp;</a></span>USB_ISTR_WKUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_ISTR_WKUP&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wake up </p>

</div>
</div>
<a id="ga931941dc5d795502371ac5dd8fbac1e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga931941dc5d795502371ac5dd8fbac1e9">&#9670;&nbsp;</a></span>WWDG_CFR_EWI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_EWI&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Early Wakeup Interrupt </p>

</div>
</div>
<a id="gabfbb9991bd6a3699399ca569c71fe8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfbb9991bd6a3699399ca569c71fe8c9">&#9670;&nbsp;</a></span>WWDG_CFR_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W&#160;&#160;&#160;((uint16_t)0x007F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>W[6:0] bits (7-bit window value) </p>

</div>
</div>
<a id="gae37e08098d003f44eb8770a9d9bd40d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae37e08098d003f44eb8770a9d9bd40d0">&#9670;&nbsp;</a></span>WWDG_CFR_W0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W0&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga698b68239773862647ef5f9d963b80c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga698b68239773862647ef5f9d963b80c4">&#9670;&nbsp;</a></span>WWDG_CFR_W1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W1&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga166845425e89d01552bac0baeec686d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga166845425e89d01552bac0baeec686d9">&#9670;&nbsp;</a></span>WWDG_CFR_W2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W2&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="ga344253edc9710aa6db6047b76cce723b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga344253edc9710aa6db6047b76cce723b">&#9670;&nbsp;</a></span>WWDG_CFR_W3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W3&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaec3a0817a2dcde78414d02c0cb5d201d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec3a0817a2dcde78414d02c0cb5d201d">&#9670;&nbsp;</a></span>WWDG_CFR_W4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W4&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="ga8032c21626b10fcf5cd8ad36bc051663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8032c21626b10fcf5cd8ad36bc051663">&#9670;&nbsp;</a></span>WWDG_CFR_W5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W5&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="ga106cdb96da03ce192628f54cefcbec2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga106cdb96da03ce192628f54cefcbec2f">&#9670;&nbsp;</a></span>WWDG_CFR_W6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_W6&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="ga067b1d8238f1d5613481aba71a946638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga067b1d8238f1d5613481aba71a946638">&#9670;&nbsp;</a></span>WWDG_CFR_WDGTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_WDGTB&#160;&#160;&#160;((uint16_t)0x0180)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDGTB[1:0] bits (Timer Base) </p>

</div>
</div>
<a id="ga4858525604534e493b8a09e0b04ace61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4858525604534e493b8a09e0b04ace61">&#9670;&nbsp;</a></span>WWDG_CFR_WDGTB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_WDGTB0&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="ga9d53e6fa74c43522ebacd6dd6f450d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d53e6fa74c43522ebacd6dd6f450d33">&#9670;&nbsp;</a></span>WWDG_CFR_WDGTB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CFR_WDGTB1&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="ga400774feb33ed7544d57d6a0a76e0f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga400774feb33ed7544d57d6a0a76e0f70">&#9670;&nbsp;</a></span>WWDG_CR_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T&#160;&#160;&#160;((uint8_t)0x7F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>T[6:0] bits (7-Bit counter (MSB to LSB)) </p>

</div>
</div>
<a id="ga4d510237467b8e10ca1001574671ad8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d510237467b8e10ca1001574671ad8e">&#9670;&nbsp;</a></span>WWDG_CR_T0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T0&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a id="gaed4b5d3f4d2e0540058fd2253a8feb95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed4b5d3f4d2e0540058fd2253a8feb95">&#9670;&nbsp;</a></span>WWDG_CR_T1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T1&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a id="gaa4e9559da387f10bac2dc8ab0d4f6e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4e9559da387f10bac2dc8ab0d4f6e6c">&#9670;&nbsp;</a></span>WWDG_CR_T2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T2&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a id="gab1e344f4a12c60e57cb643511379b261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1e344f4a12c60e57cb643511379b261">&#9670;&nbsp;</a></span>WWDG_CR_T3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T3&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a id="gaf1f89d17eb4b3bb1b67c2b0185061e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1f89d17eb4b3bb1b67c2b0185061e45">&#9670;&nbsp;</a></span>WWDG_CR_T4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T4&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a id="gadc9870e0e3a5c171b9c1db817afcf0ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc9870e0e3a5c171b9c1db817afcf0ee">&#9670;&nbsp;</a></span>WWDG_CR_T5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T5&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a id="gab3a493575c9a7c6006a3af9d13399268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3a493575c9a7c6006a3af9d13399268">&#9670;&nbsp;</a></span>WWDG_CR_T6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T6&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a id="gab647e9997b8b8e67de72af1aaea3f52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab647e9997b8b8e67de72af1aaea3f52f">&#9670;&nbsp;</a></span>WWDG_CR_WDGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_WDGA&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Activation bit </p>

</div>
</div>
<a id="ga96cf9ddd91b6079c5aceef6f3e857b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96cf9ddd91b6079c5aceef6f3e857b69">&#9670;&nbsp;</a></span>WWDG_SR_EWIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_SR_EWIF&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Early Wakeup Interrupt Flag </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
