// Seed: 2020412149
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_4 ? 1 : 1'b0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input wor id_3,
    input wire id_4,
    input tri1 id_5,
    input tri id_6
    , id_9,
    input supply1 id_7
);
  assign id_9 = 1'b0;
  module_0(
      id_9, id_9, id_9, id_9, id_9
  );
endmodule
