
TestLaunchCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b0bc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009b0  0800b1d0  0800b1d0  0001b1d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb80  0800bb80  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800bb80  0800bb80  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bb80  0800bb80  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb80  0800bb80  0001bb80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bb84  0800bb84  0001bb84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800bb88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004764  200001f4  0800bd7c  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004958  0800bd7c  00024958  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013813  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d2a  00000000  00000000  00033a30  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001080  00000000  00000000  00036760  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f28  00000000  00000000  000377e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017681  00000000  00000000  00038708  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f14b  00000000  00000000  0004fd89  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000778ed  00000000  00000000  0005eed4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d67c1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ea8  00000000  00000000  000d683c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f4 	.word	0x200001f4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b1b4 	.word	0x0800b1b4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f8 	.word	0x200001f8
 800014c:	0800b1b4 	.word	0x0800b1b4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b84:	f1a2 0201 	sub.w	r2, r2, #1
 8000b88:	d1ed      	bne.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <SELECT>:
static uint8_t PowerFlag = 0;                           /* Power condition Flag */


/* SPI Chip Select */
static void SELECT(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000ce8:	2200      	movs	r2, #0
 8000cea:	2101      	movs	r1, #1
 8000cec:	4802      	ldr	r0, [pc, #8]	; (8000cf8 <SELECT+0x14>)
 8000cee:	f002 fb39 	bl	8003364 <HAL_GPIO_WritePin>
}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40010c00 	.word	0x40010c00

08000cfc <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000d00:	2201      	movs	r2, #1
 8000d02:	2101      	movs	r1, #1
 8000d04:	4802      	ldr	r0, [pc, #8]	; (8000d10 <DESELECT+0x14>)
 8000d06:	f002 fb2d 	bl	8003364 <HAL_GPIO_WritePin>
}
 8000d0a:	bf00      	nop
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	40010c00 	.word	0x40010c00

08000d14 <SPI_TxByte>:

/* SPI Transmit*/
static void SPI_TxByte(BYTE data)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000d1e:	bf00      	nop
 8000d20:	4808      	ldr	r0, [pc, #32]	; (8000d44 <SPI_TxByte+0x30>)
 8000d22:	f003 fd3c 	bl	800479e <HAL_SPI_GetState>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d1f9      	bne.n	8000d20 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi1, &data, 1, SPI_TIMEOUT);
 8000d2c:	1df9      	adds	r1, r7, #7
 8000d2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d32:	2201      	movs	r2, #1
 8000d34:	4803      	ldr	r0, [pc, #12]	; (8000d44 <SPI_TxByte+0x30>)
 8000d36:	f003 fa5c 	bl	80041f2 <HAL_SPI_Transmit>
}
 8000d3a:	bf00      	nop
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	20002824 	.word	0x20002824

08000d48 <SPI_RxByte>:

/* SPI Data send / receive return type function */
static uint8_t SPI_RxByte(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b084      	sub	sp, #16
 8000d4c:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8000d4e:	23ff      	movs	r3, #255	; 0xff
 8000d50:	71fb      	strb	r3, [r7, #7]
  data = 0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	71bb      	strb	r3, [r7, #6]
  
  while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 8000d56:	bf00      	nop
 8000d58:	4809      	ldr	r0, [pc, #36]	; (8000d80 <SPI_RxByte+0x38>)
 8000d5a:	f003 fd20 	bl	800479e <HAL_SPI_GetState>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	d1f9      	bne.n	8000d58 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, SPI_TIMEOUT);
 8000d64:	1dba      	adds	r2, r7, #6
 8000d66:	1df9      	adds	r1, r7, #7
 8000d68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d6c:	9300      	str	r3, [sp, #0]
 8000d6e:	2301      	movs	r3, #1
 8000d70:	4803      	ldr	r0, [pc, #12]	; (8000d80 <SPI_RxByte+0x38>)
 8000d72:	f003 fb72 	bl	800445a <HAL_SPI_TransmitReceive>
  
  return data;
 8000d76:	79bb      	ldrb	r3, [r7, #6]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20002824 	.word	0x20002824

08000d84 <SPI_RxBytePtr>:

/* SPI Data send / receive pointer type function*/
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8000d8c:	f7ff ffdc 	bl	8000d48 <SPI_RxByte>
 8000d90:	4603      	mov	r3, r0
 8000d92:	461a      	mov	r2, r3
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	701a      	strb	r2, [r3, #0]
}
 8000d98:	bf00      	nop
 8000d9a:	3708      	adds	r7, #8
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <SD_ReadyWait>:

/* SD CARD Ready wait */
static uint8_t SD_ReadyWait(void) 
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
  uint8_t res;
  
  /* 500ms Counter preparation*/
  Timer2 = 50;
 8000da6:	4b0b      	ldr	r3, [pc, #44]	; (8000dd4 <SD_ReadyWait+0x34>)
 8000da8:	2232      	movs	r2, #50	; 0x32
 8000daa:	701a      	strb	r2, [r3, #0]

  SPI_RxByte();
 8000dac:	f7ff ffcc 	bl	8000d48 <SPI_RxByte>
  
  do
  {
    /* 0xFF SPI communication until a value is received */
    res = SPI_RxByte();
 8000db0:	f7ff ffca 	bl	8000d48 <SPI_RxByte>
 8000db4:	4603      	mov	r3, r0
 8000db6:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	2bff      	cmp	r3, #255	; 0xff
 8000dbc:	d004      	beq.n	8000dc8 <SD_ReadyWait+0x28>
 8000dbe:	4b05      	ldr	r3, [pc, #20]	; (8000dd4 <SD_ReadyWait+0x34>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d1f3      	bne.n	8000db0 <SD_ReadyWait+0x10>
  
  return res;
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	200028e8 	.word	0x200028e8

08000dd8 <SD_PowerOn>:

/*Power on*/
static void SD_PowerOn(void) 
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 8000dde:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000de2:	617b      	str	r3, [r7, #20]
  

  DESELECT();
 8000de4:	f7ff ff8a 	bl	8000cfc <DESELECT>
  
  for(int i = 0; i < 10; i++)
 8000de8:	2300      	movs	r3, #0
 8000dea:	613b      	str	r3, [r7, #16]
 8000dec:	e005      	b.n	8000dfa <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8000dee:	20ff      	movs	r0, #255	; 0xff
 8000df0:	f7ff ff90 	bl	8000d14 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8000df4:	693b      	ldr	r3, [r7, #16]
 8000df6:	3301      	adds	r3, #1
 8000df8:	613b      	str	r3, [r7, #16]
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	2b09      	cmp	r3, #9
 8000dfe:	ddf6      	ble.n	8000dee <SD_PowerOn+0x16>
  }
  
  /* SPI Chips Select */
  SELECT();
 8000e00:	f7ff ff70 	bl	8000ce4 <SELECT>
  
  /*  GO_IDLE_STATE State transitions*/
  cmd_arg[0] = (CMD0 | 0x40);
 8000e04:	2340      	movs	r3, #64	; 0x40
 8000e06:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8000e10:	2300      	movs	r3, #0
 8000e12:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8000e14:	2300      	movs	r3, #0
 8000e16:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8000e18:	2395      	movs	r3, #149	; 0x95
 8000e1a:	727b      	strb	r3, [r7, #9]
  
  /* Command transmission*/
  for (int i = 0; i < 6; i++)
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	e009      	b.n	8000e36 <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 8000e22:	1d3a      	adds	r2, r7, #4
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	4413      	add	r3, r2
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f7ff ff72 	bl	8000d14 <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	3301      	adds	r3, #1
 8000e34:	60fb      	str	r3, [r7, #12]
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	2b05      	cmp	r3, #5
 8000e3a:	ddf2      	ble.n	8000e22 <SD_PowerOn+0x4a>
  }
  
  /* Answer waiting*/
  while ((SPI_RxByte() != 0x01) && Count)
 8000e3c:	e002      	b.n	8000e44 <SD_PowerOn+0x6c>
  {
    Count--;
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	3b01      	subs	r3, #1
 8000e42:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 8000e44:	f7ff ff80 	bl	8000d48 <SPI_RxByte>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d002      	beq.n	8000e54 <SD_PowerOn+0x7c>
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d1f4      	bne.n	8000e3e <SD_PowerOn+0x66>
  }
  
  DESELECT();
 8000e54:	f7ff ff52 	bl	8000cfc <DESELECT>
  SPI_TxByte(0XFF);
 8000e58:	20ff      	movs	r0, #255	; 0xff
 8000e5a:	f7ff ff5b 	bl	8000d14 <SPI_TxByte>
  
  PowerFlag = 1;
 8000e5e:	4b03      	ldr	r3, [pc, #12]	; (8000e6c <SD_PowerOn+0x94>)
 8000e60:	2201      	movs	r2, #1
 8000e62:	701a      	strb	r2, [r3, #0]
}
 8000e64:	bf00      	nop
 8000e66:	3718      	adds	r7, #24
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000211 	.word	0x20000211

08000e70 <SD_PowerOff>:

/*   */
static void SD_PowerOff(void) 
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8000e74:	4b03      	ldr	r3, [pc, #12]	; (8000e84 <SD_PowerOff+0x14>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	701a      	strb	r2, [r3, #0]
}
 8000e7a:	bf00      	nop
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bc80      	pop	{r7}
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	20000211 	.word	0x20000211

08000e88 <SD_CheckPower>:

/*    */
static uint8_t SD_CheckPower(void) 
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 8000e8c:	4b02      	ldr	r3, [pc, #8]	; (8000e98 <SD_CheckPower+0x10>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr
 8000e98:	20000211 	.word	0x20000211

08000e9c <SD_RxDataBlock>:

/*    */
static bool SD_RxDataBlock(BYTE *buff, UINT btr) 
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	6039      	str	r1, [r7, #0]
  uint8_t token;
  
  /* 100ms  */
  Timer1 = 10;
 8000ea6:	4b17      	ldr	r3, [pc, #92]	; (8000f04 <SD_RxDataBlock+0x68>)
 8000ea8:	220a      	movs	r2, #10
 8000eaa:	701a      	strb	r2, [r3, #0]

  /*   */		
  do 
  {    
    token = SPI_RxByte();
 8000eac:	f7ff ff4c 	bl	8000d48 <SPI_RxByte>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8000eb4:	7bfb      	ldrb	r3, [r7, #15]
 8000eb6:	2bff      	cmp	r3, #255	; 0xff
 8000eb8:	d104      	bne.n	8000ec4 <SD_RxDataBlock+0x28>
 8000eba:	4b12      	ldr	r3, [pc, #72]	; (8000f04 <SD_RxDataBlock+0x68>)
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d1f3      	bne.n	8000eac <SD_RxDataBlock+0x10>
  
  /* 0xFE  Token     */
  if(token != 0xFE)
 8000ec4:	7bfb      	ldrb	r3, [r7, #15]
 8000ec6:	2bfe      	cmp	r3, #254	; 0xfe
 8000ec8:	d001      	beq.n	8000ece <SD_RxDataBlock+0x32>
    return FALSE;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	e016      	b.n	8000efc <SD_RxDataBlock+0x60>
  
  /*    */
  do 
  {     
    SPI_RxBytePtr(buff++);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	1c5a      	adds	r2, r3, #1
 8000ed2:	607a      	str	r2, [r7, #4]
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff ff55 	bl	8000d84 <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	1c5a      	adds	r2, r3, #1
 8000ede:	607a      	str	r2, [r7, #4]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f7ff ff4f 	bl	8000d84 <SPI_RxBytePtr>
  } while(btr -= 2);
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	3b02      	subs	r3, #2
 8000eea:	603b      	str	r3, [r7, #0]
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d1ed      	bne.n	8000ece <SD_RxDataBlock+0x32>
  
  SPI_RxByte(); /* CRC  */
 8000ef2:	f7ff ff29 	bl	8000d48 <SPI_RxByte>
  SPI_RxByte();
 8000ef6:	f7ff ff27 	bl	8000d48 <SPI_RxByte>
  
  return TRUE;
 8000efa:	2301      	movs	r3, #1
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3710      	adds	r7, #16
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	200028e9 	.word	0x200028e9

08000f08 <SD_TxDataBlock>:

/*    */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	460b      	mov	r3, r1
 8000f12:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 8000f14:	2300      	movs	r3, #0
 8000f16:	737b      	strb	r3, [r7, #13]
    
  /* SD   */
  if (SD_ReadyWait() != 0xFF)
 8000f18:	f7ff ff42 	bl	8000da0 <SD_ReadyWait>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2bff      	cmp	r3, #255	; 0xff
 8000f20:	d001      	beq.n	8000f26 <SD_TxDataBlock+0x1e>
    return FALSE;
 8000f22:	2300      	movs	r3, #0
 8000f24:	e040      	b.n	8000fa8 <SD_TxDataBlock+0xa0>
  
  /*   */
  SPI_TxByte(token);      
 8000f26:	78fb      	ldrb	r3, [r7, #3]
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff fef3 	bl	8000d14 <SPI_TxByte>
  
  /*    */
  if (token != 0xFD) 
 8000f2e:	78fb      	ldrb	r3, [r7, #3]
 8000f30:	2bfd      	cmp	r3, #253	; 0xfd
 8000f32:	d031      	beq.n	8000f98 <SD_TxDataBlock+0x90>
  { 
    wc = 0;
 8000f34:	2300      	movs	r3, #0
 8000f36:	73bb      	strb	r3, [r7, #14]
    
    /* 512    */
    do 
    { 
      SPI_TxByte(*buff++);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	1c5a      	adds	r2, r3, #1
 8000f3c:	607a      	str	r2, [r7, #4]
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff fee7 	bl	8000d14 <SPI_TxByte>
      SPI_TxByte(*buff++);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	1c5a      	adds	r2, r3, #1
 8000f4a:	607a      	str	r2, [r7, #4]
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f7ff fee0 	bl	8000d14 <SPI_TxByte>
    } while (--wc);
 8000f54:	7bbb      	ldrb	r3, [r7, #14]
 8000f56:	3b01      	subs	r3, #1
 8000f58:	73bb      	strb	r3, [r7, #14]
 8000f5a:	7bbb      	ldrb	r3, [r7, #14]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d1eb      	bne.n	8000f38 <SD_TxDataBlock+0x30>
    
    SPI_RxByte();       /* CRC  */
 8000f60:	f7ff fef2 	bl	8000d48 <SPI_RxByte>
    SPI_RxByte();
 8000f64:	f7ff fef0 	bl	8000d48 <SPI_RxByte>
    
    /*    */        
    while (i <= 64) 
 8000f68:	e00b      	b.n	8000f82 <SD_TxDataBlock+0x7a>
    {			
      resp = SPI_RxByte();
 8000f6a:	f7ff feed 	bl	8000d48 <SPI_RxByte>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	73fb      	strb	r3, [r7, #15]
      
      /*    */
      if ((resp & 0x1F) == 0x05) 
 8000f72:	7bfb      	ldrb	r3, [r7, #15]
 8000f74:	f003 031f 	and.w	r3, r3, #31
 8000f78:	2b05      	cmp	r3, #5
 8000f7a:	d006      	beq.n	8000f8a <SD_TxDataBlock+0x82>
        break;
      
      i++;
 8000f7c:	7b7b      	ldrb	r3, [r7, #13]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	737b      	strb	r3, [r7, #13]
    while (i <= 64) 
 8000f82:	7b7b      	ldrb	r3, [r7, #13]
 8000f84:	2b40      	cmp	r3, #64	; 0x40
 8000f86:	d9f0      	bls.n	8000f6a <SD_TxDataBlock+0x62>
 8000f88:	e000      	b.n	8000f8c <SD_TxDataBlock+0x84>
        break;
 8000f8a:	bf00      	nop
    }
    
    /* SPI   Clear */
    while (SPI_RxByte() == 0);
 8000f8c:	bf00      	nop
 8000f8e:	f7ff fedb 	bl	8000d48 <SPI_RxByte>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d0fa      	beq.n	8000f8e <SD_TxDataBlock+0x86>
  }
  
  if ((resp & 0x1F) == 0x05)
 8000f98:	7bfb      	ldrb	r3, [r7, #15]
 8000f9a:	f003 031f 	and.w	r3, r3, #31
 8000f9e:	2b05      	cmp	r3, #5
 8000fa0:	d101      	bne.n	8000fa6 <SD_TxDataBlock+0x9e>
    return TRUE;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e000      	b.n	8000fa8 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 8000fa6:	2300      	movs	r3, #0
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3710      	adds	r7, #16
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <SD_SendCmd>:
#endif /* _READONLY */

/* CMD   */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg) 
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	6039      	str	r1, [r7, #0]
 8000fba:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  
  /* SD  */
  if (SD_ReadyWait() != 0xFF)
 8000fbc:	f7ff fef0 	bl	8000da0 <SD_ReadyWait>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2bff      	cmp	r3, #255	; 0xff
 8000fc4:	d001      	beq.n	8000fca <SD_SendCmd+0x1a>
    return 0xFF;
 8000fc6:	23ff      	movs	r3, #255	; 0xff
 8000fc8:	e040      	b.n	800104c <SD_SendCmd+0x9c>
  
  /*    */
  SPI_TxByte(cmd); 			/* Command */
 8000fca:	79fb      	ldrb	r3, [r7, #7]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fea1 	bl	8000d14 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	0e1b      	lsrs	r3, r3, #24
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff fe9b 	bl	8000d14 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	0c1b      	lsrs	r3, r3, #16
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff fe95 	bl	8000d14 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	0a1b      	lsrs	r3, r3, #8
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff fe8f 	bl	8000d14 <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff fe8a 	bl	8000d14 <SPI_TxByte>
  
  /*  CRC  */
  crc = 0;  
 8001000:	2300      	movs	r3, #0
 8001002:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	2b40      	cmp	r3, #64	; 0x40
 8001008:	d101      	bne.n	800100e <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 800100a:	2395      	movs	r3, #149	; 0x95
 800100c:	73fb      	strb	r3, [r7, #15]
  
  if (cmd == CMD8)
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	2b48      	cmp	r3, #72	; 0x48
 8001012:	d101      	bne.n	8001018 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 8001014:	2387      	movs	r3, #135	; 0x87
 8001016:	73fb      	strb	r3, [r7, #15]
  
  /* CRC  */
  SPI_TxByte(crc);
 8001018:	7bfb      	ldrb	r3, [r7, #15]
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff fe7a 	bl	8000d14 <SPI_TxByte>
  
  /* CMD12 Stop Reading       */
  if (cmd == CMD12)
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	2b4c      	cmp	r3, #76	; 0x4c
 8001024:	d101      	bne.n	800102a <SD_SendCmd+0x7a>
    SPI_RxByte();
 8001026:	f7ff fe8f 	bl	8000d48 <SPI_RxByte>
  
  /* 10    . */
  uint8_t n = 10; 
 800102a:	230a      	movs	r3, #10
 800102c:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 800102e:	f7ff fe8b 	bl	8000d48 <SPI_RxByte>
 8001032:	4603      	mov	r3, r0
 8001034:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 8001036:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800103a:	2b00      	cmp	r3, #0
 800103c:	da05      	bge.n	800104a <SD_SendCmd+0x9a>
 800103e:	7bbb      	ldrb	r3, [r7, #14]
 8001040:	3b01      	subs	r3, #1
 8001042:	73bb      	strb	r3, [r7, #14]
 8001044:	7bbb      	ldrb	r3, [r7, #14]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d1f1      	bne.n	800102e <SD_SendCmd+0x7e>
  
  return res;
 800104a:	7b7b      	ldrb	r3, [r7, #13]
}
 800104c:	4618      	mov	r0, r3
 800104e:	3710      	adds	r7, #16
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}

08001054 <SD_disk_initialize>:
  user_diskio.c  .
-----------------------------------------------------------------------*/

/* SD  */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8001054:	b590      	push	{r4, r7, lr}
 8001056:	b085      	sub	sp, #20
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  
  /*    */
  if(drv)
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <SD_disk_initialize+0x14>
    return STA_NOINIT;  
 8001064:	2301      	movs	r3, #1
 8001066:	e0d5      	b.n	8001214 <SD_disk_initialize+0x1c0>
  
  /* SD  */
  if(Stat & STA_NODISK)
 8001068:	4b6c      	ldr	r3, [pc, #432]	; (800121c <SD_disk_initialize+0x1c8>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	b2db      	uxtb	r3, r3
 800106e:	f003 0302 	and.w	r3, r3, #2
 8001072:	2b00      	cmp	r3, #0
 8001074:	d003      	beq.n	800107e <SD_disk_initialize+0x2a>
    return Stat;        
 8001076:	4b69      	ldr	r3, [pc, #420]	; (800121c <SD_disk_initialize+0x1c8>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	b2db      	uxtb	r3, r3
 800107c:	e0ca      	b.n	8001214 <SD_disk_initialize+0x1c0>
  
  /* SD Power On */
  SD_PowerOn();         
 800107e:	f7ff feab 	bl	8000dd8 <SD_PowerOn>
  
  /* SPI   Chip Select */
  SELECT();             
 8001082:	f7ff fe2f 	bl	8000ce4 <SELECT>
  
  /* SD   */
  type = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	73bb      	strb	r3, [r7, #14]
  
  /* Idle   */
  if (SD_SendCmd(CMD0, 0) == 1) 
 800108a:	2100      	movs	r1, #0
 800108c:	2040      	movs	r0, #64	; 0x40
 800108e:	f7ff ff8f 	bl	8000fb0 <SD_SendCmd>
 8001092:	4603      	mov	r3, r0
 8001094:	2b01      	cmp	r3, #1
 8001096:	f040 80a5 	bne.w	80011e4 <SD_disk_initialize+0x190>
  { 
    /*  1  */
    Timer1 = 100;
 800109a:	4b61      	ldr	r3, [pc, #388]	; (8001220 <SD_disk_initialize+0x1cc>)
 800109c:	2264      	movs	r2, #100	; 0x64
 800109e:	701a      	strb	r2, [r3, #0]
    
    /* SD     */
    if (SD_SendCmd(CMD8, 0x1AA) == 1) 
 80010a0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80010a4:	2048      	movs	r0, #72	; 0x48
 80010a6:	f7ff ff83 	bl	8000fb0 <SD_SendCmd>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d158      	bne.n	8001162 <SD_disk_initialize+0x10e>
    { 
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 80010b0:	2300      	movs	r3, #0
 80010b2:	73fb      	strb	r3, [r7, #15]
 80010b4:	e00c      	b.n	80010d0 <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 80010b6:	7bfc      	ldrb	r4, [r7, #15]
 80010b8:	f7ff fe46 	bl	8000d48 <SPI_RxByte>
 80010bc:	4603      	mov	r3, r0
 80010be:	461a      	mov	r2, r3
 80010c0:	f107 0310 	add.w	r3, r7, #16
 80010c4:	4423      	add	r3, r4
 80010c6:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 80010ca:	7bfb      	ldrb	r3, [r7, #15]
 80010cc:	3301      	adds	r3, #1
 80010ce:	73fb      	strb	r3, [r7, #15]
 80010d0:	7bfb      	ldrb	r3, [r7, #15]
 80010d2:	2b03      	cmp	r3, #3
 80010d4:	d9ef      	bls.n	80010b6 <SD_disk_initialize+0x62>
      }
      
      if (ocr[2] == 0x01 && ocr[3] == 0xAA) 
 80010d6:	7abb      	ldrb	r3, [r7, #10]
 80010d8:	2b01      	cmp	r3, #1
 80010da:	f040 8083 	bne.w	80011e4 <SD_disk_initialize+0x190>
 80010de:	7afb      	ldrb	r3, [r7, #11]
 80010e0:	2baa      	cmp	r3, #170	; 0xaa
 80010e2:	d17f      	bne.n	80011e4 <SD_disk_initialize+0x190>
      { 
        /* 2.7-3.6V   */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 80010e4:	2100      	movs	r1, #0
 80010e6:	2077      	movs	r0, #119	; 0x77
 80010e8:	f7ff ff62 	bl	8000fb0 <SD_SendCmd>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d807      	bhi.n	8001102 <SD_disk_initialize+0xae>
 80010f2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80010f6:	2069      	movs	r0, #105	; 0x69
 80010f8:	f7ff ff5a 	bl	8000fb0 <SD_SendCmd>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d005      	beq.n	800110e <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 8001102:	4b47      	ldr	r3, [pc, #284]	; (8001220 <SD_disk_initialize+0x1cc>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	b2db      	uxtb	r3, r3
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1eb      	bne.n	80010e4 <SD_disk_initialize+0x90>
 800110c:	e000      	b.n	8001110 <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 800110e:	bf00      	nop
        
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0) 
 8001110:	4b43      	ldr	r3, [pc, #268]	; (8001220 <SD_disk_initialize+0x1cc>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b2db      	uxtb	r3, r3
 8001116:	2b00      	cmp	r3, #0
 8001118:	d064      	beq.n	80011e4 <SD_disk_initialize+0x190>
 800111a:	2100      	movs	r1, #0
 800111c:	207a      	movs	r0, #122	; 0x7a
 800111e:	f7ff ff47 	bl	8000fb0 <SD_SendCmd>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d15d      	bne.n	80011e4 <SD_disk_initialize+0x190>
        { 
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8001128:	2300      	movs	r3, #0
 800112a:	73fb      	strb	r3, [r7, #15]
 800112c:	e00c      	b.n	8001148 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 800112e:	7bfc      	ldrb	r4, [r7, #15]
 8001130:	f7ff fe0a 	bl	8000d48 <SPI_RxByte>
 8001134:	4603      	mov	r3, r0
 8001136:	461a      	mov	r2, r3
 8001138:	f107 0310 	add.w	r3, r7, #16
 800113c:	4423      	add	r3, r4
 800113e:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 8001142:	7bfb      	ldrb	r3, [r7, #15]
 8001144:	3301      	adds	r3, #1
 8001146:	73fb      	strb	r3, [r7, #15]
 8001148:	7bfb      	ldrb	r3, [r7, #15]
 800114a:	2b03      	cmp	r3, #3
 800114c:	d9ef      	bls.n	800112e <SD_disk_initialize+0xda>
          }
          
          type = (ocr[0] & 0x40) ? 6 : 2;
 800114e:	7a3b      	ldrb	r3, [r7, #8]
 8001150:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <SD_disk_initialize+0x108>
 8001158:	2306      	movs	r3, #6
 800115a:	e000      	b.n	800115e <SD_disk_initialize+0x10a>
 800115c:	2302      	movs	r3, #2
 800115e:	73bb      	strb	r3, [r7, #14]
 8001160:	e040      	b.n	80011e4 <SD_disk_initialize+0x190>
      }
    } 
    else 
    { 
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 8001162:	2100      	movs	r1, #0
 8001164:	2077      	movs	r0, #119	; 0x77
 8001166:	f7ff ff23 	bl	8000fb0 <SD_SendCmd>
 800116a:	4603      	mov	r3, r0
 800116c:	2b01      	cmp	r3, #1
 800116e:	d808      	bhi.n	8001182 <SD_disk_initialize+0x12e>
 8001170:	2100      	movs	r1, #0
 8001172:	2069      	movs	r0, #105	; 0x69
 8001174:	f7ff ff1c 	bl	8000fb0 <SD_SendCmd>
 8001178:	4603      	mov	r3, r0
 800117a:	2b01      	cmp	r3, #1
 800117c:	d801      	bhi.n	8001182 <SD_disk_initialize+0x12e>
 800117e:	2302      	movs	r3, #2
 8001180:	e000      	b.n	8001184 <SD_disk_initialize+0x130>
 8001182:	2301      	movs	r3, #1
 8001184:	73bb      	strb	r3, [r7, #14]
      
      do {
        if (type == 2) 
 8001186:	7bbb      	ldrb	r3, [r7, #14]
 8001188:	2b02      	cmp	r3, #2
 800118a:	d10e      	bne.n	80011aa <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 800118c:	2100      	movs	r1, #0
 800118e:	2077      	movs	r0, #119	; 0x77
 8001190:	f7ff ff0e 	bl	8000fb0 <SD_SendCmd>
 8001194:	4603      	mov	r3, r0
 8001196:	2b01      	cmp	r3, #1
 8001198:	d80e      	bhi.n	80011b8 <SD_disk_initialize+0x164>
 800119a:	2100      	movs	r1, #0
 800119c:	2069      	movs	r0, #105	; 0x69
 800119e:	f7ff ff07 	bl	8000fb0 <SD_SendCmd>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d107      	bne.n	80011b8 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 80011a8:	e00d      	b.n	80011c6 <SD_disk_initialize+0x172>
        } 
        else 
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 80011aa:	2100      	movs	r1, #0
 80011ac:	2041      	movs	r0, #65	; 0x41
 80011ae:	f7ff feff 	bl	8000fb0 <SD_SendCmd>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d005      	beq.n	80011c4 <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 80011b8:	4b19      	ldr	r3, [pc, #100]	; (8001220 <SD_disk_initialize+0x1cc>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d1e1      	bne.n	8001186 <SD_disk_initialize+0x132>
 80011c2:	e000      	b.n	80011c6 <SD_disk_initialize+0x172>
            break; /* CMD1 */
 80011c4:	bf00      	nop
      
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) 
 80011c6:	4b16      	ldr	r3, [pc, #88]	; (8001220 <SD_disk_initialize+0x1cc>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d007      	beq.n	80011e0 <SD_disk_initialize+0x18c>
 80011d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011d4:	2050      	movs	r0, #80	; 0x50
 80011d6:	f7ff feeb 	bl	8000fb0 <SD_SendCmd>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <SD_disk_initialize+0x190>
      {
        /*    */
        type = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	73bb      	strb	r3, [r7, #14]
      }
    }
  }
  
  CardType = type;
 80011e4:	4a0f      	ldr	r2, [pc, #60]	; (8001224 <SD_disk_initialize+0x1d0>)
 80011e6:	7bbb      	ldrb	r3, [r7, #14]
 80011e8:	7013      	strb	r3, [r2, #0]
  
  DESELECT();
 80011ea:	f7ff fd87 	bl	8000cfc <DESELECT>
  
  SPI_RxByte(); /* Idle   (Release DO) */
 80011ee:	f7ff fdab 	bl	8000d48 <SPI_RxByte>
  
  if (type) 
 80011f2:	7bbb      	ldrb	r3, [r7, #14]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d008      	beq.n	800120a <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT; 
 80011f8:	4b08      	ldr	r3, [pc, #32]	; (800121c <SD_disk_initialize+0x1c8>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	f023 0301 	bic.w	r3, r3, #1
 8001202:	b2da      	uxtb	r2, r3
 8001204:	4b05      	ldr	r3, [pc, #20]	; (800121c <SD_disk_initialize+0x1c8>)
 8001206:	701a      	strb	r2, [r3, #0]
 8001208:	e001      	b.n	800120e <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 800120a:	f7ff fe31 	bl	8000e70 <SD_PowerOff>
  }
  
  return Stat;
 800120e:	4b03      	ldr	r3, [pc, #12]	; (800121c <SD_disk_initialize+0x1c8>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	b2db      	uxtb	r3, r3
}
 8001214:	4618      	mov	r0, r3
 8001216:	3714      	adds	r7, #20
 8001218:	46bd      	mov	sp, r7
 800121a:	bd90      	pop	{r4, r7, pc}
 800121c:	20000000 	.word	0x20000000
 8001220:	200028e9 	.word	0x200028e9
 8001224:	20000210 	.word	0x20000210

08001228 <SD_disk_status>:

/*    */
DSTATUS SD_disk_status(BYTE drv) 
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	71fb      	strb	r3, [r7, #7]
  if (drv)
 8001232:	79fb      	ldrb	r3, [r7, #7]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <SD_disk_status+0x14>
    return STA_NOINIT; 
 8001238:	2301      	movs	r3, #1
 800123a:	e002      	b.n	8001242 <SD_disk_status+0x1a>
  
  return Stat;
 800123c:	4b03      	ldr	r3, [pc, #12]	; (800124c <SD_disk_status+0x24>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	b2db      	uxtb	r3, r3
}
 8001242:	4618      	mov	r0, r3
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	bc80      	pop	{r7}
 800124a:	4770      	bx	lr
 800124c:	20000000 	.word	0x20000000

08001250 <SD_disk_read>:

/*   */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	60b9      	str	r1, [r7, #8]
 8001258:	607a      	str	r2, [r7, #4]
 800125a:	603b      	str	r3, [r7, #0]
 800125c:	4603      	mov	r3, r0
 800125e:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d102      	bne.n	800126c <SD_disk_read+0x1c>
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d101      	bne.n	8001270 <SD_disk_read+0x20>
    return RES_PARERR;
 800126c:	2304      	movs	r3, #4
 800126e:	e051      	b.n	8001314 <SD_disk_read+0xc4>
  
  if (Stat & STA_NOINIT)
 8001270:	4b2a      	ldr	r3, [pc, #168]	; (800131c <SD_disk_read+0xcc>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	b2db      	uxtb	r3, r3
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <SD_disk_read+0x32>
    return RES_NOTRDY;
 800127e:	2303      	movs	r3, #3
 8001280:	e048      	b.n	8001314 <SD_disk_read+0xc4>
  
  if (!(CardType & 4))
 8001282:	4b27      	ldr	r3, [pc, #156]	; (8001320 <SD_disk_read+0xd0>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	f003 0304 	and.w	r3, r3, #4
 800128a:	2b00      	cmp	r3, #0
 800128c:	d102      	bne.n	8001294 <SD_disk_read+0x44>
    sector *= 512;      /*  sector Byte addressing   */
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	025b      	lsls	r3, r3, #9
 8001292:	607b      	str	r3, [r7, #4]
  
  SELECT();
 8001294:	f7ff fd26 	bl	8000ce4 <SELECT>
  
  if (count == 1) 
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	2b01      	cmp	r3, #1
 800129c:	d111      	bne.n	80012c2 <SD_disk_read+0x72>
  { 
    /*    */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 800129e:	6879      	ldr	r1, [r7, #4]
 80012a0:	2051      	movs	r0, #81	; 0x51
 80012a2:	f7ff fe85 	bl	8000fb0 <SD_SendCmd>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d129      	bne.n	8001300 <SD_disk_read+0xb0>
 80012ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012b0:	68b8      	ldr	r0, [r7, #8]
 80012b2:	f7ff fdf3 	bl	8000e9c <SD_RxDataBlock>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d021      	beq.n	8001300 <SD_disk_read+0xb0>
      count = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	603b      	str	r3, [r7, #0]
 80012c0:	e01e      	b.n	8001300 <SD_disk_read+0xb0>
  } 
  else 
  { 
    /*    */
    if (SD_SendCmd(CMD18, sector) == 0) 
 80012c2:	6879      	ldr	r1, [r7, #4]
 80012c4:	2052      	movs	r0, #82	; 0x52
 80012c6:	f7ff fe73 	bl	8000fb0 <SD_SendCmd>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d117      	bne.n	8001300 <SD_disk_read+0xb0>
    {       
      do {
        if (!SD_RxDataBlock(buff, 512))
 80012d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012d4:	68b8      	ldr	r0, [r7, #8]
 80012d6:	f7ff fde1 	bl	8000e9c <SD_RxDataBlock>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d00a      	beq.n	80012f6 <SD_disk_read+0xa6>
          break;
        
        buff += 512;
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80012e6:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	3b01      	subs	r3, #1
 80012ec:	603b      	str	r3, [r7, #0]
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d1ed      	bne.n	80012d0 <SD_disk_read+0x80>
 80012f4:	e000      	b.n	80012f8 <SD_disk_read+0xa8>
          break;
 80012f6:	bf00      	nop
      
      /* STOP_TRANSMISSION,     ,    */
      SD_SendCmd(CMD12, 0); 
 80012f8:	2100      	movs	r1, #0
 80012fa:	204c      	movs	r0, #76	; 0x4c
 80012fc:	f7ff fe58 	bl	8000fb0 <SD_SendCmd>
    }
  }
  
  DESELECT();
 8001300:	f7ff fcfc 	bl	8000cfc <DESELECT>
  SPI_RxByte(); /* Idle (Release DO) */
 8001304:	f7ff fd20 	bl	8000d48 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	2b00      	cmp	r3, #0
 800130c:	bf14      	ite	ne
 800130e:	2301      	movne	r3, #1
 8001310:	2300      	moveq	r3, #0
 8001312:	b2db      	uxtb	r3, r3
}
 8001314:	4618      	mov	r0, r3
 8001316:	3710      	adds	r7, #16
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	20000000 	.word	0x20000000
 8001320:	20000210 	.word	0x20000210

08001324 <SD_disk_write>:

/*   */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	60b9      	str	r1, [r7, #8]
 800132c:	607a      	str	r2, [r7, #4]
 800132e:	603b      	str	r3, [r7, #0]
 8001330:	4603      	mov	r3, r0
 8001332:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001334:	7bfb      	ldrb	r3, [r7, #15]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d102      	bne.n	8001340 <SD_disk_write+0x1c>
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d101      	bne.n	8001344 <SD_disk_write+0x20>
    return RES_PARERR;
 8001340:	2304      	movs	r3, #4
 8001342:	e06b      	b.n	800141c <SD_disk_write+0xf8>
  
  if (Stat & STA_NOINIT)
 8001344:	4b37      	ldr	r3, [pc, #220]	; (8001424 <SD_disk_write+0x100>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <SD_disk_write+0x32>
    return RES_NOTRDY;
 8001352:	2303      	movs	r3, #3
 8001354:	e062      	b.n	800141c <SD_disk_write+0xf8>
  
  if (Stat & STA_PROTECT)
 8001356:	4b33      	ldr	r3, [pc, #204]	; (8001424 <SD_disk_write+0x100>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	b2db      	uxtb	r3, r3
 800135c:	f003 0304 	and.w	r3, r3, #4
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <SD_disk_write+0x44>
    return RES_WRPRT;
 8001364:	2302      	movs	r3, #2
 8001366:	e059      	b.n	800141c <SD_disk_write+0xf8>
  
  if (!(CardType & 4))
 8001368:	4b2f      	ldr	r3, [pc, #188]	; (8001428 <SD_disk_write+0x104>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	f003 0304 	and.w	r3, r3, #4
 8001370:	2b00      	cmp	r3, #0
 8001372:	d102      	bne.n	800137a <SD_disk_write+0x56>
    sector *= 512; /*  sector Byte addressing   */
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	025b      	lsls	r3, r3, #9
 8001378:	607b      	str	r3, [r7, #4]
  
  SELECT();
 800137a:	f7ff fcb3 	bl	8000ce4 <SELECT>
  
  if (count == 1) 
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	2b01      	cmp	r3, #1
 8001382:	d110      	bne.n	80013a6 <SD_disk_write+0x82>
  { 
    /*    */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001384:	6879      	ldr	r1, [r7, #4]
 8001386:	2058      	movs	r0, #88	; 0x58
 8001388:	f7ff fe12 	bl	8000fb0 <SD_SendCmd>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d13a      	bne.n	8001408 <SD_disk_write+0xe4>
 8001392:	21fe      	movs	r1, #254	; 0xfe
 8001394:	68b8      	ldr	r0, [r7, #8]
 8001396:	f7ff fdb7 	bl	8000f08 <SD_TxDataBlock>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d033      	beq.n	8001408 <SD_disk_write+0xe4>
      count = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	603b      	str	r3, [r7, #0]
 80013a4:	e030      	b.n	8001408 <SD_disk_write+0xe4>
  } 
  else 
  { 
    /*    */
    if (CardType & 2) 
 80013a6:	4b20      	ldr	r3, [pc, #128]	; (8001428 <SD_disk_write+0x104>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d007      	beq.n	80013c2 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 80013b2:	2100      	movs	r1, #0
 80013b4:	2077      	movs	r0, #119	; 0x77
 80013b6:	f7ff fdfb 	bl	8000fb0 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 80013ba:	6839      	ldr	r1, [r7, #0]
 80013bc:	2057      	movs	r0, #87	; 0x57
 80013be:	f7ff fdf7 	bl	8000fb0 <SD_SendCmd>
    }
    
    if (SD_SendCmd(CMD25, sector) == 0) 
 80013c2:	6879      	ldr	r1, [r7, #4]
 80013c4:	2059      	movs	r0, #89	; 0x59
 80013c6:	f7ff fdf3 	bl	8000fb0 <SD_SendCmd>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d11b      	bne.n	8001408 <SD_disk_write+0xe4>
    {       
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 80013d0:	21fc      	movs	r1, #252	; 0xfc
 80013d2:	68b8      	ldr	r0, [r7, #8]
 80013d4:	f7ff fd98 	bl	8000f08 <SD_TxDataBlock>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d00a      	beq.n	80013f4 <SD_disk_write+0xd0>
          break;
        
        buff += 512;
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80013e4:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	3b01      	subs	r3, #1
 80013ea:	603b      	str	r3, [r7, #0]
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d1ee      	bne.n	80013d0 <SD_disk_write+0xac>
 80013f2:	e000      	b.n	80013f6 <SD_disk_write+0xd2>
          break;
 80013f4:	bf00      	nop
      
      if(!SD_TxDataBlock(0, 0xFD))
 80013f6:	21fd      	movs	r1, #253	; 0xfd
 80013f8:	2000      	movs	r0, #0
 80013fa:	f7ff fd85 	bl	8000f08 <SD_TxDataBlock>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d101      	bne.n	8001408 <SD_disk_write+0xe4>
      {        
        count = 1;
 8001404:	2301      	movs	r3, #1
 8001406:	603b      	str	r3, [r7, #0]
      }
    }
  }
  
  DESELECT();
 8001408:	f7ff fc78 	bl	8000cfc <DESELECT>
  SPI_RxByte();
 800140c:	f7ff fc9c 	bl	8000d48 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	2b00      	cmp	r3, #0
 8001414:	bf14      	ite	ne
 8001416:	2301      	movne	r3, #1
 8001418:	2300      	moveq	r3, #0
 800141a:	b2db      	uxtb	r3, r3
}
 800141c:	4618      	mov	r0, r3
 800141e:	3710      	adds	r7, #16
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	20000000 	.word	0x20000000
 8001428:	20000210 	.word	0x20000210

0800142c <SD_disk_ioctl>:
#endif /* _READONLY */

/*   */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 800142c:	b590      	push	{r4, r7, lr}
 800142e:	b08b      	sub	sp, #44	; 0x2c
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	603a      	str	r2, [r7, #0]
 8001436:	71fb      	strb	r3, [r7, #7]
 8001438:	460b      	mov	r3, r1
 800143a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	623b      	str	r3, [r7, #32]
  WORD csize;
  
  if (drv)
 8001440:	79fb      	ldrb	r3, [r7, #7]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 8001446:	2304      	movs	r3, #4
 8001448:	e117      	b.n	800167a <SD_disk_ioctl+0x24e>
  
  res = RES_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
  if (ctrl == CTRL_POWER) 
 8001450:	79bb      	ldrb	r3, [r7, #6]
 8001452:	2b05      	cmp	r3, #5
 8001454:	d126      	bne.n	80014a4 <SD_disk_ioctl+0x78>
  {
    switch (*ptr) 
 8001456:	6a3b      	ldr	r3, [r7, #32]
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d00e      	beq.n	800147c <SD_disk_ioctl+0x50>
 800145e:	2b02      	cmp	r3, #2
 8001460:	d012      	beq.n	8001488 <SD_disk_ioctl+0x5c>
 8001462:	2b00      	cmp	r3, #0
 8001464:	d11a      	bne.n	800149c <SD_disk_ioctl+0x70>
    {
    case 0:
      if (SD_CheckPower())
 8001466:	f7ff fd0f 	bl	8000e88 <SD_CheckPower>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <SD_disk_ioctl+0x48>
        SD_PowerOff();          /* Power Off */
 8001470:	f7ff fcfe 	bl	8000e70 <SD_PowerOff>
      res = RES_OK;
 8001474:	2300      	movs	r3, #0
 8001476:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800147a:	e0fc      	b.n	8001676 <SD_disk_ioctl+0x24a>
    case 1:
      SD_PowerOn();             /* Power On */
 800147c:	f7ff fcac 	bl	8000dd8 <SD_PowerOn>
      res = RES_OK;
 8001480:	2300      	movs	r3, #0
 8001482:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001486:	e0f6      	b.n	8001676 <SD_disk_ioctl+0x24a>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 8001488:	6a3b      	ldr	r3, [r7, #32]
 800148a:	1c5c      	adds	r4, r3, #1
 800148c:	f7ff fcfc 	bl	8000e88 <SD_CheckPower>
 8001490:	4603      	mov	r3, r0
 8001492:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 8001494:	2300      	movs	r3, #0
 8001496:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800149a:	e0ec      	b.n	8001676 <SD_disk_ioctl+0x24a>
    default:
      res = RES_PARERR;
 800149c:	2304      	movs	r3, #4
 800149e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80014a2:	e0e8      	b.n	8001676 <SD_disk_ioctl+0x24a>
    }
  } 
  else 
  {
    if (Stat & STA_NOINIT)
 80014a4:	4b77      	ldr	r3, [pc, #476]	; (8001684 <SD_disk_ioctl+0x258>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <SD_disk_ioctl+0x8a>
      return RES_NOTRDY;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e0e1      	b.n	800167a <SD_disk_ioctl+0x24e>
    
    SELECT();
 80014b6:	f7ff fc15 	bl	8000ce4 <SELECT>
    
    switch (ctrl) 
 80014ba:	79bb      	ldrb	r3, [r7, #6]
 80014bc:	2b0d      	cmp	r3, #13
 80014be:	f200 80cb 	bhi.w	8001658 <SD_disk_ioctl+0x22c>
 80014c2:	a201      	add	r2, pc, #4	; (adr r2, 80014c8 <SD_disk_ioctl+0x9c>)
 80014c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014c8:	080015c3 	.word	0x080015c3
 80014cc:	08001501 	.word	0x08001501
 80014d0:	080015b3 	.word	0x080015b3
 80014d4:	08001659 	.word	0x08001659
 80014d8:	08001659 	.word	0x08001659
 80014dc:	08001659 	.word	0x08001659
 80014e0:	08001659 	.word	0x08001659
 80014e4:	08001659 	.word	0x08001659
 80014e8:	08001659 	.word	0x08001659
 80014ec:	08001659 	.word	0x08001659
 80014f0:	08001659 	.word	0x08001659
 80014f4:	080015d5 	.word	0x080015d5
 80014f8:	080015f9 	.word	0x080015f9
 80014fc:	0800161d 	.word	0x0800161d
    {
    case GET_SECTOR_COUNT: 
      /* SD  Sector  (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16)) 
 8001500:	2100      	movs	r1, #0
 8001502:	2049      	movs	r0, #73	; 0x49
 8001504:	f7ff fd54 	bl	8000fb0 <SD_SendCmd>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	f040 80a8 	bne.w	8001660 <SD_disk_ioctl+0x234>
 8001510:	f107 030c 	add.w	r3, r7, #12
 8001514:	2110      	movs	r1, #16
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff fcc0 	bl	8000e9c <SD_RxDataBlock>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	f000 809e 	beq.w	8001660 <SD_disk_ioctl+0x234>
      {
        if ((csd[0] >> 6) == 1) 
 8001524:	7b3b      	ldrb	r3, [r7, #12]
 8001526:	099b      	lsrs	r3, r3, #6
 8001528:	b2db      	uxtb	r3, r3
 800152a:	2b01      	cmp	r3, #1
 800152c:	d10e      	bne.n	800154c <SD_disk_ioctl+0x120>
        { 
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800152e:	7d7b      	ldrb	r3, [r7, #21]
 8001530:	b29a      	uxth	r2, r3
 8001532:	7d3b      	ldrb	r3, [r7, #20]
 8001534:	b29b      	uxth	r3, r3
 8001536:	021b      	lsls	r3, r3, #8
 8001538:	b29b      	uxth	r3, r3
 800153a:	4413      	add	r3, r2
 800153c:	b29b      	uxth	r3, r3
 800153e:	3301      	adds	r3, #1
 8001540:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8001542:	8bfb      	ldrh	r3, [r7, #30]
 8001544:	029a      	lsls	r2, r3, #10
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	e02e      	b.n	80015aa <SD_disk_ioctl+0x17e>
        } 
        else 
        { 
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800154c:	7c7b      	ldrb	r3, [r7, #17]
 800154e:	f003 030f 	and.w	r3, r3, #15
 8001552:	b2da      	uxtb	r2, r3
 8001554:	7dbb      	ldrb	r3, [r7, #22]
 8001556:	09db      	lsrs	r3, r3, #7
 8001558:	b2db      	uxtb	r3, r3
 800155a:	4413      	add	r3, r2
 800155c:	b2da      	uxtb	r2, r3
 800155e:	7d7b      	ldrb	r3, [r7, #21]
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	b2db      	uxtb	r3, r3
 8001564:	f003 0306 	and.w	r3, r3, #6
 8001568:	b2db      	uxtb	r3, r3
 800156a:	4413      	add	r3, r2
 800156c:	b2db      	uxtb	r3, r3
 800156e:	3302      	adds	r3, #2
 8001570:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001574:	7d3b      	ldrb	r3, [r7, #20]
 8001576:	099b      	lsrs	r3, r3, #6
 8001578:	b2db      	uxtb	r3, r3
 800157a:	b29a      	uxth	r2, r3
 800157c:	7cfb      	ldrb	r3, [r7, #19]
 800157e:	b29b      	uxth	r3, r3
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	b29b      	uxth	r3, r3
 8001584:	4413      	add	r3, r2
 8001586:	b29a      	uxth	r2, r3
 8001588:	7cbb      	ldrb	r3, [r7, #18]
 800158a:	029b      	lsls	r3, r3, #10
 800158c:	b29b      	uxth	r3, r3
 800158e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001592:	b29b      	uxth	r3, r3
 8001594:	4413      	add	r3, r2
 8001596:	b29b      	uxth	r3, r3
 8001598:	3301      	adds	r3, #1
 800159a:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 800159c:	8bfa      	ldrh	r2, [r7, #30]
 800159e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015a2:	3b09      	subs	r3, #9
 80015a4:	409a      	lsls	r2, r3
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	601a      	str	r2, [r3, #0]
        }
        
        res = RES_OK;
 80015aa:	2300      	movs	r3, #0
 80015ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 80015b0:	e056      	b.n	8001660 <SD_disk_ioctl+0x234>
      
    case GET_SECTOR_SIZE: 
      /*    (WORD) */
      *(WORD*) buff = 512;
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015b8:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 80015ba:	2300      	movs	r3, #0
 80015bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80015c0:	e055      	b.n	800166e <SD_disk_ioctl+0x242>
      
    case CTRL_SYNC: 
      /*   */
      if (SD_ReadyWait() == 0xFF)
 80015c2:	f7ff fbed 	bl	8000da0 <SD_ReadyWait>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2bff      	cmp	r3, #255	; 0xff
 80015ca:	d14b      	bne.n	8001664 <SD_disk_ioctl+0x238>
        res = RES_OK;
 80015cc:	2300      	movs	r3, #0
 80015ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80015d2:	e047      	b.n	8001664 <SD_disk_ioctl+0x238>
      
    case MMC_GET_CSD: 
      /* CSD   (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 80015d4:	2100      	movs	r1, #0
 80015d6:	2049      	movs	r0, #73	; 0x49
 80015d8:	f7ff fcea 	bl	8000fb0 <SD_SendCmd>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d142      	bne.n	8001668 <SD_disk_ioctl+0x23c>
 80015e2:	2110      	movs	r1, #16
 80015e4:	6a38      	ldr	r0, [r7, #32]
 80015e6:	f7ff fc59 	bl	8000e9c <SD_RxDataBlock>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d03b      	beq.n	8001668 <SD_disk_ioctl+0x23c>
        res = RES_OK;
 80015f0:	2300      	movs	r3, #0
 80015f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80015f6:	e037      	b.n	8001668 <SD_disk_ioctl+0x23c>
      
    case MMC_GET_CID: 
      /* CID   (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 80015f8:	2100      	movs	r1, #0
 80015fa:	204a      	movs	r0, #74	; 0x4a
 80015fc:	f7ff fcd8 	bl	8000fb0 <SD_SendCmd>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d132      	bne.n	800166c <SD_disk_ioctl+0x240>
 8001606:	2110      	movs	r1, #16
 8001608:	6a38      	ldr	r0, [r7, #32]
 800160a:	f7ff fc47 	bl	8000e9c <SD_RxDataBlock>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d02b      	beq.n	800166c <SD_disk_ioctl+0x240>
        res = RES_OK;
 8001614:	2300      	movs	r3, #0
 8001616:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800161a:	e027      	b.n	800166c <SD_disk_ioctl+0x240>
      
    case MMC_GET_OCR: 
      /* OCR   (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0) 
 800161c:	2100      	movs	r1, #0
 800161e:	207a      	movs	r0, #122	; 0x7a
 8001620:	f7ff fcc6 	bl	8000fb0 <SD_SendCmd>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d116      	bne.n	8001658 <SD_disk_ioctl+0x22c>
      {         
        for (n = 0; n < 4; n++)
 800162a:	2300      	movs	r3, #0
 800162c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001630:	e00b      	b.n	800164a <SD_disk_ioctl+0x21e>
        {
          *ptr++ = SPI_RxByte();
 8001632:	6a3c      	ldr	r4, [r7, #32]
 8001634:	1c63      	adds	r3, r4, #1
 8001636:	623b      	str	r3, [r7, #32]
 8001638:	f7ff fb86 	bl	8000d48 <SPI_RxByte>
 800163c:	4603      	mov	r3, r0
 800163e:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001640:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001644:	3301      	adds	r3, #1
 8001646:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800164a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800164e:	2b03      	cmp	r3, #3
 8001650:	d9ef      	bls.n	8001632 <SD_disk_ioctl+0x206>
        }
        
        res = RES_OK;
 8001652:	2300      	movs	r3, #0
 8001654:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }     
      
    default:
      res = RES_PARERR;
 8001658:	2304      	movs	r3, #4
 800165a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800165e:	e006      	b.n	800166e <SD_disk_ioctl+0x242>
      break;
 8001660:	bf00      	nop
 8001662:	e004      	b.n	800166e <SD_disk_ioctl+0x242>
      break;
 8001664:	bf00      	nop
 8001666:	e002      	b.n	800166e <SD_disk_ioctl+0x242>
      break;
 8001668:	bf00      	nop
 800166a:	e000      	b.n	800166e <SD_disk_ioctl+0x242>
      break;
 800166c:	bf00      	nop
    }
    
    DESELECT();
 800166e:	f7ff fb45 	bl	8000cfc <DESELECT>
    SPI_RxByte();
 8001672:	f7ff fb69 	bl	8000d48 <SPI_RxByte>
  }
  
  return res;
 8001676:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800167a:	4618      	mov	r0, r3
 800167c:	372c      	adds	r7, #44	; 0x2c
 800167e:	46bd      	mov	sp, r7
 8001680:	bd90      	pop	{r4, r7, pc}
 8001682:	bf00      	nop
 8001684:	20000000 	.word	0x20000000

08001688 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800168c:	f000 fef8 	bl	8002480 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001690:	f000 f813 	bl	80016ba <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001694:	f000 f9ac 	bl	80019f0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001698:	f000 f86a 	bl	8001770 <MX_ADC1_Init>
  MX_I2C1_Init();
 800169c:	f000 f8c6 	bl	800182c <MX_I2C1_Init>
  MX_SPI1_Init();
 80016a0:	f000 f8f2 	bl	8001888 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80016a4:	f000 f950 	bl	8001948 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80016a8:	f000 f924 	bl	80018f4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80016ac:	f000 f976 	bl	800199c <MX_USART3_UART_Init>
  MX_FATFS_Init();
 80016b0:	f003 feb0 	bl	8005414 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  maincpp();
 80016b4:	f000 fa82 	bl	8001bbc <maincpp>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80016b8:	e7fe      	b.n	80016b8 <main+0x30>

080016ba <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016ba:	b580      	push	{r7, lr}
 80016bc:	b094      	sub	sp, #80	; 0x50
 80016be:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016c4:	2228      	movs	r2, #40	; 0x28
 80016c6:	2100      	movs	r1, #0
 80016c8:	4618      	mov	r0, r3
 80016ca:	f007 fcfb 	bl	80090c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016ce:	f107 0314 	add.w	r3, r7, #20
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
 80016d8:	609a      	str	r2, [r3, #8]
 80016da:	60da      	str	r2, [r3, #12]
 80016dc:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016de:	1d3b      	adds	r3, r7, #4
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016ea:	2301      	movs	r3, #1
 80016ec:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80016f4:	2300      	movs	r3, #0
 80016f6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016f8:	2301      	movs	r3, #1
 80016fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016fc:	2302      	movs	r3, #2
 80016fe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001700:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001704:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001706:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800170a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800170c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001710:	4618      	mov	r0, r3
 8001712:	f001 ff7f 	bl	8003614 <HAL_RCC_OscConfig>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800171c:	f000 f9ec 	bl	8001af8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001720:	230f      	movs	r3, #15
 8001722:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001724:	2302      	movs	r3, #2
 8001726:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001728:	2300      	movs	r3, #0
 800172a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800172c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001730:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001732:	2300      	movs	r3, #0
 8001734:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001736:	f107 0314 	add.w	r3, r7, #20
 800173a:	2102      	movs	r1, #2
 800173c:	4618      	mov	r0, r3
 800173e:	f002 f9e9 	bl	8003b14 <HAL_RCC_ClockConfig>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001748:	f000 f9d6 	bl	8001af8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800174c:	2302      	movs	r3, #2
 800174e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001750:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001754:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001756:	1d3b      	adds	r3, r7, #4
 8001758:	4618      	mov	r0, r3
 800175a:	f002 fb77 	bl	8003e4c <HAL_RCCEx_PeriphCLKConfig>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001764:	f000 f9c8 	bl	8001af8 <Error_Handler>
  }
}
 8001768:	bf00      	nop
 800176a:	3750      	adds	r7, #80	; 0x50
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}

08001770 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001776:	1d3b      	adds	r3, r7, #4
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	605a      	str	r2, [r3, #4]
 800177e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8001780:	4b28      	ldr	r3, [pc, #160]	; (8001824 <MX_ADC1_Init+0xb4>)
 8001782:	4a29      	ldr	r2, [pc, #164]	; (8001828 <MX_ADC1_Init+0xb8>)
 8001784:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001786:	4b27      	ldr	r3, [pc, #156]	; (8001824 <MX_ADC1_Init+0xb4>)
 8001788:	f44f 7280 	mov.w	r2, #256	; 0x100
 800178c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800178e:	4b25      	ldr	r3, [pc, #148]	; (8001824 <MX_ADC1_Init+0xb4>)
 8001790:	2200      	movs	r2, #0
 8001792:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8001794:	4b23      	ldr	r3, [pc, #140]	; (8001824 <MX_ADC1_Init+0xb4>)
 8001796:	2201      	movs	r2, #1
 8001798:	751a      	strb	r2, [r3, #20]
  hadc1.Init.NbrOfDiscConversion = 1;
 800179a:	4b22      	ldr	r3, [pc, #136]	; (8001824 <MX_ADC1_Init+0xb4>)
 800179c:	2201      	movs	r2, #1
 800179e:	619a      	str	r2, [r3, #24]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017a0:	4b20      	ldr	r3, [pc, #128]	; (8001824 <MX_ADC1_Init+0xb4>)
 80017a2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80017a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017a8:	4b1e      	ldr	r3, [pc, #120]	; (8001824 <MX_ADC1_Init+0xb4>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 80017ae:	4b1d      	ldr	r3, [pc, #116]	; (8001824 <MX_ADC1_Init+0xb4>)
 80017b0:	2203      	movs	r2, #3
 80017b2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017b4:	481b      	ldr	r0, [pc, #108]	; (8001824 <MX_ADC1_Init+0xb4>)
 80017b6:	f000 fee7 	bl	8002588 <HAL_ADC_Init>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_ADC1_Init+0x54>
  {
    Error_Handler();
 80017c0:	f000 f99a 	bl	8001af8 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80017c4:	2309      	movs	r3, #9
 80017c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80017c8:	2301      	movs	r3, #1
 80017ca:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80017cc:	2300      	movs	r3, #0
 80017ce:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017d0:	1d3b      	adds	r3, r7, #4
 80017d2:	4619      	mov	r1, r3
 80017d4:	4813      	ldr	r0, [pc, #76]	; (8001824 <MX_ADC1_Init+0xb4>)
 80017d6:	f001 f963 	bl	8002aa0 <HAL_ADC_ConfigChannel>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80017e0:	f000 f98a 	bl	8001af8 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80017e4:	2301      	movs	r3, #1
 80017e6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80017e8:	2302      	movs	r3, #2
 80017ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017ec:	1d3b      	adds	r3, r7, #4
 80017ee:	4619      	mov	r1, r3
 80017f0:	480c      	ldr	r0, [pc, #48]	; (8001824 <MX_ADC1_Init+0xb4>)
 80017f2:	f001 f955 	bl	8002aa0 <HAL_ADC_ConfigChannel>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80017fc:	f000 f97c 	bl	8001af8 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001800:	2304      	movs	r3, #4
 8001802:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001804:	2303      	movs	r3, #3
 8001806:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001808:	1d3b      	adds	r3, r7, #4
 800180a:	4619      	mov	r1, r3
 800180c:	4805      	ldr	r0, [pc, #20]	; (8001824 <MX_ADC1_Init+0xb4>)
 800180e:	f001 f947 	bl	8002aa0 <HAL_ADC_ConfigChannel>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001818:	f000 f96e 	bl	8001af8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800181c:	bf00      	nop
 800181e:	3710      	adds	r7, #16
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	20002788 	.word	0x20002788
 8001828:	40012400 	.word	0x40012400

0800182c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001830:	4b12      	ldr	r3, [pc, #72]	; (800187c <MX_I2C1_Init+0x50>)
 8001832:	4a13      	ldr	r2, [pc, #76]	; (8001880 <MX_I2C1_Init+0x54>)
 8001834:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001836:	4b11      	ldr	r3, [pc, #68]	; (800187c <MX_I2C1_Init+0x50>)
 8001838:	4a12      	ldr	r2, [pc, #72]	; (8001884 <MX_I2C1_Init+0x58>)
 800183a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800183c:	4b0f      	ldr	r3, [pc, #60]	; (800187c <MX_I2C1_Init+0x50>)
 800183e:	2200      	movs	r2, #0
 8001840:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001842:	4b0e      	ldr	r3, [pc, #56]	; (800187c <MX_I2C1_Init+0x50>)
 8001844:	2200      	movs	r2, #0
 8001846:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001848:	4b0c      	ldr	r3, [pc, #48]	; (800187c <MX_I2C1_Init+0x50>)
 800184a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800184e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001850:	4b0a      	ldr	r3, [pc, #40]	; (800187c <MX_I2C1_Init+0x50>)
 8001852:	2200      	movs	r2, #0
 8001854:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001856:	4b09      	ldr	r3, [pc, #36]	; (800187c <MX_I2C1_Init+0x50>)
 8001858:	2200      	movs	r2, #0
 800185a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800185c:	4b07      	ldr	r3, [pc, #28]	; (800187c <MX_I2C1_Init+0x50>)
 800185e:	2200      	movs	r2, #0
 8001860:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001862:	4b06      	ldr	r3, [pc, #24]	; (800187c <MX_I2C1_Init+0x50>)
 8001864:	2200      	movs	r2, #0
 8001866:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001868:	4804      	ldr	r0, [pc, #16]	; (800187c <MX_I2C1_Init+0x50>)
 800186a:	f001 fdab 	bl	80033c4 <HAL_I2C_Init>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001874:	f000 f940 	bl	8001af8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001878:	bf00      	nop
 800187a:	bd80      	pop	{r7, pc}
 800187c:	20002734 	.word	0x20002734
 8001880:	40005400 	.word	0x40005400
 8001884:	000186a0 	.word	0x000186a0

08001888 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800188c:	4b17      	ldr	r3, [pc, #92]	; (80018ec <MX_SPI1_Init+0x64>)
 800188e:	4a18      	ldr	r2, [pc, #96]	; (80018f0 <MX_SPI1_Init+0x68>)
 8001890:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001892:	4b16      	ldr	r3, [pc, #88]	; (80018ec <MX_SPI1_Init+0x64>)
 8001894:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001898:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800189a:	4b14      	ldr	r3, [pc, #80]	; (80018ec <MX_SPI1_Init+0x64>)
 800189c:	2200      	movs	r2, #0
 800189e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018a0:	4b12      	ldr	r3, [pc, #72]	; (80018ec <MX_SPI1_Init+0x64>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018a6:	4b11      	ldr	r3, [pc, #68]	; (80018ec <MX_SPI1_Init+0x64>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018ac:	4b0f      	ldr	r3, [pc, #60]	; (80018ec <MX_SPI1_Init+0x64>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018b2:	4b0e      	ldr	r3, [pc, #56]	; (80018ec <MX_SPI1_Init+0x64>)
 80018b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018b8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80018ba:	4b0c      	ldr	r3, [pc, #48]	; (80018ec <MX_SPI1_Init+0x64>)
 80018bc:	2208      	movs	r2, #8
 80018be:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018c0:	4b0a      	ldr	r3, [pc, #40]	; (80018ec <MX_SPI1_Init+0x64>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018c6:	4b09      	ldr	r3, [pc, #36]	; (80018ec <MX_SPI1_Init+0x64>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018cc:	4b07      	ldr	r3, [pc, #28]	; (80018ec <MX_SPI1_Init+0x64>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018d2:	4b06      	ldr	r3, [pc, #24]	; (80018ec <MX_SPI1_Init+0x64>)
 80018d4:	220a      	movs	r2, #10
 80018d6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018d8:	4804      	ldr	r0, [pc, #16]	; (80018ec <MX_SPI1_Init+0x64>)
 80018da:	f002 fc29 	bl	8004130 <HAL_SPI_Init>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80018e4:	f000 f908 	bl	8001af8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018e8:	bf00      	nop
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20002824 	.word	0x20002824
 80018f0:	40013000 	.word	0x40013000

080018f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018f8:	4b11      	ldr	r3, [pc, #68]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 80018fa:	4a12      	ldr	r2, [pc, #72]	; (8001944 <MX_USART1_UART_Init+0x50>)
 80018fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80018fe:	4b10      	ldr	r3, [pc, #64]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 8001900:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001904:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001906:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 8001908:	2200      	movs	r2, #0
 800190a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800190c:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 800190e:	2200      	movs	r2, #0
 8001910:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001912:	4b0b      	ldr	r3, [pc, #44]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 8001914:	2200      	movs	r2, #0
 8001916:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001918:	4b09      	ldr	r3, [pc, #36]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 800191a:	220c      	movs	r2, #12
 800191c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800191e:	4b08      	ldr	r3, [pc, #32]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 8001920:	2200      	movs	r2, #0
 8001922:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001924:	4b06      	ldr	r3, [pc, #24]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 8001926:	2200      	movs	r2, #0
 8001928:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800192a:	4805      	ldr	r0, [pc, #20]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 800192c:	f002 ffcc 	bl	80048c8 <HAL_UART_Init>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001936:	f000 f8df 	bl	8001af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	200027b8 	.word	0x200027b8
 8001944:	40013800 	.word	0x40013800

08001948 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800194c:	4b11      	ldr	r3, [pc, #68]	; (8001994 <MX_USART2_UART_Init+0x4c>)
 800194e:	4a12      	ldr	r2, [pc, #72]	; (8001998 <MX_USART2_UART_Init+0x50>)
 8001950:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001952:	4b10      	ldr	r3, [pc, #64]	; (8001994 <MX_USART2_UART_Init+0x4c>)
 8001954:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001958:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800195a:	4b0e      	ldr	r3, [pc, #56]	; (8001994 <MX_USART2_UART_Init+0x4c>)
 800195c:	2200      	movs	r2, #0
 800195e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001960:	4b0c      	ldr	r3, [pc, #48]	; (8001994 <MX_USART2_UART_Init+0x4c>)
 8001962:	2200      	movs	r2, #0
 8001964:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001966:	4b0b      	ldr	r3, [pc, #44]	; (8001994 <MX_USART2_UART_Init+0x4c>)
 8001968:	2200      	movs	r2, #0
 800196a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800196c:	4b09      	ldr	r3, [pc, #36]	; (8001994 <MX_USART2_UART_Init+0x4c>)
 800196e:	220c      	movs	r2, #12
 8001970:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001972:	4b08      	ldr	r3, [pc, #32]	; (8001994 <MX_USART2_UART_Init+0x4c>)
 8001974:	2200      	movs	r2, #0
 8001976:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001978:	4b06      	ldr	r3, [pc, #24]	; (8001994 <MX_USART2_UART_Init+0x4c>)
 800197a:	2200      	movs	r2, #0
 800197c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800197e:	4805      	ldr	r0, [pc, #20]	; (8001994 <MX_USART2_UART_Init+0x4c>)
 8001980:	f002 ffa2 	bl	80048c8 <HAL_UART_Init>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800198a:	f000 f8b5 	bl	8001af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	2000287c 	.word	0x2000287c
 8001998:	40004400 	.word	0x40004400

0800199c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80019a0:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <MX_USART3_UART_Init+0x4c>)
 80019a2:	4a12      	ldr	r2, [pc, #72]	; (80019ec <MX_USART3_UART_Init+0x50>)
 80019a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80019a6:	4b10      	ldr	r3, [pc, #64]	; (80019e8 <MX_USART3_UART_Init+0x4c>)
 80019a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80019ae:	4b0e      	ldr	r3, [pc, #56]	; (80019e8 <MX_USART3_UART_Init+0x4c>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80019b4:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <MX_USART3_UART_Init+0x4c>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80019ba:	4b0b      	ldr	r3, [pc, #44]	; (80019e8 <MX_USART3_UART_Init+0x4c>)
 80019bc:	2200      	movs	r2, #0
 80019be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80019c0:	4b09      	ldr	r3, [pc, #36]	; (80019e8 <MX_USART3_UART_Init+0x4c>)
 80019c2:	220c      	movs	r2, #12
 80019c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019c6:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <MX_USART3_UART_Init+0x4c>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80019cc:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <MX_USART3_UART_Init+0x4c>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80019d2:	4805      	ldr	r0, [pc, #20]	; (80019e8 <MX_USART3_UART_Init+0x4c>)
 80019d4:	f002 ff78 	bl	80048c8 <HAL_UART_Init>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80019de:	f000 f88b 	bl	8001af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	200026c8 	.word	0x200026c8
 80019ec:	40004800 	.word	0x40004800

080019f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08a      	sub	sp, #40	; 0x28
 80019f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f6:	f107 0314 	add.w	r3, r7, #20
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]
 8001a00:	609a      	str	r2, [r3, #8]
 8001a02:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a04:	4b38      	ldr	r3, [pc, #224]	; (8001ae8 <MX_GPIO_Init+0xf8>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	4a37      	ldr	r2, [pc, #220]	; (8001ae8 <MX_GPIO_Init+0xf8>)
 8001a0a:	f043 0310 	orr.w	r3, r3, #16
 8001a0e:	6193      	str	r3, [r2, #24]
 8001a10:	4b35      	ldr	r3, [pc, #212]	; (8001ae8 <MX_GPIO_Init+0xf8>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	f003 0310 	and.w	r3, r3, #16
 8001a18:	613b      	str	r3, [r7, #16]
 8001a1a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a1c:	4b32      	ldr	r3, [pc, #200]	; (8001ae8 <MX_GPIO_Init+0xf8>)
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	4a31      	ldr	r2, [pc, #196]	; (8001ae8 <MX_GPIO_Init+0xf8>)
 8001a22:	f043 0320 	orr.w	r3, r3, #32
 8001a26:	6193      	str	r3, [r2, #24]
 8001a28:	4b2f      	ldr	r3, [pc, #188]	; (8001ae8 <MX_GPIO_Init+0xf8>)
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	f003 0320 	and.w	r3, r3, #32
 8001a30:	60fb      	str	r3, [r7, #12]
 8001a32:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a34:	4b2c      	ldr	r3, [pc, #176]	; (8001ae8 <MX_GPIO_Init+0xf8>)
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	4a2b      	ldr	r2, [pc, #172]	; (8001ae8 <MX_GPIO_Init+0xf8>)
 8001a3a:	f043 0304 	orr.w	r3, r3, #4
 8001a3e:	6193      	str	r3, [r2, #24]
 8001a40:	4b29      	ldr	r3, [pc, #164]	; (8001ae8 <MX_GPIO_Init+0xf8>)
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	f003 0304 	and.w	r3, r3, #4
 8001a48:	60bb      	str	r3, [r7, #8]
 8001a4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a4c:	4b26      	ldr	r3, [pc, #152]	; (8001ae8 <MX_GPIO_Init+0xf8>)
 8001a4e:	699b      	ldr	r3, [r3, #24]
 8001a50:	4a25      	ldr	r2, [pc, #148]	; (8001ae8 <MX_GPIO_Init+0xf8>)
 8001a52:	f043 0308 	orr.w	r3, r3, #8
 8001a56:	6193      	str	r3, [r2, #24]
 8001a58:	4b23      	ldr	r3, [pc, #140]	; (8001ae8 <MX_GPIO_Init+0xf8>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	f003 0308 	and.w	r3, r3, #8
 8001a60:	607b      	str	r3, [r7, #4]
 8001a62:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8001a64:	2200      	movs	r2, #0
 8001a66:	2119      	movs	r1, #25
 8001a68:	4820      	ldr	r0, [pc, #128]	; (8001aec <MX_GPIO_Init+0xfc>)
 8001a6a:	f001 fc7b 	bl	8003364 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4;
 8001a6e:	2319      	movs	r3, #25
 8001a70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a72:	2301      	movs	r3, #1
 8001a74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a7e:	f107 0314 	add.w	r3, r7, #20
 8001a82:	4619      	mov	r1, r3
 8001a84:	4819      	ldr	r0, [pc, #100]	; (8001aec <MX_GPIO_Init+0xfc>)
 8001a86:	f001 fb13 	bl	80030b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001a8a:	2320      	movs	r3, #32
 8001a8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a8e:	4b18      	ldr	r3, [pc, #96]	; (8001af0 <MX_GPIO_Init+0x100>)
 8001a90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a96:	f107 0314 	add.w	r3, r7, #20
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	4813      	ldr	r0, [pc, #76]	; (8001aec <MX_GPIO_Init+0xfc>)
 8001a9e:	f001 fb07 	bl	80030b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001aa2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	480d      	ldr	r0, [pc, #52]	; (8001aec <MX_GPIO_Init+0xfc>)
 8001ab8:	f001 fafa 	bl	80030b0 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_CAN1_2();
 8001abc:	4b0d      	ldr	r3, [pc, #52]	; (8001af4 <MX_GPIO_Init+0x104>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac4:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
 8001aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001acc:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001ad0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ad8:	627b      	str	r3, [r7, #36]	; 0x24
 8001ada:	4a06      	ldr	r2, [pc, #24]	; (8001af4 <MX_GPIO_Init+0x104>)
 8001adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ade:	6053      	str	r3, [r2, #4]

}
 8001ae0:	bf00      	nop
 8001ae2:	3728      	adds	r7, #40	; 0x28
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	40010c00 	.word	0x40010c00
 8001af0:	10110000 	.word	0x10110000
 8001af4:	40010000 	.word	0x40010000

08001af8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr

08001b04 <_Z9send_uartPc>:
uint32_t total, free_space;


/* to send the data to the uart */
void send_uart (char *string)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen (string);
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f7fe fb1f 	bl	8000150 <strlen>
 8001b12:	4603      	mov	r3, r0
 8001b14:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart1, (uint8_t *) string, len, 2000);  // transmit in blocking mode
 8001b16:	7bfb      	ldrb	r3, [r7, #15]
 8001b18:	b29a      	uxth	r2, r3
 8001b1a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001b1e:	6879      	ldr	r1, [r7, #4]
 8001b20:	4803      	ldr	r0, [pc, #12]	; (8001b30 <_Z9send_uartPc+0x2c>)
 8001b22:	f002 ffd3 	bl	8004acc <HAL_UART_Transmit>
}
 8001b26:	bf00      	nop
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	200027b8 	.word	0x200027b8

08001b34 <_Z8bufclearv>:
	while (*buf++ != '\0') i++;
	return i;
}

void bufclear (void)  // clear buffer
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
	for (int i=0; i<BUF_LENGTH; i++)
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	607b      	str	r3, [r7, #4]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b44:	da08      	bge.n	8001b58 <_Z8bufclearv+0x24>
	{
		buffer[i] = '\0';
 8001b46:	4a07      	ldr	r2, [pc, #28]	; (8001b64 <_Z8bufclearv+0x30>)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<BUF_LENGTH; i++)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	3301      	adds	r3, #1
 8001b54:	607b      	str	r3, [r7, #4]
 8001b56:	e7f2      	b.n	8001b3e <_Z8bufclearv+0xa>
	}
}
 8001b58:	bf00      	nop
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bc80      	pop	{r7}
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	20002274 	.word	0x20002274

08001b68 <HAL_UART_RxCpltCallback>:
	send_uart(buffer);
}



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
	if(huart == &huart1) {
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	4a0f      	ldr	r2, [pc, #60]	; (8001bb0 <HAL_UART_RxCpltCallback+0x48>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d107      	bne.n	8001b88 <HAL_UART_RxCpltCallback+0x20>
		HAL_UART_Transmit(&huart2, radioBuffer, RADIO_BUF_LENGTH, 1000);
 8001b78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	490d      	ldr	r1, [pc, #52]	; (8001bb4 <HAL_UART_RxCpltCallback+0x4c>)
 8001b80:	480d      	ldr	r0, [pc, #52]	; (8001bb8 <HAL_UART_RxCpltCallback+0x50>)
 8001b82:	f002 ffa3 	bl	8004acc <HAL_UART_Transmit>
 8001b86:	e00a      	b.n	8001b9e <HAL_UART_RxCpltCallback+0x36>
	}
	else if(huart == &huart2) {
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a0b      	ldr	r2, [pc, #44]	; (8001bb8 <HAL_UART_RxCpltCallback+0x50>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d106      	bne.n	8001b9e <HAL_UART_RxCpltCallback+0x36>
		HAL_UART_Transmit(&huart1, radioBuffer, RADIO_BUF_LENGTH, 1000);
 8001b90:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b94:	2201      	movs	r2, #1
 8001b96:	4907      	ldr	r1, [pc, #28]	; (8001bb4 <HAL_UART_RxCpltCallback+0x4c>)
 8001b98:	4805      	ldr	r0, [pc, #20]	; (8001bb0 <HAL_UART_RxCpltCallback+0x48>)
 8001b9a:	f002 ff97 	bl	8004acc <HAL_UART_Transmit>
	}

	HAL_UART_Receive_IT(huart, radioBuffer, RADIO_BUF_LENGTH);
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	4904      	ldr	r1, [pc, #16]	; (8001bb4 <HAL_UART_RxCpltCallback+0x4c>)
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f003 f82b 	bl	8004bfe <HAL_UART_Receive_IT>
}
 8001ba8:	bf00      	nop
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	200027b8 	.word	0x200027b8
 8001bb4:	20002474 	.word	0x20002474
 8001bb8:	2000287c 	.word	0x2000287c

08001bbc <maincpp>:


extern "C" int maincpp(void) {
 8001bbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001bc0:	b08b      	sub	sp, #44	; 0x2c
 8001bc2:	af06      	add	r7, sp, #24
	send_uart((char*) "Hello World\r\n");
 8001bc4:	48a4      	ldr	r0, [pc, #656]	; (8001e58 <maincpp+0x29c>)
 8001bc6:	f7ff ff9d 	bl	8001b04 <_Z9send_uartPc>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bd0:	48a2      	ldr	r0, [pc, #648]	; (8001e5c <maincpp+0x2a0>)
 8001bd2:	f001 fbc7 	bl	8003364 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	2110      	movs	r1, #16
 8001bda:	48a0      	ldr	r0, [pc, #640]	; (8001e5c <maincpp+0x2a0>)
 8001bdc:	f001 fbc2 	bl	8003364 <HAL_GPIO_WritePin>

	int accelZ=0, accelY=0, accelX=0;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60bb      	str	r3, [r7, #8]
 8001be4:	2300      	movs	r3, #0
 8001be6:	607b      	str	r3, [r7, #4]
 8001be8:	2300      	movs	r3, #0
 8001bea:	603b      	str	r3, [r7, #0]
	bool sdCardAvailable = false;
 8001bec:	2300      	movs	r3, #0
 8001bee:	73fb      	strb	r3, [r7, #15]




	/* Mount SD Card */
	fresult = f_mount(&fs, "", 0);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	499b      	ldr	r1, [pc, #620]	; (8001e60 <maincpp+0x2a4>)
 8001bf4:	489b      	ldr	r0, [pc, #620]	; (8001e64 <maincpp+0x2a8>)
 8001bf6:	f006 f94b 	bl	8007e90 <f_mount>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	4b9a      	ldr	r3, [pc, #616]	; (8001e68 <maincpp+0x2ac>)
 8001c00:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK){
 8001c02:	4b99      	ldr	r3, [pc, #612]	; (8001e68 <maincpp+0x2ac>)
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d005      	beq.n	8001c16 <maincpp+0x5a>
		send_uart ((char*)"error in mounting SD CARD...\r\n");
 8001c0a:	4898      	ldr	r0, [pc, #608]	; (8001e6c <maincpp+0x2b0>)
 8001c0c:	f7ff ff7a 	bl	8001b04 <_Z9send_uartPc>
		sdCardAvailable = true;
 8001c10:	2301      	movs	r3, #1
 8001c12:	73fb      	strb	r3, [r7, #15]
 8001c14:	e004      	b.n	8001c20 <maincpp+0x64>
	}
	else {
		send_uart((char*)"SD CARD mounted successfully...\r\n");
 8001c16:	4896      	ldr	r0, [pc, #600]	; (8001e70 <maincpp+0x2b4>)
 8001c18:	f7ff ff74 	bl	8001b04 <_Z9send_uartPc>
		sdCardAvailable = false;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	73fb      	strb	r3, [r7, #15]
	}

	if(sdCardAvailable) {
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d063      	beq.n	8001cee <maincpp+0x132>
		/* Check free space */
		f_getfree("", &fre_clust, &pfs);
 8001c26:	4a93      	ldr	r2, [pc, #588]	; (8001e74 <maincpp+0x2b8>)
 8001c28:	4993      	ldr	r1, [pc, #588]	; (8001e78 <maincpp+0x2bc>)
 8001c2a:	488d      	ldr	r0, [pc, #564]	; (8001e60 <maincpp+0x2a4>)
 8001c2c:	f007 f805 	bl	8008c3a <f_getfree>

		total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 8001c30:	4b90      	ldr	r3, [pc, #576]	; (8001e74 <maincpp+0x2b8>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c38:	3314      	adds	r3, #20
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	1e9a      	subs	r2, r3, #2
 8001c3e:	4b8d      	ldr	r3, [pc, #564]	; (8001e74 <maincpp+0x2b8>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c46:	3302      	adds	r3, #2
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	fb03 f302 	mul.w	r3, r3, r2
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7fe fbc8 	bl	80003e4 <__aeabi_ui2d>
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	4b88      	ldr	r3, [pc, #544]	; (8001e7c <maincpp+0x2c0>)
 8001c5a:	f7fe fc3d 	bl	80004d8 <__aeabi_dmul>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	460c      	mov	r4, r1
 8001c62:	4618      	mov	r0, r3
 8001c64:	4621      	mov	r1, r4
 8001c66:	f7fe ff0f 	bl	8000a88 <__aeabi_d2uiz>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	4b84      	ldr	r3, [pc, #528]	; (8001e80 <maincpp+0x2c4>)
 8001c6e:	601a      	str	r2, [r3, #0]
		sprintf (buffer, "SD CARD Total Size: \t%lu\n",total);
 8001c70:	4b83      	ldr	r3, [pc, #524]	; (8001e80 <maincpp+0x2c4>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	461a      	mov	r2, r3
 8001c76:	4983      	ldr	r1, [pc, #524]	; (8001e84 <maincpp+0x2c8>)
 8001c78:	4883      	ldr	r0, [pc, #524]	; (8001e88 <maincpp+0x2cc>)
 8001c7a:	f007 feaf 	bl	80099dc <siprintf>
		send_uart(buffer);
 8001c7e:	4882      	ldr	r0, [pc, #520]	; (8001e88 <maincpp+0x2cc>)
 8001c80:	f7ff ff40 	bl	8001b04 <_Z9send_uartPc>
		bufclear();
 8001c84:	f7ff ff56 	bl	8001b34 <_Z8bufclearv>
		free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 8001c88:	4b7a      	ldr	r3, [pc, #488]	; (8001e74 <maincpp+0x2b8>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c90:	3302      	adds	r3, #2
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	461a      	mov	r2, r3
 8001c96:	4b78      	ldr	r3, [pc, #480]	; (8001e78 <maincpp+0x2bc>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	fb03 f302 	mul.w	r3, r3, r2
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7fe fba0 	bl	80003e4 <__aeabi_ui2d>
 8001ca4:	f04f 0200 	mov.w	r2, #0
 8001ca8:	4b74      	ldr	r3, [pc, #464]	; (8001e7c <maincpp+0x2c0>)
 8001caa:	f7fe fc15 	bl	80004d8 <__aeabi_dmul>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	460c      	mov	r4, r1
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	4621      	mov	r1, r4
 8001cb6:	f7fe fee7 	bl	8000a88 <__aeabi_d2uiz>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	4b73      	ldr	r3, [pc, #460]	; (8001e8c <maincpp+0x2d0>)
 8001cbe:	601a      	str	r2, [r3, #0]
		sprintf (buffer, "SD CARD Free Space: \t%lu\n",free_space);
 8001cc0:	4b72      	ldr	r3, [pc, #456]	; (8001e8c <maincpp+0x2d0>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	4972      	ldr	r1, [pc, #456]	; (8001e90 <maincpp+0x2d4>)
 8001cc8:	486f      	ldr	r0, [pc, #444]	; (8001e88 <maincpp+0x2cc>)
 8001cca:	f007 fe87 	bl	80099dc <siprintf>
		send_uart(buffer);
 8001cce:	486e      	ldr	r0, [pc, #440]	; (8001e88 <maincpp+0x2cc>)
 8001cd0:	f7ff ff18 	bl	8001b04 <_Z9send_uartPc>


		/* Open file to write/ create a file if it doesn't exist */
		fresult = f_open(&fil, "data.csv", FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001cd4:	2213      	movs	r2, #19
 8001cd6:	496f      	ldr	r1, [pc, #444]	; (8001e94 <maincpp+0x2d8>)
 8001cd8:	486f      	ldr	r0, [pc, #444]	; (8001e98 <maincpp+0x2dc>)
 8001cda:	f006 f923 	bl	8007f24 <f_open>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	4b61      	ldr	r3, [pc, #388]	; (8001e68 <maincpp+0x2ac>)
 8001ce4:	701a      	strb	r2, [r3, #0]
		f_puts("TIME,X,Y,Z\n", &fil);
 8001ce6:	496c      	ldr	r1, [pc, #432]	; (8001e98 <maincpp+0x2dc>)
 8001ce8:	486c      	ldr	r0, [pc, #432]	; (8001e9c <maincpp+0x2e0>)
 8001cea:	f007 f8c5 	bl	8008e78 <f_puts>
	}


	HAL_UART_RegisterCallback(&huart1, HAL_UART_RX_COMPLETE_CB_ID, HAL_UART_RxCpltCallback);
 8001cee:	4a6c      	ldr	r2, [pc, #432]	; (8001ea0 <maincpp+0x2e4>)
 8001cf0:	2103      	movs	r1, #3
 8001cf2:	486c      	ldr	r0, [pc, #432]	; (8001ea4 <maincpp+0x2e8>)
 8001cf4:	f002 fe42 	bl	800497c <HAL_UART_RegisterCallback>
	HAL_UART_RegisterCallback(&huart2, HAL_UART_RX_COMPLETE_CB_ID, HAL_UART_RxCpltCallback);
 8001cf8:	4a69      	ldr	r2, [pc, #420]	; (8001ea0 <maincpp+0x2e4>)
 8001cfa:	2103      	movs	r1, #3
 8001cfc:	486a      	ldr	r0, [pc, #424]	; (8001ea8 <maincpp+0x2ec>)
 8001cfe:	f002 fe3d 	bl	800497c <HAL_UART_RegisterCallback>

	HAL_UART_Receive_IT(&huart1, radioBuffer, RADIO_BUF_LENGTH);
 8001d02:	2201      	movs	r2, #1
 8001d04:	4969      	ldr	r1, [pc, #420]	; (8001eac <maincpp+0x2f0>)
 8001d06:	4867      	ldr	r0, [pc, #412]	; (8001ea4 <maincpp+0x2e8>)
 8001d08:	f002 ff79 	bl	8004bfe <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart2, radioBuffer, RADIO_BUF_LENGTH);
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	4967      	ldr	r1, [pc, #412]	; (8001eac <maincpp+0x2f0>)
 8001d10:	4865      	ldr	r0, [pc, #404]	; (8001ea8 <maincpp+0x2ec>)
 8001d12:	f002 ff74 	bl	8004bfe <HAL_UART_Receive_IT>


	uint8_t sync_counter = 0;
 8001d16:	2300      	movs	r3, #0
 8001d18:	73bb      	strb	r3, [r7, #14]

	/* Infinite loop */
	while (1)
	{
		HAL_ADC_Start(&hadc1);
 8001d1a:	4865      	ldr	r0, [pc, #404]	; (8001eb0 <maincpp+0x2f4>)
 8001d1c:	f000 fd0c 	bl	8002738 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100);
 8001d20:	2164      	movs	r1, #100	; 0x64
 8001d22:	4863      	ldr	r0, [pc, #396]	; (8001eb0 <maincpp+0x2f4>)
 8001d24:	f000 fdb6 	bl	8002894 <HAL_ADC_PollForConversion>
		accelZ = HAL_ADC_GetValue(&hadc1) - 2048;
 8001d28:	4861      	ldr	r0, [pc, #388]	; (8001eb0 <maincpp+0x2f4>)
 8001d2a:	f000 fead 	bl	8002a88 <HAL_ADC_GetValue>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8001d34:	60bb      	str	r3, [r7, #8]

		HAL_ADC_Start(&hadc1);
 8001d36:	485e      	ldr	r0, [pc, #376]	; (8001eb0 <maincpp+0x2f4>)
 8001d38:	f000 fcfe 	bl	8002738 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100);
 8001d3c:	2164      	movs	r1, #100	; 0x64
 8001d3e:	485c      	ldr	r0, [pc, #368]	; (8001eb0 <maincpp+0x2f4>)
 8001d40:	f000 fda8 	bl	8002894 <HAL_ADC_PollForConversion>
		accelY = HAL_ADC_GetValue(&hadc1) - 2048;
 8001d44:	485a      	ldr	r0, [pc, #360]	; (8001eb0 <maincpp+0x2f4>)
 8001d46:	f000 fe9f 	bl	8002a88 <HAL_ADC_GetValue>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8001d50:	607b      	str	r3, [r7, #4]

		HAL_ADC_Start(&hadc1);
 8001d52:	4857      	ldr	r0, [pc, #348]	; (8001eb0 <maincpp+0x2f4>)
 8001d54:	f000 fcf0 	bl	8002738 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100);
 8001d58:	2164      	movs	r1, #100	; 0x64
 8001d5a:	4855      	ldr	r0, [pc, #340]	; (8001eb0 <maincpp+0x2f4>)
 8001d5c:	f000 fd9a 	bl	8002894 <HAL_ADC_PollForConversion>
		accelX = HAL_ADC_GetValue(&hadc1) - 2048;
 8001d60:	4853      	ldr	r0, [pc, #332]	; (8001eb0 <maincpp+0x2f4>)
 8001d62:	f000 fe91 	bl	8002a88 <HAL_ADC_GetValue>
 8001d66:	4603      	mov	r3, r0
 8001d68:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8001d6c:	603b      	str	r3, [r7, #0]


		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 8001d6e:	2110      	movs	r1, #16
 8001d70:	483a      	ldr	r0, [pc, #232]	; (8001e5c <maincpp+0x2a0>)
 8001d72:	f001 fb0f 	bl	8003394 <HAL_GPIO_TogglePin>


		snprintf(buffer, sizeof(buffer), "%lu,%6.3f,%6.3f,%6.3f\r\n", millis,((float)accelX) / 372.0 + 0.250, ((float)accelY) / 372.0 + 0.250, ((float)accelZ) / 372.0);
 8001d76:	4b4f      	ldr	r3, [pc, #316]	; (8001eb4 <maincpp+0x2f8>)
 8001d78:	681e      	ldr	r6, [r3, #0]
 8001d7a:	6838      	ldr	r0, [r7, #0]
 8001d7c:	f7fe ff5e 	bl	8000c3c <__aeabi_i2f>
 8001d80:	4603      	mov	r3, r0
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7fe fb50 	bl	8000428 <__aeabi_f2d>
 8001d88:	f04f 0200 	mov.w	r2, #0
 8001d8c:	4b4a      	ldr	r3, [pc, #296]	; (8001eb8 <maincpp+0x2fc>)
 8001d8e:	f7fe fccd 	bl	800072c <__aeabi_ddiv>
 8001d92:	4603      	mov	r3, r0
 8001d94:	460c      	mov	r4, r1
 8001d96:	4618      	mov	r0, r3
 8001d98:	4621      	mov	r1, r4
 8001d9a:	f04f 0200 	mov.w	r2, #0
 8001d9e:	4b47      	ldr	r3, [pc, #284]	; (8001ebc <maincpp+0x300>)
 8001da0:	f7fe f9e4 	bl	800016c <__adddf3>
 8001da4:	4603      	mov	r3, r0
 8001da6:	460c      	mov	r4, r1
 8001da8:	4625      	mov	r5, r4
 8001daa:	461c      	mov	r4, r3
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f7fe ff45 	bl	8000c3c <__aeabi_i2f>
 8001db2:	4603      	mov	r3, r0
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7fe fb37 	bl	8000428 <__aeabi_f2d>
 8001dba:	f04f 0200 	mov.w	r2, #0
 8001dbe:	4b3e      	ldr	r3, [pc, #248]	; (8001eb8 <maincpp+0x2fc>)
 8001dc0:	f7fe fcb4 	bl	800072c <__aeabi_ddiv>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	4610      	mov	r0, r2
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f04f 0200 	mov.w	r2, #0
 8001dd0:	4b3a      	ldr	r3, [pc, #232]	; (8001ebc <maincpp+0x300>)
 8001dd2:	f7fe f9cb 	bl	800016c <__adddf3>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	4690      	mov	r8, r2
 8001ddc:	4699      	mov	r9, r3
 8001dde:	68b8      	ldr	r0, [r7, #8]
 8001de0:	f7fe ff2c 	bl	8000c3c <__aeabi_i2f>
 8001de4:	4603      	mov	r3, r0
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7fe fb1e 	bl	8000428 <__aeabi_f2d>
 8001dec:	f04f 0200 	mov.w	r2, #0
 8001df0:	4b31      	ldr	r3, [pc, #196]	; (8001eb8 <maincpp+0x2fc>)
 8001df2:	f7fe fc9b 	bl	800072c <__aeabi_ddiv>
 8001df6:	4602      	mov	r2, r0
 8001df8:	460b      	mov	r3, r1
 8001dfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001dfe:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001e02:	e9cd 4500 	strd	r4, r5, [sp]
 8001e06:	4633      	mov	r3, r6
 8001e08:	4a2d      	ldr	r2, [pc, #180]	; (8001ec0 <maincpp+0x304>)
 8001e0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e0e:	481e      	ldr	r0, [pc, #120]	; (8001e88 <maincpp+0x2cc>)
 8001e10:	f007 fdb0 	bl	8009974 <sniprintf>

		if(sdCardAvailable) {
 8001e14:	7bfb      	ldrb	r3, [r7, #15]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d00e      	beq.n	8001e38 <maincpp+0x27c>
			f_puts(buffer, &fil);
 8001e1a:	491f      	ldr	r1, [pc, #124]	; (8001e98 <maincpp+0x2dc>)
 8001e1c:	481a      	ldr	r0, [pc, #104]	; (8001e88 <maincpp+0x2cc>)
 8001e1e:	f007 f82b 	bl	8008e78 <f_puts>
			if(sync_counter == 20) {
 8001e22:	7bbb      	ldrb	r3, [r7, #14]
 8001e24:	2b14      	cmp	r3, #20
 8001e26:	d104      	bne.n	8001e32 <maincpp+0x276>
				sync_counter = 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	73bb      	strb	r3, [r7, #14]
				f_sync(&fil);
 8001e2c:	481a      	ldr	r0, [pc, #104]	; (8001e98 <maincpp+0x2dc>)
 8001e2e:	f006 fe26 	bl	8008a7e <f_sync>
			}
			sync_counter++;
 8001e32:	7bbb      	ldrb	r3, [r7, #14]
 8001e34:	3301      	adds	r3, #1
 8001e36:	73bb      	strb	r3, [r7, #14]
		}

		HAL_UART_Transmit(&huart2, (uint8_t*) buffer, strlen(buffer), HAL_MAX_DELAY);
 8001e38:	4813      	ldr	r0, [pc, #76]	; (8001e88 <maincpp+0x2cc>)
 8001e3a:	f7fe f989 	bl	8000150 <strlen>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	b29a      	uxth	r2, r3
 8001e42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e46:	4910      	ldr	r1, [pc, #64]	; (8001e88 <maincpp+0x2cc>)
 8001e48:	4817      	ldr	r0, [pc, #92]	; (8001ea8 <maincpp+0x2ec>)
 8001e4a:	f002 fe3f 	bl	8004acc <HAL_UART_Transmit>

		HAL_UART_Transmit(&huart2, (uint8_t*) buffer, strlen(buffer), HAL_MAX_DELAY);

*/

		HAL_Delay(200);
 8001e4e:	20c8      	movs	r0, #200	; 0xc8
 8001e50:	f000 fb78 	bl	8002544 <HAL_Delay>
		HAL_ADC_Start(&hadc1);
 8001e54:	e761      	b.n	8001d1a <maincpp+0x15e>
 8001e56:	bf00      	nop
 8001e58:	0800b28c 	.word	0x0800b28c
 8001e5c:	40010c00 	.word	0x40010c00
 8001e60:	0800b29c 	.word	0x0800b29c
 8001e64:	20000214 	.word	0x20000214
 8001e68:	20002270 	.word	0x20002270
 8001e6c:	0800b2a0 	.word	0x0800b2a0
 8001e70:	0800b2c0 	.word	0x0800b2c0
 8001e74:	20002478 	.word	0x20002478
 8001e78:	2000247c 	.word	0x2000247c
 8001e7c:	3fe00000 	.word	0x3fe00000
 8001e80:	20002480 	.word	0x20002480
 8001e84:	0800b2e4 	.word	0x0800b2e4
 8001e88:	20002274 	.word	0x20002274
 8001e8c:	20002484 	.word	0x20002484
 8001e90:	0800b300 	.word	0x0800b300
 8001e94:	0800b31c 	.word	0x0800b31c
 8001e98:	20001244 	.word	0x20001244
 8001e9c:	0800b328 	.word	0x0800b328
 8001ea0:	08001b69 	.word	0x08001b69
 8001ea4:	200027b8 	.word	0x200027b8
 8001ea8:	2000287c 	.word	0x2000287c
 8001eac:	20002474 	.word	0x20002474
 8001eb0:	20002788 	.word	0x20002788
 8001eb4:	20002488 	.word	0x20002488
 8001eb8:	40774000 	.word	0x40774000
 8001ebc:	3fd00000 	.word	0x3fd00000
 8001ec0:	0800b334 	.word	0x0800b334

08001ec4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001eca:	4b15      	ldr	r3, [pc, #84]	; (8001f20 <HAL_MspInit+0x5c>)
 8001ecc:	699b      	ldr	r3, [r3, #24]
 8001ece:	4a14      	ldr	r2, [pc, #80]	; (8001f20 <HAL_MspInit+0x5c>)
 8001ed0:	f043 0301 	orr.w	r3, r3, #1
 8001ed4:	6193      	str	r3, [r2, #24]
 8001ed6:	4b12      	ldr	r3, [pc, #72]	; (8001f20 <HAL_MspInit+0x5c>)
 8001ed8:	699b      	ldr	r3, [r3, #24]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	60bb      	str	r3, [r7, #8]
 8001ee0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ee2:	4b0f      	ldr	r3, [pc, #60]	; (8001f20 <HAL_MspInit+0x5c>)
 8001ee4:	69db      	ldr	r3, [r3, #28]
 8001ee6:	4a0e      	ldr	r2, [pc, #56]	; (8001f20 <HAL_MspInit+0x5c>)
 8001ee8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eec:	61d3      	str	r3, [r2, #28]
 8001eee:	4b0c      	ldr	r3, [pc, #48]	; (8001f20 <HAL_MspInit+0x5c>)
 8001ef0:	69db      	ldr	r3, [r3, #28]
 8001ef2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ef6:	607b      	str	r3, [r7, #4]
 8001ef8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001efa:	4b0a      	ldr	r3, [pc, #40]	; (8001f24 <HAL_MspInit+0x60>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001f06:	60fb      	str	r3, [r7, #12]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	4a04      	ldr	r2, [pc, #16]	; (8001f24 <HAL_MspInit+0x60>)
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f16:	bf00      	nop
 8001f18:	3714      	adds	r7, #20
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bc80      	pop	{r7}
 8001f1e:	4770      	bx	lr
 8001f20:	40021000 	.word	0x40021000
 8001f24:	40010000 	.word	0x40010000

08001f28 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b08a      	sub	sp, #40	; 0x28
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f30:	f107 0318 	add.w	r3, r7, #24
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	605a      	str	r2, [r3, #4]
 8001f3a:	609a      	str	r2, [r3, #8]
 8001f3c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a1f      	ldr	r2, [pc, #124]	; (8001fc0 <HAL_ADC_MspInit+0x98>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d137      	bne.n	8001fb8 <HAL_ADC_MspInit+0x90>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f48:	4b1e      	ldr	r3, [pc, #120]	; (8001fc4 <HAL_ADC_MspInit+0x9c>)
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	4a1d      	ldr	r2, [pc, #116]	; (8001fc4 <HAL_ADC_MspInit+0x9c>)
 8001f4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f52:	6193      	str	r3, [r2, #24]
 8001f54:	4b1b      	ldr	r3, [pc, #108]	; (8001fc4 <HAL_ADC_MspInit+0x9c>)
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f5c:	617b      	str	r3, [r7, #20]
 8001f5e:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f60:	4b18      	ldr	r3, [pc, #96]	; (8001fc4 <HAL_ADC_MspInit+0x9c>)
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	4a17      	ldr	r2, [pc, #92]	; (8001fc4 <HAL_ADC_MspInit+0x9c>)
 8001f66:	f043 0304 	orr.w	r3, r3, #4
 8001f6a:	6193      	str	r3, [r2, #24]
 8001f6c:	4b15      	ldr	r3, [pc, #84]	; (8001fc4 <HAL_ADC_MspInit+0x9c>)
 8001f6e:	699b      	ldr	r3, [r3, #24]
 8001f70:	f003 0304 	and.w	r3, r3, #4
 8001f74:	613b      	str	r3, [r7, #16]
 8001f76:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f78:	4b12      	ldr	r3, [pc, #72]	; (8001fc4 <HAL_ADC_MspInit+0x9c>)
 8001f7a:	699b      	ldr	r3, [r3, #24]
 8001f7c:	4a11      	ldr	r2, [pc, #68]	; (8001fc4 <HAL_ADC_MspInit+0x9c>)
 8001f7e:	f043 0308 	orr.w	r3, r3, #8
 8001f82:	6193      	str	r3, [r2, #24]
 8001f84:	4b0f      	ldr	r3, [pc, #60]	; (8001fc4 <HAL_ADC_MspInit+0x9c>)
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	f003 0308 	and.w	r3, r3, #8
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 8001f90:	2312      	movs	r3, #18
 8001f92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f94:	2303      	movs	r3, #3
 8001f96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f98:	f107 0318 	add.w	r3, r7, #24
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	480a      	ldr	r0, [pc, #40]	; (8001fc8 <HAL_ADC_MspInit+0xa0>)
 8001fa0:	f001 f886 	bl	80030b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fac:	f107 0318 	add.w	r3, r7, #24
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4806      	ldr	r0, [pc, #24]	; (8001fcc <HAL_ADC_MspInit+0xa4>)
 8001fb4:	f001 f87c 	bl	80030b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001fb8:	bf00      	nop
 8001fba:	3728      	adds	r7, #40	; 0x28
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40012400 	.word	0x40012400
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	40010800 	.word	0x40010800
 8001fcc:	40010c00 	.word	0x40010c00

08001fd0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b088      	sub	sp, #32
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd8:	f107 0310 	add.w	r3, r7, #16
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a15      	ldr	r2, [pc, #84]	; (8002040 <HAL_I2C_MspInit+0x70>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d123      	bne.n	8002038 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff0:	4b14      	ldr	r3, [pc, #80]	; (8002044 <HAL_I2C_MspInit+0x74>)
 8001ff2:	699b      	ldr	r3, [r3, #24]
 8001ff4:	4a13      	ldr	r2, [pc, #76]	; (8002044 <HAL_I2C_MspInit+0x74>)
 8001ff6:	f043 0308 	orr.w	r3, r3, #8
 8001ffa:	6193      	str	r3, [r2, #24]
 8001ffc:	4b11      	ldr	r3, [pc, #68]	; (8002044 <HAL_I2C_MspInit+0x74>)
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	f003 0308 	and.w	r3, r3, #8
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002008:	23c0      	movs	r3, #192	; 0xc0
 800200a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800200c:	2312      	movs	r3, #18
 800200e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002010:	2303      	movs	r3, #3
 8002012:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002014:	f107 0310 	add.w	r3, r7, #16
 8002018:	4619      	mov	r1, r3
 800201a:	480b      	ldr	r0, [pc, #44]	; (8002048 <HAL_I2C_MspInit+0x78>)
 800201c:	f001 f848 	bl	80030b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002020:	4b08      	ldr	r3, [pc, #32]	; (8002044 <HAL_I2C_MspInit+0x74>)
 8002022:	69db      	ldr	r3, [r3, #28]
 8002024:	4a07      	ldr	r2, [pc, #28]	; (8002044 <HAL_I2C_MspInit+0x74>)
 8002026:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800202a:	61d3      	str	r3, [r2, #28]
 800202c:	4b05      	ldr	r3, [pc, #20]	; (8002044 <HAL_I2C_MspInit+0x74>)
 800202e:	69db      	ldr	r3, [r3, #28]
 8002030:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002034:	60bb      	str	r3, [r7, #8]
 8002036:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002038:	bf00      	nop
 800203a:	3720      	adds	r7, #32
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40005400 	.word	0x40005400
 8002044:	40021000 	.word	0x40021000
 8002048:	40010c00 	.word	0x40010c00

0800204c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b088      	sub	sp, #32
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	f107 0310 	add.w	r3, r7, #16
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a1b      	ldr	r2, [pc, #108]	; (80020d4 <HAL_SPI_MspInit+0x88>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d12f      	bne.n	80020cc <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800206c:	4b1a      	ldr	r3, [pc, #104]	; (80020d8 <HAL_SPI_MspInit+0x8c>)
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	4a19      	ldr	r2, [pc, #100]	; (80020d8 <HAL_SPI_MspInit+0x8c>)
 8002072:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002076:	6193      	str	r3, [r2, #24]
 8002078:	4b17      	ldr	r3, [pc, #92]	; (80020d8 <HAL_SPI_MspInit+0x8c>)
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002084:	4b14      	ldr	r3, [pc, #80]	; (80020d8 <HAL_SPI_MspInit+0x8c>)
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	4a13      	ldr	r2, [pc, #76]	; (80020d8 <HAL_SPI_MspInit+0x8c>)
 800208a:	f043 0304 	orr.w	r3, r3, #4
 800208e:	6193      	str	r3, [r2, #24]
 8002090:	4b11      	ldr	r3, [pc, #68]	; (80020d8 <HAL_SPI_MspInit+0x8c>)
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	f003 0304 	and.w	r3, r3, #4
 8002098:	60bb      	str	r3, [r7, #8]
 800209a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800209c:	23a0      	movs	r3, #160	; 0xa0
 800209e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a0:	2302      	movs	r3, #2
 80020a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020a4:	2303      	movs	r3, #3
 80020a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a8:	f107 0310 	add.w	r3, r7, #16
 80020ac:	4619      	mov	r1, r3
 80020ae:	480b      	ldr	r0, [pc, #44]	; (80020dc <HAL_SPI_MspInit+0x90>)
 80020b0:	f000 fffe 	bl	80030b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80020b4:	2340      	movs	r3, #64	; 0x40
 80020b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020b8:	2300      	movs	r3, #0
 80020ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020bc:	2300      	movs	r3, #0
 80020be:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c0:	f107 0310 	add.w	r3, r7, #16
 80020c4:	4619      	mov	r1, r3
 80020c6:	4805      	ldr	r0, [pc, #20]	; (80020dc <HAL_SPI_MspInit+0x90>)
 80020c8:	f000 fff2 	bl	80030b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80020cc:	bf00      	nop
 80020ce:	3720      	adds	r7, #32
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40013000 	.word	0x40013000
 80020d8:	40021000 	.word	0x40021000
 80020dc:	40010800 	.word	0x40010800

080020e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b08c      	sub	sp, #48	; 0x30
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e8:	f107 0320 	add.w	r3, r7, #32
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a5b      	ldr	r2, [pc, #364]	; (8002268 <HAL_UART_MspInit+0x188>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d13a      	bne.n	8002176 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002100:	4b5a      	ldr	r3, [pc, #360]	; (800226c <HAL_UART_MspInit+0x18c>)
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	4a59      	ldr	r2, [pc, #356]	; (800226c <HAL_UART_MspInit+0x18c>)
 8002106:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800210a:	6193      	str	r3, [r2, #24]
 800210c:	4b57      	ldr	r3, [pc, #348]	; (800226c <HAL_UART_MspInit+0x18c>)
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002114:	61fb      	str	r3, [r7, #28]
 8002116:	69fb      	ldr	r3, [r7, #28]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002118:	4b54      	ldr	r3, [pc, #336]	; (800226c <HAL_UART_MspInit+0x18c>)
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	4a53      	ldr	r2, [pc, #332]	; (800226c <HAL_UART_MspInit+0x18c>)
 800211e:	f043 0304 	orr.w	r3, r3, #4
 8002122:	6193      	str	r3, [r2, #24]
 8002124:	4b51      	ldr	r3, [pc, #324]	; (800226c <HAL_UART_MspInit+0x18c>)
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	61bb      	str	r3, [r7, #24]
 800212e:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002130:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002134:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002136:	2302      	movs	r3, #2
 8002138:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800213a:	2303      	movs	r3, #3
 800213c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800213e:	f107 0320 	add.w	r3, r7, #32
 8002142:	4619      	mov	r1, r3
 8002144:	484a      	ldr	r0, [pc, #296]	; (8002270 <HAL_UART_MspInit+0x190>)
 8002146:	f000 ffb3 	bl	80030b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800214a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800214e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002150:	2300      	movs	r3, #0
 8002152:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002154:	2300      	movs	r3, #0
 8002156:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002158:	f107 0320 	add.w	r3, r7, #32
 800215c:	4619      	mov	r1, r3
 800215e:	4844      	ldr	r0, [pc, #272]	; (8002270 <HAL_UART_MspInit+0x190>)
 8002160:	f000 ffa6 	bl	80030b0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002164:	2200      	movs	r2, #0
 8002166:	2100      	movs	r1, #0
 8002168:	2025      	movs	r0, #37	; 0x25
 800216a:	f000 fef4 	bl	8002f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800216e:	2025      	movs	r0, #37	; 0x25
 8002170:	f000 ff0d 	bl	8002f8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002174:	e074      	b.n	8002260 <HAL_UART_MspInit+0x180>
  else if(huart->Instance==USART2)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a3e      	ldr	r2, [pc, #248]	; (8002274 <HAL_UART_MspInit+0x194>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d138      	bne.n	80021f2 <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002180:	4b3a      	ldr	r3, [pc, #232]	; (800226c <HAL_UART_MspInit+0x18c>)
 8002182:	69db      	ldr	r3, [r3, #28]
 8002184:	4a39      	ldr	r2, [pc, #228]	; (800226c <HAL_UART_MspInit+0x18c>)
 8002186:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800218a:	61d3      	str	r3, [r2, #28]
 800218c:	4b37      	ldr	r3, [pc, #220]	; (800226c <HAL_UART_MspInit+0x18c>)
 800218e:	69db      	ldr	r3, [r3, #28]
 8002190:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002194:	617b      	str	r3, [r7, #20]
 8002196:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002198:	4b34      	ldr	r3, [pc, #208]	; (800226c <HAL_UART_MspInit+0x18c>)
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	4a33      	ldr	r2, [pc, #204]	; (800226c <HAL_UART_MspInit+0x18c>)
 800219e:	f043 0304 	orr.w	r3, r3, #4
 80021a2:	6193      	str	r3, [r2, #24]
 80021a4:	4b31      	ldr	r3, [pc, #196]	; (800226c <HAL_UART_MspInit+0x18c>)
 80021a6:	699b      	ldr	r3, [r3, #24]
 80021a8:	f003 0304 	and.w	r3, r3, #4
 80021ac:	613b      	str	r3, [r7, #16]
 80021ae:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021b0:	2304      	movs	r3, #4
 80021b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b4:	2302      	movs	r3, #2
 80021b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021b8:	2303      	movs	r3, #3
 80021ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021bc:	f107 0320 	add.w	r3, r7, #32
 80021c0:	4619      	mov	r1, r3
 80021c2:	482b      	ldr	r0, [pc, #172]	; (8002270 <HAL_UART_MspInit+0x190>)
 80021c4:	f000 ff74 	bl	80030b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80021c8:	2308      	movs	r3, #8
 80021ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021cc:	2300      	movs	r3, #0
 80021ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d4:	f107 0320 	add.w	r3, r7, #32
 80021d8:	4619      	mov	r1, r3
 80021da:	4825      	ldr	r0, [pc, #148]	; (8002270 <HAL_UART_MspInit+0x190>)
 80021dc:	f000 ff68 	bl	80030b0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80021e0:	2200      	movs	r2, #0
 80021e2:	2100      	movs	r1, #0
 80021e4:	2026      	movs	r0, #38	; 0x26
 80021e6:	f000 feb6 	bl	8002f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80021ea:	2026      	movs	r0, #38	; 0x26
 80021ec:	f000 fecf 	bl	8002f8e <HAL_NVIC_EnableIRQ>
}
 80021f0:	e036      	b.n	8002260 <HAL_UART_MspInit+0x180>
  else if(huart->Instance==USART3)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a20      	ldr	r2, [pc, #128]	; (8002278 <HAL_UART_MspInit+0x198>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d131      	bne.n	8002260 <HAL_UART_MspInit+0x180>
    __HAL_RCC_USART3_CLK_ENABLE();
 80021fc:	4b1b      	ldr	r3, [pc, #108]	; (800226c <HAL_UART_MspInit+0x18c>)
 80021fe:	69db      	ldr	r3, [r3, #28]
 8002200:	4a1a      	ldr	r2, [pc, #104]	; (800226c <HAL_UART_MspInit+0x18c>)
 8002202:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002206:	61d3      	str	r3, [r2, #28]
 8002208:	4b18      	ldr	r3, [pc, #96]	; (800226c <HAL_UART_MspInit+0x18c>)
 800220a:	69db      	ldr	r3, [r3, #28]
 800220c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002214:	4b15      	ldr	r3, [pc, #84]	; (800226c <HAL_UART_MspInit+0x18c>)
 8002216:	699b      	ldr	r3, [r3, #24]
 8002218:	4a14      	ldr	r2, [pc, #80]	; (800226c <HAL_UART_MspInit+0x18c>)
 800221a:	f043 0308 	orr.w	r3, r3, #8
 800221e:	6193      	str	r3, [r2, #24]
 8002220:	4b12      	ldr	r3, [pc, #72]	; (800226c <HAL_UART_MspInit+0x18c>)
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	f003 0308 	and.w	r3, r3, #8
 8002228:	60bb      	str	r3, [r7, #8]
 800222a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800222c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002230:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002232:	2302      	movs	r3, #2
 8002234:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002236:	2303      	movs	r3, #3
 8002238:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800223a:	f107 0320 	add.w	r3, r7, #32
 800223e:	4619      	mov	r1, r3
 8002240:	480e      	ldr	r0, [pc, #56]	; (800227c <HAL_UART_MspInit+0x19c>)
 8002242:	f000 ff35 	bl	80030b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002246:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800224a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800224c:	2300      	movs	r3, #0
 800224e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002250:	2300      	movs	r3, #0
 8002252:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002254:	f107 0320 	add.w	r3, r7, #32
 8002258:	4619      	mov	r1, r3
 800225a:	4808      	ldr	r0, [pc, #32]	; (800227c <HAL_UART_MspInit+0x19c>)
 800225c:	f000 ff28 	bl	80030b0 <HAL_GPIO_Init>
}
 8002260:	bf00      	nop
 8002262:	3730      	adds	r7, #48	; 0x30
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40013800 	.word	0x40013800
 800226c:	40021000 	.word	0x40021000
 8002270:	40010800 	.word	0x40010800
 8002274:	40004400 	.word	0x40004400
 8002278:	40004800 	.word	0x40004800
 800227c:	40010c00 	.word	0x40010c00

08002280 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002284:	bf00      	nop
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr

0800228c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002290:	e7fe      	b.n	8002290 <HardFault_Handler+0x4>

08002292 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002292:	b480      	push	{r7}
 8002294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002296:	e7fe      	b.n	8002296 <MemManage_Handler+0x4>

08002298 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800229c:	e7fe      	b.n	800229c <BusFault_Handler+0x4>

0800229e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800229e:	b480      	push	{r7}
 80022a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022a2:	e7fe      	b.n	80022a2 <UsageFault_Handler+0x4>

080022a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bc80      	pop	{r7}
 80022ae:	4770      	bx	lr

080022b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022b4:	bf00      	nop
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bc80      	pop	{r7}
 80022ba:	4770      	bx	lr

080022bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022c0:	bf00      	nop
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bc80      	pop	{r7}
 80022c6:	4770      	bx	lr

080022c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	millis++;
 80022cc:	4b0c      	ldr	r3, [pc, #48]	; (8002300 <SysTick_Handler+0x38>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	3301      	adds	r3, #1
 80022d2:	4a0b      	ldr	r2, [pc, #44]	; (8002300 <SysTick_Handler+0x38>)
 80022d4:	6013      	str	r3, [r2, #0]

	FatFsCnt++;
 80022d6:	4b0b      	ldr	r3, [pc, #44]	; (8002304 <SysTick_Handler+0x3c>)
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	3301      	adds	r3, #1
 80022de:	b2da      	uxtb	r2, r3
 80022e0:	4b08      	ldr	r3, [pc, #32]	; (8002304 <SysTick_Handler+0x3c>)
 80022e2:	701a      	strb	r2, [r3, #0]
	if(FatFsCnt >= 10)
 80022e4:	4b07      	ldr	r3, [pc, #28]	; (8002304 <SysTick_Handler+0x3c>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	2b09      	cmp	r3, #9
 80022ec:	d904      	bls.n	80022f8 <SysTick_Handler+0x30>
	{
		FatFsCnt = 0;
 80022ee:	4b05      	ldr	r3, [pc, #20]	; (8002304 <SysTick_Handler+0x3c>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 80022f4:	f000 f81c 	bl	8002330 <SDTimer_Handler>
	}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022f8:	f000 f908 	bl	800250c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022fc:	bf00      	nop
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	20002488 	.word	0x20002488
 8002304:	2000248c 	.word	0x2000248c

08002308 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800230c:	4802      	ldr	r0, [pc, #8]	; (8002318 <USART1_IRQHandler+0x10>)
 800230e:	f002 fccb 	bl	8004ca8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	200027b8 	.word	0x200027b8

0800231c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002320:	4802      	ldr	r0, [pc, #8]	; (800232c <USART2_IRQHandler+0x10>)
 8002322:	f002 fcc1 	bl	8004ca8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002326:	bf00      	nop
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	2000287c 	.word	0x2000287c

08002330 <SDTimer_Handler>:

/* USER CODE BEGIN 1 */
void SDTimer_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8002334:	4b0d      	ldr	r3, [pc, #52]	; (800236c <SDTimer_Handler+0x3c>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b00      	cmp	r3, #0
 800233c:	d006      	beq.n	800234c <SDTimer_Handler+0x1c>
    Timer1--;
 800233e:	4b0b      	ldr	r3, [pc, #44]	; (800236c <SDTimer_Handler+0x3c>)
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	b2db      	uxtb	r3, r3
 8002344:	3b01      	subs	r3, #1
 8002346:	b2da      	uxtb	r2, r3
 8002348:	4b08      	ldr	r3, [pc, #32]	; (800236c <SDTimer_Handler+0x3c>)
 800234a:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 800234c:	4b08      	ldr	r3, [pc, #32]	; (8002370 <SDTimer_Handler+0x40>)
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	d006      	beq.n	8002364 <SDTimer_Handler+0x34>
    Timer2--;
 8002356:	4b06      	ldr	r3, [pc, #24]	; (8002370 <SDTimer_Handler+0x40>)
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	b2db      	uxtb	r3, r3
 800235c:	3b01      	subs	r3, #1
 800235e:	b2da      	uxtb	r2, r3
 8002360:	4b03      	ldr	r3, [pc, #12]	; (8002370 <SDTimer_Handler+0x40>)
 8002362:	701a      	strb	r2, [r3, #0]
}
 8002364:	bf00      	nop
 8002366:	46bd      	mov	sp, r7
 8002368:	bc80      	pop	{r7}
 800236a:	4770      	bx	lr
 800236c:	200028e9 	.word	0x200028e9
 8002370:	200028e8 	.word	0x200028e8

08002374 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800237c:	4b11      	ldr	r3, [pc, #68]	; (80023c4 <_sbrk+0x50>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d102      	bne.n	800238a <_sbrk+0x16>
		heap_end = &end;
 8002384:	4b0f      	ldr	r3, [pc, #60]	; (80023c4 <_sbrk+0x50>)
 8002386:	4a10      	ldr	r2, [pc, #64]	; (80023c8 <_sbrk+0x54>)
 8002388:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800238a:	4b0e      	ldr	r3, [pc, #56]	; (80023c4 <_sbrk+0x50>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002390:	4b0c      	ldr	r3, [pc, #48]	; (80023c4 <_sbrk+0x50>)
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	4413      	add	r3, r2
 8002398:	466a      	mov	r2, sp
 800239a:	4293      	cmp	r3, r2
 800239c:	d907      	bls.n	80023ae <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800239e:	f006 fe67 	bl	8009070 <__errno>
 80023a2:	4602      	mov	r2, r0
 80023a4:	230c      	movs	r3, #12
 80023a6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80023a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80023ac:	e006      	b.n	80023bc <_sbrk+0x48>
	}

	heap_end += incr;
 80023ae:	4b05      	ldr	r3, [pc, #20]	; (80023c4 <_sbrk+0x50>)
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4413      	add	r3, r2
 80023b6:	4a03      	ldr	r2, [pc, #12]	; (80023c4 <_sbrk+0x50>)
 80023b8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80023ba:	68fb      	ldr	r3, [r7, #12]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3710      	adds	r7, #16
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	20002490 	.word	0x20002490
 80023c8:	20004958 	.word	0x20004958

080023cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80023d0:	4b15      	ldr	r3, [pc, #84]	; (8002428 <SystemInit+0x5c>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a14      	ldr	r2, [pc, #80]	; (8002428 <SystemInit+0x5c>)
 80023d6:	f043 0301 	orr.w	r3, r3, #1
 80023da:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80023dc:	4b12      	ldr	r3, [pc, #72]	; (8002428 <SystemInit+0x5c>)
 80023de:	685a      	ldr	r2, [r3, #4]
 80023e0:	4911      	ldr	r1, [pc, #68]	; (8002428 <SystemInit+0x5c>)
 80023e2:	4b12      	ldr	r3, [pc, #72]	; (800242c <SystemInit+0x60>)
 80023e4:	4013      	ands	r3, r2
 80023e6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80023e8:	4b0f      	ldr	r3, [pc, #60]	; (8002428 <SystemInit+0x5c>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a0e      	ldr	r2, [pc, #56]	; (8002428 <SystemInit+0x5c>)
 80023ee:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80023f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023f6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80023f8:	4b0b      	ldr	r3, [pc, #44]	; (8002428 <SystemInit+0x5c>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a0a      	ldr	r2, [pc, #40]	; (8002428 <SystemInit+0x5c>)
 80023fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002402:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002404:	4b08      	ldr	r3, [pc, #32]	; (8002428 <SystemInit+0x5c>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	4a07      	ldr	r2, [pc, #28]	; (8002428 <SystemInit+0x5c>)
 800240a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800240e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002410:	4b05      	ldr	r3, [pc, #20]	; (8002428 <SystemInit+0x5c>)
 8002412:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002416:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002418:	4b05      	ldr	r3, [pc, #20]	; (8002430 <SystemInit+0x64>)
 800241a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800241e:	609a      	str	r2, [r3, #8]
#endif 
}
 8002420:	bf00      	nop
 8002422:	46bd      	mov	sp, r7
 8002424:	bc80      	pop	{r7}
 8002426:	4770      	bx	lr
 8002428:	40021000 	.word	0x40021000
 800242c:	f8ff0000 	.word	0xf8ff0000
 8002430:	e000ed00 	.word	0xe000ed00

08002434 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002434:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002436:	e003      	b.n	8002440 <LoopCopyDataInit>

08002438 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002438:	4b0b      	ldr	r3, [pc, #44]	; (8002468 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800243a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800243c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800243e:	3104      	adds	r1, #4

08002440 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002440:	480a      	ldr	r0, [pc, #40]	; (800246c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002442:	4b0b      	ldr	r3, [pc, #44]	; (8002470 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002444:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002446:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002448:	d3f6      	bcc.n	8002438 <CopyDataInit>
  ldr r2, =_sbss
 800244a:	4a0a      	ldr	r2, [pc, #40]	; (8002474 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800244c:	e002      	b.n	8002454 <LoopFillZerobss>

0800244e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800244e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002450:	f842 3b04 	str.w	r3, [r2], #4

08002454 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002454:	4b08      	ldr	r3, [pc, #32]	; (8002478 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002456:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002458:	d3f9      	bcc.n	800244e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800245a:	f7ff ffb7 	bl	80023cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800245e:	f006 fe0d 	bl	800907c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002462:	f7ff f911 	bl	8001688 <main>
  bx lr
 8002466:	4770      	bx	lr
  ldr r3, =_sidata
 8002468:	0800bb88 	.word	0x0800bb88
  ldr r0, =_sdata
 800246c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002470:	200001f4 	.word	0x200001f4
  ldr r2, =_sbss
 8002474:	200001f4 	.word	0x200001f4
  ldr r3, = _ebss
 8002478:	20004958 	.word	0x20004958

0800247c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800247c:	e7fe      	b.n	800247c <ADC1_2_IRQHandler>
	...

08002480 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002484:	4b08      	ldr	r3, [pc, #32]	; (80024a8 <HAL_Init+0x28>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a07      	ldr	r2, [pc, #28]	; (80024a8 <HAL_Init+0x28>)
 800248a:	f043 0310 	orr.w	r3, r3, #16
 800248e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002490:	2003      	movs	r0, #3
 8002492:	f000 fd55 	bl	8002f40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002496:	2000      	movs	r0, #0
 8002498:	f000 f808 	bl	80024ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800249c:	f7ff fd12 	bl	8001ec4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	40022000 	.word	0x40022000

080024ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024b4:	4b12      	ldr	r3, [pc, #72]	; (8002500 <HAL_InitTick+0x54>)
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	4b12      	ldr	r3, [pc, #72]	; (8002504 <HAL_InitTick+0x58>)
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	4619      	mov	r1, r3
 80024be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80024c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ca:	4618      	mov	r0, r3
 80024cc:	f000 fd6d 	bl	8002faa <HAL_SYSTICK_Config>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e00e      	b.n	80024f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2b0f      	cmp	r3, #15
 80024de:	d80a      	bhi.n	80024f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024e0:	2200      	movs	r2, #0
 80024e2:	6879      	ldr	r1, [r7, #4]
 80024e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80024e8:	f000 fd35 	bl	8002f56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024ec:	4a06      	ldr	r2, [pc, #24]	; (8002508 <HAL_InitTick+0x5c>)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024f2:	2300      	movs	r3, #0
 80024f4:	e000      	b.n	80024f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	20000004 	.word	0x20000004
 8002504:	2000000c 	.word	0x2000000c
 8002508:	20000008 	.word	0x20000008

0800250c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002510:	4b05      	ldr	r3, [pc, #20]	; (8002528 <HAL_IncTick+0x1c>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	461a      	mov	r2, r3
 8002516:	4b05      	ldr	r3, [pc, #20]	; (800252c <HAL_IncTick+0x20>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4413      	add	r3, r2
 800251c:	4a03      	ldr	r2, [pc, #12]	; (800252c <HAL_IncTick+0x20>)
 800251e:	6013      	str	r3, [r2, #0]
}
 8002520:	bf00      	nop
 8002522:	46bd      	mov	sp, r7
 8002524:	bc80      	pop	{r7}
 8002526:	4770      	bx	lr
 8002528:	2000000c 	.word	0x2000000c
 800252c:	200028ec 	.word	0x200028ec

08002530 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  return uwTick;
 8002534:	4b02      	ldr	r3, [pc, #8]	; (8002540 <HAL_GetTick+0x10>)
 8002536:	681b      	ldr	r3, [r3, #0]
}
 8002538:	4618      	mov	r0, r3
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr
 8002540:	200028ec 	.word	0x200028ec

08002544 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800254c:	f7ff fff0 	bl	8002530 <HAL_GetTick>
 8002550:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800255c:	d005      	beq.n	800256a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800255e:	4b09      	ldr	r3, [pc, #36]	; (8002584 <HAL_Delay+0x40>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	461a      	mov	r2, r3
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	4413      	add	r3, r2
 8002568:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800256a:	bf00      	nop
 800256c:	f7ff ffe0 	bl	8002530 <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	68fa      	ldr	r2, [r7, #12]
 8002578:	429a      	cmp	r2, r3
 800257a:	d8f7      	bhi.n	800256c <HAL_Delay+0x28>
  {
  }
}
 800257c:	bf00      	nop
 800257e:	3710      	adds	r7, #16
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	2000000c 	.word	0x2000000c

08002588 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002590:	2300      	movs	r3, #0
 8002592:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002594:	2300      	movs	r3, #0
 8002596:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002598:	2300      	movs	r3, #0
 800259a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800259c:	2300      	movs	r3, #0
 800259e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d101      	bne.n	80025aa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e0be      	b.n	8002728 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d109      	bne.n	80025cc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f7ff fcae 	bl	8001f28 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f000 fbb1 	bl	8002d34 <ADC_ConversionStop_Disable>
 80025d2:	4603      	mov	r3, r0
 80025d4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025da:	f003 0310 	and.w	r3, r3, #16
 80025de:	2b00      	cmp	r3, #0
 80025e0:	f040 8099 	bne.w	8002716 <HAL_ADC_Init+0x18e>
 80025e4:	7dfb      	ldrb	r3, [r7, #23]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	f040 8095 	bne.w	8002716 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025f0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80025f4:	f023 0302 	bic.w	r3, r3, #2
 80025f8:	f043 0202 	orr.w	r2, r3, #2
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002608:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	7b1b      	ldrb	r3, [r3, #12]
 800260e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002610:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002612:	68ba      	ldr	r2, [r7, #8]
 8002614:	4313      	orrs	r3, r2
 8002616:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002620:	d003      	beq.n	800262a <HAL_ADC_Init+0xa2>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d102      	bne.n	8002630 <HAL_ADC_Init+0xa8>
 800262a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800262e:	e000      	b.n	8002632 <HAL_ADC_Init+0xaa>
 8002630:	2300      	movs	r3, #0
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	4313      	orrs	r3, r2
 8002636:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	7d1b      	ldrb	r3, [r3, #20]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d119      	bne.n	8002674 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	7b1b      	ldrb	r3, [r3, #12]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d109      	bne.n	800265c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	699b      	ldr	r3, [r3, #24]
 800264c:	3b01      	subs	r3, #1
 800264e:	035a      	lsls	r2, r3, #13
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	4313      	orrs	r3, r2
 8002654:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002658:	613b      	str	r3, [r7, #16]
 800265a:	e00b      	b.n	8002674 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002660:	f043 0220 	orr.w	r2, r3, #32
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266c:	f043 0201 	orr.w	r2, r3, #1
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	430a      	orrs	r2, r1
 8002686:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	689a      	ldr	r2, [r3, #8]
 800268e:	4b28      	ldr	r3, [pc, #160]	; (8002730 <HAL_ADC_Init+0x1a8>)
 8002690:	4013      	ands	r3, r2
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	6812      	ldr	r2, [r2, #0]
 8002696:	68b9      	ldr	r1, [r7, #8]
 8002698:	430b      	orrs	r3, r1
 800269a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026a4:	d003      	beq.n	80026ae <HAL_ADC_Init+0x126>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d104      	bne.n	80026b8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	691b      	ldr	r3, [r3, #16]
 80026b2:	3b01      	subs	r3, #1
 80026b4:	051b      	lsls	r3, r3, #20
 80026b6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026be:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	68fa      	ldr	r2, [r7, #12]
 80026c8:	430a      	orrs	r2, r1
 80026ca:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	689a      	ldr	r2, [r3, #8]
 80026d2:	4b18      	ldr	r3, [pc, #96]	; (8002734 <HAL_ADC_Init+0x1ac>)
 80026d4:	4013      	ands	r3, r2
 80026d6:	68ba      	ldr	r2, [r7, #8]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d10b      	bne.n	80026f4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e6:	f023 0303 	bic.w	r3, r3, #3
 80026ea:	f043 0201 	orr.w	r2, r3, #1
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80026f2:	e018      	b.n	8002726 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f8:	f023 0312 	bic.w	r3, r3, #18
 80026fc:	f043 0210 	orr.w	r2, r3, #16
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002708:	f043 0201 	orr.w	r2, r3, #1
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002714:	e007      	b.n	8002726 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800271a:	f043 0210 	orr.w	r2, r3, #16
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002726:	7dfb      	ldrb	r3, [r7, #23]
}
 8002728:	4618      	mov	r0, r3
 800272a:	3718      	adds	r7, #24
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	ffe1f7fd 	.word	0xffe1f7fd
 8002734:	ff1f0efe 	.word	0xff1f0efe

08002738 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002740:	2300      	movs	r3, #0
 8002742:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800274a:	2b01      	cmp	r3, #1
 800274c:	d101      	bne.n	8002752 <HAL_ADC_Start+0x1a>
 800274e:	2302      	movs	r3, #2
 8002750:	e098      	b.n	8002884 <HAL_ADC_Start+0x14c>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2201      	movs	r2, #1
 8002756:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f000 fa98 	bl	8002c90 <ADC_Enable>
 8002760:	4603      	mov	r3, r0
 8002762:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002764:	7bfb      	ldrb	r3, [r7, #15]
 8002766:	2b00      	cmp	r3, #0
 8002768:	f040 8087 	bne.w	800287a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002770:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002774:	f023 0301 	bic.w	r3, r3, #1
 8002778:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a41      	ldr	r2, [pc, #260]	; (800288c <HAL_ADC_Start+0x154>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d105      	bne.n	8002796 <HAL_ADC_Start+0x5e>
 800278a:	4b41      	ldr	r3, [pc, #260]	; (8002890 <HAL_ADC_Start+0x158>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d115      	bne.n	80027c2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800279a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d026      	beq.n	80027fe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027b4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027b8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027c0:	e01d      	b.n	80027fe <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a2f      	ldr	r2, [pc, #188]	; (8002890 <HAL_ADC_Start+0x158>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d004      	beq.n	80027e2 <HAL_ADC_Start+0xaa>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a2b      	ldr	r2, [pc, #172]	; (800288c <HAL_ADC_Start+0x154>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d10d      	bne.n	80027fe <HAL_ADC_Start+0xc6>
 80027e2:	4b2b      	ldr	r3, [pc, #172]	; (8002890 <HAL_ADC_Start+0x158>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d007      	beq.n	80027fe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027f6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002802:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d006      	beq.n	8002818 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800280e:	f023 0206 	bic.w	r2, r3, #6
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	62da      	str	r2, [r3, #44]	; 0x2c
 8002816:	e002      	b.n	800281e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f06f 0202 	mvn.w	r2, #2
 800282e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800283a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800283e:	d113      	bne.n	8002868 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002844:	4a11      	ldr	r2, [pc, #68]	; (800288c <HAL_ADC_Start+0x154>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d105      	bne.n	8002856 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800284a:	4b11      	ldr	r3, [pc, #68]	; (8002890 <HAL_ADC_Start+0x158>)
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002852:	2b00      	cmp	r3, #0
 8002854:	d108      	bne.n	8002868 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	689a      	ldr	r2, [r3, #8]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002864:	609a      	str	r2, [r3, #8]
 8002866:	e00c      	b.n	8002882 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	689a      	ldr	r2, [r3, #8]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002876:	609a      	str	r2, [r3, #8]
 8002878:	e003      	b.n	8002882 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002882:	7bfb      	ldrb	r3, [r7, #15]
}
 8002884:	4618      	mov	r0, r3
 8002886:	3710      	adds	r7, #16
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	40012800 	.word	0x40012800
 8002890:	40012400 	.word	0x40012400

08002894 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002894:	b590      	push	{r4, r7, lr}
 8002896:	b087      	sub	sp, #28
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800289e:	2300      	movs	r3, #0
 80028a0:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80028a6:	2300      	movs	r3, #0
 80028a8:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80028aa:	f7ff fe41 	bl	8002530 <HAL_GetTick>
 80028ae:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00b      	beq.n	80028d6 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c2:	f043 0220 	orr.w	r2, r3, #32
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e0c8      	b.n	8002a68 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d12a      	bne.n	800293a <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ea:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d123      	bne.n	800293a <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80028f2:	e01a      	b.n	800292a <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028fa:	d016      	beq.n	800292a <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d007      	beq.n	8002912 <HAL_ADC_PollForConversion+0x7e>
 8002902:	f7ff fe15 	bl	8002530 <HAL_GetTick>
 8002906:	4602      	mov	r2, r0
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	683a      	ldr	r2, [r7, #0]
 800290e:	429a      	cmp	r2, r3
 8002910:	d20b      	bcs.n	800292a <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002916:	f043 0204 	orr.w	r2, r3, #4
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e09e      	b.n	8002a68 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d0dd      	beq.n	80028f4 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002938:	e06c      	b.n	8002a14 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800293a:	4b4d      	ldr	r3, [pc, #308]	; (8002a70 <HAL_ADC_PollForConversion+0x1dc>)
 800293c:	681c      	ldr	r4, [r3, #0]
 800293e:	2002      	movs	r0, #2
 8002940:	f001 fb3a 	bl	8003fb8 <HAL_RCCEx_GetPeriphCLKFreq>
 8002944:	4603      	mov	r3, r0
 8002946:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	6919      	ldr	r1, [r3, #16]
 8002950:	4b48      	ldr	r3, [pc, #288]	; (8002a74 <HAL_ADC_PollForConversion+0x1e0>)
 8002952:	400b      	ands	r3, r1
 8002954:	2b00      	cmp	r3, #0
 8002956:	d118      	bne.n	800298a <HAL_ADC_PollForConversion+0xf6>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	68d9      	ldr	r1, [r3, #12]
 800295e:	4b46      	ldr	r3, [pc, #280]	; (8002a78 <HAL_ADC_PollForConversion+0x1e4>)
 8002960:	400b      	ands	r3, r1
 8002962:	2b00      	cmp	r3, #0
 8002964:	d111      	bne.n	800298a <HAL_ADC_PollForConversion+0xf6>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	6919      	ldr	r1, [r3, #16]
 800296c:	4b43      	ldr	r3, [pc, #268]	; (8002a7c <HAL_ADC_PollForConversion+0x1e8>)
 800296e:	400b      	ands	r3, r1
 8002970:	2b00      	cmp	r3, #0
 8002972:	d108      	bne.n	8002986 <HAL_ADC_PollForConversion+0xf2>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	68d9      	ldr	r1, [r3, #12]
 800297a:	4b41      	ldr	r3, [pc, #260]	; (8002a80 <HAL_ADC_PollForConversion+0x1ec>)
 800297c:	400b      	ands	r3, r1
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_ADC_PollForConversion+0xf2>
 8002982:	2314      	movs	r3, #20
 8002984:	e020      	b.n	80029c8 <HAL_ADC_PollForConversion+0x134>
 8002986:	2329      	movs	r3, #41	; 0x29
 8002988:	e01e      	b.n	80029c8 <HAL_ADC_PollForConversion+0x134>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	6919      	ldr	r1, [r3, #16]
 8002990:	4b3a      	ldr	r3, [pc, #232]	; (8002a7c <HAL_ADC_PollForConversion+0x1e8>)
 8002992:	400b      	ands	r3, r1
 8002994:	2b00      	cmp	r3, #0
 8002996:	d106      	bne.n	80029a6 <HAL_ADC_PollForConversion+0x112>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	68d9      	ldr	r1, [r3, #12]
 800299e:	4b38      	ldr	r3, [pc, #224]	; (8002a80 <HAL_ADC_PollForConversion+0x1ec>)
 80029a0:	400b      	ands	r3, r1
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d00d      	beq.n	80029c2 <HAL_ADC_PollForConversion+0x12e>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	6919      	ldr	r1, [r3, #16]
 80029ac:	4b35      	ldr	r3, [pc, #212]	; (8002a84 <HAL_ADC_PollForConversion+0x1f0>)
 80029ae:	400b      	ands	r3, r1
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d108      	bne.n	80029c6 <HAL_ADC_PollForConversion+0x132>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	68d9      	ldr	r1, [r3, #12]
 80029ba:	4b32      	ldr	r3, [pc, #200]	; (8002a84 <HAL_ADC_PollForConversion+0x1f0>)
 80029bc:	400b      	ands	r3, r1
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_ADC_PollForConversion+0x132>
 80029c2:	2354      	movs	r3, #84	; 0x54
 80029c4:	e000      	b.n	80029c8 <HAL_ADC_PollForConversion+0x134>
 80029c6:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80029c8:	fb02 f303 	mul.w	r3, r2, r3
 80029cc:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80029ce:	e01d      	b.n	8002a0c <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029d6:	d016      	beq.n	8002a06 <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d007      	beq.n	80029ee <HAL_ADC_PollForConversion+0x15a>
 80029de:	f7ff fda7 	bl	8002530 <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	683a      	ldr	r2, [r7, #0]
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d20b      	bcs.n	8002a06 <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f2:	f043 0204 	orr.w	r2, r3, #4
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e030      	b.n	8002a68 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	3301      	adds	r3, #1
 8002a0a:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d8dd      	bhi.n	80029d0 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f06f 0212 	mvn.w	r2, #18
 8002a1c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a22:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002a34:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002a38:	d115      	bne.n	8002a66 <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d111      	bne.n	8002a66 <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a52:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d105      	bne.n	8002a66 <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a5e:	f043 0201 	orr.w	r2, r3, #1
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	371c      	adds	r7, #28
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd90      	pop	{r4, r7, pc}
 8002a70:	20000004 	.word	0x20000004
 8002a74:	24924924 	.word	0x24924924
 8002a78:	00924924 	.word	0x00924924
 8002a7c:	12492492 	.word	0x12492492
 8002a80:	00492492 	.word	0x00492492
 8002a84:	00249249 	.word	0x00249249

08002a88 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr

08002aa0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d101      	bne.n	8002ac0 <HAL_ADC_ConfigChannel+0x20>
 8002abc:	2302      	movs	r3, #2
 8002abe:	e0dc      	b.n	8002c7a <HAL_ADC_ConfigChannel+0x1da>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	2b06      	cmp	r3, #6
 8002ace:	d81c      	bhi.n	8002b0a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	685a      	ldr	r2, [r3, #4]
 8002ada:	4613      	mov	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	4413      	add	r3, r2
 8002ae0:	3b05      	subs	r3, #5
 8002ae2:	221f      	movs	r2, #31
 8002ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae8:	43db      	mvns	r3, r3
 8002aea:	4019      	ands	r1, r3
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	6818      	ldr	r0, [r3, #0]
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685a      	ldr	r2, [r3, #4]
 8002af4:	4613      	mov	r3, r2
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	4413      	add	r3, r2
 8002afa:	3b05      	subs	r3, #5
 8002afc:	fa00 f203 	lsl.w	r2, r0, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	430a      	orrs	r2, r1
 8002b06:	635a      	str	r2, [r3, #52]	; 0x34
 8002b08:	e03c      	b.n	8002b84 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	2b0c      	cmp	r3, #12
 8002b10:	d81c      	bhi.n	8002b4c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685a      	ldr	r2, [r3, #4]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	4413      	add	r3, r2
 8002b22:	3b23      	subs	r3, #35	; 0x23
 8002b24:	221f      	movs	r2, #31
 8002b26:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2a:	43db      	mvns	r3, r3
 8002b2c:	4019      	ands	r1, r3
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	6818      	ldr	r0, [r3, #0]
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685a      	ldr	r2, [r3, #4]
 8002b36:	4613      	mov	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4413      	add	r3, r2
 8002b3c:	3b23      	subs	r3, #35	; 0x23
 8002b3e:	fa00 f203 	lsl.w	r2, r0, r3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	430a      	orrs	r2, r1
 8002b48:	631a      	str	r2, [r3, #48]	; 0x30
 8002b4a:	e01b      	b.n	8002b84 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685a      	ldr	r2, [r3, #4]
 8002b56:	4613      	mov	r3, r2
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	4413      	add	r3, r2
 8002b5c:	3b41      	subs	r3, #65	; 0x41
 8002b5e:	221f      	movs	r2, #31
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	43db      	mvns	r3, r3
 8002b66:	4019      	ands	r1, r3
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	6818      	ldr	r0, [r3, #0]
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685a      	ldr	r2, [r3, #4]
 8002b70:	4613      	mov	r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	4413      	add	r3, r2
 8002b76:	3b41      	subs	r3, #65	; 0x41
 8002b78:	fa00 f203 	lsl.w	r2, r0, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	430a      	orrs	r2, r1
 8002b82:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2b09      	cmp	r3, #9
 8002b8a:	d91c      	bls.n	8002bc6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	68d9      	ldr	r1, [r3, #12]
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	4613      	mov	r3, r2
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	4413      	add	r3, r2
 8002b9c:	3b1e      	subs	r3, #30
 8002b9e:	2207      	movs	r2, #7
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	4019      	ands	r1, r3
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	6898      	ldr	r0, [r3, #8]
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	4413      	add	r3, r2
 8002bb6:	3b1e      	subs	r3, #30
 8002bb8:	fa00 f203 	lsl.w	r2, r0, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	60da      	str	r2, [r3, #12]
 8002bc4:	e019      	b.n	8002bfa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	6919      	ldr	r1, [r3, #16]
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	4413      	add	r3, r2
 8002bd6:	2207      	movs	r2, #7
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	4019      	ands	r1, r3
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	6898      	ldr	r0, [r3, #8]
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	4613      	mov	r3, r2
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	4413      	add	r3, r2
 8002bee:	fa00 f203 	lsl.w	r2, r0, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2b10      	cmp	r3, #16
 8002c00:	d003      	beq.n	8002c0a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c06:	2b11      	cmp	r3, #17
 8002c08:	d132      	bne.n	8002c70 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a1d      	ldr	r2, [pc, #116]	; (8002c84 <HAL_ADC_ConfigChannel+0x1e4>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d125      	bne.n	8002c60 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d126      	bne.n	8002c70 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	689a      	ldr	r2, [r3, #8]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002c30:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2b10      	cmp	r3, #16
 8002c38:	d11a      	bne.n	8002c70 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c3a:	4b13      	ldr	r3, [pc, #76]	; (8002c88 <HAL_ADC_ConfigChannel+0x1e8>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a13      	ldr	r2, [pc, #76]	; (8002c8c <HAL_ADC_ConfigChannel+0x1ec>)
 8002c40:	fba2 2303 	umull	r2, r3, r2, r3
 8002c44:	0c9a      	lsrs	r2, r3, #18
 8002c46:	4613      	mov	r3, r2
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	4413      	add	r3, r2
 8002c4c:	005b      	lsls	r3, r3, #1
 8002c4e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c50:	e002      	b.n	8002c58 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	3b01      	subs	r3, #1
 8002c56:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1f9      	bne.n	8002c52 <HAL_ADC_ConfigChannel+0x1b2>
 8002c5e:	e007      	b.n	8002c70 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c64:	f043 0220 	orr.w	r2, r3, #32
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3714      	adds	r7, #20
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bc80      	pop	{r7}
 8002c82:	4770      	bx	lr
 8002c84:	40012400 	.word	0x40012400
 8002c88:	20000004 	.word	0x20000004
 8002c8c:	431bde83 	.word	0x431bde83

08002c90 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d039      	beq.n	8002d22 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f042 0201 	orr.w	r2, r2, #1
 8002cbc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002cbe:	4b1b      	ldr	r3, [pc, #108]	; (8002d2c <ADC_Enable+0x9c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a1b      	ldr	r2, [pc, #108]	; (8002d30 <ADC_Enable+0xa0>)
 8002cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc8:	0c9b      	lsrs	r3, r3, #18
 8002cca:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ccc:	e002      	b.n	8002cd4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d1f9      	bne.n	8002cce <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002cda:	f7ff fc29 	bl	8002530 <HAL_GetTick>
 8002cde:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002ce0:	e018      	b.n	8002d14 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ce2:	f7ff fc25 	bl	8002530 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d911      	bls.n	8002d14 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf4:	f043 0210 	orr.w	r2, r3, #16
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d00:	f043 0201 	orr.w	r2, r3, #1
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e007      	b.n	8002d24 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d1df      	bne.n	8002ce2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002d22:	2300      	movs	r3, #0
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3710      	adds	r7, #16
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	20000004 	.word	0x20000004
 8002d30:	431bde83 	.word	0x431bde83

08002d34 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d127      	bne.n	8002d9e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f022 0201 	bic.w	r2, r2, #1
 8002d5c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d5e:	f7ff fbe7 	bl	8002530 <HAL_GetTick>
 8002d62:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002d64:	e014      	b.n	8002d90 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d66:	f7ff fbe3 	bl	8002530 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d90d      	bls.n	8002d90 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d78:	f043 0210 	orr.w	r2, r3, #16
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d84:	f043 0201 	orr.w	r2, r3, #1
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e007      	b.n	8002da0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d0e3      	beq.n	8002d66 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3710      	adds	r7, #16
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f003 0307 	and.w	r3, r3, #7
 8002db6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002db8:	4b0c      	ldr	r3, [pc, #48]	; (8002dec <__NVIC_SetPriorityGrouping+0x44>)
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dbe:	68ba      	ldr	r2, [r7, #8]
 8002dc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002dd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dda:	4a04      	ldr	r2, [pc, #16]	; (8002dec <__NVIC_SetPriorityGrouping+0x44>)
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	60d3      	str	r3, [r2, #12]
}
 8002de0:	bf00      	nop
 8002de2:	3714      	adds	r7, #20
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bc80      	pop	{r7}
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop
 8002dec:	e000ed00 	.word	0xe000ed00

08002df0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002df4:	4b04      	ldr	r3, [pc, #16]	; (8002e08 <__NVIC_GetPriorityGrouping+0x18>)
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	0a1b      	lsrs	r3, r3, #8
 8002dfa:	f003 0307 	and.w	r3, r3, #7
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bc80      	pop	{r7}
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	e000ed00 	.word	0xe000ed00

08002e0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	4603      	mov	r3, r0
 8002e14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	db0b      	blt.n	8002e36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e1e:	79fb      	ldrb	r3, [r7, #7]
 8002e20:	f003 021f 	and.w	r2, r3, #31
 8002e24:	4906      	ldr	r1, [pc, #24]	; (8002e40 <__NVIC_EnableIRQ+0x34>)
 8002e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e2a:	095b      	lsrs	r3, r3, #5
 8002e2c:	2001      	movs	r0, #1
 8002e2e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e36:	bf00      	nop
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bc80      	pop	{r7}
 8002e3e:	4770      	bx	lr
 8002e40:	e000e100 	.word	0xe000e100

08002e44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	6039      	str	r1, [r7, #0]
 8002e4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	db0a      	blt.n	8002e6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	b2da      	uxtb	r2, r3
 8002e5c:	490c      	ldr	r1, [pc, #48]	; (8002e90 <__NVIC_SetPriority+0x4c>)
 8002e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e62:	0112      	lsls	r2, r2, #4
 8002e64:	b2d2      	uxtb	r2, r2
 8002e66:	440b      	add	r3, r1
 8002e68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e6c:	e00a      	b.n	8002e84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	b2da      	uxtb	r2, r3
 8002e72:	4908      	ldr	r1, [pc, #32]	; (8002e94 <__NVIC_SetPriority+0x50>)
 8002e74:	79fb      	ldrb	r3, [r7, #7]
 8002e76:	f003 030f 	and.w	r3, r3, #15
 8002e7a:	3b04      	subs	r3, #4
 8002e7c:	0112      	lsls	r2, r2, #4
 8002e7e:	b2d2      	uxtb	r2, r2
 8002e80:	440b      	add	r3, r1
 8002e82:	761a      	strb	r2, [r3, #24]
}
 8002e84:	bf00      	nop
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bc80      	pop	{r7}
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	e000e100 	.word	0xe000e100
 8002e94:	e000ed00 	.word	0xe000ed00

08002e98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b089      	sub	sp, #36	; 0x24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	60f8      	str	r0, [r7, #12]
 8002ea0:	60b9      	str	r1, [r7, #8]
 8002ea2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f003 0307 	and.w	r3, r3, #7
 8002eaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	f1c3 0307 	rsb	r3, r3, #7
 8002eb2:	2b04      	cmp	r3, #4
 8002eb4:	bf28      	it	cs
 8002eb6:	2304      	movcs	r3, #4
 8002eb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	3304      	adds	r3, #4
 8002ebe:	2b06      	cmp	r3, #6
 8002ec0:	d902      	bls.n	8002ec8 <NVIC_EncodePriority+0x30>
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	3b03      	subs	r3, #3
 8002ec6:	e000      	b.n	8002eca <NVIC_EncodePriority+0x32>
 8002ec8:	2300      	movs	r3, #0
 8002eca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ecc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed6:	43da      	mvns	r2, r3
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	401a      	ands	r2, r3
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ee0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eea:	43d9      	mvns	r1, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ef0:	4313      	orrs	r3, r2
         );
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3724      	adds	r7, #36	; 0x24
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bc80      	pop	{r7}
 8002efa:	4770      	bx	lr

08002efc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f0c:	d301      	bcc.n	8002f12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e00f      	b.n	8002f32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f12:	4a0a      	ldr	r2, [pc, #40]	; (8002f3c <SysTick_Config+0x40>)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	3b01      	subs	r3, #1
 8002f18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f1a:	210f      	movs	r1, #15
 8002f1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f20:	f7ff ff90 	bl	8002e44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f24:	4b05      	ldr	r3, [pc, #20]	; (8002f3c <SysTick_Config+0x40>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f2a:	4b04      	ldr	r3, [pc, #16]	; (8002f3c <SysTick_Config+0x40>)
 8002f2c:	2207      	movs	r2, #7
 8002f2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	e000e010 	.word	0xe000e010

08002f40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	f7ff ff2d 	bl	8002da8 <__NVIC_SetPriorityGrouping>
}
 8002f4e:	bf00      	nop
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}

08002f56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f56:	b580      	push	{r7, lr}
 8002f58:	b086      	sub	sp, #24
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	60b9      	str	r1, [r7, #8]
 8002f60:	607a      	str	r2, [r7, #4]
 8002f62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f64:	2300      	movs	r3, #0
 8002f66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f68:	f7ff ff42 	bl	8002df0 <__NVIC_GetPriorityGrouping>
 8002f6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	68b9      	ldr	r1, [r7, #8]
 8002f72:	6978      	ldr	r0, [r7, #20]
 8002f74:	f7ff ff90 	bl	8002e98 <NVIC_EncodePriority>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f7e:	4611      	mov	r1, r2
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff ff5f 	bl	8002e44 <__NVIC_SetPriority>
}
 8002f86:	bf00      	nop
 8002f88:	3718      	adds	r7, #24
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b082      	sub	sp, #8
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	4603      	mov	r3, r0
 8002f96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7ff ff35 	bl	8002e0c <__NVIC_EnableIRQ>
}
 8002fa2:	bf00      	nop
 8002fa4:	3708      	adds	r7, #8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b082      	sub	sp, #8
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f7ff ffa2 	bl	8002efc <SysTick_Config>
 8002fb8:	4603      	mov	r3, r0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
	...

08002fc4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d005      	beq.n	8002fe6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2204      	movs	r2, #4
 8002fde:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	73fb      	strb	r3, [r7, #15]
 8002fe4:	e051      	b.n	800308a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f022 020e 	bic.w	r2, r2, #14
 8002ff4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 0201 	bic.w	r2, r2, #1
 8003004:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a22      	ldr	r2, [pc, #136]	; (8003094 <HAL_DMA_Abort_IT+0xd0>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d029      	beq.n	8003064 <HAL_DMA_Abort_IT+0xa0>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a20      	ldr	r2, [pc, #128]	; (8003098 <HAL_DMA_Abort_IT+0xd4>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d022      	beq.n	8003060 <HAL_DMA_Abort_IT+0x9c>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a1f      	ldr	r2, [pc, #124]	; (800309c <HAL_DMA_Abort_IT+0xd8>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d01a      	beq.n	800305a <HAL_DMA_Abort_IT+0x96>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a1d      	ldr	r2, [pc, #116]	; (80030a0 <HAL_DMA_Abort_IT+0xdc>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d012      	beq.n	8003054 <HAL_DMA_Abort_IT+0x90>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a1c      	ldr	r2, [pc, #112]	; (80030a4 <HAL_DMA_Abort_IT+0xe0>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d00a      	beq.n	800304e <HAL_DMA_Abort_IT+0x8a>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a1a      	ldr	r2, [pc, #104]	; (80030a8 <HAL_DMA_Abort_IT+0xe4>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d102      	bne.n	8003048 <HAL_DMA_Abort_IT+0x84>
 8003042:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003046:	e00e      	b.n	8003066 <HAL_DMA_Abort_IT+0xa2>
 8003048:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800304c:	e00b      	b.n	8003066 <HAL_DMA_Abort_IT+0xa2>
 800304e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003052:	e008      	b.n	8003066 <HAL_DMA_Abort_IT+0xa2>
 8003054:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003058:	e005      	b.n	8003066 <HAL_DMA_Abort_IT+0xa2>
 800305a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800305e:	e002      	b.n	8003066 <HAL_DMA_Abort_IT+0xa2>
 8003060:	2310      	movs	r3, #16
 8003062:	e000      	b.n	8003066 <HAL_DMA_Abort_IT+0xa2>
 8003064:	2301      	movs	r3, #1
 8003066:	4a11      	ldr	r2, [pc, #68]	; (80030ac <HAL_DMA_Abort_IT+0xe8>)
 8003068:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2201      	movs	r2, #1
 800306e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800307e:	2b00      	cmp	r3, #0
 8003080:	d003      	beq.n	800308a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	4798      	blx	r3
    } 
  }
  return status;
 800308a:	7bfb      	ldrb	r3, [r7, #15]
}
 800308c:	4618      	mov	r0, r3
 800308e:	3710      	adds	r7, #16
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	40020008 	.word	0x40020008
 8003098:	4002001c 	.word	0x4002001c
 800309c:	40020030 	.word	0x40020030
 80030a0:	40020044 	.word	0x40020044
 80030a4:	40020058 	.word	0x40020058
 80030a8:	4002006c 	.word	0x4002006c
 80030ac:	40020000 	.word	0x40020000

080030b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b08b      	sub	sp, #44	; 0x2c
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80030ba:	2300      	movs	r3, #0
 80030bc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80030be:	2300      	movs	r3, #0
 80030c0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030c2:	e127      	b.n	8003314 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80030c4:	2201      	movs	r2, #1
 80030c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c8:	fa02 f303 	lsl.w	r3, r2, r3
 80030cc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	69fa      	ldr	r2, [r7, #28]
 80030d4:	4013      	ands	r3, r2
 80030d6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	429a      	cmp	r2, r3
 80030de:	f040 8116 	bne.w	800330e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	2b12      	cmp	r3, #18
 80030e8:	d034      	beq.n	8003154 <HAL_GPIO_Init+0xa4>
 80030ea:	2b12      	cmp	r3, #18
 80030ec:	d80d      	bhi.n	800310a <HAL_GPIO_Init+0x5a>
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d02b      	beq.n	800314a <HAL_GPIO_Init+0x9a>
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d804      	bhi.n	8003100 <HAL_GPIO_Init+0x50>
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d031      	beq.n	800315e <HAL_GPIO_Init+0xae>
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d01c      	beq.n	8003138 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80030fe:	e048      	b.n	8003192 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003100:	2b03      	cmp	r3, #3
 8003102:	d043      	beq.n	800318c <HAL_GPIO_Init+0xdc>
 8003104:	2b11      	cmp	r3, #17
 8003106:	d01b      	beq.n	8003140 <HAL_GPIO_Init+0x90>
          break;
 8003108:	e043      	b.n	8003192 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800310a:	4a89      	ldr	r2, [pc, #548]	; (8003330 <HAL_GPIO_Init+0x280>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d026      	beq.n	800315e <HAL_GPIO_Init+0xae>
 8003110:	4a87      	ldr	r2, [pc, #540]	; (8003330 <HAL_GPIO_Init+0x280>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d806      	bhi.n	8003124 <HAL_GPIO_Init+0x74>
 8003116:	4a87      	ldr	r2, [pc, #540]	; (8003334 <HAL_GPIO_Init+0x284>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d020      	beq.n	800315e <HAL_GPIO_Init+0xae>
 800311c:	4a86      	ldr	r2, [pc, #536]	; (8003338 <HAL_GPIO_Init+0x288>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d01d      	beq.n	800315e <HAL_GPIO_Init+0xae>
          break;
 8003122:	e036      	b.n	8003192 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003124:	4a85      	ldr	r2, [pc, #532]	; (800333c <HAL_GPIO_Init+0x28c>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d019      	beq.n	800315e <HAL_GPIO_Init+0xae>
 800312a:	4a85      	ldr	r2, [pc, #532]	; (8003340 <HAL_GPIO_Init+0x290>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d016      	beq.n	800315e <HAL_GPIO_Init+0xae>
 8003130:	4a84      	ldr	r2, [pc, #528]	; (8003344 <HAL_GPIO_Init+0x294>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d013      	beq.n	800315e <HAL_GPIO_Init+0xae>
          break;
 8003136:	e02c      	b.n	8003192 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	623b      	str	r3, [r7, #32]
          break;
 800313e:	e028      	b.n	8003192 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	3304      	adds	r3, #4
 8003146:	623b      	str	r3, [r7, #32]
          break;
 8003148:	e023      	b.n	8003192 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	3308      	adds	r3, #8
 8003150:	623b      	str	r3, [r7, #32]
          break;
 8003152:	e01e      	b.n	8003192 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	330c      	adds	r3, #12
 800315a:	623b      	str	r3, [r7, #32]
          break;
 800315c:	e019      	b.n	8003192 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d102      	bne.n	800316c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003166:	2304      	movs	r3, #4
 8003168:	623b      	str	r3, [r7, #32]
          break;
 800316a:	e012      	b.n	8003192 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d105      	bne.n	8003180 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003174:	2308      	movs	r3, #8
 8003176:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	69fa      	ldr	r2, [r7, #28]
 800317c:	611a      	str	r2, [r3, #16]
          break;
 800317e:	e008      	b.n	8003192 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003180:	2308      	movs	r3, #8
 8003182:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	69fa      	ldr	r2, [r7, #28]
 8003188:	615a      	str	r2, [r3, #20]
          break;
 800318a:	e002      	b.n	8003192 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800318c:	2300      	movs	r3, #0
 800318e:	623b      	str	r3, [r7, #32]
          break;
 8003190:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	2bff      	cmp	r3, #255	; 0xff
 8003196:	d801      	bhi.n	800319c <HAL_GPIO_Init+0xec>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	e001      	b.n	80031a0 <HAL_GPIO_Init+0xf0>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	3304      	adds	r3, #4
 80031a0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	2bff      	cmp	r3, #255	; 0xff
 80031a6:	d802      	bhi.n	80031ae <HAL_GPIO_Init+0xfe>
 80031a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	e002      	b.n	80031b4 <HAL_GPIO_Init+0x104>
 80031ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b0:	3b08      	subs	r3, #8
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	210f      	movs	r1, #15
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	fa01 f303 	lsl.w	r3, r1, r3
 80031c2:	43db      	mvns	r3, r3
 80031c4:	401a      	ands	r2, r3
 80031c6:	6a39      	ldr	r1, [r7, #32]
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	fa01 f303 	lsl.w	r3, r1, r3
 80031ce:	431a      	orrs	r2, r3
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f000 8096 	beq.w	800330e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80031e2:	4b59      	ldr	r3, [pc, #356]	; (8003348 <HAL_GPIO_Init+0x298>)
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	4a58      	ldr	r2, [pc, #352]	; (8003348 <HAL_GPIO_Init+0x298>)
 80031e8:	f043 0301 	orr.w	r3, r3, #1
 80031ec:	6193      	str	r3, [r2, #24]
 80031ee:	4b56      	ldr	r3, [pc, #344]	; (8003348 <HAL_GPIO_Init+0x298>)
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	60bb      	str	r3, [r7, #8]
 80031f8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80031fa:	4a54      	ldr	r2, [pc, #336]	; (800334c <HAL_GPIO_Init+0x29c>)
 80031fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fe:	089b      	lsrs	r3, r3, #2
 8003200:	3302      	adds	r3, #2
 8003202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003206:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320a:	f003 0303 	and.w	r3, r3, #3
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	220f      	movs	r2, #15
 8003212:	fa02 f303 	lsl.w	r3, r2, r3
 8003216:	43db      	mvns	r3, r3
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	4013      	ands	r3, r2
 800321c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a4b      	ldr	r2, [pc, #300]	; (8003350 <HAL_GPIO_Init+0x2a0>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d013      	beq.n	800324e <HAL_GPIO_Init+0x19e>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a4a      	ldr	r2, [pc, #296]	; (8003354 <HAL_GPIO_Init+0x2a4>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d00d      	beq.n	800324a <HAL_GPIO_Init+0x19a>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a49      	ldr	r2, [pc, #292]	; (8003358 <HAL_GPIO_Init+0x2a8>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d007      	beq.n	8003246 <HAL_GPIO_Init+0x196>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a48      	ldr	r2, [pc, #288]	; (800335c <HAL_GPIO_Init+0x2ac>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d101      	bne.n	8003242 <HAL_GPIO_Init+0x192>
 800323e:	2303      	movs	r3, #3
 8003240:	e006      	b.n	8003250 <HAL_GPIO_Init+0x1a0>
 8003242:	2304      	movs	r3, #4
 8003244:	e004      	b.n	8003250 <HAL_GPIO_Init+0x1a0>
 8003246:	2302      	movs	r3, #2
 8003248:	e002      	b.n	8003250 <HAL_GPIO_Init+0x1a0>
 800324a:	2301      	movs	r3, #1
 800324c:	e000      	b.n	8003250 <HAL_GPIO_Init+0x1a0>
 800324e:	2300      	movs	r3, #0
 8003250:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003252:	f002 0203 	and.w	r2, r2, #3
 8003256:	0092      	lsls	r2, r2, #2
 8003258:	4093      	lsls	r3, r2
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	4313      	orrs	r3, r2
 800325e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003260:	493a      	ldr	r1, [pc, #232]	; (800334c <HAL_GPIO_Init+0x29c>)
 8003262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003264:	089b      	lsrs	r3, r3, #2
 8003266:	3302      	adds	r3, #2
 8003268:	68fa      	ldr	r2, [r7, #12]
 800326a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d006      	beq.n	8003288 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800327a:	4b39      	ldr	r3, [pc, #228]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	4938      	ldr	r1, [pc, #224]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	4313      	orrs	r3, r2
 8003284:	600b      	str	r3, [r1, #0]
 8003286:	e006      	b.n	8003296 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003288:	4b35      	ldr	r3, [pc, #212]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	43db      	mvns	r3, r3
 8003290:	4933      	ldr	r1, [pc, #204]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 8003292:	4013      	ands	r3, r2
 8003294:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d006      	beq.n	80032b0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80032a2:	4b2f      	ldr	r3, [pc, #188]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032a4:	685a      	ldr	r2, [r3, #4]
 80032a6:	492e      	ldr	r1, [pc, #184]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	4313      	orrs	r3, r2
 80032ac:	604b      	str	r3, [r1, #4]
 80032ae:	e006      	b.n	80032be <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80032b0:	4b2b      	ldr	r3, [pc, #172]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032b2:	685a      	ldr	r2, [r3, #4]
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	43db      	mvns	r3, r3
 80032b8:	4929      	ldr	r1, [pc, #164]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032ba:	4013      	ands	r3, r2
 80032bc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d006      	beq.n	80032d8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80032ca:	4b25      	ldr	r3, [pc, #148]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032cc:	689a      	ldr	r2, [r3, #8]
 80032ce:	4924      	ldr	r1, [pc, #144]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	608b      	str	r3, [r1, #8]
 80032d6:	e006      	b.n	80032e6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80032d8:	4b21      	ldr	r3, [pc, #132]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	69bb      	ldr	r3, [r7, #24]
 80032de:	43db      	mvns	r3, r3
 80032e0:	491f      	ldr	r1, [pc, #124]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032e2:	4013      	ands	r3, r2
 80032e4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d006      	beq.n	8003300 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80032f2:	4b1b      	ldr	r3, [pc, #108]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	491a      	ldr	r1, [pc, #104]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	60cb      	str	r3, [r1, #12]
 80032fe:	e006      	b.n	800330e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003300:	4b17      	ldr	r3, [pc, #92]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 8003302:	68da      	ldr	r2, [r3, #12]
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	43db      	mvns	r3, r3
 8003308:	4915      	ldr	r1, [pc, #84]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 800330a:	4013      	ands	r3, r2
 800330c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800330e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003310:	3301      	adds	r3, #1
 8003312:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800331a:	fa22 f303 	lsr.w	r3, r2, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	f47f aed0 	bne.w	80030c4 <HAL_GPIO_Init+0x14>
  }
}
 8003324:	bf00      	nop
 8003326:	372c      	adds	r7, #44	; 0x2c
 8003328:	46bd      	mov	sp, r7
 800332a:	bc80      	pop	{r7}
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	10210000 	.word	0x10210000
 8003334:	10110000 	.word	0x10110000
 8003338:	10120000 	.word	0x10120000
 800333c:	10310000 	.word	0x10310000
 8003340:	10320000 	.word	0x10320000
 8003344:	10220000 	.word	0x10220000
 8003348:	40021000 	.word	0x40021000
 800334c:	40010000 	.word	0x40010000
 8003350:	40010800 	.word	0x40010800
 8003354:	40010c00 	.word	0x40010c00
 8003358:	40011000 	.word	0x40011000
 800335c:	40011400 	.word	0x40011400
 8003360:	40010400 	.word	0x40010400

08003364 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	460b      	mov	r3, r1
 800336e:	807b      	strh	r3, [r7, #2]
 8003370:	4613      	mov	r3, r2
 8003372:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003374:	787b      	ldrb	r3, [r7, #1]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d003      	beq.n	8003382 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800337a:	887a      	ldrh	r2, [r7, #2]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003380:	e003      	b.n	800338a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003382:	887b      	ldrh	r3, [r7, #2]
 8003384:	041a      	lsls	r2, r3, #16
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	611a      	str	r2, [r3, #16]
}
 800338a:	bf00      	nop
 800338c:	370c      	adds	r7, #12
 800338e:	46bd      	mov	sp, r7
 8003390:	bc80      	pop	{r7}
 8003392:	4770      	bx	lr

08003394 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	460b      	mov	r3, r1
 800339e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	68da      	ldr	r2, [r3, #12]
 80033a4:	887b      	ldrh	r3, [r7, #2]
 80033a6:	4013      	ands	r3, r2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d003      	beq.n	80033b4 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80033ac:	887a      	ldrh	r2, [r7, #2]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80033b2:	e002      	b.n	80033ba <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80033b4:	887a      	ldrh	r2, [r7, #2]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	611a      	str	r2, [r3, #16]
}
 80033ba:	bf00      	nop
 80033bc:	370c      	adds	r7, #12
 80033be:	46bd      	mov	sp, r7
 80033c0:	bc80      	pop	{r7}
 80033c2:	4770      	bx	lr

080033c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d101      	bne.n	80033d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e10f      	b.n	80035f6 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d106      	bne.n	80033f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f7fe fdf0 	bl	8001fd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2224      	movs	r2, #36	; 0x24
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f022 0201 	bic.w	r2, r2, #1
 8003406:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003408:	f000 fcda 	bl	8003dc0 <HAL_RCC_GetPCLK1Freq>
 800340c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	4a7b      	ldr	r2, [pc, #492]	; (8003600 <HAL_I2C_Init+0x23c>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d807      	bhi.n	8003428 <HAL_I2C_Init+0x64>
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	4a7a      	ldr	r2, [pc, #488]	; (8003604 <HAL_I2C_Init+0x240>)
 800341c:	4293      	cmp	r3, r2
 800341e:	bf94      	ite	ls
 8003420:	2301      	movls	r3, #1
 8003422:	2300      	movhi	r3, #0
 8003424:	b2db      	uxtb	r3, r3
 8003426:	e006      	b.n	8003436 <HAL_I2C_Init+0x72>
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	4a77      	ldr	r2, [pc, #476]	; (8003608 <HAL_I2C_Init+0x244>)
 800342c:	4293      	cmp	r3, r2
 800342e:	bf94      	ite	ls
 8003430:	2301      	movls	r3, #1
 8003432:	2300      	movhi	r3, #0
 8003434:	b2db      	uxtb	r3, r3
 8003436:	2b00      	cmp	r3, #0
 8003438:	d001      	beq.n	800343e <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e0db      	b.n	80035f6 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	4a72      	ldr	r2, [pc, #456]	; (800360c <HAL_I2C_Init+0x248>)
 8003442:	fba2 2303 	umull	r2, r3, r2, r3
 8003446:	0c9b      	lsrs	r3, r3, #18
 8003448:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	68ba      	ldr	r2, [r7, #8]
 800345a:	430a      	orrs	r2, r1
 800345c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	6a1b      	ldr	r3, [r3, #32]
 8003464:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	4a64      	ldr	r2, [pc, #400]	; (8003600 <HAL_I2C_Init+0x23c>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d802      	bhi.n	8003478 <HAL_I2C_Init+0xb4>
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	3301      	adds	r3, #1
 8003476:	e009      	b.n	800348c <HAL_I2C_Init+0xc8>
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800347e:	fb02 f303 	mul.w	r3, r2, r3
 8003482:	4a63      	ldr	r2, [pc, #396]	; (8003610 <HAL_I2C_Init+0x24c>)
 8003484:	fba2 2303 	umull	r2, r3, r2, r3
 8003488:	099b      	lsrs	r3, r3, #6
 800348a:	3301      	adds	r3, #1
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	6812      	ldr	r2, [r2, #0]
 8003490:	430b      	orrs	r3, r1
 8003492:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	69db      	ldr	r3, [r3, #28]
 800349a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800349e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	4956      	ldr	r1, [pc, #344]	; (8003600 <HAL_I2C_Init+0x23c>)
 80034a8:	428b      	cmp	r3, r1
 80034aa:	d80d      	bhi.n	80034c8 <HAL_I2C_Init+0x104>
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	1e59      	subs	r1, r3, #1
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	005b      	lsls	r3, r3, #1
 80034b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80034ba:	3301      	adds	r3, #1
 80034bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034c0:	2b04      	cmp	r3, #4
 80034c2:	bf38      	it	cc
 80034c4:	2304      	movcc	r3, #4
 80034c6:	e04f      	b.n	8003568 <HAL_I2C_Init+0x1a4>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d111      	bne.n	80034f4 <HAL_I2C_Init+0x130>
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	1e58      	subs	r0, r3, #1
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6859      	ldr	r1, [r3, #4]
 80034d8:	460b      	mov	r3, r1
 80034da:	005b      	lsls	r3, r3, #1
 80034dc:	440b      	add	r3, r1
 80034de:	fbb0 f3f3 	udiv	r3, r0, r3
 80034e2:	3301      	adds	r3, #1
 80034e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	bf0c      	ite	eq
 80034ec:	2301      	moveq	r3, #1
 80034ee:	2300      	movne	r3, #0
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	e012      	b.n	800351a <HAL_I2C_Init+0x156>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	1e58      	subs	r0, r3, #1
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6859      	ldr	r1, [r3, #4]
 80034fc:	460b      	mov	r3, r1
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	440b      	add	r3, r1
 8003502:	0099      	lsls	r1, r3, #2
 8003504:	440b      	add	r3, r1
 8003506:	fbb0 f3f3 	udiv	r3, r0, r3
 800350a:	3301      	adds	r3, #1
 800350c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003510:	2b00      	cmp	r3, #0
 8003512:	bf0c      	ite	eq
 8003514:	2301      	moveq	r3, #1
 8003516:	2300      	movne	r3, #0
 8003518:	b2db      	uxtb	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <HAL_I2C_Init+0x15e>
 800351e:	2301      	movs	r3, #1
 8003520:	e022      	b.n	8003568 <HAL_I2C_Init+0x1a4>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10e      	bne.n	8003548 <HAL_I2C_Init+0x184>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	1e58      	subs	r0, r3, #1
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6859      	ldr	r1, [r3, #4]
 8003532:	460b      	mov	r3, r1
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	440b      	add	r3, r1
 8003538:	fbb0 f3f3 	udiv	r3, r0, r3
 800353c:	3301      	adds	r3, #1
 800353e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003542:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003546:	e00f      	b.n	8003568 <HAL_I2C_Init+0x1a4>
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	1e58      	subs	r0, r3, #1
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6859      	ldr	r1, [r3, #4]
 8003550:	460b      	mov	r3, r1
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	440b      	add	r3, r1
 8003556:	0099      	lsls	r1, r3, #2
 8003558:	440b      	add	r3, r1
 800355a:	fbb0 f3f3 	udiv	r3, r0, r3
 800355e:	3301      	adds	r3, #1
 8003560:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003564:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003568:	6879      	ldr	r1, [r7, #4]
 800356a:	6809      	ldr	r1, [r1, #0]
 800356c:	4313      	orrs	r3, r2
 800356e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	69da      	ldr	r2, [r3, #28]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	431a      	orrs	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	430a      	orrs	r2, r1
 800358a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003596:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	6911      	ldr	r1, [r2, #16]
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	68d2      	ldr	r2, [r2, #12]
 80035a2:	4311      	orrs	r1, r2
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	6812      	ldr	r2, [r2, #0]
 80035a8:	430b      	orrs	r3, r1
 80035aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	695a      	ldr	r2, [r3, #20]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	431a      	orrs	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	430a      	orrs	r2, r1
 80035c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f042 0201 	orr.w	r2, r2, #1
 80035d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2220      	movs	r2, #32
 80035e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	000186a0 	.word	0x000186a0
 8003604:	001e847f 	.word	0x001e847f
 8003608:	003d08ff 	.word	0x003d08ff
 800360c:	431bde83 	.word	0x431bde83
 8003610:	10624dd3 	.word	0x10624dd3

08003614 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e26c      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	2b00      	cmp	r3, #0
 8003630:	f000 8087 	beq.w	8003742 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003634:	4b92      	ldr	r3, [pc, #584]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f003 030c 	and.w	r3, r3, #12
 800363c:	2b04      	cmp	r3, #4
 800363e:	d00c      	beq.n	800365a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003640:	4b8f      	ldr	r3, [pc, #572]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f003 030c 	and.w	r3, r3, #12
 8003648:	2b08      	cmp	r3, #8
 800364a:	d112      	bne.n	8003672 <HAL_RCC_OscConfig+0x5e>
 800364c:	4b8c      	ldr	r3, [pc, #560]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003654:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003658:	d10b      	bne.n	8003672 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800365a:	4b89      	ldr	r3, [pc, #548]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d06c      	beq.n	8003740 <HAL_RCC_OscConfig+0x12c>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d168      	bne.n	8003740 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e246      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800367a:	d106      	bne.n	800368a <HAL_RCC_OscConfig+0x76>
 800367c:	4b80      	ldr	r3, [pc, #512]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a7f      	ldr	r2, [pc, #508]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 8003682:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003686:	6013      	str	r3, [r2, #0]
 8003688:	e02e      	b.n	80036e8 <HAL_RCC_OscConfig+0xd4>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d10c      	bne.n	80036ac <HAL_RCC_OscConfig+0x98>
 8003692:	4b7b      	ldr	r3, [pc, #492]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a7a      	ldr	r2, [pc, #488]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 8003698:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800369c:	6013      	str	r3, [r2, #0]
 800369e:	4b78      	ldr	r3, [pc, #480]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a77      	ldr	r2, [pc, #476]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 80036a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036a8:	6013      	str	r3, [r2, #0]
 80036aa:	e01d      	b.n	80036e8 <HAL_RCC_OscConfig+0xd4>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036b4:	d10c      	bne.n	80036d0 <HAL_RCC_OscConfig+0xbc>
 80036b6:	4b72      	ldr	r3, [pc, #456]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a71      	ldr	r2, [pc, #452]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 80036bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036c0:	6013      	str	r3, [r2, #0]
 80036c2:	4b6f      	ldr	r3, [pc, #444]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a6e      	ldr	r2, [pc, #440]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 80036c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036cc:	6013      	str	r3, [r2, #0]
 80036ce:	e00b      	b.n	80036e8 <HAL_RCC_OscConfig+0xd4>
 80036d0:	4b6b      	ldr	r3, [pc, #428]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a6a      	ldr	r2, [pc, #424]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 80036d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036da:	6013      	str	r3, [r2, #0]
 80036dc:	4b68      	ldr	r3, [pc, #416]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a67      	ldr	r2, [pc, #412]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 80036e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d013      	beq.n	8003718 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f0:	f7fe ff1e 	bl	8002530 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036f8:	f7fe ff1a 	bl	8002530 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b64      	cmp	r3, #100	; 0x64
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e1fa      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800370a:	4b5d      	ldr	r3, [pc, #372]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0f0      	beq.n	80036f8 <HAL_RCC_OscConfig+0xe4>
 8003716:	e014      	b.n	8003742 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003718:	f7fe ff0a 	bl	8002530 <HAL_GetTick>
 800371c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800371e:	e008      	b.n	8003732 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003720:	f7fe ff06 	bl	8002530 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	2b64      	cmp	r3, #100	; 0x64
 800372c:	d901      	bls.n	8003732 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e1e6      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003732:	4b53      	ldr	r3, [pc, #332]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1f0      	bne.n	8003720 <HAL_RCC_OscConfig+0x10c>
 800373e:	e000      	b.n	8003742 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003740:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d063      	beq.n	8003816 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800374e:	4b4c      	ldr	r3, [pc, #304]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f003 030c 	and.w	r3, r3, #12
 8003756:	2b00      	cmp	r3, #0
 8003758:	d00b      	beq.n	8003772 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800375a:	4b49      	ldr	r3, [pc, #292]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f003 030c 	and.w	r3, r3, #12
 8003762:	2b08      	cmp	r3, #8
 8003764:	d11c      	bne.n	80037a0 <HAL_RCC_OscConfig+0x18c>
 8003766:	4b46      	ldr	r3, [pc, #280]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d116      	bne.n	80037a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003772:	4b43      	ldr	r3, [pc, #268]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d005      	beq.n	800378a <HAL_RCC_OscConfig+0x176>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	2b01      	cmp	r3, #1
 8003784:	d001      	beq.n	800378a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e1ba      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800378a:	4b3d      	ldr	r3, [pc, #244]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	695b      	ldr	r3, [r3, #20]
 8003796:	00db      	lsls	r3, r3, #3
 8003798:	4939      	ldr	r1, [pc, #228]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 800379a:	4313      	orrs	r3, r2
 800379c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800379e:	e03a      	b.n	8003816 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	691b      	ldr	r3, [r3, #16]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d020      	beq.n	80037ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037a8:	4b36      	ldr	r3, [pc, #216]	; (8003884 <HAL_RCC_OscConfig+0x270>)
 80037aa:	2201      	movs	r2, #1
 80037ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ae:	f7fe febf 	bl	8002530 <HAL_GetTick>
 80037b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037b4:	e008      	b.n	80037c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037b6:	f7fe febb 	bl	8002530 <HAL_GetTick>
 80037ba:	4602      	mov	r2, r0
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	1ad3      	subs	r3, r2, r3
 80037c0:	2b02      	cmp	r3, #2
 80037c2:	d901      	bls.n	80037c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80037c4:	2303      	movs	r3, #3
 80037c6:	e19b      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037c8:	4b2d      	ldr	r3, [pc, #180]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0302 	and.w	r3, r3, #2
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d0f0      	beq.n	80037b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037d4:	4b2a      	ldr	r3, [pc, #168]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	695b      	ldr	r3, [r3, #20]
 80037e0:	00db      	lsls	r3, r3, #3
 80037e2:	4927      	ldr	r1, [pc, #156]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	600b      	str	r3, [r1, #0]
 80037e8:	e015      	b.n	8003816 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037ea:	4b26      	ldr	r3, [pc, #152]	; (8003884 <HAL_RCC_OscConfig+0x270>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037f0:	f7fe fe9e 	bl	8002530 <HAL_GetTick>
 80037f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037f6:	e008      	b.n	800380a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037f8:	f7fe fe9a 	bl	8002530 <HAL_GetTick>
 80037fc:	4602      	mov	r2, r0
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	2b02      	cmp	r3, #2
 8003804:	d901      	bls.n	800380a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e17a      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800380a:	4b1d      	ldr	r3, [pc, #116]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d1f0      	bne.n	80037f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0308 	and.w	r3, r3, #8
 800381e:	2b00      	cmp	r3, #0
 8003820:	d03a      	beq.n	8003898 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	699b      	ldr	r3, [r3, #24]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d019      	beq.n	800385e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800382a:	4b17      	ldr	r3, [pc, #92]	; (8003888 <HAL_RCC_OscConfig+0x274>)
 800382c:	2201      	movs	r2, #1
 800382e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003830:	f7fe fe7e 	bl	8002530 <HAL_GetTick>
 8003834:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003836:	e008      	b.n	800384a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003838:	f7fe fe7a 	bl	8002530 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	2b02      	cmp	r3, #2
 8003844:	d901      	bls.n	800384a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e15a      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800384a:	4b0d      	ldr	r3, [pc, #52]	; (8003880 <HAL_RCC_OscConfig+0x26c>)
 800384c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d0f0      	beq.n	8003838 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003856:	2001      	movs	r0, #1
 8003858:	f000 fada 	bl	8003e10 <RCC_Delay>
 800385c:	e01c      	b.n	8003898 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800385e:	4b0a      	ldr	r3, [pc, #40]	; (8003888 <HAL_RCC_OscConfig+0x274>)
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003864:	f7fe fe64 	bl	8002530 <HAL_GetTick>
 8003868:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800386a:	e00f      	b.n	800388c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800386c:	f7fe fe60 	bl	8002530 <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	2b02      	cmp	r3, #2
 8003878:	d908      	bls.n	800388c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e140      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
 800387e:	bf00      	nop
 8003880:	40021000 	.word	0x40021000
 8003884:	42420000 	.word	0x42420000
 8003888:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800388c:	4b9e      	ldr	r3, [pc, #632]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 800388e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003890:	f003 0302 	and.w	r3, r3, #2
 8003894:	2b00      	cmp	r3, #0
 8003896:	d1e9      	bne.n	800386c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0304 	and.w	r3, r3, #4
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	f000 80a6 	beq.w	80039f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038a6:	2300      	movs	r3, #0
 80038a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038aa:	4b97      	ldr	r3, [pc, #604]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 80038ac:	69db      	ldr	r3, [r3, #28]
 80038ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d10d      	bne.n	80038d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038b6:	4b94      	ldr	r3, [pc, #592]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 80038b8:	69db      	ldr	r3, [r3, #28]
 80038ba:	4a93      	ldr	r2, [pc, #588]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 80038bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038c0:	61d3      	str	r3, [r2, #28]
 80038c2:	4b91      	ldr	r3, [pc, #580]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 80038c4:	69db      	ldr	r3, [r3, #28]
 80038c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ca:	60bb      	str	r3, [r7, #8]
 80038cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038ce:	2301      	movs	r3, #1
 80038d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038d2:	4b8e      	ldr	r3, [pc, #568]	; (8003b0c <HAL_RCC_OscConfig+0x4f8>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d118      	bne.n	8003910 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038de:	4b8b      	ldr	r3, [pc, #556]	; (8003b0c <HAL_RCC_OscConfig+0x4f8>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a8a      	ldr	r2, [pc, #552]	; (8003b0c <HAL_RCC_OscConfig+0x4f8>)
 80038e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038ea:	f7fe fe21 	bl	8002530 <HAL_GetTick>
 80038ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038f0:	e008      	b.n	8003904 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038f2:	f7fe fe1d 	bl	8002530 <HAL_GetTick>
 80038f6:	4602      	mov	r2, r0
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b64      	cmp	r3, #100	; 0x64
 80038fe:	d901      	bls.n	8003904 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e0fd      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003904:	4b81      	ldr	r3, [pc, #516]	; (8003b0c <HAL_RCC_OscConfig+0x4f8>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800390c:	2b00      	cmp	r3, #0
 800390e:	d0f0      	beq.n	80038f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	2b01      	cmp	r3, #1
 8003916:	d106      	bne.n	8003926 <HAL_RCC_OscConfig+0x312>
 8003918:	4b7b      	ldr	r3, [pc, #492]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 800391a:	6a1b      	ldr	r3, [r3, #32]
 800391c:	4a7a      	ldr	r2, [pc, #488]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 800391e:	f043 0301 	orr.w	r3, r3, #1
 8003922:	6213      	str	r3, [r2, #32]
 8003924:	e02d      	b.n	8003982 <HAL_RCC_OscConfig+0x36e>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10c      	bne.n	8003948 <HAL_RCC_OscConfig+0x334>
 800392e:	4b76      	ldr	r3, [pc, #472]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	4a75      	ldr	r2, [pc, #468]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003934:	f023 0301 	bic.w	r3, r3, #1
 8003938:	6213      	str	r3, [r2, #32]
 800393a:	4b73      	ldr	r3, [pc, #460]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 800393c:	6a1b      	ldr	r3, [r3, #32]
 800393e:	4a72      	ldr	r2, [pc, #456]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003940:	f023 0304 	bic.w	r3, r3, #4
 8003944:	6213      	str	r3, [r2, #32]
 8003946:	e01c      	b.n	8003982 <HAL_RCC_OscConfig+0x36e>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	2b05      	cmp	r3, #5
 800394e:	d10c      	bne.n	800396a <HAL_RCC_OscConfig+0x356>
 8003950:	4b6d      	ldr	r3, [pc, #436]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003952:	6a1b      	ldr	r3, [r3, #32]
 8003954:	4a6c      	ldr	r2, [pc, #432]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003956:	f043 0304 	orr.w	r3, r3, #4
 800395a:	6213      	str	r3, [r2, #32]
 800395c:	4b6a      	ldr	r3, [pc, #424]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 800395e:	6a1b      	ldr	r3, [r3, #32]
 8003960:	4a69      	ldr	r2, [pc, #420]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003962:	f043 0301 	orr.w	r3, r3, #1
 8003966:	6213      	str	r3, [r2, #32]
 8003968:	e00b      	b.n	8003982 <HAL_RCC_OscConfig+0x36e>
 800396a:	4b67      	ldr	r3, [pc, #412]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 800396c:	6a1b      	ldr	r3, [r3, #32]
 800396e:	4a66      	ldr	r2, [pc, #408]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003970:	f023 0301 	bic.w	r3, r3, #1
 8003974:	6213      	str	r3, [r2, #32]
 8003976:	4b64      	ldr	r3, [pc, #400]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003978:	6a1b      	ldr	r3, [r3, #32]
 800397a:	4a63      	ldr	r2, [pc, #396]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 800397c:	f023 0304 	bic.w	r3, r3, #4
 8003980:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d015      	beq.n	80039b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800398a:	f7fe fdd1 	bl	8002530 <HAL_GetTick>
 800398e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003990:	e00a      	b.n	80039a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003992:	f7fe fdcd 	bl	8002530 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	f241 3288 	movw	r2, #5000	; 0x1388
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d901      	bls.n	80039a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e0ab      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039a8:	4b57      	ldr	r3, [pc, #348]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 80039aa:	6a1b      	ldr	r3, [r3, #32]
 80039ac:	f003 0302 	and.w	r3, r3, #2
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d0ee      	beq.n	8003992 <HAL_RCC_OscConfig+0x37e>
 80039b4:	e014      	b.n	80039e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039b6:	f7fe fdbb 	bl	8002530 <HAL_GetTick>
 80039ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039bc:	e00a      	b.n	80039d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039be:	f7fe fdb7 	bl	8002530 <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d901      	bls.n	80039d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e095      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039d4:	4b4c      	ldr	r3, [pc, #304]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 80039d6:	6a1b      	ldr	r3, [r3, #32]
 80039d8:	f003 0302 	and.w	r3, r3, #2
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d1ee      	bne.n	80039be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80039e0:	7dfb      	ldrb	r3, [r7, #23]
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d105      	bne.n	80039f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039e6:	4b48      	ldr	r3, [pc, #288]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 80039e8:	69db      	ldr	r3, [r3, #28]
 80039ea:	4a47      	ldr	r2, [pc, #284]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 80039ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	69db      	ldr	r3, [r3, #28]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	f000 8081 	beq.w	8003afe <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039fc:	4b42      	ldr	r3, [pc, #264]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f003 030c 	and.w	r3, r3, #12
 8003a04:	2b08      	cmp	r3, #8
 8003a06:	d061      	beq.n	8003acc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	69db      	ldr	r3, [r3, #28]
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d146      	bne.n	8003a9e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a10:	4b3f      	ldr	r3, [pc, #252]	; (8003b10 <HAL_RCC_OscConfig+0x4fc>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a16:	f7fe fd8b 	bl	8002530 <HAL_GetTick>
 8003a1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a1c:	e008      	b.n	8003a30 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a1e:	f7fe fd87 	bl	8002530 <HAL_GetTick>
 8003a22:	4602      	mov	r2, r0
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	1ad3      	subs	r3, r2, r3
 8003a28:	2b02      	cmp	r3, #2
 8003a2a:	d901      	bls.n	8003a30 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	e067      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a30:	4b35      	ldr	r3, [pc, #212]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d1f0      	bne.n	8003a1e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6a1b      	ldr	r3, [r3, #32]
 8003a40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a44:	d108      	bne.n	8003a58 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a46:	4b30      	ldr	r3, [pc, #192]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	492d      	ldr	r1, [pc, #180]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003a54:	4313      	orrs	r3, r2
 8003a56:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a58:	4b2b      	ldr	r3, [pc, #172]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a19      	ldr	r1, [r3, #32]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a68:	430b      	orrs	r3, r1
 8003a6a:	4927      	ldr	r1, [pc, #156]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a70:	4b27      	ldr	r3, [pc, #156]	; (8003b10 <HAL_RCC_OscConfig+0x4fc>)
 8003a72:	2201      	movs	r2, #1
 8003a74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a76:	f7fe fd5b 	bl	8002530 <HAL_GetTick>
 8003a7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a7c:	e008      	b.n	8003a90 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a7e:	f7fe fd57 	bl	8002530 <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e037      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a90:	4b1d      	ldr	r3, [pc, #116]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d0f0      	beq.n	8003a7e <HAL_RCC_OscConfig+0x46a>
 8003a9c:	e02f      	b.n	8003afe <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a9e:	4b1c      	ldr	r3, [pc, #112]	; (8003b10 <HAL_RCC_OscConfig+0x4fc>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa4:	f7fe fd44 	bl	8002530 <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aac:	f7fe fd40 	bl	8002530 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e020      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003abe:	4b12      	ldr	r3, [pc, #72]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1f0      	bne.n	8003aac <HAL_RCC_OscConfig+0x498>
 8003aca:	e018      	b.n	8003afe <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	69db      	ldr	r3, [r3, #28]
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d101      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e013      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ad8:	4b0b      	ldr	r3, [pc, #44]	; (8003b08 <HAL_RCC_OscConfig+0x4f4>)
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a1b      	ldr	r3, [r3, #32]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d106      	bne.n	8003afa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d001      	beq.n	8003afe <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e000      	b.n	8003b00 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3718      	adds	r7, #24
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	40021000 	.word	0x40021000
 8003b0c:	40007000 	.word	0x40007000
 8003b10:	42420060 	.word	0x42420060

08003b14 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d101      	bne.n	8003b28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e0d0      	b.n	8003cca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b28:	4b6a      	ldr	r3, [pc, #424]	; (8003cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0307 	and.w	r3, r3, #7
 8003b30:	683a      	ldr	r2, [r7, #0]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d910      	bls.n	8003b58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b36:	4b67      	ldr	r3, [pc, #412]	; (8003cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f023 0207 	bic.w	r2, r3, #7
 8003b3e:	4965      	ldr	r1, [pc, #404]	; (8003cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b46:	4b63      	ldr	r3, [pc, #396]	; (8003cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	683a      	ldr	r2, [r7, #0]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d001      	beq.n	8003b58 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e0b8      	b.n	8003cca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0302 	and.w	r3, r3, #2
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d020      	beq.n	8003ba6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0304 	and.w	r3, r3, #4
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d005      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b70:	4b59      	ldr	r3, [pc, #356]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	4a58      	ldr	r2, [pc, #352]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b76:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003b7a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0308 	and.w	r3, r3, #8
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d005      	beq.n	8003b94 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b88:	4b53      	ldr	r3, [pc, #332]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	4a52      	ldr	r2, [pc, #328]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b8e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003b92:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b94:	4b50      	ldr	r3, [pc, #320]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	494d      	ldr	r1, [pc, #308]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0301 	and.w	r3, r3, #1
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d040      	beq.n	8003c34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d107      	bne.n	8003bca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bba:	4b47      	ldr	r3, [pc, #284]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d115      	bne.n	8003bf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e07f      	b.n	8003cca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d107      	bne.n	8003be2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bd2:	4b41      	ldr	r3, [pc, #260]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d109      	bne.n	8003bf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e073      	b.n	8003cca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003be2:	4b3d      	ldr	r3, [pc, #244]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0302 	and.w	r3, r3, #2
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d101      	bne.n	8003bf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e06b      	b.n	8003cca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bf2:	4b39      	ldr	r3, [pc, #228]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f023 0203 	bic.w	r2, r3, #3
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	4936      	ldr	r1, [pc, #216]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c04:	f7fe fc94 	bl	8002530 <HAL_GetTick>
 8003c08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c0a:	e00a      	b.n	8003c22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c0c:	f7fe fc90 	bl	8002530 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d901      	bls.n	8003c22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c1e:	2303      	movs	r3, #3
 8003c20:	e053      	b.n	8003cca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c22:	4b2d      	ldr	r3, [pc, #180]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f003 020c 	and.w	r2, r3, #12
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d1eb      	bne.n	8003c0c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c34:	4b27      	ldr	r3, [pc, #156]	; (8003cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0307 	and.w	r3, r3, #7
 8003c3c:	683a      	ldr	r2, [r7, #0]
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d210      	bcs.n	8003c64 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c42:	4b24      	ldr	r3, [pc, #144]	; (8003cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f023 0207 	bic.w	r2, r3, #7
 8003c4a:	4922      	ldr	r1, [pc, #136]	; (8003cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c52:	4b20      	ldr	r3, [pc, #128]	; (8003cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0307 	and.w	r3, r3, #7
 8003c5a:	683a      	ldr	r2, [r7, #0]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d001      	beq.n	8003c64 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e032      	b.n	8003cca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0304 	and.w	r3, r3, #4
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d008      	beq.n	8003c82 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c70:	4b19      	ldr	r3, [pc, #100]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	4916      	ldr	r1, [pc, #88]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0308 	and.w	r3, r3, #8
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d009      	beq.n	8003ca2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003c8e:	4b12      	ldr	r3, [pc, #72]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	490e      	ldr	r1, [pc, #56]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ca2:	f000 f821 	bl	8003ce8 <HAL_RCC_GetSysClockFreq>
 8003ca6:	4601      	mov	r1, r0
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	091b      	lsrs	r3, r3, #4
 8003cae:	f003 030f 	and.w	r3, r3, #15
 8003cb2:	4a0a      	ldr	r2, [pc, #40]	; (8003cdc <HAL_RCC_ClockConfig+0x1c8>)
 8003cb4:	5cd3      	ldrb	r3, [r2, r3]
 8003cb6:	fa21 f303 	lsr.w	r3, r1, r3
 8003cba:	4a09      	ldr	r2, [pc, #36]	; (8003ce0 <HAL_RCC_ClockConfig+0x1cc>)
 8003cbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003cbe:	4b09      	ldr	r3, [pc, #36]	; (8003ce4 <HAL_RCC_ClockConfig+0x1d0>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7fe fbf2 	bl	80024ac <HAL_InitTick>

  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3710      	adds	r7, #16
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	40022000 	.word	0x40022000
 8003cd8:	40021000 	.word	0x40021000
 8003cdc:	0800b3bc 	.word	0x0800b3bc
 8003ce0:	20000004 	.word	0x20000004
 8003ce4:	20000008 	.word	0x20000008

08003ce8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ce8:	b490      	push	{r4, r7}
 8003cea:	b08a      	sub	sp, #40	; 0x28
 8003cec:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003cee:	4b2a      	ldr	r3, [pc, #168]	; (8003d98 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003cf0:	1d3c      	adds	r4, r7, #4
 8003cf2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003cf4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003cf8:	4b28      	ldr	r3, [pc, #160]	; (8003d9c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003cfa:	881b      	ldrh	r3, [r3, #0]
 8003cfc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	61fb      	str	r3, [r7, #28]
 8003d02:	2300      	movs	r3, #0
 8003d04:	61bb      	str	r3, [r7, #24]
 8003d06:	2300      	movs	r3, #0
 8003d08:	627b      	str	r3, [r7, #36]	; 0x24
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d12:	4b23      	ldr	r3, [pc, #140]	; (8003da0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	f003 030c 	and.w	r3, r3, #12
 8003d1e:	2b04      	cmp	r3, #4
 8003d20:	d002      	beq.n	8003d28 <HAL_RCC_GetSysClockFreq+0x40>
 8003d22:	2b08      	cmp	r3, #8
 8003d24:	d003      	beq.n	8003d2e <HAL_RCC_GetSysClockFreq+0x46>
 8003d26:	e02d      	b.n	8003d84 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d28:	4b1e      	ldr	r3, [pc, #120]	; (8003da4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d2a:	623b      	str	r3, [r7, #32]
      break;
 8003d2c:	e02d      	b.n	8003d8a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	0c9b      	lsrs	r3, r3, #18
 8003d32:	f003 030f 	and.w	r3, r3, #15
 8003d36:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003d3a:	4413      	add	r3, r2
 8003d3c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003d40:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d013      	beq.n	8003d74 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d4c:	4b14      	ldr	r3, [pc, #80]	; (8003da0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	0c5b      	lsrs	r3, r3, #17
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003d5a:	4413      	add	r3, r2
 8003d5c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003d60:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	4a0f      	ldr	r2, [pc, #60]	; (8003da4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d66:	fb02 f203 	mul.w	r2, r2, r3
 8003d6a:	69bb      	ldr	r3, [r7, #24]
 8003d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d70:	627b      	str	r3, [r7, #36]	; 0x24
 8003d72:	e004      	b.n	8003d7e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	4a0c      	ldr	r2, [pc, #48]	; (8003da8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003d78:	fb02 f303 	mul.w	r3, r2, r3
 8003d7c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d80:	623b      	str	r3, [r7, #32]
      break;
 8003d82:	e002      	b.n	8003d8a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003d84:	4b07      	ldr	r3, [pc, #28]	; (8003da4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d86:	623b      	str	r3, [r7, #32]
      break;
 8003d88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d8a:	6a3b      	ldr	r3, [r7, #32]
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3728      	adds	r7, #40	; 0x28
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bc90      	pop	{r4, r7}
 8003d94:	4770      	bx	lr
 8003d96:	bf00      	nop
 8003d98:	0800b34c 	.word	0x0800b34c
 8003d9c:	0800b35c 	.word	0x0800b35c
 8003da0:	40021000 	.word	0x40021000
 8003da4:	007a1200 	.word	0x007a1200
 8003da8:	003d0900 	.word	0x003d0900

08003dac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003dac:	b480      	push	{r7}
 8003dae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003db0:	4b02      	ldr	r3, [pc, #8]	; (8003dbc <HAL_RCC_GetHCLKFreq+0x10>)
 8003db2:	681b      	ldr	r3, [r3, #0]
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bc80      	pop	{r7}
 8003dba:	4770      	bx	lr
 8003dbc:	20000004 	.word	0x20000004

08003dc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003dc4:	f7ff fff2 	bl	8003dac <HAL_RCC_GetHCLKFreq>
 8003dc8:	4601      	mov	r1, r0
 8003dca:	4b05      	ldr	r3, [pc, #20]	; (8003de0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	0a1b      	lsrs	r3, r3, #8
 8003dd0:	f003 0307 	and.w	r3, r3, #7
 8003dd4:	4a03      	ldr	r2, [pc, #12]	; (8003de4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dd6:	5cd3      	ldrb	r3, [r2, r3]
 8003dd8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	40021000 	.word	0x40021000
 8003de4:	0800b3cc 	.word	0x0800b3cc

08003de8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003dec:	f7ff ffde 	bl	8003dac <HAL_RCC_GetHCLKFreq>
 8003df0:	4601      	mov	r1, r0
 8003df2:	4b05      	ldr	r3, [pc, #20]	; (8003e08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	0adb      	lsrs	r3, r3, #11
 8003df8:	f003 0307 	and.w	r3, r3, #7
 8003dfc:	4a03      	ldr	r2, [pc, #12]	; (8003e0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dfe:	5cd3      	ldrb	r3, [r2, r3]
 8003e00:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	40021000 	.word	0x40021000
 8003e0c:	0800b3cc 	.word	0x0800b3cc

08003e10 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b085      	sub	sp, #20
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e18:	4b0a      	ldr	r3, [pc, #40]	; (8003e44 <RCC_Delay+0x34>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a0a      	ldr	r2, [pc, #40]	; (8003e48 <RCC_Delay+0x38>)
 8003e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e22:	0a5b      	lsrs	r3, r3, #9
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	fb02 f303 	mul.w	r3, r2, r3
 8003e2a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003e2c:	bf00      	nop
  }
  while (Delay --);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	1e5a      	subs	r2, r3, #1
 8003e32:	60fa      	str	r2, [r7, #12]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d1f9      	bne.n	8003e2c <RCC_Delay+0x1c>
}
 8003e38:	bf00      	nop
 8003e3a:	3714      	adds	r7, #20
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bc80      	pop	{r7}
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	20000004 	.word	0x20000004
 8003e48:	10624dd3 	.word	0x10624dd3

08003e4c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b086      	sub	sp, #24
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003e54:	2300      	movs	r3, #0
 8003e56:	613b      	str	r3, [r7, #16]
 8003e58:	2300      	movs	r3, #0
 8003e5a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d07d      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e6c:	4b4f      	ldr	r3, [pc, #316]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e6e:	69db      	ldr	r3, [r3, #28]
 8003e70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d10d      	bne.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e78:	4b4c      	ldr	r3, [pc, #304]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e7a:	69db      	ldr	r3, [r3, #28]
 8003e7c:	4a4b      	ldr	r2, [pc, #300]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e82:	61d3      	str	r3, [r2, #28]
 8003e84:	4b49      	ldr	r3, [pc, #292]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e86:	69db      	ldr	r3, [r3, #28]
 8003e88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e8c:	60bb      	str	r3, [r7, #8]
 8003e8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e90:	2301      	movs	r3, #1
 8003e92:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e94:	4b46      	ldr	r3, [pc, #280]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d118      	bne.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ea0:	4b43      	ldr	r3, [pc, #268]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a42      	ldr	r2, [pc, #264]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ea6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003eaa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003eac:	f7fe fb40 	bl	8002530 <HAL_GetTick>
 8003eb0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eb2:	e008      	b.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eb4:	f7fe fb3c 	bl	8002530 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	2b64      	cmp	r3, #100	; 0x64
 8003ec0:	d901      	bls.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e06d      	b.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ec6:	4b3a      	ldr	r3, [pc, #232]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d0f0      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ed2:	4b36      	ldr	r3, [pc, #216]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ed4:	6a1b      	ldr	r3, [r3, #32]
 8003ed6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003eda:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d02e      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003eea:	68fa      	ldr	r2, [r7, #12]
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d027      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ef0:	4b2e      	ldr	r3, [pc, #184]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ef2:	6a1b      	ldr	r3, [r3, #32]
 8003ef4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ef8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003efa:	4b2e      	ldr	r3, [pc, #184]	; (8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003efc:	2201      	movs	r2, #1
 8003efe:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f00:	4b2c      	ldr	r3, [pc, #176]	; (8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003f06:	4a29      	ldr	r2, [pc, #164]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f003 0301 	and.w	r3, r3, #1
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d014      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f16:	f7fe fb0b 	bl	8002530 <HAL_GetTick>
 8003f1a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f1c:	e00a      	b.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f1e:	f7fe fb07 	bl	8002530 <HAL_GetTick>
 8003f22:	4602      	mov	r2, r0
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d901      	bls.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003f30:	2303      	movs	r3, #3
 8003f32:	e036      	b.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f34:	4b1d      	ldr	r3, [pc, #116]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f36:	6a1b      	ldr	r3, [r3, #32]
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d0ee      	beq.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f40:	4b1a      	ldr	r3, [pc, #104]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f42:	6a1b      	ldr	r3, [r3, #32]
 8003f44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	4917      	ldr	r1, [pc, #92]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f52:	7dfb      	ldrb	r3, [r7, #23]
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	d105      	bne.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f58:	4b14      	ldr	r3, [pc, #80]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f5a:	69db      	ldr	r3, [r3, #28]
 8003f5c:	4a13      	ldr	r2, [pc, #76]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f62:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0302 	and.w	r3, r3, #2
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d008      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f70:	4b0e      	ldr	r3, [pc, #56]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	490b      	ldr	r1, [pc, #44]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0310 	and.w	r3, r3, #16
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d008      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f8e:	4b07      	ldr	r3, [pc, #28]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	4904      	ldr	r1, [pc, #16]	; (8003fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3718      	adds	r7, #24
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	40021000 	.word	0x40021000
 8003fb0:	40007000 	.word	0x40007000
 8003fb4:	42420440 	.word	0x42420440

08003fb8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003fb8:	b590      	push	{r4, r7, lr}
 8003fba:	b08d      	sub	sp, #52	; 0x34
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003fc0:	4b55      	ldr	r3, [pc, #340]	; (8004118 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003fc2:	f107 040c 	add.w	r4, r7, #12
 8003fc6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003fc8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003fcc:	4b53      	ldr	r3, [pc, #332]	; (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003fce:	881b      	ldrh	r3, [r3, #0]
 8003fd0:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003fda:	2300      	movs	r3, #0
 8003fdc:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	61fb      	str	r3, [r7, #28]
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d07f      	beq.n	80040ec <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8003fec:	2b10      	cmp	r3, #16
 8003fee:	d002      	beq.n	8003ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d048      	beq.n	8004086 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003ff4:	e08b      	b.n	800410e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8003ff6:	4b4a      	ldr	r3, [pc, #296]	; (8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003ffc:	4b48      	ldr	r3, [pc, #288]	; (8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d07f      	beq.n	8004108 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	0c9b      	lsrs	r3, r3, #18
 800400c:	f003 030f 	and.w	r3, r3, #15
 8004010:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004014:	4413      	add	r3, r2
 8004016:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800401a:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d018      	beq.n	8004058 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004026:	4b3e      	ldr	r3, [pc, #248]	; (8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	0c5b      	lsrs	r3, r3, #17
 800402c:	f003 0301 	and.w	r3, r3, #1
 8004030:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004034:	4413      	add	r3, r2
 8004036:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800403a:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d00d      	beq.n	8004062 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004046:	4a37      	ldr	r2, [pc, #220]	; (8004124 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8004048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404a:	fbb2 f2f3 	udiv	r2, r2, r3
 800404e:	6a3b      	ldr	r3, [r7, #32]
 8004050:	fb02 f303 	mul.w	r3, r2, r3
 8004054:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004056:	e004      	b.n	8004062 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004058:	6a3b      	ldr	r3, [r7, #32]
 800405a:	4a33      	ldr	r2, [pc, #204]	; (8004128 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800405c:	fb02 f303 	mul.w	r3, r2, r3
 8004060:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004062:	4b2f      	ldr	r3, [pc, #188]	; (8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800406a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800406e:	d102      	bne.n	8004076 <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8004070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004072:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004074:	e048      	b.n	8004108 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8004076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004078:	005b      	lsls	r3, r3, #1
 800407a:	4a2c      	ldr	r2, [pc, #176]	; (800412c <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800407c:	fba2 2303 	umull	r2, r3, r2, r3
 8004080:	085b      	lsrs	r3, r3, #1
 8004082:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004084:	e040      	b.n	8004108 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8004086:	4b26      	ldr	r3, [pc, #152]	; (8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004088:	6a1b      	ldr	r3, [r3, #32]
 800408a:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004092:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004096:	d108      	bne.n	80040aa <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	f003 0302 	and.w	r3, r3, #2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d003      	beq.n	80040aa <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 80040a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80040a8:	e01f      	b.n	80040ea <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040b4:	d109      	bne.n	80040ca <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 80040b6:	4b1a      	ldr	r3, [pc, #104]	; (8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80040b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d003      	beq.n	80040ca <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 80040c2:	f649 4340 	movw	r3, #40000	; 0x9c40
 80040c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80040c8:	e00f      	b.n	80040ea <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80040d4:	d11a      	bne.n	800410c <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80040d6:	4b12      	ldr	r3, [pc, #72]	; (8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d014      	beq.n	800410c <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 80040e2:	f24f 4324 	movw	r3, #62500	; 0xf424
 80040e6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80040e8:	e010      	b.n	800410c <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80040ea:	e00f      	b.n	800410c <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80040ec:	f7ff fe7c 	bl	8003de8 <HAL_RCC_GetPCLK2Freq>
 80040f0:	4602      	mov	r2, r0
 80040f2:	4b0b      	ldr	r3, [pc, #44]	; (8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	0b9b      	lsrs	r3, r3, #14
 80040f8:	f003 0303 	and.w	r3, r3, #3
 80040fc:	3301      	adds	r3, #1
 80040fe:	005b      	lsls	r3, r3, #1
 8004100:	fbb2 f3f3 	udiv	r3, r2, r3
 8004104:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004106:	e002      	b.n	800410e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8004108:	bf00      	nop
 800410a:	e000      	b.n	800410e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 800410c:	bf00      	nop
    }
  }
  return (frequency);
 800410e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8004110:	4618      	mov	r0, r3
 8004112:	3734      	adds	r7, #52	; 0x34
 8004114:	46bd      	mov	sp, r7
 8004116:	bd90      	pop	{r4, r7, pc}
 8004118:	0800b360 	.word	0x0800b360
 800411c:	0800b370 	.word	0x0800b370
 8004120:	40021000 	.word	0x40021000
 8004124:	007a1200 	.word	0x007a1200
 8004128:	003d0900 	.word	0x003d0900
 800412c:	aaaaaaab 	.word	0xaaaaaaab

08004130 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d101      	bne.n	8004142 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e053      	b.n	80041ea <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b00      	cmp	r3, #0
 8004152:	d106      	bne.n	8004162 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f7fd ff75 	bl	800204c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2202      	movs	r2, #2
 8004166:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004178:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685a      	ldr	r2, [r3, #4]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	431a      	orrs	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	431a      	orrs	r2, r3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	431a      	orrs	r2, r3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	695b      	ldr	r3, [r3, #20]
 8004194:	431a      	orrs	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800419e:	431a      	orrs	r2, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	69db      	ldr	r3, [r3, #28]
 80041a4:	431a      	orrs	r2, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	ea42 0103 	orr.w	r1, r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	430a      	orrs	r2, r1
 80041b8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	0c1a      	lsrs	r2, r3, #16
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f002 0204 	and.w	r2, r2, #4
 80041c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	69da      	ldr	r2, [r3, #28]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3708      	adds	r7, #8
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}

080041f2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041f2:	b580      	push	{r7, lr}
 80041f4:	b088      	sub	sp, #32
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	60f8      	str	r0, [r7, #12]
 80041fa:	60b9      	str	r1, [r7, #8]
 80041fc:	603b      	str	r3, [r7, #0]
 80041fe:	4613      	mov	r3, r2
 8004200:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004202:	2300      	movs	r3, #0
 8004204:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800420c:	2b01      	cmp	r3, #1
 800420e:	d101      	bne.n	8004214 <HAL_SPI_Transmit+0x22>
 8004210:	2302      	movs	r3, #2
 8004212:	e11e      	b.n	8004452 <HAL_SPI_Transmit+0x260>
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800421c:	f7fe f988 	bl	8002530 <HAL_GetTick>
 8004220:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004222:	88fb      	ldrh	r3, [r7, #6]
 8004224:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b01      	cmp	r3, #1
 8004230:	d002      	beq.n	8004238 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004232:	2302      	movs	r3, #2
 8004234:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004236:	e103      	b.n	8004440 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d002      	beq.n	8004244 <HAL_SPI_Transmit+0x52>
 800423e:	88fb      	ldrh	r3, [r7, #6]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d102      	bne.n	800424a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004248:	e0fa      	b.n	8004440 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2203      	movs	r2, #3
 800424e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	68ba      	ldr	r2, [r7, #8]
 800425c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	88fa      	ldrh	r2, [r7, #6]
 8004262:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	88fa      	ldrh	r2, [r7, #6]
 8004268:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2200      	movs	r2, #0
 800426e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2200      	movs	r2, #0
 8004280:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004290:	d107      	bne.n	80042a2 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80042a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ac:	2b40      	cmp	r3, #64	; 0x40
 80042ae:	d007      	beq.n	80042c0 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042c8:	d14b      	bne.n	8004362 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d002      	beq.n	80042d8 <HAL_SPI_Transmit+0xe6>
 80042d2:	8afb      	ldrh	r3, [r7, #22]
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d13e      	bne.n	8004356 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042dc:	881a      	ldrh	r2, [r3, #0]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042e8:	1c9a      	adds	r2, r3, #2
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042f2:	b29b      	uxth	r3, r3
 80042f4:	3b01      	subs	r3, #1
 80042f6:	b29a      	uxth	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80042fc:	e02b      	b.n	8004356 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	f003 0302 	and.w	r3, r3, #2
 8004308:	2b02      	cmp	r3, #2
 800430a:	d112      	bne.n	8004332 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004310:	881a      	ldrh	r2, [r3, #0]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800431c:	1c9a      	adds	r2, r3, #2
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004326:	b29b      	uxth	r3, r3
 8004328:	3b01      	subs	r3, #1
 800432a:	b29a      	uxth	r2, r3
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004330:	e011      	b.n	8004356 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004332:	f7fe f8fd 	bl	8002530 <HAL_GetTick>
 8004336:	4602      	mov	r2, r0
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	683a      	ldr	r2, [r7, #0]
 800433e:	429a      	cmp	r2, r3
 8004340:	d803      	bhi.n	800434a <HAL_SPI_Transmit+0x158>
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004348:	d102      	bne.n	8004350 <HAL_SPI_Transmit+0x15e>
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d102      	bne.n	8004356 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004354:	e074      	b.n	8004440 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800435a:	b29b      	uxth	r3, r3
 800435c:	2b00      	cmp	r3, #0
 800435e:	d1ce      	bne.n	80042fe <HAL_SPI_Transmit+0x10c>
 8004360:	e04c      	b.n	80043fc <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d002      	beq.n	8004370 <HAL_SPI_Transmit+0x17e>
 800436a:	8afb      	ldrh	r3, [r7, #22]
 800436c:	2b01      	cmp	r3, #1
 800436e:	d140      	bne.n	80043f2 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	330c      	adds	r3, #12
 800437a:	7812      	ldrb	r2, [r2, #0]
 800437c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004382:	1c5a      	adds	r2, r3, #1
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800438c:	b29b      	uxth	r3, r3
 800438e:	3b01      	subs	r3, #1
 8004390:	b29a      	uxth	r2, r3
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004396:	e02c      	b.n	80043f2 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d113      	bne.n	80043ce <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	330c      	adds	r3, #12
 80043b0:	7812      	ldrb	r2, [r2, #0]
 80043b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b8:	1c5a      	adds	r2, r3, #1
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	3b01      	subs	r3, #1
 80043c6:	b29a      	uxth	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	86da      	strh	r2, [r3, #54]	; 0x36
 80043cc:	e011      	b.n	80043f2 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043ce:	f7fe f8af 	bl	8002530 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	683a      	ldr	r2, [r7, #0]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d803      	bhi.n	80043e6 <HAL_SPI_Transmit+0x1f4>
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043e4:	d102      	bne.n	80043ec <HAL_SPI_Transmit+0x1fa>
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d102      	bne.n	80043f2 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	77fb      	strb	r3, [r7, #31]
          goto error;
 80043f0:	e026      	b.n	8004440 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043f6:	b29b      	uxth	r3, r3
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d1cd      	bne.n	8004398 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80043fc:	69ba      	ldr	r2, [r7, #24]
 80043fe:	6839      	ldr	r1, [r7, #0]
 8004400:	68f8      	ldr	r0, [r7, #12]
 8004402:	f000 fa43 	bl	800488c <SPI_EndRxTxTransaction>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d002      	beq.n	8004412 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2220      	movs	r2, #32
 8004410:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10a      	bne.n	8004430 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800441a:	2300      	movs	r3, #0
 800441c:	613b      	str	r3, [r7, #16]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	613b      	str	r3, [r7, #16]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	613b      	str	r3, [r7, #16]
 800442e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004434:	2b00      	cmp	r3, #0
 8004436:	d002      	beq.n	800443e <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	77fb      	strb	r3, [r7, #31]
 800443c:	e000      	b.n	8004440 <HAL_SPI_Transmit+0x24e>
  }

error:
 800443e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004450:	7ffb      	ldrb	r3, [r7, #31]
}
 8004452:	4618      	mov	r0, r3
 8004454:	3720      	adds	r7, #32
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800445a:	b580      	push	{r7, lr}
 800445c:	b08c      	sub	sp, #48	; 0x30
 800445e:	af00      	add	r7, sp, #0
 8004460:	60f8      	str	r0, [r7, #12]
 8004462:	60b9      	str	r1, [r7, #8]
 8004464:	607a      	str	r2, [r7, #4]
 8004466:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004468:	2301      	movs	r3, #1
 800446a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800446c:	2300      	movs	r3, #0
 800446e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004478:	2b01      	cmp	r3, #1
 800447a:	d101      	bne.n	8004480 <HAL_SPI_TransmitReceive+0x26>
 800447c:	2302      	movs	r3, #2
 800447e:	e18a      	b.n	8004796 <HAL_SPI_TransmitReceive+0x33c>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004488:	f7fe f852 	bl	8002530 <HAL_GetTick>
 800448c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004494:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800449e:	887b      	ldrh	r3, [r7, #2]
 80044a0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80044a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d00f      	beq.n	80044ca <HAL_SPI_TransmitReceive+0x70>
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044b0:	d107      	bne.n	80044c2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d103      	bne.n	80044c2 <HAL_SPI_TransmitReceive+0x68>
 80044ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80044be:	2b04      	cmp	r3, #4
 80044c0:	d003      	beq.n	80044ca <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80044c2:	2302      	movs	r3, #2
 80044c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80044c8:	e15b      	b.n	8004782 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d005      	beq.n	80044dc <HAL_SPI_TransmitReceive+0x82>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d002      	beq.n	80044dc <HAL_SPI_TransmitReceive+0x82>
 80044d6:	887b      	ldrh	r3, [r7, #2]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d103      	bne.n	80044e4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80044e2:	e14e      	b.n	8004782 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	2b04      	cmp	r3, #4
 80044ee:	d003      	beq.n	80044f8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2205      	movs	r2, #5
 80044f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2200      	movs	r2, #0
 80044fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	687a      	ldr	r2, [r7, #4]
 8004502:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	887a      	ldrh	r2, [r7, #2]
 8004508:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	887a      	ldrh	r2, [r7, #2]
 800450e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	68ba      	ldr	r2, [r7, #8]
 8004514:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	887a      	ldrh	r2, [r7, #2]
 800451a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	887a      	ldrh	r2, [r7, #2]
 8004520:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2200      	movs	r2, #0
 800452c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004538:	2b40      	cmp	r3, #64	; 0x40
 800453a:	d007      	beq.n	800454c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800454a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004554:	d178      	bne.n	8004648 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d002      	beq.n	8004564 <HAL_SPI_TransmitReceive+0x10a>
 800455e:	8b7b      	ldrh	r3, [r7, #26]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d166      	bne.n	8004632 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004568:	881a      	ldrh	r2, [r3, #0]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004574:	1c9a      	adds	r2, r3, #2
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800457e:	b29b      	uxth	r3, r3
 8004580:	3b01      	subs	r3, #1
 8004582:	b29a      	uxth	r2, r3
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004588:	e053      	b.n	8004632 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b02      	cmp	r3, #2
 8004596:	d11b      	bne.n	80045d0 <HAL_SPI_TransmitReceive+0x176>
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800459c:	b29b      	uxth	r3, r3
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d016      	beq.n	80045d0 <HAL_SPI_TransmitReceive+0x176>
 80045a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d113      	bne.n	80045d0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ac:	881a      	ldrh	r2, [r3, #0]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b8:	1c9a      	adds	r2, r3, #2
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	3b01      	subs	r3, #1
 80045c6:	b29a      	uxth	r2, r3
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80045cc:	2300      	movs	r3, #0
 80045ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	f003 0301 	and.w	r3, r3, #1
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d119      	bne.n	8004612 <HAL_SPI_TransmitReceive+0x1b8>
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d014      	beq.n	8004612 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	68da      	ldr	r2, [r3, #12]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045f2:	b292      	uxth	r2, r2
 80045f4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045fa:	1c9a      	adds	r2, r3, #2
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004604:	b29b      	uxth	r3, r3
 8004606:	3b01      	subs	r3, #1
 8004608:	b29a      	uxth	r2, r3
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800460e:	2301      	movs	r3, #1
 8004610:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004612:	f7fd ff8d 	bl	8002530 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800461e:	429a      	cmp	r2, r3
 8004620:	d807      	bhi.n	8004632 <HAL_SPI_TransmitReceive+0x1d8>
 8004622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004624:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004628:	d003      	beq.n	8004632 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004630:	e0a7      	b.n	8004782 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004636:	b29b      	uxth	r3, r3
 8004638:	2b00      	cmp	r3, #0
 800463a:	d1a6      	bne.n	800458a <HAL_SPI_TransmitReceive+0x130>
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004640:	b29b      	uxth	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1a1      	bne.n	800458a <HAL_SPI_TransmitReceive+0x130>
 8004646:	e07c      	b.n	8004742 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d002      	beq.n	8004656 <HAL_SPI_TransmitReceive+0x1fc>
 8004650:	8b7b      	ldrh	r3, [r7, #26]
 8004652:	2b01      	cmp	r3, #1
 8004654:	d16b      	bne.n	800472e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	330c      	adds	r3, #12
 8004660:	7812      	ldrb	r2, [r2, #0]
 8004662:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004668:	1c5a      	adds	r2, r3, #1
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004672:	b29b      	uxth	r3, r3
 8004674:	3b01      	subs	r3, #1
 8004676:	b29a      	uxth	r2, r3
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800467c:	e057      	b.n	800472e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	f003 0302 	and.w	r3, r3, #2
 8004688:	2b02      	cmp	r3, #2
 800468a:	d11c      	bne.n	80046c6 <HAL_SPI_TransmitReceive+0x26c>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004690:	b29b      	uxth	r3, r3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d017      	beq.n	80046c6 <HAL_SPI_TransmitReceive+0x26c>
 8004696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004698:	2b01      	cmp	r3, #1
 800469a:	d114      	bne.n	80046c6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	330c      	adds	r3, #12
 80046a6:	7812      	ldrb	r2, [r2, #0]
 80046a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ae:	1c5a      	adds	r2, r3, #1
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	3b01      	subs	r3, #1
 80046bc:	b29a      	uxth	r2, r3
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80046c2:	2300      	movs	r3, #0
 80046c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f003 0301 	and.w	r3, r3, #1
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d119      	bne.n	8004708 <HAL_SPI_TransmitReceive+0x2ae>
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046d8:	b29b      	uxth	r3, r3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d014      	beq.n	8004708 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68da      	ldr	r2, [r3, #12]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e8:	b2d2      	uxtb	r2, r2
 80046ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046f0:	1c5a      	adds	r2, r3, #1
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	3b01      	subs	r3, #1
 80046fe:	b29a      	uxth	r2, r3
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004704:	2301      	movs	r3, #1
 8004706:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004708:	f7fd ff12 	bl	8002530 <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004714:	429a      	cmp	r2, r3
 8004716:	d803      	bhi.n	8004720 <HAL_SPI_TransmitReceive+0x2c6>
 8004718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800471a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800471e:	d102      	bne.n	8004726 <HAL_SPI_TransmitReceive+0x2cc>
 8004720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004722:	2b00      	cmp	r3, #0
 8004724:	d103      	bne.n	800472e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800472c:	e029      	b.n	8004782 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004732:	b29b      	uxth	r3, r3
 8004734:	2b00      	cmp	r3, #0
 8004736:	d1a2      	bne.n	800467e <HAL_SPI_TransmitReceive+0x224>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800473c:	b29b      	uxth	r3, r3
 800473e:	2b00      	cmp	r3, #0
 8004740:	d19d      	bne.n	800467e <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004742:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004744:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	f000 f8a0 	bl	800488c <SPI_EndRxTxTransaction>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d006      	beq.n	8004760 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2220      	movs	r2, #32
 800475c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800475e:	e010      	b.n	8004782 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d10b      	bne.n	8004780 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004768:	2300      	movs	r3, #0
 800476a:	617b      	str	r3, [r7, #20]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	617b      	str	r3, [r7, #20]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	617b      	str	r3, [r7, #20]
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	e000      	b.n	8004782 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004780:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2201      	movs	r2, #1
 8004786:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004792:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004796:	4618      	mov	r0, r3
 8004798:	3730      	adds	r7, #48	; 0x30
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}

0800479e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800479e:	b480      	push	{r7}
 80047a0:	b083      	sub	sp, #12
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047ac:	b2db      	uxtb	r3, r3
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	370c      	adds	r7, #12
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bc80      	pop	{r7}
 80047b6:	4770      	bx	lr

080047b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	60b9      	str	r1, [r7, #8]
 80047c2:	603b      	str	r3, [r7, #0]
 80047c4:	4613      	mov	r3, r2
 80047c6:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047c8:	e04c      	b.n	8004864 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047d0:	d048      	beq.n	8004864 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80047d2:	f7fd fead 	bl	8002530 <HAL_GetTick>
 80047d6:	4602      	mov	r2, r0
 80047d8:	69bb      	ldr	r3, [r7, #24]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	683a      	ldr	r2, [r7, #0]
 80047de:	429a      	cmp	r2, r3
 80047e0:	d902      	bls.n	80047e8 <SPI_WaitFlagStateUntilTimeout+0x30>
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d13d      	bne.n	8004864 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	685a      	ldr	r2, [r3, #4]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80047f6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004800:	d111      	bne.n	8004826 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800480a:	d004      	beq.n	8004816 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004814:	d107      	bne.n	8004826 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004824:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800482a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800482e:	d10f      	bne.n	8004850 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800483e:	601a      	str	r2, [r3, #0]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800484e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e00f      	b.n	8004884 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	689a      	ldr	r2, [r3, #8]
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	4013      	ands	r3, r2
 800486e:	68ba      	ldr	r2, [r7, #8]
 8004870:	429a      	cmp	r2, r3
 8004872:	bf0c      	ite	eq
 8004874:	2301      	moveq	r3, #1
 8004876:	2300      	movne	r3, #0
 8004878:	b2db      	uxtb	r3, r3
 800487a:	461a      	mov	r2, r3
 800487c:	79fb      	ldrb	r3, [r7, #7]
 800487e:	429a      	cmp	r2, r3
 8004880:	d1a3      	bne.n	80047ca <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	3710      	adds	r7, #16
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b086      	sub	sp, #24
 8004890:	af02      	add	r7, sp, #8
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	60b9      	str	r1, [r7, #8]
 8004896:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	9300      	str	r3, [sp, #0]
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	2200      	movs	r2, #0
 80048a0:	2180      	movs	r1, #128	; 0x80
 80048a2:	68f8      	ldr	r0, [r7, #12]
 80048a4:	f7ff ff88 	bl	80047b8 <SPI_WaitFlagStateUntilTimeout>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d007      	beq.n	80048be <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048b2:	f043 0220 	orr.w	r2, r3, #32
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e000      	b.n	80048c0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80048be:	2300      	movs	r3, #0
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3710      	adds	r7, #16
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d101      	bne.n	80048da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e04a      	b.n	8004970 <HAL_UART_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d111      	bne.n	800490a <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 fb18 	bl	8004f24 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d102      	bne.n	8004902 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a1e      	ldr	r2, [pc, #120]	; (8004978 <HAL_UART_Init+0xb0>)
 8004900:	665a      	str	r2, [r3, #100]	; 0x64
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2224      	movs	r2, #36	; 0x24
 800490e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68da      	ldr	r2, [r3, #12]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004920:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f000 fc9c 	bl	8005260 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	691a      	ldr	r2, [r3, #16]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004936:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	695a      	ldr	r2, [r3, #20]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004946:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68da      	ldr	r2, [r3, #12]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004956:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2220      	movs	r2, #32
 8004962:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2220      	movs	r2, #32
 800496a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800496e:	2300      	movs	r3, #0
}
 8004970:	4618      	mov	r0, r3
 8004972:	3708      	adds	r7, #8
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	080020e1 	.word	0x080020e1

0800497c <HAL_UART_RegisterCallback>:
  *           @arg @ref HAL_UART_MSPDEINIT_CB_ID MspDeInit Callback ID
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID, pUART_CallbackTypeDef pCallback)
{
 800497c:	b480      	push	{r7}
 800497e:	b087      	sub	sp, #28
 8004980:	af00      	add	r7, sp, #0
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	460b      	mov	r3, r1
 8004986:	607a      	str	r2, [r7, #4]
 8004988:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800498a:	2300      	movs	r3, #0
 800498c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d107      	bne.n	80049a4 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004998:	f043 0220 	orr.w	r2, r3, #32
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	63da      	str	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e08e      	b.n	8004ac2 <HAL_UART_RegisterCallback+0x146>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d101      	bne.n	80049b2 <HAL_UART_RegisterCallback+0x36>
 80049ae:	2302      	movs	r3, #2
 80049b0:	e087      	b.n	8004ac2 <HAL_UART_RegisterCallback+0x146>
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2201      	movs	r2, #1
 80049b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (huart->gState == HAL_UART_STATE_READY)
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	2b20      	cmp	r3, #32
 80049c4:	d152      	bne.n	8004a6c <HAL_UART_RegisterCallback+0xf0>
  {
    switch (CallbackID)
 80049c6:	7afb      	ldrb	r3, [r7, #11]
 80049c8:	2b0c      	cmp	r3, #12
 80049ca:	d845      	bhi.n	8004a58 <HAL_UART_RegisterCallback+0xdc>
 80049cc:	a201      	add	r2, pc, #4	; (adr r2, 80049d4 <HAL_UART_RegisterCallback+0x58>)
 80049ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d2:	bf00      	nop
 80049d4:	08004a09 	.word	0x08004a09
 80049d8:	08004a11 	.word	0x08004a11
 80049dc:	08004a19 	.word	0x08004a19
 80049e0:	08004a21 	.word	0x08004a21
 80049e4:	08004a29 	.word	0x08004a29
 80049e8:	08004a31 	.word	0x08004a31
 80049ec:	08004a39 	.word	0x08004a39
 80049f0:	08004a41 	.word	0x08004a41
 80049f4:	08004a59 	.word	0x08004a59
 80049f8:	08004a59 	.word	0x08004a59
 80049fc:	08004a59 	.word	0x08004a59
 8004a00:	08004a49 	.word	0x08004a49
 8004a04:	08004a51 	.word	0x08004a51
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	641a      	str	r2, [r3, #64]	; 0x40
        break;
 8004a0e:	e053      	b.n	8004ab8 <HAL_UART_RegisterCallback+0x13c>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	687a      	ldr	r2, [r7, #4]
 8004a14:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 8004a16:	e04f      	b.n	8004ab8 <HAL_UART_RegisterCallback+0x13c>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8004a1e:	e04b      	b.n	8004ab8 <HAL_UART_RegisterCallback+0x13c>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	687a      	ldr	r2, [r7, #4]
 8004a24:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8004a26:	e047      	b.n	8004ab8 <HAL_UART_RegisterCallback+0x13c>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8004a2e:	e043      	b.n	8004ab8 <HAL_UART_RegisterCallback+0x13c>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8004a36:	e03f      	b.n	8004ab8 <HAL_UART_RegisterCallback+0x13c>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8004a3e:	e03b      	b.n	8004ab8 <HAL_UART_RegisterCallback+0x13c>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8004a46:	e037      	b.n	8004ab8 <HAL_UART_RegisterCallback+0x13c>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 8004a4e:	e033      	b.n	8004ab8 <HAL_UART_RegisterCallback+0x13c>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8004a56:	e02f      	b.n	8004ab8 <HAL_UART_RegisterCallback+0x13c>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a5c:	f043 0220 	orr.w	r2, r3, #32
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Return error status */
        status =  HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	75fb      	strb	r3, [r7, #23]
        break;
 8004a68:	bf00      	nop
 8004a6a:	e025      	b.n	8004ab8 <HAL_UART_RegisterCallback+0x13c>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d117      	bne.n	8004aa8 <HAL_UART_RegisterCallback+0x12c>
  {
    switch (CallbackID)
 8004a78:	7afb      	ldrb	r3, [r7, #11]
 8004a7a:	2b0b      	cmp	r3, #11
 8004a7c:	d002      	beq.n	8004a84 <HAL_UART_RegisterCallback+0x108>
 8004a7e:	2b0c      	cmp	r3, #12
 8004a80:	d004      	beq.n	8004a8c <HAL_UART_RegisterCallback+0x110>
 8004a82:	e007      	b.n	8004a94 <HAL_UART_RegisterCallback+0x118>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 8004a8a:	e015      	b.n	8004ab8 <HAL_UART_RegisterCallback+0x13c>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	687a      	ldr	r2, [r7, #4]
 8004a90:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8004a92:	e011      	b.n	8004ab8 <HAL_UART_RegisterCallback+0x13c>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a98:	f043 0220 	orr.w	r2, r3, #32
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Return error status */
        status =  HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	75fb      	strb	r3, [r7, #23]
        break;
 8004aa4:	bf00      	nop
 8004aa6:	e007      	b.n	8004ab8 <HAL_UART_RegisterCallback+0x13c>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aac:	f043 0220 	orr.w	r2, r3, #32
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Return error status */
    status =  HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8004ac0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	371c      	adds	r7, #28
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bc80      	pop	{r7}
 8004aca:	4770      	bx	lr

08004acc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b088      	sub	sp, #32
 8004ad0:	af02      	add	r7, sp, #8
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	603b      	str	r3, [r7, #0]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004adc:	2300      	movs	r3, #0
 8004ade:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	2b20      	cmp	r3, #32
 8004aea:	f040 8083 	bne.w	8004bf4 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d002      	beq.n	8004afa <HAL_UART_Transmit+0x2e>
 8004af4:	88fb      	ldrh	r3, [r7, #6]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e07b      	b.n	8004bf6 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d101      	bne.n	8004b0c <HAL_UART_Transmit+0x40>
 8004b08:	2302      	movs	r3, #2
 8004b0a:	e074      	b.n	8004bf6 <HAL_UART_Transmit+0x12a>
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2221      	movs	r2, #33	; 0x21
 8004b1e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004b22:	f7fd fd05 	bl	8002530 <HAL_GetTick>
 8004b26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	88fa      	ldrh	r2, [r7, #6]
 8004b2c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	88fa      	ldrh	r2, [r7, #6]
 8004b32:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004b34:	e042      	b.n	8004bbc <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b4c:	d122      	bne.n	8004b94 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	9300      	str	r3, [sp, #0]
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	2200      	movs	r2, #0
 8004b56:	2180      	movs	r1, #128	; 0x80
 8004b58:	68f8      	ldr	r0, [r7, #12]
 8004b5a:	f000 fa15 	bl	8004f88 <UART_WaitOnFlagUntilTimeout>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d001      	beq.n	8004b68 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e046      	b.n	8004bf6 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	881b      	ldrh	r3, [r3, #0]
 8004b70:	461a      	mov	r2, r3
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b7a:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	691b      	ldr	r3, [r3, #16]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d103      	bne.n	8004b8c <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	3302      	adds	r3, #2
 8004b88:	60bb      	str	r3, [r7, #8]
 8004b8a:	e017      	b.n	8004bbc <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	3301      	adds	r3, #1
 8004b90:	60bb      	str	r3, [r7, #8]
 8004b92:	e013      	b.n	8004bbc <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	9300      	str	r3, [sp, #0]
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	2180      	movs	r1, #128	; 0x80
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f000 f9f2 	bl	8004f88 <UART_WaitOnFlagUntilTimeout>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d001      	beq.n	8004bae <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e023      	b.n	8004bf6 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	1c5a      	adds	r2, r3, #1
 8004bb2:	60ba      	str	r2, [r7, #8]
 8004bb4:	781a      	ldrb	r2, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d1b7      	bne.n	8004b36 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	9300      	str	r3, [sp, #0]
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	2140      	movs	r1, #64	; 0x40
 8004bd0:	68f8      	ldr	r0, [r7, #12]
 8004bd2:	f000 f9d9 	bl	8004f88 <UART_WaitOnFlagUntilTimeout>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d001      	beq.n	8004be0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004bdc:	2303      	movs	r3, #3
 8004bde:	e00a      	b.n	8004bf6 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2220      	movs	r2, #32
 8004be4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	e000      	b.n	8004bf6 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004bf4:	2302      	movs	r3, #2
  }
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3718      	adds	r7, #24
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}

08004bfe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004bfe:	b480      	push	{r7}
 8004c00:	b085      	sub	sp, #20
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	60f8      	str	r0, [r7, #12]
 8004c06:	60b9      	str	r1, [r7, #8]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	2b20      	cmp	r3, #32
 8004c16:	d140      	bne.n	8004c9a <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d002      	beq.n	8004c24 <HAL_UART_Receive_IT+0x26>
 8004c1e:	88fb      	ldrh	r3, [r7, #6]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d101      	bne.n	8004c28 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e039      	b.n	8004c9c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d101      	bne.n	8004c36 <HAL_UART_Receive_IT+0x38>
 8004c32:	2302      	movs	r3, #2
 8004c34:	e032      	b.n	8004c9c <HAL_UART_Receive_IT+0x9e>
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	68ba      	ldr	r2, [r7, #8]
 8004c42:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	88fa      	ldrh	r2, [r7, #6]
 8004c48:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	88fa      	ldrh	r2, [r7, #6]
 8004c4e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2200      	movs	r2, #0
 8004c54:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2222      	movs	r2, #34	; 0x22
 8004c5a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	68da      	ldr	r2, [r3, #12]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c74:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	695a      	ldr	r2, [r3, #20]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f042 0201 	orr.w	r2, r2, #1
 8004c84:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68da      	ldr	r2, [r3, #12]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f042 0220 	orr.w	r2, r2, #32
 8004c94:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004c96:	2300      	movs	r3, #0
 8004c98:	e000      	b.n	8004c9c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004c9a:	2302      	movs	r3, #2
  }
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3714      	adds	r7, #20
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bc80      	pop	{r7}
 8004ca4:	4770      	bx	lr
	...

08004ca8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b088      	sub	sp, #32
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	f003 030f 	and.w	r3, r3, #15
 8004cd6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10d      	bne.n	8004cfa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004cde:	69fb      	ldr	r3, [r7, #28]
 8004ce0:	f003 0320 	and.w	r3, r3, #32
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d008      	beq.n	8004cfa <HAL_UART_IRQHandler+0x52>
 8004ce8:	69bb      	ldr	r3, [r7, #24]
 8004cea:	f003 0320 	and.w	r3, r3, #32
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d003      	beq.n	8004cfa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 fa32 	bl	800515c <UART_Receive_IT>
      return;
 8004cf8:	e0cf      	b.n	8004e9a <HAL_UART_IRQHandler+0x1f2>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	f000 80ae 	beq.w	8004e5e <HAL_UART_IRQHandler+0x1b6>
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f003 0301 	and.w	r3, r3, #1
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d105      	bne.n	8004d18 <HAL_UART_IRQHandler+0x70>
 8004d0c:	69bb      	ldr	r3, [r7, #24]
 8004d0e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	f000 80a3 	beq.w	8004e5e <HAL_UART_IRQHandler+0x1b6>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	f003 0301 	and.w	r3, r3, #1
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d00a      	beq.n	8004d38 <HAL_UART_IRQHandler+0x90>
 8004d22:	69bb      	ldr	r3, [r7, #24]
 8004d24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d005      	beq.n	8004d38 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d30:	f043 0201 	orr.w	r2, r3, #1
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	f003 0304 	and.w	r3, r3, #4
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d00a      	beq.n	8004d58 <HAL_UART_IRQHandler+0xb0>
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	f003 0301 	and.w	r3, r3, #1
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d005      	beq.n	8004d58 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d50:	f043 0202 	orr.w	r2, r3, #2
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d58:	69fb      	ldr	r3, [r7, #28]
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00a      	beq.n	8004d78 <HAL_UART_IRQHandler+0xd0>
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	f003 0301 	and.w	r3, r3, #1
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d005      	beq.n	8004d78 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d70:	f043 0204 	orr.w	r2, r3, #4
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	f003 0308 	and.w	r3, r3, #8
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00a      	beq.n	8004d98 <HAL_UART_IRQHandler+0xf0>
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	f003 0301 	and.w	r3, r3, #1
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d005      	beq.n	8004d98 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d90:	f043 0208 	orr.w	r2, r3, #8
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d07b      	beq.n	8004e98 <HAL_UART_IRQHandler+0x1f0>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004da0:	69fb      	ldr	r3, [r7, #28]
 8004da2:	f003 0320 	and.w	r3, r3, #32
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d007      	beq.n	8004dba <HAL_UART_IRQHandler+0x112>
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	f003 0320 	and.w	r3, r3, #32
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d002      	beq.n	8004dba <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 f9d1 	bl	800515c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	695b      	ldr	r3, [r3, #20]
 8004dc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	bf14      	ite	ne
 8004dc8:	2301      	movne	r3, #1
 8004dca:	2300      	moveq	r3, #0
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dd4:	f003 0308 	and.w	r3, r3, #8
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d102      	bne.n	8004de2 <HAL_UART_IRQHandler+0x13a>
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d033      	beq.n	8004e4a <HAL_UART_IRQHandler+0x1a2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 f91a 	bl	800501c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d024      	beq.n	8004e40 <HAL_UART_IRQHandler+0x198>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	695a      	ldr	r2, [r3, #20]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e04:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d013      	beq.n	8004e36 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e12:	4a23      	ldr	r2, [pc, #140]	; (8004ea0 <HAL_UART_IRQHandler+0x1f8>)
 8004e14:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f7fe f8d2 	bl	8002fc4 <HAL_DMA_Abort_IT>
 8004e20:	4603      	mov	r3, r0
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d019      	beq.n	8004e5a <HAL_UART_IRQHandler+0x1b2>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004e30:	4610      	mov	r0, r2
 8004e32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e34:	e011      	b.n	8004e5a <HAL_UART_IRQHandler+0x1b2>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e3e:	e00c      	b.n	8004e5a <HAL_UART_IRQHandler+0x1b2>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e48:	e007      	b.n	8004e5a <HAL_UART_IRQHandler+0x1b2>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004e58:	e01e      	b.n	8004e98 <HAL_UART_IRQHandler+0x1f0>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e5a:	bf00      	nop
    return;
 8004e5c:	e01c      	b.n	8004e98 <HAL_UART_IRQHandler+0x1f0>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d008      	beq.n	8004e7a <HAL_UART_IRQHandler+0x1d2>
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d003      	beq.n	8004e7a <HAL_UART_IRQHandler+0x1d2>
  {
    UART_Transmit_IT(huart);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f000 f904 	bl	8005080 <UART_Transmit_IT>
    return;
 8004e78:	e00f      	b.n	8004e9a <HAL_UART_IRQHandler+0x1f2>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d00a      	beq.n	8004e9a <HAL_UART_IRQHandler+0x1f2>
 8004e84:	69bb      	ldr	r3, [r7, #24]
 8004e86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d005      	beq.n	8004e9a <HAL_UART_IRQHandler+0x1f2>
  {
    UART_EndTransmit_IT(huart);
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f000 f94b 	bl	800512a <UART_EndTransmit_IT>
    return;
 8004e94:	bf00      	nop
 8004e96:	e000      	b.n	8004e9a <HAL_UART_IRQHandler+0x1f2>
    return;
 8004e98:	bf00      	nop
  }
}
 8004e9a:	3720      	adds	r7, #32
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	08005057 	.word	0x08005057

08004ea4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004eac:	bf00      	nop
 8004eae:	370c      	adds	r7, #12
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bc80      	pop	{r7}
 8004eb4:	4770      	bx	lr

08004eb6 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004eb6:	b480      	push	{r7}
 8004eb8:	b083      	sub	sp, #12
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004ebe:	bf00      	nop
 8004ec0:	370c      	adds	r7, #12
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bc80      	pop	{r7}
 8004ec6:	4770      	bx	lr

08004ec8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004ed0:	bf00      	nop
 8004ed2:	370c      	adds	r7, #12
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bc80      	pop	{r7}
 8004ed8:	4770      	bx	lr

08004eda <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004eda:	b480      	push	{r7}
 8004edc:	b083      	sub	sp, #12
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004ee2:	bf00      	nop
 8004ee4:	370c      	adds	r7, #12
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bc80      	pop	{r7}
 8004eea:	4770      	bx	lr

08004eec <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8004ef4:	bf00      	nop
 8004ef6:	370c      	adds	r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bc80      	pop	{r7}
 8004efc:	4770      	bx	lr

08004efe <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8004efe:	b480      	push	{r7}
 8004f00:	b083      	sub	sp, #12
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8004f06:	bf00      	nop
 8004f08:	370c      	adds	r7, #12
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bc80      	pop	{r7}
 8004f0e:	4770      	bx	lr

08004f10 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8004f18:	bf00      	nop
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bc80      	pop	{r7}
 8004f20:	4770      	bx	lr
	...

08004f24 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b083      	sub	sp, #12
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a0e      	ldr	r2, [pc, #56]	; (8004f68 <UART_InitCallbacksToDefault+0x44>)
 8004f30:	641a      	str	r2, [r3, #64]	; 0x40
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	4a0d      	ldr	r2, [pc, #52]	; (8004f6c <UART_InitCallbacksToDefault+0x48>)
 8004f36:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a0d      	ldr	r2, [pc, #52]	; (8004f70 <UART_InitCallbacksToDefault+0x4c>)
 8004f3c:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a0c      	ldr	r2, [pc, #48]	; (8004f74 <UART_InitCallbacksToDefault+0x50>)
 8004f42:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a0c      	ldr	r2, [pc, #48]	; (8004f78 <UART_InitCallbacksToDefault+0x54>)
 8004f48:	651a      	str	r2, [r3, #80]	; 0x50
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	4a0b      	ldr	r2, [pc, #44]	; (8004f7c <UART_InitCallbacksToDefault+0x58>)
 8004f4e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4a0b      	ldr	r2, [pc, #44]	; (8004f80 <UART_InitCallbacksToDefault+0x5c>)
 8004f54:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a0a      	ldr	r2, [pc, #40]	; (8004f84 <UART_InitCallbacksToDefault+0x60>)
 8004f5a:	65da      	str	r2, [r3, #92]	; 0x5c

}
 8004f5c:	bf00      	nop
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bc80      	pop	{r7}
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	08004eb7 	.word	0x08004eb7
 8004f6c:	08004ea5 	.word	0x08004ea5
 8004f70:	08004ec9 	.word	0x08004ec9
 8004f74:	08001b69 	.word	0x08001b69
 8004f78:	08004edb 	.word	0x08004edb
 8004f7c:	08004eed 	.word	0x08004eed
 8004f80:	08004eff 	.word	0x08004eff
 8004f84:	08004f11 	.word	0x08004f11

08004f88 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	603b      	str	r3, [r7, #0]
 8004f94:	4613      	mov	r3, r2
 8004f96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f98:	e02c      	b.n	8004ff4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004fa0:	d028      	beq.n	8004ff4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004fa2:	69bb      	ldr	r3, [r7, #24]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d007      	beq.n	8004fb8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004fa8:	f7fd fac2 	bl	8002530 <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d21d      	bcs.n	8004ff4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	68da      	ldr	r2, [r3, #12]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004fc6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	695a      	ldr	r2, [r3, #20]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f022 0201 	bic.w	r2, r2, #1
 8004fd6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2220      	movs	r2, #32
 8004fdc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2220      	movs	r2, #32
 8004fe4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004ff0:	2303      	movs	r3, #3
 8004ff2:	e00f      	b.n	8005014 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	68ba      	ldr	r2, [r7, #8]
 8005000:	429a      	cmp	r2, r3
 8005002:	bf0c      	ite	eq
 8005004:	2301      	moveq	r3, #1
 8005006:	2300      	movne	r3, #0
 8005008:	b2db      	uxtb	r3, r3
 800500a:	461a      	mov	r2, r3
 800500c:	79fb      	ldrb	r3, [r7, #7]
 800500e:	429a      	cmp	r2, r3
 8005010:	d0c3      	beq.n	8004f9a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005012:	2300      	movs	r3, #0
}
 8005014:	4618      	mov	r0, r3
 8005016:	3710      	adds	r7, #16
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68da      	ldr	r2, [r3, #12]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005032:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	695a      	ldr	r2, [r3, #20]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f022 0201 	bic.w	r2, r2, #1
 8005042:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2220      	movs	r2, #32
 8005048:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800504c:	bf00      	nop
 800504e:	370c      	adds	r7, #12
 8005050:	46bd      	mov	sp, r7
 8005052:	bc80      	pop	{r7}
 8005054:	4770      	bx	lr

08005056 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005056:	b580      	push	{r7, lr}
 8005058:	b084      	sub	sp, #16
 800505a:	af00      	add	r7, sp, #0
 800505c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005062:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2200      	movs	r2, #0
 800506e:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005078:	bf00      	nop
 800507a:	3710      	adds	r7, #16
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}

08005080 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800508e:	b2db      	uxtb	r3, r3
 8005090:	2b21      	cmp	r3, #33	; 0x21
 8005092:	d144      	bne.n	800511e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800509c:	d11a      	bne.n	80050d4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a1b      	ldr	r3, [r3, #32]
 80050a2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	881b      	ldrh	r3, [r3, #0]
 80050a8:	461a      	mov	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050b2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	691b      	ldr	r3, [r3, #16]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d105      	bne.n	80050c8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a1b      	ldr	r3, [r3, #32]
 80050c0:	1c9a      	adds	r2, r3, #2
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	621a      	str	r2, [r3, #32]
 80050c6:	e00e      	b.n	80050e6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6a1b      	ldr	r3, [r3, #32]
 80050cc:	1c5a      	adds	r2, r3, #1
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	621a      	str	r2, [r3, #32]
 80050d2:	e008      	b.n	80050e6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a1b      	ldr	r3, [r3, #32]
 80050d8:	1c59      	adds	r1, r3, #1
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	6211      	str	r1, [r2, #32]
 80050de:	781a      	ldrb	r2, [r3, #0]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80050ea:	b29b      	uxth	r3, r3
 80050ec:	3b01      	subs	r3, #1
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	4619      	mov	r1, r3
 80050f4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d10f      	bne.n	800511a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	68da      	ldr	r2, [r3, #12]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005108:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68da      	ldr	r2, [r3, #12]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005118:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800511a:	2300      	movs	r3, #0
 800511c:	e000      	b.n	8005120 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800511e:	2302      	movs	r3, #2
  }
}
 8005120:	4618      	mov	r0, r3
 8005122:	3714      	adds	r7, #20
 8005124:	46bd      	mov	sp, r7
 8005126:	bc80      	pop	{r7}
 8005128:	4770      	bx	lr

0800512a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800512a:	b580      	push	{r7, lr}
 800512c:	b082      	sub	sp, #8
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68da      	ldr	r2, [r3, #12]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005140:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2220      	movs	r2, #32
 8005146:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005152:	2300      	movs	r3, #0
}
 8005154:	4618      	mov	r0, r3
 8005156:	3708      	adds	r7, #8
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}

0800515c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b084      	sub	sp, #16
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800516a:	b2db      	uxtb	r3, r3
 800516c:	2b22      	cmp	r3, #34	; 0x22
 800516e:	d172      	bne.n	8005256 <UART_Receive_IT+0xfa>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005178:	d123      	bne.n	80051c2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800517e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	691b      	ldr	r3, [r3, #16]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d10e      	bne.n	80051a6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	b29b      	uxth	r3, r3
 8005190:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005194:	b29a      	uxth	r2, r3
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800519e:	1c9a      	adds	r2, r3, #2
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	629a      	str	r2, [r3, #40]	; 0x28
 80051a4:	e029      	b.n	80051fa <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	b29a      	uxth	r2, r3
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ba:	1c5a      	adds	r2, r3, #1
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	629a      	str	r2, [r3, #40]	; 0x28
 80051c0:	e01b      	b.n	80051fa <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	691b      	ldr	r3, [r3, #16]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d10a      	bne.n	80051e0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	6858      	ldr	r0, [r3, #4]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051d4:	1c59      	adds	r1, r3, #1
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	6291      	str	r1, [r2, #40]	; 0x28
 80051da:	b2c2      	uxtb	r2, r0
 80051dc:	701a      	strb	r2, [r3, #0]
 80051de:	e00c      	b.n	80051fa <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	b2da      	uxtb	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ec:	1c58      	adds	r0, r3, #1
 80051ee:	6879      	ldr	r1, [r7, #4]
 80051f0:	6288      	str	r0, [r1, #40]	; 0x28
 80051f2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80051f6:	b2d2      	uxtb	r2, r2
 80051f8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051fe:	b29b      	uxth	r3, r3
 8005200:	3b01      	subs	r3, #1
 8005202:	b29b      	uxth	r3, r3
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	4619      	mov	r1, r3
 8005208:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800520a:	2b00      	cmp	r3, #0
 800520c:	d121      	bne.n	8005252 <UART_Receive_IT+0xf6>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68da      	ldr	r2, [r3, #12]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f022 0220 	bic.w	r2, r2, #32
 800521c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68da      	ldr	r2, [r3, #12]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800522c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	695a      	ldr	r2, [r3, #20]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f022 0201 	bic.w	r2, r2, #1
 800523c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2220      	movs	r2, #32
 8005242:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	4798      	blx	r3
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800524e:	2300      	movs	r3, #0
 8005250:	e002      	b.n	8005258 <UART_Receive_IT+0xfc>
    }
    return HAL_OK;
 8005252:	2300      	movs	r3, #0
 8005254:	e000      	b.n	8005258 <UART_Receive_IT+0xfc>
  }
  else
  {
    return HAL_BUSY;
 8005256:	2302      	movs	r3, #2
  }
}
 8005258:	4618      	mov	r0, r3
 800525a:	3710      	adds	r7, #16
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	691b      	ldr	r3, [r3, #16]
 800526e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	68da      	ldr	r2, [r3, #12]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	430a      	orrs	r2, r1
 800527c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	689a      	ldr	r2, [r3, #8]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	431a      	orrs	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	695b      	ldr	r3, [r3, #20]
 800528c:	4313      	orrs	r3, r2
 800528e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800529a:	f023 030c 	bic.w	r3, r3, #12
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	6812      	ldr	r2, [r2, #0]
 80052a2:	68f9      	ldr	r1, [r7, #12]
 80052a4:	430b      	orrs	r3, r1
 80052a6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	695b      	ldr	r3, [r3, #20]
 80052ae:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	699a      	ldr	r2, [r3, #24]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	430a      	orrs	r2, r1
 80052bc:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a52      	ldr	r2, [pc, #328]	; (800540c <UART_SetConfig+0x1ac>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d14e      	bne.n	8005366 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80052c8:	f7fe fd8e 	bl	8003de8 <HAL_RCC_GetPCLK2Freq>
 80052cc:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	4613      	mov	r3, r2
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	4413      	add	r3, r2
 80052d6:	009a      	lsls	r2, r3, #2
 80052d8:	441a      	add	r2, r3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80052e4:	4a4a      	ldr	r2, [pc, #296]	; (8005410 <UART_SetConfig+0x1b0>)
 80052e6:	fba2 2303 	umull	r2, r3, r2, r3
 80052ea:	095b      	lsrs	r3, r3, #5
 80052ec:	0119      	lsls	r1, r3, #4
 80052ee:	68ba      	ldr	r2, [r7, #8]
 80052f0:	4613      	mov	r3, r2
 80052f2:	009b      	lsls	r3, r3, #2
 80052f4:	4413      	add	r3, r2
 80052f6:	009a      	lsls	r2, r3, #2
 80052f8:	441a      	add	r2, r3
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	fbb2 f2f3 	udiv	r2, r2, r3
 8005304:	4b42      	ldr	r3, [pc, #264]	; (8005410 <UART_SetConfig+0x1b0>)
 8005306:	fba3 0302 	umull	r0, r3, r3, r2
 800530a:	095b      	lsrs	r3, r3, #5
 800530c:	2064      	movs	r0, #100	; 0x64
 800530e:	fb00 f303 	mul.w	r3, r0, r3
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	011b      	lsls	r3, r3, #4
 8005316:	3332      	adds	r3, #50	; 0x32
 8005318:	4a3d      	ldr	r2, [pc, #244]	; (8005410 <UART_SetConfig+0x1b0>)
 800531a:	fba2 2303 	umull	r2, r3, r2, r3
 800531e:	095b      	lsrs	r3, r3, #5
 8005320:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005324:	4419      	add	r1, r3
 8005326:	68ba      	ldr	r2, [r7, #8]
 8005328:	4613      	mov	r3, r2
 800532a:	009b      	lsls	r3, r3, #2
 800532c:	4413      	add	r3, r2
 800532e:	009a      	lsls	r2, r3, #2
 8005330:	441a      	add	r2, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	fbb2 f2f3 	udiv	r2, r2, r3
 800533c:	4b34      	ldr	r3, [pc, #208]	; (8005410 <UART_SetConfig+0x1b0>)
 800533e:	fba3 0302 	umull	r0, r3, r3, r2
 8005342:	095b      	lsrs	r3, r3, #5
 8005344:	2064      	movs	r0, #100	; 0x64
 8005346:	fb00 f303 	mul.w	r3, r0, r3
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	011b      	lsls	r3, r3, #4
 800534e:	3332      	adds	r3, #50	; 0x32
 8005350:	4a2f      	ldr	r2, [pc, #188]	; (8005410 <UART_SetConfig+0x1b0>)
 8005352:	fba2 2303 	umull	r2, r3, r2, r3
 8005356:	095b      	lsrs	r3, r3, #5
 8005358:	f003 020f 	and.w	r2, r3, #15
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	440a      	add	r2, r1
 8005362:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8005364:	e04d      	b.n	8005402 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8005366:	f7fe fd2b 	bl	8003dc0 <HAL_RCC_GetPCLK1Freq>
 800536a:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800536c:	68ba      	ldr	r2, [r7, #8]
 800536e:	4613      	mov	r3, r2
 8005370:	009b      	lsls	r3, r3, #2
 8005372:	4413      	add	r3, r2
 8005374:	009a      	lsls	r2, r3, #2
 8005376:	441a      	add	r2, r3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005382:	4a23      	ldr	r2, [pc, #140]	; (8005410 <UART_SetConfig+0x1b0>)
 8005384:	fba2 2303 	umull	r2, r3, r2, r3
 8005388:	095b      	lsrs	r3, r3, #5
 800538a:	0119      	lsls	r1, r3, #4
 800538c:	68ba      	ldr	r2, [r7, #8]
 800538e:	4613      	mov	r3, r2
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	4413      	add	r3, r2
 8005394:	009a      	lsls	r2, r3, #2
 8005396:	441a      	add	r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	009b      	lsls	r3, r3, #2
 800539e:	fbb2 f2f3 	udiv	r2, r2, r3
 80053a2:	4b1b      	ldr	r3, [pc, #108]	; (8005410 <UART_SetConfig+0x1b0>)
 80053a4:	fba3 0302 	umull	r0, r3, r3, r2
 80053a8:	095b      	lsrs	r3, r3, #5
 80053aa:	2064      	movs	r0, #100	; 0x64
 80053ac:	fb00 f303 	mul.w	r3, r0, r3
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	3332      	adds	r3, #50	; 0x32
 80053b6:	4a16      	ldr	r2, [pc, #88]	; (8005410 <UART_SetConfig+0x1b0>)
 80053b8:	fba2 2303 	umull	r2, r3, r2, r3
 80053bc:	095b      	lsrs	r3, r3, #5
 80053be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80053c2:	4419      	add	r1, r3
 80053c4:	68ba      	ldr	r2, [r7, #8]
 80053c6:	4613      	mov	r3, r2
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	4413      	add	r3, r2
 80053cc:	009a      	lsls	r2, r3, #2
 80053ce:	441a      	add	r2, r3
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	fbb2 f2f3 	udiv	r2, r2, r3
 80053da:	4b0d      	ldr	r3, [pc, #52]	; (8005410 <UART_SetConfig+0x1b0>)
 80053dc:	fba3 0302 	umull	r0, r3, r3, r2
 80053e0:	095b      	lsrs	r3, r3, #5
 80053e2:	2064      	movs	r0, #100	; 0x64
 80053e4:	fb00 f303 	mul.w	r3, r0, r3
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	011b      	lsls	r3, r3, #4
 80053ec:	3332      	adds	r3, #50	; 0x32
 80053ee:	4a08      	ldr	r2, [pc, #32]	; (8005410 <UART_SetConfig+0x1b0>)
 80053f0:	fba2 2303 	umull	r2, r3, r2, r3
 80053f4:	095b      	lsrs	r3, r3, #5
 80053f6:	f003 020f 	and.w	r2, r3, #15
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	440a      	add	r2, r1
 8005400:	609a      	str	r2, [r3, #8]
}
 8005402:	bf00      	nop
 8005404:	3710      	adds	r7, #16
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	40013800 	.word	0x40013800
 8005410:	51eb851f 	.word	0x51eb851f

08005414 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8005414:	b580      	push	{r7, lr}
 8005416:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005418:	4904      	ldr	r1, [pc, #16]	; (800542c <MX_FATFS_Init+0x18>)
 800541a:	4805      	ldr	r0, [pc, #20]	; (8005430 <MX_FATFS_Init+0x1c>)
 800541c:	f003 fdb0 	bl	8008f80 <FATFS_LinkDriver>
 8005420:	4603      	mov	r3, r0
 8005422:	461a      	mov	r2, r3
 8005424:	4b03      	ldr	r3, [pc, #12]	; (8005434 <MX_FATFS_Init+0x20>)
 8005426:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8005428:	bf00      	nop
 800542a:	bd80      	pop	{r7, pc}
 800542c:	200028f0 	.word	0x200028f0
 8005430:	20000010 	.word	0x20000010
 8005434:	200028f4 	.word	0x200028f4

08005438 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005438:	b480      	push	{r7}
 800543a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800543c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800543e:	4618      	mov	r0, r3
 8005440:	46bd      	mov	sp, r7
 8005442:	bc80      	pop	{r7}
 8005444:	4770      	bx	lr

08005446 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005446:	b580      	push	{r7, lr}
 8005448:	b082      	sub	sp, #8
 800544a:	af00      	add	r7, sp, #0
 800544c:	4603      	mov	r3, r0
 800544e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return SD_disk_initialize (pdrv);
 8005450:	79fb      	ldrb	r3, [r7, #7]
 8005452:	4618      	mov	r0, r3
 8005454:	f7fb fdfe 	bl	8001054 <SD_disk_initialize>
 8005458:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800545a:	4618      	mov	r0, r3
 800545c:	3708      	adds	r7, #8
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}

08005462 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005462:	b580      	push	{r7, lr}
 8005464:	b082      	sub	sp, #8
 8005466:	af00      	add	r7, sp, #0
 8005468:	4603      	mov	r3, r0
 800546a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return SD_disk_status (pdrv);
 800546c:	79fb      	ldrb	r3, [r7, #7]
 800546e:	4618      	mov	r0, r3
 8005470:	f7fb feda 	bl	8001228 <SD_disk_status>
 8005474:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8005476:	4618      	mov	r0, r3
 8005478:	3708      	adds	r7, #8
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}

0800547e <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800547e:	b580      	push	{r7, lr}
 8005480:	b084      	sub	sp, #16
 8005482:	af00      	add	r7, sp, #0
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
 8005488:	603b      	str	r3, [r7, #0]
 800548a:	4603      	mov	r3, r0
 800548c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 800548e:	7bf8      	ldrb	r0, [r7, #15]
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	68b9      	ldr	r1, [r7, #8]
 8005496:	f7fb fedb 	bl	8001250 <SD_disk_read>
 800549a:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800549c:	4618      	mov	r0, r3
 800549e:	3710      	adds	r7, #16
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{ 
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60b9      	str	r1, [r7, #8]
 80054ac:	607a      	str	r2, [r7, #4]
 80054ae:	603b      	str	r3, [r7, #0]
 80054b0:	4603      	mov	r3, r0
 80054b2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 80054b4:	7bf8      	ldrb	r0, [r7, #15]
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	68b9      	ldr	r1, [r7, #8]
 80054bc:	f7fb ff32 	bl	8001324 <SD_disk_write>
 80054c0:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}

080054ca <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80054ca:	b580      	push	{r7, lr}
 80054cc:	b082      	sub	sp, #8
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	4603      	mov	r3, r0
 80054d2:	603a      	str	r2, [r7, #0]
 80054d4:	71fb      	strb	r3, [r7, #7]
 80054d6:	460b      	mov	r3, r1
 80054d8:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl(pdrv, cmd, buff);
 80054da:	79b9      	ldrb	r1, [r7, #6]
 80054dc:	79fb      	ldrb	r3, [r7, #7]
 80054de:	683a      	ldr	r2, [r7, #0]
 80054e0:	4618      	mov	r0, r3
 80054e2:	f7fb ffa3 	bl	800142c <SD_disk_ioctl>
 80054e6:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3708      	adds	r7, #8
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	4603      	mov	r3, r0
 80054f8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80054fa:	79fb      	ldrb	r3, [r7, #7]
 80054fc:	4a08      	ldr	r2, [pc, #32]	; (8005520 <disk_status+0x30>)
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	4413      	add	r3, r2
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	79fa      	ldrb	r2, [r7, #7]
 8005508:	4905      	ldr	r1, [pc, #20]	; (8005520 <disk_status+0x30>)
 800550a:	440a      	add	r2, r1
 800550c:	7a12      	ldrb	r2, [r2, #8]
 800550e:	4610      	mov	r0, r2
 8005510:	4798      	blx	r3
 8005512:	4603      	mov	r3, r0
 8005514:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005516:	7bfb      	ldrb	r3, [r7, #15]
}
 8005518:	4618      	mov	r0, r3
 800551a:	3710      	adds	r7, #16
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}
 8005520:	200026b4 	.word	0x200026b4

08005524 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	4603      	mov	r3, r0
 800552c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800552e:	2300      	movs	r3, #0
 8005530:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8005532:	79fb      	ldrb	r3, [r7, #7]
 8005534:	4a0d      	ldr	r2, [pc, #52]	; (800556c <disk_initialize+0x48>)
 8005536:	5cd3      	ldrb	r3, [r2, r3]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d111      	bne.n	8005560 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 800553c:	79fb      	ldrb	r3, [r7, #7]
 800553e:	4a0b      	ldr	r2, [pc, #44]	; (800556c <disk_initialize+0x48>)
 8005540:	2101      	movs	r1, #1
 8005542:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005544:	79fb      	ldrb	r3, [r7, #7]
 8005546:	4a09      	ldr	r2, [pc, #36]	; (800556c <disk_initialize+0x48>)
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	4413      	add	r3, r2
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	79fa      	ldrb	r2, [r7, #7]
 8005552:	4906      	ldr	r1, [pc, #24]	; (800556c <disk_initialize+0x48>)
 8005554:	440a      	add	r2, r1
 8005556:	7a12      	ldrb	r2, [r2, #8]
 8005558:	4610      	mov	r0, r2
 800555a:	4798      	blx	r3
 800555c:	4603      	mov	r3, r0
 800555e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005560:	7bfb      	ldrb	r3, [r7, #15]
}
 8005562:	4618      	mov	r0, r3
 8005564:	3710      	adds	r7, #16
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	200026b4 	.word	0x200026b4

08005570 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005570:	b590      	push	{r4, r7, lr}
 8005572:	b087      	sub	sp, #28
 8005574:	af00      	add	r7, sp, #0
 8005576:	60b9      	str	r1, [r7, #8]
 8005578:	607a      	str	r2, [r7, #4]
 800557a:	603b      	str	r3, [r7, #0]
 800557c:	4603      	mov	r3, r0
 800557e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005580:	7bfb      	ldrb	r3, [r7, #15]
 8005582:	4a0a      	ldr	r2, [pc, #40]	; (80055ac <disk_read+0x3c>)
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	4413      	add	r3, r2
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	689c      	ldr	r4, [r3, #8]
 800558c:	7bfb      	ldrb	r3, [r7, #15]
 800558e:	4a07      	ldr	r2, [pc, #28]	; (80055ac <disk_read+0x3c>)
 8005590:	4413      	add	r3, r2
 8005592:	7a18      	ldrb	r0, [r3, #8]
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	68b9      	ldr	r1, [r7, #8]
 800559a:	47a0      	blx	r4
 800559c:	4603      	mov	r3, r0
 800559e:	75fb      	strb	r3, [r7, #23]
  return res;
 80055a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	371c      	adds	r7, #28
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd90      	pop	{r4, r7, pc}
 80055aa:	bf00      	nop
 80055ac:	200026b4 	.word	0x200026b4

080055b0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80055b0:	b590      	push	{r4, r7, lr}
 80055b2:	b087      	sub	sp, #28
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60b9      	str	r1, [r7, #8]
 80055b8:	607a      	str	r2, [r7, #4]
 80055ba:	603b      	str	r3, [r7, #0]
 80055bc:	4603      	mov	r3, r0
 80055be:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80055c0:	7bfb      	ldrb	r3, [r7, #15]
 80055c2:	4a0a      	ldr	r2, [pc, #40]	; (80055ec <disk_write+0x3c>)
 80055c4:	009b      	lsls	r3, r3, #2
 80055c6:	4413      	add	r3, r2
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	68dc      	ldr	r4, [r3, #12]
 80055cc:	7bfb      	ldrb	r3, [r7, #15]
 80055ce:	4a07      	ldr	r2, [pc, #28]	; (80055ec <disk_write+0x3c>)
 80055d0:	4413      	add	r3, r2
 80055d2:	7a18      	ldrb	r0, [r3, #8]
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	68b9      	ldr	r1, [r7, #8]
 80055da:	47a0      	blx	r4
 80055dc:	4603      	mov	r3, r0
 80055de:	75fb      	strb	r3, [r7, #23]
  return res;
 80055e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	371c      	adds	r7, #28
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd90      	pop	{r4, r7, pc}
 80055ea:	bf00      	nop
 80055ec:	200026b4 	.word	0x200026b4

080055f0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b084      	sub	sp, #16
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	4603      	mov	r3, r0
 80055f8:	603a      	str	r2, [r7, #0]
 80055fa:	71fb      	strb	r3, [r7, #7]
 80055fc:	460b      	mov	r3, r1
 80055fe:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005600:	79fb      	ldrb	r3, [r7, #7]
 8005602:	4a09      	ldr	r2, [pc, #36]	; (8005628 <disk_ioctl+0x38>)
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	4413      	add	r3, r2
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	691b      	ldr	r3, [r3, #16]
 800560c:	79fa      	ldrb	r2, [r7, #7]
 800560e:	4906      	ldr	r1, [pc, #24]	; (8005628 <disk_ioctl+0x38>)
 8005610:	440a      	add	r2, r1
 8005612:	7a10      	ldrb	r0, [r2, #8]
 8005614:	79b9      	ldrb	r1, [r7, #6]
 8005616:	683a      	ldr	r2, [r7, #0]
 8005618:	4798      	blx	r3
 800561a:	4603      	mov	r3, r0
 800561c:	73fb      	strb	r3, [r7, #15]
  return res;
 800561e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005620:	4618      	mov	r0, r3
 8005622:	3710      	adds	r7, #16
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}
 8005628:	200026b4 	.word	0x200026b4

0800562c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800562c:	b480      	push	{r7}
 800562e:	b087      	sub	sp, #28
 8005630:	af00      	add	r7, sp, #0
 8005632:	60f8      	str	r0, [r7, #12]
 8005634:	60b9      	str	r1, [r7, #8]
 8005636:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8005640:	e007      	b.n	8005652 <mem_cpy+0x26>
		*d++ = *s++;
 8005642:	693a      	ldr	r2, [r7, #16]
 8005644:	1c53      	adds	r3, r2, #1
 8005646:	613b      	str	r3, [r7, #16]
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	1c59      	adds	r1, r3, #1
 800564c:	6179      	str	r1, [r7, #20]
 800564e:	7812      	ldrb	r2, [r2, #0]
 8005650:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	1e5a      	subs	r2, r3, #1
 8005656:	607a      	str	r2, [r7, #4]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d1f2      	bne.n	8005642 <mem_cpy+0x16>
}
 800565c:	bf00      	nop
 800565e:	371c      	adds	r7, #28
 8005660:	46bd      	mov	sp, r7
 8005662:	bc80      	pop	{r7}
 8005664:	4770      	bx	lr

08005666 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005666:	b480      	push	{r7}
 8005668:	b087      	sub	sp, #28
 800566a:	af00      	add	r7, sp, #0
 800566c:	60f8      	str	r0, [r7, #12]
 800566e:	60b9      	str	r1, [r7, #8]
 8005670:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8005676:	e005      	b.n	8005684 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	1c5a      	adds	r2, r3, #1
 800567c:	617a      	str	r2, [r7, #20]
 800567e:	68ba      	ldr	r2, [r7, #8]
 8005680:	b2d2      	uxtb	r2, r2
 8005682:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	1e5a      	subs	r2, r3, #1
 8005688:	607a      	str	r2, [r7, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d1f4      	bne.n	8005678 <mem_set+0x12>
}
 800568e:	bf00      	nop
 8005690:	371c      	adds	r7, #28
 8005692:	46bd      	mov	sp, r7
 8005694:	bc80      	pop	{r7}
 8005696:	4770      	bx	lr

08005698 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8005698:	b480      	push	{r7}
 800569a:	b089      	sub	sp, #36	; 0x24
 800569c:	af00      	add	r7, sp, #0
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	60b9      	str	r1, [r7, #8]
 80056a2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	61fb      	str	r3, [r7, #28]
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80056ac:	2300      	movs	r3, #0
 80056ae:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 80056b0:	bf00      	nop
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	1e5a      	subs	r2, r3, #1
 80056b6:	607a      	str	r2, [r7, #4]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d00d      	beq.n	80056d8 <mem_cmp+0x40>
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	1c5a      	adds	r2, r3, #1
 80056c0:	61fa      	str	r2, [r7, #28]
 80056c2:	781b      	ldrb	r3, [r3, #0]
 80056c4:	4619      	mov	r1, r3
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	1c5a      	adds	r2, r3, #1
 80056ca:	61ba      	str	r2, [r7, #24]
 80056cc:	781b      	ldrb	r3, [r3, #0]
 80056ce:	1acb      	subs	r3, r1, r3
 80056d0:	617b      	str	r3, [r7, #20]
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d0ec      	beq.n	80056b2 <mem_cmp+0x1a>
	return r;
 80056d8:	697b      	ldr	r3, [r7, #20]
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3724      	adds	r7, #36	; 0x24
 80056de:	46bd      	mov	sp, r7
 80056e0:	bc80      	pop	{r7}
 80056e2:	4770      	bx	lr

080056e4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
 80056ec:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80056ee:	e002      	b.n	80056f6 <chk_chr+0x12>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	3301      	adds	r3, #1
 80056f4:	607b      	str	r3, [r7, #4]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d005      	beq.n	800570a <chk_chr+0x26>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	781b      	ldrb	r3, [r3, #0]
 8005702:	461a      	mov	r2, r3
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	4293      	cmp	r3, r2
 8005708:	d1f2      	bne.n	80056f0 <chk_chr+0xc>
	return *str;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	781b      	ldrb	r3, [r3, #0]
}
 800570e:	4618      	mov	r0, r3
 8005710:	370c      	adds	r7, #12
 8005712:	46bd      	mov	sp, r7
 8005714:	bc80      	pop	{r7}
 8005716:	4770      	bx	lr

08005718 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005718:	b480      	push	{r7}
 800571a:	b085      	sub	sp, #20
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005722:	2300      	movs	r3, #0
 8005724:	60bb      	str	r3, [r7, #8]
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	60fb      	str	r3, [r7, #12]
 800572a:	e03d      	b.n	80057a8 <chk_lock+0x90>
		if (Files[i].fs) {	/* Existing entry */
 800572c:	4932      	ldr	r1, [pc, #200]	; (80057f8 <chk_lock+0xe0>)
 800572e:	68fa      	ldr	r2, [r7, #12]
 8005730:	4613      	mov	r3, r2
 8005732:	005b      	lsls	r3, r3, #1
 8005734:	4413      	add	r3, r2
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	440b      	add	r3, r1
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d02e      	beq.n	800579e <chk_lock+0x86>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8005740:	492d      	ldr	r1, [pc, #180]	; (80057f8 <chk_lock+0xe0>)
 8005742:	68fa      	ldr	r2, [r7, #12]
 8005744:	4613      	mov	r3, r2
 8005746:	005b      	lsls	r3, r3, #1
 8005748:	4413      	add	r3, r2
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	440b      	add	r3, r1
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	429a      	cmp	r2, r3
 800575a:	d122      	bne.n	80057a2 <chk_lock+0x8a>
				Files[i].clu == dp->sclust &&
 800575c:	4926      	ldr	r1, [pc, #152]	; (80057f8 <chk_lock+0xe0>)
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	4613      	mov	r3, r2
 8005762:	005b      	lsls	r3, r3, #1
 8005764:	4413      	add	r3, r2
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	440b      	add	r3, r1
 800576a:	3304      	adds	r3, #4
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005774:	3308      	adds	r3, #8
 8005776:	681b      	ldr	r3, [r3, #0]
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8005778:	429a      	cmp	r2, r3
 800577a:	d112      	bne.n	80057a2 <chk_lock+0x8a>
				Files[i].idx == dp->index) break;
 800577c:	491e      	ldr	r1, [pc, #120]	; (80057f8 <chk_lock+0xe0>)
 800577e:	68fa      	ldr	r2, [r7, #12]
 8005780:	4613      	mov	r3, r2
 8005782:	005b      	lsls	r3, r3, #1
 8005784:	4413      	add	r3, r2
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	440b      	add	r3, r1
 800578a:	3308      	adds	r3, #8
 800578c:	881a      	ldrh	r2, [r3, #0]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005794:	3306      	adds	r3, #6
 8005796:	881b      	ldrh	r3, [r3, #0]
				Files[i].clu == dp->sclust &&
 8005798:	429a      	cmp	r2, r3
 800579a:	d102      	bne.n	80057a2 <chk_lock+0x8a>
				Files[i].idx == dp->index) break;
 800579c:	e007      	b.n	80057ae <chk_lock+0x96>
		} else {			/* Blank entry */
			be = 1;
 800579e:	2301      	movs	r3, #1
 80057a0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	3301      	adds	r3, #1
 80057a6:	60fb      	str	r3, [r7, #12]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d9be      	bls.n	800572c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d109      	bne.n	80057c8 <chk_lock+0xb0>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d102      	bne.n	80057c0 <chk_lock+0xa8>
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b02      	cmp	r3, #2
 80057be:	d101      	bne.n	80057c4 <chk_lock+0xac>
 80057c0:	2300      	movs	r3, #0
 80057c2:	e013      	b.n	80057ec <chk_lock+0xd4>
 80057c4:	2312      	movs	r3, #18
 80057c6:	e011      	b.n	80057ec <chk_lock+0xd4>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10b      	bne.n	80057e6 <chk_lock+0xce>
 80057ce:	490a      	ldr	r1, [pc, #40]	; (80057f8 <chk_lock+0xe0>)
 80057d0:	68fa      	ldr	r2, [r7, #12]
 80057d2:	4613      	mov	r3, r2
 80057d4:	005b      	lsls	r3, r3, #1
 80057d6:	4413      	add	r3, r2
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	440b      	add	r3, r1
 80057dc:	330a      	adds	r3, #10
 80057de:	881b      	ldrh	r3, [r3, #0]
 80057e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057e4:	d101      	bne.n	80057ea <chk_lock+0xd2>
 80057e6:	2310      	movs	r3, #16
 80057e8:	e000      	b.n	80057ec <chk_lock+0xd4>
 80057ea:	2300      	movs	r3, #0
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3714      	adds	r7, #20
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bc80      	pop	{r7}
 80057f4:	4770      	bx	lr
 80057f6:	bf00      	nop
 80057f8:	2000249c 	.word	0x2000249c

080057fc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005802:	2300      	movs	r3, #0
 8005804:	607b      	str	r3, [r7, #4]
 8005806:	e002      	b.n	800580e <enq_lock+0x12>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	3301      	adds	r3, #1
 800580c:	607b      	str	r3, [r7, #4]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2b01      	cmp	r3, #1
 8005812:	d809      	bhi.n	8005828 <enq_lock+0x2c>
 8005814:	490a      	ldr	r1, [pc, #40]	; (8005840 <enq_lock+0x44>)
 8005816:	687a      	ldr	r2, [r7, #4]
 8005818:	4613      	mov	r3, r2
 800581a:	005b      	lsls	r3, r3, #1
 800581c:	4413      	add	r3, r2
 800581e:	009b      	lsls	r3, r3, #2
 8005820:	440b      	add	r3, r1
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d1ef      	bne.n	8005808 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2b02      	cmp	r3, #2
 800582c:	bf14      	ite	ne
 800582e:	2301      	movne	r3, #1
 8005830:	2300      	moveq	r3, #0
 8005832:	b2db      	uxtb	r3, r3
}
 8005834:	4618      	mov	r0, r3
 8005836:	370c      	adds	r7, #12
 8005838:	46bd      	mov	sp, r7
 800583a:	bc80      	pop	{r7}
 800583c:	4770      	bx	lr
 800583e:	bf00      	nop
 8005840:	2000249c 	.word	0x2000249c

08005844 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005844:	b480      	push	{r7}
 8005846:	b085      	sub	sp, #20
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800584e:	2300      	movs	r3, #0
 8005850:	60fb      	str	r3, [r7, #12]
 8005852:	e030      	b.n	80058b6 <inc_lock+0x72>
		if (Files[i].fs == dp->fs &&
 8005854:	495a      	ldr	r1, [pc, #360]	; (80059c0 <inc_lock+0x17c>)
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	4613      	mov	r3, r2
 800585a:	005b      	lsls	r3, r3, #1
 800585c:	4413      	add	r3, r2
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	440b      	add	r3, r1
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	429a      	cmp	r2, r3
 800586e:	d11f      	bne.n	80058b0 <inc_lock+0x6c>
			Files[i].clu == dp->sclust &&
 8005870:	4953      	ldr	r1, [pc, #332]	; (80059c0 <inc_lock+0x17c>)
 8005872:	68fa      	ldr	r2, [r7, #12]
 8005874:	4613      	mov	r3, r2
 8005876:	005b      	lsls	r3, r3, #1
 8005878:	4413      	add	r3, r2
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	440b      	add	r3, r1
 800587e:	3304      	adds	r3, #4
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005888:	3308      	adds	r3, #8
 800588a:	681b      	ldr	r3, [r3, #0]
		if (Files[i].fs == dp->fs &&
 800588c:	429a      	cmp	r2, r3
 800588e:	d10f      	bne.n	80058b0 <inc_lock+0x6c>
			Files[i].idx == dp->index) break;
 8005890:	494b      	ldr	r1, [pc, #300]	; (80059c0 <inc_lock+0x17c>)
 8005892:	68fa      	ldr	r2, [r7, #12]
 8005894:	4613      	mov	r3, r2
 8005896:	005b      	lsls	r3, r3, #1
 8005898:	4413      	add	r3, r2
 800589a:	009b      	lsls	r3, r3, #2
 800589c:	440b      	add	r3, r1
 800589e:	3308      	adds	r3, #8
 80058a0:	881a      	ldrh	r2, [r3, #0]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058a8:	3306      	adds	r3, #6
 80058aa:	881b      	ldrh	r3, [r3, #0]
			Files[i].clu == dp->sclust &&
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d006      	beq.n	80058be <inc_lock+0x7a>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	3301      	adds	r3, #1
 80058b4:	60fb      	str	r3, [r7, #12]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d9cb      	bls.n	8005854 <inc_lock+0x10>
 80058bc:	e000      	b.n	80058c0 <inc_lock+0x7c>
			Files[i].idx == dp->index) break;
 80058be:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2b02      	cmp	r3, #2
 80058c4:	d14a      	bne.n	800595c <inc_lock+0x118>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80058c6:	2300      	movs	r3, #0
 80058c8:	60fb      	str	r3, [r7, #12]
 80058ca:	e002      	b.n	80058d2 <inc_lock+0x8e>
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	3301      	adds	r3, #1
 80058d0:	60fb      	str	r3, [r7, #12]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d809      	bhi.n	80058ec <inc_lock+0xa8>
 80058d8:	4939      	ldr	r1, [pc, #228]	; (80059c0 <inc_lock+0x17c>)
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	4613      	mov	r3, r2
 80058de:	005b      	lsls	r3, r3, #1
 80058e0:	4413      	add	r3, r2
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	440b      	add	r3, r1
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d1ef      	bne.n	80058cc <inc_lock+0x88>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2b02      	cmp	r3, #2
 80058f0:	d101      	bne.n	80058f6 <inc_lock+0xb2>
 80058f2:	2300      	movs	r3, #0
 80058f4:	e05f      	b.n	80059b6 <inc_lock+0x172>
		Files[i].fs = dp->fs;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058fc:	6819      	ldr	r1, [r3, #0]
 80058fe:	4830      	ldr	r0, [pc, #192]	; (80059c0 <inc_lock+0x17c>)
 8005900:	68fa      	ldr	r2, [r7, #12]
 8005902:	4613      	mov	r3, r2
 8005904:	005b      	lsls	r3, r3, #1
 8005906:	4413      	add	r3, r2
 8005908:	009b      	lsls	r3, r3, #2
 800590a:	4403      	add	r3, r0
 800590c:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005914:	3308      	adds	r3, #8
 8005916:	6819      	ldr	r1, [r3, #0]
 8005918:	4829      	ldr	r0, [pc, #164]	; (80059c0 <inc_lock+0x17c>)
 800591a:	68fa      	ldr	r2, [r7, #12]
 800591c:	4613      	mov	r3, r2
 800591e:	005b      	lsls	r3, r3, #1
 8005920:	4413      	add	r3, r2
 8005922:	009b      	lsls	r3, r3, #2
 8005924:	4403      	add	r3, r0
 8005926:	3304      	adds	r3, #4
 8005928:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005930:	3306      	adds	r3, #6
 8005932:	8818      	ldrh	r0, [r3, #0]
 8005934:	4922      	ldr	r1, [pc, #136]	; (80059c0 <inc_lock+0x17c>)
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	4613      	mov	r3, r2
 800593a:	005b      	lsls	r3, r3, #1
 800593c:	4413      	add	r3, r2
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	440b      	add	r3, r1
 8005942:	3308      	adds	r3, #8
 8005944:	4602      	mov	r2, r0
 8005946:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8005948:	491d      	ldr	r1, [pc, #116]	; (80059c0 <inc_lock+0x17c>)
 800594a:	68fa      	ldr	r2, [r7, #12]
 800594c:	4613      	mov	r3, r2
 800594e:	005b      	lsls	r3, r3, #1
 8005950:	4413      	add	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	440b      	add	r3, r1
 8005956:	330a      	adds	r3, #10
 8005958:	2200      	movs	r2, #0
 800595a:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00c      	beq.n	800597c <inc_lock+0x138>
 8005962:	4917      	ldr	r1, [pc, #92]	; (80059c0 <inc_lock+0x17c>)
 8005964:	68fa      	ldr	r2, [r7, #12]
 8005966:	4613      	mov	r3, r2
 8005968:	005b      	lsls	r3, r3, #1
 800596a:	4413      	add	r3, r2
 800596c:	009b      	lsls	r3, r3, #2
 800596e:	440b      	add	r3, r1
 8005970:	330a      	adds	r3, #10
 8005972:	881b      	ldrh	r3, [r3, #0]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d001      	beq.n	800597c <inc_lock+0x138>
 8005978:	2300      	movs	r3, #0
 800597a:	e01c      	b.n	80059b6 <inc_lock+0x172>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10b      	bne.n	800599a <inc_lock+0x156>
 8005982:	490f      	ldr	r1, [pc, #60]	; (80059c0 <inc_lock+0x17c>)
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	4613      	mov	r3, r2
 8005988:	005b      	lsls	r3, r3, #1
 800598a:	4413      	add	r3, r2
 800598c:	009b      	lsls	r3, r3, #2
 800598e:	440b      	add	r3, r1
 8005990:	330a      	adds	r3, #10
 8005992:	881b      	ldrh	r3, [r3, #0]
 8005994:	3301      	adds	r3, #1
 8005996:	b299      	uxth	r1, r3
 8005998:	e001      	b.n	800599e <inc_lock+0x15a>
 800599a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800599e:	4808      	ldr	r0, [pc, #32]	; (80059c0 <inc_lock+0x17c>)
 80059a0:	68fa      	ldr	r2, [r7, #12]
 80059a2:	4613      	mov	r3, r2
 80059a4:	005b      	lsls	r3, r3, #1
 80059a6:	4413      	add	r3, r2
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	4403      	add	r3, r0
 80059ac:	330a      	adds	r3, #10
 80059ae:	460a      	mov	r2, r1
 80059b0:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	3301      	adds	r3, #1
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3714      	adds	r7, #20
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bc80      	pop	{r7}
 80059be:	4770      	bx	lr
 80059c0:	2000249c 	.word	0x2000249c

080059c4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b085      	sub	sp, #20
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80059cc:	2300      	movs	r3, #0
 80059ce:	60fb      	str	r3, [r7, #12]
 80059d0:	e016      	b.n	8005a00 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80059d2:	490f      	ldr	r1, [pc, #60]	; (8005a10 <clear_lock+0x4c>)
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	4613      	mov	r3, r2
 80059d8:	005b      	lsls	r3, r3, #1
 80059da:	4413      	add	r3, r2
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	440b      	add	r3, r1
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	687a      	ldr	r2, [r7, #4]
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d108      	bne.n	80059fa <clear_lock+0x36>
 80059e8:	4909      	ldr	r1, [pc, #36]	; (8005a10 <clear_lock+0x4c>)
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	4613      	mov	r3, r2
 80059ee:	005b      	lsls	r3, r3, #1
 80059f0:	4413      	add	r3, r2
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	440b      	add	r3, r1
 80059f6:	2200      	movs	r2, #0
 80059f8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	3301      	adds	r3, #1
 80059fe:	60fb      	str	r3, [r7, #12]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d9e5      	bls.n	80059d2 <clear_lock+0xe>
	}
}
 8005a06:	bf00      	nop
 8005a08:	3714      	adds	r7, #20
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bc80      	pop	{r7}
 8005a0e:	4770      	bx	lr
 8005a10:	2000249c 	.word	0x2000249c

08005a14 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b086      	sub	sp, #24
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a26:	3304      	adds	r3, #4
 8005a28:	781b      	ldrb	r3, [r3, #0]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d047      	beq.n	8005abe <sync_window+0xaa>
		wsect = fs->winsect;	/* Current sector number */
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005a34:	330c      	adds	r3, #12
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a40:	3301      	adds	r3, #1
 8005a42:	7818      	ldrb	r0, [r3, #0]
 8005a44:	6879      	ldr	r1, [r7, #4]
 8005a46:	2301      	movs	r3, #1
 8005a48:	697a      	ldr	r2, [r7, #20]
 8005a4a:	f7ff fdb1 	bl	80055b0 <disk_write>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d002      	beq.n	8005a5a <sync_window+0x46>
			res = FR_DISK_ERR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	73fb      	strb	r3, [r7, #15]
 8005a58:	e031      	b.n	8005abe <sync_window+0xaa>
		} else {
			fs->wflag = 0;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a60:	3304      	adds	r3, #4
 8005a62:	2200      	movs	r2, #0
 8005a64:	701a      	strb	r2, [r3, #0]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	697a      	ldr	r2, [r7, #20]
 8005a70:	1ad2      	subs	r2, r2, r3
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a78:	3318      	adds	r3, #24
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d21e      	bcs.n	8005abe <sync_window+0xaa>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a86:	3303      	adds	r3, #3
 8005a88:	781b      	ldrb	r3, [r3, #0]
 8005a8a:	613b      	str	r3, [r7, #16]
 8005a8c:	e014      	b.n	8005ab8 <sync_window+0xa4>
					wsect += fs->fsize;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a94:	3318      	adds	r3, #24
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	697a      	ldr	r2, [r7, #20]
 8005a9a:	4413      	add	r3, r2
 8005a9c:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005aa4:	3301      	adds	r3, #1
 8005aa6:	7818      	ldrb	r0, [r3, #0]
 8005aa8:	6879      	ldr	r1, [r7, #4]
 8005aaa:	2301      	movs	r3, #1
 8005aac:	697a      	ldr	r2, [r7, #20]
 8005aae:	f7ff fd7f 	bl	80055b0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	613b      	str	r3, [r7, #16]
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d8e7      	bhi.n	8005a8e <sync_window+0x7a>
				}
			}
		}
	}
	return res;
 8005abe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3718      	adds	r7, #24
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b084      	sub	sp, #16
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
 8005ad0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005adc:	330c      	adds	r3, #12
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	683a      	ldr	r2, [r7, #0]
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	d01f      	beq.n	8005b26 <move_window+0x5e>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f7ff ff94 	bl	8005a14 <sync_window>
 8005aec:	4603      	mov	r3, r0
 8005aee:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005af0:	7bfb      	ldrb	r3, [r7, #15]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d117      	bne.n	8005b26 <move_window+0x5e>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005afc:	3301      	adds	r3, #1
 8005afe:	7818      	ldrb	r0, [r3, #0]
 8005b00:	6879      	ldr	r1, [r7, #4]
 8005b02:	2301      	movs	r3, #1
 8005b04:	683a      	ldr	r2, [r7, #0]
 8005b06:	f7ff fd33 	bl	8005570 <disk_read>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d004      	beq.n	8005b1a <move_window+0x52>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005b10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005b14:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005b20:	330c      	adds	r3, #12
 8005b22:	683a      	ldr	r2, [r7, #0]
 8005b24:	601a      	str	r2, [r3, #0]
		}
	}
	return res;
 8005b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f7ff ff6b 	bl	8005a14 <sync_window>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8005b42:	7bfb      	ldrb	r3, [r7, #15]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	f040 80bd 	bne.w	8005cc4 <sync_fs+0x194>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b50:	781b      	ldrb	r3, [r3, #0]
 8005b52:	2b03      	cmp	r3, #3
 8005b54:	f040 80a7 	bne.w	8005ca6 <sync_fs+0x176>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b5e:	3305      	adds	r3, #5
 8005b60:	781b      	ldrb	r3, [r3, #0]
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	f040 809f 	bne.w	8005ca6 <sync_fs+0x176>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b70:	330a      	adds	r3, #10
 8005b72:	881b      	ldrh	r3, [r3, #0]
 8005b74:	461a      	mov	r2, r3
 8005b76:	2100      	movs	r1, #0
 8005b78:	f7ff fd75 	bl	8005666 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2255      	movs	r2, #85	; 0x55
 8005b80:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	22aa      	movs	r2, #170	; 0xaa
 8005b88:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2252      	movs	r2, #82	; 0x52
 8005b90:	701a      	strb	r2, [r3, #0]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2252      	movs	r2, #82	; 0x52
 8005b96:	705a      	strb	r2, [r3, #1]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2261      	movs	r2, #97	; 0x61
 8005b9c:	709a      	strb	r2, [r3, #2]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2241      	movs	r2, #65	; 0x41
 8005ba2:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2272      	movs	r2, #114	; 0x72
 8005ba8:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2272      	movs	r2, #114	; 0x72
 8005bb0:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2241      	movs	r2, #65	; 0x41
 8005bb8:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2261      	movs	r2, #97	; 0x61
 8005bc0:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bca:	3310      	adds	r3, #16
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	b2da      	uxtb	r2, r3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bdc:	3310      	adds	r3, #16
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	0a1b      	lsrs	r3, r3, #8
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	b2da      	uxtb	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bf4:	3310      	adds	r3, #16
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	0c1b      	lsrs	r3, r3, #16
 8005bfa:	b2da      	uxtb	r2, r3
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c08:	3310      	adds	r3, #16
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	0e1b      	lsrs	r3, r3, #24
 8005c0e:	b2da      	uxtb	r2, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c1c:	330c      	adds	r3, #12
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	b2da      	uxtb	r2, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c2e:	330c      	adds	r3, #12
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	b29b      	uxth	r3, r3
 8005c34:	0a1b      	lsrs	r3, r3, #8
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	b2da      	uxtb	r2, r3
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c46:	330c      	adds	r3, #12
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	0c1b      	lsrs	r3, r3, #16
 8005c4c:	b2da      	uxtb	r2, r3
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c5a:	330c      	adds	r3, #12
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	0e1b      	lsrs	r3, r3, #24
 8005c60:	b2da      	uxtb	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c6e:	331c      	adds	r3, #28
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	1c5a      	adds	r2, r3, #1
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005c7a:	330c      	adds	r3, #12
 8005c7c:	601a      	str	r2, [r3, #0]
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c84:	3301      	adds	r3, #1
 8005c86:	7818      	ldrb	r0, [r3, #0]
 8005c88:	6879      	ldr	r1, [r7, #4]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005c90:	330c      	adds	r3, #12
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	2301      	movs	r3, #1
 8005c96:	f7ff fc8b 	bl	80055b0 <disk_write>
			fs->fsi_flag = 0;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ca0:	3305      	adds	r3, #5
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	701a      	strb	r2, [r3, #0]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cac:	3301      	adds	r3, #1
 8005cae:	781b      	ldrb	r3, [r3, #0]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	2100      	movs	r1, #0
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f7ff fc9b 	bl	80055f0 <disk_ioctl>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d001      	beq.n	8005cc4 <sync_fs+0x194>
			res = FR_DISK_ERR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3710      	adds	r7, #16
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}

08005cce <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005cce:	b480      	push	{r7}
 8005cd0:	b083      	sub	sp, #12
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	6078      	str	r0, [r7, #4]
 8005cd6:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	3b02      	subs	r3, #2
 8005cdc:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ce4:	3314      	adds	r3, #20
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	3b02      	subs	r3, #2
 8005cea:	683a      	ldr	r2, [r7, #0]
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d301      	bcc.n	8005cf4 <clust2sect+0x26>
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	e00e      	b.n	8005d12 <clust2sect+0x44>
	return clst * fs->csize + fs->database;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cfa:	3302      	adds	r3, #2
 8005cfc:	781b      	ldrb	r3, [r3, #0]
 8005cfe:	461a      	mov	r2, r3
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	fb03 f202 	mul.w	r2, r3, r2
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005d0c:	3308      	adds	r3, #8
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4413      	add	r3, r2
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	370c      	adds	r7, #12
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bc80      	pop	{r7}
 8005d1a:	4770      	bx	lr

08005d1c <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b086      	sub	sp, #24
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d907      	bls.n	8005d3c <get_fat+0x20>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d32:	3314      	adds	r3, #20
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	d302      	bcc.n	8005d42 <get_fat+0x26>
		val = 1;	/* Internal error */
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	617b      	str	r3, [r7, #20]
 8005d40:	e0e9      	b.n	8005f16 <get_fat+0x1fa>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005d42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d46:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d4e:	781b      	ldrb	r3, [r3, #0]
 8005d50:	2b02      	cmp	r3, #2
 8005d52:	d068      	beq.n	8005e26 <get_fat+0x10a>
 8005d54:	2b03      	cmp	r3, #3
 8005d56:	f000 8099 	beq.w	8005e8c <get_fat+0x170>
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	f040 80d1 	bne.w	8005f02 <get_fat+0x1e6>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	60fb      	str	r3, [r7, #12]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	085b      	lsrs	r3, r3, #1
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	4413      	add	r3, r2
 8005d6c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d7c:	330a      	adds	r3, #10
 8005d7e:	881b      	ldrh	r3, [r3, #0]
 8005d80:	4619      	mov	r1, r3
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d88:	4413      	add	r3, r2
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f7ff fe9b 	bl	8005ac8 <move_window>
 8005d92:	4603      	mov	r3, r0
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	f040 80b7 	bne.w	8005f08 <get_fat+0x1ec>
			wc = fs->win.d8[bc++ % SS(fs)];
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	1c5a      	adds	r2, r3, #1
 8005d9e:	60fa      	str	r2, [r7, #12]
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005da6:	320a      	adds	r2, #10
 8005da8:	8812      	ldrh	r2, [r2, #0]
 8005daa:	fbb3 f1f2 	udiv	r1, r3, r2
 8005dae:	fb02 f201 	mul.w	r2, r2, r1
 8005db2:	1a9b      	subs	r3, r3, r2
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	5cd3      	ldrb	r3, [r2, r3]
 8005db8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005dc8:	330a      	adds	r3, #10
 8005dca:	881b      	ldrh	r3, [r3, #0]
 8005dcc:	4619      	mov	r1, r3
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	fbb3 f3f1 	udiv	r3, r3, r1
 8005dd4:	4413      	add	r3, r2
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f7ff fe75 	bl	8005ac8 <move_window>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	f040 8093 	bne.w	8005f0c <get_fat+0x1f0>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005dec:	330a      	adds	r3, #10
 8005dee:	881b      	ldrh	r3, [r3, #0]
 8005df0:	461a      	mov	r2, r3
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	fbb3 f1f2 	udiv	r1, r3, r2
 8005df8:	fb02 f201 	mul.w	r2, r2, r1
 8005dfc:	1a9b      	subs	r3, r3, r2
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	5cd3      	ldrb	r3, [r2, r3]
 8005e02:	021b      	lsls	r3, r3, #8
 8005e04:	461a      	mov	r2, r3
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	f003 0301 	and.w	r3, r3, #1
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d002      	beq.n	8005e1c <get_fat+0x100>
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	091b      	lsrs	r3, r3, #4
 8005e1a:	e002      	b.n	8005e22 <get_fat+0x106>
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e22:	617b      	str	r3, [r7, #20]
			break;
 8005e24:	e077      	b.n	8005f16 <get_fat+0x1fa>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e34:	330a      	adds	r3, #10
 8005e36:	881b      	ldrh	r3, [r3, #0]
 8005e38:	085b      	lsrs	r3, r3, #1
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	fbb3 f3f1 	udiv	r3, r3, r1
 8005e44:	4413      	add	r3, r2
 8005e46:	4619      	mov	r1, r3
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f7ff fe3d 	bl	8005ac8 <move_window>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d15d      	bne.n	8005f10 <get_fat+0x1f4>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	005a      	lsls	r2, r3, #1
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e5e:	330a      	adds	r3, #10
 8005e60:	881b      	ldrh	r3, [r3, #0]
 8005e62:	fbb2 f1f3 	udiv	r1, r2, r3
 8005e66:	fb03 f301 	mul.w	r3, r3, r1
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	687a      	ldr	r2, [r7, #4]
 8005e6e:	4413      	add	r3, r2
 8005e70:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	3301      	adds	r3, #1
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	021b      	lsls	r3, r3, #8
 8005e7a:	b21a      	sxth	r2, r3
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	781b      	ldrb	r3, [r3, #0]
 8005e80:	b21b      	sxth	r3, r3
 8005e82:	4313      	orrs	r3, r2
 8005e84:	b21b      	sxth	r3, r3
 8005e86:	b29b      	uxth	r3, r3
 8005e88:	617b      	str	r3, [r7, #20]
			break;
 8005e8a:	e044      	b.n	8005f16 <get_fat+0x1fa>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e9a:	330a      	adds	r3, #10
 8005e9c:	881b      	ldrh	r3, [r3, #0]
 8005e9e:	089b      	lsrs	r3, r3, #2
 8005ea0:	b29b      	uxth	r3, r3
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	fbb3 f3f1 	udiv	r3, r3, r1
 8005eaa:	4413      	add	r3, r2
 8005eac:	4619      	mov	r1, r3
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f7ff fe0a 	bl	8005ac8 <move_window>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d12c      	bne.n	8005f14 <get_fat+0x1f8>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	009a      	lsls	r2, r3, #2
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ec4:	330a      	adds	r3, #10
 8005ec6:	881b      	ldrh	r3, [r3, #0]
 8005ec8:	fbb2 f1f3 	udiv	r1, r2, r3
 8005ecc:	fb03 f301 	mul.w	r3, r3, r1
 8005ed0:	1ad3      	subs	r3, r2, r3
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	4413      	add	r3, r2
 8005ed6:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	3303      	adds	r3, #3
 8005edc:	781b      	ldrb	r3, [r3, #0]
 8005ede:	061a      	lsls	r2, r3, #24
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	3302      	adds	r3, #2
 8005ee4:	781b      	ldrb	r3, [r3, #0]
 8005ee6:	041b      	lsls	r3, r3, #16
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	693a      	ldr	r2, [r7, #16]
 8005eec:	3201      	adds	r2, #1
 8005eee:	7812      	ldrb	r2, [r2, #0]
 8005ef0:	0212      	lsls	r2, r2, #8
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	693a      	ldr	r2, [r7, #16]
 8005ef6:	7812      	ldrb	r2, [r2, #0]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005efe:	617b      	str	r3, [r7, #20]
			break;
 8005f00:	e009      	b.n	8005f16 <get_fat+0x1fa>

		default:
			val = 1;	/* Internal error */
 8005f02:	2301      	movs	r3, #1
 8005f04:	617b      	str	r3, [r7, #20]
 8005f06:	e006      	b.n	8005f16 <get_fat+0x1fa>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005f08:	bf00      	nop
 8005f0a:	e004      	b.n	8005f16 <get_fat+0x1fa>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005f0c:	bf00      	nop
 8005f0e:	e002      	b.n	8005f16 <get_fat+0x1fa>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005f10:	bf00      	nop
 8005f12:	e000      	b.n	8005f16 <get_fat+0x1fa>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005f14:	bf00      	nop
		}
	}

	return val;
 8005f16:	697b      	ldr	r3, [r7, #20]
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3718      	adds	r7, #24
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b088      	sub	sp, #32
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d907      	bls.n	8005f42 <put_fat+0x22>
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f38:	3314      	adds	r3, #20
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68ba      	ldr	r2, [r7, #8]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d302      	bcc.n	8005f48 <put_fat+0x28>
		res = FR_INT_ERR;
 8005f42:	2302      	movs	r3, #2
 8005f44:	77fb      	strb	r3, [r7, #31]
 8005f46:	e143      	b.n	80061d0 <put_fat+0x2b0>

	} else {
		switch (fs->fs_type) {
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f4e:	781b      	ldrb	r3, [r3, #0]
 8005f50:	2b02      	cmp	r3, #2
 8005f52:	f000 809a 	beq.w	800608a <put_fat+0x16a>
 8005f56:	2b03      	cmp	r3, #3
 8005f58:	f000 80d3 	beq.w	8006102 <put_fat+0x1e2>
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	f040 812d 	bne.w	80061bc <put_fat+0x29c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	617b      	str	r3, [r7, #20]
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	085b      	lsrs	r3, r3, #1
 8005f6a:	697a      	ldr	r2, [r7, #20]
 8005f6c:	4413      	add	r3, r2
 8005f6e:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f7e:	330a      	adds	r3, #10
 8005f80:	881b      	ldrh	r3, [r3, #0]
 8005f82:	4619      	mov	r1, r3
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	fbb3 f3f1 	udiv	r3, r3, r1
 8005f8a:	4413      	add	r3, r2
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	68f8      	ldr	r0, [r7, #12]
 8005f90:	f7ff fd9a 	bl	8005ac8 <move_window>
 8005f94:	4603      	mov	r3, r0
 8005f96:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005f98:	7ffb      	ldrb	r3, [r7, #31]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	f040 8111 	bne.w	80061c2 <put_fat+0x2a2>
			p = &fs->win.d8[bc++ % SS(fs)];
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	1c5a      	adds	r2, r3, #1
 8005fa4:	617a      	str	r2, [r7, #20]
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005fac:	320a      	adds	r2, #10
 8005fae:	8812      	ldrh	r2, [r2, #0]
 8005fb0:	fbb3 f1f2 	udiv	r1, r3, r2
 8005fb4:	fb02 f201 	mul.w	r2, r2, r1
 8005fb8:	1a9b      	subs	r3, r3, r2
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	4413      	add	r3, r2
 8005fbe:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	f003 0301 	and.w	r3, r3, #1
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d00d      	beq.n	8005fe6 <put_fat+0xc6>
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	781b      	ldrb	r3, [r3, #0]
 8005fce:	b25b      	sxtb	r3, r3
 8005fd0:	f003 030f 	and.w	r3, r3, #15
 8005fd4:	b25a      	sxtb	r2, r3
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	011b      	lsls	r3, r3, #4
 8005fdc:	b25b      	sxtb	r3, r3
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	b25b      	sxtb	r3, r3
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	e001      	b.n	8005fea <put_fat+0xca>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	69ba      	ldr	r2, [r7, #24]
 8005fec:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ff4:	3304      	adds	r3, #4
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	701a      	strb	r2, [r3, #0]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006008:	330a      	adds	r3, #10
 800600a:	881b      	ldrh	r3, [r3, #0]
 800600c:	4619      	mov	r1, r3
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	fbb3 f3f1 	udiv	r3, r3, r1
 8006014:	4413      	add	r3, r2
 8006016:	4619      	mov	r1, r3
 8006018:	68f8      	ldr	r0, [r7, #12]
 800601a:	f7ff fd55 	bl	8005ac8 <move_window>
 800601e:	4603      	mov	r3, r0
 8006020:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006022:	7ffb      	ldrb	r3, [r7, #31]
 8006024:	2b00      	cmp	r3, #0
 8006026:	f040 80ce 	bne.w	80061c6 <put_fat+0x2a6>
			p = &fs->win.d8[bc % SS(fs)];
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006030:	330a      	adds	r3, #10
 8006032:	881b      	ldrh	r3, [r3, #0]
 8006034:	461a      	mov	r2, r3
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	fbb3 f1f2 	udiv	r1, r3, r2
 800603c:	fb02 f201 	mul.w	r2, r2, r1
 8006040:	1a9b      	subs	r3, r3, r2
 8006042:	68fa      	ldr	r2, [r7, #12]
 8006044:	4413      	add	r3, r2
 8006046:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	2b00      	cmp	r3, #0
 8006050:	d003      	beq.n	800605a <put_fat+0x13a>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	091b      	lsrs	r3, r3, #4
 8006056:	b2db      	uxtb	r3, r3
 8006058:	e00e      	b.n	8006078 <put_fat+0x158>
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	781b      	ldrb	r3, [r3, #0]
 800605e:	b25b      	sxtb	r3, r3
 8006060:	f023 030f 	bic.w	r3, r3, #15
 8006064:	b25a      	sxtb	r2, r3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	0a1b      	lsrs	r3, r3, #8
 800606a:	b25b      	sxtb	r3, r3
 800606c:	f003 030f 	and.w	r3, r3, #15
 8006070:	b25b      	sxtb	r3, r3
 8006072:	4313      	orrs	r3, r2
 8006074:	b25b      	sxtb	r3, r3
 8006076:	b2db      	uxtb	r3, r3
 8006078:	69ba      	ldr	r2, [r7, #24]
 800607a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006082:	3304      	adds	r3, #4
 8006084:	2201      	movs	r2, #1
 8006086:	701a      	strb	r2, [r3, #0]
			break;
 8006088:	e0a2      	b.n	80061d0 <put_fat+0x2b0>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006098:	330a      	adds	r3, #10
 800609a:	881b      	ldrh	r3, [r3, #0]
 800609c:	085b      	lsrs	r3, r3, #1
 800609e:	b29b      	uxth	r3, r3
 80060a0:	4619      	mov	r1, r3
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	fbb3 f3f1 	udiv	r3, r3, r1
 80060a8:	4413      	add	r3, r2
 80060aa:	4619      	mov	r1, r3
 80060ac:	68f8      	ldr	r0, [r7, #12]
 80060ae:	f7ff fd0b 	bl	8005ac8 <move_window>
 80060b2:	4603      	mov	r3, r0
 80060b4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80060b6:	7ffb      	ldrb	r3, [r7, #31]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	f040 8086 	bne.w	80061ca <put_fat+0x2aa>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	005a      	lsls	r2, r3, #1
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80060c8:	330a      	adds	r3, #10
 80060ca:	881b      	ldrh	r3, [r3, #0]
 80060cc:	fbb2 f1f3 	udiv	r1, r2, r3
 80060d0:	fb03 f301 	mul.w	r3, r3, r1
 80060d4:	1ad3      	subs	r3, r2, r3
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	4413      	add	r3, r2
 80060da:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	b2da      	uxtb	r2, r3
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	701a      	strb	r2, [r3, #0]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	0a1b      	lsrs	r3, r3, #8
 80060ea:	b29a      	uxth	r2, r3
 80060ec:	69bb      	ldr	r3, [r7, #24]
 80060ee:	3301      	adds	r3, #1
 80060f0:	b2d2      	uxtb	r2, r2
 80060f2:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80060fa:	3304      	adds	r3, #4
 80060fc:	2201      	movs	r2, #1
 80060fe:	701a      	strb	r2, [r3, #0]
			break;
 8006100:	e066      	b.n	80061d0 <put_fat+0x2b0>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006110:	330a      	adds	r3, #10
 8006112:	881b      	ldrh	r3, [r3, #0]
 8006114:	089b      	lsrs	r3, r3, #2
 8006116:	b29b      	uxth	r3, r3
 8006118:	4619      	mov	r1, r3
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	fbb3 f3f1 	udiv	r3, r3, r1
 8006120:	4413      	add	r3, r2
 8006122:	4619      	mov	r1, r3
 8006124:	68f8      	ldr	r0, [r7, #12]
 8006126:	f7ff fccf 	bl	8005ac8 <move_window>
 800612a:	4603      	mov	r3, r0
 800612c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800612e:	7ffb      	ldrb	r3, [r7, #31]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d14c      	bne.n	80061ce <put_fat+0x2ae>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	009a      	lsls	r2, r3, #2
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800613e:	330a      	adds	r3, #10
 8006140:	881b      	ldrh	r3, [r3, #0]
 8006142:	fbb2 f1f3 	udiv	r1, r2, r3
 8006146:	fb03 f301 	mul.w	r3, r3, r1
 800614a:	1ad3      	subs	r3, r2, r3
 800614c:	68fa      	ldr	r2, [r7, #12]
 800614e:	4413      	add	r3, r2
 8006150:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	3303      	adds	r3, #3
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	061a      	lsls	r2, r3, #24
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	3302      	adds	r3, #2
 800615e:	781b      	ldrb	r3, [r3, #0]
 8006160:	041b      	lsls	r3, r3, #16
 8006162:	4313      	orrs	r3, r2
 8006164:	69ba      	ldr	r2, [r7, #24]
 8006166:	3201      	adds	r2, #1
 8006168:	7812      	ldrb	r2, [r2, #0]
 800616a:	0212      	lsls	r2, r2, #8
 800616c:	4313      	orrs	r3, r2
 800616e:	69ba      	ldr	r2, [r7, #24]
 8006170:	7812      	ldrb	r2, [r2, #0]
 8006172:	4313      	orrs	r3, r2
 8006174:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	4313      	orrs	r3, r2
 800617c:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	b2da      	uxtb	r2, r3
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	701a      	strb	r2, [r3, #0]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	b29b      	uxth	r3, r3
 800618a:	0a1b      	lsrs	r3, r3, #8
 800618c:	b29a      	uxth	r2, r3
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	3301      	adds	r3, #1
 8006192:	b2d2      	uxtb	r2, r2
 8006194:	701a      	strb	r2, [r3, #0]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	0c1a      	lsrs	r2, r3, #16
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	3302      	adds	r3, #2
 800619e:	b2d2      	uxtb	r2, r2
 80061a0:	701a      	strb	r2, [r3, #0]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	0e1a      	lsrs	r2, r3, #24
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	3303      	adds	r3, #3
 80061aa:	b2d2      	uxtb	r2, r2
 80061ac:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80061b4:	3304      	adds	r3, #4
 80061b6:	2201      	movs	r2, #1
 80061b8:	701a      	strb	r2, [r3, #0]
			break;
 80061ba:	e009      	b.n	80061d0 <put_fat+0x2b0>

		default :
			res = FR_INT_ERR;
 80061bc:	2302      	movs	r3, #2
 80061be:	77fb      	strb	r3, [r7, #31]
 80061c0:	e006      	b.n	80061d0 <put_fat+0x2b0>
			if (res != FR_OK) break;
 80061c2:	bf00      	nop
 80061c4:	e004      	b.n	80061d0 <put_fat+0x2b0>
			if (res != FR_OK) break;
 80061c6:	bf00      	nop
 80061c8:	e002      	b.n	80061d0 <put_fat+0x2b0>
			if (res != FR_OK) break;
 80061ca:	bf00      	nop
 80061cc:	e000      	b.n	80061d0 <put_fat+0x2b0>
			if (res != FR_OK) break;
 80061ce:	bf00      	nop
		}
	}

	return res;
 80061d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3720      	adds	r7, #32
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}

080061da <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 80061da:	b580      	push	{r7, lr}
 80061dc:	b084      	sub	sp, #16
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]
 80061e2:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d907      	bls.n	80061fa <remove_chain+0x20>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80061f0:	3314      	adds	r3, #20
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	683a      	ldr	r2, [r7, #0]
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d302      	bcc.n	8006200 <remove_chain+0x26>
		res = FR_INT_ERR;
 80061fa:	2302      	movs	r3, #2
 80061fc:	73fb      	strb	r3, [r7, #15]
 80061fe:	e04f      	b.n	80062a0 <remove_chain+0xc6>

	} else {
		res = FR_OK;
 8006200:	2300      	movs	r3, #0
 8006202:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8006204:	e040      	b.n	8006288 <remove_chain+0xae>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8006206:	6839      	ldr	r1, [r7, #0]
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f7ff fd87 	bl	8005d1c <get_fat>
 800620e:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d041      	beq.n	800629a <remove_chain+0xc0>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	2b01      	cmp	r3, #1
 800621a:	d102      	bne.n	8006222 <remove_chain+0x48>
 800621c:	2302      	movs	r3, #2
 800621e:	73fb      	strb	r3, [r7, #15]
 8006220:	e03e      	b.n	80062a0 <remove_chain+0xc6>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006228:	d102      	bne.n	8006230 <remove_chain+0x56>
 800622a:	2301      	movs	r3, #1
 800622c:	73fb      	strb	r3, [r7, #15]
 800622e:	e037      	b.n	80062a0 <remove_chain+0xc6>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8006230:	2200      	movs	r2, #0
 8006232:	6839      	ldr	r1, [r7, #0]
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f7ff fe73 	bl	8005f20 <put_fat>
 800623a:	4603      	mov	r3, r0
 800623c:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800623e:	7bfb      	ldrb	r3, [r7, #15]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d12c      	bne.n	800629e <remove_chain+0xc4>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800624a:	3310      	adds	r3, #16
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006252:	d017      	beq.n	8006284 <remove_chain+0xaa>
				fs->free_clust++;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800625a:	3310      	adds	r3, #16
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	1c5a      	adds	r2, r3, #1
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006266:	3310      	adds	r3, #16
 8006268:	601a      	str	r2, [r3, #0]
				fs->fsi_flag |= 1;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006270:	3305      	adds	r3, #5
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	f043 0301 	orr.w	r3, r3, #1
 8006278:	b2da      	uxtb	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006280:	3305      	adds	r3, #5
 8006282:	701a      	strb	r2, [r3, #0]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800628e:	3314      	adds	r3, #20
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	683a      	ldr	r2, [r7, #0]
 8006294:	429a      	cmp	r2, r3
 8006296:	d3b6      	bcc.n	8006206 <remove_chain+0x2c>
 8006298:	e002      	b.n	80062a0 <remove_chain+0xc6>
			if (nxt == 0) break;				/* Empty cluster? */
 800629a:	bf00      	nop
 800629c:	e000      	b.n	80062a0 <remove_chain+0xc6>
			if (res != FR_OK) break;
 800629e:	bf00      	nop
		}
	}

	return res;
 80062a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3710      	adds	r7, #16
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}

080062aa <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 80062aa:	b580      	push	{r7, lr}
 80062ac:	b086      	sub	sp, #24
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	6078      	str	r0, [r7, #4]
 80062b2:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d113      	bne.n	80062e2 <create_chain+0x38>
		scl = fs->last_clust;			/* Get suggested start point */
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062c0:	330c      	adds	r3, #12
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d007      	beq.n	80062dc <create_chain+0x32>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062d2:	3314      	adds	r3, #20
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	693a      	ldr	r2, [r7, #16]
 80062d8:	429a      	cmp	r2, r3
 80062da:	d31e      	bcc.n	800631a <create_chain+0x70>
 80062dc:	2301      	movs	r3, #1
 80062de:	613b      	str	r3, [r7, #16]
 80062e0:	e01b      	b.n	800631a <create_chain+0x70>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80062e2:	6839      	ldr	r1, [r7, #0]
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f7ff fd19 	bl	8005d1c <get_fat>
 80062ea:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d801      	bhi.n	80062f6 <create_chain+0x4c>
 80062f2:	2301      	movs	r3, #1
 80062f4:	e086      	b.n	8006404 <create_chain+0x15a>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062fc:	d101      	bne.n	8006302 <create_chain+0x58>
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	e080      	b.n	8006404 <create_chain+0x15a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006308:	3314      	adds	r3, #20
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68ba      	ldr	r2, [r7, #8]
 800630e:	429a      	cmp	r2, r3
 8006310:	d201      	bcs.n	8006316 <create_chain+0x6c>
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	e076      	b.n	8006404 <create_chain+0x15a>
		scl = clst;
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	3301      	adds	r3, #1
 8006322:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800632a:	3314      	adds	r3, #20
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	697a      	ldr	r2, [r7, #20]
 8006330:	429a      	cmp	r2, r3
 8006332:	d307      	bcc.n	8006344 <create_chain+0x9a>
			ncl = 2;
 8006334:	2302      	movs	r3, #2
 8006336:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 8006338:	697a      	ldr	r2, [r7, #20]
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	429a      	cmp	r2, r3
 800633e:	d901      	bls.n	8006344 <create_chain+0x9a>
 8006340:	2300      	movs	r3, #0
 8006342:	e05f      	b.n	8006404 <create_chain+0x15a>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8006344:	6979      	ldr	r1, [r7, #20]
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f7ff fce8 	bl	8005d1c <get_fat>
 800634c:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d00e      	beq.n	8006372 <create_chain+0xc8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800635a:	d002      	beq.n	8006362 <create_chain+0xb8>
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	2b01      	cmp	r3, #1
 8006360:	d101      	bne.n	8006366 <create_chain+0xbc>
			return cs;
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	e04e      	b.n	8006404 <create_chain+0x15a>
		if (ncl == scl) return 0;		/* No free cluster */
 8006366:	697a      	ldr	r2, [r7, #20]
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	429a      	cmp	r2, r3
 800636c:	d1d7      	bne.n	800631e <create_chain+0x74>
 800636e:	2300      	movs	r3, #0
 8006370:	e048      	b.n	8006404 <create_chain+0x15a>
		if (cs == 0) break;				/* Found a free cluster */
 8006372:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8006374:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8006378:	6979      	ldr	r1, [r7, #20]
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f7ff fdd0 	bl	8005f20 <put_fat>
 8006380:	4603      	mov	r3, r0
 8006382:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8006384:	7bfb      	ldrb	r3, [r7, #15]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d109      	bne.n	800639e <create_chain+0xf4>
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d006      	beq.n	800639e <create_chain+0xf4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8006390:	697a      	ldr	r2, [r7, #20]
 8006392:	6839      	ldr	r1, [r7, #0]
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f7ff fdc3 	bl	8005f20 <put_fat>
 800639a:	4603      	mov	r3, r0
 800639c:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 800639e:	7bfb      	ldrb	r3, [r7, #15]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d126      	bne.n	80063f2 <create_chain+0x148>
		fs->last_clust = ncl;			/* Update FSINFO */
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063aa:	330c      	adds	r3, #12
 80063ac:	697a      	ldr	r2, [r7, #20]
 80063ae:	601a      	str	r2, [r3, #0]
		if (fs->free_clust != 0xFFFFFFFF) {
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063b6:	3310      	adds	r3, #16
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80063be:	d020      	beq.n	8006402 <create_chain+0x158>
			fs->free_clust--;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063c6:	3310      	adds	r3, #16
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	1e5a      	subs	r2, r3, #1
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063d2:	3310      	adds	r3, #16
 80063d4:	601a      	str	r2, [r3, #0]
			fs->fsi_flag |= 1;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063dc:	3305      	adds	r3, #5
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	f043 0301 	orr.w	r3, r3, #1
 80063e4:	b2da      	uxtb	r2, r3
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063ec:	3305      	adds	r3, #5
 80063ee:	701a      	strb	r2, [r3, #0]
 80063f0:	e007      	b.n	8006402 <create_chain+0x158>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 80063f2:	7bfb      	ldrb	r3, [r7, #15]
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d102      	bne.n	80063fe <create_chain+0x154>
 80063f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80063fc:	e000      	b.n	8006400 <create_chain+0x156>
 80063fe:	2301      	movs	r3, #1
 8006400:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8006402:	697b      	ldr	r3, [r7, #20]
}
 8006404:	4618      	mov	r0, r3
 8006406:	3718      	adds	r7, #24
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 800640c:	b480      	push	{r7}
 800640e:	b087      	sub	sp, #28
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800641c:	3304      	adds	r3, #4
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	3304      	adds	r3, #4
 8006422:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006430:	330a      	adds	r3, #10
 8006432:	881b      	ldrh	r3, [r3, #0]
 8006434:	461a      	mov	r2, r3
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	fbb3 f2f2 	udiv	r2, r3, r2
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006448:	3302      	adds	r3, #2
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006450:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	1d1a      	adds	r2, r3, #4
 8006456:	613a      	str	r2, [r7, #16]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d101      	bne.n	8006466 <clmt_clust+0x5a>
 8006462:	2300      	movs	r3, #0
 8006464:	e010      	b.n	8006488 <clmt_clust+0x7c>
		if (cl < ncl) break;	/* In this fragment? */
 8006466:	697a      	ldr	r2, [r7, #20]
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	429a      	cmp	r2, r3
 800646c:	d307      	bcc.n	800647e <clmt_clust+0x72>
		cl -= ncl; tbl++;		/* Next fragment */
 800646e:	697a      	ldr	r2, [r7, #20]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	1ad3      	subs	r3, r2, r3
 8006474:	617b      	str	r3, [r7, #20]
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	3304      	adds	r3, #4
 800647a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800647c:	e7e9      	b.n	8006452 <clmt_clust+0x46>
		if (cl < ncl) break;	/* In this fragment? */
 800647e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	4413      	add	r3, r2
}
 8006488:	4618      	mov	r0, r3
 800648a:	371c      	adds	r7, #28
 800648c:	46bd      	mov	sp, r7
 800648e:	bc80      	pop	{r7}
 8006490:	4770      	bx	lr

08006492 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8006492:	b580      	push	{r7, lr}
 8006494:	b086      	sub	sp, #24
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]
 800649a:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	b29a      	uxth	r2, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064a6:	3306      	adds	r3, #6
 80064a8:	801a      	strh	r2, [r3, #0]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064b0:	3308      	adds	r3, #8
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d00a      	beq.n	80064d2 <dir_sdi+0x40>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064c8:	3314      	adds	r3, #20
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	697a      	ldr	r2, [r7, #20]
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d301      	bcc.n	80064d6 <dir_sdi+0x44>
		return FR_INT_ERR;
 80064d2:	2302      	movs	r3, #2
 80064d4:	e0b4      	b.n	8006640 <dir_sdi+0x1ae>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d111      	bne.n	8006500 <dir_sdi+0x6e>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064e8:	781b      	ldrb	r3, [r3, #0]
 80064ea:	2b03      	cmp	r3, #3
 80064ec:	d108      	bne.n	8006500 <dir_sdi+0x6e>
		clst = dp->fs->dirbase;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80064fa:	3304      	adds	r3, #4
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d117      	bne.n	8006536 <dir_sdi+0xa4>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006512:	3308      	adds	r3, #8
 8006514:	881b      	ldrh	r3, [r3, #0]
 8006516:	461a      	mov	r2, r3
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	4293      	cmp	r3, r2
 800651c:	d301      	bcc.n	8006522 <dir_sdi+0x90>
			return FR_INT_ERR;
 800651e:	2302      	movs	r3, #2
 8006520:	e08e      	b.n	8006640 <dir_sdi+0x1ae>
		sect = dp->fs->dirbase;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800652e:	3304      	adds	r3, #4
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	613b      	str	r3, [r7, #16]
 8006534:	e046      	b.n	80065c4 <dir_sdi+0x132>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006542:	330a      	adds	r3, #10
 8006544:	881b      	ldrh	r3, [r3, #0]
 8006546:	095b      	lsrs	r3, r3, #5
 8006548:	b29b      	uxth	r3, r3
 800654a:	461a      	mov	r2, r3
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006558:	3302      	adds	r3, #2
 800655a:	781b      	ldrb	r3, [r3, #0]
 800655c:	fb03 f302 	mul.w	r3, r3, r2
 8006560:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 8006562:	e022      	b.n	80065aa <dir_sdi+0x118>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	6979      	ldr	r1, [r7, #20]
 800656e:	4618      	mov	r0, r3
 8006570:	f7ff fbd4 	bl	8005d1c <get_fat>
 8006574:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800657c:	d101      	bne.n	8006582 <dir_sdi+0xf0>
 800657e:	2301      	movs	r3, #1
 8006580:	e05e      	b.n	8006640 <dir_sdi+0x1ae>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	2b01      	cmp	r3, #1
 8006586:	d90a      	bls.n	800659e <dir_sdi+0x10c>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006594:	3314      	adds	r3, #20
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	697a      	ldr	r2, [r7, #20]
 800659a:	429a      	cmp	r2, r3
 800659c:	d301      	bcc.n	80065a2 <dir_sdi+0x110>
				return FR_INT_ERR;
 800659e:	2302      	movs	r3, #2
 80065a0:	e04e      	b.n	8006640 <dir_sdi+0x1ae>
			idx -= ic;
 80065a2:	683a      	ldr	r2, [r7, #0]
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	1ad3      	subs	r3, r2, r3
 80065a8:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 80065aa:	683a      	ldr	r2, [r7, #0]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d2d8      	bcs.n	8006564 <dir_sdi+0xd2>
		}
		sect = clust2sect(dp->fs, clst);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	6979      	ldr	r1, [r7, #20]
 80065bc:	4618      	mov	r0, r3
 80065be:	f7ff fb86 	bl	8005cce <clust2sect>
 80065c2:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80065ca:	330c      	adds	r3, #12
 80065cc:	697a      	ldr	r2, [r7, #20]
 80065ce:	601a      	str	r2, [r3, #0]
	if (!sect) return FR_INT_ERR;
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d101      	bne.n	80065da <dir_sdi+0x148>
 80065d6:	2302      	movs	r3, #2
 80065d8:	e032      	b.n	8006640 <dir_sdi+0x1ae>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80065e6:	330a      	adds	r3, #10
 80065e8:	881b      	ldrh	r3, [r3, #0]
 80065ea:	095b      	lsrs	r3, r3, #5
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	461a      	mov	r2, r3
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	441a      	add	r2, r3
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006600:	3310      	adds	r3, #16
 8006602:	601a      	str	r2, [r3, #0]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4618      	mov	r0, r3
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800661a:	330a      	adds	r3, #10
 800661c:	881b      	ldrh	r3, [r3, #0]
 800661e:	095b      	lsrs	r3, r3, #5
 8006620:	b29b      	uxth	r3, r3
 8006622:	461a      	mov	r2, r3
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	fbb3 f1f2 	udiv	r1, r3, r2
 800662a:	fb02 f201 	mul.w	r2, r2, r1
 800662e:	1a9b      	subs	r3, r3, r2
 8006630:	015b      	lsls	r3, r3, #5
 8006632:	18c2      	adds	r2, r0, r3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800663a:	3314      	adds	r3, #20
 800663c:	601a      	str	r2, [r3, #0]

	return FR_OK;
 800663e:	2300      	movs	r3, #0
}
 8006640:	4618      	mov	r0, r3
 8006642:	3718      	adds	r7, #24
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}

08006648 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006648:	b590      	push	{r4, r7, lr}
 800664a:	b087      	sub	sp, #28
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006658:	3306      	adds	r3, #6
 800665a:	881b      	ldrh	r3, [r3, #0]
 800665c:	3301      	adds	r3, #1
 800665e:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	b29b      	uxth	r3, r3
 8006664:	2b00      	cmp	r3, #0
 8006666:	d006      	beq.n	8006676 <dir_next+0x2e>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800666e:	3310      	adds	r3, #16
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d101      	bne.n	800667a <dir_next+0x32>
		return FR_NO_FILE;
 8006676:	2304      	movs	r3, #4
 8006678:	e144      	b.n	8006904 <dir_next+0x2bc>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006686:	330a      	adds	r3, #10
 8006688:	881b      	ldrh	r3, [r3, #0]
 800668a:	095b      	lsrs	r3, r3, #5
 800668c:	b29b      	uxth	r3, r3
 800668e:	461a      	mov	r2, r3
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	fbb3 f1f2 	udiv	r1, r3, r2
 8006696:	fb02 f201 	mul.w	r2, r2, r1
 800669a:	1a9b      	subs	r3, r3, r2
 800669c:	2b00      	cmp	r3, #0
 800669e:	f040 810c 	bne.w	80068ba <dir_next+0x272>
		dp->sect++;					/* Next sector */
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066a8:	3310      	adds	r3, #16
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	1c5a      	adds	r2, r3, #1
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066b4:	3310      	adds	r3, #16
 80066b6:	601a      	str	r2, [r3, #0]

		if (!dp->clust) {		/* Static table */
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066be:	330c      	adds	r3, #12
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d10e      	bne.n	80066e4 <dir_next+0x9c>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066d2:	3308      	adds	r3, #8
 80066d4:	881b      	ldrh	r3, [r3, #0]
 80066d6:	461a      	mov	r2, r3
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	4293      	cmp	r3, r2
 80066dc:	f0c0 80ed 	bcc.w	80068ba <dir_next+0x272>
				return FR_NO_FILE;
 80066e0:	2304      	movs	r3, #4
 80066e2:	e10f      	b.n	8006904 <dir_next+0x2bc>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066f0:	330a      	adds	r3, #10
 80066f2:	881b      	ldrh	r3, [r3, #0]
 80066f4:	095b      	lsrs	r3, r3, #5
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	461a      	mov	r2, r3
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	fbb3 f2f2 	udiv	r2, r3, r2
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800670c:	3302      	adds	r3, #2
 800670e:	781b      	ldrb	r3, [r3, #0]
 8006710:	3b01      	subs	r3, #1
 8006712:	4013      	ands	r3, r2
 8006714:	2b00      	cmp	r3, #0
 8006716:	f040 80d0 	bne.w	80068ba <dir_next+0x272>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006728:	330c      	adds	r3, #12
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4619      	mov	r1, r3
 800672e:	4610      	mov	r0, r2
 8006730:	f7ff faf4 	bl	8005d1c <get_fat>
 8006734:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	2b01      	cmp	r3, #1
 800673a:	d801      	bhi.n	8006740 <dir_next+0xf8>
 800673c:	2302      	movs	r3, #2
 800673e:	e0e1      	b.n	8006904 <dir_next+0x2bc>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006746:	d101      	bne.n	800674c <dir_next+0x104>
 8006748:	2301      	movs	r3, #1
 800674a:	e0db      	b.n	8006904 <dir_next+0x2bc>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006758:	3314      	adds	r3, #20
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	697a      	ldr	r2, [r7, #20]
 800675e:	429a      	cmp	r2, r3
 8006760:	f0c0 8097 	bcc.w	8006892 <dir_next+0x24a>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d101      	bne.n	800676e <dir_next+0x126>
 800676a:	2304      	movs	r3, #4
 800676c:	e0ca      	b.n	8006904 <dir_next+0x2bc>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800677c:	330c      	adds	r3, #12
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4619      	mov	r1, r3
 8006782:	4610      	mov	r0, r2
 8006784:	f7ff fd91 	bl	80062aa <create_chain>
 8006788:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d101      	bne.n	8006794 <dir_next+0x14c>
 8006790:	2307      	movs	r3, #7
 8006792:	e0b7      	b.n	8006904 <dir_next+0x2bc>
					if (clst == 1) return FR_INT_ERR;
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	2b01      	cmp	r3, #1
 8006798:	d101      	bne.n	800679e <dir_next+0x156>
 800679a:	2302      	movs	r3, #2
 800679c:	e0b2      	b.n	8006904 <dir_next+0x2bc>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067a4:	d101      	bne.n	80067aa <dir_next+0x162>
 80067a6:	2301      	movs	r3, #1
 80067a8:	e0ac      	b.n	8006904 <dir_next+0x2bc>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4618      	mov	r0, r3
 80067b4:	f7ff f92e 	bl	8005a14 <sync_window>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d001      	beq.n	80067c2 <dir_next+0x17a>
 80067be:	2301      	movs	r3, #1
 80067c0:	e0a0      	b.n	8006904 <dir_next+0x2bc>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4618      	mov	r0, r3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067d8:	330a      	adds	r3, #10
 80067da:	881b      	ldrh	r3, [r3, #0]
 80067dc:	461a      	mov	r2, r3
 80067de:	2100      	movs	r1, #0
 80067e0:	f7fe ff41 	bl	8005666 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067f2:	681c      	ldr	r4, [r3, #0]
 80067f4:	6979      	ldr	r1, [r7, #20]
 80067f6:	4610      	mov	r0, r2
 80067f8:	f7ff fa69 	bl	8005cce <clust2sect>
 80067fc:	4602      	mov	r2, r0
 80067fe:	f504 5381 	add.w	r3, r4, #4128	; 0x1020
 8006802:	330c      	adds	r3, #12
 8006804:	601a      	str	r2, [r3, #0]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8006806:	2300      	movs	r3, #0
 8006808:	613b      	str	r3, [r7, #16]
 800680a:	e024      	b.n	8006856 <dir_next+0x20e>
						dp->fs->wflag = 1;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006818:	3304      	adds	r3, #4
 800681a:	2201      	movs	r2, #1
 800681c:	701a      	strb	r2, [r3, #0]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4618      	mov	r0, r3
 8006828:	f7ff f8f4 	bl	8005a14 <sync_window>
 800682c:	4603      	mov	r3, r0
 800682e:	2b00      	cmp	r3, #0
 8006830:	d001      	beq.n	8006836 <dir_next+0x1ee>
 8006832:	2301      	movs	r3, #1
 8006834:	e066      	b.n	8006904 <dir_next+0x2bc>
						dp->fs->winsect++;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	f502 5381 	add.w	r3, r2, #4128	; 0x1020
 8006842:	330c      	adds	r3, #12
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	1c59      	adds	r1, r3, #1
 8006848:	f502 5381 	add.w	r3, r2, #4128	; 0x1020
 800684c:	330c      	adds	r3, #12
 800684e:	6019      	str	r1, [r3, #0]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	3301      	adds	r3, #1
 8006854:	613b      	str	r3, [r7, #16]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006862:	3302      	adds	r3, #2
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	461a      	mov	r2, r3
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	4293      	cmp	r3, r2
 800686c:	d3ce      	bcc.n	800680c <dir_next+0x1c4>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800687a:	330c      	adds	r3, #12
 800687c:	6819      	ldr	r1, [r3, #0]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	693a      	ldr	r2, [r7, #16]
 8006888:	1a8a      	subs	r2, r1, r2
 800688a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800688e:	330c      	adds	r3, #12
 8006890:	601a      	str	r2, [r3, #0]
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006898:	330c      	adds	r3, #12
 800689a:	697a      	ldr	r2, [r7, #20]
 800689c:	601a      	str	r2, [r3, #0]
				dp->sect = clust2sect(dp->fs, clst);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	6979      	ldr	r1, [r7, #20]
 80068a8:	4618      	mov	r0, r3
 80068aa:	f7ff fa10 	bl	8005cce <clust2sect>
 80068ae:	4602      	mov	r2, r0
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068b6:	3310      	adds	r3, #16
 80068b8:	601a      	str	r2, [r3, #0]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	b29a      	uxth	r2, r3
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068c4:	3306      	adds	r3, #6
 80068c6:	801a      	strh	r2, [r3, #0]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4618      	mov	r0, r3
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068de:	330a      	adds	r3, #10
 80068e0:	881b      	ldrh	r3, [r3, #0]
 80068e2:	095b      	lsrs	r3, r3, #5
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	461a      	mov	r2, r3
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	fbb3 f1f2 	udiv	r1, r3, r2
 80068ee:	fb02 f201 	mul.w	r2, r2, r1
 80068f2:	1a9b      	subs	r3, r3, r2
 80068f4:	015b      	lsls	r3, r3, #5
 80068f6:	18c2      	adds	r2, r0, r3
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068fe:	3314      	adds	r3, #20
 8006900:	601a      	str	r2, [r3, #0]

	return FR_OK;
 8006902:	2300      	movs	r3, #0
}
 8006904:	4618      	mov	r0, r3
 8006906:	371c      	adds	r7, #28
 8006908:	46bd      	mov	sp, r7
 800690a:	bd90      	pop	{r4, r7, pc}

0800690c <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b084      	sub	sp, #16
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8006916:	2100      	movs	r1, #0
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f7ff fdba 	bl	8006492 <dir_sdi>
 800691e:	4603      	mov	r3, r0
 8006920:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006922:	7bfb      	ldrb	r3, [r7, #15]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d138      	bne.n	800699a <dir_alloc+0x8e>
		n = 0;
 8006928:	2300      	movs	r3, #0
 800692a:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800693a:	3310      	adds	r3, #16
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4619      	mov	r1, r3
 8006940:	4610      	mov	r0, r2
 8006942:	f7ff f8c1 	bl	8005ac8 <move_window>
 8006946:	4603      	mov	r3, r0
 8006948:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800694a:	7bfb      	ldrb	r3, [r7, #15]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d123      	bne.n	8006998 <dir_alloc+0x8c>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006956:	3314      	adds	r3, #20
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	781b      	ldrb	r3, [r3, #0]
 800695c:	2be5      	cmp	r3, #229	; 0xe5
 800695e:	d007      	beq.n	8006970 <dir_alloc+0x64>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006966:	3314      	adds	r3, #20
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d107      	bne.n	8006980 <dir_alloc+0x74>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	3301      	adds	r3, #1
 8006974:	60bb      	str	r3, [r7, #8]
 8006976:	68ba      	ldr	r2, [r7, #8]
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	429a      	cmp	r2, r3
 800697c:	d102      	bne.n	8006984 <dir_alloc+0x78>
 800697e:	e00c      	b.n	800699a <dir_alloc+0x8e>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006980:	2300      	movs	r3, #0
 8006982:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8006984:	2101      	movs	r1, #1
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f7ff fe5e 	bl	8006648 <dir_next>
 800698c:	4603      	mov	r3, r0
 800698e:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8006990:	7bfb      	ldrb	r3, [r7, #15]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d0ca      	beq.n	800692c <dir_alloc+0x20>
 8006996:	e000      	b.n	800699a <dir_alloc+0x8e>
			if (res != FR_OK) break;
 8006998:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800699a:	7bfb      	ldrb	r3, [r7, #15]
 800699c:	2b04      	cmp	r3, #4
 800699e:	d101      	bne.n	80069a4 <dir_alloc+0x98>
 80069a0:	2307      	movs	r3, #7
 80069a2:	73fb      	strb	r3, [r7, #15]
	return res;
 80069a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	3710      	adds	r7, #16
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}

080069ae <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 80069ae:	b480      	push	{r7}
 80069b0:	b085      	sub	sp, #20
 80069b2:	af00      	add	r7, sp, #0
 80069b4:	6078      	str	r0, [r7, #4]
 80069b6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	331b      	adds	r3, #27
 80069bc:	781b      	ldrb	r3, [r3, #0]
 80069be:	021b      	lsls	r3, r3, #8
 80069c0:	b21a      	sxth	r2, r3
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	331a      	adds	r3, #26
 80069c6:	781b      	ldrb	r3, [r3, #0]
 80069c8:	b21b      	sxth	r3, r3
 80069ca:	4313      	orrs	r3, r2
 80069cc:	b21b      	sxth	r3, r3
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069d8:	781b      	ldrb	r3, [r3, #0]
 80069da:	2b03      	cmp	r3, #3
 80069dc:	d10f      	bne.n	80069fe <ld_clust+0x50>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	3315      	adds	r3, #21
 80069e2:	781b      	ldrb	r3, [r3, #0]
 80069e4:	021b      	lsls	r3, r3, #8
 80069e6:	b21a      	sxth	r2, r3
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	3314      	adds	r3, #20
 80069ec:	781b      	ldrb	r3, [r3, #0]
 80069ee:	b21b      	sxth	r3, r3
 80069f0:	4313      	orrs	r3, r2
 80069f2:	b21b      	sxth	r3, r3
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	041b      	lsls	r3, r3, #16
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	60fb      	str	r3, [r7, #12]

	return cl;
 80069fe:	68fb      	ldr	r3, [r7, #12]
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3714      	adds	r7, #20
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bc80      	pop	{r7}
 8006a08:	4770      	bx	lr

08006a0a <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	b083      	sub	sp, #12
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
 8006a12:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	331a      	adds	r3, #26
 8006a18:	683a      	ldr	r2, [r7, #0]
 8006a1a:	b2d2      	uxtb	r2, r2
 8006a1c:	701a      	strb	r2, [r3, #0]
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	0a1b      	lsrs	r3, r3, #8
 8006a24:	b29a      	uxth	r2, r3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	331b      	adds	r3, #27
 8006a2a:	b2d2      	uxtb	r2, r2
 8006a2c:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	0c1a      	lsrs	r2, r3, #16
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	3314      	adds	r3, #20
 8006a36:	b2d2      	uxtb	r2, r2
 8006a38:	701a      	strb	r2, [r3, #0]
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	0c1b      	lsrs	r3, r3, #16
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	0a1b      	lsrs	r3, r3, #8
 8006a42:	b29a      	uxth	r2, r3
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	3315      	adds	r3, #21
 8006a48:	b2d2      	uxtb	r2, r2
 8006a4a:	701a      	strb	r2, [r3, #0]
}
 8006a4c:	bf00      	nop
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bc80      	pop	{r7}
 8006a54:	4770      	bx	lr
	...

08006a58 <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR* lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE* dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b086      	sub	sp, #24
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	781b      	ldrb	r3, [r3, #0]
 8006a66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a6a:	1e5a      	subs	r2, r3, #1
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	005b      	lsls	r3, r3, #1
 8006a70:	4413      	add	r3, r2
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	4413      	add	r3, r2
 8006a76:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	613b      	str	r3, [r7, #16]
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 8006a80:	4a2b      	ldr	r2, [pc, #172]	; (8006b30 <cmp_lfn+0xd8>)
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	4413      	add	r3, r2
 8006a86:	781b      	ldrb	r3, [r3, #0]
 8006a88:	3301      	adds	r3, #1
 8006a8a:	683a      	ldr	r2, [r7, #0]
 8006a8c:	4413      	add	r3, r2
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	021b      	lsls	r3, r3, #8
 8006a92:	b21a      	sxth	r2, r3
 8006a94:	4926      	ldr	r1, [pc, #152]	; (8006b30 <cmp_lfn+0xd8>)
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	440b      	add	r3, r1
 8006a9a:	781b      	ldrb	r3, [r3, #0]
 8006a9c:	4619      	mov	r1, r3
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	440b      	add	r3, r1
 8006aa2:	781b      	ldrb	r3, [r3, #0]
 8006aa4:	b21b      	sxth	r3, r3
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	b21b      	sxth	r3, r3
 8006aaa:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 8006aac:	89fb      	ldrh	r3, [r7, #14]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d019      	beq.n	8006ae6 <cmp_lfn+0x8e>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 8006ab2:	89bb      	ldrh	r3, [r7, #12]
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	f002 faad 	bl	8009014 <ff_wtoupper>
 8006aba:	4603      	mov	r3, r0
 8006abc:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	2bfe      	cmp	r3, #254	; 0xfe
 8006ac2:	d80e      	bhi.n	8006ae2 <cmp_lfn+0x8a>
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	1c5a      	adds	r2, r3, #1
 8006ac8:	617a      	str	r2, [r7, #20]
 8006aca:	005b      	lsls	r3, r3, #1
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	4413      	add	r3, r2
 8006ad0:	881b      	ldrh	r3, [r3, #0]
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f002 fa9e 	bl	8009014 <ff_wtoupper>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	461a      	mov	r2, r3
 8006adc:	89fb      	ldrh	r3, [r7, #14]
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d008      	beq.n	8006af4 <cmp_lfn+0x9c>
				return 0;				/* Not matched */
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	e01f      	b.n	8006b26 <cmp_lfn+0xce>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 8006ae6:	89bb      	ldrh	r3, [r7, #12]
 8006ae8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d001      	beq.n	8006af4 <cmp_lfn+0x9c>
 8006af0:	2300      	movs	r3, #0
 8006af2:	e018      	b.n	8006b26 <cmp_lfn+0xce>
		}
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	3301      	adds	r3, #1
 8006af8:	613b      	str	r3, [r7, #16]
 8006afa:	693b      	ldr	r3, [r7, #16]
 8006afc:	2b0c      	cmp	r3, #12
 8006afe:	d9bf      	bls.n	8006a80 <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00b      	beq.n	8006b24 <cmp_lfn+0xcc>
 8006b0c:	89fb      	ldrh	r3, [r7, #14]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d008      	beq.n	8006b24 <cmp_lfn+0xcc>
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	005b      	lsls	r3, r3, #1
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	4413      	add	r3, r2
 8006b1a:	881b      	ldrh	r3, [r3, #0]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d001      	beq.n	8006b24 <cmp_lfn+0xcc>
		return 0;
 8006b20:	2300      	movs	r3, #0
 8006b22:	e000      	b.n	8006b26 <cmp_lfn+0xce>

	return 1;						/* The part of LFN matched */
 8006b24:	2301      	movs	r3, #1
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3718      	adds	r7, #24
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}
 8006b2e:	bf00      	nop
 8006b30:	0800b454 	.word	0x0800b454

08006b34 <fit_lfn>:
	const WCHAR* lfnbuf,	/* Pointer to the LFN buffer */
	BYTE* dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b089      	sub	sp, #36	; 0x24
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	60f8      	str	r0, [r7, #12]
 8006b3c:	60b9      	str	r1, [r7, #8]
 8006b3e:	4611      	mov	r1, r2
 8006b40:	461a      	mov	r2, r3
 8006b42:	460b      	mov	r3, r1
 8006b44:	71fb      	strb	r3, [r7, #7]
 8006b46:	4613      	mov	r3, r2
 8006b48:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	330d      	adds	r3, #13
 8006b4e:	79ba      	ldrb	r2, [r7, #6]
 8006b50:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	330b      	adds	r3, #11
 8006b56:	220f      	movs	r2, #15
 8006b58:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	330c      	adds	r3, #12
 8006b5e:	2200      	movs	r2, #0
 8006b60:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	331a      	adds	r3, #26
 8006b66:	2200      	movs	r2, #0
 8006b68:	701a      	strb	r2, [r3, #0]
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	331b      	adds	r3, #27
 8006b6e:	2200      	movs	r2, #0
 8006b70:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 8006b72:	79fb      	ldrb	r3, [r7, #7]
 8006b74:	1e5a      	subs	r2, r3, #1
 8006b76:	4613      	mov	r3, r2
 8006b78:	005b      	lsls	r3, r3, #1
 8006b7a:	4413      	add	r3, r2
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	4413      	add	r3, r2
 8006b80:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8006b82:	2300      	movs	r3, #0
 8006b84:	82fb      	strh	r3, [r7, #22]
 8006b86:	2300      	movs	r3, #0
 8006b88:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 8006b8a:	8afb      	ldrh	r3, [r7, #22]
 8006b8c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d007      	beq.n	8006ba4 <fit_lfn+0x70>
 8006b94:	69fb      	ldr	r3, [r7, #28]
 8006b96:	1c5a      	adds	r2, r3, #1
 8006b98:	61fa      	str	r2, [r7, #28]
 8006b9a:	005b      	lsls	r3, r3, #1
 8006b9c:	68fa      	ldr	r2, [r7, #12]
 8006b9e:	4413      	add	r3, r2
 8006ba0:	881b      	ldrh	r3, [r3, #0]
 8006ba2:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 8006ba4:	4a1c      	ldr	r2, [pc, #112]	; (8006c18 <fit_lfn+0xe4>)
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	4413      	add	r3, r2
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	461a      	mov	r2, r3
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	8afa      	ldrh	r2, [r7, #22]
 8006bb4:	b2d2      	uxtb	r2, r2
 8006bb6:	701a      	strb	r2, [r3, #0]
 8006bb8:	8afb      	ldrh	r3, [r7, #22]
 8006bba:	0a1b      	lsrs	r3, r3, #8
 8006bbc:	b299      	uxth	r1, r3
 8006bbe:	4a16      	ldr	r2, [pc, #88]	; (8006c18 <fit_lfn+0xe4>)
 8006bc0:	69bb      	ldr	r3, [r7, #24]
 8006bc2:	4413      	add	r3, r2
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	3301      	adds	r3, #1
 8006bc8:	68ba      	ldr	r2, [r7, #8]
 8006bca:	4413      	add	r3, r2
 8006bcc:	b2ca      	uxtb	r2, r1
 8006bce:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 8006bd0:	8afb      	ldrh	r3, [r7, #22]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d102      	bne.n	8006bdc <fit_lfn+0xa8>
 8006bd6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006bda:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8006bdc:	69bb      	ldr	r3, [r7, #24]
 8006bde:	3301      	adds	r3, #1
 8006be0:	61bb      	str	r3, [r7, #24]
 8006be2:	69bb      	ldr	r3, [r7, #24]
 8006be4:	2b0c      	cmp	r3, #12
 8006be6:	d9d0      	bls.n	8006b8a <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 8006be8:	8afb      	ldrh	r3, [r7, #22]
 8006bea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d006      	beq.n	8006c00 <fit_lfn+0xcc>
 8006bf2:	69fb      	ldr	r3, [r7, #28]
 8006bf4:	005b      	lsls	r3, r3, #1
 8006bf6:	68fa      	ldr	r2, [r7, #12]
 8006bf8:	4413      	add	r3, r2
 8006bfa:	881b      	ldrh	r3, [r3, #0]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d103      	bne.n	8006c08 <fit_lfn+0xd4>
 8006c00:	79fb      	ldrb	r3, [r7, #7]
 8006c02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c06:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	79fa      	ldrb	r2, [r7, #7]
 8006c0c:	701a      	strb	r2, [r3, #0]
}
 8006c0e:	bf00      	nop
 8006c10:	3724      	adds	r7, #36	; 0x24
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bc80      	pop	{r7}
 8006c16:	4770      	bx	lr
 8006c18:	0800b454 	.word	0x0800b454

08006c1c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b08c      	sub	sp, #48	; 0x30
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	60f8      	str	r0, [r7, #12]
 8006c24:	60b9      	str	r1, [r7, #8]
 8006c26:	607a      	str	r2, [r7, #4]
 8006c28:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8006c2a:	220b      	movs	r2, #11
 8006c2c:	68b9      	ldr	r1, [r7, #8]
 8006c2e:	68f8      	ldr	r0, [r7, #12]
 8006c30:	f7fe fcfc 	bl	800562c <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	2b05      	cmp	r3, #5
 8006c38:	d92b      	bls.n	8006c92 <gen_numname+0x76>
		sr = seq;
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8006c3e:	e022      	b.n	8006c86 <gen_numname+0x6a>
			wc = *lfn++;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	1c9a      	adds	r2, r3, #2
 8006c44:	607a      	str	r2, [r7, #4]
 8006c46:	881b      	ldrh	r3, [r3, #0]
 8006c48:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c4e:	e017      	b.n	8006c80 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	005a      	lsls	r2, r3, #1
 8006c54:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006c56:	f003 0301 	and.w	r3, r3, #1
 8006c5a:	4413      	add	r3, r2
 8006c5c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8006c5e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006c60:	085b      	lsrs	r3, r3, #1
 8006c62:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8006c64:	69fb      	ldr	r3, [r7, #28]
 8006c66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d005      	beq.n	8006c7a <gen_numname+0x5e>
 8006c6e:	69fb      	ldr	r3, [r7, #28]
 8006c70:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8006c74:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8006c78:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8006c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c7c:	3301      	adds	r3, #1
 8006c7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c82:	2b0f      	cmp	r3, #15
 8006c84:	d9e4      	bls.n	8006c50 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	881b      	ldrh	r3, [r3, #0]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d1d8      	bne.n	8006c40 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8006c8e:	69fb      	ldr	r3, [r7, #28]
 8006c90:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8006c92:	2307      	movs	r3, #7
 8006c94:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (seq % 16) + '0';
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	f003 030f 	and.w	r3, r3, #15
 8006c9e:	b2db      	uxtb	r3, r3
 8006ca0:	3330      	adds	r3, #48	; 0x30
 8006ca2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8006ca6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006caa:	2b39      	cmp	r3, #57	; 0x39
 8006cac:	d904      	bls.n	8006cb8 <gen_numname+0x9c>
 8006cae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006cb2:	3307      	adds	r3, #7
 8006cb4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8006cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cba:	1e5a      	subs	r2, r3, #1
 8006cbc:	62ba      	str	r2, [r7, #40]	; 0x28
 8006cbe:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006cc2:	4413      	add	r3, r2
 8006cc4:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8006cc8:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	091b      	lsrs	r3, r3, #4
 8006cd0:	603b      	str	r3, [r7, #0]
	} while (seq);
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d1de      	bne.n	8006c96 <gen_numname+0x7a>
	ns[i] = '~';
 8006cd8:	f107 0214 	add.w	r2, r7, #20
 8006cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cde:	4413      	add	r3, r2
 8006ce0:	227e      	movs	r2, #126	; 0x7e
 8006ce2:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	627b      	str	r3, [r7, #36]	; 0x24
 8006ce8:	e002      	b.n	8006cf0 <gen_numname+0xd4>
 8006cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cec:	3301      	adds	r3, #1
 8006cee:	627b      	str	r3, [r7, #36]	; 0x24
 8006cf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d205      	bcs.n	8006d04 <gen_numname+0xe8>
 8006cf8:	68fa      	ldr	r2, [r7, #12]
 8006cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cfc:	4413      	add	r3, r2
 8006cfe:	781b      	ldrb	r3, [r3, #0]
 8006d00:	2b20      	cmp	r3, #32
 8006d02:	d1f2      	bne.n	8006cea <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8006d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d06:	2b07      	cmp	r3, #7
 8006d08:	d808      	bhi.n	8006d1c <gen_numname+0x100>
 8006d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d0c:	1c5a      	adds	r2, r3, #1
 8006d0e:	62ba      	str	r2, [r7, #40]	; 0x28
 8006d10:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006d14:	4413      	add	r3, r2
 8006d16:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8006d1a:	e000      	b.n	8006d1e <gen_numname+0x102>
 8006d1c:	2120      	movs	r1, #32
 8006d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d20:	1c5a      	adds	r2, r3, #1
 8006d22:	627a      	str	r2, [r7, #36]	; 0x24
 8006d24:	68fa      	ldr	r2, [r7, #12]
 8006d26:	4413      	add	r3, r2
 8006d28:	460a      	mov	r2, r1
 8006d2a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8006d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d2e:	2b07      	cmp	r3, #7
 8006d30:	d9e8      	bls.n	8006d04 <gen_numname+0xe8>
}
 8006d32:	bf00      	nop
 8006d34:	3730      	adds	r7, #48	; 0x30
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}

08006d3a <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8006d3a:	b480      	push	{r7}
 8006d3c:	b085      	sub	sp, #20
 8006d3e:	af00      	add	r7, sp, #0
 8006d40:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8006d42:	2300      	movs	r3, #0
 8006d44:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8006d46:	230b      	movs	r3, #11
 8006d48:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 8006d4a:	7bfb      	ldrb	r3, [r7, #15]
 8006d4c:	b2da      	uxtb	r2, r3
 8006d4e:	0852      	lsrs	r2, r2, #1
 8006d50:	01db      	lsls	r3, r3, #7
 8006d52:	4313      	orrs	r3, r2
 8006d54:	b2da      	uxtb	r2, r3
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	1c59      	adds	r1, r3, #1
 8006d5a:	6079      	str	r1, [r7, #4]
 8006d5c:	781b      	ldrb	r3, [r3, #0]
 8006d5e:	4413      	add	r3, r2
 8006d60:	73fb      	strb	r3, [r7, #15]
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	3b01      	subs	r3, #1
 8006d66:	60bb      	str	r3, [r7, #8]
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d1ed      	bne.n	8006d4a <sum_sfn+0x10>
	return sum;
 8006d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3714      	adds	r7, #20
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bc80      	pop	{r7}
 8006d78:	4770      	bx	lr

08006d7a <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8006d7a:	b580      	push	{r7, lr}
 8006d7c:	b086      	sub	sp, #24
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006d82:	2100      	movs	r1, #0
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f7ff fb84 	bl	8006492 <dir_sdi>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006d8e:	7dfb      	ldrb	r3, [r7, #23]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d001      	beq.n	8006d98 <dir_find+0x1e>
 8006d94:	7dfb      	ldrb	r3, [r7, #23]
 8006d96:	e0c1      	b.n	8006f1c <dir_find+0x1a2>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8006d98:	23ff      	movs	r3, #255	; 0xff
 8006d9a:	753b      	strb	r3, [r7, #20]
 8006d9c:	7d3b      	ldrb	r3, [r7, #20]
 8006d9e:	757b      	strb	r3, [r7, #21]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006da6:	3304      	adds	r3, #4
 8006da8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006dac:	801a      	strh	r2, [r3, #0]
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006dbc:	3310      	adds	r3, #16
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	4610      	mov	r0, r2
 8006dc4:	f7fe fe80 	bl	8005ac8 <move_window>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006dcc:	7dfb      	ldrb	r3, [r7, #23]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f040 809e 	bne.w	8006f10 <dir_find+0x196>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006dda:	3314      	adds	r3, #20
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	781b      	ldrb	r3, [r3, #0]
 8006de4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006de6:	7dbb      	ldrb	r3, [r7, #22]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d102      	bne.n	8006df2 <dir_find+0x78>
 8006dec:	2304      	movs	r3, #4
 8006dee:	75fb      	strb	r3, [r7, #23]
 8006df0:	e093      	b.n	8006f1a <dir_find+0x1a0>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	330b      	adds	r3, #11
 8006df6:	781b      	ldrb	r3, [r3, #0]
 8006df8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006dfc:	73fb      	strb	r3, [r7, #15]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8006dfe:	7dbb      	ldrb	r3, [r7, #22]
 8006e00:	2be5      	cmp	r3, #229	; 0xe5
 8006e02:	d007      	beq.n	8006e14 <dir_find+0x9a>
 8006e04:	7bfb      	ldrb	r3, [r7, #15]
 8006e06:	f003 0308 	and.w	r3, r3, #8
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00c      	beq.n	8006e28 <dir_find+0xae>
 8006e0e:	7bfb      	ldrb	r3, [r7, #15]
 8006e10:	2b0f      	cmp	r3, #15
 8006e12:	d009      	beq.n	8006e28 <dir_find+0xae>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8006e14:	23ff      	movs	r3, #255	; 0xff
 8006e16:	757b      	strb	r3, [r7, #21]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006e1e:	3304      	adds	r3, #4
 8006e20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006e24:	801a      	strh	r2, [r3, #0]
 8006e26:	e068      	b.n	8006efa <dir_find+0x180>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8006e28:	7bfb      	ldrb	r3, [r7, #15]
 8006e2a:	2b0f      	cmp	r3, #15
 8006e2c:	d139      	bne.n	8006ea2 <dir_find+0x128>
				if (dp->lfn) {
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d05f      	beq.n	8006efa <dir_find+0x180>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8006e3a:	7dbb      	ldrb	r3, [r7, #22]
 8006e3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d012      	beq.n	8006e6a <dir_find+0xf0>
						sum = dir[LDIR_Chksum];
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	7b5b      	ldrb	r3, [r3, #13]
 8006e48:	753b      	strb	r3, [r7, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 8006e4a:	7dbb      	ldrb	r3, [r7, #22]
 8006e4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e50:	75bb      	strb	r3, [r7, #22]
 8006e52:	7dbb      	ldrb	r3, [r7, #22]
 8006e54:	757b      	strb	r3, [r7, #21]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e5c:	3306      	adds	r3, #6
 8006e5e:	881a      	ldrh	r2, [r3, #0]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006e66:	3304      	adds	r3, #4
 8006e68:	801a      	strh	r2, [r3, #0]
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8006e6a:	7dba      	ldrb	r2, [r7, #22]
 8006e6c:	7d7b      	ldrb	r3, [r7, #21]
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d114      	bne.n	8006e9c <dir_find+0x122>
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	330d      	adds	r3, #13
 8006e76:	781b      	ldrb	r3, [r3, #0]
 8006e78:	7d3a      	ldrb	r2, [r7, #20]
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	d10e      	bne.n	8006e9c <dir_find+0x122>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	6939      	ldr	r1, [r7, #16]
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f7ff fde5 	bl	8006a58 <cmp_lfn>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d003      	beq.n	8006e9c <dir_find+0x122>
 8006e94:	7d7b      	ldrb	r3, [r7, #21]
 8006e96:	3b01      	subs	r3, #1
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	e000      	b.n	8006e9e <dir_find+0x124>
 8006e9c:	23ff      	movs	r3, #255	; 0xff
 8006e9e:	757b      	strb	r3, [r7, #21]
 8006ea0:	e02b      	b.n	8006efa <dir_find+0x180>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8006ea2:	7d7b      	ldrb	r3, [r7, #21]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d107      	bne.n	8006eb8 <dir_find+0x13e>
 8006ea8:	6938      	ldr	r0, [r7, #16]
 8006eaa:	f7ff ff46 	bl	8006d3a <sum_sfn>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	7d3b      	ldrb	r3, [r7, #20]
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d02d      	beq.n	8006f14 <dir_find+0x19a>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ebe:	3318      	adds	r3, #24
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	330b      	adds	r3, #11
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	f003 0301 	and.w	r3, r3, #1
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d10c      	bne.n	8006ee8 <dir_find+0x16e>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ed4:	3318      	adds	r3, #24
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	220b      	movs	r2, #11
 8006eda:	4619      	mov	r1, r3
 8006edc:	6938      	ldr	r0, [r7, #16]
 8006ede:	f7fe fbdb 	bl	8005698 <mem_cmp>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d017      	beq.n	8006f18 <dir_find+0x19e>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8006ee8:	23ff      	movs	r3, #255	; 0xff
 8006eea:	757b      	strb	r3, [r7, #21]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006ef2:	3304      	adds	r3, #4
 8006ef4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006ef8:	801a      	strh	r2, [r3, #0]
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 8006efa:	2100      	movs	r1, #0
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f7ff fba3 	bl	8006648 <dir_next>
 8006f02:	4603      	mov	r3, r0
 8006f04:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006f06:	7dfb      	ldrb	r3, [r7, #23]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	f43f af50 	beq.w	8006dae <dir_find+0x34>
 8006f0e:	e004      	b.n	8006f1a <dir_find+0x1a0>
		if (res != FR_OK) break;
 8006f10:	bf00      	nop
 8006f12:	e002      	b.n	8006f1a <dir_find+0x1a0>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8006f14:	bf00      	nop
 8006f16:	e000      	b.n	8006f1a <dir_find+0x1a0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8006f18:	bf00      	nop

	return res;
 8006f1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	3718      	adds	r7, #24
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd80      	pop	{r7, pc}

08006f24 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b08c      	sub	sp, #48	; 0x30
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
	UINT n, nent;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dp->fn; lfn = dp->lfn;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f32:	3318      	adds	r3, #24
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	623b      	str	r3, [r7, #32]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	61fb      	str	r3, [r7, #28]
	mem_cpy(sn, fn, 12);
 8006f42:	f107 030c 	add.w	r3, r7, #12
 8006f46:	220c      	movs	r2, #12
 8006f48:	6a39      	ldr	r1, [r7, #32]
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f7fe fb6e 	bl	800562c <mem_cpy>

	if (_FS_RPATH && (sn[NSFLAG] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8006f50:	7dfb      	ldrb	r3, [r7, #23]
 8006f52:	f003 0301 	and.w	r3, r3, #1
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d039      	beq.n	8006fce <dir_register+0xaa>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 8006f5a:	6a3b      	ldr	r3, [r7, #32]
 8006f5c:	330b      	adds	r3, #11
 8006f5e:	2200      	movs	r2, #0
 8006f60:	701a      	strb	r2, [r3, #0]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006f68:	2200      	movs	r2, #0
 8006f6a:	601a      	str	r2, [r3, #0]
		for (n = 1; n < 100; n++) {
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f70:	e013      	b.n	8006f9a <dir_register+0x76>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 8006f72:	f107 010c 	add.w	r1, r7, #12
 8006f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f78:	69fa      	ldr	r2, [r7, #28]
 8006f7a:	6a38      	ldr	r0, [r7, #32]
 8006f7c:	f7ff fe4e 	bl	8006c1c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f7ff fefa 	bl	8006d7a <dir_find>
 8006f86:	4603      	mov	r3, r0
 8006f88:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8006f8c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d106      	bne.n	8006fa2 <dir_register+0x7e>
		for (n = 1; n < 100; n++) {
 8006f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f96:	3301      	adds	r3, #1
 8006f98:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f9c:	2b63      	cmp	r3, #99	; 0x63
 8006f9e:	d9e8      	bls.n	8006f72 <dir_register+0x4e>
 8006fa0:	e000      	b.n	8006fa4 <dir_register+0x80>
			if (res != FR_OK) break;
 8006fa2:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8006fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fa6:	2b64      	cmp	r3, #100	; 0x64
 8006fa8:	d101      	bne.n	8006fae <dir_register+0x8a>
 8006faa:	2307      	movs	r3, #7
 8006fac:	e0e3      	b.n	8007176 <dir_register+0x252>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8006fae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006fb2:	2b04      	cmp	r3, #4
 8006fb4:	d002      	beq.n	8006fbc <dir_register+0x98>
 8006fb6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006fba:	e0dc      	b.n	8007176 <dir_register+0x252>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 8006fbc:	6a3b      	ldr	r3, [r7, #32]
 8006fbe:	330b      	adds	r3, #11
 8006fc0:	7dfa      	ldrb	r2, [r7, #23]
 8006fc2:	701a      	strb	r2, [r3, #0]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006fca:	69fa      	ldr	r2, [r7, #28]
 8006fcc:	601a      	str	r2, [r3, #0]
	}

	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 8006fce:	7dfb      	ldrb	r3, [r7, #23]
 8006fd0:	f003 0302 	and.w	r3, r3, #2
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d014      	beq.n	8007002 <dir_register+0xde>
		for (n = 0; lfn[n]; n++) ;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	62bb      	str	r3, [r7, #40]	; 0x28
 8006fdc:	e002      	b.n	8006fe4 <dir_register+0xc0>
 8006fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fe0:	3301      	adds	r3, #1
 8006fe2:	62bb      	str	r3, [r7, #40]	; 0x28
 8006fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fe6:	005b      	lsls	r3, r3, #1
 8006fe8:	69fa      	ldr	r2, [r7, #28]
 8006fea:	4413      	add	r3, r2
 8006fec:	881b      	ldrh	r3, [r3, #0]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d1f5      	bne.n	8006fde <dir_register+0xba>
		nent = (n + 25) / 13;
 8006ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ff4:	3319      	adds	r3, #25
 8006ff6:	4a62      	ldr	r2, [pc, #392]	; (8007180 <dir_register+0x25c>)
 8006ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8006ffc:	089b      	lsrs	r3, r3, #2
 8006ffe:	627b      	str	r3, [r7, #36]	; 0x24
 8007000:	e001      	b.n	8007006 <dir_register+0xe2>
	} else {						/* Otherwise allocate an entry for an SFN  */
		nent = 1;
 8007002:	2301      	movs	r3, #1
 8007004:	627b      	str	r3, [r7, #36]	; 0x24
	}
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8007006:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f7ff fc7f 	bl	800690c <dir_alloc>
 800700e:	4603      	mov	r3, r0
 8007010:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8007014:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007018:	2b00      	cmp	r3, #0
 800701a:	d160      	bne.n	80070de <dir_register+0x1ba>
 800701c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800701e:	3b01      	subs	r3, #1
 8007020:	627b      	str	r3, [r7, #36]	; 0x24
 8007022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007024:	2b00      	cmp	r3, #0
 8007026:	d05a      	beq.n	80070de <dir_register+0x1ba>
		res = dir_sdi(dp, dp->index - nent);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800702e:	3306      	adds	r3, #6
 8007030:	881b      	ldrh	r3, [r3, #0]
 8007032:	461a      	mov	r2, r3
 8007034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	4619      	mov	r1, r3
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f7ff fa29 	bl	8006492 <dir_sdi>
 8007040:	4603      	mov	r3, r0
 8007042:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8007046:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800704a:	2b00      	cmp	r3, #0
 800704c:	d147      	bne.n	80070de <dir_register+0x1ba>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007054:	3318      	adds	r3, #24
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4618      	mov	r0, r3
 800705a:	f7ff fe6e 	bl	8006d3a <sum_sfn>
 800705e:	4603      	mov	r3, r0
 8007060:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dp->fs, dp->sect);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007070:	3310      	adds	r3, #16
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4619      	mov	r1, r3
 8007076:	4610      	mov	r0, r2
 8007078:	f7fe fd26 	bl	8005ac8 <move_window>
 800707c:	4603      	mov	r3, r0
 800707e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8007082:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007086:	2b00      	cmp	r3, #0
 8007088:	d128      	bne.n	80070dc <dir_register+0x1b8>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007090:	6818      	ldr	r0, [r3, #0]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007098:	3314      	adds	r3, #20
 800709a:	6819      	ldr	r1, [r3, #0]
 800709c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800709e:	b2da      	uxtb	r2, r3
 80070a0:	7efb      	ldrb	r3, [r7, #27]
 80070a2:	f7ff fd47 	bl	8006b34 <fit_lfn>
				dp->fs->wflag = 1;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80070b2:	3304      	adds	r3, #4
 80070b4:	2201      	movs	r2, #1
 80070b6:	701a      	strb	r2, [r3, #0]
				res = dir_next(dp, 0);	/* Next entry */
 80070b8:	2100      	movs	r1, #0
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f7ff fac4 	bl	8006648 <dir_next>
 80070c0:	4603      	mov	r3, r0
 80070c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 80070c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d107      	bne.n	80070de <dir_register+0x1ba>
 80070ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d0:	3b01      	subs	r3, #1
 80070d2:	627b      	str	r3, [r7, #36]	; 0x24
 80070d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d1c3      	bne.n	8007062 <dir_register+0x13e>
 80070da:	e000      	b.n	80070de <dir_register+0x1ba>
				if (res != FR_OK) break;
 80070dc:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 80070de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d145      	bne.n	8007172 <dir_register+0x24e>
		res = move_window(dp->fs, dp->sect);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80070f4:	3310      	adds	r3, #16
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4619      	mov	r1, r3
 80070fa:	4610      	mov	r0, r2
 80070fc:	f7fe fce4 	bl	8005ac8 <move_window>
 8007100:	4603      	mov	r3, r0
 8007102:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8007106:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800710a:	2b00      	cmp	r3, #0
 800710c:	d131      	bne.n	8007172 <dir_register+0x24e>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007114:	3314      	adds	r3, #20
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	2220      	movs	r2, #32
 800711a:	2100      	movs	r1, #0
 800711c:	4618      	mov	r0, r3
 800711e:	f7fe faa2 	bl	8005666 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007128:	3314      	adds	r3, #20
 800712a:	6818      	ldr	r0, [r3, #0]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007132:	3318      	adds	r3, #24
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	220b      	movs	r2, #11
 8007138:	4619      	mov	r1, r3
 800713a:	f7fe fa77 	bl	800562c <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007144:	3318      	adds	r3, #24
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	330b      	adds	r3, #11
 800714a:	781a      	ldrb	r2, [r3, #0]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007152:	3314      	adds	r3, #20
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	330c      	adds	r3, #12
 8007158:	f002 0218 	and.w	r2, r2, #24
 800715c:	b2d2      	uxtb	r2, r2
 800715e:	701a      	strb	r2, [r3, #0]
#endif
			dp->fs->wflag = 1;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800716c:	3304      	adds	r3, #4
 800716e:	2201      	movs	r2, #1
 8007170:	701a      	strb	r2, [r3, #0]
		}
	}

	return res;
 8007172:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007176:	4618      	mov	r0, r3
 8007178:	3730      	adds	r7, #48	; 0x30
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
 800717e:	bf00      	nop
 8007180:	4ec4ec4f 	.word	0x4ec4ec4f

08007184 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b08a      	sub	sp, #40	; 0x28
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	613b      	str	r3, [r7, #16]
 8007194:	e002      	b.n	800719c <create_name+0x18>
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	3301      	adds	r3, #1
 800719a:	613b      	str	r3, [r7, #16]
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	781b      	ldrb	r3, [r3, #0]
 80071a0:	2b2f      	cmp	r3, #47	; 0x2f
 80071a2:	d0f8      	beq.n	8007196 <create_name+0x12>
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	781b      	ldrb	r3, [r3, #0]
 80071a8:	2b5c      	cmp	r3, #92	; 0x5c
 80071aa:	d0f4      	beq.n	8007196 <create_name+0x12>
	lfn = dp->lfn;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 80071b6:	2300      	movs	r3, #0
 80071b8:	617b      	str	r3, [r7, #20]
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80071be:	69bb      	ldr	r3, [r7, #24]
 80071c0:	1c5a      	adds	r2, r3, #1
 80071c2:	61ba      	str	r2, [r7, #24]
 80071c4:	693a      	ldr	r2, [r7, #16]
 80071c6:	4413      	add	r3, r2
 80071c8:	781b      	ldrb	r3, [r3, #0]
 80071ca:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 80071cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80071ce:	2b1f      	cmp	r3, #31
 80071d0:	d92f      	bls.n	8007232 <create_name+0xae>
 80071d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80071d4:	2b2f      	cmp	r3, #47	; 0x2f
 80071d6:	d02c      	beq.n	8007232 <create_name+0xae>
 80071d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80071da:	2b5c      	cmp	r3, #92	; 0x5c
 80071dc:	d029      	beq.n	8007232 <create_name+0xae>
		if (di >= _MAX_LFN)				/* Reject too long name */
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	2bfe      	cmp	r3, #254	; 0xfe
 80071e2:	d901      	bls.n	80071e8 <create_name+0x64>
			return FR_INVALID_NAME;
 80071e4:	2306      	movs	r3, #6
 80071e6:	e18b      	b.n	8007500 <create_name+0x37c>
#if !_LFN_UNICODE
		w &= 0xFF;
 80071e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	84bb      	strh	r3, [r7, #36]	; 0x24
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
#endif
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80071ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80071f0:	2101      	movs	r1, #1
 80071f2:	4618      	mov	r0, r3
 80071f4:	f001 fed4 	bl	8008fa0 <ff_convert>
 80071f8:	4603      	mov	r3, r0
 80071fa:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80071fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d101      	bne.n	8007206 <create_name+0x82>
 8007202:	2306      	movs	r3, #6
 8007204:	e17c      	b.n	8007500 <create_name+0x37c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 8007206:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007208:	2b7f      	cmp	r3, #127	; 0x7f
 800720a:	d809      	bhi.n	8007220 <create_name+0x9c>
 800720c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800720e:	4619      	mov	r1, r3
 8007210:	488f      	ldr	r0, [pc, #572]	; (8007450 <create_name+0x2cc>)
 8007212:	f7fe fa67 	bl	80056e4 <chk_chr>
 8007216:	4603      	mov	r3, r0
 8007218:	2b00      	cmp	r3, #0
 800721a:	d001      	beq.n	8007220 <create_name+0x9c>
			return FR_INVALID_NAME;
 800721c:	2306      	movs	r3, #6
 800721e:	e16f      	b.n	8007500 <create_name+0x37c>
		lfn[di++] = w;					/* Store the Unicode character */
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	1c5a      	adds	r2, r3, #1
 8007224:	617a      	str	r2, [r7, #20]
 8007226:	005b      	lsls	r3, r3, #1
 8007228:	68fa      	ldr	r2, [r7, #12]
 800722a:	4413      	add	r3, r2
 800722c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800722e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8007230:	e7c5      	b.n	80071be <create_name+0x3a>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8007232:	693a      	ldr	r2, [r7, #16]
 8007234:	69bb      	ldr	r3, [r7, #24]
 8007236:	441a      	add	r2, r3
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800723c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800723e:	2b1f      	cmp	r3, #31
 8007240:	d801      	bhi.n	8007246 <create_name+0xc2>
 8007242:	2304      	movs	r3, #4
 8007244:	e000      	b.n	8007248 <create_name+0xc4>
 8007246:	2300      	movs	r3, #0
 8007248:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
 800724c:	e011      	b.n	8007272 <create_name+0xee>
		w = lfn[di - 1];
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007254:	3b01      	subs	r3, #1
 8007256:	005b      	lsls	r3, r3, #1
 8007258:	68fa      	ldr	r2, [r7, #12]
 800725a:	4413      	add	r3, r2
 800725c:	881b      	ldrh	r3, [r3, #0]
 800725e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8007260:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007262:	2b20      	cmp	r3, #32
 8007264:	d002      	beq.n	800726c <create_name+0xe8>
 8007266:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007268:	2b2e      	cmp	r3, #46	; 0x2e
 800726a:	d106      	bne.n	800727a <create_name+0xf6>
		di--;
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	3b01      	subs	r3, #1
 8007270:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d1ea      	bne.n	800724e <create_name+0xca>
 8007278:	e000      	b.n	800727c <create_name+0xf8>
		if (w != ' ' && w != '.') break;
 800727a:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d101      	bne.n	8007286 <create_name+0x102>
 8007282:	2306      	movs	r3, #6
 8007284:	e13c      	b.n	8007500 <create_name+0x37c>

	lfn[di] = 0;						/* LFN is created */
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	005b      	lsls	r3, r3, #1
 800728a:	68fa      	ldr	r2, [r7, #12]
 800728c:	4413      	add	r3, r2
 800728e:	2200      	movs	r2, #0
 8007290:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007298:	3318      	adds	r3, #24
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	220b      	movs	r2, #11
 800729e:	2120      	movs	r1, #32
 80072a0:	4618      	mov	r0, r3
 80072a2:	f7fe f9e0 	bl	8005666 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80072a6:	2300      	movs	r3, #0
 80072a8:	61bb      	str	r3, [r7, #24]
 80072aa:	e002      	b.n	80072b2 <create_name+0x12e>
 80072ac:	69bb      	ldr	r3, [r7, #24]
 80072ae:	3301      	adds	r3, #1
 80072b0:	61bb      	str	r3, [r7, #24]
 80072b2:	69bb      	ldr	r3, [r7, #24]
 80072b4:	005b      	lsls	r3, r3, #1
 80072b6:	68fa      	ldr	r2, [r7, #12]
 80072b8:	4413      	add	r3, r2
 80072ba:	881b      	ldrh	r3, [r3, #0]
 80072bc:	2b20      	cmp	r3, #32
 80072be:	d0f5      	beq.n	80072ac <create_name+0x128>
 80072c0:	69bb      	ldr	r3, [r7, #24]
 80072c2:	005b      	lsls	r3, r3, #1
 80072c4:	68fa      	ldr	r2, [r7, #12]
 80072c6:	4413      	add	r3, r2
 80072c8:	881b      	ldrh	r3, [r3, #0]
 80072ca:	2b2e      	cmp	r3, #46	; 0x2e
 80072cc:	d0ee      	beq.n	80072ac <create_name+0x128>
	if (si) cf |= NS_LOSS | NS_LFN;
 80072ce:	69bb      	ldr	r3, [r7, #24]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d009      	beq.n	80072e8 <create_name+0x164>
 80072d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80072d8:	f043 0303 	orr.w	r3, r3, #3
 80072dc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80072e0:	e002      	b.n	80072e8 <create_name+0x164>
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	3b01      	subs	r3, #1
 80072e6:	617b      	str	r3, [r7, #20]
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d009      	beq.n	8007302 <create_name+0x17e>
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80072f4:	3b01      	subs	r3, #1
 80072f6:	005b      	lsls	r3, r3, #1
 80072f8:	68fa      	ldr	r2, [r7, #12]
 80072fa:	4413      	add	r3, r2
 80072fc:	881b      	ldrh	r3, [r3, #0]
 80072fe:	2b2e      	cmp	r3, #46	; 0x2e
 8007300:	d1ef      	bne.n	80072e2 <create_name+0x15e>

	b = i = 0; ni = 8;
 8007302:	2300      	movs	r3, #0
 8007304:	623b      	str	r3, [r7, #32]
 8007306:	2300      	movs	r3, #0
 8007308:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800730c:	2308      	movs	r3, #8
 800730e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8007310:	69bb      	ldr	r3, [r7, #24]
 8007312:	1c5a      	adds	r2, r3, #1
 8007314:	61ba      	str	r2, [r7, #24]
 8007316:	005b      	lsls	r3, r3, #1
 8007318:	68fa      	ldr	r2, [r7, #12]
 800731a:	4413      	add	r3, r2
 800731c:	881b      	ldrh	r3, [r3, #0]
 800731e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8007320:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007322:	2b00      	cmp	r3, #0
 8007324:	f000 8092 	beq.w	800744c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8007328:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800732a:	2b20      	cmp	r3, #32
 800732c:	d006      	beq.n	800733c <create_name+0x1b8>
 800732e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007330:	2b2e      	cmp	r3, #46	; 0x2e
 8007332:	d10a      	bne.n	800734a <create_name+0x1c6>
 8007334:	69ba      	ldr	r2, [r7, #24]
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	429a      	cmp	r2, r3
 800733a:	d006      	beq.n	800734a <create_name+0x1c6>
			cf |= NS_LOSS | NS_LFN; continue;
 800733c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007340:	f043 0303 	orr.w	r3, r3, #3
 8007344:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007348:	e07f      	b.n	800744a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800734a:	6a3a      	ldr	r2, [r7, #32]
 800734c:	69fb      	ldr	r3, [r7, #28]
 800734e:	429a      	cmp	r2, r3
 8007350:	d203      	bcs.n	800735a <create_name+0x1d6>
 8007352:	69ba      	ldr	r2, [r7, #24]
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	429a      	cmp	r2, r3
 8007358:	d123      	bne.n	80073a2 <create_name+0x21e>
			if (ni == 11) {				/* Long extension */
 800735a:	69fb      	ldr	r3, [r7, #28]
 800735c:	2b0b      	cmp	r3, #11
 800735e:	d106      	bne.n	800736e <create_name+0x1ea>
				cf |= NS_LOSS | NS_LFN; break;
 8007360:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007364:	f043 0303 	orr.w	r3, r3, #3
 8007368:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800736c:	e077      	b.n	800745e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800736e:	69ba      	ldr	r2, [r7, #24]
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	429a      	cmp	r2, r3
 8007374:	d005      	beq.n	8007382 <create_name+0x1fe>
 8007376:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800737a:	f043 0303 	orr.w	r3, r3, #3
 800737e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;			/* No extension */
 8007382:	69ba      	ldr	r2, [r7, #24]
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	429a      	cmp	r2, r3
 8007388:	d868      	bhi.n	800745c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	61bb      	str	r3, [r7, #24]
 800738e:	2308      	movs	r3, #8
 8007390:	623b      	str	r3, [r7, #32]
 8007392:	230b      	movs	r3, #11
 8007394:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8007396:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800739a:	009b      	lsls	r3, r3, #2
 800739c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80073a0:	e053      	b.n	800744a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80073a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80073a4:	2b7f      	cmp	r3, #127	; 0x7f
 80073a6:	d914      	bls.n	80073d2 <create_name+0x24e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80073a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80073aa:	2100      	movs	r1, #0
 80073ac:	4618      	mov	r0, r3
 80073ae:	f001 fdf7 	bl	8008fa0 <ff_convert>
 80073b2:	4603      	mov	r3, r0
 80073b4:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80073b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d004      	beq.n	80073c6 <create_name+0x242>
 80073bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80073be:	3b80      	subs	r3, #128	; 0x80
 80073c0:	4a24      	ldr	r2, [pc, #144]	; (8007454 <create_name+0x2d0>)
 80073c2:	5cd3      	ldrb	r3, [r2, r3]
 80073c4:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80073c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80073ca:	f043 0302 	orr.w	r3, r3, #2
 80073ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80073d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d007      	beq.n	80073e8 <create_name+0x264>
 80073d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80073da:	4619      	mov	r1, r3
 80073dc:	481e      	ldr	r0, [pc, #120]	; (8007458 <create_name+0x2d4>)
 80073de:	f7fe f981 	bl	80056e4 <chk_chr>
 80073e2:	4603      	mov	r3, r0
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d008      	beq.n	80073fa <create_name+0x276>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80073e8:	235f      	movs	r3, #95	; 0x5f
 80073ea:	84bb      	strh	r3, [r7, #36]	; 0x24
 80073ec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80073f0:	f043 0303 	orr.w	r3, r3, #3
 80073f4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80073f8:	e01b      	b.n	8007432 <create_name+0x2ae>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80073fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80073fc:	2b40      	cmp	r3, #64	; 0x40
 80073fe:	d909      	bls.n	8007414 <create_name+0x290>
 8007400:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007402:	2b5a      	cmp	r3, #90	; 0x5a
 8007404:	d806      	bhi.n	8007414 <create_name+0x290>
					b |= 2;
 8007406:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800740a:	f043 0302 	orr.w	r3, r3, #2
 800740e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007412:	e00e      	b.n	8007432 <create_name+0x2ae>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8007414:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007416:	2b60      	cmp	r3, #96	; 0x60
 8007418:	d90b      	bls.n	8007432 <create_name+0x2ae>
 800741a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800741c:	2b7a      	cmp	r3, #122	; 0x7a
 800741e:	d808      	bhi.n	8007432 <create_name+0x2ae>
						b |= 1; w -= 0x20;
 8007420:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007424:	f043 0301 	orr.w	r3, r3, #1
 8007428:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800742c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800742e:	3b20      	subs	r3, #32
 8007430:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007438:	3318      	adds	r3, #24
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	6a3b      	ldr	r3, [r7, #32]
 800743e:	1c59      	adds	r1, r3, #1
 8007440:	6239      	str	r1, [r7, #32]
 8007442:	4413      	add	r3, r2
 8007444:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007446:	b2d2      	uxtb	r2, r2
 8007448:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 800744a:	e761      	b.n	8007310 <create_name+0x18c>
		if (!w) break;					/* Break on end of the LFN */
 800744c:	bf00      	nop
 800744e:	e006      	b.n	800745e <create_name+0x2da>
 8007450:	0800b374 	.word	0x0800b374
 8007454:	0800b3d4 	.word	0x0800b3d4
 8007458:	0800b380 	.word	0x0800b380
			if (si > di) break;			/* No extension */
 800745c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007464:	3318      	adds	r3, #24
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	781b      	ldrb	r3, [r3, #0]
 800746a:	2be5      	cmp	r3, #229	; 0xe5
 800746c:	d106      	bne.n	800747c <create_name+0x2f8>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007474:	3318      	adds	r3, #24
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	2205      	movs	r2, #5
 800747a:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	2b08      	cmp	r3, #8
 8007480:	d104      	bne.n	800748c <create_name+0x308>
 8007482:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007486:	009b      	lsls	r3, r3, #2
 8007488:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 800748c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007490:	f003 030c 	and.w	r3, r3, #12
 8007494:	2b0c      	cmp	r3, #12
 8007496:	d005      	beq.n	80074a4 <create_name+0x320>
 8007498:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800749c:	f003 0303 	and.w	r3, r3, #3
 80074a0:	2b03      	cmp	r3, #3
 80074a2:	d105      	bne.n	80074b0 <create_name+0x32c>
		cf |= NS_LFN;
 80074a4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80074a8:	f043 0302 	orr.w	r3, r3, #2
 80074ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80074b0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80074b4:	f003 0302 	and.w	r3, r3, #2
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d117      	bne.n	80074ec <create_name+0x368>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80074bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80074c0:	f003 0303 	and.w	r3, r3, #3
 80074c4:	2b01      	cmp	r3, #1
 80074c6:	d105      	bne.n	80074d4 <create_name+0x350>
 80074c8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80074cc:	f043 0310 	orr.w	r3, r3, #16
 80074d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80074d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80074d8:	f003 030c 	and.w	r3, r3, #12
 80074dc:	2b04      	cmp	r3, #4
 80074de:	d105      	bne.n	80074ec <create_name+0x368>
 80074e0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80074e4:	f043 0308 	orr.w	r3, r3, #8
 80074e8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80074f2:	3318      	adds	r3, #24
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	330b      	adds	r3, #11
 80074f8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80074fc:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80074fe:	2300      	movs	r3, #0

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 8007500:	4618      	mov	r0, r3
 8007502:	3728      	adds	r7, #40	; 0x28
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}

08007508 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b084      	sub	sp, #16
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
 8007510:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	781b      	ldrb	r3, [r3, #0]
 8007516:	2b2f      	cmp	r3, #47	; 0x2f
 8007518:	d003      	beq.n	8007522 <follow_path+0x1a>
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	781b      	ldrb	r3, [r3, #0]
 800751e:	2b5c      	cmp	r3, #92	; 0x5c
 8007520:	d102      	bne.n	8007528 <follow_path+0x20>
		path++;
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	3301      	adds	r3, #1
 8007526:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800752e:	3308      	adds	r3, #8
 8007530:	2200      	movs	r2, #0
 8007532:	601a      	str	r2, [r3, #0]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	781b      	ldrb	r3, [r3, #0]
 8007538:	2b1f      	cmp	r3, #31
 800753a:	d80c      	bhi.n	8007556 <follow_path+0x4e>
		res = dir_sdi(dp, 0);
 800753c:	2100      	movs	r1, #0
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f7fe ffa7 	bl	8006492 <dir_sdi>
 8007544:	4603      	mov	r3, r0
 8007546:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800754e:	3314      	adds	r3, #20
 8007550:	2200      	movs	r2, #0
 8007552:	601a      	str	r2, [r3, #0]
 8007554:	e04c      	b.n	80075f0 <follow_path+0xe8>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007556:	463b      	mov	r3, r7
 8007558:	4619      	mov	r1, r3
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f7ff fe12 	bl	8007184 <create_name>
 8007560:	4603      	mov	r3, r0
 8007562:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8007564:	7bfb      	ldrb	r3, [r7, #15]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d13d      	bne.n	80075e6 <follow_path+0xde>
			res = dir_find(dp);				/* Find an object with the sagment name */
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f7ff fc05 	bl	8006d7a <dir_find>
 8007570:	4603      	mov	r3, r0
 8007572:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800757a:	3318      	adds	r3, #24
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	7adb      	ldrb	r3, [r3, #11]
 8007580:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8007582:	7bfb      	ldrb	r3, [r7, #15]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d00a      	beq.n	800759e <follow_path+0x96>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007588:	7bfb      	ldrb	r3, [r7, #15]
 800758a:	2b04      	cmp	r3, #4
 800758c:	d12d      	bne.n	80075ea <follow_path+0xe2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800758e:	7bbb      	ldrb	r3, [r7, #14]
 8007590:	f003 0304 	and.w	r3, r3, #4
 8007594:	2b00      	cmp	r3, #0
 8007596:	d128      	bne.n	80075ea <follow_path+0xe2>
 8007598:	2305      	movs	r3, #5
 800759a:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 800759c:	e025      	b.n	80075ea <follow_path+0xe2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800759e:	7bbb      	ldrb	r3, [r7, #14]
 80075a0:	f003 0304 	and.w	r3, r3, #4
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d122      	bne.n	80075ee <follow_path+0xe6>
			dir = dp->dir;						/* Follow the sub-directory */
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075ae:	3314      	adds	r3, #20
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	330b      	adds	r3, #11
 80075b8:	781b      	ldrb	r3, [r3, #0]
 80075ba:	f003 0310 	and.w	r3, r3, #16
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d102      	bne.n	80075c8 <follow_path+0xc0>
				res = FR_NO_PATH; break;
 80075c2:	2305      	movs	r3, #5
 80075c4:	73fb      	strb	r3, [r7, #15]
 80075c6:	e013      	b.n	80075f0 <follow_path+0xe8>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	68b9      	ldr	r1, [r7, #8]
 80075d2:	4618      	mov	r0, r3
 80075d4:	f7ff f9eb 	bl	80069ae <ld_clust>
 80075d8:	4602      	mov	r2, r0
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075e0:	3308      	adds	r3, #8
 80075e2:	601a      	str	r2, [r3, #0]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80075e4:	e7b7      	b.n	8007556 <follow_path+0x4e>
			if (res != FR_OK) break;
 80075e6:	bf00      	nop
 80075e8:	e002      	b.n	80075f0 <follow_path+0xe8>
				break;
 80075ea:	bf00      	nop
 80075ec:	e000      	b.n	80075f0 <follow_path+0xe8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80075ee:	bf00      	nop
		}
	}

	return res;
 80075f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3710      	adds	r7, #16
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}

080075fa <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80075fa:	b480      	push	{r7}
 80075fc:	b087      	sub	sp, #28
 80075fe:	af00      	add	r7, sp, #0
 8007600:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007602:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007606:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d031      	beq.n	8007674 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	617b      	str	r3, [r7, #20]
 8007616:	e002      	b.n	800761e <get_ldnumber+0x24>
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	3301      	adds	r3, #1
 800761c:	617b      	str	r3, [r7, #20]
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	781b      	ldrb	r3, [r3, #0]
 8007622:	2b1f      	cmp	r3, #31
 8007624:	d903      	bls.n	800762e <get_ldnumber+0x34>
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	781b      	ldrb	r3, [r3, #0]
 800762a:	2b3a      	cmp	r3, #58	; 0x3a
 800762c:	d1f4      	bne.n	8007618 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	781b      	ldrb	r3, [r3, #0]
 8007632:	2b3a      	cmp	r3, #58	; 0x3a
 8007634:	d11c      	bne.n	8007670 <get_ldnumber+0x76>
			tp = *path;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	1c5a      	adds	r2, r3, #1
 8007640:	60fa      	str	r2, [r7, #12]
 8007642:	781b      	ldrb	r3, [r3, #0]
 8007644:	3b30      	subs	r3, #48	; 0x30
 8007646:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	2b09      	cmp	r3, #9
 800764c:	d80e      	bhi.n	800766c <get_ldnumber+0x72>
 800764e:	68fa      	ldr	r2, [r7, #12]
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	429a      	cmp	r2, r3
 8007654:	d10a      	bne.n	800766c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d107      	bne.n	800766c <get_ldnumber+0x72>
					vol = (int)i;
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	3301      	adds	r3, #1
 8007664:	617b      	str	r3, [r7, #20]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	697a      	ldr	r2, [r7, #20]
 800766a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800766c:	693b      	ldr	r3, [r7, #16]
 800766e:	e002      	b.n	8007676 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007670:	2300      	movs	r3, #0
 8007672:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007674:	693b      	ldr	r3, [r7, #16]
}
 8007676:	4618      	mov	r0, r3
 8007678:	371c      	adds	r7, #28
 800767a:	46bd      	mov	sp, r7
 800767c:	bc80      	pop	{r7}
 800767e:	4770      	bx	lr

08007680 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b082      	sub	sp, #8
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007690:	3304      	adds	r3, #4
 8007692:	2200      	movs	r2, #0
 8007694:	701a      	strb	r2, [r3, #0]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800769c:	330c      	adds	r3, #12
 800769e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80076a2:	601a      	str	r2, [r3, #0]
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 80076a4:	6839      	ldr	r1, [r7, #0]
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f7fe fa0e 	bl	8005ac8 <move_window>
 80076ac:	4603      	mov	r3, r0
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d001      	beq.n	80076b6 <check_fs+0x36>
		return 3;
 80076b2:	2303      	movs	r3, #3
 80076b4:	e04a      	b.n	800774c <check_fs+0xcc>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80076bc:	3301      	adds	r3, #1
 80076be:	781b      	ldrb	r3, [r3, #0]
 80076c0:	021b      	lsls	r3, r3, #8
 80076c2:	b21a      	sxth	r2, r3
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 80076ca:	b21b      	sxth	r3, r3
 80076cc:	4313      	orrs	r3, r2
 80076ce:	b21b      	sxth	r3, r3
 80076d0:	4a20      	ldr	r2, [pc, #128]	; (8007754 <check_fs+0xd4>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d001      	beq.n	80076da <check_fs+0x5a>
		return 2;
 80076d6:	2302      	movs	r3, #2
 80076d8:	e038      	b.n	800774c <check_fs+0xcc>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	3336      	adds	r3, #54	; 0x36
 80076de:	3303      	adds	r3, #3
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	061a      	lsls	r2, r3, #24
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	3336      	adds	r3, #54	; 0x36
 80076e8:	3302      	adds	r3, #2
 80076ea:	781b      	ldrb	r3, [r3, #0]
 80076ec:	041b      	lsls	r3, r3, #16
 80076ee:	4313      	orrs	r3, r2
 80076f0:	687a      	ldr	r2, [r7, #4]
 80076f2:	3236      	adds	r2, #54	; 0x36
 80076f4:	3201      	adds	r2, #1
 80076f6:	7812      	ldrb	r2, [r2, #0]
 80076f8:	0212      	lsls	r2, r2, #8
 80076fa:	4313      	orrs	r3, r2
 80076fc:	687a      	ldr	r2, [r7, #4]
 80076fe:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8007702:	4313      	orrs	r3, r2
 8007704:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007708:	4a13      	ldr	r2, [pc, #76]	; (8007758 <check_fs+0xd8>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d101      	bne.n	8007712 <check_fs+0x92>
		return 0;
 800770e:	2300      	movs	r3, #0
 8007710:	e01c      	b.n	800774c <check_fs+0xcc>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	3352      	adds	r3, #82	; 0x52
 8007716:	3303      	adds	r3, #3
 8007718:	781b      	ldrb	r3, [r3, #0]
 800771a:	061a      	lsls	r2, r3, #24
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	3352      	adds	r3, #82	; 0x52
 8007720:	3302      	adds	r3, #2
 8007722:	781b      	ldrb	r3, [r3, #0]
 8007724:	041b      	lsls	r3, r3, #16
 8007726:	4313      	orrs	r3, r2
 8007728:	687a      	ldr	r2, [r7, #4]
 800772a:	3252      	adds	r2, #82	; 0x52
 800772c:	3201      	adds	r2, #1
 800772e:	7812      	ldrb	r2, [r2, #0]
 8007730:	0212      	lsls	r2, r2, #8
 8007732:	4313      	orrs	r3, r2
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 800773a:	4313      	orrs	r3, r2
 800773c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007740:	4a05      	ldr	r2, [pc, #20]	; (8007758 <check_fs+0xd8>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d101      	bne.n	800774a <check_fs+0xca>
		return 0;
 8007746:	2300      	movs	r3, #0
 8007748:	e000      	b.n	800774c <check_fs+0xcc>

	return 1;
 800774a:	2301      	movs	r3, #1
}
 800774c:	4618      	mov	r0, r3
 800774e:	3708      	adds	r7, #8
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}
 8007754:	ffffaa55 	.word	0xffffaa55
 8007758:	00544146 	.word	0x00544146

0800775c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b096      	sub	sp, #88	; 0x58
 8007760:	af00      	add	r7, sp, #0
 8007762:	60f8      	str	r0, [r7, #12]
 8007764:	60b9      	str	r1, [r7, #8]
 8007766:	4613      	mov	r3, r2
 8007768:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2200      	movs	r2, #0
 800776e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007770:	68b8      	ldr	r0, [r7, #8]
 8007772:	f7ff ff42 	bl	80075fa <get_ldnumber>
 8007776:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007778:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800777a:	2b00      	cmp	r3, #0
 800777c:	da01      	bge.n	8007782 <find_volume+0x26>
 800777e:	230b      	movs	r3, #11
 8007780:	e33c      	b.n	8007dfc <find_volume+0x6a0>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007782:	4ab3      	ldr	r2, [pc, #716]	; (8007a50 <find_volume+0x2f4>)
 8007784:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007786:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800778a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800778c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800778e:	2b00      	cmp	r3, #0
 8007790:	d101      	bne.n	8007796 <find_volume+0x3a>
 8007792:	230c      	movs	r3, #12
 8007794:	e332      	b.n	8007dfc <find_volume+0x6a0>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800779a:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 800779c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800779e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077a2:	781b      	ldrb	r3, [r3, #0]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d01d      	beq.n	80077e4 <find_volume+0x88>
		stat = disk_status(fs->drv);
 80077a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077ae:	3301      	adds	r3, #1
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	4618      	mov	r0, r3
 80077b4:	f7fd fe9c 	bl	80054f0 <disk_status>
 80077b8:	4603      	mov	r3, r0
 80077ba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80077be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80077c2:	f003 0301 	and.w	r3, r3, #1
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d10c      	bne.n	80077e4 <find_volume+0x88>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 80077ca:	79fb      	ldrb	r3, [r7, #7]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d007      	beq.n	80077e0 <find_volume+0x84>
 80077d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80077d4:	f003 0304 	and.w	r3, r3, #4
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d001      	beq.n	80077e0 <find_volume+0x84>
				return FR_WRITE_PROTECTED;
 80077dc:	230a      	movs	r3, #10
 80077de:	e30d      	b.n	8007dfc <find_volume+0x6a0>
			return FR_OK;				/* The file system object is valid */
 80077e0:	2300      	movs	r3, #0
 80077e2:	e30b      	b.n	8007dfc <find_volume+0x6a0>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80077e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077ea:	2200      	movs	r2, #0
 80077ec:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80077ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077f0:	b2da      	uxtb	r2, r3
 80077f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077f8:	3301      	adds	r3, #1
 80077fa:	701a      	strb	r2, [r3, #0]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80077fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007802:	3301      	adds	r3, #1
 8007804:	781b      	ldrb	r3, [r3, #0]
 8007806:	4618      	mov	r0, r3
 8007808:	f7fd fe8c 	bl	8005524 <disk_initialize>
 800780c:	4603      	mov	r3, r0
 800780e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8007812:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007816:	f003 0301 	and.w	r3, r3, #1
 800781a:	2b00      	cmp	r3, #0
 800781c:	d001      	beq.n	8007822 <find_volume+0xc6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800781e:	2303      	movs	r3, #3
 8007820:	e2ec      	b.n	8007dfc <find_volume+0x6a0>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8007822:	79fb      	ldrb	r3, [r7, #7]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d007      	beq.n	8007838 <find_volume+0xdc>
 8007828:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800782c:	f003 0304 	and.w	r3, r3, #4
 8007830:	2b00      	cmp	r3, #0
 8007832:	d001      	beq.n	8007838 <find_volume+0xdc>
		return FR_WRITE_PROTECTED;
 8007834:	230a      	movs	r3, #10
 8007836:	e2e1      	b.n	8007dfc <find_volume+0x6a0>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 8007838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800783a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800783e:	3301      	adds	r3, #1
 8007840:	7818      	ldrb	r0, [r3, #0]
 8007842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007844:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007848:	330a      	adds	r3, #10
 800784a:	461a      	mov	r2, r3
 800784c:	2102      	movs	r1, #2
 800784e:	f7fd fecf 	bl	80055f0 <disk_ioctl>
 8007852:	4603      	mov	r3, r0
 8007854:	2b00      	cmp	r3, #0
 8007856:	d10f      	bne.n	8007878 <find_volume+0x11c>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 8007858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800785a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800785e:	330a      	adds	r3, #10
 8007860:	881b      	ldrh	r3, [r3, #0]
 8007862:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007866:	d307      	bcc.n	8007878 <find_volume+0x11c>
 8007868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800786a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800786e:	330a      	adds	r3, #10
 8007870:	881b      	ldrh	r3, [r3, #0]
 8007872:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007876:	d901      	bls.n	800787c <find_volume+0x120>
 8007878:	2301      	movs	r3, #1
 800787a:	e2bf      	b.n	8007dfc <find_volume+0x6a0>
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 800787c:	2300      	movs	r3, #0
 800787e:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8007880:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007882:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007884:	f7ff fefc 	bl	8007680 <check_fs>
 8007888:	4603      	mov	r3, r0
 800788a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 800788e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007892:	2b01      	cmp	r3, #1
 8007894:	d155      	bne.n	8007942 <find_volume+0x1e6>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8007896:	2300      	movs	r3, #0
 8007898:	643b      	str	r3, [r7, #64]	; 0x40
 800789a:	e029      	b.n	80078f0 <find_volume+0x194>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 800789c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800789e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078a0:	011b      	lsls	r3, r3, #4
 80078a2:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80078a6:	4413      	add	r3, r2
 80078a8:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 80078aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ac:	3304      	adds	r3, #4
 80078ae:	781b      	ldrb	r3, [r3, #0]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d012      	beq.n	80078da <find_volume+0x17e>
 80078b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078b6:	330b      	adds	r3, #11
 80078b8:	781b      	ldrb	r3, [r3, #0]
 80078ba:	061a      	lsls	r2, r3, #24
 80078bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078be:	330a      	adds	r3, #10
 80078c0:	781b      	ldrb	r3, [r3, #0]
 80078c2:	041b      	lsls	r3, r3, #16
 80078c4:	4313      	orrs	r3, r2
 80078c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078c8:	3209      	adds	r2, #9
 80078ca:	7812      	ldrb	r2, [r2, #0]
 80078cc:	0212      	lsls	r2, r2, #8
 80078ce:	4313      	orrs	r3, r2
 80078d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078d2:	3208      	adds	r2, #8
 80078d4:	7812      	ldrb	r2, [r2, #0]
 80078d6:	431a      	orrs	r2, r3
 80078d8:	e000      	b.n	80078dc <find_volume+0x180>
 80078da:	2200      	movs	r2, #0
 80078dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078de:	009b      	lsls	r3, r3, #2
 80078e0:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80078e4:	440b      	add	r3, r1
 80078e6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80078ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078ec:	3301      	adds	r3, #1
 80078ee:	643b      	str	r3, [r7, #64]	; 0x40
 80078f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078f2:	2b03      	cmp	r3, #3
 80078f4:	d9d2      	bls.n	800789c <find_volume+0x140>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 80078f6:	2300      	movs	r3, #0
 80078f8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80078fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d002      	beq.n	8007906 <find_volume+0x1aa>
 8007900:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007902:	3b01      	subs	r3, #1
 8007904:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8007906:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007908:	009b      	lsls	r3, r3, #2
 800790a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800790e:	4413      	add	r3, r2
 8007910:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007914:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8007916:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007918:	2b00      	cmp	r3, #0
 800791a:	d005      	beq.n	8007928 <find_volume+0x1cc>
 800791c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800791e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007920:	f7ff feae 	bl	8007680 <check_fs>
 8007924:	4603      	mov	r3, r0
 8007926:	e000      	b.n	800792a <find_volume+0x1ce>
 8007928:	2302      	movs	r3, #2
 800792a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 800792e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007932:	2b00      	cmp	r3, #0
 8007934:	d005      	beq.n	8007942 <find_volume+0x1e6>
 8007936:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007938:	3301      	adds	r3, #1
 800793a:	643b      	str	r3, [r7, #64]	; 0x40
 800793c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800793e:	2b03      	cmp	r3, #3
 8007940:	d9e1      	bls.n	8007906 <find_volume+0x1aa>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007942:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007946:	2b03      	cmp	r3, #3
 8007948:	d101      	bne.n	800794e <find_volume+0x1f2>
 800794a:	2301      	movs	r3, #1
 800794c:	e256      	b.n	8007dfc <find_volume+0x6a0>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 800794e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007952:	2b00      	cmp	r3, #0
 8007954:	d001      	beq.n	800795a <find_volume+0x1fe>
 8007956:	230d      	movs	r3, #13
 8007958:	e250      	b.n	8007dfc <find_volume+0x6a0>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800795a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800795c:	7b1b      	ldrb	r3, [r3, #12]
 800795e:	021b      	lsls	r3, r3, #8
 8007960:	b21a      	sxth	r2, r3
 8007962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007964:	7adb      	ldrb	r3, [r3, #11]
 8007966:	b21b      	sxth	r3, r3
 8007968:	4313      	orrs	r3, r2
 800796a:	b21b      	sxth	r3, r3
 800796c:	b29a      	uxth	r2, r3
 800796e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007970:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007974:	330a      	adds	r3, #10
 8007976:	881b      	ldrh	r3, [r3, #0]
 8007978:	429a      	cmp	r2, r3
 800797a:	d001      	beq.n	8007980 <find_volume+0x224>
		return FR_NO_FILESYSTEM;
 800797c:	230d      	movs	r3, #13
 800797e:	e23d      	b.n	8007dfc <find_volume+0x6a0>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8007980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007982:	7ddb      	ldrb	r3, [r3, #23]
 8007984:	021b      	lsls	r3, r3, #8
 8007986:	b21a      	sxth	r2, r3
 8007988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800798a:	7d9b      	ldrb	r3, [r3, #22]
 800798c:	b21b      	sxth	r3, r3
 800798e:	4313      	orrs	r3, r2
 8007990:	b21b      	sxth	r3, r3
 8007992:	b29b      	uxth	r3, r3
 8007994:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8007996:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007998:	2b00      	cmp	r3, #0
 800799a:	d112      	bne.n	80079c2 <find_volume+0x266>
 800799c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800799e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80079a2:	061a      	lsls	r2, r3, #24
 80079a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80079aa:	041b      	lsls	r3, r3, #16
 80079ac:	4313      	orrs	r3, r2
 80079ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80079b0:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 80079b4:	0212      	lsls	r2, r2, #8
 80079b6:	4313      	orrs	r3, r2
 80079b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80079ba:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 80079be:	4313      	orrs	r3, r2
 80079c0:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 80079c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079c8:	3318      	adds	r3, #24
 80079ca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80079cc:	601a      	str	r2, [r3, #0]

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 80079ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079d0:	7c1a      	ldrb	r2, [r3, #16]
 80079d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079d8:	3303      	adds	r3, #3
 80079da:	701a      	strb	r2, [r3, #0]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 80079dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079e2:	3303      	adds	r3, #3
 80079e4:	781b      	ldrb	r3, [r3, #0]
 80079e6:	2b01      	cmp	r3, #1
 80079e8:	d008      	beq.n	80079fc <find_volume+0x2a0>
 80079ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079f0:	3303      	adds	r3, #3
 80079f2:	781b      	ldrb	r3, [r3, #0]
 80079f4:	2b02      	cmp	r3, #2
 80079f6:	d001      	beq.n	80079fc <find_volume+0x2a0>
		return FR_NO_FILESYSTEM;
 80079f8:	230d      	movs	r3, #13
 80079fa:	e1ff      	b.n	8007dfc <find_volume+0x6a0>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 80079fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a02:	3303      	adds	r3, #3
 8007a04:	781b      	ldrb	r3, [r3, #0]
 8007a06:	461a      	mov	r2, r3
 8007a08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a0a:	fb02 f303 	mul.w	r3, r2, r3
 8007a0e:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8007a10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a12:	7b5a      	ldrb	r2, [r3, #13]
 8007a14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a1a:	3302      	adds	r3, #2
 8007a1c:	701a      	strb	r2, [r3, #0]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8007a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a24:	3302      	adds	r3, #2
 8007a26:	781b      	ldrb	r3, [r3, #0]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d00e      	beq.n	8007a4a <find_volume+0x2ee>
 8007a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a32:	3302      	adds	r3, #2
 8007a34:	781b      	ldrb	r3, [r3, #0]
 8007a36:	461a      	mov	r2, r3
 8007a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a3e:	3302      	adds	r3, #2
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	3b01      	subs	r3, #1
 8007a44:	4013      	ands	r3, r2
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d004      	beq.n	8007a54 <find_volume+0x2f8>
		return FR_NO_FILESYSTEM;
 8007a4a:	230d      	movs	r3, #13
 8007a4c:	e1d6      	b.n	8007dfc <find_volume+0x6a0>
 8007a4e:	bf00      	nop
 8007a50:	20002494 	.word	0x20002494

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8007a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a56:	7c9b      	ldrb	r3, [r3, #18]
 8007a58:	021b      	lsls	r3, r3, #8
 8007a5a:	b21a      	sxth	r2, r3
 8007a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a5e:	7c5b      	ldrb	r3, [r3, #17]
 8007a60:	b21b      	sxth	r3, r3
 8007a62:	4313      	orrs	r3, r2
 8007a64:	b21b      	sxth	r3, r3
 8007a66:	b29a      	uxth	r2, r3
 8007a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a6e:	3308      	adds	r3, #8
 8007a70:	801a      	strh	r2, [r3, #0]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8007a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a78:	3308      	adds	r3, #8
 8007a7a:	881a      	ldrh	r2, [r3, #0]
 8007a7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a82:	330a      	adds	r3, #10
 8007a84:	881b      	ldrh	r3, [r3, #0]
 8007a86:	095b      	lsrs	r3, r3, #5
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	fbb2 f1f3 	udiv	r1, r2, r3
 8007a8e:	fb03 f301 	mul.w	r3, r3, r1
 8007a92:	1ad3      	subs	r3, r2, r3
 8007a94:	b29b      	uxth	r3, r3
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d001      	beq.n	8007a9e <find_volume+0x342>
		return FR_NO_FILESYSTEM;
 8007a9a:	230d      	movs	r3, #13
 8007a9c:	e1ae      	b.n	8007dfc <find_volume+0x6a0>

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8007a9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aa0:	7d1b      	ldrb	r3, [r3, #20]
 8007aa2:	021b      	lsls	r3, r3, #8
 8007aa4:	b21a      	sxth	r2, r3
 8007aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aa8:	7cdb      	ldrb	r3, [r3, #19]
 8007aaa:	b21b      	sxth	r3, r3
 8007aac:	4313      	orrs	r3, r2
 8007aae:	b21b      	sxth	r3, r3
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8007ab4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d112      	bne.n	8007ae0 <find_volume+0x384>
 8007aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007abc:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8007ac0:	061a      	lsls	r2, r3, #24
 8007ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ac4:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8007ac8:	041b      	lsls	r3, r3, #16
 8007aca:	4313      	orrs	r3, r2
 8007acc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ace:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8007ad2:	0212      	lsls	r2, r2, #8
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ad8:	f892 2020 	ldrb.w	r2, [r2, #32]
 8007adc:	4313      	orrs	r3, r2
 8007ade:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8007ae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ae2:	7bdb      	ldrb	r3, [r3, #15]
 8007ae4:	021b      	lsls	r3, r3, #8
 8007ae6:	b21a      	sxth	r2, r3
 8007ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aea:	7b9b      	ldrb	r3, [r3, #14]
 8007aec:	b21b      	sxth	r3, r3
 8007aee:	4313      	orrs	r3, r2
 8007af0:	b21b      	sxth	r3, r3
 8007af2:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8007af4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d101      	bne.n	8007afe <find_volume+0x3a2>
 8007afa:	230d      	movs	r3, #13
 8007afc:	e17e      	b.n	8007dfc <find_volume+0x6a0>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8007afe:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007b00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b02:	441a      	add	r2, r3
 8007b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b0a:	3308      	adds	r3, #8
 8007b0c:	8819      	ldrh	r1, [r3, #0]
 8007b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b14:	330a      	adds	r3, #10
 8007b16:	881b      	ldrh	r3, [r3, #0]
 8007b18:	095b      	lsrs	r3, r3, #5
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007b20:	b29b      	uxth	r3, r3
 8007b22:	4413      	add	r3, r2
 8007b24:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007b26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	d201      	bcs.n	8007b32 <find_volume+0x3d6>
 8007b2e:	230d      	movs	r3, #13
 8007b30:	e164      	b.n	8007dfc <find_volume+0x6a0>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8007b32:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b36:	1ad2      	subs	r2, r2, r3
 8007b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b3e:	3302      	adds	r3, #2
 8007b40:	781b      	ldrb	r3, [r3, #0]
 8007b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b46:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8007b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d101      	bne.n	8007b52 <find_volume+0x3f6>
 8007b4e:	230d      	movs	r3, #13
 8007b50:	e154      	b.n	8007dfc <find_volume+0x6a0>
	fmt = FS_FAT12;
 8007b52:	2301      	movs	r3, #1
 8007b54:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8007b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b5a:	f640 72f5 	movw	r2, #4085	; 0xff5
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d902      	bls.n	8007b68 <find_volume+0x40c>
 8007b62:	2302      	movs	r3, #2
 8007b64:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8007b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b6a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d902      	bls.n	8007b78 <find_volume+0x41c>
 8007b72:	2303      	movs	r3, #3
 8007b74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8007b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b7a:	1c9a      	adds	r2, r3, #2
 8007b7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b82:	3314      	adds	r3, #20
 8007b84:	601a      	str	r2, [r3, #0]
	fs->volbase = bsect;								/* Volume start sector */
 8007b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b8c:	331c      	adds	r3, #28
 8007b8e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007b90:	601a      	str	r2, [r3, #0]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8007b92:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007b94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b96:	441a      	add	r2, r3
 8007b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b9a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007b9e:	601a      	str	r2, [r3, #0]
	fs->database = bsect + sysect;						/* Data start sector */
 8007ba0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ba4:	441a      	add	r2, r3
 8007ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ba8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007bac:	3308      	adds	r3, #8
 8007bae:	601a      	str	r2, [r3, #0]
	if (fmt == FS_FAT32) {
 8007bb0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007bb4:	2b03      	cmp	r3, #3
 8007bb6:	d127      	bne.n	8007c08 <find_volume+0x4ac>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8007bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007bbe:	3308      	adds	r3, #8
 8007bc0:	881b      	ldrh	r3, [r3, #0]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d001      	beq.n	8007bca <find_volume+0x46e>
 8007bc6:	230d      	movs	r3, #13
 8007bc8:	e118      	b.n	8007dfc <find_volume+0x6a0>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8007bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bcc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007bd0:	061a      	lsls	r2, r3, #24
 8007bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bd4:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8007bd8:	041b      	lsls	r3, r3, #16
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007bde:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8007be2:	0212      	lsls	r2, r2, #8
 8007be4:	4313      	orrs	r3, r2
 8007be6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007be8:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8007bec:	431a      	orrs	r2, r3
 8007bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bf0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007bf4:	3304      	adds	r3, #4
 8007bf6:	601a      	str	r2, [r3, #0]
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8007bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bfa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007bfe:	3314      	adds	r3, #20
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	009b      	lsls	r3, r3, #2
 8007c04:	647b      	str	r3, [r7, #68]	; 0x44
 8007c06:	e030      	b.n	8007c6a <find_volume+0x50e>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8007c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007c0e:	3308      	adds	r3, #8
 8007c10:	881b      	ldrh	r3, [r3, #0]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d101      	bne.n	8007c1a <find_volume+0x4be>
 8007c16:	230d      	movs	r3, #13
 8007c18:	e0f0      	b.n	8007dfc <find_volume+0x6a0>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8007c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c1c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007c20:	681a      	ldr	r2, [r3, #0]
 8007c22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c24:	441a      	add	r2, r3
 8007c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c28:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007c2c:	3304      	adds	r3, #4
 8007c2e:	601a      	str	r2, [r3, #0]
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007c30:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007c34:	2b02      	cmp	r3, #2
 8007c36:	d106      	bne.n	8007c46 <find_volume+0x4ea>
 8007c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007c3e:	3314      	adds	r3, #20
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	005b      	lsls	r3, r3, #1
 8007c44:	e010      	b.n	8007c68 <find_volume+0x50c>
 8007c46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007c4c:	3314      	adds	r3, #20
 8007c4e:	681a      	ldr	r2, [r3, #0]
 8007c50:	4613      	mov	r3, r2
 8007c52:	005b      	lsls	r3, r3, #1
 8007c54:	4413      	add	r3, r2
 8007c56:	085a      	lsrs	r2, r3, #1
 8007c58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007c5e:	3314      	adds	r3, #20
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f003 0301 	and.w	r3, r3, #1
 8007c66:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8007c68:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8007c6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007c70:	3318      	adds	r3, #24
 8007c72:	681a      	ldr	r2, [r3, #0]
 8007c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007c7a:	330a      	adds	r3, #10
 8007c7c:	881b      	ldrh	r3, [r3, #0]
 8007c7e:	4619      	mov	r1, r3
 8007c80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c82:	440b      	add	r3, r1
 8007c84:	1e59      	subs	r1, r3, #1
 8007c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007c8c:	330a      	adds	r3, #10
 8007c8e:	881b      	ldrh	r3, [r3, #0]
 8007c90:	fbb1 f3f3 	udiv	r3, r1, r3
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d201      	bcs.n	8007c9c <find_volume+0x540>
		return FR_NO_FILESYSTEM;
 8007c98:	230d      	movs	r3, #13
 8007c9a:	e0af      	b.n	8007dfc <find_volume+0x6a0>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8007c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ca2:	3310      	adds	r3, #16
 8007ca4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ca8:	601a      	str	r2, [r3, #0]
 8007caa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007cb0:	3310      	adds	r3, #16
 8007cb2:	681a      	ldr	r2, [r3, #0]
 8007cb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007cba:	330c      	adds	r3, #12
 8007cbc:	601a      	str	r2, [r3, #0]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8007cbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007cc4:	3305      	adds	r3, #5
 8007cc6:	2280      	movs	r2, #128	; 0x80
 8007cc8:	701a      	strb	r2, [r3, #0]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8007cca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007cce:	2b03      	cmp	r3, #3
 8007cd0:	d17d      	bne.n	8007dce <find_volume+0x672>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8007cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cd4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007cd8:	021b      	lsls	r3, r3, #8
 8007cda:	b21a      	sxth	r2, r3
 8007cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cde:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007ce2:	b21b      	sxth	r3, r3
 8007ce4:	4313      	orrs	r3, r2
 8007ce6:	b21b      	sxth	r3, r3
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d170      	bne.n	8007dce <find_volume+0x672>
		&& move_window(fs, bsect + 1) == FR_OK)
 8007cec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007cee:	3301      	adds	r3, #1
 8007cf0:	4619      	mov	r1, r3
 8007cf2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007cf4:	f7fd fee8 	bl	8005ac8 <move_window>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d167      	bne.n	8007dce <find_volume+0x672>
	{
		fs->fsi_flag = 0;
 8007cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d04:	3305      	adds	r3, #5
 8007d06:	2200      	movs	r2, #0
 8007d08:	701a      	strb	r2, [r3, #0]
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007d0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d0c:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8007d10:	021b      	lsls	r3, r3, #8
 8007d12:	b21a      	sxth	r2, r3
 8007d14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d16:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8007d1a:	b21b      	sxth	r3, r3
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	b21b      	sxth	r3, r3
 8007d20:	4a38      	ldr	r2, [pc, #224]	; (8007e04 <find_volume+0x6a8>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d153      	bne.n	8007dce <find_volume+0x672>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8007d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d28:	78db      	ldrb	r3, [r3, #3]
 8007d2a:	061a      	lsls	r2, r3, #24
 8007d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d2e:	789b      	ldrb	r3, [r3, #2]
 8007d30:	041b      	lsls	r3, r3, #16
 8007d32:	4313      	orrs	r3, r2
 8007d34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d36:	7852      	ldrb	r2, [r2, #1]
 8007d38:	0212      	lsls	r2, r2, #8
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d3e:	7812      	ldrb	r2, [r2, #0]
 8007d40:	4313      	orrs	r3, r2
 8007d42:	4a31      	ldr	r2, [pc, #196]	; (8007e08 <find_volume+0x6ac>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d142      	bne.n	8007dce <find_volume+0x672>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8007d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d4a:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 8007d4e:	061a      	lsls	r2, r3, #24
 8007d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d52:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 8007d56:	041b      	lsls	r3, r3, #16
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d5c:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 8007d60:	0212      	lsls	r2, r2, #8
 8007d62:	4313      	orrs	r3, r2
 8007d64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d66:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	4a27      	ldr	r2, [pc, #156]	; (8007e0c <find_volume+0x6b0>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d12d      	bne.n	8007dce <find_volume+0x672>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8007d72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d74:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 8007d78:	061a      	lsls	r2, r3, #24
 8007d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d7c:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 8007d80:	041b      	lsls	r3, r3, #16
 8007d82:	4313      	orrs	r3, r2
 8007d84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d86:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 8007d8a:	0212      	lsls	r2, r2, #8
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d90:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 8007d94:	431a      	orrs	r2, r3
 8007d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d9c:	3310      	adds	r3, #16
 8007d9e:	601a      	str	r2, [r3, #0]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8007da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007da2:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 8007da6:	061a      	lsls	r2, r3, #24
 8007da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007daa:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 8007dae:	041b      	lsls	r3, r3, #16
 8007db0:	4313      	orrs	r3, r2
 8007db2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007db4:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 8007db8:	0212      	lsls	r2, r2, #8
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007dbe:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 8007dc2:	431a      	orrs	r2, r3
 8007dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007dca:	330c      	adds	r3, #12
 8007dcc:	601a      	str	r2, [r3, #0]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8007dce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007dd4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8007dd8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 8007dda:	4b0d      	ldr	r3, [pc, #52]	; (8007e10 <find_volume+0x6b4>)
 8007ddc:	881b      	ldrh	r3, [r3, #0]
 8007dde:	3301      	adds	r3, #1
 8007de0:	b29a      	uxth	r2, r3
 8007de2:	4b0b      	ldr	r3, [pc, #44]	; (8007e10 <find_volume+0x6b4>)
 8007de4:	801a      	strh	r2, [r3, #0]
 8007de6:	4b0a      	ldr	r3, [pc, #40]	; (8007e10 <find_volume+0x6b4>)
 8007de8:	881a      	ldrh	r2, [r3, #0]
 8007dea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007df0:	3306      	adds	r3, #6
 8007df2:	801a      	strh	r2, [r3, #0]
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8007df4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007df6:	f7fd fde5 	bl	80059c4 <clear_lock>
#endif

	return FR_OK;
 8007dfa:	2300      	movs	r3, #0
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3758      	adds	r7, #88	; 0x58
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}
 8007e04:	ffffaa55 	.word	0xffffaa55
 8007e08:	41615252 	.word	0x41615252
 8007e0c:	61417272 	.word	0x61417272
 8007e10:	20002498 	.word	0x20002498

08007e14 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b084      	sub	sp, #16
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d02d      	beq.n	8007e82 <validate+0x6e>
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d027      	beq.n	8007e82 <validate+0x6e>
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007e3e:	781b      	ldrb	r3, [r3, #0]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d01e      	beq.n	8007e82 <validate+0x6e>
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007e50:	3306      	adds	r3, #6
 8007e52:	881a      	ldrh	r2, [r3, #0]
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007e5a:	3304      	adds	r3, #4
 8007e5c:	881b      	ldrh	r3, [r3, #0]
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	d10f      	bne.n	8007e82 <validate+0x6e>
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007e6e:	3301      	adds	r3, #1
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7fd fb3c 	bl	80054f0 <disk_status>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	f003 0301 	and.w	r3, r3, #1
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d001      	beq.n	8007e86 <validate+0x72>
		return FR_INVALID_OBJECT;
 8007e82:	2309      	movs	r3, #9
 8007e84:	e000      	b.n	8007e88 <validate+0x74>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8007e86:	2300      	movs	r3, #0
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3710      	adds	r7, #16
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}

08007e90 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b088      	sub	sp, #32
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	60f8      	str	r0, [r7, #12]
 8007e98:	60b9      	str	r1, [r7, #8]
 8007e9a:	4613      	mov	r3, r2
 8007e9c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8007ea2:	f107 0310 	add.w	r3, r7, #16
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f7ff fba7 	bl	80075fa <get_ldnumber>
 8007eac:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007eae:	69fb      	ldr	r3, [r7, #28]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	da01      	bge.n	8007eb8 <f_mount+0x28>
 8007eb4:	230b      	movs	r3, #11
 8007eb6:	e02f      	b.n	8007f18 <f_mount+0x88>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007eb8:	4a19      	ldr	r2, [pc, #100]	; (8007f20 <f_mount+0x90>)
 8007eba:	69fb      	ldr	r3, [r7, #28]
 8007ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ec0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007ec2:	69bb      	ldr	r3, [r7, #24]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d007      	beq.n	8007ed8 <f_mount+0x48>
#if _FS_LOCK
		clear_lock(cfs);
 8007ec8:	69b8      	ldr	r0, [r7, #24]
 8007eca:	f7fd fd7b 	bl	80059c4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007ece:	69bb      	ldr	r3, [r7, #24]
 8007ed0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d004      	beq.n	8007ee8 <f_mount+0x58>
		fs->fs_type = 0;				/* Clear new fs object */
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007ee8:	68fa      	ldr	r2, [r7, #12]
 8007eea:	490d      	ldr	r1, [pc, #52]	; (8007f20 <f_mount+0x90>)
 8007eec:	69fb      	ldr	r3, [r7, #28]
 8007eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d002      	beq.n	8007efe <f_mount+0x6e>
 8007ef8:	79fb      	ldrb	r3, [r7, #7]
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	d001      	beq.n	8007f02 <f_mount+0x72>
 8007efe:	2300      	movs	r3, #0
 8007f00:	e00a      	b.n	8007f18 <f_mount+0x88>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8007f02:	f107 0108 	add.w	r1, r7, #8
 8007f06:	f107 030c 	add.w	r3, r7, #12
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f7ff fc25 	bl	800775c <find_volume>
 8007f12:	4603      	mov	r3, r0
 8007f14:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007f16:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3720      	adds	r7, #32
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}
 8007f20:	20002494 	.word	0x20002494

08007f24 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	f5ad 5d82 	sub.w	sp, sp, #4160	; 0x1040
 8007f2a:	b086      	sub	sp, #24
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	f107 0318 	add.w	r3, r7, #24
 8007f32:	3b0c      	subs	r3, #12
 8007f34:	6018      	str	r0, [r3, #0]
 8007f36:	f107 0318 	add.w	r3, r7, #24
 8007f3a:	3b10      	subs	r3, #16
 8007f3c:	6019      	str	r1, [r3, #0]
 8007f3e:	f107 0318 	add.w	r3, r7, #24
 8007f42:	3b11      	subs	r3, #17
 8007f44:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8007f46:	f107 0318 	add.w	r3, r7, #24
 8007f4a:	3b0c      	subs	r3, #12
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d101      	bne.n	8007f56 <f_open+0x32>
 8007f52:	2309      	movs	r3, #9
 8007f54:	e319      	b.n	800858a <f_open+0x666>
	fp->fs = 0;			/* Clear file object */
 8007f56:	f107 0318 	add.w	r3, r7, #24
 8007f5a:	3b0c      	subs	r3, #12
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f62:	2200      	movs	r2, #0
 8007f64:	601a      	str	r2, [r3, #0]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8007f66:	f107 0318 	add.w	r3, r7, #24
 8007f6a:	3b11      	subs	r3, #17
 8007f6c:	f107 0218 	add.w	r2, r7, #24
 8007f70:	3a11      	subs	r2, #17
 8007f72:	7812      	ldrb	r2, [r2, #0]
 8007f74:	f002 021f 	and.w	r2, r2, #31
 8007f78:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8007f7a:	f107 0318 	add.w	r3, r7, #24
 8007f7e:	3b11      	subs	r3, #17
 8007f80:	781b      	ldrb	r3, [r3, #0]
 8007f82:	f023 0301 	bic.w	r3, r3, #1
 8007f86:	b2da      	uxtb	r2, r3
 8007f88:	f107 0118 	add.w	r1, r7, #24
 8007f8c:	3910      	subs	r1, #16
 8007f8e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007f92:	3b18      	subs	r3, #24
 8007f94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f7ff fbdf 	bl	800775c <find_volume>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007fa4:	f102 0217 	add.w	r2, r2, #23
 8007fa8:	7013      	strb	r3, [r2, #0]
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8007faa:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007fae:	f103 0317 	add.w	r3, r3, #23
 8007fb2:	781b      	ldrb	r3, [r3, #0]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	f040 82e3 	bne.w	8008580 <f_open+0x65c>
		INIT_BUF(dj);
 8007fba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007fbe:	3b18      	subs	r3, #24
 8007fc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007fc4:	3318      	adds	r3, #24
 8007fc6:	f107 0218 	add.w	r2, r7, #24
 8007fca:	3a04      	subs	r2, #4
 8007fcc:	601a      	str	r2, [r3, #0]
 8007fce:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007fd2:	3b18      	subs	r3, #24
 8007fd4:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007fd8:	4ad1      	ldr	r2, [pc, #836]	; (8008320 <f_open+0x3fc>)
 8007fda:	601a      	str	r2, [r3, #0]
		res = follow_path(&dj, path);	/* Follow the file path */
 8007fdc:	f107 0318 	add.w	r3, r7, #24
 8007fe0:	3b10      	subs	r3, #16
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007fe8:	3b18      	subs	r3, #24
 8007fea:	4611      	mov	r1, r2
 8007fec:	4618      	mov	r0, r3
 8007fee:	f7ff fa8b 	bl	8007508 <follow_path>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007ff8:	f102 0217 	add.w	r2, r2, #23
 8007ffc:	7013      	strb	r3, [r2, #0]
		dir = dj.dir;
 8007ffe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008002:	3b18      	subs	r3, #24
 8008004:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008008:	3314      	adds	r3, #20
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8008010:	f102 0210 	add.w	r2, r2, #16
 8008014:	6013      	str	r3, [r2, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008016:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800801a:	f103 0317 	add.w	r3, r3, #23
 800801e:	781b      	ldrb	r3, [r3, #0]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d126      	bne.n	8008072 <f_open+0x14e>
			if (!dir)	/* Default directory itself */
 8008024:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008028:	f103 0310 	add.w	r3, r3, #16
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d106      	bne.n	8008040 <f_open+0x11c>
				res = FR_INVALID_NAME;
 8008032:	2306      	movs	r3, #6
 8008034:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8008038:	f102 0217 	add.w	r2, r2, #23
 800803c:	7013      	strb	r3, [r2, #0]
 800803e:	e018      	b.n	8008072 <f_open+0x14e>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008040:	f107 0318 	add.w	r3, r7, #24
 8008044:	3b11      	subs	r3, #17
 8008046:	781b      	ldrb	r3, [r3, #0]
 8008048:	f023 0301 	bic.w	r3, r3, #1
 800804c:	2b00      	cmp	r3, #0
 800804e:	bf14      	ite	ne
 8008050:	2301      	movne	r3, #1
 8008052:	2300      	moveq	r3, #0
 8008054:	b2db      	uxtb	r3, r3
 8008056:	461a      	mov	r2, r3
 8008058:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800805c:	3b18      	subs	r3, #24
 800805e:	4611      	mov	r1, r2
 8008060:	4618      	mov	r0, r3
 8008062:	f7fd fb59 	bl	8005718 <chk_lock>
 8008066:	4603      	mov	r3, r0
 8008068:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800806c:	f102 0217 	add.w	r2, r2, #23
 8008070:	7013      	strb	r3, [r2, #0]
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008072:	f107 0318 	add.w	r3, r7, #24
 8008076:	3b11      	subs	r3, #17
 8008078:	781b      	ldrb	r3, [r3, #0]
 800807a:	f003 031c 	and.w	r3, r3, #28
 800807e:	2b00      	cmp	r3, #0
 8008080:	f000 8150 	beq.w	8008324 <f_open+0x400>
			if (res != FR_OK) {					/* No file, create new */
 8008084:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008088:	f103 0317 	add.w	r3, r3, #23
 800808c:	781b      	ldrb	r3, [r3, #0]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d030      	beq.n	80080f4 <f_open+0x1d0>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8008092:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008096:	f103 0317 	add.w	r3, r3, #23
 800809a:	781b      	ldrb	r3, [r3, #0]
 800809c:	2b04      	cmp	r3, #4
 800809e:	d112      	bne.n	80080c6 <f_open+0x1a2>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80080a0:	f7fd fbac 	bl	80057fc <enq_lock>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d007      	beq.n	80080ba <f_open+0x196>
 80080aa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80080ae:	3b18      	subs	r3, #24
 80080b0:	4618      	mov	r0, r3
 80080b2:	f7fe ff37 	bl	8006f24 <dir_register>
 80080b6:	4603      	mov	r3, r0
 80080b8:	e000      	b.n	80080bc <f_open+0x198>
 80080ba:	2312      	movs	r3, #18
 80080bc:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80080c0:	f102 0217 	add.w	r2, r2, #23
 80080c4:	7013      	strb	r3, [r2, #0]
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80080c6:	f107 0318 	add.w	r3, r7, #24
 80080ca:	3b11      	subs	r3, #17
 80080cc:	f107 0218 	add.w	r2, r7, #24
 80080d0:	3a11      	subs	r2, #17
 80080d2:	7812      	ldrb	r2, [r2, #0]
 80080d4:	f042 0208 	orr.w	r2, r2, #8
 80080d8:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 80080da:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80080de:	3b18      	subs	r3, #24
 80080e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80080e4:	3314      	adds	r3, #20
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80080ec:	f102 0210 	add.w	r2, r2, #16
 80080f0:	6013      	str	r3, [r2, #0]
 80080f2:	e01f      	b.n	8008134 <f_open+0x210>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80080f4:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80080f8:	f103 0310 	add.w	r3, r3, #16
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	330b      	adds	r3, #11
 8008100:	781b      	ldrb	r3, [r3, #0]
 8008102:	f003 0311 	and.w	r3, r3, #17
 8008106:	2b00      	cmp	r3, #0
 8008108:	d006      	beq.n	8008118 <f_open+0x1f4>
					res = FR_DENIED;
 800810a:	2307      	movs	r3, #7
 800810c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8008110:	f102 0217 	add.w	r2, r2, #23
 8008114:	7013      	strb	r3, [r2, #0]
 8008116:	e00d      	b.n	8008134 <f_open+0x210>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8008118:	f107 0318 	add.w	r3, r7, #24
 800811c:	3b11      	subs	r3, #17
 800811e:	781b      	ldrb	r3, [r3, #0]
 8008120:	f003 0304 	and.w	r3, r3, #4
 8008124:	2b00      	cmp	r3, #0
 8008126:	d005      	beq.n	8008134 <f_open+0x210>
						res = FR_EXIST;
 8008128:	2308      	movs	r3, #8
 800812a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800812e:	f102 0217 	add.w	r2, r2, #23
 8008132:	7013      	strb	r3, [r2, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008134:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008138:	f103 0317 	add.w	r3, r3, #23
 800813c:	781b      	ldrb	r3, [r3, #0]
 800813e:	2b00      	cmp	r3, #0
 8008140:	f040 8122 	bne.w	8008388 <f_open+0x464>
 8008144:	f107 0318 	add.w	r3, r7, #24
 8008148:	3b11      	subs	r3, #17
 800814a:	781b      	ldrb	r3, [r3, #0]
 800814c:	f003 0308 	and.w	r3, r3, #8
 8008150:	2b00      	cmp	r3, #0
 8008152:	f000 8119 	beq.w	8008388 <f_open+0x464>
				dw = GET_FATTIME();				/* Created time */
 8008156:	f7fd f96f 	bl	8005438 <get_fattime>
 800815a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800815e:	f103 030c 	add.w	r3, r3, #12
 8008162:	6018      	str	r0, [r3, #0]
				ST_DWORD(dir + DIR_CrtTime, dw);
 8008164:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008168:	f103 0310 	add.w	r3, r3, #16
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	330e      	adds	r3, #14
 8008170:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8008174:	f102 020c 	add.w	r2, r2, #12
 8008178:	6812      	ldr	r2, [r2, #0]
 800817a:	b2d2      	uxtb	r2, r2
 800817c:	701a      	strb	r2, [r3, #0]
 800817e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008182:	f103 030c 	add.w	r3, r3, #12
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	b29b      	uxth	r3, r3
 800818a:	0a1b      	lsrs	r3, r3, #8
 800818c:	b29a      	uxth	r2, r3
 800818e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008192:	f103 0310 	add.w	r3, r3, #16
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	330f      	adds	r3, #15
 800819a:	b2d2      	uxtb	r2, r2
 800819c:	701a      	strb	r2, [r3, #0]
 800819e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80081a2:	f103 030c 	add.w	r3, r3, #12
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	0c1a      	lsrs	r2, r3, #16
 80081aa:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80081ae:	f103 0310 	add.w	r3, r3, #16
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	3310      	adds	r3, #16
 80081b6:	b2d2      	uxtb	r2, r2
 80081b8:	701a      	strb	r2, [r3, #0]
 80081ba:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80081be:	f103 030c 	add.w	r3, r3, #12
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	0e1a      	lsrs	r2, r3, #24
 80081c6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80081ca:	f103 0310 	add.w	r3, r3, #16
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	3311      	adds	r3, #17
 80081d2:	b2d2      	uxtb	r2, r2
 80081d4:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 80081d6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80081da:	f103 0310 	add.w	r3, r3, #16
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	330b      	adds	r3, #11
 80081e2:	2200      	movs	r2, #0
 80081e4:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 80081e6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80081ea:	f103 0310 	add.w	r3, r3, #16
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	331c      	adds	r3, #28
 80081f2:	2200      	movs	r2, #0
 80081f4:	701a      	strb	r2, [r3, #0]
 80081f6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80081fa:	f103 0310 	add.w	r3, r3, #16
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	331d      	adds	r3, #29
 8008202:	2200      	movs	r2, #0
 8008204:	701a      	strb	r2, [r3, #0]
 8008206:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800820a:	f103 0310 	add.w	r3, r3, #16
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	331e      	adds	r3, #30
 8008212:	2200      	movs	r2, #0
 8008214:	701a      	strb	r2, [r3, #0]
 8008216:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800821a:	f103 0310 	add.w	r3, r3, #16
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	331f      	adds	r3, #31
 8008222:	2200      	movs	r2, #0
 8008224:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8008226:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800822a:	3b18      	subs	r3, #24
 800822c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8008236:	f102 0210 	add.w	r2, r2, #16
 800823a:	6811      	ldr	r1, [r2, #0]
 800823c:	4618      	mov	r0, r3
 800823e:	f7fe fbb6 	bl	80069ae <ld_clust>
 8008242:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008246:	f103 0308 	add.w	r3, r3, #8
 800824a:	6018      	str	r0, [r3, #0]
				st_clust(dir, 0);				/* cluster = 0 */
 800824c:	2100      	movs	r1, #0
 800824e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008252:	f103 0310 	add.w	r3, r3, #16
 8008256:	6818      	ldr	r0, [r3, #0]
 8008258:	f7fe fbd7 	bl	8006a0a <st_clust>
				dj.fs->wflag = 1;
 800825c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008260:	3b18      	subs	r3, #24
 8008262:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800826c:	3304      	adds	r3, #4
 800826e:	2201      	movs	r2, #1
 8008270:	701a      	strb	r2, [r3, #0]
				if (cl) {						/* Remove the cluster chain if exist */
 8008272:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008276:	f103 0308 	add.w	r3, r3, #8
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	2b00      	cmp	r3, #0
 800827e:	f000 8083 	beq.w	8008388 <f_open+0x464>
					dw = dj.fs->winsect;
 8008282:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008286:	3b18      	subs	r3, #24
 8008288:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008292:	330c      	adds	r3, #12
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800829a:	f102 020c 	add.w	r2, r2, #12
 800829e:	6013      	str	r3, [r2, #0]
					res = remove_chain(dj.fs, cl);
 80082a0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80082a4:	3b18      	subs	r3, #24
 80082a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80082b0:	f102 0208 	add.w	r2, r2, #8
 80082b4:	6811      	ldr	r1, [r2, #0]
 80082b6:	4618      	mov	r0, r3
 80082b8:	f7fd ff8f 	bl	80061da <remove_chain>
 80082bc:	4603      	mov	r3, r0
 80082be:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80082c2:	f102 0217 	add.w	r2, r2, #23
 80082c6:	7013      	strb	r3, [r2, #0]
					if (res == FR_OK) {
 80082c8:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80082cc:	f103 0317 	add.w	r3, r3, #23
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d158      	bne.n	8008388 <f_open+0x464>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 80082d6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80082da:	3b18      	subs	r3, #24
 80082dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80082e6:	f102 0208 	add.w	r2, r2, #8
 80082ea:	6812      	ldr	r2, [r2, #0]
 80082ec:	3a01      	subs	r2, #1
 80082ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082f2:	330c      	adds	r3, #12
 80082f4:	601a      	str	r2, [r3, #0]
						res = move_window(dj.fs, dw);
 80082f6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80082fa:	3b18      	subs	r3, #24
 80082fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8008306:	f102 020c 	add.w	r2, r2, #12
 800830a:	6811      	ldr	r1, [r2, #0]
 800830c:	4618      	mov	r0, r3
 800830e:	f7fd fbdb 	bl	8005ac8 <move_window>
 8008312:	4603      	mov	r3, r0
 8008314:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8008318:	f102 0217 	add.w	r2, r2, #23
 800831c:	7013      	strb	r3, [r2, #0]
 800831e:	e033      	b.n	8008388 <f_open+0x464>
 8008320:	200024b4 	.word	0x200024b4
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8008324:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008328:	f103 0317 	add.w	r3, r3, #23
 800832c:	781b      	ldrb	r3, [r3, #0]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d12a      	bne.n	8008388 <f_open+0x464>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8008332:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008336:	f103 0310 	add.w	r3, r3, #16
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	330b      	adds	r3, #11
 800833e:	781b      	ldrb	r3, [r3, #0]
 8008340:	f003 0310 	and.w	r3, r3, #16
 8008344:	2b00      	cmp	r3, #0
 8008346:	d006      	beq.n	8008356 <f_open+0x432>
					res = FR_NO_FILE;
 8008348:	2304      	movs	r3, #4
 800834a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800834e:	f102 0217 	add.w	r2, r2, #23
 8008352:	7013      	strb	r3, [r2, #0]
 8008354:	e018      	b.n	8008388 <f_open+0x464>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8008356:	f107 0318 	add.w	r3, r7, #24
 800835a:	3b11      	subs	r3, #17
 800835c:	781b      	ldrb	r3, [r3, #0]
 800835e:	f003 0302 	and.w	r3, r3, #2
 8008362:	2b00      	cmp	r3, #0
 8008364:	d010      	beq.n	8008388 <f_open+0x464>
 8008366:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800836a:	f103 0310 	add.w	r3, r3, #16
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	330b      	adds	r3, #11
 8008372:	781b      	ldrb	r3, [r3, #0]
 8008374:	f003 0301 	and.w	r3, r3, #1
 8008378:	2b00      	cmp	r3, #0
 800837a:	d005      	beq.n	8008388 <f_open+0x464>
						res = FR_DENIED;
 800837c:	2307      	movs	r3, #7
 800837e:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8008382:	f102 0217 	add.w	r2, r2, #23
 8008386:	7013      	strb	r3, [r2, #0]
				}
			}
		}
		if (res == FR_OK) {
 8008388:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800838c:	f103 0317 	add.w	r3, r3, #23
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d15b      	bne.n	800844e <f_open+0x52a>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008396:	f107 0318 	add.w	r3, r7, #24
 800839a:	3b11      	subs	r3, #17
 800839c:	781b      	ldrb	r3, [r3, #0]
 800839e:	f003 0308 	and.w	r3, r3, #8
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d009      	beq.n	80083ba <f_open+0x496>
				mode |= FA__WRITTEN;
 80083a6:	f107 0318 	add.w	r3, r7, #24
 80083aa:	3b11      	subs	r3, #17
 80083ac:	f107 0218 	add.w	r2, r7, #24
 80083b0:	3a11      	subs	r2, #17
 80083b2:	7812      	ldrb	r2, [r2, #0]
 80083b4:	f042 0220 	orr.w	r2, r2, #32
 80083b8:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 80083ba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80083be:	3b18      	subs	r3, #24
 80083c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80083ca:	330c      	adds	r3, #12
 80083cc:	681a      	ldr	r2, [r3, #0]
 80083ce:	f107 0318 	add.w	r3, r7, #24
 80083d2:	3b0c      	subs	r3, #12
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083da:	331c      	adds	r3, #28
 80083dc:	601a      	str	r2, [r3, #0]
			fp->dir_ptr = dir;
 80083de:	f107 0318 	add.w	r3, r7, #24
 80083e2:	3b0c      	subs	r3, #12
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80083ea:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80083ee:	f102 0210 	add.w	r2, r2, #16
 80083f2:	6812      	ldr	r2, [r2, #0]
 80083f4:	601a      	str	r2, [r3, #0]
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80083f6:	f107 0318 	add.w	r3, r7, #24
 80083fa:	3b11      	subs	r3, #17
 80083fc:	781b      	ldrb	r3, [r3, #0]
 80083fe:	f023 0301 	bic.w	r3, r3, #1
 8008402:	2b00      	cmp	r3, #0
 8008404:	bf14      	ite	ne
 8008406:	2301      	movne	r3, #1
 8008408:	2300      	moveq	r3, #0
 800840a:	b2db      	uxtb	r3, r3
 800840c:	461a      	mov	r2, r3
 800840e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008412:	3b18      	subs	r3, #24
 8008414:	4611      	mov	r1, r2
 8008416:	4618      	mov	r0, r3
 8008418:	f7fd fa14 	bl	8005844 <inc_lock>
 800841c:	4602      	mov	r2, r0
 800841e:	f107 0318 	add.w	r3, r7, #24
 8008422:	3b0c      	subs	r3, #12
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800842a:	3308      	adds	r3, #8
 800842c:	601a      	str	r2, [r3, #0]
			if (!fp->lockid) res = FR_INT_ERR;
 800842e:	f107 0318 	add.w	r3, r7, #24
 8008432:	3b0c      	subs	r3, #12
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800843a:	3308      	adds	r3, #8
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d105      	bne.n	800844e <f_open+0x52a>
 8008442:	2302      	movs	r3, #2
 8008444:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8008448:	f102 0217 	add.w	r2, r2, #23
 800844c:	7013      	strb	r3, [r2, #0]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 800844e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008452:	f103 0317 	add.w	r3, r3, #23
 8008456:	781b      	ldrb	r3, [r3, #0]
 8008458:	2b00      	cmp	r3, #0
 800845a:	f040 8091 	bne.w	8008580 <f_open+0x65c>
			fp->flag = mode;					/* File access mode */
 800845e:	f107 0318 	add.w	r3, r7, #24
 8008462:	3b0c      	subs	r3, #12
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800846a:	3306      	adds	r3, #6
 800846c:	f107 0218 	add.w	r2, r7, #24
 8008470:	3a11      	subs	r2, #17
 8008472:	7812      	ldrb	r2, [r2, #0]
 8008474:	701a      	strb	r2, [r3, #0]
			fp->err = 0;						/* Clear error flag */
 8008476:	f107 0318 	add.w	r3, r7, #24
 800847a:	3b0c      	subs	r3, #12
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008482:	3307      	adds	r3, #7
 8008484:	2200      	movs	r2, #0
 8008486:	701a      	strb	r2, [r3, #0]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8008488:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800848c:	3b18      	subs	r3, #24
 800848e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8008498:	f102 0210 	add.w	r2, r2, #16
 800849c:	6811      	ldr	r1, [r2, #0]
 800849e:	4618      	mov	r0, r3
 80084a0:	f7fe fa85 	bl	80069ae <ld_clust>
 80084a4:	4602      	mov	r2, r0
 80084a6:	f107 0318 	add.w	r3, r7, #24
 80084aa:	3b0c      	subs	r3, #12
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084b2:	3310      	adds	r3, #16
 80084b4:	601a      	str	r2, [r3, #0]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 80084b6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80084ba:	f103 0310 	add.w	r3, r3, #16
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	331f      	adds	r3, #31
 80084c2:	781b      	ldrb	r3, [r3, #0]
 80084c4:	061a      	lsls	r2, r3, #24
 80084c6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80084ca:	f103 0310 	add.w	r3, r3, #16
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	331e      	adds	r3, #30
 80084d2:	781b      	ldrb	r3, [r3, #0]
 80084d4:	041b      	lsls	r3, r3, #16
 80084d6:	4313      	orrs	r3, r2
 80084d8:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80084dc:	f102 0210 	add.w	r2, r2, #16
 80084e0:	6812      	ldr	r2, [r2, #0]
 80084e2:	321d      	adds	r2, #29
 80084e4:	7812      	ldrb	r2, [r2, #0]
 80084e6:	0212      	lsls	r2, r2, #8
 80084e8:	4313      	orrs	r3, r2
 80084ea:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80084ee:	f102 0210 	add.w	r2, r2, #16
 80084f2:	6812      	ldr	r2, [r2, #0]
 80084f4:	321c      	adds	r2, #28
 80084f6:	7812      	ldrb	r2, [r2, #0]
 80084f8:	431a      	orrs	r2, r3
 80084fa:	f107 0318 	add.w	r3, r7, #24
 80084fe:	3b0c      	subs	r3, #12
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008506:	330c      	adds	r3, #12
 8008508:	601a      	str	r2, [r3, #0]
			fp->fptr = 0;						/* File pointer */
 800850a:	f107 0318 	add.w	r3, r7, #24
 800850e:	3b0c      	subs	r3, #12
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008516:	3308      	adds	r3, #8
 8008518:	2200      	movs	r2, #0
 800851a:	601a      	str	r2, [r3, #0]
			fp->dsect = 0;
 800851c:	f107 0318 	add.w	r3, r7, #24
 8008520:	3b0c      	subs	r3, #12
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008528:	3318      	adds	r3, #24
 800852a:	2200      	movs	r2, #0
 800852c:	601a      	str	r2, [r3, #0]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 800852e:	f107 0318 	add.w	r3, r7, #24
 8008532:	3b0c      	subs	r3, #12
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800853a:	3304      	adds	r3, #4
 800853c:	2200      	movs	r2, #0
 800853e:	601a      	str	r2, [r3, #0]
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8008540:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008544:	3b18      	subs	r3, #24
 8008546:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800854a:	681a      	ldr	r2, [r3, #0]
 800854c:	f107 0318 	add.w	r3, r7, #24
 8008550:	3b0c      	subs	r3, #12
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008558:	601a      	str	r2, [r3, #0]
			fp->id = fp->fs->id;
 800855a:	f107 0318 	add.w	r3, r7, #24
 800855e:	3b0c      	subs	r3, #12
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800856c:	3306      	adds	r3, #6
 800856e:	881a      	ldrh	r2, [r3, #0]
 8008570:	f107 0318 	add.w	r3, r7, #24
 8008574:	3b0c      	subs	r3, #12
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800857c:	3304      	adds	r3, #4
 800857e:	801a      	strh	r2, [r3, #0]
		}
	}

	LEAVE_FF(dj.fs, res);
 8008580:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008584:	f103 0317 	add.w	r3, r3, #23
 8008588:	781b      	ldrb	r3, [r3, #0]
}
 800858a:	4618      	mov	r0, r3
 800858c:	f507 5782 	add.w	r7, r7, #4160	; 0x1040
 8008590:	3718      	adds	r7, #24
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}
 8008596:	bf00      	nop

08008598 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b08a      	sub	sp, #40	; 0x28
 800859c:	af00      	add	r7, sp, #0
 800859e:	60f8      	str	r0, [r7, #12]
 80085a0:	60b9      	str	r1, [r7, #8]
 80085a2:	607a      	str	r2, [r7, #4]
 80085a4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	2200      	movs	r2, #0
 80085ae:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 80085b0:	68f8      	ldr	r0, [r7, #12]
 80085b2:	f7ff fc2f 	bl	8007e14 <validate>
 80085b6:	4603      	mov	r3, r0
 80085b8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80085ba:	7dfb      	ldrb	r3, [r7, #23]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d001      	beq.n	80085c4 <f_write+0x2c>
 80085c0:	7dfb      	ldrb	r3, [r7, #23]
 80085c2:	e258      	b.n	8008a76 <f_write+0x4de>
	if (fp->err)							/* Check error */
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085ca:	3307      	adds	r3, #7
 80085cc:	781b      	ldrb	r3, [r3, #0]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d005      	beq.n	80085de <f_write+0x46>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085d8:	3307      	adds	r3, #7
 80085da:	781b      	ldrb	r3, [r3, #0]
 80085dc:	e24b      	b.n	8008a76 <f_write+0x4de>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085e4:	3306      	adds	r3, #6
 80085e6:	781b      	ldrb	r3, [r3, #0]
 80085e8:	f003 0302 	and.w	r3, r3, #2
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d101      	bne.n	80085f4 <f_write+0x5c>
		LEAVE_FF(fp->fs, FR_DENIED);
 80085f0:	2307      	movs	r3, #7
 80085f2:	e240      	b.n	8008a76 <f_write+0x4de>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085fa:	3308      	adds	r3, #8
 80085fc:	681a      	ldr	r2, [r3, #0]
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	441a      	add	r2, r3
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008608:	3308      	adds	r3, #8
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	429a      	cmp	r2, r3
 800860e:	f080 8208 	bcs.w	8008a22 <f_write+0x48a>
 8008612:	2300      	movs	r3, #0
 8008614:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8008616:	e204      	b.n	8008a22 <f_write+0x48a>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800861e:	3308      	adds	r3, #8
 8008620:	681a      	ldr	r2, [r3, #0]
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800862e:	330a      	adds	r3, #10
 8008630:	881b      	ldrh	r3, [r3, #0]
 8008632:	fbb2 f1f3 	udiv	r1, r2, r3
 8008636:	fb03 f301 	mul.w	r3, r3, r1
 800863a:	1ad3      	subs	r3, r2, r3
 800863c:	2b00      	cmp	r3, #0
 800863e:	f040 818d 	bne.w	800895c <f_write+0x3c4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008648:	3308      	adds	r3, #8
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008658:	330a      	adds	r3, #10
 800865a:	881b      	ldrh	r3, [r3, #0]
 800865c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008660:	b2da      	uxtb	r2, r3
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800866e:	3302      	adds	r3, #2
 8008670:	781b      	ldrb	r3, [r3, #0]
 8008672:	3b01      	subs	r3, #1
 8008674:	b2db      	uxtb	r3, r3
 8008676:	4013      	ands	r3, r2
 8008678:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 800867a:	7dbb      	ldrb	r3, [r7, #22]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d167      	bne.n	8008750 <f_write+0x1b8>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008686:	3308      	adds	r3, #8
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d112      	bne.n	80086b4 <f_write+0x11c>
					clst = fp->sclust;		/* Follow from the origin */
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008694:	3310      	adds	r3, #16
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800869a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869c:	2b00      	cmp	r3, #0
 800869e:	d129      	bne.n	80086f4 <f_write+0x15c>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	2100      	movs	r1, #0
 80086aa:	4618      	mov	r0, r3
 80086ac:	f7fd fdfd 	bl	80062aa <create_chain>
 80086b0:	6278      	str	r0, [r7, #36]	; 0x24
 80086b2:	e01f      	b.n	80086f4 <f_write+0x15c>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80086ba:	3304      	adds	r3, #4
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d00a      	beq.n	80086d8 <f_write+0x140>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086c8:	3308      	adds	r3, #8
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4619      	mov	r1, r3
 80086ce:	68f8      	ldr	r0, [r7, #12]
 80086d0:	f7fd fe9c 	bl	800640c <clmt_clust>
 80086d4:	6278      	str	r0, [r7, #36]	; 0x24
 80086d6:	e00d      	b.n	80086f4 <f_write+0x15c>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086de:	681a      	ldr	r2, [r3, #0]
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086e6:	3314      	adds	r3, #20
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4619      	mov	r1, r3
 80086ec:	4610      	mov	r0, r2
 80086ee:	f7fd fddc 	bl	80062aa <create_chain>
 80086f2:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80086f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	f000 8198 	beq.w	8008a2c <f_write+0x494>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 80086fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086fe:	2b01      	cmp	r3, #1
 8008700:	d107      	bne.n	8008712 <f_write+0x17a>
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008708:	3307      	adds	r3, #7
 800870a:	2202      	movs	r2, #2
 800870c:	701a      	strb	r2, [r3, #0]
 800870e:	2302      	movs	r3, #2
 8008710:	e1b1      	b.n	8008a76 <f_write+0x4de>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8008712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008714:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008718:	d107      	bne.n	800872a <f_write+0x192>
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008720:	3307      	adds	r3, #7
 8008722:	2201      	movs	r2, #1
 8008724:	701a      	strb	r2, [r3, #0]
 8008726:	2301      	movs	r3, #1
 8008728:	e1a5      	b.n	8008a76 <f_write+0x4de>
				fp->clust = clst;			/* Update current cluster */
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008730:	3314      	adds	r3, #20
 8008732:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008734:	601a      	str	r2, [r3, #0]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800873c:	3310      	adds	r3, #16
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d105      	bne.n	8008750 <f_write+0x1b8>
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800874a:	3310      	adds	r3, #16
 800874c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800874e:	601a      	str	r2, [r3, #0]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008756:	3306      	adds	r3, #6
 8008758:	781b      	ldrb	r3, [r3, #0]
 800875a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800875e:	2b00      	cmp	r3, #0
 8008760:	d028      	beq.n	80087b4 <f_write+0x21c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800876e:	3301      	adds	r3, #1
 8008770:	7818      	ldrb	r0, [r3, #0]
 8008772:	68f9      	ldr	r1, [r7, #12]
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800877a:	3318      	adds	r3, #24
 800877c:	681a      	ldr	r2, [r3, #0]
 800877e:	2301      	movs	r3, #1
 8008780:	f7fc ff16 	bl	80055b0 <disk_write>
 8008784:	4603      	mov	r3, r0
 8008786:	2b00      	cmp	r3, #0
 8008788:	d007      	beq.n	800879a <f_write+0x202>
					ABORT(fp->fs, FR_DISK_ERR);
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008790:	3307      	adds	r3, #7
 8008792:	2201      	movs	r2, #1
 8008794:	701a      	strb	r2, [r3, #0]
 8008796:	2301      	movs	r3, #1
 8008798:	e16d      	b.n	8008a76 <f_write+0x4de>
				fp->flag &= ~FA__DIRTY;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087a0:	3306      	adds	r3, #6
 80087a2:	781b      	ldrb	r3, [r3, #0]
 80087a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087a8:	b2da      	uxtb	r2, r3
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087b0:	3306      	adds	r3, #6
 80087b2:	701a      	strb	r2, [r3, #0]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087ba:	681a      	ldr	r2, [r3, #0]
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087c2:	3314      	adds	r3, #20
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4619      	mov	r1, r3
 80087c8:	4610      	mov	r0, r2
 80087ca:	f7fd fa80 	bl	8005cce <clust2sect>
 80087ce:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80087d0:	693b      	ldr	r3, [r7, #16]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d107      	bne.n	80087e6 <f_write+0x24e>
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087dc:	3307      	adds	r3, #7
 80087de:	2202      	movs	r2, #2
 80087e0:	701a      	strb	r2, [r3, #0]
 80087e2:	2302      	movs	r3, #2
 80087e4:	e147      	b.n	8008a76 <f_write+0x4de>
			sect += csect;
 80087e6:	7dbb      	ldrb	r3, [r7, #22]
 80087e8:	693a      	ldr	r2, [r7, #16]
 80087ea:	4413      	add	r3, r2
 80087ec:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087fa:	330a      	adds	r3, #10
 80087fc:	881b      	ldrh	r3, [r3, #0]
 80087fe:	461a      	mov	r2, r3
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	fbb3 f3f2 	udiv	r3, r3, r2
 8008806:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8008808:	69fb      	ldr	r3, [r7, #28]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d074      	beq.n	80088f8 <f_write+0x360>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800880e:	7dba      	ldrb	r2, [r7, #22]
 8008810:	69fb      	ldr	r3, [r7, #28]
 8008812:	441a      	add	r2, r3
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008820:	3302      	adds	r3, #2
 8008822:	781b      	ldrb	r3, [r3, #0]
 8008824:	429a      	cmp	r2, r3
 8008826:	d90b      	bls.n	8008840 <f_write+0x2a8>
					cc = fp->fs->csize - csect;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008834:	3302      	adds	r3, #2
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	461a      	mov	r2, r3
 800883a:	7dbb      	ldrb	r3, [r7, #22]
 800883c:	1ad3      	subs	r3, r2, r3
 800883e:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800884c:	3301      	adds	r3, #1
 800884e:	7818      	ldrb	r0, [r3, #0]
 8008850:	69fb      	ldr	r3, [r7, #28]
 8008852:	693a      	ldr	r2, [r7, #16]
 8008854:	69b9      	ldr	r1, [r7, #24]
 8008856:	f7fc feab 	bl	80055b0 <disk_write>
 800885a:	4603      	mov	r3, r0
 800885c:	2b00      	cmp	r3, #0
 800885e:	d007      	beq.n	8008870 <f_write+0x2d8>
					ABORT(fp->fs, FR_DISK_ERR);
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008866:	3307      	adds	r3, #7
 8008868:	2201      	movs	r2, #1
 800886a:	701a      	strb	r2, [r3, #0]
 800886c:	2301      	movs	r3, #1
 800886e:	e102      	b.n	8008a76 <f_write+0x4de>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008876:	3318      	adds	r3, #24
 8008878:	681a      	ldr	r2, [r3, #0]
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	1ad3      	subs	r3, r2, r3
 800887e:	69fa      	ldr	r2, [r7, #28]
 8008880:	429a      	cmp	r2, r3
 8008882:	d92b      	bls.n	80088dc <f_write+0x344>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8008884:	68f8      	ldr	r0, [r7, #12]
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800888c:	3318      	adds	r3, #24
 800888e:	681a      	ldr	r2, [r3, #0]
 8008890:	693b      	ldr	r3, [r7, #16]
 8008892:	1ad2      	subs	r2, r2, r3
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088a0:	330a      	adds	r3, #10
 80088a2:	881b      	ldrh	r3, [r3, #0]
 80088a4:	fb03 f302 	mul.w	r3, r3, r2
 80088a8:	69ba      	ldr	r2, [r7, #24]
 80088aa:	18d1      	adds	r1, r2, r3
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088b8:	330a      	adds	r3, #10
 80088ba:	881b      	ldrh	r3, [r3, #0]
 80088bc:	461a      	mov	r2, r3
 80088be:	f7fc feb5 	bl	800562c <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088c8:	3306      	adds	r3, #6
 80088ca:	781b      	ldrb	r3, [r3, #0]
 80088cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088d0:	b2da      	uxtb	r2, r3
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088d8:	3306      	adds	r3, #6
 80088da:	701a      	strb	r2, [r3, #0]
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088e8:	330a      	adds	r3, #10
 80088ea:	881b      	ldrh	r3, [r3, #0]
 80088ec:	461a      	mov	r2, r3
 80088ee:	69fb      	ldr	r3, [r7, #28]
 80088f0:	fb02 f303 	mul.w	r3, r2, r3
 80088f4:	623b      	str	r3, [r7, #32]
				continue;
 80088f6:	e07a      	b.n	80089ee <f_write+0x456>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088fe:	3318      	adds	r3, #24
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	693a      	ldr	r2, [r7, #16]
 8008904:	429a      	cmp	r2, r3
 8008906:	d023      	beq.n	8008950 <f_write+0x3b8>
				if (fp->fptr < fp->fsize &&
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800890e:	3308      	adds	r3, #8
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008918:	330c      	adds	r3, #12
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	429a      	cmp	r2, r3
 800891e:	d217      	bcs.n	8008950 <f_write+0x3b8>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800892c:	3301      	adds	r3, #1
 800892e:	7818      	ldrb	r0, [r3, #0]
 8008930:	68f9      	ldr	r1, [r7, #12]
 8008932:	2301      	movs	r3, #1
 8008934:	693a      	ldr	r2, [r7, #16]
 8008936:	f7fc fe1b 	bl	8005570 <disk_read>
 800893a:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 800893c:	2b00      	cmp	r3, #0
 800893e:	d007      	beq.n	8008950 <f_write+0x3b8>
						ABORT(fp->fs, FR_DISK_ERR);
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008946:	3307      	adds	r3, #7
 8008948:	2201      	movs	r2, #1
 800894a:	701a      	strb	r2, [r3, #0]
 800894c:	2301      	movs	r3, #1
 800894e:	e092      	b.n	8008a76 <f_write+0x4de>
			}
#endif
			fp->dsect = sect;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008956:	3318      	adds	r3, #24
 8008958:	693a      	ldr	r2, [r7, #16]
 800895a:	601a      	str	r2, [r3, #0]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008968:	330a      	adds	r3, #10
 800896a:	881b      	ldrh	r3, [r3, #0]
 800896c:	4618      	mov	r0, r3
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008974:	3308      	adds	r3, #8
 8008976:	681a      	ldr	r2, [r3, #0]
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008984:	330a      	adds	r3, #10
 8008986:	881b      	ldrh	r3, [r3, #0]
 8008988:	fbb2 f1f3 	udiv	r1, r2, r3
 800898c:	fb03 f301 	mul.w	r3, r3, r1
 8008990:	1ad3      	subs	r3, r2, r3
 8008992:	1ac3      	subs	r3, r0, r3
 8008994:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8008996:	6a3a      	ldr	r2, [r7, #32]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	429a      	cmp	r2, r3
 800899c:	d901      	bls.n	80089a2 <f_write+0x40a>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089a8:	3308      	adds	r3, #8
 80089aa:	681a      	ldr	r2, [r3, #0]
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089b8:	330a      	adds	r3, #10
 80089ba:	881b      	ldrh	r3, [r3, #0]
 80089bc:	fbb2 f1f3 	udiv	r1, r2, r3
 80089c0:	fb03 f301 	mul.w	r3, r3, r1
 80089c4:	1ad3      	subs	r3, r2, r3
 80089c6:	68fa      	ldr	r2, [r7, #12]
 80089c8:	4413      	add	r3, r2
 80089ca:	6a3a      	ldr	r2, [r7, #32]
 80089cc:	69b9      	ldr	r1, [r7, #24]
 80089ce:	4618      	mov	r0, r3
 80089d0:	f7fc fe2c 	bl	800562c <mem_cpy>
		fp->flag |= FA__DIRTY;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089da:	3306      	adds	r3, #6
 80089dc:	781b      	ldrb	r3, [r3, #0]
 80089de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089e2:	b2da      	uxtb	r2, r3
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089ea:	3306      	adds	r3, #6
 80089ec:	701a      	strb	r2, [r3, #0]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 80089ee:	69ba      	ldr	r2, [r7, #24]
 80089f0:	6a3b      	ldr	r3, [r7, #32]
 80089f2:	4413      	add	r3, r2
 80089f4:	61bb      	str	r3, [r7, #24]
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089fc:	3308      	adds	r3, #8
 80089fe:	681a      	ldr	r2, [r3, #0]
 8008a00:	6a3b      	ldr	r3, [r7, #32]
 8008a02:	441a      	add	r2, r3
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a0a:	3308      	adds	r3, #8
 8008a0c:	601a      	str	r2, [r3, #0]
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	681a      	ldr	r2, [r3, #0]
 8008a12:	6a3b      	ldr	r3, [r7, #32]
 8008a14:	441a      	add	r2, r3
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	601a      	str	r2, [r3, #0]
 8008a1a:	687a      	ldr	r2, [r7, #4]
 8008a1c:	6a3b      	ldr	r3, [r7, #32]
 8008a1e:	1ad3      	subs	r3, r2, r3
 8008a20:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	f47f adf7 	bne.w	8008618 <f_write+0x80>
 8008a2a:	e000      	b.n	8008a2e <f_write+0x496>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008a2c:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a34:	3308      	adds	r3, #8
 8008a36:	681a      	ldr	r2, [r3, #0]
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a3e:	330c      	adds	r3, #12
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	429a      	cmp	r2, r3
 8008a44:	d909      	bls.n	8008a5a <f_write+0x4c2>
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a4c:	3308      	adds	r3, #8
 8008a4e:	681a      	ldr	r2, [r3, #0]
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a56:	330c      	adds	r3, #12
 8008a58:	601a      	str	r2, [r3, #0]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a60:	3306      	adds	r3, #6
 8008a62:	781b      	ldrb	r3, [r3, #0]
 8008a64:	f043 0320 	orr.w	r3, r3, #32
 8008a68:	b2da      	uxtb	r2, r3
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a70:	3306      	adds	r3, #6
 8008a72:	701a      	strb	r2, [r3, #0]

	LEAVE_FF(fp->fs, FR_OK);
 8008a74:	2300      	movs	r3, #0
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3728      	adds	r7, #40	; 0x28
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}

08008a7e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008a7e:	b580      	push	{r7, lr}
 8008a80:	b086      	sub	sp, #24
 8008a82:	af00      	add	r7, sp, #0
 8008a84:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f7ff f9c4 	bl	8007e14 <validate>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008a90:	7dfb      	ldrb	r3, [r7, #23]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	f040 80cc 	bne.w	8008c30 <f_sync+0x1b2>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a9e:	3306      	adds	r3, #6
 8008aa0:	781b      	ldrb	r3, [r3, #0]
 8008aa2:	f003 0320 	and.w	r3, r3, #32
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	f000 80c2 	beq.w	8008c30 <f_sync+0x1b2>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ab2:	3306      	adds	r3, #6
 8008ab4:	781b      	ldrb	r3, [r3, #0]
 8008ab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d022      	beq.n	8008b04 <f_sync+0x86>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008aca:	3301      	adds	r3, #1
 8008acc:	7818      	ldrb	r0, [r3, #0]
 8008ace:	6879      	ldr	r1, [r7, #4]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ad6:	3318      	adds	r3, #24
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	2301      	movs	r3, #1
 8008adc:	f7fc fd68 	bl	80055b0 <disk_write>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d001      	beq.n	8008aea <f_sync+0x6c>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	e0a3      	b.n	8008c32 <f_sync+0x1b4>
				fp->flag &= ~FA__DIRTY;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008af0:	3306      	adds	r3, #6
 8008af2:	781b      	ldrb	r3, [r3, #0]
 8008af4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008af8:	b2da      	uxtb	r2, r3
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b00:	3306      	adds	r3, #6
 8008b02:	701a      	strb	r2, [r3, #0]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b0a:	681a      	ldr	r2, [r3, #0]
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b12:	331c      	adds	r3, #28
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	4619      	mov	r1, r3
 8008b18:	4610      	mov	r0, r2
 8008b1a:	f7fc ffd5 	bl	8005ac8 <move_window>
 8008b1e:	4603      	mov	r3, r0
 8008b20:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8008b22:	7dfb      	ldrb	r3, [r7, #23]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	f040 8083 	bne.w	8008c30 <f_sync+0x1b2>
				dir = fp->dir_ptr;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8008b34:	693b      	ldr	r3, [r7, #16]
 8008b36:	330b      	adds	r3, #11
 8008b38:	781a      	ldrb	r2, [r3, #0]
 8008b3a:	693b      	ldr	r3, [r7, #16]
 8008b3c:	330b      	adds	r3, #11
 8008b3e:	f042 0220 	orr.w	r2, r2, #32
 8008b42:	b2d2      	uxtb	r2, r2
 8008b44:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b4c:	330c      	adds	r3, #12
 8008b4e:	681a      	ldr	r2, [r3, #0]
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	331c      	adds	r3, #28
 8008b54:	b2d2      	uxtb	r2, r2
 8008b56:	701a      	strb	r2, [r3, #0]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b5e:	330c      	adds	r3, #12
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	b29b      	uxth	r3, r3
 8008b64:	0a1b      	lsrs	r3, r3, #8
 8008b66:	b29a      	uxth	r2, r3
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	331d      	adds	r3, #29
 8008b6c:	b2d2      	uxtb	r2, r2
 8008b6e:	701a      	strb	r2, [r3, #0]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b76:	330c      	adds	r3, #12
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	0c1a      	lsrs	r2, r3, #16
 8008b7c:	693b      	ldr	r3, [r7, #16]
 8008b7e:	331e      	adds	r3, #30
 8008b80:	b2d2      	uxtb	r2, r2
 8008b82:	701a      	strb	r2, [r3, #0]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b8a:	330c      	adds	r3, #12
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	0e1a      	lsrs	r2, r3, #24
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	331f      	adds	r3, #31
 8008b94:	b2d2      	uxtb	r2, r2
 8008b96:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b9e:	3310      	adds	r3, #16
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	4619      	mov	r1, r3
 8008ba4:	6938      	ldr	r0, [r7, #16]
 8008ba6:	f7fd ff30 	bl	8006a0a <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8008baa:	f7fc fc45 	bl	8005438 <get_fattime>
 8008bae:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	3316      	adds	r3, #22
 8008bb4:	68fa      	ldr	r2, [r7, #12]
 8008bb6:	b2d2      	uxtb	r2, r2
 8008bb8:	701a      	strb	r2, [r3, #0]
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	b29b      	uxth	r3, r3
 8008bbe:	0a1b      	lsrs	r3, r3, #8
 8008bc0:	b29a      	uxth	r2, r3
 8008bc2:	693b      	ldr	r3, [r7, #16]
 8008bc4:	3317      	adds	r3, #23
 8008bc6:	b2d2      	uxtb	r2, r2
 8008bc8:	701a      	strb	r2, [r3, #0]
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	0c1a      	lsrs	r2, r3, #16
 8008bce:	693b      	ldr	r3, [r7, #16]
 8008bd0:	3318      	adds	r3, #24
 8008bd2:	b2d2      	uxtb	r2, r2
 8008bd4:	701a      	strb	r2, [r3, #0]
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	0e1a      	lsrs	r2, r3, #24
 8008bda:	693b      	ldr	r3, [r7, #16]
 8008bdc:	3319      	adds	r3, #25
 8008bde:	b2d2      	uxtb	r2, r2
 8008be0:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8008be2:	693b      	ldr	r3, [r7, #16]
 8008be4:	3312      	adds	r3, #18
 8008be6:	2200      	movs	r2, #0
 8008be8:	701a      	strb	r2, [r3, #0]
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	3313      	adds	r3, #19
 8008bee:	2200      	movs	r2, #0
 8008bf0:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008bf8:	3306      	adds	r3, #6
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	f023 0320 	bic.w	r3, r3, #32
 8008c00:	b2da      	uxtb	r2, r3
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c08:	3306      	adds	r3, #6
 8008c0a:	701a      	strb	r2, [r3, #0]
				fp->fs->wflag = 1;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c18:	3304      	adds	r3, #4
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	701a      	strb	r2, [r3, #0]
				res = sync_fs(fp->fs);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4618      	mov	r0, r3
 8008c28:	f7fc ff82 	bl	8005b30 <sync_fs>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8008c30:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	3718      	adds	r7, #24
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}

08008c3a <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8008c3a:	b580      	push	{r7, lr}
 8008c3c:	b08e      	sub	sp, #56	; 0x38
 8008c3e:	af00      	add	r7, sp, #0
 8008c40:	60f8      	str	r0, [r7, #12]
 8008c42:	60b9      	str	r1, [r7, #8]
 8008c44:	607a      	str	r2, [r7, #4]
	UINT i;
	BYTE fat, *p;


	/* Get logical drive number */
	res = find_volume(fatfs, &path, 0);
 8008c46:	f107 030c 	add.w	r3, r7, #12
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	4619      	mov	r1, r3
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f7fe fd84 	bl	800775c <find_volume>
 8008c54:	4603      	mov	r3, r0
 8008c56:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	fs = *fatfs;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	61fb      	str	r3, [r7, #28]
	if (res == FR_OK) {
 8008c60:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	f040 80c4 	bne.w	8008df2 <f_getfree+0x1b8>
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 8008c6a:	69fb      	ldr	r3, [r7, #28]
 8008c6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c70:	3310      	adds	r3, #16
 8008c72:	681a      	ldr	r2, [r3, #0]
 8008c74:	69fb      	ldr	r3, [r7, #28]
 8008c76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c7a:	3314      	adds	r3, #20
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	3b02      	subs	r3, #2
 8008c80:	429a      	cmp	r2, r3
 8008c82:	d807      	bhi.n	8008c94 <f_getfree+0x5a>
			*nclst = fs->free_clust;
 8008c84:	69fb      	ldr	r3, [r7, #28]
 8008c86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c8a:	3310      	adds	r3, #16
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	601a      	str	r2, [r3, #0]
 8008c92:	e0ae      	b.n	8008df2 <f_getfree+0x1b8>
		} else {
			/* Get number of free clusters */
			fat = fs->fs_type;
 8008c94:	69fb      	ldr	r3, [r7, #28]
 8008c96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c9a:	781b      	ldrb	r3, [r3, #0]
 8008c9c:	76fb      	strb	r3, [r7, #27]
			n = 0;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	633b      	str	r3, [r7, #48]	; 0x30
			if (fat == FS_FAT12) {
 8008ca2:	7efb      	ldrb	r3, [r7, #27]
 8008ca4:	2b01      	cmp	r3, #1
 8008ca6:	d127      	bne.n	8008cf8 <f_getfree+0xbe>
				clst = 2;
 8008ca8:	2302      	movs	r3, #2
 8008caa:	62fb      	str	r3, [r7, #44]	; 0x2c
				do {
					stat = get_fat(fs, clst);
 8008cac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008cae:	69f8      	ldr	r0, [r7, #28]
 8008cb0:	f7fd f834 	bl	8005d1c <get_fat>
 8008cb4:	6178      	str	r0, [r7, #20]
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008cbc:	d103      	bne.n	8008cc6 <f_getfree+0x8c>
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8008cc4:	e07f      	b.n	8008dc6 <f_getfree+0x18c>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8008cc6:	697b      	ldr	r3, [r7, #20]
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	d103      	bne.n	8008cd4 <f_getfree+0x9a>
 8008ccc:	2302      	movs	r3, #2
 8008cce:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8008cd2:	e078      	b.n	8008dc6 <f_getfree+0x18c>
					if (stat == 0) n++;
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d102      	bne.n	8008ce0 <f_getfree+0xa6>
 8008cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cdc:	3301      	adds	r3, #1
 8008cde:	633b      	str	r3, [r7, #48]	; 0x30
				} while (++clst < fs->n_fatent);
 8008ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ce2:	3301      	adds	r3, #1
 8008ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ce6:	69fb      	ldr	r3, [r7, #28]
 8008ce8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008cec:	3314      	adds	r3, #20
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008cf2:	429a      	cmp	r2, r3
 8008cf4:	d3da      	bcc.n	8008cac <f_getfree+0x72>
 8008cf6:	e066      	b.n	8008dc6 <f_getfree+0x18c>
			} else {
				clst = fs->n_fatent;
 8008cf8:	69fb      	ldr	r3, [r7, #28]
 8008cfa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008cfe:	3314      	adds	r3, #20
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	62fb      	str	r3, [r7, #44]	; 0x2c
				sect = fs->fatbase;
 8008d04:	69fb      	ldr	r3, [r7, #28]
 8008d06:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	62bb      	str	r3, [r7, #40]	; 0x28
				i = 0; p = 0;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	627b      	str	r3, [r7, #36]	; 0x24
 8008d12:	2300      	movs	r3, #0
 8008d14:	623b      	str	r3, [r7, #32]
				do {
					if (!i) {
 8008d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d115      	bne.n	8008d48 <f_getfree+0x10e>
						res = move_window(fs, sect++);
 8008d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d1e:	1c5a      	adds	r2, r3, #1
 8008d20:	62ba      	str	r2, [r7, #40]	; 0x28
 8008d22:	4619      	mov	r1, r3
 8008d24:	69f8      	ldr	r0, [r7, #28]
 8008d26:	f7fc fecf 	bl	8005ac8 <move_window>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						if (res != FR_OK) break;
 8008d30:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d145      	bne.n	8008dc4 <f_getfree+0x18a>
						p = fs->win.d8;
 8008d38:	69fb      	ldr	r3, [r7, #28]
 8008d3a:	623b      	str	r3, [r7, #32]
						i = SS(fs);
 8008d3c:	69fb      	ldr	r3, [r7, #28]
 8008d3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008d42:	330a      	adds	r3, #10
 8008d44:	881b      	ldrh	r3, [r3, #0]
 8008d46:	627b      	str	r3, [r7, #36]	; 0x24
					}
					if (fat == FS_FAT16) {
 8008d48:	7efb      	ldrb	r3, [r7, #27]
 8008d4a:	2b02      	cmp	r3, #2
 8008d4c:	d115      	bne.n	8008d7a <f_getfree+0x140>
						if (LD_WORD(p) == 0) n++;
 8008d4e:	6a3b      	ldr	r3, [r7, #32]
 8008d50:	3301      	adds	r3, #1
 8008d52:	781b      	ldrb	r3, [r3, #0]
 8008d54:	021b      	lsls	r3, r3, #8
 8008d56:	b21a      	sxth	r2, r3
 8008d58:	6a3b      	ldr	r3, [r7, #32]
 8008d5a:	781b      	ldrb	r3, [r3, #0]
 8008d5c:	b21b      	sxth	r3, r3
 8008d5e:	4313      	orrs	r3, r2
 8008d60:	b21b      	sxth	r3, r3
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d102      	bne.n	8008d6c <f_getfree+0x132>
 8008d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d68:	3301      	adds	r3, #1
 8008d6a:	633b      	str	r3, [r7, #48]	; 0x30
						p += 2; i -= 2;
 8008d6c:	6a3b      	ldr	r3, [r7, #32]
 8008d6e:	3302      	adds	r3, #2
 8008d70:	623b      	str	r3, [r7, #32]
 8008d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d74:	3b02      	subs	r3, #2
 8008d76:	627b      	str	r3, [r7, #36]	; 0x24
 8008d78:	e01d      	b.n	8008db6 <f_getfree+0x17c>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 8008d7a:	6a3b      	ldr	r3, [r7, #32]
 8008d7c:	3303      	adds	r3, #3
 8008d7e:	781b      	ldrb	r3, [r3, #0]
 8008d80:	061a      	lsls	r2, r3, #24
 8008d82:	6a3b      	ldr	r3, [r7, #32]
 8008d84:	3302      	adds	r3, #2
 8008d86:	781b      	ldrb	r3, [r3, #0]
 8008d88:	041b      	lsls	r3, r3, #16
 8008d8a:	4313      	orrs	r3, r2
 8008d8c:	6a3a      	ldr	r2, [r7, #32]
 8008d8e:	3201      	adds	r2, #1
 8008d90:	7812      	ldrb	r2, [r2, #0]
 8008d92:	0212      	lsls	r2, r2, #8
 8008d94:	4313      	orrs	r3, r2
 8008d96:	6a3a      	ldr	r2, [r7, #32]
 8008d98:	7812      	ldrb	r2, [r2, #0]
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d102      	bne.n	8008daa <f_getfree+0x170>
 8008da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008da6:	3301      	adds	r3, #1
 8008da8:	633b      	str	r3, [r7, #48]	; 0x30
						p += 4; i -= 4;
 8008daa:	6a3b      	ldr	r3, [r7, #32]
 8008dac:	3304      	adds	r3, #4
 8008dae:	623b      	str	r3, [r7, #32]
 8008db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db2:	3b04      	subs	r3, #4
 8008db4:	627b      	str	r3, [r7, #36]	; 0x24
					}
				} while (--clst);
 8008db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008db8:	3b01      	subs	r3, #1
 8008dba:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008dbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d1a9      	bne.n	8008d16 <f_getfree+0xdc>
 8008dc2:	e000      	b.n	8008dc6 <f_getfree+0x18c>
						if (res != FR_OK) break;
 8008dc4:	bf00      	nop
			}
			fs->free_clust = n;
 8008dc6:	69fb      	ldr	r3, [r7, #28]
 8008dc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008dcc:	3310      	adds	r3, #16
 8008dce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008dd0:	601a      	str	r2, [r3, #0]
			fs->fsi_flag |= 1;
 8008dd2:	69fb      	ldr	r3, [r7, #28]
 8008dd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008dd8:	3305      	adds	r3, #5
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	f043 0301 	orr.w	r3, r3, #1
 8008de0:	b2da      	uxtb	r2, r3
 8008de2:	69fb      	ldr	r3, [r7, #28]
 8008de4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008de8:	3305      	adds	r3, #5
 8008dea:	701a      	strb	r2, [r3, #0]
			*nclst = n;
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008df0:	601a      	str	r2, [r3, #0]
		}
	}
	LEAVE_FF(fs, res);
 8008df2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3738      	adds	r7, #56	; 0x38
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}

08008dfe <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 8008dfe:	b580      	push	{r7, lr}
 8008e00:	b084      	sub	sp, #16
 8008e02:	af00      	add	r7, sp, #0
 8008e04:	6078      	str	r0, [r7, #4]
 8008e06:	460b      	mov	r3, r1
 8008e08:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 8008e0a:	78fb      	ldrb	r3, [r7, #3]
 8008e0c:	2b0a      	cmp	r3, #10
 8008e0e:	d103      	bne.n	8008e18 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8008e10:	210d      	movs	r1, #13
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f7ff fff3 	bl	8008dfe <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	db25      	blt.n	8008e70 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	1c5a      	adds	r2, r3, #1
 8008e28:	60fa      	str	r2, [r7, #12]
 8008e2a:	687a      	ldr	r2, [r7, #4]
 8008e2c:	4413      	add	r3, r2
 8008e2e:	78fa      	ldrb	r2, [r7, #3]
 8008e30:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	2b3c      	cmp	r3, #60	; 0x3c
 8008e36:	dd12      	ble.n	8008e5e <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	6818      	ldr	r0, [r3, #0]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f103 010c 	add.w	r1, r3, #12
 8008e42:	68fa      	ldr	r2, [r7, #12]
 8008e44:	f107 0308 	add.w	r3, r7, #8
 8008e48:	f7ff fba6 	bl	8008598 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8008e4c:	68ba      	ldr	r2, [r7, #8]
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d101      	bne.n	8008e58 <putc_bfd+0x5a>
 8008e54:	2300      	movs	r3, #0
 8008e56:	e001      	b.n	8008e5c <putc_bfd+0x5e>
 8008e58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008e5c:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	68fa      	ldr	r2, [r7, #12]
 8008e62:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	689b      	ldr	r3, [r3, #8]
 8008e68:	1c5a      	adds	r2, r3, #1
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	609a      	str	r2, [r3, #8]
 8008e6e:	e000      	b.n	8008e72 <putc_bfd+0x74>
	if (i < 0) return;
 8008e70:	bf00      	nop
}
 8008e72:	3710      	adds	r7, #16
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 8008e78:	b590      	push	{r4, r7, lr}
 8008e7a:	b097      	sub	sp, #92	; 0x5c
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
 8008e80:	6039      	str	r1, [r7, #0]
	putbuff pb;
	UINT nw;


	pb.fp = fp;				/* Initialize output buffer */
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	60fb      	str	r3, [r7, #12]
	pb.nchr = pb.idx = 0;
 8008e86:	2300      	movs	r3, #0
 8008e88:	613b      	str	r3, [r7, #16]
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	617b      	str	r3, [r7, #20]

	while (*str)			/* Put the string */
 8008e8e:	e009      	b.n	8008ea4 <f_puts+0x2c>
		putc_bfd(&pb, *str++);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	1c5a      	adds	r2, r3, #1
 8008e94:	607a      	str	r2, [r7, #4]
 8008e96:	781a      	ldrb	r2, [r3, #0]
 8008e98:	f107 030c 	add.w	r3, r7, #12
 8008e9c:	4611      	mov	r1, r2
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f7ff ffad 	bl	8008dfe <putc_bfd>
	while (*str)			/* Put the string */
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	781b      	ldrb	r3, [r3, #0]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d1f1      	bne.n	8008e90 <f_puts+0x18>

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	db16      	blt.n	8008ee0 <f_puts+0x68>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 8008eb2:	68f8      	ldr	r0, [r7, #12]
 8008eb4:	693b      	ldr	r3, [r7, #16]
 8008eb6:	461c      	mov	r4, r3
 8008eb8:	f107 0208 	add.w	r2, r7, #8
 8008ebc:	f107 030c 	add.w	r3, r7, #12
 8008ec0:	f103 010c 	add.w	r1, r3, #12
 8008ec4:	4613      	mov	r3, r2
 8008ec6:	4622      	mov	r2, r4
 8008ec8:	f7ff fb66 	bl	8008598 <f_write>
 8008ecc:	4603      	mov	r3, r0
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d106      	bne.n	8008ee0 <f_puts+0x68>
		&& (UINT)pb.idx == nw) return pb.nchr;
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	429a      	cmp	r2, r3
 8008eda:	d101      	bne.n	8008ee0 <f_puts+0x68>
 8008edc:	697b      	ldr	r3, [r7, #20]
 8008ede:	e001      	b.n	8008ee4 <f_puts+0x6c>
	return EOF;
 8008ee0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	375c      	adds	r7, #92	; 0x5c
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd90      	pop	{r4, r7, pc}

08008eec <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b087      	sub	sp, #28
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	60b9      	str	r1, [r7, #8]
 8008ef6:	4613      	mov	r3, r2
 8008ef8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008efa:	2301      	movs	r3, #1
 8008efc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008efe:	2300      	movs	r3, #0
 8008f00:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8008f02:	4b1e      	ldr	r3, [pc, #120]	; (8008f7c <FATFS_LinkDriverEx+0x90>)
 8008f04:	7a5b      	ldrb	r3, [r3, #9]
 8008f06:	b2db      	uxtb	r3, r3
 8008f08:	2b01      	cmp	r3, #1
 8008f0a:	d831      	bhi.n	8008f70 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008f0c:	4b1b      	ldr	r3, [pc, #108]	; (8008f7c <FATFS_LinkDriverEx+0x90>)
 8008f0e:	7a5b      	ldrb	r3, [r3, #9]
 8008f10:	b2db      	uxtb	r3, r3
 8008f12:	461a      	mov	r2, r3
 8008f14:	4b19      	ldr	r3, [pc, #100]	; (8008f7c <FATFS_LinkDriverEx+0x90>)
 8008f16:	2100      	movs	r1, #0
 8008f18:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8008f1a:	4b18      	ldr	r3, [pc, #96]	; (8008f7c <FATFS_LinkDriverEx+0x90>)
 8008f1c:	7a5b      	ldrb	r3, [r3, #9]
 8008f1e:	b2db      	uxtb	r3, r3
 8008f20:	4a16      	ldr	r2, [pc, #88]	; (8008f7c <FATFS_LinkDriverEx+0x90>)
 8008f22:	009b      	lsls	r3, r3, #2
 8008f24:	4413      	add	r3, r2
 8008f26:	68fa      	ldr	r2, [r7, #12]
 8008f28:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8008f2a:	4b14      	ldr	r3, [pc, #80]	; (8008f7c <FATFS_LinkDriverEx+0x90>)
 8008f2c:	7a5b      	ldrb	r3, [r3, #9]
 8008f2e:	b2db      	uxtb	r3, r3
 8008f30:	461a      	mov	r2, r3
 8008f32:	4b12      	ldr	r3, [pc, #72]	; (8008f7c <FATFS_LinkDriverEx+0x90>)
 8008f34:	4413      	add	r3, r2
 8008f36:	79fa      	ldrb	r2, [r7, #7]
 8008f38:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008f3a:	4b10      	ldr	r3, [pc, #64]	; (8008f7c <FATFS_LinkDriverEx+0x90>)
 8008f3c:	7a5b      	ldrb	r3, [r3, #9]
 8008f3e:	b2db      	uxtb	r3, r3
 8008f40:	1c5a      	adds	r2, r3, #1
 8008f42:	b2d1      	uxtb	r1, r2
 8008f44:	4a0d      	ldr	r2, [pc, #52]	; (8008f7c <FATFS_LinkDriverEx+0x90>)
 8008f46:	7251      	strb	r1, [r2, #9]
 8008f48:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008f4a:	7dbb      	ldrb	r3, [r7, #22]
 8008f4c:	3330      	adds	r3, #48	; 0x30
 8008f4e:	b2da      	uxtb	r2, r3
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	3301      	adds	r3, #1
 8008f58:	223a      	movs	r2, #58	; 0x3a
 8008f5a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	3302      	adds	r3, #2
 8008f60:	222f      	movs	r2, #47	; 0x2f
 8008f62:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	3303      	adds	r3, #3
 8008f68:	2200      	movs	r2, #0
 8008f6a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8008f70:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f72:	4618      	mov	r0, r3
 8008f74:	371c      	adds	r7, #28
 8008f76:	46bd      	mov	sp, r7
 8008f78:	bc80      	pop	{r7}
 8008f7a:	4770      	bx	lr
 8008f7c:	200026b4 	.word	0x200026b4

08008f80 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b082      	sub	sp, #8
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
 8008f88:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	6839      	ldr	r1, [r7, #0]
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f7ff ffac 	bl	8008eec <FATFS_LinkDriverEx>
 8008f94:	4603      	mov	r3, r0
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3708      	adds	r7, #8
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}
	...

08008fa0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b085      	sub	sp, #20
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	6039      	str	r1, [r7, #0]
 8008faa:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8008fac:	88fb      	ldrh	r3, [r7, #6]
 8008fae:	2b7f      	cmp	r3, #127	; 0x7f
 8008fb0:	d802      	bhi.n	8008fb8 <ff_convert+0x18>
		c = chr;
 8008fb2:	88fb      	ldrh	r3, [r7, #6]
 8008fb4:	81fb      	strh	r3, [r7, #14]
 8008fb6:	e025      	b.n	8009004 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d00b      	beq.n	8008fd6 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8008fbe:	88fb      	ldrh	r3, [r7, #6]
 8008fc0:	2bff      	cmp	r3, #255	; 0xff
 8008fc2:	d805      	bhi.n	8008fd0 <ff_convert+0x30>
 8008fc4:	88fb      	ldrh	r3, [r7, #6]
 8008fc6:	3b80      	subs	r3, #128	; 0x80
 8008fc8:	4a11      	ldr	r2, [pc, #68]	; (8009010 <ff_convert+0x70>)
 8008fca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008fce:	e000      	b.n	8008fd2 <ff_convert+0x32>
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	81fb      	strh	r3, [r7, #14]
 8008fd4:	e016      	b.n	8009004 <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	81fb      	strh	r3, [r7, #14]
 8008fda:	e009      	b.n	8008ff0 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8008fdc:	89fb      	ldrh	r3, [r7, #14]
 8008fde:	4a0c      	ldr	r2, [pc, #48]	; (8009010 <ff_convert+0x70>)
 8008fe0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008fe4:	88fa      	ldrh	r2, [r7, #6]
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	d006      	beq.n	8008ff8 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8008fea:	89fb      	ldrh	r3, [r7, #14]
 8008fec:	3301      	adds	r3, #1
 8008fee:	81fb      	strh	r3, [r7, #14]
 8008ff0:	89fb      	ldrh	r3, [r7, #14]
 8008ff2:	2b7f      	cmp	r3, #127	; 0x7f
 8008ff4:	d9f2      	bls.n	8008fdc <ff_convert+0x3c>
 8008ff6:	e000      	b.n	8008ffa <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8008ff8:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8008ffa:	89fb      	ldrh	r3, [r7, #14]
 8008ffc:	3380      	adds	r3, #128	; 0x80
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	b2db      	uxtb	r3, r3
 8009002:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8009004:	89fb      	ldrh	r3, [r7, #14]
}
 8009006:	4618      	mov	r0, r3
 8009008:	3714      	adds	r7, #20
 800900a:	46bd      	mov	sp, r7
 800900c:	bc80      	pop	{r7}
 800900e:	4770      	bx	lr
 8009010:	0800b464 	.word	0x0800b464

08009014 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 8009014:	b480      	push	{r7}
 8009016:	b085      	sub	sp, #20
 8009018:	af00      	add	r7, sp, #0
 800901a:	4603      	mov	r3, r0
 800901c:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 800901e:	2300      	movs	r3, #0
 8009020:	60fb      	str	r3, [r7, #12]
 8009022:	e002      	b.n	800902a <ff_wtoupper+0x16>
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	3301      	adds	r3, #1
 8009028:	60fb      	str	r3, [r7, #12]
 800902a:	4a0f      	ldr	r2, [pc, #60]	; (8009068 <ff_wtoupper+0x54>)
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d006      	beq.n	8009044 <ff_wtoupper+0x30>
 8009036:	4a0c      	ldr	r2, [pc, #48]	; (8009068 <ff_wtoupper+0x54>)
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800903e:	88fa      	ldrh	r2, [r7, #6]
 8009040:	429a      	cmp	r2, r3
 8009042:	d1ef      	bne.n	8009024 <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 8009044:	4a08      	ldr	r2, [pc, #32]	; (8009068 <ff_wtoupper+0x54>)
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d004      	beq.n	800905a <ff_wtoupper+0x46>
 8009050:	4a06      	ldr	r2, [pc, #24]	; (800906c <ff_wtoupper+0x58>)
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009058:	e000      	b.n	800905c <ff_wtoupper+0x48>
 800905a:	88fb      	ldrh	r3, [r7, #6]
}
 800905c:	4618      	mov	r0, r3
 800905e:	3714      	adds	r7, #20
 8009060:	46bd      	mov	sp, r7
 8009062:	bc80      	pop	{r7}
 8009064:	4770      	bx	lr
 8009066:	bf00      	nop
 8009068:	0800b564 	.word	0x0800b564
 800906c:	0800b744 	.word	0x0800b744

08009070 <__errno>:
 8009070:	4b01      	ldr	r3, [pc, #4]	; (8009078 <__errno+0x8>)
 8009072:	6818      	ldr	r0, [r3, #0]
 8009074:	4770      	bx	lr
 8009076:	bf00      	nop
 8009078:	20000024 	.word	0x20000024

0800907c <__libc_init_array>:
 800907c:	b570      	push	{r4, r5, r6, lr}
 800907e:	2500      	movs	r5, #0
 8009080:	4e0c      	ldr	r6, [pc, #48]	; (80090b4 <__libc_init_array+0x38>)
 8009082:	4c0d      	ldr	r4, [pc, #52]	; (80090b8 <__libc_init_array+0x3c>)
 8009084:	1ba4      	subs	r4, r4, r6
 8009086:	10a4      	asrs	r4, r4, #2
 8009088:	42a5      	cmp	r5, r4
 800908a:	d109      	bne.n	80090a0 <__libc_init_array+0x24>
 800908c:	f002 f892 	bl	800b1b4 <_init>
 8009090:	2500      	movs	r5, #0
 8009092:	4e0a      	ldr	r6, [pc, #40]	; (80090bc <__libc_init_array+0x40>)
 8009094:	4c0a      	ldr	r4, [pc, #40]	; (80090c0 <__libc_init_array+0x44>)
 8009096:	1ba4      	subs	r4, r4, r6
 8009098:	10a4      	asrs	r4, r4, #2
 800909a:	42a5      	cmp	r5, r4
 800909c:	d105      	bne.n	80090aa <__libc_init_array+0x2e>
 800909e:	bd70      	pop	{r4, r5, r6, pc}
 80090a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80090a4:	4798      	blx	r3
 80090a6:	3501      	adds	r5, #1
 80090a8:	e7ee      	b.n	8009088 <__libc_init_array+0xc>
 80090aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80090ae:	4798      	blx	r3
 80090b0:	3501      	adds	r5, #1
 80090b2:	e7f2      	b.n	800909a <__libc_init_array+0x1e>
 80090b4:	0800bb80 	.word	0x0800bb80
 80090b8:	0800bb80 	.word	0x0800bb80
 80090bc:	0800bb80 	.word	0x0800bb80
 80090c0:	0800bb84 	.word	0x0800bb84

080090c4 <memset>:
 80090c4:	4603      	mov	r3, r0
 80090c6:	4402      	add	r2, r0
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d100      	bne.n	80090ce <memset+0xa>
 80090cc:	4770      	bx	lr
 80090ce:	f803 1b01 	strb.w	r1, [r3], #1
 80090d2:	e7f9      	b.n	80090c8 <memset+0x4>

080090d4 <__cvt>:
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090da:	461e      	mov	r6, r3
 80090dc:	bfbb      	ittet	lt
 80090de:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80090e2:	461e      	movlt	r6, r3
 80090e4:	2300      	movge	r3, #0
 80090e6:	232d      	movlt	r3, #45	; 0x2d
 80090e8:	b088      	sub	sp, #32
 80090ea:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80090ec:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 80090f0:	f027 0720 	bic.w	r7, r7, #32
 80090f4:	2f46      	cmp	r7, #70	; 0x46
 80090f6:	4614      	mov	r4, r2
 80090f8:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80090fa:	700b      	strb	r3, [r1, #0]
 80090fc:	d004      	beq.n	8009108 <__cvt+0x34>
 80090fe:	2f45      	cmp	r7, #69	; 0x45
 8009100:	d100      	bne.n	8009104 <__cvt+0x30>
 8009102:	3501      	adds	r5, #1
 8009104:	2302      	movs	r3, #2
 8009106:	e000      	b.n	800910a <__cvt+0x36>
 8009108:	2303      	movs	r3, #3
 800910a:	aa07      	add	r2, sp, #28
 800910c:	9204      	str	r2, [sp, #16]
 800910e:	aa06      	add	r2, sp, #24
 8009110:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009114:	e9cd 3500 	strd	r3, r5, [sp]
 8009118:	4622      	mov	r2, r4
 800911a:	4633      	mov	r3, r6
 800911c:	f000 fd0c 	bl	8009b38 <_dtoa_r>
 8009120:	2f47      	cmp	r7, #71	; 0x47
 8009122:	4680      	mov	r8, r0
 8009124:	d102      	bne.n	800912c <__cvt+0x58>
 8009126:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009128:	07db      	lsls	r3, r3, #31
 800912a:	d526      	bpl.n	800917a <__cvt+0xa6>
 800912c:	2f46      	cmp	r7, #70	; 0x46
 800912e:	eb08 0905 	add.w	r9, r8, r5
 8009132:	d111      	bne.n	8009158 <__cvt+0x84>
 8009134:	f898 3000 	ldrb.w	r3, [r8]
 8009138:	2b30      	cmp	r3, #48	; 0x30
 800913a:	d10a      	bne.n	8009152 <__cvt+0x7e>
 800913c:	2200      	movs	r2, #0
 800913e:	2300      	movs	r3, #0
 8009140:	4620      	mov	r0, r4
 8009142:	4631      	mov	r1, r6
 8009144:	f7f7 fc30 	bl	80009a8 <__aeabi_dcmpeq>
 8009148:	b918      	cbnz	r0, 8009152 <__cvt+0x7e>
 800914a:	f1c5 0501 	rsb	r5, r5, #1
 800914e:	f8ca 5000 	str.w	r5, [sl]
 8009152:	f8da 3000 	ldr.w	r3, [sl]
 8009156:	4499      	add	r9, r3
 8009158:	2200      	movs	r2, #0
 800915a:	2300      	movs	r3, #0
 800915c:	4620      	mov	r0, r4
 800915e:	4631      	mov	r1, r6
 8009160:	f7f7 fc22 	bl	80009a8 <__aeabi_dcmpeq>
 8009164:	b938      	cbnz	r0, 8009176 <__cvt+0xa2>
 8009166:	2230      	movs	r2, #48	; 0x30
 8009168:	9b07      	ldr	r3, [sp, #28]
 800916a:	454b      	cmp	r3, r9
 800916c:	d205      	bcs.n	800917a <__cvt+0xa6>
 800916e:	1c59      	adds	r1, r3, #1
 8009170:	9107      	str	r1, [sp, #28]
 8009172:	701a      	strb	r2, [r3, #0]
 8009174:	e7f8      	b.n	8009168 <__cvt+0x94>
 8009176:	f8cd 901c 	str.w	r9, [sp, #28]
 800917a:	4640      	mov	r0, r8
 800917c:	9b07      	ldr	r3, [sp, #28]
 800917e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009180:	eba3 0308 	sub.w	r3, r3, r8
 8009184:	6013      	str	r3, [r2, #0]
 8009186:	b008      	add	sp, #32
 8009188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800918c <__exponent>:
 800918c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800918e:	2900      	cmp	r1, #0
 8009190:	bfb4      	ite	lt
 8009192:	232d      	movlt	r3, #45	; 0x2d
 8009194:	232b      	movge	r3, #43	; 0x2b
 8009196:	4604      	mov	r4, r0
 8009198:	bfb8      	it	lt
 800919a:	4249      	neglt	r1, r1
 800919c:	2909      	cmp	r1, #9
 800919e:	f804 2b02 	strb.w	r2, [r4], #2
 80091a2:	7043      	strb	r3, [r0, #1]
 80091a4:	dd21      	ble.n	80091ea <__exponent+0x5e>
 80091a6:	f10d 0307 	add.w	r3, sp, #7
 80091aa:	461f      	mov	r7, r3
 80091ac:	260a      	movs	r6, #10
 80091ae:	fb91 f5f6 	sdiv	r5, r1, r6
 80091b2:	fb06 1115 	mls	r1, r6, r5, r1
 80091b6:	2d09      	cmp	r5, #9
 80091b8:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80091bc:	f803 1c01 	strb.w	r1, [r3, #-1]
 80091c0:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 80091c4:	4629      	mov	r1, r5
 80091c6:	dc09      	bgt.n	80091dc <__exponent+0x50>
 80091c8:	3130      	adds	r1, #48	; 0x30
 80091ca:	3b02      	subs	r3, #2
 80091cc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80091d0:	42bb      	cmp	r3, r7
 80091d2:	4622      	mov	r2, r4
 80091d4:	d304      	bcc.n	80091e0 <__exponent+0x54>
 80091d6:	1a10      	subs	r0, r2, r0
 80091d8:	b003      	add	sp, #12
 80091da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091dc:	4613      	mov	r3, r2
 80091de:	e7e6      	b.n	80091ae <__exponent+0x22>
 80091e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091e4:	f804 2b01 	strb.w	r2, [r4], #1
 80091e8:	e7f2      	b.n	80091d0 <__exponent+0x44>
 80091ea:	2330      	movs	r3, #48	; 0x30
 80091ec:	4419      	add	r1, r3
 80091ee:	7083      	strb	r3, [r0, #2]
 80091f0:	1d02      	adds	r2, r0, #4
 80091f2:	70c1      	strb	r1, [r0, #3]
 80091f4:	e7ef      	b.n	80091d6 <__exponent+0x4a>
	...

080091f8 <_printf_float>:
 80091f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091fc:	b091      	sub	sp, #68	; 0x44
 80091fe:	460c      	mov	r4, r1
 8009200:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8009202:	4693      	mov	fp, r2
 8009204:	461e      	mov	r6, r3
 8009206:	4605      	mov	r5, r0
 8009208:	f001 fa4a 	bl	800a6a0 <_localeconv_r>
 800920c:	6803      	ldr	r3, [r0, #0]
 800920e:	4618      	mov	r0, r3
 8009210:	9309      	str	r3, [sp, #36]	; 0x24
 8009212:	f7f6 ff9d 	bl	8000150 <strlen>
 8009216:	2300      	movs	r3, #0
 8009218:	930e      	str	r3, [sp, #56]	; 0x38
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	900a      	str	r0, [sp, #40]	; 0x28
 800921e:	3307      	adds	r3, #7
 8009220:	f023 0307 	bic.w	r3, r3, #7
 8009224:	f103 0208 	add.w	r2, r3, #8
 8009228:	f894 8018 	ldrb.w	r8, [r4, #24]
 800922c:	f8d4 a000 	ldr.w	sl, [r4]
 8009230:	603a      	str	r2, [r7, #0]
 8009232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009236:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800923a:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800923e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009242:	930b      	str	r3, [sp, #44]	; 0x2c
 8009244:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009248:	4ba6      	ldr	r3, [pc, #664]	; (80094e4 <_printf_float+0x2ec>)
 800924a:	4638      	mov	r0, r7
 800924c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800924e:	f7f7 fbdd 	bl	8000a0c <__aeabi_dcmpun>
 8009252:	bb68      	cbnz	r0, 80092b0 <_printf_float+0xb8>
 8009254:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009258:	4ba2      	ldr	r3, [pc, #648]	; (80094e4 <_printf_float+0x2ec>)
 800925a:	4638      	mov	r0, r7
 800925c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800925e:	f7f7 fbb7 	bl	80009d0 <__aeabi_dcmple>
 8009262:	bb28      	cbnz	r0, 80092b0 <_printf_float+0xb8>
 8009264:	2200      	movs	r2, #0
 8009266:	2300      	movs	r3, #0
 8009268:	4638      	mov	r0, r7
 800926a:	4649      	mov	r1, r9
 800926c:	f7f7 fba6 	bl	80009bc <__aeabi_dcmplt>
 8009270:	b110      	cbz	r0, 8009278 <_printf_float+0x80>
 8009272:	232d      	movs	r3, #45	; 0x2d
 8009274:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009278:	4f9b      	ldr	r7, [pc, #620]	; (80094e8 <_printf_float+0x2f0>)
 800927a:	4b9c      	ldr	r3, [pc, #624]	; (80094ec <_printf_float+0x2f4>)
 800927c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009280:	bf98      	it	ls
 8009282:	461f      	movls	r7, r3
 8009284:	2303      	movs	r3, #3
 8009286:	f04f 0900 	mov.w	r9, #0
 800928a:	6123      	str	r3, [r4, #16]
 800928c:	f02a 0304 	bic.w	r3, sl, #4
 8009290:	6023      	str	r3, [r4, #0]
 8009292:	9600      	str	r6, [sp, #0]
 8009294:	465b      	mov	r3, fp
 8009296:	aa0f      	add	r2, sp, #60	; 0x3c
 8009298:	4621      	mov	r1, r4
 800929a:	4628      	mov	r0, r5
 800929c:	f000 f9e2 	bl	8009664 <_printf_common>
 80092a0:	3001      	adds	r0, #1
 80092a2:	f040 8090 	bne.w	80093c6 <_printf_float+0x1ce>
 80092a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092aa:	b011      	add	sp, #68	; 0x44
 80092ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092b0:	463a      	mov	r2, r7
 80092b2:	464b      	mov	r3, r9
 80092b4:	4638      	mov	r0, r7
 80092b6:	4649      	mov	r1, r9
 80092b8:	f7f7 fba8 	bl	8000a0c <__aeabi_dcmpun>
 80092bc:	b110      	cbz	r0, 80092c4 <_printf_float+0xcc>
 80092be:	4f8c      	ldr	r7, [pc, #560]	; (80094f0 <_printf_float+0x2f8>)
 80092c0:	4b8c      	ldr	r3, [pc, #560]	; (80094f4 <_printf_float+0x2fc>)
 80092c2:	e7db      	b.n	800927c <_printf_float+0x84>
 80092c4:	6863      	ldr	r3, [r4, #4]
 80092c6:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 80092ca:	1c59      	adds	r1, r3, #1
 80092cc:	a80d      	add	r0, sp, #52	; 0x34
 80092ce:	a90e      	add	r1, sp, #56	; 0x38
 80092d0:	d140      	bne.n	8009354 <_printf_float+0x15c>
 80092d2:	2306      	movs	r3, #6
 80092d4:	6063      	str	r3, [r4, #4]
 80092d6:	f04f 0c00 	mov.w	ip, #0
 80092da:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 80092de:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80092e2:	6863      	ldr	r3, [r4, #4]
 80092e4:	6022      	str	r2, [r4, #0]
 80092e6:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80092ea:	9300      	str	r3, [sp, #0]
 80092ec:	463a      	mov	r2, r7
 80092ee:	464b      	mov	r3, r9
 80092f0:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80092f4:	4628      	mov	r0, r5
 80092f6:	f7ff feed 	bl	80090d4 <__cvt>
 80092fa:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 80092fe:	2b47      	cmp	r3, #71	; 0x47
 8009300:	4607      	mov	r7, r0
 8009302:	d109      	bne.n	8009318 <_printf_float+0x120>
 8009304:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009306:	1cd8      	adds	r0, r3, #3
 8009308:	db02      	blt.n	8009310 <_printf_float+0x118>
 800930a:	6862      	ldr	r2, [r4, #4]
 800930c:	4293      	cmp	r3, r2
 800930e:	dd47      	ble.n	80093a0 <_printf_float+0x1a8>
 8009310:	f1a8 0802 	sub.w	r8, r8, #2
 8009314:	fa5f f888 	uxtb.w	r8, r8
 8009318:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800931c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800931e:	d824      	bhi.n	800936a <_printf_float+0x172>
 8009320:	3901      	subs	r1, #1
 8009322:	4642      	mov	r2, r8
 8009324:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009328:	910d      	str	r1, [sp, #52]	; 0x34
 800932a:	f7ff ff2f 	bl	800918c <__exponent>
 800932e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009330:	4681      	mov	r9, r0
 8009332:	1813      	adds	r3, r2, r0
 8009334:	2a01      	cmp	r2, #1
 8009336:	6123      	str	r3, [r4, #16]
 8009338:	dc02      	bgt.n	8009340 <_printf_float+0x148>
 800933a:	6822      	ldr	r2, [r4, #0]
 800933c:	07d1      	lsls	r1, r2, #31
 800933e:	d501      	bpl.n	8009344 <_printf_float+0x14c>
 8009340:	3301      	adds	r3, #1
 8009342:	6123      	str	r3, [r4, #16]
 8009344:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009348:	2b00      	cmp	r3, #0
 800934a:	d0a2      	beq.n	8009292 <_printf_float+0x9a>
 800934c:	232d      	movs	r3, #45	; 0x2d
 800934e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009352:	e79e      	b.n	8009292 <_printf_float+0x9a>
 8009354:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8009358:	f000 816e 	beq.w	8009638 <_printf_float+0x440>
 800935c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009360:	d1b9      	bne.n	80092d6 <_printf_float+0xde>
 8009362:	2b00      	cmp	r3, #0
 8009364:	d1b7      	bne.n	80092d6 <_printf_float+0xde>
 8009366:	2301      	movs	r3, #1
 8009368:	e7b4      	b.n	80092d4 <_printf_float+0xdc>
 800936a:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800936e:	d119      	bne.n	80093a4 <_printf_float+0x1ac>
 8009370:	2900      	cmp	r1, #0
 8009372:	6863      	ldr	r3, [r4, #4]
 8009374:	dd0c      	ble.n	8009390 <_printf_float+0x198>
 8009376:	6121      	str	r1, [r4, #16]
 8009378:	b913      	cbnz	r3, 8009380 <_printf_float+0x188>
 800937a:	6822      	ldr	r2, [r4, #0]
 800937c:	07d2      	lsls	r2, r2, #31
 800937e:	d502      	bpl.n	8009386 <_printf_float+0x18e>
 8009380:	3301      	adds	r3, #1
 8009382:	440b      	add	r3, r1
 8009384:	6123      	str	r3, [r4, #16]
 8009386:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009388:	f04f 0900 	mov.w	r9, #0
 800938c:	65a3      	str	r3, [r4, #88]	; 0x58
 800938e:	e7d9      	b.n	8009344 <_printf_float+0x14c>
 8009390:	b913      	cbnz	r3, 8009398 <_printf_float+0x1a0>
 8009392:	6822      	ldr	r2, [r4, #0]
 8009394:	07d0      	lsls	r0, r2, #31
 8009396:	d501      	bpl.n	800939c <_printf_float+0x1a4>
 8009398:	3302      	adds	r3, #2
 800939a:	e7f3      	b.n	8009384 <_printf_float+0x18c>
 800939c:	2301      	movs	r3, #1
 800939e:	e7f1      	b.n	8009384 <_printf_float+0x18c>
 80093a0:	f04f 0867 	mov.w	r8, #103	; 0x67
 80093a4:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80093a8:	4293      	cmp	r3, r2
 80093aa:	db05      	blt.n	80093b8 <_printf_float+0x1c0>
 80093ac:	6822      	ldr	r2, [r4, #0]
 80093ae:	6123      	str	r3, [r4, #16]
 80093b0:	07d1      	lsls	r1, r2, #31
 80093b2:	d5e8      	bpl.n	8009386 <_printf_float+0x18e>
 80093b4:	3301      	adds	r3, #1
 80093b6:	e7e5      	b.n	8009384 <_printf_float+0x18c>
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	bfcc      	ite	gt
 80093bc:	2301      	movgt	r3, #1
 80093be:	f1c3 0302 	rsble	r3, r3, #2
 80093c2:	4413      	add	r3, r2
 80093c4:	e7de      	b.n	8009384 <_printf_float+0x18c>
 80093c6:	6823      	ldr	r3, [r4, #0]
 80093c8:	055a      	lsls	r2, r3, #21
 80093ca:	d407      	bmi.n	80093dc <_printf_float+0x1e4>
 80093cc:	6923      	ldr	r3, [r4, #16]
 80093ce:	463a      	mov	r2, r7
 80093d0:	4659      	mov	r1, fp
 80093d2:	4628      	mov	r0, r5
 80093d4:	47b0      	blx	r6
 80093d6:	3001      	adds	r0, #1
 80093d8:	d129      	bne.n	800942e <_printf_float+0x236>
 80093da:	e764      	b.n	80092a6 <_printf_float+0xae>
 80093dc:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80093e0:	f240 80d7 	bls.w	8009592 <_printf_float+0x39a>
 80093e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80093e8:	2200      	movs	r2, #0
 80093ea:	2300      	movs	r3, #0
 80093ec:	f7f7 fadc 	bl	80009a8 <__aeabi_dcmpeq>
 80093f0:	b388      	cbz	r0, 8009456 <_printf_float+0x25e>
 80093f2:	2301      	movs	r3, #1
 80093f4:	4a40      	ldr	r2, [pc, #256]	; (80094f8 <_printf_float+0x300>)
 80093f6:	4659      	mov	r1, fp
 80093f8:	4628      	mov	r0, r5
 80093fa:	47b0      	blx	r6
 80093fc:	3001      	adds	r0, #1
 80093fe:	f43f af52 	beq.w	80092a6 <_printf_float+0xae>
 8009402:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009406:	429a      	cmp	r2, r3
 8009408:	db02      	blt.n	8009410 <_printf_float+0x218>
 800940a:	6823      	ldr	r3, [r4, #0]
 800940c:	07d8      	lsls	r0, r3, #31
 800940e:	d50e      	bpl.n	800942e <_printf_float+0x236>
 8009410:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009414:	4659      	mov	r1, fp
 8009416:	4628      	mov	r0, r5
 8009418:	47b0      	blx	r6
 800941a:	3001      	adds	r0, #1
 800941c:	f43f af43 	beq.w	80092a6 <_printf_float+0xae>
 8009420:	2700      	movs	r7, #0
 8009422:	f104 081a 	add.w	r8, r4, #26
 8009426:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009428:	3b01      	subs	r3, #1
 800942a:	42bb      	cmp	r3, r7
 800942c:	dc09      	bgt.n	8009442 <_printf_float+0x24a>
 800942e:	6823      	ldr	r3, [r4, #0]
 8009430:	079f      	lsls	r7, r3, #30
 8009432:	f100 80fd 	bmi.w	8009630 <_printf_float+0x438>
 8009436:	68e0      	ldr	r0, [r4, #12]
 8009438:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800943a:	4298      	cmp	r0, r3
 800943c:	bfb8      	it	lt
 800943e:	4618      	movlt	r0, r3
 8009440:	e733      	b.n	80092aa <_printf_float+0xb2>
 8009442:	2301      	movs	r3, #1
 8009444:	4642      	mov	r2, r8
 8009446:	4659      	mov	r1, fp
 8009448:	4628      	mov	r0, r5
 800944a:	47b0      	blx	r6
 800944c:	3001      	adds	r0, #1
 800944e:	f43f af2a 	beq.w	80092a6 <_printf_float+0xae>
 8009452:	3701      	adds	r7, #1
 8009454:	e7e7      	b.n	8009426 <_printf_float+0x22e>
 8009456:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009458:	2b00      	cmp	r3, #0
 800945a:	dc2b      	bgt.n	80094b4 <_printf_float+0x2bc>
 800945c:	2301      	movs	r3, #1
 800945e:	4a26      	ldr	r2, [pc, #152]	; (80094f8 <_printf_float+0x300>)
 8009460:	4659      	mov	r1, fp
 8009462:	4628      	mov	r0, r5
 8009464:	47b0      	blx	r6
 8009466:	3001      	adds	r0, #1
 8009468:	f43f af1d 	beq.w	80092a6 <_printf_float+0xae>
 800946c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800946e:	b923      	cbnz	r3, 800947a <_printf_float+0x282>
 8009470:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009472:	b913      	cbnz	r3, 800947a <_printf_float+0x282>
 8009474:	6823      	ldr	r3, [r4, #0]
 8009476:	07d9      	lsls	r1, r3, #31
 8009478:	d5d9      	bpl.n	800942e <_printf_float+0x236>
 800947a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800947e:	4659      	mov	r1, fp
 8009480:	4628      	mov	r0, r5
 8009482:	47b0      	blx	r6
 8009484:	3001      	adds	r0, #1
 8009486:	f43f af0e 	beq.w	80092a6 <_printf_float+0xae>
 800948a:	f04f 0800 	mov.w	r8, #0
 800948e:	f104 091a 	add.w	r9, r4, #26
 8009492:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009494:	425b      	negs	r3, r3
 8009496:	4543      	cmp	r3, r8
 8009498:	dc01      	bgt.n	800949e <_printf_float+0x2a6>
 800949a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800949c:	e797      	b.n	80093ce <_printf_float+0x1d6>
 800949e:	2301      	movs	r3, #1
 80094a0:	464a      	mov	r2, r9
 80094a2:	4659      	mov	r1, fp
 80094a4:	4628      	mov	r0, r5
 80094a6:	47b0      	blx	r6
 80094a8:	3001      	adds	r0, #1
 80094aa:	f43f aefc 	beq.w	80092a6 <_printf_float+0xae>
 80094ae:	f108 0801 	add.w	r8, r8, #1
 80094b2:	e7ee      	b.n	8009492 <_printf_float+0x29a>
 80094b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80094b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80094b8:	429a      	cmp	r2, r3
 80094ba:	bfa8      	it	ge
 80094bc:	461a      	movge	r2, r3
 80094be:	2a00      	cmp	r2, #0
 80094c0:	4690      	mov	r8, r2
 80094c2:	dd07      	ble.n	80094d4 <_printf_float+0x2dc>
 80094c4:	4613      	mov	r3, r2
 80094c6:	4659      	mov	r1, fp
 80094c8:	463a      	mov	r2, r7
 80094ca:	4628      	mov	r0, r5
 80094cc:	47b0      	blx	r6
 80094ce:	3001      	adds	r0, #1
 80094d0:	f43f aee9 	beq.w	80092a6 <_printf_float+0xae>
 80094d4:	f104 031a 	add.w	r3, r4, #26
 80094d8:	f04f 0a00 	mov.w	sl, #0
 80094dc:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80094e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80094e2:	e015      	b.n	8009510 <_printf_float+0x318>
 80094e4:	7fefffff 	.word	0x7fefffff
 80094e8:	0800b928 	.word	0x0800b928
 80094ec:	0800b924 	.word	0x0800b924
 80094f0:	0800b930 	.word	0x0800b930
 80094f4:	0800b92c 	.word	0x0800b92c
 80094f8:	0800b934 	.word	0x0800b934
 80094fc:	2301      	movs	r3, #1
 80094fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009500:	4659      	mov	r1, fp
 8009502:	4628      	mov	r0, r5
 8009504:	47b0      	blx	r6
 8009506:	3001      	adds	r0, #1
 8009508:	f43f aecd 	beq.w	80092a6 <_printf_float+0xae>
 800950c:	f10a 0a01 	add.w	sl, sl, #1
 8009510:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8009514:	eba9 0308 	sub.w	r3, r9, r8
 8009518:	4553      	cmp	r3, sl
 800951a:	dcef      	bgt.n	80094fc <_printf_float+0x304>
 800951c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009520:	429a      	cmp	r2, r3
 8009522:	444f      	add	r7, r9
 8009524:	db14      	blt.n	8009550 <_printf_float+0x358>
 8009526:	6823      	ldr	r3, [r4, #0]
 8009528:	07da      	lsls	r2, r3, #31
 800952a:	d411      	bmi.n	8009550 <_printf_float+0x358>
 800952c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800952e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009530:	eba3 0209 	sub.w	r2, r3, r9
 8009534:	eba3 0901 	sub.w	r9, r3, r1
 8009538:	4591      	cmp	r9, r2
 800953a:	bfa8      	it	ge
 800953c:	4691      	movge	r9, r2
 800953e:	f1b9 0f00 	cmp.w	r9, #0
 8009542:	dc0d      	bgt.n	8009560 <_printf_float+0x368>
 8009544:	2700      	movs	r7, #0
 8009546:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800954a:	f104 081a 	add.w	r8, r4, #26
 800954e:	e018      	b.n	8009582 <_printf_float+0x38a>
 8009550:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009554:	4659      	mov	r1, fp
 8009556:	4628      	mov	r0, r5
 8009558:	47b0      	blx	r6
 800955a:	3001      	adds	r0, #1
 800955c:	d1e6      	bne.n	800952c <_printf_float+0x334>
 800955e:	e6a2      	b.n	80092a6 <_printf_float+0xae>
 8009560:	464b      	mov	r3, r9
 8009562:	463a      	mov	r2, r7
 8009564:	4659      	mov	r1, fp
 8009566:	4628      	mov	r0, r5
 8009568:	47b0      	blx	r6
 800956a:	3001      	adds	r0, #1
 800956c:	d1ea      	bne.n	8009544 <_printf_float+0x34c>
 800956e:	e69a      	b.n	80092a6 <_printf_float+0xae>
 8009570:	2301      	movs	r3, #1
 8009572:	4642      	mov	r2, r8
 8009574:	4659      	mov	r1, fp
 8009576:	4628      	mov	r0, r5
 8009578:	47b0      	blx	r6
 800957a:	3001      	adds	r0, #1
 800957c:	f43f ae93 	beq.w	80092a6 <_printf_float+0xae>
 8009580:	3701      	adds	r7, #1
 8009582:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009586:	1a9b      	subs	r3, r3, r2
 8009588:	eba3 0309 	sub.w	r3, r3, r9
 800958c:	42bb      	cmp	r3, r7
 800958e:	dcef      	bgt.n	8009570 <_printf_float+0x378>
 8009590:	e74d      	b.n	800942e <_printf_float+0x236>
 8009592:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009594:	2a01      	cmp	r2, #1
 8009596:	dc01      	bgt.n	800959c <_printf_float+0x3a4>
 8009598:	07db      	lsls	r3, r3, #31
 800959a:	d538      	bpl.n	800960e <_printf_float+0x416>
 800959c:	2301      	movs	r3, #1
 800959e:	463a      	mov	r2, r7
 80095a0:	4659      	mov	r1, fp
 80095a2:	4628      	mov	r0, r5
 80095a4:	47b0      	blx	r6
 80095a6:	3001      	adds	r0, #1
 80095a8:	f43f ae7d 	beq.w	80092a6 <_printf_float+0xae>
 80095ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80095b0:	4659      	mov	r1, fp
 80095b2:	4628      	mov	r0, r5
 80095b4:	47b0      	blx	r6
 80095b6:	3001      	adds	r0, #1
 80095b8:	f107 0701 	add.w	r7, r7, #1
 80095bc:	f43f ae73 	beq.w	80092a6 <_printf_float+0xae>
 80095c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80095c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80095c6:	2200      	movs	r2, #0
 80095c8:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80095cc:	2300      	movs	r3, #0
 80095ce:	f7f7 f9eb 	bl	80009a8 <__aeabi_dcmpeq>
 80095d2:	b9c0      	cbnz	r0, 8009606 <_printf_float+0x40e>
 80095d4:	4643      	mov	r3, r8
 80095d6:	463a      	mov	r2, r7
 80095d8:	4659      	mov	r1, fp
 80095da:	4628      	mov	r0, r5
 80095dc:	47b0      	blx	r6
 80095de:	3001      	adds	r0, #1
 80095e0:	d10d      	bne.n	80095fe <_printf_float+0x406>
 80095e2:	e660      	b.n	80092a6 <_printf_float+0xae>
 80095e4:	2301      	movs	r3, #1
 80095e6:	4642      	mov	r2, r8
 80095e8:	4659      	mov	r1, fp
 80095ea:	4628      	mov	r0, r5
 80095ec:	47b0      	blx	r6
 80095ee:	3001      	adds	r0, #1
 80095f0:	f43f ae59 	beq.w	80092a6 <_printf_float+0xae>
 80095f4:	3701      	adds	r7, #1
 80095f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80095f8:	3b01      	subs	r3, #1
 80095fa:	42bb      	cmp	r3, r7
 80095fc:	dcf2      	bgt.n	80095e4 <_printf_float+0x3ec>
 80095fe:	464b      	mov	r3, r9
 8009600:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009604:	e6e4      	b.n	80093d0 <_printf_float+0x1d8>
 8009606:	2700      	movs	r7, #0
 8009608:	f104 081a 	add.w	r8, r4, #26
 800960c:	e7f3      	b.n	80095f6 <_printf_float+0x3fe>
 800960e:	2301      	movs	r3, #1
 8009610:	e7e1      	b.n	80095d6 <_printf_float+0x3de>
 8009612:	2301      	movs	r3, #1
 8009614:	4642      	mov	r2, r8
 8009616:	4659      	mov	r1, fp
 8009618:	4628      	mov	r0, r5
 800961a:	47b0      	blx	r6
 800961c:	3001      	adds	r0, #1
 800961e:	f43f ae42 	beq.w	80092a6 <_printf_float+0xae>
 8009622:	3701      	adds	r7, #1
 8009624:	68e3      	ldr	r3, [r4, #12]
 8009626:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009628:	1a9b      	subs	r3, r3, r2
 800962a:	42bb      	cmp	r3, r7
 800962c:	dcf1      	bgt.n	8009612 <_printf_float+0x41a>
 800962e:	e702      	b.n	8009436 <_printf_float+0x23e>
 8009630:	2700      	movs	r7, #0
 8009632:	f104 0819 	add.w	r8, r4, #25
 8009636:	e7f5      	b.n	8009624 <_printf_float+0x42c>
 8009638:	2b00      	cmp	r3, #0
 800963a:	f43f ae94 	beq.w	8009366 <_printf_float+0x16e>
 800963e:	f04f 0c00 	mov.w	ip, #0
 8009642:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8009646:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800964a:	6022      	str	r2, [r4, #0]
 800964c:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8009650:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8009654:	9300      	str	r3, [sp, #0]
 8009656:	463a      	mov	r2, r7
 8009658:	464b      	mov	r3, r9
 800965a:	4628      	mov	r0, r5
 800965c:	f7ff fd3a 	bl	80090d4 <__cvt>
 8009660:	4607      	mov	r7, r0
 8009662:	e64f      	b.n	8009304 <_printf_float+0x10c>

08009664 <_printf_common>:
 8009664:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009668:	4691      	mov	r9, r2
 800966a:	461f      	mov	r7, r3
 800966c:	688a      	ldr	r2, [r1, #8]
 800966e:	690b      	ldr	r3, [r1, #16]
 8009670:	4606      	mov	r6, r0
 8009672:	4293      	cmp	r3, r2
 8009674:	bfb8      	it	lt
 8009676:	4613      	movlt	r3, r2
 8009678:	f8c9 3000 	str.w	r3, [r9]
 800967c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009680:	460c      	mov	r4, r1
 8009682:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009686:	b112      	cbz	r2, 800968e <_printf_common+0x2a>
 8009688:	3301      	adds	r3, #1
 800968a:	f8c9 3000 	str.w	r3, [r9]
 800968e:	6823      	ldr	r3, [r4, #0]
 8009690:	0699      	lsls	r1, r3, #26
 8009692:	bf42      	ittt	mi
 8009694:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009698:	3302      	addmi	r3, #2
 800969a:	f8c9 3000 	strmi.w	r3, [r9]
 800969e:	6825      	ldr	r5, [r4, #0]
 80096a0:	f015 0506 	ands.w	r5, r5, #6
 80096a4:	d107      	bne.n	80096b6 <_printf_common+0x52>
 80096a6:	f104 0a19 	add.w	sl, r4, #25
 80096aa:	68e3      	ldr	r3, [r4, #12]
 80096ac:	f8d9 2000 	ldr.w	r2, [r9]
 80096b0:	1a9b      	subs	r3, r3, r2
 80096b2:	42ab      	cmp	r3, r5
 80096b4:	dc29      	bgt.n	800970a <_printf_common+0xa6>
 80096b6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80096ba:	6822      	ldr	r2, [r4, #0]
 80096bc:	3300      	adds	r3, #0
 80096be:	bf18      	it	ne
 80096c0:	2301      	movne	r3, #1
 80096c2:	0692      	lsls	r2, r2, #26
 80096c4:	d42e      	bmi.n	8009724 <_printf_common+0xc0>
 80096c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80096ca:	4639      	mov	r1, r7
 80096cc:	4630      	mov	r0, r6
 80096ce:	47c0      	blx	r8
 80096d0:	3001      	adds	r0, #1
 80096d2:	d021      	beq.n	8009718 <_printf_common+0xb4>
 80096d4:	6823      	ldr	r3, [r4, #0]
 80096d6:	68e5      	ldr	r5, [r4, #12]
 80096d8:	f003 0306 	and.w	r3, r3, #6
 80096dc:	2b04      	cmp	r3, #4
 80096de:	bf18      	it	ne
 80096e0:	2500      	movne	r5, #0
 80096e2:	f8d9 2000 	ldr.w	r2, [r9]
 80096e6:	f04f 0900 	mov.w	r9, #0
 80096ea:	bf08      	it	eq
 80096ec:	1aad      	subeq	r5, r5, r2
 80096ee:	68a3      	ldr	r3, [r4, #8]
 80096f0:	6922      	ldr	r2, [r4, #16]
 80096f2:	bf08      	it	eq
 80096f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80096f8:	4293      	cmp	r3, r2
 80096fa:	bfc4      	itt	gt
 80096fc:	1a9b      	subgt	r3, r3, r2
 80096fe:	18ed      	addgt	r5, r5, r3
 8009700:	341a      	adds	r4, #26
 8009702:	454d      	cmp	r5, r9
 8009704:	d11a      	bne.n	800973c <_printf_common+0xd8>
 8009706:	2000      	movs	r0, #0
 8009708:	e008      	b.n	800971c <_printf_common+0xb8>
 800970a:	2301      	movs	r3, #1
 800970c:	4652      	mov	r2, sl
 800970e:	4639      	mov	r1, r7
 8009710:	4630      	mov	r0, r6
 8009712:	47c0      	blx	r8
 8009714:	3001      	adds	r0, #1
 8009716:	d103      	bne.n	8009720 <_printf_common+0xbc>
 8009718:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800971c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009720:	3501      	adds	r5, #1
 8009722:	e7c2      	b.n	80096aa <_printf_common+0x46>
 8009724:	2030      	movs	r0, #48	; 0x30
 8009726:	18e1      	adds	r1, r4, r3
 8009728:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800972c:	1c5a      	adds	r2, r3, #1
 800972e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009732:	4422      	add	r2, r4
 8009734:	3302      	adds	r3, #2
 8009736:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800973a:	e7c4      	b.n	80096c6 <_printf_common+0x62>
 800973c:	2301      	movs	r3, #1
 800973e:	4622      	mov	r2, r4
 8009740:	4639      	mov	r1, r7
 8009742:	4630      	mov	r0, r6
 8009744:	47c0      	blx	r8
 8009746:	3001      	adds	r0, #1
 8009748:	d0e6      	beq.n	8009718 <_printf_common+0xb4>
 800974a:	f109 0901 	add.w	r9, r9, #1
 800974e:	e7d8      	b.n	8009702 <_printf_common+0x9e>

08009750 <_printf_i>:
 8009750:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009754:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009758:	460c      	mov	r4, r1
 800975a:	7e09      	ldrb	r1, [r1, #24]
 800975c:	b085      	sub	sp, #20
 800975e:	296e      	cmp	r1, #110	; 0x6e
 8009760:	4617      	mov	r7, r2
 8009762:	4606      	mov	r6, r0
 8009764:	4698      	mov	r8, r3
 8009766:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009768:	f000 80b3 	beq.w	80098d2 <_printf_i+0x182>
 800976c:	d822      	bhi.n	80097b4 <_printf_i+0x64>
 800976e:	2963      	cmp	r1, #99	; 0x63
 8009770:	d036      	beq.n	80097e0 <_printf_i+0x90>
 8009772:	d80a      	bhi.n	800978a <_printf_i+0x3a>
 8009774:	2900      	cmp	r1, #0
 8009776:	f000 80b9 	beq.w	80098ec <_printf_i+0x19c>
 800977a:	2958      	cmp	r1, #88	; 0x58
 800977c:	f000 8083 	beq.w	8009886 <_printf_i+0x136>
 8009780:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009784:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009788:	e032      	b.n	80097f0 <_printf_i+0xa0>
 800978a:	2964      	cmp	r1, #100	; 0x64
 800978c:	d001      	beq.n	8009792 <_printf_i+0x42>
 800978e:	2969      	cmp	r1, #105	; 0x69
 8009790:	d1f6      	bne.n	8009780 <_printf_i+0x30>
 8009792:	6820      	ldr	r0, [r4, #0]
 8009794:	6813      	ldr	r3, [r2, #0]
 8009796:	0605      	lsls	r5, r0, #24
 8009798:	f103 0104 	add.w	r1, r3, #4
 800979c:	d52a      	bpl.n	80097f4 <_printf_i+0xa4>
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	6011      	str	r1, [r2, #0]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	da03      	bge.n	80097ae <_printf_i+0x5e>
 80097a6:	222d      	movs	r2, #45	; 0x2d
 80097a8:	425b      	negs	r3, r3
 80097aa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80097ae:	486f      	ldr	r0, [pc, #444]	; (800996c <_printf_i+0x21c>)
 80097b0:	220a      	movs	r2, #10
 80097b2:	e039      	b.n	8009828 <_printf_i+0xd8>
 80097b4:	2973      	cmp	r1, #115	; 0x73
 80097b6:	f000 809d 	beq.w	80098f4 <_printf_i+0x1a4>
 80097ba:	d808      	bhi.n	80097ce <_printf_i+0x7e>
 80097bc:	296f      	cmp	r1, #111	; 0x6f
 80097be:	d020      	beq.n	8009802 <_printf_i+0xb2>
 80097c0:	2970      	cmp	r1, #112	; 0x70
 80097c2:	d1dd      	bne.n	8009780 <_printf_i+0x30>
 80097c4:	6823      	ldr	r3, [r4, #0]
 80097c6:	f043 0320 	orr.w	r3, r3, #32
 80097ca:	6023      	str	r3, [r4, #0]
 80097cc:	e003      	b.n	80097d6 <_printf_i+0x86>
 80097ce:	2975      	cmp	r1, #117	; 0x75
 80097d0:	d017      	beq.n	8009802 <_printf_i+0xb2>
 80097d2:	2978      	cmp	r1, #120	; 0x78
 80097d4:	d1d4      	bne.n	8009780 <_printf_i+0x30>
 80097d6:	2378      	movs	r3, #120	; 0x78
 80097d8:	4865      	ldr	r0, [pc, #404]	; (8009970 <_printf_i+0x220>)
 80097da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80097de:	e055      	b.n	800988c <_printf_i+0x13c>
 80097e0:	6813      	ldr	r3, [r2, #0]
 80097e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80097e6:	1d19      	adds	r1, r3, #4
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	6011      	str	r1, [r2, #0]
 80097ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80097f0:	2301      	movs	r3, #1
 80097f2:	e08c      	b.n	800990e <_printf_i+0x1be>
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80097fa:	6011      	str	r1, [r2, #0]
 80097fc:	bf18      	it	ne
 80097fe:	b21b      	sxthne	r3, r3
 8009800:	e7cf      	b.n	80097a2 <_printf_i+0x52>
 8009802:	6813      	ldr	r3, [r2, #0]
 8009804:	6825      	ldr	r5, [r4, #0]
 8009806:	1d18      	adds	r0, r3, #4
 8009808:	6010      	str	r0, [r2, #0]
 800980a:	0628      	lsls	r0, r5, #24
 800980c:	d501      	bpl.n	8009812 <_printf_i+0xc2>
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	e002      	b.n	8009818 <_printf_i+0xc8>
 8009812:	0668      	lsls	r0, r5, #25
 8009814:	d5fb      	bpl.n	800980e <_printf_i+0xbe>
 8009816:	881b      	ldrh	r3, [r3, #0]
 8009818:	296f      	cmp	r1, #111	; 0x6f
 800981a:	bf14      	ite	ne
 800981c:	220a      	movne	r2, #10
 800981e:	2208      	moveq	r2, #8
 8009820:	4852      	ldr	r0, [pc, #328]	; (800996c <_printf_i+0x21c>)
 8009822:	2100      	movs	r1, #0
 8009824:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009828:	6865      	ldr	r5, [r4, #4]
 800982a:	2d00      	cmp	r5, #0
 800982c:	60a5      	str	r5, [r4, #8]
 800982e:	f2c0 8095 	blt.w	800995c <_printf_i+0x20c>
 8009832:	6821      	ldr	r1, [r4, #0]
 8009834:	f021 0104 	bic.w	r1, r1, #4
 8009838:	6021      	str	r1, [r4, #0]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d13d      	bne.n	80098ba <_printf_i+0x16a>
 800983e:	2d00      	cmp	r5, #0
 8009840:	f040 808e 	bne.w	8009960 <_printf_i+0x210>
 8009844:	4665      	mov	r5, ip
 8009846:	2a08      	cmp	r2, #8
 8009848:	d10b      	bne.n	8009862 <_printf_i+0x112>
 800984a:	6823      	ldr	r3, [r4, #0]
 800984c:	07db      	lsls	r3, r3, #31
 800984e:	d508      	bpl.n	8009862 <_printf_i+0x112>
 8009850:	6923      	ldr	r3, [r4, #16]
 8009852:	6862      	ldr	r2, [r4, #4]
 8009854:	429a      	cmp	r2, r3
 8009856:	bfde      	ittt	le
 8009858:	2330      	movle	r3, #48	; 0x30
 800985a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800985e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009862:	ebac 0305 	sub.w	r3, ip, r5
 8009866:	6123      	str	r3, [r4, #16]
 8009868:	f8cd 8000 	str.w	r8, [sp]
 800986c:	463b      	mov	r3, r7
 800986e:	aa03      	add	r2, sp, #12
 8009870:	4621      	mov	r1, r4
 8009872:	4630      	mov	r0, r6
 8009874:	f7ff fef6 	bl	8009664 <_printf_common>
 8009878:	3001      	adds	r0, #1
 800987a:	d14d      	bne.n	8009918 <_printf_i+0x1c8>
 800987c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009880:	b005      	add	sp, #20
 8009882:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009886:	4839      	ldr	r0, [pc, #228]	; (800996c <_printf_i+0x21c>)
 8009888:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800988c:	6813      	ldr	r3, [r2, #0]
 800988e:	6821      	ldr	r1, [r4, #0]
 8009890:	1d1d      	adds	r5, r3, #4
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	6015      	str	r5, [r2, #0]
 8009896:	060a      	lsls	r2, r1, #24
 8009898:	d50b      	bpl.n	80098b2 <_printf_i+0x162>
 800989a:	07ca      	lsls	r2, r1, #31
 800989c:	bf44      	itt	mi
 800989e:	f041 0120 	orrmi.w	r1, r1, #32
 80098a2:	6021      	strmi	r1, [r4, #0]
 80098a4:	b91b      	cbnz	r3, 80098ae <_printf_i+0x15e>
 80098a6:	6822      	ldr	r2, [r4, #0]
 80098a8:	f022 0220 	bic.w	r2, r2, #32
 80098ac:	6022      	str	r2, [r4, #0]
 80098ae:	2210      	movs	r2, #16
 80098b0:	e7b7      	b.n	8009822 <_printf_i+0xd2>
 80098b2:	064d      	lsls	r5, r1, #25
 80098b4:	bf48      	it	mi
 80098b6:	b29b      	uxthmi	r3, r3
 80098b8:	e7ef      	b.n	800989a <_printf_i+0x14a>
 80098ba:	4665      	mov	r5, ip
 80098bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80098c0:	fb02 3311 	mls	r3, r2, r1, r3
 80098c4:	5cc3      	ldrb	r3, [r0, r3]
 80098c6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80098ca:	460b      	mov	r3, r1
 80098cc:	2900      	cmp	r1, #0
 80098ce:	d1f5      	bne.n	80098bc <_printf_i+0x16c>
 80098d0:	e7b9      	b.n	8009846 <_printf_i+0xf6>
 80098d2:	6813      	ldr	r3, [r2, #0]
 80098d4:	6825      	ldr	r5, [r4, #0]
 80098d6:	1d18      	adds	r0, r3, #4
 80098d8:	6961      	ldr	r1, [r4, #20]
 80098da:	6010      	str	r0, [r2, #0]
 80098dc:	0628      	lsls	r0, r5, #24
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	d501      	bpl.n	80098e6 <_printf_i+0x196>
 80098e2:	6019      	str	r1, [r3, #0]
 80098e4:	e002      	b.n	80098ec <_printf_i+0x19c>
 80098e6:	066a      	lsls	r2, r5, #25
 80098e8:	d5fb      	bpl.n	80098e2 <_printf_i+0x192>
 80098ea:	8019      	strh	r1, [r3, #0]
 80098ec:	2300      	movs	r3, #0
 80098ee:	4665      	mov	r5, ip
 80098f0:	6123      	str	r3, [r4, #16]
 80098f2:	e7b9      	b.n	8009868 <_printf_i+0x118>
 80098f4:	6813      	ldr	r3, [r2, #0]
 80098f6:	1d19      	adds	r1, r3, #4
 80098f8:	6011      	str	r1, [r2, #0]
 80098fa:	681d      	ldr	r5, [r3, #0]
 80098fc:	6862      	ldr	r2, [r4, #4]
 80098fe:	2100      	movs	r1, #0
 8009900:	4628      	mov	r0, r5
 8009902:	f000 fee3 	bl	800a6cc <memchr>
 8009906:	b108      	cbz	r0, 800990c <_printf_i+0x1bc>
 8009908:	1b40      	subs	r0, r0, r5
 800990a:	6060      	str	r0, [r4, #4]
 800990c:	6863      	ldr	r3, [r4, #4]
 800990e:	6123      	str	r3, [r4, #16]
 8009910:	2300      	movs	r3, #0
 8009912:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009916:	e7a7      	b.n	8009868 <_printf_i+0x118>
 8009918:	6923      	ldr	r3, [r4, #16]
 800991a:	462a      	mov	r2, r5
 800991c:	4639      	mov	r1, r7
 800991e:	4630      	mov	r0, r6
 8009920:	47c0      	blx	r8
 8009922:	3001      	adds	r0, #1
 8009924:	d0aa      	beq.n	800987c <_printf_i+0x12c>
 8009926:	6823      	ldr	r3, [r4, #0]
 8009928:	079b      	lsls	r3, r3, #30
 800992a:	d413      	bmi.n	8009954 <_printf_i+0x204>
 800992c:	68e0      	ldr	r0, [r4, #12]
 800992e:	9b03      	ldr	r3, [sp, #12]
 8009930:	4298      	cmp	r0, r3
 8009932:	bfb8      	it	lt
 8009934:	4618      	movlt	r0, r3
 8009936:	e7a3      	b.n	8009880 <_printf_i+0x130>
 8009938:	2301      	movs	r3, #1
 800993a:	464a      	mov	r2, r9
 800993c:	4639      	mov	r1, r7
 800993e:	4630      	mov	r0, r6
 8009940:	47c0      	blx	r8
 8009942:	3001      	adds	r0, #1
 8009944:	d09a      	beq.n	800987c <_printf_i+0x12c>
 8009946:	3501      	adds	r5, #1
 8009948:	68e3      	ldr	r3, [r4, #12]
 800994a:	9a03      	ldr	r2, [sp, #12]
 800994c:	1a9b      	subs	r3, r3, r2
 800994e:	42ab      	cmp	r3, r5
 8009950:	dcf2      	bgt.n	8009938 <_printf_i+0x1e8>
 8009952:	e7eb      	b.n	800992c <_printf_i+0x1dc>
 8009954:	2500      	movs	r5, #0
 8009956:	f104 0919 	add.w	r9, r4, #25
 800995a:	e7f5      	b.n	8009948 <_printf_i+0x1f8>
 800995c:	2b00      	cmp	r3, #0
 800995e:	d1ac      	bne.n	80098ba <_printf_i+0x16a>
 8009960:	7803      	ldrb	r3, [r0, #0]
 8009962:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009966:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800996a:	e76c      	b.n	8009846 <_printf_i+0xf6>
 800996c:	0800b936 	.word	0x0800b936
 8009970:	0800b947 	.word	0x0800b947

08009974 <sniprintf>:
 8009974:	b40c      	push	{r2, r3}
 8009976:	b530      	push	{r4, r5, lr}
 8009978:	4b17      	ldr	r3, [pc, #92]	; (80099d8 <sniprintf+0x64>)
 800997a:	1e0c      	subs	r4, r1, #0
 800997c:	b09d      	sub	sp, #116	; 0x74
 800997e:	681d      	ldr	r5, [r3, #0]
 8009980:	da08      	bge.n	8009994 <sniprintf+0x20>
 8009982:	238b      	movs	r3, #139	; 0x8b
 8009984:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009988:	602b      	str	r3, [r5, #0]
 800998a:	b01d      	add	sp, #116	; 0x74
 800998c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009990:	b002      	add	sp, #8
 8009992:	4770      	bx	lr
 8009994:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009998:	f8ad 3014 	strh.w	r3, [sp, #20]
 800999c:	bf0c      	ite	eq
 800999e:	4623      	moveq	r3, r4
 80099a0:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80099a4:	9304      	str	r3, [sp, #16]
 80099a6:	9307      	str	r3, [sp, #28]
 80099a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80099ac:	9002      	str	r0, [sp, #8]
 80099ae:	9006      	str	r0, [sp, #24]
 80099b0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80099b4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80099b6:	ab21      	add	r3, sp, #132	; 0x84
 80099b8:	a902      	add	r1, sp, #8
 80099ba:	4628      	mov	r0, r5
 80099bc:	9301      	str	r3, [sp, #4]
 80099be:	f001 fa89 	bl	800aed4 <_svfiprintf_r>
 80099c2:	1c43      	adds	r3, r0, #1
 80099c4:	bfbc      	itt	lt
 80099c6:	238b      	movlt	r3, #139	; 0x8b
 80099c8:	602b      	strlt	r3, [r5, #0]
 80099ca:	2c00      	cmp	r4, #0
 80099cc:	d0dd      	beq.n	800998a <sniprintf+0x16>
 80099ce:	2200      	movs	r2, #0
 80099d0:	9b02      	ldr	r3, [sp, #8]
 80099d2:	701a      	strb	r2, [r3, #0]
 80099d4:	e7d9      	b.n	800998a <sniprintf+0x16>
 80099d6:	bf00      	nop
 80099d8:	20000024 	.word	0x20000024

080099dc <siprintf>:
 80099dc:	b40e      	push	{r1, r2, r3}
 80099de:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80099e2:	b500      	push	{lr}
 80099e4:	b09c      	sub	sp, #112	; 0x70
 80099e6:	ab1d      	add	r3, sp, #116	; 0x74
 80099e8:	9002      	str	r0, [sp, #8]
 80099ea:	9006      	str	r0, [sp, #24]
 80099ec:	9107      	str	r1, [sp, #28]
 80099ee:	9104      	str	r1, [sp, #16]
 80099f0:	4808      	ldr	r0, [pc, #32]	; (8009a14 <siprintf+0x38>)
 80099f2:	4909      	ldr	r1, [pc, #36]	; (8009a18 <siprintf+0x3c>)
 80099f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80099f8:	9105      	str	r1, [sp, #20]
 80099fa:	6800      	ldr	r0, [r0, #0]
 80099fc:	a902      	add	r1, sp, #8
 80099fe:	9301      	str	r3, [sp, #4]
 8009a00:	f001 fa68 	bl	800aed4 <_svfiprintf_r>
 8009a04:	2200      	movs	r2, #0
 8009a06:	9b02      	ldr	r3, [sp, #8]
 8009a08:	701a      	strb	r2, [r3, #0]
 8009a0a:	b01c      	add	sp, #112	; 0x70
 8009a0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a10:	b003      	add	sp, #12
 8009a12:	4770      	bx	lr
 8009a14:	20000024 	.word	0x20000024
 8009a18:	ffff0208 	.word	0xffff0208

08009a1c <quorem>:
 8009a1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a20:	6903      	ldr	r3, [r0, #16]
 8009a22:	690c      	ldr	r4, [r1, #16]
 8009a24:	4680      	mov	r8, r0
 8009a26:	42a3      	cmp	r3, r4
 8009a28:	f2c0 8084 	blt.w	8009b34 <quorem+0x118>
 8009a2c:	3c01      	subs	r4, #1
 8009a2e:	f101 0714 	add.w	r7, r1, #20
 8009a32:	f100 0614 	add.w	r6, r0, #20
 8009a36:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8009a3a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009a3e:	3501      	adds	r5, #1
 8009a40:	fbb0 f5f5 	udiv	r5, r0, r5
 8009a44:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009a48:	eb06 030c 	add.w	r3, r6, ip
 8009a4c:	eb07 090c 	add.w	r9, r7, ip
 8009a50:	9301      	str	r3, [sp, #4]
 8009a52:	b39d      	cbz	r5, 8009abc <quorem+0xa0>
 8009a54:	f04f 0a00 	mov.w	sl, #0
 8009a58:	4638      	mov	r0, r7
 8009a5a:	46b6      	mov	lr, r6
 8009a5c:	46d3      	mov	fp, sl
 8009a5e:	f850 2b04 	ldr.w	r2, [r0], #4
 8009a62:	b293      	uxth	r3, r2
 8009a64:	fb05 a303 	mla	r3, r5, r3, sl
 8009a68:	0c12      	lsrs	r2, r2, #16
 8009a6a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a6e:	fb05 a202 	mla	r2, r5, r2, sl
 8009a72:	b29b      	uxth	r3, r3
 8009a74:	ebab 0303 	sub.w	r3, fp, r3
 8009a78:	f8de b000 	ldr.w	fp, [lr]
 8009a7c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009a80:	fa1f fb8b 	uxth.w	fp, fp
 8009a84:	445b      	add	r3, fp
 8009a86:	fa1f fb82 	uxth.w	fp, r2
 8009a8a:	f8de 2000 	ldr.w	r2, [lr]
 8009a8e:	4581      	cmp	r9, r0
 8009a90:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009a94:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009a98:	b29b      	uxth	r3, r3
 8009a9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a9e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009aa2:	f84e 3b04 	str.w	r3, [lr], #4
 8009aa6:	d2da      	bcs.n	8009a5e <quorem+0x42>
 8009aa8:	f856 300c 	ldr.w	r3, [r6, ip]
 8009aac:	b933      	cbnz	r3, 8009abc <quorem+0xa0>
 8009aae:	9b01      	ldr	r3, [sp, #4]
 8009ab0:	3b04      	subs	r3, #4
 8009ab2:	429e      	cmp	r6, r3
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	d331      	bcc.n	8009b1c <quorem+0x100>
 8009ab8:	f8c8 4010 	str.w	r4, [r8, #16]
 8009abc:	4640      	mov	r0, r8
 8009abe:	f001 f833 	bl	800ab28 <__mcmp>
 8009ac2:	2800      	cmp	r0, #0
 8009ac4:	db26      	blt.n	8009b14 <quorem+0xf8>
 8009ac6:	4630      	mov	r0, r6
 8009ac8:	f04f 0c00 	mov.w	ip, #0
 8009acc:	3501      	adds	r5, #1
 8009ace:	f857 1b04 	ldr.w	r1, [r7], #4
 8009ad2:	f8d0 e000 	ldr.w	lr, [r0]
 8009ad6:	b28b      	uxth	r3, r1
 8009ad8:	ebac 0303 	sub.w	r3, ip, r3
 8009adc:	fa1f f28e 	uxth.w	r2, lr
 8009ae0:	4413      	add	r3, r2
 8009ae2:	0c0a      	lsrs	r2, r1, #16
 8009ae4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009ae8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009aec:	b29b      	uxth	r3, r3
 8009aee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009af2:	45b9      	cmp	r9, r7
 8009af4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009af8:	f840 3b04 	str.w	r3, [r0], #4
 8009afc:	d2e7      	bcs.n	8009ace <quorem+0xb2>
 8009afe:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8009b02:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009b06:	b92a      	cbnz	r2, 8009b14 <quorem+0xf8>
 8009b08:	3b04      	subs	r3, #4
 8009b0a:	429e      	cmp	r6, r3
 8009b0c:	461a      	mov	r2, r3
 8009b0e:	d30b      	bcc.n	8009b28 <quorem+0x10c>
 8009b10:	f8c8 4010 	str.w	r4, [r8, #16]
 8009b14:	4628      	mov	r0, r5
 8009b16:	b003      	add	sp, #12
 8009b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b1c:	6812      	ldr	r2, [r2, #0]
 8009b1e:	3b04      	subs	r3, #4
 8009b20:	2a00      	cmp	r2, #0
 8009b22:	d1c9      	bne.n	8009ab8 <quorem+0x9c>
 8009b24:	3c01      	subs	r4, #1
 8009b26:	e7c4      	b.n	8009ab2 <quorem+0x96>
 8009b28:	6812      	ldr	r2, [r2, #0]
 8009b2a:	3b04      	subs	r3, #4
 8009b2c:	2a00      	cmp	r2, #0
 8009b2e:	d1ef      	bne.n	8009b10 <quorem+0xf4>
 8009b30:	3c01      	subs	r4, #1
 8009b32:	e7ea      	b.n	8009b0a <quorem+0xee>
 8009b34:	2000      	movs	r0, #0
 8009b36:	e7ee      	b.n	8009b16 <quorem+0xfa>

08009b38 <_dtoa_r>:
 8009b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b3c:	4616      	mov	r6, r2
 8009b3e:	461f      	mov	r7, r3
 8009b40:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009b42:	b095      	sub	sp, #84	; 0x54
 8009b44:	4604      	mov	r4, r0
 8009b46:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8009b4a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8009b4e:	b93d      	cbnz	r5, 8009b60 <_dtoa_r+0x28>
 8009b50:	2010      	movs	r0, #16
 8009b52:	f000 fdb3 	bl	800a6bc <malloc>
 8009b56:	6260      	str	r0, [r4, #36]	; 0x24
 8009b58:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009b5c:	6005      	str	r5, [r0, #0]
 8009b5e:	60c5      	str	r5, [r0, #12]
 8009b60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b62:	6819      	ldr	r1, [r3, #0]
 8009b64:	b151      	cbz	r1, 8009b7c <_dtoa_r+0x44>
 8009b66:	685a      	ldr	r2, [r3, #4]
 8009b68:	2301      	movs	r3, #1
 8009b6a:	4093      	lsls	r3, r2
 8009b6c:	604a      	str	r2, [r1, #4]
 8009b6e:	608b      	str	r3, [r1, #8]
 8009b70:	4620      	mov	r0, r4
 8009b72:	f000 fdf8 	bl	800a766 <_Bfree>
 8009b76:	2200      	movs	r2, #0
 8009b78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b7a:	601a      	str	r2, [r3, #0]
 8009b7c:	1e3b      	subs	r3, r7, #0
 8009b7e:	bfaf      	iteee	ge
 8009b80:	2300      	movge	r3, #0
 8009b82:	2201      	movlt	r2, #1
 8009b84:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009b88:	9303      	strlt	r3, [sp, #12]
 8009b8a:	bfac      	ite	ge
 8009b8c:	f8c8 3000 	strge.w	r3, [r8]
 8009b90:	f8c8 2000 	strlt.w	r2, [r8]
 8009b94:	4bae      	ldr	r3, [pc, #696]	; (8009e50 <_dtoa_r+0x318>)
 8009b96:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009b9a:	ea33 0308 	bics.w	r3, r3, r8
 8009b9e:	d11b      	bne.n	8009bd8 <_dtoa_r+0xa0>
 8009ba0:	f242 730f 	movw	r3, #9999	; 0x270f
 8009ba4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009ba6:	6013      	str	r3, [r2, #0]
 8009ba8:	9b02      	ldr	r3, [sp, #8]
 8009baa:	b923      	cbnz	r3, 8009bb6 <_dtoa_r+0x7e>
 8009bac:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009bb0:	2800      	cmp	r0, #0
 8009bb2:	f000 8545 	beq.w	800a640 <_dtoa_r+0xb08>
 8009bb6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009bb8:	b953      	cbnz	r3, 8009bd0 <_dtoa_r+0x98>
 8009bba:	4ba6      	ldr	r3, [pc, #664]	; (8009e54 <_dtoa_r+0x31c>)
 8009bbc:	e021      	b.n	8009c02 <_dtoa_r+0xca>
 8009bbe:	4ba6      	ldr	r3, [pc, #664]	; (8009e58 <_dtoa_r+0x320>)
 8009bc0:	9306      	str	r3, [sp, #24]
 8009bc2:	3308      	adds	r3, #8
 8009bc4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009bc6:	6013      	str	r3, [r2, #0]
 8009bc8:	9806      	ldr	r0, [sp, #24]
 8009bca:	b015      	add	sp, #84	; 0x54
 8009bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bd0:	4ba0      	ldr	r3, [pc, #640]	; (8009e54 <_dtoa_r+0x31c>)
 8009bd2:	9306      	str	r3, [sp, #24]
 8009bd4:	3303      	adds	r3, #3
 8009bd6:	e7f5      	b.n	8009bc4 <_dtoa_r+0x8c>
 8009bd8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009bdc:	2200      	movs	r2, #0
 8009bde:	2300      	movs	r3, #0
 8009be0:	4630      	mov	r0, r6
 8009be2:	4639      	mov	r1, r7
 8009be4:	f7f6 fee0 	bl	80009a8 <__aeabi_dcmpeq>
 8009be8:	4682      	mov	sl, r0
 8009bea:	b160      	cbz	r0, 8009c06 <_dtoa_r+0xce>
 8009bec:	2301      	movs	r3, #1
 8009bee:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009bf0:	6013      	str	r3, [r2, #0]
 8009bf2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	f000 8520 	beq.w	800a63a <_dtoa_r+0xb02>
 8009bfa:	4b98      	ldr	r3, [pc, #608]	; (8009e5c <_dtoa_r+0x324>)
 8009bfc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009bfe:	6013      	str	r3, [r2, #0]
 8009c00:	3b01      	subs	r3, #1
 8009c02:	9306      	str	r3, [sp, #24]
 8009c04:	e7e0      	b.n	8009bc8 <_dtoa_r+0x90>
 8009c06:	ab12      	add	r3, sp, #72	; 0x48
 8009c08:	9301      	str	r3, [sp, #4]
 8009c0a:	ab13      	add	r3, sp, #76	; 0x4c
 8009c0c:	9300      	str	r3, [sp, #0]
 8009c0e:	4632      	mov	r2, r6
 8009c10:	463b      	mov	r3, r7
 8009c12:	4620      	mov	r0, r4
 8009c14:	f001 f800 	bl	800ac18 <__d2b>
 8009c18:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009c1c:	4683      	mov	fp, r0
 8009c1e:	2d00      	cmp	r5, #0
 8009c20:	d07d      	beq.n	8009d1e <_dtoa_r+0x1e6>
 8009c22:	46b0      	mov	r8, r6
 8009c24:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009c28:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8009c2c:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8009c30:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009c34:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8009c38:	2200      	movs	r2, #0
 8009c3a:	4b89      	ldr	r3, [pc, #548]	; (8009e60 <_dtoa_r+0x328>)
 8009c3c:	4640      	mov	r0, r8
 8009c3e:	4649      	mov	r1, r9
 8009c40:	f7f6 fa92 	bl	8000168 <__aeabi_dsub>
 8009c44:	a37c      	add	r3, pc, #496	; (adr r3, 8009e38 <_dtoa_r+0x300>)
 8009c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c4a:	f7f6 fc45 	bl	80004d8 <__aeabi_dmul>
 8009c4e:	a37c      	add	r3, pc, #496	; (adr r3, 8009e40 <_dtoa_r+0x308>)
 8009c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c54:	f7f6 fa8a 	bl	800016c <__adddf3>
 8009c58:	4606      	mov	r6, r0
 8009c5a:	4628      	mov	r0, r5
 8009c5c:	460f      	mov	r7, r1
 8009c5e:	f7f6 fbd1 	bl	8000404 <__aeabi_i2d>
 8009c62:	a379      	add	r3, pc, #484	; (adr r3, 8009e48 <_dtoa_r+0x310>)
 8009c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c68:	f7f6 fc36 	bl	80004d8 <__aeabi_dmul>
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	460b      	mov	r3, r1
 8009c70:	4630      	mov	r0, r6
 8009c72:	4639      	mov	r1, r7
 8009c74:	f7f6 fa7a 	bl	800016c <__adddf3>
 8009c78:	4606      	mov	r6, r0
 8009c7a:	460f      	mov	r7, r1
 8009c7c:	f7f6 fedc 	bl	8000a38 <__aeabi_d2iz>
 8009c80:	2200      	movs	r2, #0
 8009c82:	4682      	mov	sl, r0
 8009c84:	2300      	movs	r3, #0
 8009c86:	4630      	mov	r0, r6
 8009c88:	4639      	mov	r1, r7
 8009c8a:	f7f6 fe97 	bl	80009bc <__aeabi_dcmplt>
 8009c8e:	b148      	cbz	r0, 8009ca4 <_dtoa_r+0x16c>
 8009c90:	4650      	mov	r0, sl
 8009c92:	f7f6 fbb7 	bl	8000404 <__aeabi_i2d>
 8009c96:	4632      	mov	r2, r6
 8009c98:	463b      	mov	r3, r7
 8009c9a:	f7f6 fe85 	bl	80009a8 <__aeabi_dcmpeq>
 8009c9e:	b908      	cbnz	r0, 8009ca4 <_dtoa_r+0x16c>
 8009ca0:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8009ca4:	f1ba 0f16 	cmp.w	sl, #22
 8009ca8:	d85a      	bhi.n	8009d60 <_dtoa_r+0x228>
 8009caa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009cae:	496d      	ldr	r1, [pc, #436]	; (8009e64 <_dtoa_r+0x32c>)
 8009cb0:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009cb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cb8:	f7f6 fe9e 	bl	80009f8 <__aeabi_dcmpgt>
 8009cbc:	2800      	cmp	r0, #0
 8009cbe:	d051      	beq.n	8009d64 <_dtoa_r+0x22c>
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8009cc6:	930d      	str	r3, [sp, #52]	; 0x34
 8009cc8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009cca:	1b5d      	subs	r5, r3, r5
 8009ccc:	1e6b      	subs	r3, r5, #1
 8009cce:	9307      	str	r3, [sp, #28]
 8009cd0:	bf43      	ittte	mi
 8009cd2:	2300      	movmi	r3, #0
 8009cd4:	f1c5 0901 	rsbmi	r9, r5, #1
 8009cd8:	9307      	strmi	r3, [sp, #28]
 8009cda:	f04f 0900 	movpl.w	r9, #0
 8009cde:	f1ba 0f00 	cmp.w	sl, #0
 8009ce2:	db41      	blt.n	8009d68 <_dtoa_r+0x230>
 8009ce4:	9b07      	ldr	r3, [sp, #28]
 8009ce6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8009cea:	4453      	add	r3, sl
 8009cec:	9307      	str	r3, [sp, #28]
 8009cee:	2300      	movs	r3, #0
 8009cf0:	9308      	str	r3, [sp, #32]
 8009cf2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009cf4:	2b09      	cmp	r3, #9
 8009cf6:	f200 808f 	bhi.w	8009e18 <_dtoa_r+0x2e0>
 8009cfa:	2b05      	cmp	r3, #5
 8009cfc:	bfc4      	itt	gt
 8009cfe:	3b04      	subgt	r3, #4
 8009d00:	931e      	strgt	r3, [sp, #120]	; 0x78
 8009d02:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009d04:	bfc8      	it	gt
 8009d06:	2500      	movgt	r5, #0
 8009d08:	f1a3 0302 	sub.w	r3, r3, #2
 8009d0c:	bfd8      	it	le
 8009d0e:	2501      	movle	r5, #1
 8009d10:	2b03      	cmp	r3, #3
 8009d12:	f200 808d 	bhi.w	8009e30 <_dtoa_r+0x2f8>
 8009d16:	e8df f003 	tbb	[pc, r3]
 8009d1a:	7d7b      	.short	0x7d7b
 8009d1c:	6f2f      	.short	0x6f2f
 8009d1e:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8009d22:	441d      	add	r5, r3
 8009d24:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8009d28:	2820      	cmp	r0, #32
 8009d2a:	dd13      	ble.n	8009d54 <_dtoa_r+0x21c>
 8009d2c:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8009d30:	9b02      	ldr	r3, [sp, #8]
 8009d32:	fa08 f800 	lsl.w	r8, r8, r0
 8009d36:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8009d3a:	fa23 f000 	lsr.w	r0, r3, r0
 8009d3e:	ea48 0000 	orr.w	r0, r8, r0
 8009d42:	f7f6 fb4f 	bl	80003e4 <__aeabi_ui2d>
 8009d46:	2301      	movs	r3, #1
 8009d48:	4680      	mov	r8, r0
 8009d4a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8009d4e:	3d01      	subs	r5, #1
 8009d50:	9310      	str	r3, [sp, #64]	; 0x40
 8009d52:	e771      	b.n	8009c38 <_dtoa_r+0x100>
 8009d54:	9b02      	ldr	r3, [sp, #8]
 8009d56:	f1c0 0020 	rsb	r0, r0, #32
 8009d5a:	fa03 f000 	lsl.w	r0, r3, r0
 8009d5e:	e7f0      	b.n	8009d42 <_dtoa_r+0x20a>
 8009d60:	2301      	movs	r3, #1
 8009d62:	e7b0      	b.n	8009cc6 <_dtoa_r+0x18e>
 8009d64:	900d      	str	r0, [sp, #52]	; 0x34
 8009d66:	e7af      	b.n	8009cc8 <_dtoa_r+0x190>
 8009d68:	f1ca 0300 	rsb	r3, sl, #0
 8009d6c:	9308      	str	r3, [sp, #32]
 8009d6e:	2300      	movs	r3, #0
 8009d70:	eba9 090a 	sub.w	r9, r9, sl
 8009d74:	930c      	str	r3, [sp, #48]	; 0x30
 8009d76:	e7bc      	b.n	8009cf2 <_dtoa_r+0x1ba>
 8009d78:	2301      	movs	r3, #1
 8009d7a:	9309      	str	r3, [sp, #36]	; 0x24
 8009d7c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	dd74      	ble.n	8009e6c <_dtoa_r+0x334>
 8009d82:	4698      	mov	r8, r3
 8009d84:	9304      	str	r3, [sp, #16]
 8009d86:	2200      	movs	r2, #0
 8009d88:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009d8a:	6072      	str	r2, [r6, #4]
 8009d8c:	2204      	movs	r2, #4
 8009d8e:	f102 0014 	add.w	r0, r2, #20
 8009d92:	4298      	cmp	r0, r3
 8009d94:	6871      	ldr	r1, [r6, #4]
 8009d96:	d96e      	bls.n	8009e76 <_dtoa_r+0x33e>
 8009d98:	4620      	mov	r0, r4
 8009d9a:	f000 fcb0 	bl	800a6fe <_Balloc>
 8009d9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009da0:	6030      	str	r0, [r6, #0]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f1b8 0f0e 	cmp.w	r8, #14
 8009da8:	9306      	str	r3, [sp, #24]
 8009daa:	f200 80ed 	bhi.w	8009f88 <_dtoa_r+0x450>
 8009dae:	2d00      	cmp	r5, #0
 8009db0:	f000 80ea 	beq.w	8009f88 <_dtoa_r+0x450>
 8009db4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009db8:	f1ba 0f00 	cmp.w	sl, #0
 8009dbc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009dc0:	dd77      	ble.n	8009eb2 <_dtoa_r+0x37a>
 8009dc2:	4a28      	ldr	r2, [pc, #160]	; (8009e64 <_dtoa_r+0x32c>)
 8009dc4:	f00a 030f 	and.w	r3, sl, #15
 8009dc8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8009dcc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009dd0:	06f0      	lsls	r0, r6, #27
 8009dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009dda:	d568      	bpl.n	8009eae <_dtoa_r+0x376>
 8009ddc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009de0:	4b21      	ldr	r3, [pc, #132]	; (8009e68 <_dtoa_r+0x330>)
 8009de2:	2503      	movs	r5, #3
 8009de4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009de8:	f7f6 fca0 	bl	800072c <__aeabi_ddiv>
 8009dec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009df0:	f006 060f 	and.w	r6, r6, #15
 8009df4:	4f1c      	ldr	r7, [pc, #112]	; (8009e68 <_dtoa_r+0x330>)
 8009df6:	e04f      	b.n	8009e98 <_dtoa_r+0x360>
 8009df8:	2301      	movs	r3, #1
 8009dfa:	9309      	str	r3, [sp, #36]	; 0x24
 8009dfc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009dfe:	4453      	add	r3, sl
 8009e00:	f103 0801 	add.w	r8, r3, #1
 8009e04:	9304      	str	r3, [sp, #16]
 8009e06:	4643      	mov	r3, r8
 8009e08:	2b01      	cmp	r3, #1
 8009e0a:	bfb8      	it	lt
 8009e0c:	2301      	movlt	r3, #1
 8009e0e:	e7ba      	b.n	8009d86 <_dtoa_r+0x24e>
 8009e10:	2300      	movs	r3, #0
 8009e12:	e7b2      	b.n	8009d7a <_dtoa_r+0x242>
 8009e14:	2300      	movs	r3, #0
 8009e16:	e7f0      	b.n	8009dfa <_dtoa_r+0x2c2>
 8009e18:	2501      	movs	r5, #1
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	9509      	str	r5, [sp, #36]	; 0x24
 8009e1e:	931e      	str	r3, [sp, #120]	; 0x78
 8009e20:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009e24:	2200      	movs	r2, #0
 8009e26:	9304      	str	r3, [sp, #16]
 8009e28:	4698      	mov	r8, r3
 8009e2a:	2312      	movs	r3, #18
 8009e2c:	921f      	str	r2, [sp, #124]	; 0x7c
 8009e2e:	e7aa      	b.n	8009d86 <_dtoa_r+0x24e>
 8009e30:	2301      	movs	r3, #1
 8009e32:	9309      	str	r3, [sp, #36]	; 0x24
 8009e34:	e7f4      	b.n	8009e20 <_dtoa_r+0x2e8>
 8009e36:	bf00      	nop
 8009e38:	636f4361 	.word	0x636f4361
 8009e3c:	3fd287a7 	.word	0x3fd287a7
 8009e40:	8b60c8b3 	.word	0x8b60c8b3
 8009e44:	3fc68a28 	.word	0x3fc68a28
 8009e48:	509f79fb 	.word	0x509f79fb
 8009e4c:	3fd34413 	.word	0x3fd34413
 8009e50:	7ff00000 	.word	0x7ff00000
 8009e54:	0800b961 	.word	0x0800b961
 8009e58:	0800b958 	.word	0x0800b958
 8009e5c:	0800b935 	.word	0x0800b935
 8009e60:	3ff80000 	.word	0x3ff80000
 8009e64:	0800b990 	.word	0x0800b990
 8009e68:	0800b968 	.word	0x0800b968
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	9304      	str	r3, [sp, #16]
 8009e70:	4698      	mov	r8, r3
 8009e72:	461a      	mov	r2, r3
 8009e74:	e7da      	b.n	8009e2c <_dtoa_r+0x2f4>
 8009e76:	3101      	adds	r1, #1
 8009e78:	6071      	str	r1, [r6, #4]
 8009e7a:	0052      	lsls	r2, r2, #1
 8009e7c:	e787      	b.n	8009d8e <_dtoa_r+0x256>
 8009e7e:	07f1      	lsls	r1, r6, #31
 8009e80:	d508      	bpl.n	8009e94 <_dtoa_r+0x35c>
 8009e82:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009e86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e8a:	f7f6 fb25 	bl	80004d8 <__aeabi_dmul>
 8009e8e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009e92:	3501      	adds	r5, #1
 8009e94:	1076      	asrs	r6, r6, #1
 8009e96:	3708      	adds	r7, #8
 8009e98:	2e00      	cmp	r6, #0
 8009e9a:	d1f0      	bne.n	8009e7e <_dtoa_r+0x346>
 8009e9c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009ea0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ea4:	f7f6 fc42 	bl	800072c <__aeabi_ddiv>
 8009ea8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009eac:	e01b      	b.n	8009ee6 <_dtoa_r+0x3ae>
 8009eae:	2502      	movs	r5, #2
 8009eb0:	e7a0      	b.n	8009df4 <_dtoa_r+0x2bc>
 8009eb2:	f000 80a4 	beq.w	8009ffe <_dtoa_r+0x4c6>
 8009eb6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009eba:	f1ca 0600 	rsb	r6, sl, #0
 8009ebe:	4ba0      	ldr	r3, [pc, #640]	; (800a140 <_dtoa_r+0x608>)
 8009ec0:	f006 020f 	and.w	r2, r6, #15
 8009ec4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ecc:	f7f6 fb04 	bl	80004d8 <__aeabi_dmul>
 8009ed0:	2502      	movs	r5, #2
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ed8:	4f9a      	ldr	r7, [pc, #616]	; (800a144 <_dtoa_r+0x60c>)
 8009eda:	1136      	asrs	r6, r6, #4
 8009edc:	2e00      	cmp	r6, #0
 8009ede:	f040 8083 	bne.w	8009fe8 <_dtoa_r+0x4b0>
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d1e0      	bne.n	8009ea8 <_dtoa_r+0x370>
 8009ee6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	f000 808a 	beq.w	800a002 <_dtoa_r+0x4ca>
 8009eee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009ef2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009ef6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009efa:	2200      	movs	r2, #0
 8009efc:	4b92      	ldr	r3, [pc, #584]	; (800a148 <_dtoa_r+0x610>)
 8009efe:	f7f6 fd5d 	bl	80009bc <__aeabi_dcmplt>
 8009f02:	2800      	cmp	r0, #0
 8009f04:	d07d      	beq.n	800a002 <_dtoa_r+0x4ca>
 8009f06:	f1b8 0f00 	cmp.w	r8, #0
 8009f0a:	d07a      	beq.n	800a002 <_dtoa_r+0x4ca>
 8009f0c:	9b04      	ldr	r3, [sp, #16]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	dd36      	ble.n	8009f80 <_dtoa_r+0x448>
 8009f12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009f16:	2200      	movs	r2, #0
 8009f18:	4b8c      	ldr	r3, [pc, #560]	; (800a14c <_dtoa_r+0x614>)
 8009f1a:	f7f6 fadd 	bl	80004d8 <__aeabi_dmul>
 8009f1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f22:	9e04      	ldr	r6, [sp, #16]
 8009f24:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 8009f28:	3501      	adds	r5, #1
 8009f2a:	4628      	mov	r0, r5
 8009f2c:	f7f6 fa6a 	bl	8000404 <__aeabi_i2d>
 8009f30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f34:	f7f6 fad0 	bl	80004d8 <__aeabi_dmul>
 8009f38:	2200      	movs	r2, #0
 8009f3a:	4b85      	ldr	r3, [pc, #532]	; (800a150 <_dtoa_r+0x618>)
 8009f3c:	f7f6 f916 	bl	800016c <__adddf3>
 8009f40:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8009f44:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009f48:	950b      	str	r5, [sp, #44]	; 0x2c
 8009f4a:	2e00      	cmp	r6, #0
 8009f4c:	d15c      	bne.n	800a008 <_dtoa_r+0x4d0>
 8009f4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f52:	2200      	movs	r2, #0
 8009f54:	4b7f      	ldr	r3, [pc, #508]	; (800a154 <_dtoa_r+0x61c>)
 8009f56:	f7f6 f907 	bl	8000168 <__aeabi_dsub>
 8009f5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f5c:	462b      	mov	r3, r5
 8009f5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f62:	f7f6 fd49 	bl	80009f8 <__aeabi_dcmpgt>
 8009f66:	2800      	cmp	r0, #0
 8009f68:	f040 8281 	bne.w	800a46e <_dtoa_r+0x936>
 8009f6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f72:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8009f76:	f7f6 fd21 	bl	80009bc <__aeabi_dcmplt>
 8009f7a:	2800      	cmp	r0, #0
 8009f7c:	f040 8275 	bne.w	800a46a <_dtoa_r+0x932>
 8009f80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009f84:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009f88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	f2c0 814b 	blt.w	800a226 <_dtoa_r+0x6ee>
 8009f90:	f1ba 0f0e 	cmp.w	sl, #14
 8009f94:	f300 8147 	bgt.w	800a226 <_dtoa_r+0x6ee>
 8009f98:	4b69      	ldr	r3, [pc, #420]	; (800a140 <_dtoa_r+0x608>)
 8009f9a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009fa6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	f280 80d7 	bge.w	800a15c <_dtoa_r+0x624>
 8009fae:	f1b8 0f00 	cmp.w	r8, #0
 8009fb2:	f300 80d3 	bgt.w	800a15c <_dtoa_r+0x624>
 8009fb6:	f040 8257 	bne.w	800a468 <_dtoa_r+0x930>
 8009fba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	4b64      	ldr	r3, [pc, #400]	; (800a154 <_dtoa_r+0x61c>)
 8009fc2:	f7f6 fa89 	bl	80004d8 <__aeabi_dmul>
 8009fc6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009fca:	f7f6 fd0b 	bl	80009e4 <__aeabi_dcmpge>
 8009fce:	4646      	mov	r6, r8
 8009fd0:	4647      	mov	r7, r8
 8009fd2:	2800      	cmp	r0, #0
 8009fd4:	f040 822d 	bne.w	800a432 <_dtoa_r+0x8fa>
 8009fd8:	9b06      	ldr	r3, [sp, #24]
 8009fda:	9a06      	ldr	r2, [sp, #24]
 8009fdc:	1c5d      	adds	r5, r3, #1
 8009fde:	2331      	movs	r3, #49	; 0x31
 8009fe0:	f10a 0a01 	add.w	sl, sl, #1
 8009fe4:	7013      	strb	r3, [r2, #0]
 8009fe6:	e228      	b.n	800a43a <_dtoa_r+0x902>
 8009fe8:	07f2      	lsls	r2, r6, #31
 8009fea:	d505      	bpl.n	8009ff8 <_dtoa_r+0x4c0>
 8009fec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ff0:	f7f6 fa72 	bl	80004d8 <__aeabi_dmul>
 8009ff4:	2301      	movs	r3, #1
 8009ff6:	3501      	adds	r5, #1
 8009ff8:	1076      	asrs	r6, r6, #1
 8009ffa:	3708      	adds	r7, #8
 8009ffc:	e76e      	b.n	8009edc <_dtoa_r+0x3a4>
 8009ffe:	2502      	movs	r5, #2
 800a000:	e771      	b.n	8009ee6 <_dtoa_r+0x3ae>
 800a002:	4657      	mov	r7, sl
 800a004:	4646      	mov	r6, r8
 800a006:	e790      	b.n	8009f2a <_dtoa_r+0x3f2>
 800a008:	4b4d      	ldr	r3, [pc, #308]	; (800a140 <_dtoa_r+0x608>)
 800a00a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a00e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a014:	2b00      	cmp	r3, #0
 800a016:	d048      	beq.n	800a0aa <_dtoa_r+0x572>
 800a018:	4602      	mov	r2, r0
 800a01a:	460b      	mov	r3, r1
 800a01c:	2000      	movs	r0, #0
 800a01e:	494e      	ldr	r1, [pc, #312]	; (800a158 <_dtoa_r+0x620>)
 800a020:	f7f6 fb84 	bl	800072c <__aeabi_ddiv>
 800a024:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a028:	f7f6 f89e 	bl	8000168 <__aeabi_dsub>
 800a02c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a030:	9d06      	ldr	r5, [sp, #24]
 800a032:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a036:	f7f6 fcff 	bl	8000a38 <__aeabi_d2iz>
 800a03a:	9011      	str	r0, [sp, #68]	; 0x44
 800a03c:	f7f6 f9e2 	bl	8000404 <__aeabi_i2d>
 800a040:	4602      	mov	r2, r0
 800a042:	460b      	mov	r3, r1
 800a044:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a048:	f7f6 f88e 	bl	8000168 <__aeabi_dsub>
 800a04c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a04e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a052:	3330      	adds	r3, #48	; 0x30
 800a054:	f805 3b01 	strb.w	r3, [r5], #1
 800a058:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a05c:	f7f6 fcae 	bl	80009bc <__aeabi_dcmplt>
 800a060:	2800      	cmp	r0, #0
 800a062:	d163      	bne.n	800a12c <_dtoa_r+0x5f4>
 800a064:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a068:	2000      	movs	r0, #0
 800a06a:	4937      	ldr	r1, [pc, #220]	; (800a148 <_dtoa_r+0x610>)
 800a06c:	f7f6 f87c 	bl	8000168 <__aeabi_dsub>
 800a070:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a074:	f7f6 fca2 	bl	80009bc <__aeabi_dcmplt>
 800a078:	2800      	cmp	r0, #0
 800a07a:	f040 80b5 	bne.w	800a1e8 <_dtoa_r+0x6b0>
 800a07e:	9b06      	ldr	r3, [sp, #24]
 800a080:	1aeb      	subs	r3, r5, r3
 800a082:	429e      	cmp	r6, r3
 800a084:	f77f af7c 	ble.w	8009f80 <_dtoa_r+0x448>
 800a088:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a08c:	2200      	movs	r2, #0
 800a08e:	4b2f      	ldr	r3, [pc, #188]	; (800a14c <_dtoa_r+0x614>)
 800a090:	f7f6 fa22 	bl	80004d8 <__aeabi_dmul>
 800a094:	2200      	movs	r2, #0
 800a096:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a09a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a09e:	4b2b      	ldr	r3, [pc, #172]	; (800a14c <_dtoa_r+0x614>)
 800a0a0:	f7f6 fa1a 	bl	80004d8 <__aeabi_dmul>
 800a0a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0a8:	e7c3      	b.n	800a032 <_dtoa_r+0x4fa>
 800a0aa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a0ae:	f7f6 fa13 	bl	80004d8 <__aeabi_dmul>
 800a0b2:	9b06      	ldr	r3, [sp, #24]
 800a0b4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a0b8:	199d      	adds	r5, r3, r6
 800a0ba:	461e      	mov	r6, r3
 800a0bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0c0:	f7f6 fcba 	bl	8000a38 <__aeabi_d2iz>
 800a0c4:	9011      	str	r0, [sp, #68]	; 0x44
 800a0c6:	f7f6 f99d 	bl	8000404 <__aeabi_i2d>
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0d2:	f7f6 f849 	bl	8000168 <__aeabi_dsub>
 800a0d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a0d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0dc:	3330      	adds	r3, #48	; 0x30
 800a0de:	f806 3b01 	strb.w	r3, [r6], #1
 800a0e2:	42ae      	cmp	r6, r5
 800a0e4:	f04f 0200 	mov.w	r2, #0
 800a0e8:	d124      	bne.n	800a134 <_dtoa_r+0x5fc>
 800a0ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a0ee:	4b1a      	ldr	r3, [pc, #104]	; (800a158 <_dtoa_r+0x620>)
 800a0f0:	f7f6 f83c 	bl	800016c <__adddf3>
 800a0f4:	4602      	mov	r2, r0
 800a0f6:	460b      	mov	r3, r1
 800a0f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0fc:	f7f6 fc7c 	bl	80009f8 <__aeabi_dcmpgt>
 800a100:	2800      	cmp	r0, #0
 800a102:	d171      	bne.n	800a1e8 <_dtoa_r+0x6b0>
 800a104:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a108:	2000      	movs	r0, #0
 800a10a:	4913      	ldr	r1, [pc, #76]	; (800a158 <_dtoa_r+0x620>)
 800a10c:	f7f6 f82c 	bl	8000168 <__aeabi_dsub>
 800a110:	4602      	mov	r2, r0
 800a112:	460b      	mov	r3, r1
 800a114:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a118:	f7f6 fc50 	bl	80009bc <__aeabi_dcmplt>
 800a11c:	2800      	cmp	r0, #0
 800a11e:	f43f af2f 	beq.w	8009f80 <_dtoa_r+0x448>
 800a122:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a126:	1e6a      	subs	r2, r5, #1
 800a128:	2b30      	cmp	r3, #48	; 0x30
 800a12a:	d001      	beq.n	800a130 <_dtoa_r+0x5f8>
 800a12c:	46ba      	mov	sl, r7
 800a12e:	e04a      	b.n	800a1c6 <_dtoa_r+0x68e>
 800a130:	4615      	mov	r5, r2
 800a132:	e7f6      	b.n	800a122 <_dtoa_r+0x5ea>
 800a134:	4b05      	ldr	r3, [pc, #20]	; (800a14c <_dtoa_r+0x614>)
 800a136:	f7f6 f9cf 	bl	80004d8 <__aeabi_dmul>
 800a13a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a13e:	e7bd      	b.n	800a0bc <_dtoa_r+0x584>
 800a140:	0800b990 	.word	0x0800b990
 800a144:	0800b968 	.word	0x0800b968
 800a148:	3ff00000 	.word	0x3ff00000
 800a14c:	40240000 	.word	0x40240000
 800a150:	401c0000 	.word	0x401c0000
 800a154:	40140000 	.word	0x40140000
 800a158:	3fe00000 	.word	0x3fe00000
 800a15c:	9d06      	ldr	r5, [sp, #24]
 800a15e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a162:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a166:	4630      	mov	r0, r6
 800a168:	4639      	mov	r1, r7
 800a16a:	f7f6 fadf 	bl	800072c <__aeabi_ddiv>
 800a16e:	f7f6 fc63 	bl	8000a38 <__aeabi_d2iz>
 800a172:	4681      	mov	r9, r0
 800a174:	f7f6 f946 	bl	8000404 <__aeabi_i2d>
 800a178:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a17c:	f7f6 f9ac 	bl	80004d8 <__aeabi_dmul>
 800a180:	4602      	mov	r2, r0
 800a182:	460b      	mov	r3, r1
 800a184:	4630      	mov	r0, r6
 800a186:	4639      	mov	r1, r7
 800a188:	f7f5 ffee 	bl	8000168 <__aeabi_dsub>
 800a18c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800a190:	f805 6b01 	strb.w	r6, [r5], #1
 800a194:	9e06      	ldr	r6, [sp, #24]
 800a196:	4602      	mov	r2, r0
 800a198:	1bae      	subs	r6, r5, r6
 800a19a:	45b0      	cmp	r8, r6
 800a19c:	460b      	mov	r3, r1
 800a19e:	d135      	bne.n	800a20c <_dtoa_r+0x6d4>
 800a1a0:	f7f5 ffe4 	bl	800016c <__adddf3>
 800a1a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1a8:	4606      	mov	r6, r0
 800a1aa:	460f      	mov	r7, r1
 800a1ac:	f7f6 fc24 	bl	80009f8 <__aeabi_dcmpgt>
 800a1b0:	b9c8      	cbnz	r0, 800a1e6 <_dtoa_r+0x6ae>
 800a1b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1b6:	4630      	mov	r0, r6
 800a1b8:	4639      	mov	r1, r7
 800a1ba:	f7f6 fbf5 	bl	80009a8 <__aeabi_dcmpeq>
 800a1be:	b110      	cbz	r0, 800a1c6 <_dtoa_r+0x68e>
 800a1c0:	f019 0f01 	tst.w	r9, #1
 800a1c4:	d10f      	bne.n	800a1e6 <_dtoa_r+0x6ae>
 800a1c6:	4659      	mov	r1, fp
 800a1c8:	4620      	mov	r0, r4
 800a1ca:	f000 facc 	bl	800a766 <_Bfree>
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a1d2:	702b      	strb	r3, [r5, #0]
 800a1d4:	f10a 0301 	add.w	r3, sl, #1
 800a1d8:	6013      	str	r3, [r2, #0]
 800a1da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	f43f acf3 	beq.w	8009bc8 <_dtoa_r+0x90>
 800a1e2:	601d      	str	r5, [r3, #0]
 800a1e4:	e4f0      	b.n	8009bc8 <_dtoa_r+0x90>
 800a1e6:	4657      	mov	r7, sl
 800a1e8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a1ec:	1e6b      	subs	r3, r5, #1
 800a1ee:	2a39      	cmp	r2, #57	; 0x39
 800a1f0:	d106      	bne.n	800a200 <_dtoa_r+0x6c8>
 800a1f2:	9a06      	ldr	r2, [sp, #24]
 800a1f4:	429a      	cmp	r2, r3
 800a1f6:	d107      	bne.n	800a208 <_dtoa_r+0x6d0>
 800a1f8:	2330      	movs	r3, #48	; 0x30
 800a1fa:	7013      	strb	r3, [r2, #0]
 800a1fc:	4613      	mov	r3, r2
 800a1fe:	3701      	adds	r7, #1
 800a200:	781a      	ldrb	r2, [r3, #0]
 800a202:	3201      	adds	r2, #1
 800a204:	701a      	strb	r2, [r3, #0]
 800a206:	e791      	b.n	800a12c <_dtoa_r+0x5f4>
 800a208:	461d      	mov	r5, r3
 800a20a:	e7ed      	b.n	800a1e8 <_dtoa_r+0x6b0>
 800a20c:	2200      	movs	r2, #0
 800a20e:	4b99      	ldr	r3, [pc, #612]	; (800a474 <_dtoa_r+0x93c>)
 800a210:	f7f6 f962 	bl	80004d8 <__aeabi_dmul>
 800a214:	2200      	movs	r2, #0
 800a216:	2300      	movs	r3, #0
 800a218:	4606      	mov	r6, r0
 800a21a:	460f      	mov	r7, r1
 800a21c:	f7f6 fbc4 	bl	80009a8 <__aeabi_dcmpeq>
 800a220:	2800      	cmp	r0, #0
 800a222:	d09e      	beq.n	800a162 <_dtoa_r+0x62a>
 800a224:	e7cf      	b.n	800a1c6 <_dtoa_r+0x68e>
 800a226:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a228:	2a00      	cmp	r2, #0
 800a22a:	f000 8088 	beq.w	800a33e <_dtoa_r+0x806>
 800a22e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a230:	2a01      	cmp	r2, #1
 800a232:	dc6d      	bgt.n	800a310 <_dtoa_r+0x7d8>
 800a234:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a236:	2a00      	cmp	r2, #0
 800a238:	d066      	beq.n	800a308 <_dtoa_r+0x7d0>
 800a23a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a23e:	464d      	mov	r5, r9
 800a240:	9e08      	ldr	r6, [sp, #32]
 800a242:	9a07      	ldr	r2, [sp, #28]
 800a244:	2101      	movs	r1, #1
 800a246:	441a      	add	r2, r3
 800a248:	4620      	mov	r0, r4
 800a24a:	4499      	add	r9, r3
 800a24c:	9207      	str	r2, [sp, #28]
 800a24e:	f000 fb2a 	bl	800a8a6 <__i2b>
 800a252:	4607      	mov	r7, r0
 800a254:	2d00      	cmp	r5, #0
 800a256:	dd0b      	ble.n	800a270 <_dtoa_r+0x738>
 800a258:	9b07      	ldr	r3, [sp, #28]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	dd08      	ble.n	800a270 <_dtoa_r+0x738>
 800a25e:	42ab      	cmp	r3, r5
 800a260:	bfa8      	it	ge
 800a262:	462b      	movge	r3, r5
 800a264:	9a07      	ldr	r2, [sp, #28]
 800a266:	eba9 0903 	sub.w	r9, r9, r3
 800a26a:	1aed      	subs	r5, r5, r3
 800a26c:	1ad3      	subs	r3, r2, r3
 800a26e:	9307      	str	r3, [sp, #28]
 800a270:	9b08      	ldr	r3, [sp, #32]
 800a272:	b1eb      	cbz	r3, 800a2b0 <_dtoa_r+0x778>
 800a274:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a276:	2b00      	cmp	r3, #0
 800a278:	d065      	beq.n	800a346 <_dtoa_r+0x80e>
 800a27a:	b18e      	cbz	r6, 800a2a0 <_dtoa_r+0x768>
 800a27c:	4639      	mov	r1, r7
 800a27e:	4632      	mov	r2, r6
 800a280:	4620      	mov	r0, r4
 800a282:	f000 fbaf 	bl	800a9e4 <__pow5mult>
 800a286:	465a      	mov	r2, fp
 800a288:	4601      	mov	r1, r0
 800a28a:	4607      	mov	r7, r0
 800a28c:	4620      	mov	r0, r4
 800a28e:	f000 fb13 	bl	800a8b8 <__multiply>
 800a292:	4659      	mov	r1, fp
 800a294:	900a      	str	r0, [sp, #40]	; 0x28
 800a296:	4620      	mov	r0, r4
 800a298:	f000 fa65 	bl	800a766 <_Bfree>
 800a29c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a29e:	469b      	mov	fp, r3
 800a2a0:	9b08      	ldr	r3, [sp, #32]
 800a2a2:	1b9a      	subs	r2, r3, r6
 800a2a4:	d004      	beq.n	800a2b0 <_dtoa_r+0x778>
 800a2a6:	4659      	mov	r1, fp
 800a2a8:	4620      	mov	r0, r4
 800a2aa:	f000 fb9b 	bl	800a9e4 <__pow5mult>
 800a2ae:	4683      	mov	fp, r0
 800a2b0:	2101      	movs	r1, #1
 800a2b2:	4620      	mov	r0, r4
 800a2b4:	f000 faf7 	bl	800a8a6 <__i2b>
 800a2b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2ba:	4606      	mov	r6, r0
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	f000 81c6 	beq.w	800a64e <_dtoa_r+0xb16>
 800a2c2:	461a      	mov	r2, r3
 800a2c4:	4601      	mov	r1, r0
 800a2c6:	4620      	mov	r0, r4
 800a2c8:	f000 fb8c 	bl	800a9e4 <__pow5mult>
 800a2cc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a2ce:	4606      	mov	r6, r0
 800a2d0:	2b01      	cmp	r3, #1
 800a2d2:	dc3e      	bgt.n	800a352 <_dtoa_r+0x81a>
 800a2d4:	9b02      	ldr	r3, [sp, #8]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d137      	bne.n	800a34a <_dtoa_r+0x812>
 800a2da:	9b03      	ldr	r3, [sp, #12]
 800a2dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d134      	bne.n	800a34e <_dtoa_r+0x816>
 800a2e4:	9b03      	ldr	r3, [sp, #12]
 800a2e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a2ea:	0d1b      	lsrs	r3, r3, #20
 800a2ec:	051b      	lsls	r3, r3, #20
 800a2ee:	b12b      	cbz	r3, 800a2fc <_dtoa_r+0x7c4>
 800a2f0:	9b07      	ldr	r3, [sp, #28]
 800a2f2:	f109 0901 	add.w	r9, r9, #1
 800a2f6:	3301      	adds	r3, #1
 800a2f8:	9307      	str	r3, [sp, #28]
 800a2fa:	2301      	movs	r3, #1
 800a2fc:	9308      	str	r3, [sp, #32]
 800a2fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a300:	2b00      	cmp	r3, #0
 800a302:	d128      	bne.n	800a356 <_dtoa_r+0x81e>
 800a304:	2001      	movs	r0, #1
 800a306:	e02e      	b.n	800a366 <_dtoa_r+0x82e>
 800a308:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a30a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a30e:	e796      	b.n	800a23e <_dtoa_r+0x706>
 800a310:	9b08      	ldr	r3, [sp, #32]
 800a312:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 800a316:	42b3      	cmp	r3, r6
 800a318:	bfb7      	itett	lt
 800a31a:	9b08      	ldrlt	r3, [sp, #32]
 800a31c:	1b9e      	subge	r6, r3, r6
 800a31e:	1af2      	sublt	r2, r6, r3
 800a320:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800a322:	bfbf      	itttt	lt
 800a324:	9608      	strlt	r6, [sp, #32]
 800a326:	189b      	addlt	r3, r3, r2
 800a328:	930c      	strlt	r3, [sp, #48]	; 0x30
 800a32a:	2600      	movlt	r6, #0
 800a32c:	f1b8 0f00 	cmp.w	r8, #0
 800a330:	bfb9      	ittee	lt
 800a332:	eba9 0508 	sublt.w	r5, r9, r8
 800a336:	2300      	movlt	r3, #0
 800a338:	464d      	movge	r5, r9
 800a33a:	4643      	movge	r3, r8
 800a33c:	e781      	b.n	800a242 <_dtoa_r+0x70a>
 800a33e:	9e08      	ldr	r6, [sp, #32]
 800a340:	464d      	mov	r5, r9
 800a342:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a344:	e786      	b.n	800a254 <_dtoa_r+0x71c>
 800a346:	9a08      	ldr	r2, [sp, #32]
 800a348:	e7ad      	b.n	800a2a6 <_dtoa_r+0x76e>
 800a34a:	2300      	movs	r3, #0
 800a34c:	e7d6      	b.n	800a2fc <_dtoa_r+0x7c4>
 800a34e:	9b02      	ldr	r3, [sp, #8]
 800a350:	e7d4      	b.n	800a2fc <_dtoa_r+0x7c4>
 800a352:	2300      	movs	r3, #0
 800a354:	9308      	str	r3, [sp, #32]
 800a356:	6933      	ldr	r3, [r6, #16]
 800a358:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a35c:	6918      	ldr	r0, [r3, #16]
 800a35e:	f000 fa54 	bl	800a80a <__hi0bits>
 800a362:	f1c0 0020 	rsb	r0, r0, #32
 800a366:	9b07      	ldr	r3, [sp, #28]
 800a368:	4418      	add	r0, r3
 800a36a:	f010 001f 	ands.w	r0, r0, #31
 800a36e:	d047      	beq.n	800a400 <_dtoa_r+0x8c8>
 800a370:	f1c0 0320 	rsb	r3, r0, #32
 800a374:	2b04      	cmp	r3, #4
 800a376:	dd3b      	ble.n	800a3f0 <_dtoa_r+0x8b8>
 800a378:	9b07      	ldr	r3, [sp, #28]
 800a37a:	f1c0 001c 	rsb	r0, r0, #28
 800a37e:	4481      	add	r9, r0
 800a380:	4405      	add	r5, r0
 800a382:	4403      	add	r3, r0
 800a384:	9307      	str	r3, [sp, #28]
 800a386:	f1b9 0f00 	cmp.w	r9, #0
 800a38a:	dd05      	ble.n	800a398 <_dtoa_r+0x860>
 800a38c:	4659      	mov	r1, fp
 800a38e:	464a      	mov	r2, r9
 800a390:	4620      	mov	r0, r4
 800a392:	f000 fb75 	bl	800aa80 <__lshift>
 800a396:	4683      	mov	fp, r0
 800a398:	9b07      	ldr	r3, [sp, #28]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	dd05      	ble.n	800a3aa <_dtoa_r+0x872>
 800a39e:	4631      	mov	r1, r6
 800a3a0:	461a      	mov	r2, r3
 800a3a2:	4620      	mov	r0, r4
 800a3a4:	f000 fb6c 	bl	800aa80 <__lshift>
 800a3a8:	4606      	mov	r6, r0
 800a3aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a3ac:	b353      	cbz	r3, 800a404 <_dtoa_r+0x8cc>
 800a3ae:	4631      	mov	r1, r6
 800a3b0:	4658      	mov	r0, fp
 800a3b2:	f000 fbb9 	bl	800ab28 <__mcmp>
 800a3b6:	2800      	cmp	r0, #0
 800a3b8:	da24      	bge.n	800a404 <_dtoa_r+0x8cc>
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	4659      	mov	r1, fp
 800a3be:	220a      	movs	r2, #10
 800a3c0:	4620      	mov	r0, r4
 800a3c2:	f000 f9e7 	bl	800a794 <__multadd>
 800a3c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3c8:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a3cc:	4683      	mov	fp, r0
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	f000 8144 	beq.w	800a65c <_dtoa_r+0xb24>
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	4639      	mov	r1, r7
 800a3d8:	220a      	movs	r2, #10
 800a3da:	4620      	mov	r0, r4
 800a3dc:	f000 f9da 	bl	800a794 <__multadd>
 800a3e0:	9b04      	ldr	r3, [sp, #16]
 800a3e2:	4607      	mov	r7, r0
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	dc4d      	bgt.n	800a484 <_dtoa_r+0x94c>
 800a3e8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a3ea:	2b02      	cmp	r3, #2
 800a3ec:	dd4a      	ble.n	800a484 <_dtoa_r+0x94c>
 800a3ee:	e011      	b.n	800a414 <_dtoa_r+0x8dc>
 800a3f0:	d0c9      	beq.n	800a386 <_dtoa_r+0x84e>
 800a3f2:	9a07      	ldr	r2, [sp, #28]
 800a3f4:	331c      	adds	r3, #28
 800a3f6:	441a      	add	r2, r3
 800a3f8:	4499      	add	r9, r3
 800a3fa:	441d      	add	r5, r3
 800a3fc:	4613      	mov	r3, r2
 800a3fe:	e7c1      	b.n	800a384 <_dtoa_r+0x84c>
 800a400:	4603      	mov	r3, r0
 800a402:	e7f6      	b.n	800a3f2 <_dtoa_r+0x8ba>
 800a404:	f1b8 0f00 	cmp.w	r8, #0
 800a408:	dc36      	bgt.n	800a478 <_dtoa_r+0x940>
 800a40a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a40c:	2b02      	cmp	r3, #2
 800a40e:	dd33      	ble.n	800a478 <_dtoa_r+0x940>
 800a410:	f8cd 8010 	str.w	r8, [sp, #16]
 800a414:	9b04      	ldr	r3, [sp, #16]
 800a416:	b963      	cbnz	r3, 800a432 <_dtoa_r+0x8fa>
 800a418:	4631      	mov	r1, r6
 800a41a:	2205      	movs	r2, #5
 800a41c:	4620      	mov	r0, r4
 800a41e:	f000 f9b9 	bl	800a794 <__multadd>
 800a422:	4601      	mov	r1, r0
 800a424:	4606      	mov	r6, r0
 800a426:	4658      	mov	r0, fp
 800a428:	f000 fb7e 	bl	800ab28 <__mcmp>
 800a42c:	2800      	cmp	r0, #0
 800a42e:	f73f add3 	bgt.w	8009fd8 <_dtoa_r+0x4a0>
 800a432:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a434:	9d06      	ldr	r5, [sp, #24]
 800a436:	ea6f 0a03 	mvn.w	sl, r3
 800a43a:	f04f 0900 	mov.w	r9, #0
 800a43e:	4631      	mov	r1, r6
 800a440:	4620      	mov	r0, r4
 800a442:	f000 f990 	bl	800a766 <_Bfree>
 800a446:	2f00      	cmp	r7, #0
 800a448:	f43f aebd 	beq.w	800a1c6 <_dtoa_r+0x68e>
 800a44c:	f1b9 0f00 	cmp.w	r9, #0
 800a450:	d005      	beq.n	800a45e <_dtoa_r+0x926>
 800a452:	45b9      	cmp	r9, r7
 800a454:	d003      	beq.n	800a45e <_dtoa_r+0x926>
 800a456:	4649      	mov	r1, r9
 800a458:	4620      	mov	r0, r4
 800a45a:	f000 f984 	bl	800a766 <_Bfree>
 800a45e:	4639      	mov	r1, r7
 800a460:	4620      	mov	r0, r4
 800a462:	f000 f980 	bl	800a766 <_Bfree>
 800a466:	e6ae      	b.n	800a1c6 <_dtoa_r+0x68e>
 800a468:	2600      	movs	r6, #0
 800a46a:	4637      	mov	r7, r6
 800a46c:	e7e1      	b.n	800a432 <_dtoa_r+0x8fa>
 800a46e:	46ba      	mov	sl, r7
 800a470:	4637      	mov	r7, r6
 800a472:	e5b1      	b.n	8009fd8 <_dtoa_r+0x4a0>
 800a474:	40240000 	.word	0x40240000
 800a478:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a47a:	f8cd 8010 	str.w	r8, [sp, #16]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	f000 80f3 	beq.w	800a66a <_dtoa_r+0xb32>
 800a484:	2d00      	cmp	r5, #0
 800a486:	dd05      	ble.n	800a494 <_dtoa_r+0x95c>
 800a488:	4639      	mov	r1, r7
 800a48a:	462a      	mov	r2, r5
 800a48c:	4620      	mov	r0, r4
 800a48e:	f000 faf7 	bl	800aa80 <__lshift>
 800a492:	4607      	mov	r7, r0
 800a494:	9b08      	ldr	r3, [sp, #32]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d04c      	beq.n	800a534 <_dtoa_r+0x9fc>
 800a49a:	6879      	ldr	r1, [r7, #4]
 800a49c:	4620      	mov	r0, r4
 800a49e:	f000 f92e 	bl	800a6fe <_Balloc>
 800a4a2:	4605      	mov	r5, r0
 800a4a4:	693a      	ldr	r2, [r7, #16]
 800a4a6:	f107 010c 	add.w	r1, r7, #12
 800a4aa:	3202      	adds	r2, #2
 800a4ac:	0092      	lsls	r2, r2, #2
 800a4ae:	300c      	adds	r0, #12
 800a4b0:	f000 f91a 	bl	800a6e8 <memcpy>
 800a4b4:	2201      	movs	r2, #1
 800a4b6:	4629      	mov	r1, r5
 800a4b8:	4620      	mov	r0, r4
 800a4ba:	f000 fae1 	bl	800aa80 <__lshift>
 800a4be:	46b9      	mov	r9, r7
 800a4c0:	4607      	mov	r7, r0
 800a4c2:	9b06      	ldr	r3, [sp, #24]
 800a4c4:	9307      	str	r3, [sp, #28]
 800a4c6:	9b02      	ldr	r3, [sp, #8]
 800a4c8:	f003 0301 	and.w	r3, r3, #1
 800a4cc:	9308      	str	r3, [sp, #32]
 800a4ce:	4631      	mov	r1, r6
 800a4d0:	4658      	mov	r0, fp
 800a4d2:	f7ff faa3 	bl	8009a1c <quorem>
 800a4d6:	4649      	mov	r1, r9
 800a4d8:	4605      	mov	r5, r0
 800a4da:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a4de:	4658      	mov	r0, fp
 800a4e0:	f000 fb22 	bl	800ab28 <__mcmp>
 800a4e4:	463a      	mov	r2, r7
 800a4e6:	9002      	str	r0, [sp, #8]
 800a4e8:	4631      	mov	r1, r6
 800a4ea:	4620      	mov	r0, r4
 800a4ec:	f000 fb36 	bl	800ab5c <__mdiff>
 800a4f0:	68c3      	ldr	r3, [r0, #12]
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	bb03      	cbnz	r3, 800a538 <_dtoa_r+0xa00>
 800a4f6:	4601      	mov	r1, r0
 800a4f8:	9009      	str	r0, [sp, #36]	; 0x24
 800a4fa:	4658      	mov	r0, fp
 800a4fc:	f000 fb14 	bl	800ab28 <__mcmp>
 800a500:	4603      	mov	r3, r0
 800a502:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a504:	4611      	mov	r1, r2
 800a506:	4620      	mov	r0, r4
 800a508:	9309      	str	r3, [sp, #36]	; 0x24
 800a50a:	f000 f92c 	bl	800a766 <_Bfree>
 800a50e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a510:	b9a3      	cbnz	r3, 800a53c <_dtoa_r+0xa04>
 800a512:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a514:	b992      	cbnz	r2, 800a53c <_dtoa_r+0xa04>
 800a516:	9a08      	ldr	r2, [sp, #32]
 800a518:	b982      	cbnz	r2, 800a53c <_dtoa_r+0xa04>
 800a51a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a51e:	d029      	beq.n	800a574 <_dtoa_r+0xa3c>
 800a520:	9b02      	ldr	r3, [sp, #8]
 800a522:	2b00      	cmp	r3, #0
 800a524:	dd01      	ble.n	800a52a <_dtoa_r+0x9f2>
 800a526:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800a52a:	9b07      	ldr	r3, [sp, #28]
 800a52c:	1c5d      	adds	r5, r3, #1
 800a52e:	f883 8000 	strb.w	r8, [r3]
 800a532:	e784      	b.n	800a43e <_dtoa_r+0x906>
 800a534:	4638      	mov	r0, r7
 800a536:	e7c2      	b.n	800a4be <_dtoa_r+0x986>
 800a538:	2301      	movs	r3, #1
 800a53a:	e7e3      	b.n	800a504 <_dtoa_r+0x9cc>
 800a53c:	9a02      	ldr	r2, [sp, #8]
 800a53e:	2a00      	cmp	r2, #0
 800a540:	db04      	blt.n	800a54c <_dtoa_r+0xa14>
 800a542:	d123      	bne.n	800a58c <_dtoa_r+0xa54>
 800a544:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a546:	bb0a      	cbnz	r2, 800a58c <_dtoa_r+0xa54>
 800a548:	9a08      	ldr	r2, [sp, #32]
 800a54a:	b9fa      	cbnz	r2, 800a58c <_dtoa_r+0xa54>
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	ddec      	ble.n	800a52a <_dtoa_r+0x9f2>
 800a550:	4659      	mov	r1, fp
 800a552:	2201      	movs	r2, #1
 800a554:	4620      	mov	r0, r4
 800a556:	f000 fa93 	bl	800aa80 <__lshift>
 800a55a:	4631      	mov	r1, r6
 800a55c:	4683      	mov	fp, r0
 800a55e:	f000 fae3 	bl	800ab28 <__mcmp>
 800a562:	2800      	cmp	r0, #0
 800a564:	dc03      	bgt.n	800a56e <_dtoa_r+0xa36>
 800a566:	d1e0      	bne.n	800a52a <_dtoa_r+0x9f2>
 800a568:	f018 0f01 	tst.w	r8, #1
 800a56c:	d0dd      	beq.n	800a52a <_dtoa_r+0x9f2>
 800a56e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a572:	d1d8      	bne.n	800a526 <_dtoa_r+0x9ee>
 800a574:	9b07      	ldr	r3, [sp, #28]
 800a576:	9a07      	ldr	r2, [sp, #28]
 800a578:	1c5d      	adds	r5, r3, #1
 800a57a:	2339      	movs	r3, #57	; 0x39
 800a57c:	7013      	strb	r3, [r2, #0]
 800a57e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a582:	1e6a      	subs	r2, r5, #1
 800a584:	2b39      	cmp	r3, #57	; 0x39
 800a586:	d04d      	beq.n	800a624 <_dtoa_r+0xaec>
 800a588:	3301      	adds	r3, #1
 800a58a:	e052      	b.n	800a632 <_dtoa_r+0xafa>
 800a58c:	9a07      	ldr	r2, [sp, #28]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	f102 0501 	add.w	r5, r2, #1
 800a594:	dd06      	ble.n	800a5a4 <_dtoa_r+0xa6c>
 800a596:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a59a:	d0eb      	beq.n	800a574 <_dtoa_r+0xa3c>
 800a59c:	f108 0801 	add.w	r8, r8, #1
 800a5a0:	9b07      	ldr	r3, [sp, #28]
 800a5a2:	e7c4      	b.n	800a52e <_dtoa_r+0x9f6>
 800a5a4:	9b06      	ldr	r3, [sp, #24]
 800a5a6:	9a04      	ldr	r2, [sp, #16]
 800a5a8:	1aeb      	subs	r3, r5, r3
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	f805 8c01 	strb.w	r8, [r5, #-1]
 800a5b0:	d021      	beq.n	800a5f6 <_dtoa_r+0xabe>
 800a5b2:	4659      	mov	r1, fp
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	220a      	movs	r2, #10
 800a5b8:	4620      	mov	r0, r4
 800a5ba:	f000 f8eb 	bl	800a794 <__multadd>
 800a5be:	45b9      	cmp	r9, r7
 800a5c0:	4683      	mov	fp, r0
 800a5c2:	f04f 0300 	mov.w	r3, #0
 800a5c6:	f04f 020a 	mov.w	r2, #10
 800a5ca:	4649      	mov	r1, r9
 800a5cc:	4620      	mov	r0, r4
 800a5ce:	d105      	bne.n	800a5dc <_dtoa_r+0xaa4>
 800a5d0:	f000 f8e0 	bl	800a794 <__multadd>
 800a5d4:	4681      	mov	r9, r0
 800a5d6:	4607      	mov	r7, r0
 800a5d8:	9507      	str	r5, [sp, #28]
 800a5da:	e778      	b.n	800a4ce <_dtoa_r+0x996>
 800a5dc:	f000 f8da 	bl	800a794 <__multadd>
 800a5e0:	4639      	mov	r1, r7
 800a5e2:	4681      	mov	r9, r0
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	220a      	movs	r2, #10
 800a5e8:	4620      	mov	r0, r4
 800a5ea:	f000 f8d3 	bl	800a794 <__multadd>
 800a5ee:	4607      	mov	r7, r0
 800a5f0:	e7f2      	b.n	800a5d8 <_dtoa_r+0xaa0>
 800a5f2:	f04f 0900 	mov.w	r9, #0
 800a5f6:	4659      	mov	r1, fp
 800a5f8:	2201      	movs	r2, #1
 800a5fa:	4620      	mov	r0, r4
 800a5fc:	f000 fa40 	bl	800aa80 <__lshift>
 800a600:	4631      	mov	r1, r6
 800a602:	4683      	mov	fp, r0
 800a604:	f000 fa90 	bl	800ab28 <__mcmp>
 800a608:	2800      	cmp	r0, #0
 800a60a:	dcb8      	bgt.n	800a57e <_dtoa_r+0xa46>
 800a60c:	d102      	bne.n	800a614 <_dtoa_r+0xadc>
 800a60e:	f018 0f01 	tst.w	r8, #1
 800a612:	d1b4      	bne.n	800a57e <_dtoa_r+0xa46>
 800a614:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a618:	1e6a      	subs	r2, r5, #1
 800a61a:	2b30      	cmp	r3, #48	; 0x30
 800a61c:	f47f af0f 	bne.w	800a43e <_dtoa_r+0x906>
 800a620:	4615      	mov	r5, r2
 800a622:	e7f7      	b.n	800a614 <_dtoa_r+0xadc>
 800a624:	9b06      	ldr	r3, [sp, #24]
 800a626:	4293      	cmp	r3, r2
 800a628:	d105      	bne.n	800a636 <_dtoa_r+0xafe>
 800a62a:	2331      	movs	r3, #49	; 0x31
 800a62c:	9a06      	ldr	r2, [sp, #24]
 800a62e:	f10a 0a01 	add.w	sl, sl, #1
 800a632:	7013      	strb	r3, [r2, #0]
 800a634:	e703      	b.n	800a43e <_dtoa_r+0x906>
 800a636:	4615      	mov	r5, r2
 800a638:	e7a1      	b.n	800a57e <_dtoa_r+0xa46>
 800a63a:	4b17      	ldr	r3, [pc, #92]	; (800a698 <_dtoa_r+0xb60>)
 800a63c:	f7ff bae1 	b.w	8009c02 <_dtoa_r+0xca>
 800a640:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a642:	2b00      	cmp	r3, #0
 800a644:	f47f aabb 	bne.w	8009bbe <_dtoa_r+0x86>
 800a648:	4b14      	ldr	r3, [pc, #80]	; (800a69c <_dtoa_r+0xb64>)
 800a64a:	f7ff bada 	b.w	8009c02 <_dtoa_r+0xca>
 800a64e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a650:	2b01      	cmp	r3, #1
 800a652:	f77f ae3f 	ble.w	800a2d4 <_dtoa_r+0x79c>
 800a656:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a658:	9308      	str	r3, [sp, #32]
 800a65a:	e653      	b.n	800a304 <_dtoa_r+0x7cc>
 800a65c:	9b04      	ldr	r3, [sp, #16]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	dc03      	bgt.n	800a66a <_dtoa_r+0xb32>
 800a662:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a664:	2b02      	cmp	r3, #2
 800a666:	f73f aed5 	bgt.w	800a414 <_dtoa_r+0x8dc>
 800a66a:	9d06      	ldr	r5, [sp, #24]
 800a66c:	4631      	mov	r1, r6
 800a66e:	4658      	mov	r0, fp
 800a670:	f7ff f9d4 	bl	8009a1c <quorem>
 800a674:	9b06      	ldr	r3, [sp, #24]
 800a676:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a67a:	f805 8b01 	strb.w	r8, [r5], #1
 800a67e:	9a04      	ldr	r2, [sp, #16]
 800a680:	1aeb      	subs	r3, r5, r3
 800a682:	429a      	cmp	r2, r3
 800a684:	ddb5      	ble.n	800a5f2 <_dtoa_r+0xaba>
 800a686:	4659      	mov	r1, fp
 800a688:	2300      	movs	r3, #0
 800a68a:	220a      	movs	r2, #10
 800a68c:	4620      	mov	r0, r4
 800a68e:	f000 f881 	bl	800a794 <__multadd>
 800a692:	4683      	mov	fp, r0
 800a694:	e7ea      	b.n	800a66c <_dtoa_r+0xb34>
 800a696:	bf00      	nop
 800a698:	0800b934 	.word	0x0800b934
 800a69c:	0800b958 	.word	0x0800b958

0800a6a0 <_localeconv_r>:
 800a6a0:	4b04      	ldr	r3, [pc, #16]	; (800a6b4 <_localeconv_r+0x14>)
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	6a18      	ldr	r0, [r3, #32]
 800a6a6:	4b04      	ldr	r3, [pc, #16]	; (800a6b8 <_localeconv_r+0x18>)
 800a6a8:	2800      	cmp	r0, #0
 800a6aa:	bf08      	it	eq
 800a6ac:	4618      	moveq	r0, r3
 800a6ae:	30f0      	adds	r0, #240	; 0xf0
 800a6b0:	4770      	bx	lr
 800a6b2:	bf00      	nop
 800a6b4:	20000024 	.word	0x20000024
 800a6b8:	20000088 	.word	0x20000088

0800a6bc <malloc>:
 800a6bc:	4b02      	ldr	r3, [pc, #8]	; (800a6c8 <malloc+0xc>)
 800a6be:	4601      	mov	r1, r0
 800a6c0:	6818      	ldr	r0, [r3, #0]
 800a6c2:	f000 bb53 	b.w	800ad6c <_malloc_r>
 800a6c6:	bf00      	nop
 800a6c8:	20000024 	.word	0x20000024

0800a6cc <memchr>:
 800a6cc:	b510      	push	{r4, lr}
 800a6ce:	b2c9      	uxtb	r1, r1
 800a6d0:	4402      	add	r2, r0
 800a6d2:	4290      	cmp	r0, r2
 800a6d4:	4603      	mov	r3, r0
 800a6d6:	d101      	bne.n	800a6dc <memchr+0x10>
 800a6d8:	2300      	movs	r3, #0
 800a6da:	e003      	b.n	800a6e4 <memchr+0x18>
 800a6dc:	781c      	ldrb	r4, [r3, #0]
 800a6de:	3001      	adds	r0, #1
 800a6e0:	428c      	cmp	r4, r1
 800a6e2:	d1f6      	bne.n	800a6d2 <memchr+0x6>
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	bd10      	pop	{r4, pc}

0800a6e8 <memcpy>:
 800a6e8:	b510      	push	{r4, lr}
 800a6ea:	1e43      	subs	r3, r0, #1
 800a6ec:	440a      	add	r2, r1
 800a6ee:	4291      	cmp	r1, r2
 800a6f0:	d100      	bne.n	800a6f4 <memcpy+0xc>
 800a6f2:	bd10      	pop	{r4, pc}
 800a6f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6fc:	e7f7      	b.n	800a6ee <memcpy+0x6>

0800a6fe <_Balloc>:
 800a6fe:	b570      	push	{r4, r5, r6, lr}
 800a700:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a702:	4604      	mov	r4, r0
 800a704:	460e      	mov	r6, r1
 800a706:	b93d      	cbnz	r5, 800a718 <_Balloc+0x1a>
 800a708:	2010      	movs	r0, #16
 800a70a:	f7ff ffd7 	bl	800a6bc <malloc>
 800a70e:	6260      	str	r0, [r4, #36]	; 0x24
 800a710:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a714:	6005      	str	r5, [r0, #0]
 800a716:	60c5      	str	r5, [r0, #12]
 800a718:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a71a:	68eb      	ldr	r3, [r5, #12]
 800a71c:	b183      	cbz	r3, 800a740 <_Balloc+0x42>
 800a71e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a720:	68db      	ldr	r3, [r3, #12]
 800a722:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a726:	b9b8      	cbnz	r0, 800a758 <_Balloc+0x5a>
 800a728:	2101      	movs	r1, #1
 800a72a:	fa01 f506 	lsl.w	r5, r1, r6
 800a72e:	1d6a      	adds	r2, r5, #5
 800a730:	0092      	lsls	r2, r2, #2
 800a732:	4620      	mov	r0, r4
 800a734:	f000 fabf 	bl	800acb6 <_calloc_r>
 800a738:	b160      	cbz	r0, 800a754 <_Balloc+0x56>
 800a73a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a73e:	e00e      	b.n	800a75e <_Balloc+0x60>
 800a740:	2221      	movs	r2, #33	; 0x21
 800a742:	2104      	movs	r1, #4
 800a744:	4620      	mov	r0, r4
 800a746:	f000 fab6 	bl	800acb6 <_calloc_r>
 800a74a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a74c:	60e8      	str	r0, [r5, #12]
 800a74e:	68db      	ldr	r3, [r3, #12]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d1e4      	bne.n	800a71e <_Balloc+0x20>
 800a754:	2000      	movs	r0, #0
 800a756:	bd70      	pop	{r4, r5, r6, pc}
 800a758:	6802      	ldr	r2, [r0, #0]
 800a75a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a75e:	2300      	movs	r3, #0
 800a760:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a764:	e7f7      	b.n	800a756 <_Balloc+0x58>

0800a766 <_Bfree>:
 800a766:	b570      	push	{r4, r5, r6, lr}
 800a768:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a76a:	4606      	mov	r6, r0
 800a76c:	460d      	mov	r5, r1
 800a76e:	b93c      	cbnz	r4, 800a780 <_Bfree+0x1a>
 800a770:	2010      	movs	r0, #16
 800a772:	f7ff ffa3 	bl	800a6bc <malloc>
 800a776:	6270      	str	r0, [r6, #36]	; 0x24
 800a778:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a77c:	6004      	str	r4, [r0, #0]
 800a77e:	60c4      	str	r4, [r0, #12]
 800a780:	b13d      	cbz	r5, 800a792 <_Bfree+0x2c>
 800a782:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a784:	686a      	ldr	r2, [r5, #4]
 800a786:	68db      	ldr	r3, [r3, #12]
 800a788:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a78c:	6029      	str	r1, [r5, #0]
 800a78e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a792:	bd70      	pop	{r4, r5, r6, pc}

0800a794 <__multadd>:
 800a794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a798:	461f      	mov	r7, r3
 800a79a:	4606      	mov	r6, r0
 800a79c:	460c      	mov	r4, r1
 800a79e:	2300      	movs	r3, #0
 800a7a0:	690d      	ldr	r5, [r1, #16]
 800a7a2:	f101 0c14 	add.w	ip, r1, #20
 800a7a6:	f8dc 0000 	ldr.w	r0, [ip]
 800a7aa:	3301      	adds	r3, #1
 800a7ac:	b281      	uxth	r1, r0
 800a7ae:	fb02 7101 	mla	r1, r2, r1, r7
 800a7b2:	0c00      	lsrs	r0, r0, #16
 800a7b4:	0c0f      	lsrs	r7, r1, #16
 800a7b6:	fb02 7000 	mla	r0, r2, r0, r7
 800a7ba:	b289      	uxth	r1, r1
 800a7bc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a7c0:	429d      	cmp	r5, r3
 800a7c2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a7c6:	f84c 1b04 	str.w	r1, [ip], #4
 800a7ca:	dcec      	bgt.n	800a7a6 <__multadd+0x12>
 800a7cc:	b1d7      	cbz	r7, 800a804 <__multadd+0x70>
 800a7ce:	68a3      	ldr	r3, [r4, #8]
 800a7d0:	42ab      	cmp	r3, r5
 800a7d2:	dc12      	bgt.n	800a7fa <__multadd+0x66>
 800a7d4:	6861      	ldr	r1, [r4, #4]
 800a7d6:	4630      	mov	r0, r6
 800a7d8:	3101      	adds	r1, #1
 800a7da:	f7ff ff90 	bl	800a6fe <_Balloc>
 800a7de:	4680      	mov	r8, r0
 800a7e0:	6922      	ldr	r2, [r4, #16]
 800a7e2:	f104 010c 	add.w	r1, r4, #12
 800a7e6:	3202      	adds	r2, #2
 800a7e8:	0092      	lsls	r2, r2, #2
 800a7ea:	300c      	adds	r0, #12
 800a7ec:	f7ff ff7c 	bl	800a6e8 <memcpy>
 800a7f0:	4621      	mov	r1, r4
 800a7f2:	4630      	mov	r0, r6
 800a7f4:	f7ff ffb7 	bl	800a766 <_Bfree>
 800a7f8:	4644      	mov	r4, r8
 800a7fa:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a7fe:	3501      	adds	r5, #1
 800a800:	615f      	str	r7, [r3, #20]
 800a802:	6125      	str	r5, [r4, #16]
 800a804:	4620      	mov	r0, r4
 800a806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a80a <__hi0bits>:
 800a80a:	0c02      	lsrs	r2, r0, #16
 800a80c:	0412      	lsls	r2, r2, #16
 800a80e:	4603      	mov	r3, r0
 800a810:	b9b2      	cbnz	r2, 800a840 <__hi0bits+0x36>
 800a812:	0403      	lsls	r3, r0, #16
 800a814:	2010      	movs	r0, #16
 800a816:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a81a:	bf04      	itt	eq
 800a81c:	021b      	lsleq	r3, r3, #8
 800a81e:	3008      	addeq	r0, #8
 800a820:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a824:	bf04      	itt	eq
 800a826:	011b      	lsleq	r3, r3, #4
 800a828:	3004      	addeq	r0, #4
 800a82a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a82e:	bf04      	itt	eq
 800a830:	009b      	lsleq	r3, r3, #2
 800a832:	3002      	addeq	r0, #2
 800a834:	2b00      	cmp	r3, #0
 800a836:	db06      	blt.n	800a846 <__hi0bits+0x3c>
 800a838:	005b      	lsls	r3, r3, #1
 800a83a:	d503      	bpl.n	800a844 <__hi0bits+0x3a>
 800a83c:	3001      	adds	r0, #1
 800a83e:	4770      	bx	lr
 800a840:	2000      	movs	r0, #0
 800a842:	e7e8      	b.n	800a816 <__hi0bits+0xc>
 800a844:	2020      	movs	r0, #32
 800a846:	4770      	bx	lr

0800a848 <__lo0bits>:
 800a848:	6803      	ldr	r3, [r0, #0]
 800a84a:	4601      	mov	r1, r0
 800a84c:	f013 0207 	ands.w	r2, r3, #7
 800a850:	d00b      	beq.n	800a86a <__lo0bits+0x22>
 800a852:	07da      	lsls	r2, r3, #31
 800a854:	d423      	bmi.n	800a89e <__lo0bits+0x56>
 800a856:	0798      	lsls	r0, r3, #30
 800a858:	bf49      	itett	mi
 800a85a:	085b      	lsrmi	r3, r3, #1
 800a85c:	089b      	lsrpl	r3, r3, #2
 800a85e:	2001      	movmi	r0, #1
 800a860:	600b      	strmi	r3, [r1, #0]
 800a862:	bf5c      	itt	pl
 800a864:	600b      	strpl	r3, [r1, #0]
 800a866:	2002      	movpl	r0, #2
 800a868:	4770      	bx	lr
 800a86a:	b298      	uxth	r0, r3
 800a86c:	b9a8      	cbnz	r0, 800a89a <__lo0bits+0x52>
 800a86e:	2010      	movs	r0, #16
 800a870:	0c1b      	lsrs	r3, r3, #16
 800a872:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a876:	bf04      	itt	eq
 800a878:	0a1b      	lsreq	r3, r3, #8
 800a87a:	3008      	addeq	r0, #8
 800a87c:	071a      	lsls	r2, r3, #28
 800a87e:	bf04      	itt	eq
 800a880:	091b      	lsreq	r3, r3, #4
 800a882:	3004      	addeq	r0, #4
 800a884:	079a      	lsls	r2, r3, #30
 800a886:	bf04      	itt	eq
 800a888:	089b      	lsreq	r3, r3, #2
 800a88a:	3002      	addeq	r0, #2
 800a88c:	07da      	lsls	r2, r3, #31
 800a88e:	d402      	bmi.n	800a896 <__lo0bits+0x4e>
 800a890:	085b      	lsrs	r3, r3, #1
 800a892:	d006      	beq.n	800a8a2 <__lo0bits+0x5a>
 800a894:	3001      	adds	r0, #1
 800a896:	600b      	str	r3, [r1, #0]
 800a898:	4770      	bx	lr
 800a89a:	4610      	mov	r0, r2
 800a89c:	e7e9      	b.n	800a872 <__lo0bits+0x2a>
 800a89e:	2000      	movs	r0, #0
 800a8a0:	4770      	bx	lr
 800a8a2:	2020      	movs	r0, #32
 800a8a4:	4770      	bx	lr

0800a8a6 <__i2b>:
 800a8a6:	b510      	push	{r4, lr}
 800a8a8:	460c      	mov	r4, r1
 800a8aa:	2101      	movs	r1, #1
 800a8ac:	f7ff ff27 	bl	800a6fe <_Balloc>
 800a8b0:	2201      	movs	r2, #1
 800a8b2:	6144      	str	r4, [r0, #20]
 800a8b4:	6102      	str	r2, [r0, #16]
 800a8b6:	bd10      	pop	{r4, pc}

0800a8b8 <__multiply>:
 800a8b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8bc:	4614      	mov	r4, r2
 800a8be:	690a      	ldr	r2, [r1, #16]
 800a8c0:	6923      	ldr	r3, [r4, #16]
 800a8c2:	4688      	mov	r8, r1
 800a8c4:	429a      	cmp	r2, r3
 800a8c6:	bfbe      	ittt	lt
 800a8c8:	460b      	movlt	r3, r1
 800a8ca:	46a0      	movlt	r8, r4
 800a8cc:	461c      	movlt	r4, r3
 800a8ce:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a8d2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a8d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a8da:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a8de:	eb07 0609 	add.w	r6, r7, r9
 800a8e2:	42b3      	cmp	r3, r6
 800a8e4:	bfb8      	it	lt
 800a8e6:	3101      	addlt	r1, #1
 800a8e8:	f7ff ff09 	bl	800a6fe <_Balloc>
 800a8ec:	f100 0514 	add.w	r5, r0, #20
 800a8f0:	462b      	mov	r3, r5
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800a8f8:	4573      	cmp	r3, lr
 800a8fa:	d316      	bcc.n	800a92a <__multiply+0x72>
 800a8fc:	f104 0214 	add.w	r2, r4, #20
 800a900:	f108 0114 	add.w	r1, r8, #20
 800a904:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800a908:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a90c:	9300      	str	r3, [sp, #0]
 800a90e:	9b00      	ldr	r3, [sp, #0]
 800a910:	9201      	str	r2, [sp, #4]
 800a912:	4293      	cmp	r3, r2
 800a914:	d80c      	bhi.n	800a930 <__multiply+0x78>
 800a916:	2e00      	cmp	r6, #0
 800a918:	dd03      	ble.n	800a922 <__multiply+0x6a>
 800a91a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d05d      	beq.n	800a9de <__multiply+0x126>
 800a922:	6106      	str	r6, [r0, #16]
 800a924:	b003      	add	sp, #12
 800a926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a92a:	f843 2b04 	str.w	r2, [r3], #4
 800a92e:	e7e3      	b.n	800a8f8 <__multiply+0x40>
 800a930:	f8b2 b000 	ldrh.w	fp, [r2]
 800a934:	f1bb 0f00 	cmp.w	fp, #0
 800a938:	d023      	beq.n	800a982 <__multiply+0xca>
 800a93a:	4689      	mov	r9, r1
 800a93c:	46ac      	mov	ip, r5
 800a93e:	f04f 0800 	mov.w	r8, #0
 800a942:	f859 4b04 	ldr.w	r4, [r9], #4
 800a946:	f8dc a000 	ldr.w	sl, [ip]
 800a94a:	b2a3      	uxth	r3, r4
 800a94c:	fa1f fa8a 	uxth.w	sl, sl
 800a950:	fb0b a303 	mla	r3, fp, r3, sl
 800a954:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a958:	f8dc 4000 	ldr.w	r4, [ip]
 800a95c:	4443      	add	r3, r8
 800a95e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a962:	fb0b 840a 	mla	r4, fp, sl, r8
 800a966:	46e2      	mov	sl, ip
 800a968:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a96c:	b29b      	uxth	r3, r3
 800a96e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a972:	454f      	cmp	r7, r9
 800a974:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a978:	f84a 3b04 	str.w	r3, [sl], #4
 800a97c:	d82b      	bhi.n	800a9d6 <__multiply+0x11e>
 800a97e:	f8cc 8004 	str.w	r8, [ip, #4]
 800a982:	9b01      	ldr	r3, [sp, #4]
 800a984:	3204      	adds	r2, #4
 800a986:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800a98a:	f1ba 0f00 	cmp.w	sl, #0
 800a98e:	d020      	beq.n	800a9d2 <__multiply+0x11a>
 800a990:	4689      	mov	r9, r1
 800a992:	46a8      	mov	r8, r5
 800a994:	f04f 0b00 	mov.w	fp, #0
 800a998:	682b      	ldr	r3, [r5, #0]
 800a99a:	f8b9 c000 	ldrh.w	ip, [r9]
 800a99e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800a9a2:	b29b      	uxth	r3, r3
 800a9a4:	fb0a 440c 	mla	r4, sl, ip, r4
 800a9a8:	46c4      	mov	ip, r8
 800a9aa:	445c      	add	r4, fp
 800a9ac:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a9b0:	f84c 3b04 	str.w	r3, [ip], #4
 800a9b4:	f859 3b04 	ldr.w	r3, [r9], #4
 800a9b8:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800a9bc:	0c1b      	lsrs	r3, r3, #16
 800a9be:	fb0a b303 	mla	r3, sl, r3, fp
 800a9c2:	454f      	cmp	r7, r9
 800a9c4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800a9c8:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800a9cc:	d805      	bhi.n	800a9da <__multiply+0x122>
 800a9ce:	f8c8 3004 	str.w	r3, [r8, #4]
 800a9d2:	3504      	adds	r5, #4
 800a9d4:	e79b      	b.n	800a90e <__multiply+0x56>
 800a9d6:	46d4      	mov	ip, sl
 800a9d8:	e7b3      	b.n	800a942 <__multiply+0x8a>
 800a9da:	46e0      	mov	r8, ip
 800a9dc:	e7dd      	b.n	800a99a <__multiply+0xe2>
 800a9de:	3e01      	subs	r6, #1
 800a9e0:	e799      	b.n	800a916 <__multiply+0x5e>
	...

0800a9e4 <__pow5mult>:
 800a9e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9e8:	4615      	mov	r5, r2
 800a9ea:	f012 0203 	ands.w	r2, r2, #3
 800a9ee:	4606      	mov	r6, r0
 800a9f0:	460f      	mov	r7, r1
 800a9f2:	d007      	beq.n	800aa04 <__pow5mult+0x20>
 800a9f4:	4c21      	ldr	r4, [pc, #132]	; (800aa7c <__pow5mult+0x98>)
 800a9f6:	3a01      	subs	r2, #1
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a9fe:	f7ff fec9 	bl	800a794 <__multadd>
 800aa02:	4607      	mov	r7, r0
 800aa04:	10ad      	asrs	r5, r5, #2
 800aa06:	d035      	beq.n	800aa74 <__pow5mult+0x90>
 800aa08:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800aa0a:	b93c      	cbnz	r4, 800aa1c <__pow5mult+0x38>
 800aa0c:	2010      	movs	r0, #16
 800aa0e:	f7ff fe55 	bl	800a6bc <malloc>
 800aa12:	6270      	str	r0, [r6, #36]	; 0x24
 800aa14:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aa18:	6004      	str	r4, [r0, #0]
 800aa1a:	60c4      	str	r4, [r0, #12]
 800aa1c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800aa20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aa24:	b94c      	cbnz	r4, 800aa3a <__pow5mult+0x56>
 800aa26:	f240 2171 	movw	r1, #625	; 0x271
 800aa2a:	4630      	mov	r0, r6
 800aa2c:	f7ff ff3b 	bl	800a8a6 <__i2b>
 800aa30:	2300      	movs	r3, #0
 800aa32:	4604      	mov	r4, r0
 800aa34:	f8c8 0008 	str.w	r0, [r8, #8]
 800aa38:	6003      	str	r3, [r0, #0]
 800aa3a:	f04f 0800 	mov.w	r8, #0
 800aa3e:	07eb      	lsls	r3, r5, #31
 800aa40:	d50a      	bpl.n	800aa58 <__pow5mult+0x74>
 800aa42:	4639      	mov	r1, r7
 800aa44:	4622      	mov	r2, r4
 800aa46:	4630      	mov	r0, r6
 800aa48:	f7ff ff36 	bl	800a8b8 <__multiply>
 800aa4c:	4681      	mov	r9, r0
 800aa4e:	4639      	mov	r1, r7
 800aa50:	4630      	mov	r0, r6
 800aa52:	f7ff fe88 	bl	800a766 <_Bfree>
 800aa56:	464f      	mov	r7, r9
 800aa58:	106d      	asrs	r5, r5, #1
 800aa5a:	d00b      	beq.n	800aa74 <__pow5mult+0x90>
 800aa5c:	6820      	ldr	r0, [r4, #0]
 800aa5e:	b938      	cbnz	r0, 800aa70 <__pow5mult+0x8c>
 800aa60:	4622      	mov	r2, r4
 800aa62:	4621      	mov	r1, r4
 800aa64:	4630      	mov	r0, r6
 800aa66:	f7ff ff27 	bl	800a8b8 <__multiply>
 800aa6a:	6020      	str	r0, [r4, #0]
 800aa6c:	f8c0 8000 	str.w	r8, [r0]
 800aa70:	4604      	mov	r4, r0
 800aa72:	e7e4      	b.n	800aa3e <__pow5mult+0x5a>
 800aa74:	4638      	mov	r0, r7
 800aa76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa7a:	bf00      	nop
 800aa7c:	0800ba58 	.word	0x0800ba58

0800aa80 <__lshift>:
 800aa80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa84:	460c      	mov	r4, r1
 800aa86:	4607      	mov	r7, r0
 800aa88:	4616      	mov	r6, r2
 800aa8a:	6923      	ldr	r3, [r4, #16]
 800aa8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aa90:	eb0a 0903 	add.w	r9, sl, r3
 800aa94:	6849      	ldr	r1, [r1, #4]
 800aa96:	68a3      	ldr	r3, [r4, #8]
 800aa98:	f109 0501 	add.w	r5, r9, #1
 800aa9c:	42ab      	cmp	r3, r5
 800aa9e:	db32      	blt.n	800ab06 <__lshift+0x86>
 800aaa0:	4638      	mov	r0, r7
 800aaa2:	f7ff fe2c 	bl	800a6fe <_Balloc>
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	4680      	mov	r8, r0
 800aaaa:	461a      	mov	r2, r3
 800aaac:	f100 0114 	add.w	r1, r0, #20
 800aab0:	4553      	cmp	r3, sl
 800aab2:	db2b      	blt.n	800ab0c <__lshift+0x8c>
 800aab4:	6920      	ldr	r0, [r4, #16]
 800aab6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aaba:	f104 0314 	add.w	r3, r4, #20
 800aabe:	f016 021f 	ands.w	r2, r6, #31
 800aac2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aac6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aaca:	d025      	beq.n	800ab18 <__lshift+0x98>
 800aacc:	2000      	movs	r0, #0
 800aace:	f1c2 0e20 	rsb	lr, r2, #32
 800aad2:	468a      	mov	sl, r1
 800aad4:	681e      	ldr	r6, [r3, #0]
 800aad6:	4096      	lsls	r6, r2
 800aad8:	4330      	orrs	r0, r6
 800aada:	f84a 0b04 	str.w	r0, [sl], #4
 800aade:	f853 0b04 	ldr.w	r0, [r3], #4
 800aae2:	459c      	cmp	ip, r3
 800aae4:	fa20 f00e 	lsr.w	r0, r0, lr
 800aae8:	d814      	bhi.n	800ab14 <__lshift+0x94>
 800aaea:	6048      	str	r0, [r1, #4]
 800aaec:	b108      	cbz	r0, 800aaf2 <__lshift+0x72>
 800aaee:	f109 0502 	add.w	r5, r9, #2
 800aaf2:	3d01      	subs	r5, #1
 800aaf4:	4638      	mov	r0, r7
 800aaf6:	f8c8 5010 	str.w	r5, [r8, #16]
 800aafa:	4621      	mov	r1, r4
 800aafc:	f7ff fe33 	bl	800a766 <_Bfree>
 800ab00:	4640      	mov	r0, r8
 800ab02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab06:	3101      	adds	r1, #1
 800ab08:	005b      	lsls	r3, r3, #1
 800ab0a:	e7c7      	b.n	800aa9c <__lshift+0x1c>
 800ab0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ab10:	3301      	adds	r3, #1
 800ab12:	e7cd      	b.n	800aab0 <__lshift+0x30>
 800ab14:	4651      	mov	r1, sl
 800ab16:	e7dc      	b.n	800aad2 <__lshift+0x52>
 800ab18:	3904      	subs	r1, #4
 800ab1a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab1e:	459c      	cmp	ip, r3
 800ab20:	f841 2f04 	str.w	r2, [r1, #4]!
 800ab24:	d8f9      	bhi.n	800ab1a <__lshift+0x9a>
 800ab26:	e7e4      	b.n	800aaf2 <__lshift+0x72>

0800ab28 <__mcmp>:
 800ab28:	6903      	ldr	r3, [r0, #16]
 800ab2a:	690a      	ldr	r2, [r1, #16]
 800ab2c:	b530      	push	{r4, r5, lr}
 800ab2e:	1a9b      	subs	r3, r3, r2
 800ab30:	d10c      	bne.n	800ab4c <__mcmp+0x24>
 800ab32:	0092      	lsls	r2, r2, #2
 800ab34:	3014      	adds	r0, #20
 800ab36:	3114      	adds	r1, #20
 800ab38:	1884      	adds	r4, r0, r2
 800ab3a:	4411      	add	r1, r2
 800ab3c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ab40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ab44:	4295      	cmp	r5, r2
 800ab46:	d003      	beq.n	800ab50 <__mcmp+0x28>
 800ab48:	d305      	bcc.n	800ab56 <__mcmp+0x2e>
 800ab4a:	2301      	movs	r3, #1
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	bd30      	pop	{r4, r5, pc}
 800ab50:	42a0      	cmp	r0, r4
 800ab52:	d3f3      	bcc.n	800ab3c <__mcmp+0x14>
 800ab54:	e7fa      	b.n	800ab4c <__mcmp+0x24>
 800ab56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ab5a:	e7f7      	b.n	800ab4c <__mcmp+0x24>

0800ab5c <__mdiff>:
 800ab5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab60:	460d      	mov	r5, r1
 800ab62:	4607      	mov	r7, r0
 800ab64:	4611      	mov	r1, r2
 800ab66:	4628      	mov	r0, r5
 800ab68:	4614      	mov	r4, r2
 800ab6a:	f7ff ffdd 	bl	800ab28 <__mcmp>
 800ab6e:	1e06      	subs	r6, r0, #0
 800ab70:	d108      	bne.n	800ab84 <__mdiff+0x28>
 800ab72:	4631      	mov	r1, r6
 800ab74:	4638      	mov	r0, r7
 800ab76:	f7ff fdc2 	bl	800a6fe <_Balloc>
 800ab7a:	2301      	movs	r3, #1
 800ab7c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ab80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab84:	bfa4      	itt	ge
 800ab86:	4623      	movge	r3, r4
 800ab88:	462c      	movge	r4, r5
 800ab8a:	4638      	mov	r0, r7
 800ab8c:	6861      	ldr	r1, [r4, #4]
 800ab8e:	bfa6      	itte	ge
 800ab90:	461d      	movge	r5, r3
 800ab92:	2600      	movge	r6, #0
 800ab94:	2601      	movlt	r6, #1
 800ab96:	f7ff fdb2 	bl	800a6fe <_Balloc>
 800ab9a:	f04f 0e00 	mov.w	lr, #0
 800ab9e:	60c6      	str	r6, [r0, #12]
 800aba0:	692b      	ldr	r3, [r5, #16]
 800aba2:	6926      	ldr	r6, [r4, #16]
 800aba4:	f104 0214 	add.w	r2, r4, #20
 800aba8:	f105 0914 	add.w	r9, r5, #20
 800abac:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800abb0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800abb4:	f100 0114 	add.w	r1, r0, #20
 800abb8:	f852 ab04 	ldr.w	sl, [r2], #4
 800abbc:	f859 5b04 	ldr.w	r5, [r9], #4
 800abc0:	fa1f f38a 	uxth.w	r3, sl
 800abc4:	4473      	add	r3, lr
 800abc6:	b2ac      	uxth	r4, r5
 800abc8:	1b1b      	subs	r3, r3, r4
 800abca:	0c2c      	lsrs	r4, r5, #16
 800abcc:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800abd0:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800abd4:	b29b      	uxth	r3, r3
 800abd6:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800abda:	45c8      	cmp	r8, r9
 800abdc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800abe0:	4694      	mov	ip, r2
 800abe2:	f841 4b04 	str.w	r4, [r1], #4
 800abe6:	d8e7      	bhi.n	800abb8 <__mdiff+0x5c>
 800abe8:	45bc      	cmp	ip, r7
 800abea:	d304      	bcc.n	800abf6 <__mdiff+0x9a>
 800abec:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800abf0:	b183      	cbz	r3, 800ac14 <__mdiff+0xb8>
 800abf2:	6106      	str	r6, [r0, #16]
 800abf4:	e7c4      	b.n	800ab80 <__mdiff+0x24>
 800abf6:	f85c 4b04 	ldr.w	r4, [ip], #4
 800abfa:	b2a2      	uxth	r2, r4
 800abfc:	4472      	add	r2, lr
 800abfe:	1413      	asrs	r3, r2, #16
 800ac00:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ac04:	b292      	uxth	r2, r2
 800ac06:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ac0a:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800ac0e:	f841 2b04 	str.w	r2, [r1], #4
 800ac12:	e7e9      	b.n	800abe8 <__mdiff+0x8c>
 800ac14:	3e01      	subs	r6, #1
 800ac16:	e7e9      	b.n	800abec <__mdiff+0x90>

0800ac18 <__d2b>:
 800ac18:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800ac1c:	461c      	mov	r4, r3
 800ac1e:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800ac22:	2101      	movs	r1, #1
 800ac24:	4690      	mov	r8, r2
 800ac26:	f7ff fd6a 	bl	800a6fe <_Balloc>
 800ac2a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800ac2e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800ac32:	4607      	mov	r7, r0
 800ac34:	bb34      	cbnz	r4, 800ac84 <__d2b+0x6c>
 800ac36:	9201      	str	r2, [sp, #4]
 800ac38:	f1b8 0200 	subs.w	r2, r8, #0
 800ac3c:	d027      	beq.n	800ac8e <__d2b+0x76>
 800ac3e:	a802      	add	r0, sp, #8
 800ac40:	f840 2d08 	str.w	r2, [r0, #-8]!
 800ac44:	f7ff fe00 	bl	800a848 <__lo0bits>
 800ac48:	9900      	ldr	r1, [sp, #0]
 800ac4a:	b1f0      	cbz	r0, 800ac8a <__d2b+0x72>
 800ac4c:	9a01      	ldr	r2, [sp, #4]
 800ac4e:	f1c0 0320 	rsb	r3, r0, #32
 800ac52:	fa02 f303 	lsl.w	r3, r2, r3
 800ac56:	430b      	orrs	r3, r1
 800ac58:	40c2      	lsrs	r2, r0
 800ac5a:	617b      	str	r3, [r7, #20]
 800ac5c:	9201      	str	r2, [sp, #4]
 800ac5e:	9b01      	ldr	r3, [sp, #4]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	bf14      	ite	ne
 800ac64:	2102      	movne	r1, #2
 800ac66:	2101      	moveq	r1, #1
 800ac68:	61bb      	str	r3, [r7, #24]
 800ac6a:	6139      	str	r1, [r7, #16]
 800ac6c:	b1c4      	cbz	r4, 800aca0 <__d2b+0x88>
 800ac6e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800ac72:	4404      	add	r4, r0
 800ac74:	6034      	str	r4, [r6, #0]
 800ac76:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ac7a:	6028      	str	r0, [r5, #0]
 800ac7c:	4638      	mov	r0, r7
 800ac7e:	b002      	add	sp, #8
 800ac80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac84:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800ac88:	e7d5      	b.n	800ac36 <__d2b+0x1e>
 800ac8a:	6179      	str	r1, [r7, #20]
 800ac8c:	e7e7      	b.n	800ac5e <__d2b+0x46>
 800ac8e:	a801      	add	r0, sp, #4
 800ac90:	f7ff fdda 	bl	800a848 <__lo0bits>
 800ac94:	2101      	movs	r1, #1
 800ac96:	9b01      	ldr	r3, [sp, #4]
 800ac98:	6139      	str	r1, [r7, #16]
 800ac9a:	617b      	str	r3, [r7, #20]
 800ac9c:	3020      	adds	r0, #32
 800ac9e:	e7e5      	b.n	800ac6c <__d2b+0x54>
 800aca0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aca4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800aca8:	6030      	str	r0, [r6, #0]
 800acaa:	6918      	ldr	r0, [r3, #16]
 800acac:	f7ff fdad 	bl	800a80a <__hi0bits>
 800acb0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800acb4:	e7e1      	b.n	800ac7a <__d2b+0x62>

0800acb6 <_calloc_r>:
 800acb6:	b538      	push	{r3, r4, r5, lr}
 800acb8:	fb02 f401 	mul.w	r4, r2, r1
 800acbc:	4621      	mov	r1, r4
 800acbe:	f000 f855 	bl	800ad6c <_malloc_r>
 800acc2:	4605      	mov	r5, r0
 800acc4:	b118      	cbz	r0, 800acce <_calloc_r+0x18>
 800acc6:	4622      	mov	r2, r4
 800acc8:	2100      	movs	r1, #0
 800acca:	f7fe f9fb 	bl	80090c4 <memset>
 800acce:	4628      	mov	r0, r5
 800acd0:	bd38      	pop	{r3, r4, r5, pc}
	...

0800acd4 <_free_r>:
 800acd4:	b538      	push	{r3, r4, r5, lr}
 800acd6:	4605      	mov	r5, r0
 800acd8:	2900      	cmp	r1, #0
 800acda:	d043      	beq.n	800ad64 <_free_r+0x90>
 800acdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ace0:	1f0c      	subs	r4, r1, #4
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	bfb8      	it	lt
 800ace6:	18e4      	addlt	r4, r4, r3
 800ace8:	f000 fa27 	bl	800b13a <__malloc_lock>
 800acec:	4a1e      	ldr	r2, [pc, #120]	; (800ad68 <_free_r+0x94>)
 800acee:	6813      	ldr	r3, [r2, #0]
 800acf0:	4610      	mov	r0, r2
 800acf2:	b933      	cbnz	r3, 800ad02 <_free_r+0x2e>
 800acf4:	6063      	str	r3, [r4, #4]
 800acf6:	6014      	str	r4, [r2, #0]
 800acf8:	4628      	mov	r0, r5
 800acfa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acfe:	f000 ba1d 	b.w	800b13c <__malloc_unlock>
 800ad02:	42a3      	cmp	r3, r4
 800ad04:	d90b      	bls.n	800ad1e <_free_r+0x4a>
 800ad06:	6821      	ldr	r1, [r4, #0]
 800ad08:	1862      	adds	r2, r4, r1
 800ad0a:	4293      	cmp	r3, r2
 800ad0c:	bf01      	itttt	eq
 800ad0e:	681a      	ldreq	r2, [r3, #0]
 800ad10:	685b      	ldreq	r3, [r3, #4]
 800ad12:	1852      	addeq	r2, r2, r1
 800ad14:	6022      	streq	r2, [r4, #0]
 800ad16:	6063      	str	r3, [r4, #4]
 800ad18:	6004      	str	r4, [r0, #0]
 800ad1a:	e7ed      	b.n	800acf8 <_free_r+0x24>
 800ad1c:	4613      	mov	r3, r2
 800ad1e:	685a      	ldr	r2, [r3, #4]
 800ad20:	b10a      	cbz	r2, 800ad26 <_free_r+0x52>
 800ad22:	42a2      	cmp	r2, r4
 800ad24:	d9fa      	bls.n	800ad1c <_free_r+0x48>
 800ad26:	6819      	ldr	r1, [r3, #0]
 800ad28:	1858      	adds	r0, r3, r1
 800ad2a:	42a0      	cmp	r0, r4
 800ad2c:	d10b      	bne.n	800ad46 <_free_r+0x72>
 800ad2e:	6820      	ldr	r0, [r4, #0]
 800ad30:	4401      	add	r1, r0
 800ad32:	1858      	adds	r0, r3, r1
 800ad34:	4282      	cmp	r2, r0
 800ad36:	6019      	str	r1, [r3, #0]
 800ad38:	d1de      	bne.n	800acf8 <_free_r+0x24>
 800ad3a:	6810      	ldr	r0, [r2, #0]
 800ad3c:	6852      	ldr	r2, [r2, #4]
 800ad3e:	4401      	add	r1, r0
 800ad40:	6019      	str	r1, [r3, #0]
 800ad42:	605a      	str	r2, [r3, #4]
 800ad44:	e7d8      	b.n	800acf8 <_free_r+0x24>
 800ad46:	d902      	bls.n	800ad4e <_free_r+0x7a>
 800ad48:	230c      	movs	r3, #12
 800ad4a:	602b      	str	r3, [r5, #0]
 800ad4c:	e7d4      	b.n	800acf8 <_free_r+0x24>
 800ad4e:	6820      	ldr	r0, [r4, #0]
 800ad50:	1821      	adds	r1, r4, r0
 800ad52:	428a      	cmp	r2, r1
 800ad54:	bf01      	itttt	eq
 800ad56:	6811      	ldreq	r1, [r2, #0]
 800ad58:	6852      	ldreq	r2, [r2, #4]
 800ad5a:	1809      	addeq	r1, r1, r0
 800ad5c:	6021      	streq	r1, [r4, #0]
 800ad5e:	6062      	str	r2, [r4, #4]
 800ad60:	605c      	str	r4, [r3, #4]
 800ad62:	e7c9      	b.n	800acf8 <_free_r+0x24>
 800ad64:	bd38      	pop	{r3, r4, r5, pc}
 800ad66:	bf00      	nop
 800ad68:	200026c0 	.word	0x200026c0

0800ad6c <_malloc_r>:
 800ad6c:	b570      	push	{r4, r5, r6, lr}
 800ad6e:	1ccd      	adds	r5, r1, #3
 800ad70:	f025 0503 	bic.w	r5, r5, #3
 800ad74:	3508      	adds	r5, #8
 800ad76:	2d0c      	cmp	r5, #12
 800ad78:	bf38      	it	cc
 800ad7a:	250c      	movcc	r5, #12
 800ad7c:	2d00      	cmp	r5, #0
 800ad7e:	4606      	mov	r6, r0
 800ad80:	db01      	blt.n	800ad86 <_malloc_r+0x1a>
 800ad82:	42a9      	cmp	r1, r5
 800ad84:	d903      	bls.n	800ad8e <_malloc_r+0x22>
 800ad86:	230c      	movs	r3, #12
 800ad88:	6033      	str	r3, [r6, #0]
 800ad8a:	2000      	movs	r0, #0
 800ad8c:	bd70      	pop	{r4, r5, r6, pc}
 800ad8e:	f000 f9d4 	bl	800b13a <__malloc_lock>
 800ad92:	4a21      	ldr	r2, [pc, #132]	; (800ae18 <_malloc_r+0xac>)
 800ad94:	6814      	ldr	r4, [r2, #0]
 800ad96:	4621      	mov	r1, r4
 800ad98:	b991      	cbnz	r1, 800adc0 <_malloc_r+0x54>
 800ad9a:	4c20      	ldr	r4, [pc, #128]	; (800ae1c <_malloc_r+0xb0>)
 800ad9c:	6823      	ldr	r3, [r4, #0]
 800ad9e:	b91b      	cbnz	r3, 800ada8 <_malloc_r+0x3c>
 800ada0:	4630      	mov	r0, r6
 800ada2:	f000 f98f 	bl	800b0c4 <_sbrk_r>
 800ada6:	6020      	str	r0, [r4, #0]
 800ada8:	4629      	mov	r1, r5
 800adaa:	4630      	mov	r0, r6
 800adac:	f000 f98a 	bl	800b0c4 <_sbrk_r>
 800adb0:	1c43      	adds	r3, r0, #1
 800adb2:	d124      	bne.n	800adfe <_malloc_r+0x92>
 800adb4:	230c      	movs	r3, #12
 800adb6:	4630      	mov	r0, r6
 800adb8:	6033      	str	r3, [r6, #0]
 800adba:	f000 f9bf 	bl	800b13c <__malloc_unlock>
 800adbe:	e7e4      	b.n	800ad8a <_malloc_r+0x1e>
 800adc0:	680b      	ldr	r3, [r1, #0]
 800adc2:	1b5b      	subs	r3, r3, r5
 800adc4:	d418      	bmi.n	800adf8 <_malloc_r+0x8c>
 800adc6:	2b0b      	cmp	r3, #11
 800adc8:	d90f      	bls.n	800adea <_malloc_r+0x7e>
 800adca:	600b      	str	r3, [r1, #0]
 800adcc:	18cc      	adds	r4, r1, r3
 800adce:	50cd      	str	r5, [r1, r3]
 800add0:	4630      	mov	r0, r6
 800add2:	f000 f9b3 	bl	800b13c <__malloc_unlock>
 800add6:	f104 000b 	add.w	r0, r4, #11
 800adda:	1d23      	adds	r3, r4, #4
 800addc:	f020 0007 	bic.w	r0, r0, #7
 800ade0:	1ac3      	subs	r3, r0, r3
 800ade2:	d0d3      	beq.n	800ad8c <_malloc_r+0x20>
 800ade4:	425a      	negs	r2, r3
 800ade6:	50e2      	str	r2, [r4, r3]
 800ade8:	e7d0      	b.n	800ad8c <_malloc_r+0x20>
 800adea:	684b      	ldr	r3, [r1, #4]
 800adec:	428c      	cmp	r4, r1
 800adee:	bf16      	itet	ne
 800adf0:	6063      	strne	r3, [r4, #4]
 800adf2:	6013      	streq	r3, [r2, #0]
 800adf4:	460c      	movne	r4, r1
 800adf6:	e7eb      	b.n	800add0 <_malloc_r+0x64>
 800adf8:	460c      	mov	r4, r1
 800adfa:	6849      	ldr	r1, [r1, #4]
 800adfc:	e7cc      	b.n	800ad98 <_malloc_r+0x2c>
 800adfe:	1cc4      	adds	r4, r0, #3
 800ae00:	f024 0403 	bic.w	r4, r4, #3
 800ae04:	42a0      	cmp	r0, r4
 800ae06:	d005      	beq.n	800ae14 <_malloc_r+0xa8>
 800ae08:	1a21      	subs	r1, r4, r0
 800ae0a:	4630      	mov	r0, r6
 800ae0c:	f000 f95a 	bl	800b0c4 <_sbrk_r>
 800ae10:	3001      	adds	r0, #1
 800ae12:	d0cf      	beq.n	800adb4 <_malloc_r+0x48>
 800ae14:	6025      	str	r5, [r4, #0]
 800ae16:	e7db      	b.n	800add0 <_malloc_r+0x64>
 800ae18:	200026c0 	.word	0x200026c0
 800ae1c:	200026c4 	.word	0x200026c4

0800ae20 <__ssputs_r>:
 800ae20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae24:	688e      	ldr	r6, [r1, #8]
 800ae26:	4682      	mov	sl, r0
 800ae28:	429e      	cmp	r6, r3
 800ae2a:	460c      	mov	r4, r1
 800ae2c:	4690      	mov	r8, r2
 800ae2e:	4699      	mov	r9, r3
 800ae30:	d837      	bhi.n	800aea2 <__ssputs_r+0x82>
 800ae32:	898a      	ldrh	r2, [r1, #12]
 800ae34:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ae38:	d031      	beq.n	800ae9e <__ssputs_r+0x7e>
 800ae3a:	2302      	movs	r3, #2
 800ae3c:	6825      	ldr	r5, [r4, #0]
 800ae3e:	6909      	ldr	r1, [r1, #16]
 800ae40:	1a6f      	subs	r7, r5, r1
 800ae42:	6965      	ldr	r5, [r4, #20]
 800ae44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ae48:	fb95 f5f3 	sdiv	r5, r5, r3
 800ae4c:	f109 0301 	add.w	r3, r9, #1
 800ae50:	443b      	add	r3, r7
 800ae52:	429d      	cmp	r5, r3
 800ae54:	bf38      	it	cc
 800ae56:	461d      	movcc	r5, r3
 800ae58:	0553      	lsls	r3, r2, #21
 800ae5a:	d530      	bpl.n	800aebe <__ssputs_r+0x9e>
 800ae5c:	4629      	mov	r1, r5
 800ae5e:	f7ff ff85 	bl	800ad6c <_malloc_r>
 800ae62:	4606      	mov	r6, r0
 800ae64:	b950      	cbnz	r0, 800ae7c <__ssputs_r+0x5c>
 800ae66:	230c      	movs	r3, #12
 800ae68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ae6c:	f8ca 3000 	str.w	r3, [sl]
 800ae70:	89a3      	ldrh	r3, [r4, #12]
 800ae72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae76:	81a3      	strh	r3, [r4, #12]
 800ae78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae7c:	463a      	mov	r2, r7
 800ae7e:	6921      	ldr	r1, [r4, #16]
 800ae80:	f7ff fc32 	bl	800a6e8 <memcpy>
 800ae84:	89a3      	ldrh	r3, [r4, #12]
 800ae86:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ae8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae8e:	81a3      	strh	r3, [r4, #12]
 800ae90:	6126      	str	r6, [r4, #16]
 800ae92:	443e      	add	r6, r7
 800ae94:	6026      	str	r6, [r4, #0]
 800ae96:	464e      	mov	r6, r9
 800ae98:	6165      	str	r5, [r4, #20]
 800ae9a:	1bed      	subs	r5, r5, r7
 800ae9c:	60a5      	str	r5, [r4, #8]
 800ae9e:	454e      	cmp	r6, r9
 800aea0:	d900      	bls.n	800aea4 <__ssputs_r+0x84>
 800aea2:	464e      	mov	r6, r9
 800aea4:	4632      	mov	r2, r6
 800aea6:	4641      	mov	r1, r8
 800aea8:	6820      	ldr	r0, [r4, #0]
 800aeaa:	f000 f92d 	bl	800b108 <memmove>
 800aeae:	68a3      	ldr	r3, [r4, #8]
 800aeb0:	2000      	movs	r0, #0
 800aeb2:	1b9b      	subs	r3, r3, r6
 800aeb4:	60a3      	str	r3, [r4, #8]
 800aeb6:	6823      	ldr	r3, [r4, #0]
 800aeb8:	441e      	add	r6, r3
 800aeba:	6026      	str	r6, [r4, #0]
 800aebc:	e7dc      	b.n	800ae78 <__ssputs_r+0x58>
 800aebe:	462a      	mov	r2, r5
 800aec0:	f000 f93d 	bl	800b13e <_realloc_r>
 800aec4:	4606      	mov	r6, r0
 800aec6:	2800      	cmp	r0, #0
 800aec8:	d1e2      	bne.n	800ae90 <__ssputs_r+0x70>
 800aeca:	6921      	ldr	r1, [r4, #16]
 800aecc:	4650      	mov	r0, sl
 800aece:	f7ff ff01 	bl	800acd4 <_free_r>
 800aed2:	e7c8      	b.n	800ae66 <__ssputs_r+0x46>

0800aed4 <_svfiprintf_r>:
 800aed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aed8:	461d      	mov	r5, r3
 800aeda:	898b      	ldrh	r3, [r1, #12]
 800aedc:	b09d      	sub	sp, #116	; 0x74
 800aede:	061f      	lsls	r7, r3, #24
 800aee0:	4680      	mov	r8, r0
 800aee2:	460c      	mov	r4, r1
 800aee4:	4616      	mov	r6, r2
 800aee6:	d50f      	bpl.n	800af08 <_svfiprintf_r+0x34>
 800aee8:	690b      	ldr	r3, [r1, #16]
 800aeea:	b96b      	cbnz	r3, 800af08 <_svfiprintf_r+0x34>
 800aeec:	2140      	movs	r1, #64	; 0x40
 800aeee:	f7ff ff3d 	bl	800ad6c <_malloc_r>
 800aef2:	6020      	str	r0, [r4, #0]
 800aef4:	6120      	str	r0, [r4, #16]
 800aef6:	b928      	cbnz	r0, 800af04 <_svfiprintf_r+0x30>
 800aef8:	230c      	movs	r3, #12
 800aefa:	f8c8 3000 	str.w	r3, [r8]
 800aefe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800af02:	e0c8      	b.n	800b096 <_svfiprintf_r+0x1c2>
 800af04:	2340      	movs	r3, #64	; 0x40
 800af06:	6163      	str	r3, [r4, #20]
 800af08:	2300      	movs	r3, #0
 800af0a:	9309      	str	r3, [sp, #36]	; 0x24
 800af0c:	2320      	movs	r3, #32
 800af0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800af12:	2330      	movs	r3, #48	; 0x30
 800af14:	f04f 0b01 	mov.w	fp, #1
 800af18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800af1c:	9503      	str	r5, [sp, #12]
 800af1e:	4637      	mov	r7, r6
 800af20:	463d      	mov	r5, r7
 800af22:	f815 3b01 	ldrb.w	r3, [r5], #1
 800af26:	b10b      	cbz	r3, 800af2c <_svfiprintf_r+0x58>
 800af28:	2b25      	cmp	r3, #37	; 0x25
 800af2a:	d13e      	bne.n	800afaa <_svfiprintf_r+0xd6>
 800af2c:	ebb7 0a06 	subs.w	sl, r7, r6
 800af30:	d00b      	beq.n	800af4a <_svfiprintf_r+0x76>
 800af32:	4653      	mov	r3, sl
 800af34:	4632      	mov	r2, r6
 800af36:	4621      	mov	r1, r4
 800af38:	4640      	mov	r0, r8
 800af3a:	f7ff ff71 	bl	800ae20 <__ssputs_r>
 800af3e:	3001      	adds	r0, #1
 800af40:	f000 80a4 	beq.w	800b08c <_svfiprintf_r+0x1b8>
 800af44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af46:	4453      	add	r3, sl
 800af48:	9309      	str	r3, [sp, #36]	; 0x24
 800af4a:	783b      	ldrb	r3, [r7, #0]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	f000 809d 	beq.w	800b08c <_svfiprintf_r+0x1b8>
 800af52:	2300      	movs	r3, #0
 800af54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800af58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af5c:	9304      	str	r3, [sp, #16]
 800af5e:	9307      	str	r3, [sp, #28]
 800af60:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af64:	931a      	str	r3, [sp, #104]	; 0x68
 800af66:	462f      	mov	r7, r5
 800af68:	2205      	movs	r2, #5
 800af6a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800af6e:	4850      	ldr	r0, [pc, #320]	; (800b0b0 <_svfiprintf_r+0x1dc>)
 800af70:	f7ff fbac 	bl	800a6cc <memchr>
 800af74:	9b04      	ldr	r3, [sp, #16]
 800af76:	b9d0      	cbnz	r0, 800afae <_svfiprintf_r+0xda>
 800af78:	06d9      	lsls	r1, r3, #27
 800af7a:	bf44      	itt	mi
 800af7c:	2220      	movmi	r2, #32
 800af7e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800af82:	071a      	lsls	r2, r3, #28
 800af84:	bf44      	itt	mi
 800af86:	222b      	movmi	r2, #43	; 0x2b
 800af88:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800af8c:	782a      	ldrb	r2, [r5, #0]
 800af8e:	2a2a      	cmp	r2, #42	; 0x2a
 800af90:	d015      	beq.n	800afbe <_svfiprintf_r+0xea>
 800af92:	462f      	mov	r7, r5
 800af94:	2000      	movs	r0, #0
 800af96:	250a      	movs	r5, #10
 800af98:	9a07      	ldr	r2, [sp, #28]
 800af9a:	4639      	mov	r1, r7
 800af9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800afa0:	3b30      	subs	r3, #48	; 0x30
 800afa2:	2b09      	cmp	r3, #9
 800afa4:	d94d      	bls.n	800b042 <_svfiprintf_r+0x16e>
 800afa6:	b1b8      	cbz	r0, 800afd8 <_svfiprintf_r+0x104>
 800afa8:	e00f      	b.n	800afca <_svfiprintf_r+0xf6>
 800afaa:	462f      	mov	r7, r5
 800afac:	e7b8      	b.n	800af20 <_svfiprintf_r+0x4c>
 800afae:	4a40      	ldr	r2, [pc, #256]	; (800b0b0 <_svfiprintf_r+0x1dc>)
 800afb0:	463d      	mov	r5, r7
 800afb2:	1a80      	subs	r0, r0, r2
 800afb4:	fa0b f000 	lsl.w	r0, fp, r0
 800afb8:	4318      	orrs	r0, r3
 800afba:	9004      	str	r0, [sp, #16]
 800afbc:	e7d3      	b.n	800af66 <_svfiprintf_r+0x92>
 800afbe:	9a03      	ldr	r2, [sp, #12]
 800afc0:	1d11      	adds	r1, r2, #4
 800afc2:	6812      	ldr	r2, [r2, #0]
 800afc4:	9103      	str	r1, [sp, #12]
 800afc6:	2a00      	cmp	r2, #0
 800afc8:	db01      	blt.n	800afce <_svfiprintf_r+0xfa>
 800afca:	9207      	str	r2, [sp, #28]
 800afcc:	e004      	b.n	800afd8 <_svfiprintf_r+0x104>
 800afce:	4252      	negs	r2, r2
 800afd0:	f043 0302 	orr.w	r3, r3, #2
 800afd4:	9207      	str	r2, [sp, #28]
 800afd6:	9304      	str	r3, [sp, #16]
 800afd8:	783b      	ldrb	r3, [r7, #0]
 800afda:	2b2e      	cmp	r3, #46	; 0x2e
 800afdc:	d10c      	bne.n	800aff8 <_svfiprintf_r+0x124>
 800afde:	787b      	ldrb	r3, [r7, #1]
 800afe0:	2b2a      	cmp	r3, #42	; 0x2a
 800afe2:	d133      	bne.n	800b04c <_svfiprintf_r+0x178>
 800afe4:	9b03      	ldr	r3, [sp, #12]
 800afe6:	3702      	adds	r7, #2
 800afe8:	1d1a      	adds	r2, r3, #4
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	9203      	str	r2, [sp, #12]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	bfb8      	it	lt
 800aff2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800aff6:	9305      	str	r3, [sp, #20]
 800aff8:	4d2e      	ldr	r5, [pc, #184]	; (800b0b4 <_svfiprintf_r+0x1e0>)
 800affa:	2203      	movs	r2, #3
 800affc:	7839      	ldrb	r1, [r7, #0]
 800affe:	4628      	mov	r0, r5
 800b000:	f7ff fb64 	bl	800a6cc <memchr>
 800b004:	b138      	cbz	r0, 800b016 <_svfiprintf_r+0x142>
 800b006:	2340      	movs	r3, #64	; 0x40
 800b008:	1b40      	subs	r0, r0, r5
 800b00a:	fa03 f000 	lsl.w	r0, r3, r0
 800b00e:	9b04      	ldr	r3, [sp, #16]
 800b010:	3701      	adds	r7, #1
 800b012:	4303      	orrs	r3, r0
 800b014:	9304      	str	r3, [sp, #16]
 800b016:	7839      	ldrb	r1, [r7, #0]
 800b018:	2206      	movs	r2, #6
 800b01a:	4827      	ldr	r0, [pc, #156]	; (800b0b8 <_svfiprintf_r+0x1e4>)
 800b01c:	1c7e      	adds	r6, r7, #1
 800b01e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b022:	f7ff fb53 	bl	800a6cc <memchr>
 800b026:	2800      	cmp	r0, #0
 800b028:	d038      	beq.n	800b09c <_svfiprintf_r+0x1c8>
 800b02a:	4b24      	ldr	r3, [pc, #144]	; (800b0bc <_svfiprintf_r+0x1e8>)
 800b02c:	bb13      	cbnz	r3, 800b074 <_svfiprintf_r+0x1a0>
 800b02e:	9b03      	ldr	r3, [sp, #12]
 800b030:	3307      	adds	r3, #7
 800b032:	f023 0307 	bic.w	r3, r3, #7
 800b036:	3308      	adds	r3, #8
 800b038:	9303      	str	r3, [sp, #12]
 800b03a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b03c:	444b      	add	r3, r9
 800b03e:	9309      	str	r3, [sp, #36]	; 0x24
 800b040:	e76d      	b.n	800af1e <_svfiprintf_r+0x4a>
 800b042:	fb05 3202 	mla	r2, r5, r2, r3
 800b046:	2001      	movs	r0, #1
 800b048:	460f      	mov	r7, r1
 800b04a:	e7a6      	b.n	800af9a <_svfiprintf_r+0xc6>
 800b04c:	2300      	movs	r3, #0
 800b04e:	250a      	movs	r5, #10
 800b050:	4619      	mov	r1, r3
 800b052:	3701      	adds	r7, #1
 800b054:	9305      	str	r3, [sp, #20]
 800b056:	4638      	mov	r0, r7
 800b058:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b05c:	3a30      	subs	r2, #48	; 0x30
 800b05e:	2a09      	cmp	r2, #9
 800b060:	d903      	bls.n	800b06a <_svfiprintf_r+0x196>
 800b062:	2b00      	cmp	r3, #0
 800b064:	d0c8      	beq.n	800aff8 <_svfiprintf_r+0x124>
 800b066:	9105      	str	r1, [sp, #20]
 800b068:	e7c6      	b.n	800aff8 <_svfiprintf_r+0x124>
 800b06a:	fb05 2101 	mla	r1, r5, r1, r2
 800b06e:	2301      	movs	r3, #1
 800b070:	4607      	mov	r7, r0
 800b072:	e7f0      	b.n	800b056 <_svfiprintf_r+0x182>
 800b074:	ab03      	add	r3, sp, #12
 800b076:	9300      	str	r3, [sp, #0]
 800b078:	4622      	mov	r2, r4
 800b07a:	4b11      	ldr	r3, [pc, #68]	; (800b0c0 <_svfiprintf_r+0x1ec>)
 800b07c:	a904      	add	r1, sp, #16
 800b07e:	4640      	mov	r0, r8
 800b080:	f7fe f8ba 	bl	80091f8 <_printf_float>
 800b084:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800b088:	4681      	mov	r9, r0
 800b08a:	d1d6      	bne.n	800b03a <_svfiprintf_r+0x166>
 800b08c:	89a3      	ldrh	r3, [r4, #12]
 800b08e:	065b      	lsls	r3, r3, #25
 800b090:	f53f af35 	bmi.w	800aefe <_svfiprintf_r+0x2a>
 800b094:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b096:	b01d      	add	sp, #116	; 0x74
 800b098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b09c:	ab03      	add	r3, sp, #12
 800b09e:	9300      	str	r3, [sp, #0]
 800b0a0:	4622      	mov	r2, r4
 800b0a2:	4b07      	ldr	r3, [pc, #28]	; (800b0c0 <_svfiprintf_r+0x1ec>)
 800b0a4:	a904      	add	r1, sp, #16
 800b0a6:	4640      	mov	r0, r8
 800b0a8:	f7fe fb52 	bl	8009750 <_printf_i>
 800b0ac:	e7ea      	b.n	800b084 <_svfiprintf_r+0x1b0>
 800b0ae:	bf00      	nop
 800b0b0:	0800ba64 	.word	0x0800ba64
 800b0b4:	0800ba6a 	.word	0x0800ba6a
 800b0b8:	0800ba6e 	.word	0x0800ba6e
 800b0bc:	080091f9 	.word	0x080091f9
 800b0c0:	0800ae21 	.word	0x0800ae21

0800b0c4 <_sbrk_r>:
 800b0c4:	b538      	push	{r3, r4, r5, lr}
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	4c05      	ldr	r4, [pc, #20]	; (800b0e0 <_sbrk_r+0x1c>)
 800b0ca:	4605      	mov	r5, r0
 800b0cc:	4608      	mov	r0, r1
 800b0ce:	6023      	str	r3, [r4, #0]
 800b0d0:	f7f7 f950 	bl	8002374 <_sbrk>
 800b0d4:	1c43      	adds	r3, r0, #1
 800b0d6:	d102      	bne.n	800b0de <_sbrk_r+0x1a>
 800b0d8:	6823      	ldr	r3, [r4, #0]
 800b0da:	b103      	cbz	r3, 800b0de <_sbrk_r+0x1a>
 800b0dc:	602b      	str	r3, [r5, #0]
 800b0de:	bd38      	pop	{r3, r4, r5, pc}
 800b0e0:	20004954 	.word	0x20004954

0800b0e4 <__ascii_mbtowc>:
 800b0e4:	b082      	sub	sp, #8
 800b0e6:	b901      	cbnz	r1, 800b0ea <__ascii_mbtowc+0x6>
 800b0e8:	a901      	add	r1, sp, #4
 800b0ea:	b142      	cbz	r2, 800b0fe <__ascii_mbtowc+0x1a>
 800b0ec:	b14b      	cbz	r3, 800b102 <__ascii_mbtowc+0x1e>
 800b0ee:	7813      	ldrb	r3, [r2, #0]
 800b0f0:	600b      	str	r3, [r1, #0]
 800b0f2:	7812      	ldrb	r2, [r2, #0]
 800b0f4:	1c10      	adds	r0, r2, #0
 800b0f6:	bf18      	it	ne
 800b0f8:	2001      	movne	r0, #1
 800b0fa:	b002      	add	sp, #8
 800b0fc:	4770      	bx	lr
 800b0fe:	4610      	mov	r0, r2
 800b100:	e7fb      	b.n	800b0fa <__ascii_mbtowc+0x16>
 800b102:	f06f 0001 	mvn.w	r0, #1
 800b106:	e7f8      	b.n	800b0fa <__ascii_mbtowc+0x16>

0800b108 <memmove>:
 800b108:	4288      	cmp	r0, r1
 800b10a:	b510      	push	{r4, lr}
 800b10c:	eb01 0302 	add.w	r3, r1, r2
 800b110:	d807      	bhi.n	800b122 <memmove+0x1a>
 800b112:	1e42      	subs	r2, r0, #1
 800b114:	4299      	cmp	r1, r3
 800b116:	d00a      	beq.n	800b12e <memmove+0x26>
 800b118:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b11c:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b120:	e7f8      	b.n	800b114 <memmove+0xc>
 800b122:	4283      	cmp	r3, r0
 800b124:	d9f5      	bls.n	800b112 <memmove+0xa>
 800b126:	1881      	adds	r1, r0, r2
 800b128:	1ad2      	subs	r2, r2, r3
 800b12a:	42d3      	cmn	r3, r2
 800b12c:	d100      	bne.n	800b130 <memmove+0x28>
 800b12e:	bd10      	pop	{r4, pc}
 800b130:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b134:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b138:	e7f7      	b.n	800b12a <memmove+0x22>

0800b13a <__malloc_lock>:
 800b13a:	4770      	bx	lr

0800b13c <__malloc_unlock>:
 800b13c:	4770      	bx	lr

0800b13e <_realloc_r>:
 800b13e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b140:	4607      	mov	r7, r0
 800b142:	4614      	mov	r4, r2
 800b144:	460e      	mov	r6, r1
 800b146:	b921      	cbnz	r1, 800b152 <_realloc_r+0x14>
 800b148:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b14c:	4611      	mov	r1, r2
 800b14e:	f7ff be0d 	b.w	800ad6c <_malloc_r>
 800b152:	b922      	cbnz	r2, 800b15e <_realloc_r+0x20>
 800b154:	f7ff fdbe 	bl	800acd4 <_free_r>
 800b158:	4625      	mov	r5, r4
 800b15a:	4628      	mov	r0, r5
 800b15c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b15e:	f000 f821 	bl	800b1a4 <_malloc_usable_size_r>
 800b162:	42a0      	cmp	r0, r4
 800b164:	d20f      	bcs.n	800b186 <_realloc_r+0x48>
 800b166:	4621      	mov	r1, r4
 800b168:	4638      	mov	r0, r7
 800b16a:	f7ff fdff 	bl	800ad6c <_malloc_r>
 800b16e:	4605      	mov	r5, r0
 800b170:	2800      	cmp	r0, #0
 800b172:	d0f2      	beq.n	800b15a <_realloc_r+0x1c>
 800b174:	4631      	mov	r1, r6
 800b176:	4622      	mov	r2, r4
 800b178:	f7ff fab6 	bl	800a6e8 <memcpy>
 800b17c:	4631      	mov	r1, r6
 800b17e:	4638      	mov	r0, r7
 800b180:	f7ff fda8 	bl	800acd4 <_free_r>
 800b184:	e7e9      	b.n	800b15a <_realloc_r+0x1c>
 800b186:	4635      	mov	r5, r6
 800b188:	e7e7      	b.n	800b15a <_realloc_r+0x1c>

0800b18a <__ascii_wctomb>:
 800b18a:	b149      	cbz	r1, 800b1a0 <__ascii_wctomb+0x16>
 800b18c:	2aff      	cmp	r2, #255	; 0xff
 800b18e:	bf8b      	itete	hi
 800b190:	238a      	movhi	r3, #138	; 0x8a
 800b192:	700a      	strbls	r2, [r1, #0]
 800b194:	6003      	strhi	r3, [r0, #0]
 800b196:	2001      	movls	r0, #1
 800b198:	bf88      	it	hi
 800b19a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800b19e:	4770      	bx	lr
 800b1a0:	4608      	mov	r0, r1
 800b1a2:	4770      	bx	lr

0800b1a4 <_malloc_usable_size_r>:
 800b1a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1a8:	1f18      	subs	r0, r3, #4
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	bfbc      	itt	lt
 800b1ae:	580b      	ldrlt	r3, [r1, r0]
 800b1b0:	18c0      	addlt	r0, r0, r3
 800b1b2:	4770      	bx	lr

0800b1b4 <_init>:
 800b1b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1b6:	bf00      	nop
 800b1b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1ba:	bc08      	pop	{r3}
 800b1bc:	469e      	mov	lr, r3
 800b1be:	4770      	bx	lr

0800b1c0 <_fini>:
 800b1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1c2:	bf00      	nop
 800b1c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1c6:	bc08      	pop	{r3}
 800b1c8:	469e      	mov	lr, r3
 800b1ca:	4770      	bx	lr
