================================================================================ 
Commit: d7f0adb973fbacd2d62dcdbc49fabfe2f388b210 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:44 2018 -0800 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2483.01

Hsd-es-id: N/A
Original commit date: Wed Nov 28 18:03:42 2018 +0800
Change-Id: I90204612cae858cc3497087f7417183c64ac3ae4
Original commit hash: e839791115c4f906183fea31b1e94aaa6ddff14c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b101f7ae27af9e7f38166d97a4514db444dd7a5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:43 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 28 10:38:49 2018 +0000
Original commit date: Wed Nov 28 10:38:49 2018 +0000
Original commit hash: 3c273e28c6108bab9c7f3730b5e3a46fd750b73c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fa0cb9c9aa62700fad883606c6d21283548fad26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:42 2018 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Partial fix of internal bug in PCIE IOMMU

BIOS fix to disable TCSS PCIe IOMMUs.

Original commit date: Wed Nov 21 12:30:01 2018 +0530
Change-Id: Iaf5244b223e11ba4ac84ac11af94d66d018a330f
Original commit hash: 4df653426cd447f59655d8930f221b59102f0f09

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c

================================================================================ 
Commit: 4908f26c9bf470c2306e108446d8abd810317a85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:41 2018 -0800 
-------------------------------------------------------------------------------- 
Revert "[ICL MRC] RxBiasRcomp New Initial value calculation"

This reverts commit 68356118e6989be6cddcc05aceae11a32c5a863b.

Original commit date: Wed Nov 28 17:26:03 2018 +0800
Change-Id: I98fc0520e069389f39d32d040564b99e6baaffcc
Original commit hash: 7822a8bbf1869002e14d2a72264a1c24e4880a17

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1a7ab2385716796a0a69bbd3bdc68cfcf455ede6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:37 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Nov 28 00:15:34 2018 -0800
Original commit date: Wed Nov 28 00:15:34 2018 -0800
Original commit hash: 4bd7c246f77b2686e2236a3141070d5a37fb25f0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 12e0ab8c08567371aaeabddf44243a7db2185381 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:36 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Nov 28 00:10:24 2018 -0800
Original commit date: Wed Nov 28 00:10:24 2018 -0800
Original commit hash: 228b0a5d75da6e005e0213dca89f0da0e96059cf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d4d90aa7c017a6ebc9c4f7c0dd3e09387ac01068 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:31 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 28 00:15:54 2018 +0000
Original commit date: Wed Nov 28 00:15:54 2018 +0000
Original commit hash: c0237818833e624f75c0380e3f89e5d739e74aac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2d2a067cd0d744a2e8ecbe877dda8cf4a8261f54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:30 2018 -0800 
-------------------------------------------------------------------------------- 
2LM BIOS: PM attribute EFI_MEMORY_WB should be included

Persistent memory regions of the system address map shall have the following memory type and attributes.
UEFI: EfiPersistentMemory (14) memory type with EFI_MEMORY_NV and EFI_MEMORY_WB attributes. Other attributes are optional.

Original commit date: Mon Nov 12 10:56:55 2018 -0800
Change-Id: I6130e9cba20aecbd6b679bc9d86d4ab536745a2c
Original commit hash: 7a6fdd4f5fe09bcbbc06ed1b775125e543aca4c0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: eda9345bde0ed05ec4f32f9c5e49f19c01114fb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:28 2018 -0800 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update for WW48 label 2482.02

BIOS ID change from 2482.01 to 2482.02

Hsd-es-id: No-HSD
Original commit date: Tue Nov 27 15:35:32 2018 -0800
Change-Id: Ia0d1dde51c0320e5078f751f2e26274e7053a297
Original commit hash: c4df2844c4485d2d809079cb26cb83d16a80506f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: beb962e891031c3acad8c1a0c386f33f084767f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:27 2018 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Assert seen in simics when MG FW has not downloaded to IMR

Revert "[TCSS] customer requests that intel reference code assert when any of the intel FW are not getting loaded successfully (TBT/IOM/MgPhy etc)"
This reverts commit 30f7f786c8daa45a50b4339a4d887d32f36e27e5.

Original commit date: Tue Nov 27 16:37:15 2018 -0700
Change-Id: Ic4d2302e469c3d96b1ed0dd235bb6b76a82aa9ff
Original commit hash: 852f319c2efad6e26591c42f3e916be7595ba5a9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIom.h
IceLakeSiliconPkg/SystemAgent/Include/SaTcssHob.h
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c
IceLakeSiliconPkg/Tbt/Library/Private/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: 7d0a813438a512d81f2ef5404a9f44d8750dd220 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:25 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Nov 27 14:52:44 2018 -0800
Original commit date: Tue Nov 27 14:52:44 2018 -0800
Original commit hash: 9498407ef02ca5a16bc1f8f2bc0267b0077eee9d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: e7d2cb730f6440f54c13f1baa6a73e2b99c5ae8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:24 2018 -0800 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update for WW48 label 2482.01

BIOS ID change from 2482.00 to 2482.01

Hsd-es-id: No-HSD
Original commit date: Tue Nov 27 14:23:33 2018 -0800
Change-Id: Id3e4fed99b24b1872eb28f1f84cb16c7b942b527
Original commit hash: 67006b0351f2a724241454dc786b6968c1a5ee70

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 5e49c2751a5e31136f2a76d7eaf6eff7a6dfbd3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:23 2018 -0800 
-------------------------------------------------------------------------------- 
Revert "[PCH] ITSS IPC[1-3] should not be overwritten by BIOS"

This reverts commit 7e25e2fe705076745fc396857b73bb492ff78e1e.

Hsd-es-id: 1606822332
Original commit date: Tue Nov 27 14:03:07 2018 -0800
Change-Id: Ie3a7f44d9260e2d5f291c4dedf1aedd3ac768d15
Original commit hash: 51989fc4739b0427b898f3f7b514da2b0dda9fd2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/Pch/Include/ConfigBlock/InterruptConfig.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLib.c

================================================================================ 
Commit: 77e37d66bce272015b1a6128b227067218827934 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:22 2018 -0800 
-------------------------------------------------------------------------------- 
[TXT] Fixed LT reset after ClearSecrets function.

Impacted Platforms: ICL
Hsd-es-id: 1606817185

Original commit date: Mon Nov 26 10:52:06 2018 -0800
Change-Id: I85fab691151c6041bb0fdcbb5d0a3c9ed9434297
Original commit hash: 81cb46275a073852b4746f45f4325d071a5c92d1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/Ia32/TxtPeiBsp.nasm
IceLakeSiliconPkg/Cpu/TxtInit/Dxe/x64/TxtDxeBsp.nasm

================================================================================ 
Commit: 80e1081c4d4e2c6f28a2ee380924b36e0f9311c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:20 2018 -0800 
-------------------------------------------------------------------------------- 
Description: MiscPeiPreMemConfig->HgSubSystemId is hard-code in Ice Lake platform
Solution:Currently HgSubSystemId is hard coded in the code so OEM can't set it. 
         With the SsidPtr, OEM can give the SSID value and set it accordingly.
Affected Platform: ICL.

Original commit date: Fri Nov 16 18:01:13 2018 +0530
Change-Id: I7995323983e3adbdde9c3a8936f15424858431ae
Original commit hash: 5690b814faecb9e50361ec4ed02b02b37ec6861e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakeSiliconPkg/Include/ConfigBlock/SiConfig.h
IceLakeSiliconPkg/SiInit/Pei/SiInit.c
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: a200427f9594c930c64ec332b6f98005ed6a43e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:18 2018 -0800 
-------------------------------------------------------------------------------- 
Integrate ICL Bx Patch 0x30

Update ICL Bx with Patch 0x30

Hsd-es-id: <HSD-ES Number>
Original commit date: Mon Nov 26 18:24:42 2018 -0800
Change-Id: I1ab50fc713f795fe8de68eb04350517c6d844310
Original commit hash: 9f87c12efa6c56b8deb675aa738de8c6e9c99493

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 2dbe2f1057627fc5995745b5987207afcf533d16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:10 2018 -0800 
-------------------------------------------------------------------------------- 
Update EDKII FlashMap to resolve XCode EDKII space insuffcient issue.

Hsd-es-id: N/A
Original commit date: Tue Nov 27 11:35:40 2018 +0800
Change-Id: I961cef9c151b1b4d2c76332e72a48713f1cf2134
Original commit hash: 2033aa959b44f7de73d4209e75e194e02bf6d0d8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf

================================================================================ 
Commit: 7786286ceeacbacf51f3173ca51e04606fa2f4a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:07 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Nov 27 00:50:55 2018 -0800
Original commit date: Tue Nov 27 00:50:55 2018 -0800
Original commit hash: f6a599861e633788df0106208e8757a93a31efba

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 43a528b388af492f6cd49c263bf9a5ad77d7a05a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:06 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Nov 27 00:23:07 2018 -0800
Original commit date: Tue Nov 27 00:23:07 2018 -0800
Original commit hash: 82ccf31f3ffe090cb43ce12edd52013e159cdc22

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2b49e4d8013f46ba7b7fb27de418d930ab9f92ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:05 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Nov 27 00:15:21 2018 -0800
Original commit date: Tue Nov 27 00:15:21 2018 -0800
Original commit hash: 20c5ae851ca7aa2857c4dad530a45c1b8084dbaf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 27544bd34caf5fd0eb7ba91b7ab2240840df5b5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:03 2018 -0800 
-------------------------------------------------------------------------------- 
Clean up Override\BpCommonPkg under ClientCommonPkg

Phase 2 Retire RCPO-0068, RCPO-1002, RCPO-1003
EPCS no longer support, remove override

Hsd-es-id: <1506850574>
Original commit date: Tue Nov 27 14:21:05 2018 +0800
Change-Id: I729e438361ca796adfa13966f146fb0bf176909c
Original commit hash: 2510b6a28a807f1b4b6cc94ccb41a372fc50db82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/BpCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
ClientCommonPkg/Override/BpCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
ClientCommonPkg/Override/BpCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/VariableSmi/VariableSmiExportHii.c
ClientCommonPkg/Override/BpCommonPkg/Universal/VariableSmi/VariableSmiExportHii.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/VariableSmi/VariableSmiSmm.c
ClientCommonPkg/Override/BpCommonPkg/Universal/VariableSmi/VariableSmiSmm.inf
ClientCommonPkg/Override/RoyalParkCommonOverride.md
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 9c7cb7666fe83e810fe93fecf3d86bdf14eef1d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:13:00 2018 -0800 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Override: Sync latest SecurityPkg for RPCO-0095

Sync SecurityPkg so that we can directly remove override on next core upgrade
Tpm2Ptp.c 631976706de655baa5f44ff00d69f9773ad325f3 (master)

Hsd-es-id: 1506850574
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506850574
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Nov 14 15:30:10 2018 -0800
Change-Id: I5a31fcac1640edfd238179d70057d07a5f6c3440
Original commit hash: cc9702ac7a0db8e66eefbd8ba1cb7e043a52b9e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Override/SecurityPkg/Library/Tpm2DeviceLibDTpm/Tpm2DeviceLibDTpm.inf
ClientCommonPkg/Override/SecurityPkg/Library/Tpm2DeviceLibDTpm/Tpm2InstanceLibDTpm.inf
ClientCommonPkg/Override/SecurityPkg/Library/Tpm2DeviceLibDTpm/Tpm2Ptp.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 267f548c5492120e539e9a831d9d227dbd7e3e92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:58 2018 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: support Opal S3 unlock with SATA drive on RST mode

This change is merge from CNL : 85cc02d94d80e59c8acfee247d4cba753ceeb405
Port number of SATA drive has been converted to bitmap format when SATA mode is RST mode.
Hence it need to be converted back to phsical port number before port initialization.

Hsd-es-id: 1606261761
Original commit date: Wed Nov 21 14:44:47 2018 +0800
Change-Id: I5099b55c5a755ee3a9462cce48d8d0dfeab3d493
Original commit hash: ef5ab210744a54e3271cd31b59d2e5c46df7d3bd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/DoxygenRpOverride.md
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalDriver.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalDriver.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordCommon.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordDxe.inf
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordPei.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordPei.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordPei.inf

================================================================================ 
Commit: b38b38f038a01dd945fe9aba2e68283ee7a5316e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:56 2018 -0800 
-------------------------------------------------------------------------------- 
Revert "Clean up Override\BpCommonPkg under ClientCommonPkg"

This reverts commit 2d612b37497a1c90e9386effdf7391a6e74868af.

Original commit date: Tue Nov 27 13:49:02 2018 +0800
Change-Id: Iba76d7867165f0f6ace214fcf14cb62a89fc7897
Original commit hash: a587c41a3026f075d0100005b6e0c1a36102e81a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/MiscServices.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortDataTransfer.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortInitialize.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.inf
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibInternal.h
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.inf
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.inf
ClientCommonPkg/Override/RoyalParkCommonOverride.md
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 77c3dd95eb1556b34ce121c7af1f27c9ff22610a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:53 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 27 02:01:20 2018 +0000
Original commit date: Tue Nov 27 02:01:20 2018 +0000
Original commit hash: dab06fcbbc603513056962157a96303a9cbe2c3a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7133f4e1f66ebd9437c16b9bcf21d6558dd9a370 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:52 2018 -0800 
-------------------------------------------------------------------------------- 
Clean up Override\BpCommonPkg under ClientCommonPkg

Phase 3 Retire RPCO-0027
Win7 XHCI emul no longer support, remove override

Hsd-es-id: <1506850574>
Original commit date: Wed Nov 14 16:21:46 2018 +0800
Change-Id: If6bb44b4b55f01fc00a4edccd3360663418ec498
Original commit hash: 94cc9bccd4def11ba469f36904b1cc3a202e9913

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/RoyalParkCommonOverride.md

================================================================================ 
Commit: 1d16183327202af6a8304c7e82176afcfcde31b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:51 2018 -0800 
-------------------------------------------------------------------------------- 
Clean up Override\BpCommonPkg under ClientCommonPkg

Phase 1 Remove RCPO-0078
Usb3DebugPortLib in current BP will not effect XHC DCDDI regs when Debug port not select USB3

Hsd-es-id: <1506850574>
Original commit date: Tue Nov 6 16:08:08 2018 +0800
Change-Id: If4d9f35c2b962bc082a9165a751b4edbe56aa8db
Original commit hash: 2d612b37497a1c90e9386effdf7391a6e74868af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/MiscServices.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortDataTransfer.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortInitialize.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.inf
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibInternal.h
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.inf
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.inf
ClientCommonPkg/Override/RoyalParkCommonOverride.md
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 63bfb351ba6982c695ded5d2e497725c51aeef9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:49 2018 -0800 
-------------------------------------------------------------------------------- 
Clean up the RPCO-0086 form ClientCommonPkg

Help to clean up the RPCO-0086 from ClientCommonPkg

Hsd-es-id: 1506943242
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Nov 15 16:02:17 2018 +0800
Change-Id: I5f41eb3d049cfd9ad90a7f662aa65d8c0509abee
Original commit hash: f77f3c7af2bf9000394f21253a8631bb97e418d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.asm
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.asm
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
ClientCommonPkg/Override/BpCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.asm
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.asm
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
ClientCommonPkg/Override/BpCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
ClientCommonPkg/Override/PcAtChipsetPkg/8254TimerDxe/8254Timer.inf
ClientCommonPkg/Override/PcAtChipsetPkg/8254TimerDxe/Timer.c
ClientCommonPkg/Override/PcAtChipsetPkg/8254TimerDxe/Timer.h
ClientCommonPkg/Override/PcAtChipsetPkg/8254TimerDxe/Timer.uni
ClientCommonPkg/Override/PcAtChipsetPkg/8254TimerDxe/TimerExtra.uni
ClientCommonPkg/Override/PcAtChipsetPkg/8259InterruptControllerDxe/8259.c
ClientCommonPkg/Override/PcAtChipsetPkg/8259InterruptControllerDxe/8259.h
ClientCommonPkg/Override/PcAtChipsetPkg/8259InterruptControllerDxe/8259.inf
ClientCommonPkg/Override/PcAtChipsetPkg/8259InterruptControllerDxe/Legacy8259.uni
ClientCommonPkg/Override/PcAtChipsetPkg/8259InterruptControllerDxe/Legacy8259Extra.uni
ClientCommonPkg/Override/RoyalParkCommonOverride.md
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: fe628219f90274a79acc665ecd56509fe7257977 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:48 2018 -0800 
-------------------------------------------------------------------------------- 
ICL-U Hynix S3 test fail , cause by VREF_CA abnormality level

Issue:
 Memory failure after S3 resume.
Root cause:
  The problem happen @ VREF_CA go low below than CKE may cause DRAM S3 exit command to DRAM.
  This happens because in DdrioInit we enable CA Vref drive from CPU with lowest setting instead of middle range.
Solution:
  Initialize the VREF CA to middle range value during DdrioInit, to match the board voltage divider.


Original commit date: Mon Nov 26 09:12:56 2018 +0200
Change-Id: I1d74671518ebf23622b01a166303f160636c2b45
Original commit hash: 39a126463619c8891dac1b7cea24e83abe9d79f6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1642541a38660e75672968d3c93528f00a210c14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:47 2018 -0800 
-------------------------------------------------------------------------------- 
[TCSS] customer requests that intel reference code assert when any of the intel FW are not getting loaded successfully (TBT/IOM/MgPhy etc)

Phase 1:
 1. RC will give assert in debug build if IOM is not ready, if TBT IMR is not loaded properly, and FP fails.
 2. RC will check TBT IMR and publish status regardless FP is enabled or not.
 3. RC will carry the info to HOB
Phase 2:
 4. RC will transfer to protocol including MGPHY check at that time.

Original commit date: Thu Oct 25 11:24:36 2018 +0800
Change-Id: I4331a86998b9ef592d31610574e779df4cb1ea6e
Original commit hash: 30f7f786c8daa45a50b4339a4d887d32f36e27e5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIom.h
IceLakeSiliconPkg/SystemAgent/Include/SaTcssHob.h
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c
IceLakeSiliconPkg/Tbt/Library/Private/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: 1ec13ee766af5c5e50890f47c798cf30bda24db8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:45 2018 -0800 
-------------------------------------------------------------------------------- 
[PCH] Updating USB2 AFE programming

Updating USB2 AFE programming to align with Silicon design

Hsd-es-id: 1407877969
Original commit date: Wed Oct 10 10:34:57 2018 +0200
Change-Id: Ib19c78adb47a225da82d094bf7b2444140a2e157
Original commit hash: 774da291c8ac05749ade2d6c07d5dba78cf4a0fe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakeSiliconPkg/Include/Register/RegsUsb.h
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: a588975420cfc0c8aa361b395292eca2867b4686 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:43 2018 -0800 
-------------------------------------------------------------------------------- 
Title: MOR is not well handled if there is capsule
Resolution: Reset if MOR is set at capsule update boot mode

Some typical platform with TPM has the Windows Capsule Update
flow like below.
1. Boot to Windows (set MOR).
2. Submit Windows Capsule Update package by Update Driver in
   Device Manager -> Firmware, reset prompt will be pop up,
   then reset (clear MOR).
3. Boot to Windows boot loader (set MOR) which will trigger
   capsule update by gRT->UpdateCapsule(), then reset in
   gRT->UpdateCapsule().
4. Boot to MRC which will check MOR but will skip clearing
   memory at capsule update boot path (BOOT_ON_FLASH_UPDATE).
5. Continue boot to process system firmware capsule before
   EndOfDxe in platform BDS.
6. If all capsules are processed at 5, there is no failure
   at 5 and reset is required at 5, reset.
7. Otherwise, continue boot to process device firmware capsule
   after EndOfDxe in platform BDS.

According to the flow, there maybe secret in memory (not cleared)
exposed after EndOfDxe if MOR is set at capsule update boot mode.
To avoid the potential secret exposure after EndOfDxe, this patch
updates platform BDS to reset after first ProcessCapsules (before
EndOfDxe) if MOR is set at capsule update boot mode.

NOTE: According to the flow and with this patch, the device
      firmware will have no way to be processed if MOR is set at
      capsule update boot mode, unless the boot loader will be
      updated to clear MOR before calling gRT->UpdateCapsule()
      at 3.

Impacted Platform: ICL

Hsd-es-id: 2205532123
Original commit date: Tue Nov 20 17:05:38 2018 +0800
Change-Id: I14ec9e56b037c45fd9303641f43046179293403e
Original commit hash: 5693ba09518bd74671d8c06a634dc81f5133e041

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: f50b4a70a612e0859830dda3f9fdb5b71b00b5a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:41 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 27 00:10:22 2018 +0000
Original commit date: Tue Nov 27 00:10:22 2018 +0000
Original commit hash: 50211a1d91a2109cdec986167f160b713f7725e0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 59c57770348c32ddc8b00cd0e37c46dad2a9c71b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:40 2018 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Reserved Memory spelling mistake observed in "ITBT Root Port 0/1 configuration"

To corrected as "Reserved Memory" instead of "Reseved Memory" in file: TbtSetup.uni

Hsd-es-id: 1606647072
Original commit date: Tue Sep 4 14:23:57 2018 +0800
Change-Id: I90ae84f3cf2d23ace049c8e8fc8a7316563b3ecc
Original commit hash: fad3974df33636a19ee197a5f0645f3604ae59d6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: cec4fb4e722ab14ae7d583143dd719f637907eab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:37 2018 -0800 
-------------------------------------------------------------------------------- 
HiiGetBrowserData is not correct in xxxPlatformPkg\Setup\*.c

Correct HiiGetBrowserData() usage in IceLakePlatSamplePkg.

Hsd-es-id: 1506865757
Original commit date: Tue Oct 30 19:02:45 2018 +0800
Change-Id: I6e8017497d6098f8f753dca412b8df21552badf6
Original commit hash: 87e8d2e40c6968c5a05eff2f86ff8c83494dec75

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/AcpiSetup.c
IceLakePlatSamplePkg/Setup/BootSetup.c
IceLakePlatSamplePkg/Setup/ConnectivitySetup.c
IceLakePlatSamplePkg/Setup/CpuSetup.c
IceLakePlatSamplePkg/Setup/DebugSetup.c
IceLakePlatSamplePkg/Setup/OverClockSetup.c
IceLakePlatSamplePkg/Setup/SaSetup.c
IceLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 0ebc6e71b690f85cd1bac7d30729e9be77ed4ac1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:34 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC] Disable DQ DFE Training

Disable This step due to Temperature sensitivity

Original commit date: Mon Nov 26 17:24:59 2018 +0200
Change-Id: I6f67768f390d032d2da43799cbb468ac8aa475eb
Original commit hash: 5a20b8d288fab80cc575cb395bd27f7b67485df0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 56638a8a36389824b02d89ac4766de51a8d610b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:32 2018 -0800 
-------------------------------------------------------------------------------- 
Integrate  ICL GOP 14.0.1016 and VBIOS 1003

Integrate  ICL GOP 14.0.1016 and VBIOS 1003 released by VPG team

Original commit date: Mon Nov 26 21:51:22 2018 +0530
Change-Id: I40b81d009a2da53aaa96042a230139ff76d28c6a
Original commit hash: 6a02b02291e10443c30271c514d70c4fac3d7433

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
IceLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
IceLakeSiliconPkg/SampleCode/IntelGraphicsVbt/Vbt.bin
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimSimics.efi

================================================================================ 
Commit: e9f41a86bf7729473b8bcdb6ea9684df9cbcc5b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:30 2018 -0800 
-------------------------------------------------------------------------------- 
[PCH] Serial IO UART driver may use invalid BAR address

Added new Smm module to handle UART BAR
SMM is an isolated execution environment.
SMM UART BAR cannot be passed from the external source due to  security concerns, hence fixed addres is provided.

Hsd-es-id: 1805828823
Original commit date: Tue Oct 30 13:28:38 2018 -0700
Change-Id: If9b337553a351687c48c42ee78bf58a19da23adf
Original commit hash: 50b8d0eba4ead5ae6c7bdc5d20ab32ba3ac6299d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakeSiliconPkg/Pch/Include/PchReservedResources.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/SmmPchSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/SmmPchSerialIoUartLib.inf
IceLakeSiliconPkg/SiPkgDxe.dsc

================================================================================ 
Commit: 90d4031d64dd92b1a287e77fda15de8c3788ca9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:28 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 26 22:56:44 2018 +0000
Original commit date: Mon Nov 26 22:56:44 2018 +0000
Original commit hash: 07c029d8ace51424504c7addc31b7dd1469749b5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 828735b567460780452e7fc15387e602de51c1fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:27 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL U][DDR4] MRC fails in 3200G2 in Read Voltage Centering training when dram is in CH1 only

Issue:
 Certain DDR4 DRAMs (Samsung_2667_2R and Micron_3200_2R) fail in Read Voltage Centering or Early Write Timing Centering 2D.
Root cause:
 DDR4 "Early ReadMPR Timing Centering 2D" does not fail in range [-31:31] of DqsDelay so the center is 0.
 If we sweep in the full G2 PI range [-62..62], then we start seeing failures, and centering is more precise.
Solution:
 Double the DqsDelay range in ReadMpr for DDR4 G2.


Original commit date: Tue Oct 16 18:08:31 2018 +0300
Change-Id: I9f9eda6c666eb1b3f366bc81bb78df4e14fe1648
Original commit hash: 96ba7eaa5f89df0fd2c1d031e8535d2a1c70c0e9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 936185e4170633c8834af1070fbb1ee784c62c50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:26 2018 -0800 
-------------------------------------------------------------------------------- 
[PCH] ICP PMC BIOS default configuration update

Update register programming based on latest PMC design
Set VCCST_TMR to 9 for ICL-N and keep the HW default value for the rest SKUs.

Hsd-es-id: 1408228088
Original commit date: Tue Nov 13 17:00:25 2018 -0800
Change-Id: I06141db6ee53fb6cb417047be5b326906c1825d2
Original commit hash: 779471bca41aed1027fffac565df9a9de7b80c39

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 8cd30ead0dd97317102a6108d7bf8b769a24ec9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:24 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 26 22:25:00 2018 +0000
Original commit date: Mon Nov 26 22:25:00 2018 +0000
Original commit hash: e512650f218def54e438f5b71cfa792a43efe469

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 186103cf8ea36a6b43ed1fdb05bd5259303893ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:23 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC] RxBiasRcomp New Initial value calculation

Update the Initial RxBiasRcomp value for LP4.


Original commit date: Thu Nov 15 16:16:48 2018 +0200
Change-Id: Ief52d4c2bad3e26182b8b0c7be1212d5bcd5aec5
Original commit hash: 68356118e6989be6cddcc05aceae11a32c5a863b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 129564348fd95e03fdc0608bf455c73e09525c52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:22 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 26 21:31:25 2018 +0000
Original commit date: Mon Nov 26 21:31:25 2018 +0000
Original commit hash: 126db63552bd0681b5fb67813fb679a318cfe87c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1aeb5aa59dd560c8a3d1c7e0d9a6a7881fefdb16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:20 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL-U][B1] [DDR4] Assert occurs on "Normal mode memory test" (0xd5)  after WarmReset

Performing Warm Reset on specific DIMMs cause assert during normal mode memory test.
Fix:
    - Disable MR4 reads before going to Normal Mode
    - Issue ZQ calibration once DRAM is out of Self Refresh


Original commit date: Mon Nov 26 11:50:08 2018 +0200
Change-Id: I9a0c9f6c45ffc7ad3cda73d4223f3cec53ca4534
Original commit hash: 4400bf9eddfc200c6c38390d02823047d9663bc1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e2bfe4c4c70bec046f5ba88706d5e2eecac23400 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:19 2018 -0800 
-------------------------------------------------------------------------------- 
ICL-U SDS:With External Performance Build--GT info showing wrong in Platform information Menu.

With External Performance Build--GT info showing wrong in Platform information Menu.

Expected:GT1
Observed:GT2

Hsd-es-id: 2206240155
Tracker-link: https://hsdes.intel.com/appstore/article/#/2206240155
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Nov 7 14:55:41 2018 +0800
Change-Id: I993333abac42c6bc83bfef36a86ef5a0d7d064f5
Original commit hash: 417446d05d3e2577959c7b72d405f7446da5e432

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/MultiPlatform/PlatformOptionRomTable_Default.h
IceLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 07814099f51a33a2eb984dee0dd523e493d8fc1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:18 2018 -0800 
-------------------------------------------------------------------------------- 
[PCH] ITSS IPC[1-3] should not be overwritten by BIOS

ITSS IPC[1-3] are set by FSPS policy

Original commit date: Wed Nov 14 13:55:15 2018 +0100
Change-Id: Ib0a83c1c713fbbec2b38c6a16559f77590e2c3e4
Original commit hash: 7e25e2fe705076745fc396857b73bb492ff78e1e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/Pch/Include/ConfigBlock/InterruptConfig.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLib.c

================================================================================ 
Commit: e0749af6cdb1f1891b39b0adc8a01ea5c544d76e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:16 2018 -0800 
-------------------------------------------------------------------------------- 
[TCSS] SaXdci Irq comment incorrect

Change comment and intping data.

Original commit date: Thu Nov 8 13:56:41 2018 +0800
Change-Id: I6e2ed041b12cfaa9287d0bbf8b271019653e4625
Original commit hash: b636f710b72709a85aa6ac8acf795397fcb66ce0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

================================================================================ 
Commit: 2484d0c44fecd49de51fdd463902eb514475ee76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:06 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Nov 26 00:27:17 2018 -0800
Original commit date: Mon Nov 26 00:27:17 2018 -0800
Original commit hash: abc45f17977eab0301661fa112312221869c8c6c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 405eefbb8a70a02994c9709b6dbebf7592499676 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:05 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Nov 26 00:15:47 2018 -0800
Original commit date: Mon Nov 26 00:15:47 2018 -0800
Original commit hash: 9bb850f883a9e0bb81d11908fb9f09b3fe762de1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 495514d870d013bab11642a0cbc8c46285fa513a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:04 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Nov 26 00:10:03 2018 -0800
Original commit date: Mon Nov 26 00:10:03 2018 -0800
Original commit hash: 2120f95bf5b89eb85a254da0d6046184a60229f4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: adf7a5a59cd52f9b7dc1b68085265692c19add7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:12:00 2018 -0800 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/UPI: Destination: Ubox -- credit programming

SPR UPI/Uncore RC must follow the credit datasheet to program credits for Ubox as
the destination.

Hsd-es-id: 1506941960
Original commit date: Mon Nov 19 11:27:35 2018 +0800
Change-Id: Id75eefd98e0ed9768a6317c53cfb325215a9d491
Original commit hash: a03b7f8370ba9a83ed18d4e5a4fe749f8083f7d5

-------------------------------------------------------------------------------- 
[Changed Files]
.gitignore

================================================================================ 
Commit: 81b153a16b9c4eb39392d99ad7e2cccfdcc200b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:11:58 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Nov 25 00:23:09 2018 -0800
Original commit date: Sun Nov 25 00:23:09 2018 -0800
Original commit hash: 6f3df58a11107fc4b8f39e12710c1701cb898ecb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 9e064c92e7ffb9b506965589bfdafe30a9e977ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:11:54 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Nov 25 00:09:49 2018 -0800
Original commit date: Sun Nov 25 00:09:49 2018 -0800
Original commit hash: f35120a5c12c43e104793d5ecc01dd749ff5274b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0f48d71fa0393517bbb4464bb6dbb90bb1be79d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:11:52 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Nov 24 16:09:57 2018 -0800
Original commit date: Sat Nov 24 16:09:57 2018 -0800
Original commit hash: ac94dfff6ea5e50232f7b0b8a6c3e3ccf079f3f0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/DebugLib.c

================================================================================ 
Commit: 0ebe2b4c1091db845c2f84ff80c52d368fc92634 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:11:49 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Nov 24 00:23:04 2018 -0800
Original commit date: Sat Nov 24 00:23:04 2018 -0800
Original commit hash: c7904ccbb000c34654980058da4e97610bdeebc3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 55339b362caada88b5386d0760f242db49bb20e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:11:48 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Nov 24 00:09:12 2018 -0800
Original commit date: Sat Nov 24 00:09:12 2018 -0800
Original commit hash: 63c4ffd1b41ee83c5a7e9148d9e43a942cc9ab90

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1e49b5de433bcb9d00c97224ea069109acce721b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:11:41 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Nov 23 00:19:02 2018 -0800
Original commit date: Fri Nov 23 00:19:02 2018 -0800
Original commit hash: d51917bcca28d90e68cb6be27f7fb54870221e22

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f08eef2d82b2ebfdd83a80df7b8995ed20a42f21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:11:41 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Nov 23 00:10:46 2018 -0800
Original commit date: Fri Nov 23 00:10:46 2018 -0800
Original commit hash: 4e71abe50d42e757d6523faa42c59907f46a6db5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4884d38fca52289840b2f818d9849eca1d9f6e7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:11:34 2018 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: Update binary to match with latest Source 40375d

Source version: 40375d390cdbb9f7ceda4a132b70a0ca2a674133

Hsd-es-id: None
Original commit date: Thu Nov 22 19:51:14 2018 +0800
Change-Id: Icb08402f2f9251694b45201179ec813eec343aa7
Original commit hash: c2bdfb5dc2aa825ea4a12f4b45874352abb27016

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/FMMT.exe

================================================================================ 
Commit: 4766b528004b7e8fccd26c986db355b67dee43b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:11:28 2018 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: Fix one bug of FvNameGuid usage for child FV

The end of '}' for the original if statement was wrong, this patch
correct it.

Hsd-es-id: None
Tracker-link: None
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Thu Nov 22 13:38:10 2018 +0800
Change-Id: I7db4761028f2a06f05d18d7625386e29f969dcb3
Original commit hash: 40375d390cdbb9f7ceda4a132b70a0ca2a674133

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c

================================================================================ 
Commit: e8582a7e7f4d307cdfa66159728aa930e381de1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:11:27 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Nov 22 00:14:27 2018 -0800
Original commit date: Thu Nov 22 00:14:27 2018 -0800
Original commit hash: 156e6cb83cca73d42c7eed8bebcc31e4fe2ac0d2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 5afc554ed990076ddd5b3abaa976d0c2688f8604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:11:26 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Nov 22 00:09:53 2018 -0800
Original commit date: Thu Nov 22 00:09:53 2018 -0800
Original commit hash: cd85be77109afdf4ab60c0ec924c0bbcad7967d1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 999cfb6c2ee026e7b70ec1dd8fc4a7143dab452e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:11:23 2018 -0800 
-------------------------------------------------------------------------------- 
Remove duplicated dec file from ClientSiliconPkg

Dec files can't be overridden. Remove the overridden dec file and point to the header file directly.

Original commit date: Tue Nov 13 13:44:37 2018 -0800
Change-Id: I14dda4e7911fa89d72fe5669da6d46bbc2124841
Original commit hash: 914d877f3122794070830f55a322ed871bfc02d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/Override/ClientSiliconPackageOverride.md
ClientSiliconPkg/Override/IntelFsp2Pkg/IntelFsp2Pkg.dec
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreM.inf

================================================================================ 
Commit: af3d6486990e431ee32a471e9d0da51d835e0001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:11:13 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Nov 21 00:32:53 2018 -0800
Original commit date: Wed Nov 21 00:32:53 2018 -0800
Original commit hash: 52b5398a9ed93cc7c22fb5df108e9f85be17da8a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 794f156bbdfd48572638330e24205024c84cbca2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 17 10:11:11 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Nov 21 00:21:56 2018 -0800
Original commit date: Wed Nov 21 00:21:56 2018 -0800
Original commit hash: c4de8a789ef7c725f8816b980eca7002ddfafacb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec
