# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:57:01 on Oct 13,2022
# vlog -reportprogress 300 -work work exe_18.sv 
# -- Compiling module exe_18
# 
# Top level modules:
# 	exe_18
# End time: 20:57:01 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:57:02 on Oct 13,2022
# vlog -reportprogress 300 -work work testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:57:02 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench 
# Start time: 20:57:02 on Oct 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.exe_18(fast)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:58:48 on Oct 13,2022
# vlog -reportprogress 300 -work work exe_18.sv 
# -- Compiling module exe_18
# 
# Top level modules:
# 	exe_18
# End time: 20:58:49 on Oct 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:58:49 on Oct 13,2022
# vlog -reportprogress 300 -work work testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:58:49 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:58:50 on Oct 13,2022, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench 
# Start time: 20:58:50 on Oct 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.exe_18(fast)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:03:06 on Oct 13,2022
# vlog -reportprogress 300 -work work exe_18.sv 
# -- Compiling module exe_18
# 
# Top level modules:
# 	exe_18
# End time: 21:03:06 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:03:06 on Oct 13,2022
# vlog -reportprogress 300 -work work testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:03:06 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:03:08 on Oct 13,2022, Elapsed time: 0:04:18
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench 
# Start time: 21:03:08 on Oct 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.exe_18(fast)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:04:15 on Oct 13,2022
# vlog -reportprogress 300 -work work exe_18.sv 
# -- Compiling module exe_18
# 
# Top level modules:
# 	exe_18
# End time: 21:04:15 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:04:15 on Oct 13,2022
# vlog -reportprogress 300 -work work testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:04:16 on Oct 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:04:17 on Oct 13,2022, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench 
# Start time: 21:04:17 on Oct 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.exe_18(fast)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:05:02 on Oct 13,2022
# vlog -reportprogress 300 -work work exe_18.sv 
# -- Compiling module exe_18
# 
# Top level modules:
# 	exe_18
# End time: 21:05:02 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:05:02 on Oct 13,2022
# vlog -reportprogress 300 -work work testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:05:02 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:05:04 on Oct 13,2022, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench 
# Start time: 21:05:04 on Oct 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.exe_18(fast)
# End time: 21:05:34 on Oct 13,2022, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
