
https://www.nextplatform.com/2021/09/07/the-cxl-roadmap-opens-up-the-memory-hierarchy/

The Compute Express Link (CXL) is being developed to supersede the PCIe bus and is envisaged by its developers as making pools of memory (DRAM + SCM) sharable between CPUs and also GPUs; but not HBM.

https://blocksandfiles.com/2021/03/25/cxl-and-the-developing-memory-hierarchy/

https://www.kernel.org/doc/html/latest/driver-api/cxl/memory-devices.html

CXL technology maintains memory coherency between the CPU memory space and memory on attached devices, which allows resource sharing for higher performance, reduced software stack complexity, and lower overall system cos

https://www.computeexpresslink.org/about-cxl
