library ieee;
use ieee.std_logic_1164.all;

entity ASCII_1_2_3_4_match is
	port
		(	CHAR : in std_logic_vector(7 downto 0);
			match : out std_logic
		);
end entity ASCII_1_2_3_4_match;

architecture structure of ASCII_1_2_3_4_match is	
	signal matchSingleChar : std_logic_vector(4 downto 0);
	begin
		matchSingleChar(0) <= not CHAR(7) and -- common bits check
									 not CHAR(6) and 
										  CHAR(5) and 
										  CHAR(4) and 
									 not CHAR(3);
		matchSingleChar(1) <= not CHAR(2) and -- character "1" match
									 not CHAR(1) and
										  CHAR(0);
		matchSingleChar(2) <= not CHAR(2) and -- character "2" match
										  CHAR(1) and
									 not CHAR(0);
		matchSingleChar(3) <= not CHAR(2) and -- character "3" match
										  CHAR(1) and
										  CHAR(0);
		matchSingleChar(4) <= 	  CHAR(2) and -- character "4" match
									 not CHAR(1) and
									 not CHAR(0);
		match <= matchSingleChar(0) or matchSingleChar(1) or matchSingleChar(2) or 
					matchSingleChar(3) or matchSingleChar(4);
		
end architecture structure;