// Seed: 658219966
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_10 = 1;
  wire id_11;
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1
);
  reg id_3;
  always @(negedge 1 or posedge 1'b0)
    if (id_1) id_3 = id_1 == id_1;
    else id_3 <= id_0;
  wire id_4;
  assign id_3 = $display(id_4);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
