
STM32H7_CM4_ADC_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081d0  08100298  08100298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08108468  08108468  00009468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08108480  08108480  00009480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08108484  08108484  00009484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  10000000  08108488  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000120c  10000020  08108498  0000a020  2**5
                  ALLOC
  7 ._user_heap_stack 00000604  1000122c  08108498  0000a22c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000eb55  00000000  00000000  0000a040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001f42  00000000  00000000  00018b95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000bf0  00000000  00000000  0001aad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000910  00000000  00000000  0001b6c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003aec9  00000000  00000000  0001bfd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00010fb8  00000000  00000000  00056ea1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0018ed39  00000000  00000000  00067e59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001f6b92  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003224  00000000  00000000  001f6bd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000073  00000000  00000000  001f9dfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	@ (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	@ (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	@ (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000020 	.word	0x10000020
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08108450 	.word	0x08108450

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	@ (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	@ (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	@ (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000024 	.word	0x10000024
 81002d4:	08108450 	.word	0x08108450

081002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002d8:	b480      	push	{r7}
 81002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002dc:	4b09      	ldr	r3, [pc, #36]	@ (8100304 <SystemInit+0x2c>)
 81002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81002e2:	4a08      	ldr	r2, [pc, #32]	@ (8100304 <SystemInit+0x2c>)
 81002e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 81002e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002ec:	4b05      	ldr	r3, [pc, #20]	@ (8100304 <SystemInit+0x2c>)
 81002ee:	691b      	ldr	r3, [r3, #16]
 81002f0:	4a04      	ldr	r2, [pc, #16]	@ (8100304 <SystemInit+0x2c>)
 81002f2:	f043 0310 	orr.w	r3, r3, #16
 81002f6:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81002f8:	bf00      	nop
 81002fa:	46bd      	mov	sp, r7
 81002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100300:	4770      	bx	lr
 8100302:	bf00      	nop
 8100304:	e000ed00 	.word	0xe000ed00

08100308 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8100308:	b480      	push	{r7}
 810030a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 810030c:	4b09      	ldr	r3, [pc, #36]	@ (8100334 <ExitRun0Mode+0x2c>)
 810030e:	68db      	ldr	r3, [r3, #12]
 8100310:	4a08      	ldr	r2, [pc, #32]	@ (8100334 <ExitRun0Mode+0x2c>)
 8100312:	f023 0302 	bic.w	r3, r3, #2
 8100316:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8100318:	bf00      	nop
 810031a:	4b06      	ldr	r3, [pc, #24]	@ (8100334 <ExitRun0Mode+0x2c>)
 810031c:	685b      	ldr	r3, [r3, #4]
 810031e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8100322:	2b00      	cmp	r3, #0
 8100324:	d0f9      	beq.n	810031a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8100326:	bf00      	nop
 8100328:	bf00      	nop
 810032a:	46bd      	mov	sp, r7
 810032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100330:	4770      	bx	lr
 8100332:	bf00      	nop
 8100334:	58024800 	.word	0x58024800

08100338 <avg_interleaved_block>:
// Helper: average one interleaved block: [CH6,CH5,CH6,CH5,...]
// base  : pointer to first sample in the block
// count : number of half-words in the block (must be even)
static inline void avg_interleaved_block( uint16_t *base, uint32_t count,
                                         uint16_t *avg_ch5, uint16_t *avg_ch6)
{
 8100338:	b480      	push	{r7}
 810033a:	b089      	sub	sp, #36	@ 0x24
 810033c:	af00      	add	r7, sp, #0
 810033e:	60f8      	str	r0, [r7, #12]
 8100340:	60b9      	str	r1, [r7, #8]
 8100342:	607a      	str	r2, [r7, #4]
 8100344:	603b      	str	r3, [r7, #0]
    uint32_t sum5 = 0, sum6 = 0;
 8100346:	2300      	movs	r3, #0
 8100348:	61fb      	str	r3, [r7, #28]
 810034a:	2300      	movs	r3, #0
 810034c:	61bb      	str	r3, [r7, #24]
    // even = CH6, odd = CH5  (because Rank1=CH6, Rank2=CH5)
    for (uint32_t i = 0; i < count; i += 2) {
 810034e:	2300      	movs	r3, #0
 8100350:	617b      	str	r3, [r7, #20]
 8100352:	e015      	b.n	8100380 <avg_interleaved_block+0x48>
        sum6 += base[i + 0];
 8100354:	697b      	ldr	r3, [r7, #20]
 8100356:	005b      	lsls	r3, r3, #1
 8100358:	68fa      	ldr	r2, [r7, #12]
 810035a:	4413      	add	r3, r2
 810035c:	881b      	ldrh	r3, [r3, #0]
 810035e:	461a      	mov	r2, r3
 8100360:	69bb      	ldr	r3, [r7, #24]
 8100362:	4413      	add	r3, r2
 8100364:	61bb      	str	r3, [r7, #24]
        sum5 += base[i + 1];
 8100366:	697b      	ldr	r3, [r7, #20]
 8100368:	3301      	adds	r3, #1
 810036a:	005b      	lsls	r3, r3, #1
 810036c:	68fa      	ldr	r2, [r7, #12]
 810036e:	4413      	add	r3, r2
 8100370:	881b      	ldrh	r3, [r3, #0]
 8100372:	461a      	mov	r2, r3
 8100374:	69fb      	ldr	r3, [r7, #28]
 8100376:	4413      	add	r3, r2
 8100378:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < count; i += 2) {
 810037a:	697b      	ldr	r3, [r7, #20]
 810037c:	3302      	adds	r3, #2
 810037e:	617b      	str	r3, [r7, #20]
 8100380:	697a      	ldr	r2, [r7, #20]
 8100382:	68bb      	ldr	r3, [r7, #8]
 8100384:	429a      	cmp	r2, r3
 8100386:	d3e5      	bcc.n	8100354 <avg_interleaved_block+0x1c>
    }
    uint32_t pairs = count >> 1;      // count/2 samples per channel
 8100388:	68bb      	ldr	r3, [r7, #8]
 810038a:	085b      	lsrs	r3, r3, #1
 810038c:	613b      	str	r3, [r7, #16]
    *avg_ch5 = (uint16_t)(sum5 / pairs);
 810038e:	69fa      	ldr	r2, [r7, #28]
 8100390:	693b      	ldr	r3, [r7, #16]
 8100392:	fbb2 f3f3 	udiv	r3, r2, r3
 8100396:	b29a      	uxth	r2, r3
 8100398:	687b      	ldr	r3, [r7, #4]
 810039a:	801a      	strh	r2, [r3, #0]
    *avg_ch6 = (uint16_t)(sum6 / pairs);
 810039c:	69ba      	ldr	r2, [r7, #24]
 810039e:	693b      	ldr	r3, [r7, #16]
 81003a0:	fbb2 f3f3 	udiv	r3, r2, r3
 81003a4:	b29a      	uxth	r2, r3
 81003a6:	683b      	ldr	r3, [r7, #0]
 81003a8:	801a      	strh	r2, [r3, #0]
}
 81003aa:	bf00      	nop
 81003ac:	3724      	adds	r7, #36	@ 0x24
 81003ae:	46bd      	mov	sp, r7
 81003b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81003b4:	4770      	bx	lr
	...

081003b8 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 81003b8:	b480      	push	{r7}
 81003ba:	b083      	sub	sp, #12
 81003bc:	af00      	add	r7, sp, #0
 81003be:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC2)
 81003c0:	687b      	ldr	r3, [r7, #4]
 81003c2:	681b      	ldr	r3, [r3, #0]
 81003c4:	4a07      	ldr	r2, [pc, #28]	@ (81003e4 <HAL_ADC_ConvCpltCallback+0x2c>)
 81003c6:	4293      	cmp	r3, r2
 81003c8:	d105      	bne.n	81003d6 <HAL_ADC_ConvCpltCallback+0x1e>
  {
	     ch_pair_full_ready = 1;   // full 512 samples/channel now ready
 81003ca:	4b07      	ldr	r3, [pc, #28]	@ (81003e8 <HAL_ADC_ConvCpltCallback+0x30>)
 81003cc:	2201      	movs	r2, #1
 81003ce:	701a      	strb	r2, [r3, #0]
	     full_ready = 1;
 81003d0:	4b06      	ldr	r3, [pc, #24]	@ (81003ec <HAL_ADC_ConvCpltCallback+0x34>)
 81003d2:	2201      	movs	r2, #1
 81003d4:	701a      	strb	r2, [r3, #0]
  }
}
 81003d6:	bf00      	nop
 81003d8:	370c      	adds	r7, #12
 81003da:	46bd      	mov	sp, r7
 81003dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81003e0:	4770      	bx	lr
 81003e2:	bf00      	nop
 81003e4:	40022100 	.word	0x40022100
 81003e8:	10001221 	.word	0x10001221
 81003ec:	10001227 	.word	0x10001227

081003f0 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 81003f0:	b480      	push	{r7}
 81003f2:	b083      	sub	sp, #12
 81003f4:	af00      	add	r7, sp, #0
 81003f6:	6078      	str	r0, [r7, #4]
	 if (hadc->Instance == ADC2)
 81003f8:	687b      	ldr	r3, [r7, #4]
 81003fa:	681b      	ldr	r3, [r3, #0]
 81003fc:	4a07      	ldr	r2, [pc, #28]	@ (810041c <HAL_ADC_ConvHalfCpltCallback+0x2c>)
 81003fe:	4293      	cmp	r3, r2
 8100400:	d105      	bne.n	810040e <HAL_ADC_ConvHalfCpltCallback+0x1e>
	  {
			 ch_pair_half_ready = 1;   // you now have the first 256 samples/channel
 8100402:	4b07      	ldr	r3, [pc, #28]	@ (8100420 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 8100404:	2201      	movs	r2, #1
 8100406:	701a      	strb	r2, [r3, #0]
		     half_ready = 1;
 8100408:	4b06      	ldr	r3, [pc, #24]	@ (8100424 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 810040a:	2201      	movs	r2, #1
 810040c:	701a      	strb	r2, [r3, #0]
	  }
}
 810040e:	bf00      	nop
 8100410:	370c      	adds	r7, #12
 8100412:	46bd      	mov	sp, r7
 8100414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100418:	4770      	bx	lr
 810041a:	bf00      	nop
 810041c:	40022100 	.word	0x40022100
 8100420:	10001220 	.word	0x10001220
 8100424:	10001226 	.word	0x10001226

08100428 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100428:	b580      	push	{r7, lr}
 810042a:	b082      	sub	sp, #8
 810042c:	af02      	add	r7, sp, #8
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 810042e:	f000 fb6d 	bl	8100b0c <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8100432:	f000 f9e1 	bl	81007f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8100436:	f000 f8c5 	bl	81005c4 <MX_DMA_Init>
  MX_MDMA_Init();
 810043a:	f000 f8e3 	bl	8100604 <MX_MDMA_Init>
  MX_ADC2_Init();
 810043e:	f000 f847 	bl	81004d0 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  /* ADC calibration */
   if (HAL_ADCEx_Calibration_Start(&hadc2,
 8100442:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8100446:	2100      	movs	r1, #0
 8100448:	4819      	ldr	r0, [pc, #100]	@ (81004b0 <main+0x88>)
 810044a:	f002 f8e1 	bl	8102610 <HAL_ADCEx_Calibration_Start>
 810044e:	4603      	mov	r3, r0
 8100450:	2b00      	cmp	r3, #0
 8100452:	d001      	beq.n	8100458 <main+0x30>
                                   ADC_CALIB_OFFSET,
                                   ADC_SINGLE_ENDED) != HAL_OK)
   {
     Error_Handler();
 8100454:	f000 f9fa 	bl	810084c <Error_Handler>
   }

   /* Start ADC2 in DMA circular mode */
   if (HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_buf, 1024) != HAL_OK)
 8100458:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 810045c:	4915      	ldr	r1, [pc, #84]	@ (81004b4 <main+0x8c>)
 810045e:	4814      	ldr	r0, [pc, #80]	@ (81004b0 <main+0x88>)
 8100460:	f001 f818 	bl	8101494 <HAL_ADC_Start_DMA>
 8100464:	4603      	mov	r3, r0
 8100466:	2b00      	cmp	r3, #0
 8100468:	d001      	beq.n	810046e <main+0x46>
   {
     Error_Handler();
 810046a:	f000 f9ef 	bl	810084c <Error_Handler>
   }

   HAL_MDMA_Start_IT(&hmdma_mdma_channel0_dma1_stream0_tc_0,
 810046e:	4911      	ldr	r1, [pc, #68]	@ (81004b4 <main+0x8c>)
 8100470:	4a11      	ldr	r2, [pc, #68]	@ (81004b8 <main+0x90>)
 8100472:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8100476:	9300      	str	r3, [sp, #0]
 8100478:	2302      	movs	r3, #2
 810047a:	4810      	ldr	r0, [pc, #64]	@ (81004bc <main+0x94>)
 810047c:	f004 ff75 	bl	810536a <HAL_MDMA_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	   if (ch_pair_half_ready)
 8100480:	4b0f      	ldr	r3, [pc, #60]	@ (81004c0 <main+0x98>)
 8100482:	781b      	ldrb	r3, [r3, #0]
 8100484:	b2db      	uxtb	r3, r3
 8100486:	2b00      	cmp	r3, #0
 8100488:	d009      	beq.n	810049e <main+0x76>
	   {

		avg_interleaved_block(&adc_buf[0], ADC_BUF_LEN/2,
 810048a:	4b0e      	ldr	r3, [pc, #56]	@ (81004c4 <main+0x9c>)
 810048c:	4a0e      	ldr	r2, [pc, #56]	@ (81004c8 <main+0xa0>)
 810048e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8100492:	4808      	ldr	r0, [pc, #32]	@ (81004b4 <main+0x8c>)
 8100494:	f7ff ff50 	bl	8100338 <avg_interleaved_block>
	       (uint16_t*)&ch5_avg_half, (uint16_t*)&ch6_avg_half);
		ch_pair_half_ready = 0;
 8100498:	4b09      	ldr	r3, [pc, #36]	@ (81004c0 <main+0x98>)
 810049a:	2200      	movs	r2, #0
 810049c:	701a      	strb	r2, [r3, #0]
	 }

		   if (ch_pair_full_ready) {
 810049e:	4b0b      	ldr	r3, [pc, #44]	@ (81004cc <main+0xa4>)
 81004a0:	781b      	ldrb	r3, [r3, #0]
 81004a2:	b2db      	uxtb	r3, r3
 81004a4:	2b00      	cmp	r3, #0
 81004a6:	d0eb      	beq.n	8100480 <main+0x58>

		       ch_pair_full_ready = 0;
 81004a8:	4b08      	ldr	r3, [pc, #32]	@ (81004cc <main+0xa4>)
 81004aa:	2200      	movs	r2, #0
 81004ac:	701a      	strb	r2, [r3, #0]
	   if (ch_pair_half_ready)
 81004ae:	e7e7      	b.n	8100480 <main+0x58>
 81004b0:	1000003c 	.word	0x1000003c
 81004b4:	10000220 	.word	0x10000220
 81004b8:	10000e20 	.word	0x10000e20
 81004bc:	10000120 	.word	0x10000120
 81004c0:	10001220 	.word	0x10001220
 81004c4:	10001224 	.word	0x10001224
 81004c8:	10001222 	.word	0x10001222
 81004cc:	10001221 	.word	0x10001221

081004d0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 81004d0:	b580      	push	{r7, lr}
 81004d2:	b088      	sub	sp, #32
 81004d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 81004d6:	1d3b      	adds	r3, r7, #4
 81004d8:	2200      	movs	r2, #0
 81004da:	601a      	str	r2, [r3, #0]
 81004dc:	605a      	str	r2, [r3, #4]
 81004de:	609a      	str	r2, [r3, #8]
 81004e0:	60da      	str	r2, [r3, #12]
 81004e2:	611a      	str	r2, [r3, #16]
 81004e4:	615a      	str	r2, [r3, #20]
 81004e6:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 81004e8:	4b32      	ldr	r3, [pc, #200]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 81004ea:	4a33      	ldr	r2, [pc, #204]	@ (81005b8 <MX_ADC2_Init+0xe8>)
 81004ec:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 81004ee:	4b31      	ldr	r3, [pc, #196]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 81004f0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 81004f4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 81004f6:	4b2f      	ldr	r3, [pc, #188]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 81004f8:	2200      	movs	r2, #0
 81004fa:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 81004fc:	4b2d      	ldr	r3, [pc, #180]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 81004fe:	2201      	movs	r2, #1
 8100500:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8100502:	4b2c      	ldr	r3, [pc, #176]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 8100504:	2208      	movs	r2, #8
 8100506:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8100508:	4b2a      	ldr	r3, [pc, #168]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 810050a:	2200      	movs	r2, #0
 810050c:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = ENABLE;
 810050e:	4b29      	ldr	r3, [pc, #164]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 8100510:	2201      	movs	r2, #1
 8100512:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 2;
 8100514:	4b27      	ldr	r3, [pc, #156]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 8100516:	2202      	movs	r2, #2
 8100518:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 810051a:	4b26      	ldr	r3, [pc, #152]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 810051c:	2200      	movs	r2, #0
 810051e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8100520:	4b24      	ldr	r3, [pc, #144]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 8100522:	2200      	movs	r2, #0
 8100524:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8100526:	4b23      	ldr	r3, [pc, #140]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 8100528:	2200      	movs	r2, #0
 810052a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 810052c:	4b21      	ldr	r3, [pc, #132]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 810052e:	2203      	movs	r2, #3
 8100530:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8100532:	4b20      	ldr	r3, [pc, #128]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 8100534:	2200      	movs	r2, #0
 8100536:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8100538:	4b1e      	ldr	r3, [pc, #120]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 810053a:	2200      	movs	r2, #0
 810053c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 810053e:	4b1d      	ldr	r3, [pc, #116]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 8100540:	2200      	movs	r2, #0
 8100542:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 8100546:	4b1b      	ldr	r3, [pc, #108]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 8100548:	2201      	movs	r2, #1
 810054a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 810054c:	4819      	ldr	r0, [pc, #100]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 810054e:	f000 fdff 	bl	8101150 <HAL_ADC_Init>
 8100552:	4603      	mov	r3, r0
 8100554:	2b00      	cmp	r3, #0
 8100556:	d001      	beq.n	810055c <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8100558:	f000 f978 	bl	810084c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 810055c:	4b17      	ldr	r3, [pc, #92]	@ (81005bc <MX_ADC2_Init+0xec>)
 810055e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8100560:	2306      	movs	r3, #6
 8100562:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8100564:	2305      	movs	r3, #5
 8100566:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8100568:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 810056c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 810056e:	2304      	movs	r3, #4
 8100570:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8100572:	2300      	movs	r3, #0
 8100574:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8100576:	2300      	movs	r3, #0
 8100578:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 810057a:	1d3b      	adds	r3, r7, #4
 810057c:	4619      	mov	r1, r3
 810057e:	480d      	ldr	r0, [pc, #52]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 8100580:	f001 fa9a 	bl	8101ab8 <HAL_ADC_ConfigChannel>
 8100584:	4603      	mov	r3, r0
 8100586:	2b00      	cmp	r3, #0
 8100588:	d001      	beq.n	810058e <MX_ADC2_Init+0xbe>
  {
    Error_Handler();
 810058a:	f000 f95f 	bl	810084c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 810058e:	4b0c      	ldr	r3, [pc, #48]	@ (81005c0 <MX_ADC2_Init+0xf0>)
 8100590:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8100592:	230c      	movs	r3, #12
 8100594:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8100596:	1d3b      	adds	r3, r7, #4
 8100598:	4619      	mov	r1, r3
 810059a:	4806      	ldr	r0, [pc, #24]	@ (81005b4 <MX_ADC2_Init+0xe4>)
 810059c:	f001 fa8c 	bl	8101ab8 <HAL_ADC_ConfigChannel>
 81005a0:	4603      	mov	r3, r0
 81005a2:	2b00      	cmp	r3, #0
 81005a4:	d001      	beq.n	81005aa <MX_ADC2_Init+0xda>
  {
    Error_Handler();
 81005a6:	f000 f951 	bl	810084c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 81005aa:	bf00      	nop
 81005ac:	3720      	adds	r7, #32
 81005ae:	46bd      	mov	sp, r7
 81005b0:	bd80      	pop	{r7, pc}
 81005b2:	bf00      	nop
 81005b4:	1000003c 	.word	0x1000003c
 81005b8:	40022100 	.word	0x40022100
 81005bc:	19200040 	.word	0x19200040
 81005c0:	14f00020 	.word	0x14f00020

081005c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 81005c4:	b580      	push	{r7, lr}
 81005c6:	b082      	sub	sp, #8
 81005c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 81005ca:	4b0d      	ldr	r3, [pc, #52]	@ (8100600 <MX_DMA_Init+0x3c>)
 81005cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81005d0:	4a0b      	ldr	r2, [pc, #44]	@ (8100600 <MX_DMA_Init+0x3c>)
 81005d2:	f043 0301 	orr.w	r3, r3, #1
 81005d6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 81005da:	4b09      	ldr	r3, [pc, #36]	@ (8100600 <MX_DMA_Init+0x3c>)
 81005dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81005e0:	f003 0301 	and.w	r3, r3, #1
 81005e4:	607b      	str	r3, [r7, #4]
 81005e6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 81005e8:	2200      	movs	r2, #0
 81005ea:	2100      	movs	r1, #0
 81005ec:	200b      	movs	r0, #11
 81005ee:	f002 f980 	bl	81028f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 81005f2:	200b      	movs	r0, #11
 81005f4:	f002 f997 	bl	8102926 <HAL_NVIC_EnableIRQ>

}
 81005f8:	bf00      	nop
 81005fa:	3708      	adds	r7, #8
 81005fc:	46bd      	mov	sp, r7
 81005fe:	bd80      	pop	{r7, pc}
 8100600:	58024400 	.word	0x58024400

08100604 <MX_MDMA_Init>:
  *   hmdma_mdma_channel0_dma1_stream0_tc_0
  *   node_mdma_channel0_dma1_stream0_tc_1
  *   node_mdma_channel0_dma1_stream0_tc_2
  */
static void MX_MDMA_Init(void)
{
 8100604:	b580      	push	{r7, lr}
 8100606:	b096      	sub	sp, #88	@ 0x58
 8100608:	af00      	add	r7, sp, #0

  /* MDMA controller clock enable */
  __HAL_RCC_MDMA_CLK_ENABLE();
 810060a:	4b72      	ldr	r3, [pc, #456]	@ (81007d4 <MX_MDMA_Init+0x1d0>)
 810060c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8100610:	4a70      	ldr	r2, [pc, #448]	@ (81007d4 <MX_MDMA_Init+0x1d0>)
 8100612:	f043 0301 	orr.w	r3, r3, #1
 8100616:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 810061a:	4b6e      	ldr	r3, [pc, #440]	@ (81007d4 <MX_MDMA_Init+0x1d0>)
 810061c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8100620:	f003 0301 	and.w	r3, r3, #1
 8100624:	607b      	str	r3, [r7, #4]
 8100626:	687b      	ldr	r3, [r7, #4]
  /* Local variables */
  MDMA_LinkNodeConfTypeDef nodeConfig;

  /* Configure MDMA channel MDMA_Channel0 */
  /* Configure MDMA request hmdma_mdma_channel0_dma1_stream0_tc_0 on MDMA_Channel0 */
  hmdma_mdma_channel0_dma1_stream0_tc_0.Instance = MDMA_Channel0;
 8100628:	4b6b      	ldr	r3, [pc, #428]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 810062a:	4a6c      	ldr	r2, [pc, #432]	@ (81007dc <MX_MDMA_Init+0x1d8>)
 810062c:	601a      	str	r2, [r3, #0]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 810062e:	4b6a      	ldr	r3, [pc, #424]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 8100630:	2200      	movs	r2, #0
 8100632:	605a      	str	r2, [r3, #4]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8100634:	4b68      	ldr	r3, [pc, #416]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 8100636:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 810063a:	609a      	str	r2, [r3, #8]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Priority = MDMA_PRIORITY_LOW;
 810063c:	4b66      	ldr	r3, [pc, #408]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 810063e:	2200      	movs	r2, #0
 8100640:	60da      	str	r2, [r3, #12]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8100642:	4b65      	ldr	r3, [pc, #404]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 8100644:	2200      	movs	r2, #0
 8100646:	611a      	str	r2, [r3, #16]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8100648:	4b63      	ldr	r3, [pc, #396]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 810064a:	f44f 7281 	mov.w	r2, #258	@ 0x102
 810064e:	615a      	str	r2, [r3, #20]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8100650:	4b61      	ldr	r3, [pc, #388]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 8100652:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 8100656:	619a      	str	r2, [r3, #24]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8100658:	4b5f      	ldr	r3, [pc, #380]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 810065a:	2210      	movs	r2, #16
 810065c:	61da      	str	r2, [r3, #28]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 810065e:	4b5e      	ldr	r3, [pc, #376]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 8100660:	2240      	movs	r2, #64	@ 0x40
 8100662:	621a      	str	r2, [r3, #32]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8100664:	4b5c      	ldr	r3, [pc, #368]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 8100666:	2200      	movs	r2, #0
 8100668:	625a      	str	r2, [r3, #36]	@ 0x24
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.BufferTransferLength = 512;
 810066a:	4b5b      	ldr	r3, [pc, #364]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 810066c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8100670:	629a      	str	r2, [r3, #40]	@ 0x28
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8100672:	4b59      	ldr	r3, [pc, #356]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 8100674:	2200      	movs	r2, #0
 8100676:	62da      	str	r2, [r3, #44]	@ 0x2c
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestBurst = MDMA_SOURCE_BURST_SINGLE;
 8100678:	4b57      	ldr	r3, [pc, #348]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 810067a:	2200      	movs	r2, #0
 810067c:	631a      	str	r2, [r3, #48]	@ 0x30
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceBlockAddressOffset = 2;
 810067e:	4b56      	ldr	r3, [pc, #344]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 8100680:	2202      	movs	r2, #2
 8100682:	635a      	str	r2, [r3, #52]	@ 0x34
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestBlockAddressOffset = 0;
 8100684:	4b54      	ldr	r3, [pc, #336]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 8100686:	2200      	movs	r2, #0
 8100688:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_MDMA_Init(&hmdma_mdma_channel0_dma1_stream0_tc_0) != HAL_OK)
 810068a:	4853      	ldr	r0, [pc, #332]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 810068c:	f004 fbec 	bl	8104e68 <HAL_MDMA_Init>
 8100690:	4603      	mov	r3, r0
 8100692:	2b00      	cmp	r3, #0
 8100694:	d001      	beq.n	810069a <MX_MDMA_Init+0x96>
  {
    Error_Handler();
 8100696:	f000 f8d9 	bl	810084c <Error_Handler>
  }

  /* Configure post request address and data masks */
  if (HAL_MDMA_ConfigPostRequestMask(&hmdma_mdma_channel0_dma1_stream0_tc_0, 0, 0) != HAL_OK)
 810069a:	2200      	movs	r2, #0
 810069c:	2100      	movs	r1, #0
 810069e:	484e      	ldr	r0, [pc, #312]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 81006a0:	f004 fc2e 	bl	8104f00 <HAL_MDMA_ConfigPostRequestMask>
 81006a4:	4603      	mov	r3, r0
 81006a6:	2b00      	cmp	r3, #0
 81006a8:	d001      	beq.n	81006ae <MX_MDMA_Init+0xaa>
  {
    Error_Handler();
 81006aa:	f000 f8cf 	bl	810084c <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 81006ae:	2300      	movs	r3, #0
 81006b0:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 81006b2:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 81006b6:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 81006b8:	2300      	movs	r3, #0
 81006ba:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 81006bc:	2300      	movs	r3, #0
 81006be:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 81006c0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 81006c4:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 81006c6:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 81006ca:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 81006cc:	2310      	movs	r3, #16
 81006ce:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 81006d0:	2340      	movs	r3, #64	@ 0x40
 81006d2:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 81006d4:	2300      	movs	r3, #0
 81006d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 81006d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 81006dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 81006de:	2300      	movs	r3, #0
 81006e0:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_8BEATS;
 81006e2:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
 81006e6:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 81006e8:	2302      	movs	r3, #2
 81006ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 81006ec:	2300      	movs	r3, #0
 81006ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 81006f0:	2300      	movs	r3, #0
 81006f2:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 81006f4:	2300      	movs	r3, #0
 81006f6:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[0];
 81006f8:	4b39      	ldr	r3, [pc, #228]	@ (81007e0 <MX_MDMA_Init+0x1dc>)
 81006fa:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch6_buf;
 81006fc:	4b39      	ldr	r3, [pc, #228]	@ (81007e4 <MX_MDMA_Init+0x1e0>)
 81006fe:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 8100700:	2302      	movs	r3, #2
 8100702:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 8100704:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8100708:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel0_dma1_stream0_tc_1, &nodeConfig) != HAL_OK)
 810070a:	f107 0308 	add.w	r3, r7, #8
 810070e:	4619      	mov	r1, r3
 8100710:	4835      	ldr	r0, [pc, #212]	@ (81007e8 <MX_MDMA_Init+0x1e4>)
 8100712:	f004 fc47 	bl	8104fa4 <HAL_MDMA_LinkedList_CreateNode>
 8100716:	4603      	mov	r3, r0
 8100718:	2b00      	cmp	r3, #0
 810071a:	d001      	beq.n	8100720 <MX_MDMA_Init+0x11c>
  {
    Error_Handler();
 810071c:	f000 f896 	bl	810084c <Error_Handler>
  /* USER CODE BEGIN mdma_channel0_dma1_stream0_tc_1 */

  /* USER CODE END mdma_channel0_dma1_stream0_tc_1 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel0_dma1_stream0_tc_0, &node_mdma_channel0_dma1_stream0_tc_1, 0) != HAL_OK)
 8100720:	2200      	movs	r2, #0
 8100722:	4931      	ldr	r1, [pc, #196]	@ (81007e8 <MX_MDMA_Init+0x1e4>)
 8100724:	482c      	ldr	r0, [pc, #176]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 8100726:	f004 fd19 	bl	810515c <HAL_MDMA_LinkedList_AddNode>
 810072a:	4603      	mov	r3, r0
 810072c:	2b00      	cmp	r3, #0
 810072e:	d001      	beq.n	8100734 <MX_MDMA_Init+0x130>
  {
    Error_Handler();
 8100730:	f000 f88c 	bl	810084c <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8100734:	2300      	movs	r3, #0
 8100736:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8100738:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 810073c:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 810073e:	2300      	movs	r3, #0
 8100740:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8100742:	2300      	movs	r3, #0
 8100744:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8100746:	f44f 7381 	mov.w	r3, #258	@ 0x102
 810074a:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 810074c:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8100750:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8100752:	2310      	movs	r3, #16
 8100754:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8100756:	2340      	movs	r3, #64	@ 0x40
 8100758:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 810075a:	2300      	movs	r3, #0
 810075c:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 810075e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8100762:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8100764:	2300      	movs	r3, #0
 8100766:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_8BEATS;
 8100768:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
 810076c:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 810076e:	2302      	movs	r3, #2
 8100770:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8100772:	2300      	movs	r3, #0
 8100774:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 8100776:	2300      	movs	r3, #0
 8100778:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 810077a:	2300      	movs	r3, #0
 810077c:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[1];
 810077e:	4b1b      	ldr	r3, [pc, #108]	@ (81007ec <MX_MDMA_Init+0x1e8>)
 8100780:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch5_buf;
 8100782:	4b1b      	ldr	r3, [pc, #108]	@ (81007f0 <MX_MDMA_Init+0x1ec>)
 8100784:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 8100786:	2302      	movs	r3, #2
 8100788:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 810078a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 810078e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel0_dma1_stream0_tc_2, &nodeConfig) != HAL_OK)
 8100790:	f107 0308 	add.w	r3, r7, #8
 8100794:	4619      	mov	r1, r3
 8100796:	4817      	ldr	r0, [pc, #92]	@ (81007f4 <MX_MDMA_Init+0x1f0>)
 8100798:	f004 fc04 	bl	8104fa4 <HAL_MDMA_LinkedList_CreateNode>
 810079c:	4603      	mov	r3, r0
 810079e:	2b00      	cmp	r3, #0
 81007a0:	d001      	beq.n	81007a6 <MX_MDMA_Init+0x1a2>
  {
    Error_Handler();
 81007a2:	f000 f853 	bl	810084c <Error_Handler>
  /* USER CODE BEGIN mdma_channel0_dma1_stream0_tc_2 */

  /* USER CODE END mdma_channel0_dma1_stream0_tc_2 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel0_dma1_stream0_tc_0, &node_mdma_channel0_dma1_stream0_tc_2, 0) != HAL_OK)
 81007a6:	2200      	movs	r2, #0
 81007a8:	4912      	ldr	r1, [pc, #72]	@ (81007f4 <MX_MDMA_Init+0x1f0>)
 81007aa:	480b      	ldr	r0, [pc, #44]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 81007ac:	f004 fcd6 	bl	810515c <HAL_MDMA_LinkedList_AddNode>
 81007b0:	4603      	mov	r3, r0
 81007b2:	2b00      	cmp	r3, #0
 81007b4:	d001      	beq.n	81007ba <MX_MDMA_Init+0x1b6>
  {
    Error_Handler();
 81007b6:	f000 f849 	bl	810084c <Error_Handler>
  }

  /* Make the linked list circular by connecting the last node to the first */
  if (HAL_MDMA_LinkedList_EnableCircularMode(&hmdma_mdma_channel0_dma1_stream0_tc_0) != HAL_OK)
 81007ba:	4807      	ldr	r0, [pc, #28]	@ (81007d8 <MX_MDMA_Init+0x1d4>)
 81007bc:	f004 fd92 	bl	81052e4 <HAL_MDMA_LinkedList_EnableCircularMode>
 81007c0:	4603      	mov	r3, r0
 81007c2:	2b00      	cmp	r3, #0
 81007c4:	d001      	beq.n	81007ca <MX_MDMA_Init+0x1c6>
  {
    Error_Handler();
 81007c6:	f000 f841 	bl	810084c <Error_Handler>
  }

}
 81007ca:	bf00      	nop
 81007cc:	3758      	adds	r7, #88	@ 0x58
 81007ce:	46bd      	mov	sp, r7
 81007d0:	bd80      	pop	{r7, pc}
 81007d2:	bf00      	nop
 81007d4:	58024400 	.word	0x58024400
 81007d8:	10000120 	.word	0x10000120
 81007dc:	52000040 	.word	0x52000040
 81007e0:	10000220 	.word	0x10000220
 81007e4:	10000e20 	.word	0x10000e20
 81007e8:	100001a0 	.word	0x100001a0
 81007ec:	10000222 	.word	0x10000222
 81007f0:	10000a20 	.word	0x10000a20
 81007f4:	100001e0 	.word	0x100001e0

081007f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 81007f8:	b480      	push	{r7}
 81007fa:	b083      	sub	sp, #12
 81007fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 81007fe:	4b12      	ldr	r3, [pc, #72]	@ (8100848 <MX_GPIO_Init+0x50>)
 8100800:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100804:	4a10      	ldr	r2, [pc, #64]	@ (8100848 <MX_GPIO_Init+0x50>)
 8100806:	f043 0302 	orr.w	r3, r3, #2
 810080a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810080e:	4b0e      	ldr	r3, [pc, #56]	@ (8100848 <MX_GPIO_Init+0x50>)
 8100810:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100814:	f003 0302 	and.w	r3, r3, #2
 8100818:	607b      	str	r3, [r7, #4]
 810081a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 810081c:	4b0a      	ldr	r3, [pc, #40]	@ (8100848 <MX_GPIO_Init+0x50>)
 810081e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100822:	4a09      	ldr	r2, [pc, #36]	@ (8100848 <MX_GPIO_Init+0x50>)
 8100824:	f043 0320 	orr.w	r3, r3, #32
 8100828:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810082c:	4b06      	ldr	r3, [pc, #24]	@ (8100848 <MX_GPIO_Init+0x50>)
 810082e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100832:	f003 0320 	and.w	r3, r3, #32
 8100836:	603b      	str	r3, [r7, #0]
 8100838:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 810083a:	bf00      	nop
 810083c:	370c      	adds	r7, #12
 810083e:	46bd      	mov	sp, r7
 8100840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100844:	4770      	bx	lr
 8100846:	bf00      	nop
 8100848:	58024400 	.word	0x58024400

0810084c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 810084c:	b480      	push	{r7}
 810084e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8100850:	b672      	cpsid	i
}
 8100852:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100854:	bf00      	nop
 8100856:	e7fd      	b.n	8100854 <Error_Handler+0x8>

08100858 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100858:	b480      	push	{r7}
 810085a:	b083      	sub	sp, #12
 810085c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810085e:	4b0a      	ldr	r3, [pc, #40]	@ (8100888 <HAL_MspInit+0x30>)
 8100860:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100864:	4a08      	ldr	r2, [pc, #32]	@ (8100888 <HAL_MspInit+0x30>)
 8100866:	f043 0302 	orr.w	r3, r3, #2
 810086a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 810086e:	4b06      	ldr	r3, [pc, #24]	@ (8100888 <HAL_MspInit+0x30>)
 8100870:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100874:	f003 0302 	and.w	r3, r3, #2
 8100878:	607b      	str	r3, [r7, #4]
 810087a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 810087c:	bf00      	nop
 810087e:	370c      	adds	r7, #12
 8100880:	46bd      	mov	sp, r7
 8100882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100886:	4770      	bx	lr
 8100888:	58024400 	.word	0x58024400

0810088c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 810088c:	b580      	push	{r7, lr}
 810088e:	b0bc      	sub	sp, #240	@ 0xf0
 8100890:	af00      	add	r7, sp, #0
 8100892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100894:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8100898:	2200      	movs	r2, #0
 810089a:	601a      	str	r2, [r3, #0]
 810089c:	605a      	str	r2, [r3, #4]
 810089e:	609a      	str	r2, [r3, #8]
 81008a0:	60da      	str	r2, [r3, #12]
 81008a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81008a4:	f107 0318 	add.w	r3, r7, #24
 81008a8:	22c0      	movs	r2, #192	@ 0xc0
 81008aa:	2100      	movs	r1, #0
 81008ac:	4618      	mov	r0, r3
 81008ae:	f007 fda3 	bl	81083f8 <memset>
  if(hadc->Instance==ADC2)
 81008b2:	687b      	ldr	r3, [r7, #4]
 81008b4:	681b      	ldr	r3, [r3, #0]
 81008b6:	4a57      	ldr	r2, [pc, #348]	@ (8100a14 <HAL_ADC_MspInit+0x188>)
 81008b8:	4293      	cmp	r3, r2
 81008ba:	f040 80a7 	bne.w	8100a0c <HAL_ADC_MspInit+0x180>

    /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 81008be:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 81008c2:	f04f 0300 	mov.w	r3, #0
 81008c6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 81008ca:	2304      	movs	r3, #4
 81008cc:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 81008ce:	230a      	movs	r3, #10
 81008d0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 81008d2:	2302      	movs	r3, #2
 81008d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 81008d6:	2302      	movs	r3, #2
 81008d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 81008da:	2302      	movs	r3, #2
 81008dc:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 81008de:	23c0      	movs	r3, #192	@ 0xc0
 81008e0:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 81008e2:	2320      	movs	r3, #32
 81008e4:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 81008e6:	2300      	movs	r3, #0
 81008e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 81008ea:	2300      	movs	r3, #0
 81008ec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81008f0:	f107 0318 	add.w	r3, r7, #24
 81008f4:	4618      	mov	r0, r3
 81008f6:	f005 f881 	bl	81059fc <HAL_RCCEx_PeriphCLKConfig>
 81008fa:	4603      	mov	r3, r0
 81008fc:	2b00      	cmp	r3, #0
 81008fe:	d001      	beq.n	8100904 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8100900:	f7ff ffa4 	bl	810084c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8100904:	4b44      	ldr	r3, [pc, #272]	@ (8100a18 <HAL_ADC_MspInit+0x18c>)
 8100906:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 810090a:	4a43      	ldr	r2, [pc, #268]	@ (8100a18 <HAL_ADC_MspInit+0x18c>)
 810090c:	f043 0320 	orr.w	r3, r3, #32
 8100910:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8100914:	4b40      	ldr	r3, [pc, #256]	@ (8100a18 <HAL_ADC_MspInit+0x18c>)
 8100916:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 810091a:	f003 0320 	and.w	r3, r3, #32
 810091e:	617b      	str	r3, [r7, #20]
 8100920:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8100922:	4b3d      	ldr	r3, [pc, #244]	@ (8100a18 <HAL_ADC_MspInit+0x18c>)
 8100924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100928:	4a3b      	ldr	r2, [pc, #236]	@ (8100a18 <HAL_ADC_MspInit+0x18c>)
 810092a:	f043 0302 	orr.w	r3, r3, #2
 810092e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100932:	4b39      	ldr	r3, [pc, #228]	@ (8100a18 <HAL_ADC_MspInit+0x18c>)
 8100934:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100938:	f003 0302 	and.w	r3, r3, #2
 810093c:	613b      	str	r3, [r7, #16]
 810093e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8100940:	4b35      	ldr	r3, [pc, #212]	@ (8100a18 <HAL_ADC_MspInit+0x18c>)
 8100942:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100946:	4a34      	ldr	r2, [pc, #208]	@ (8100a18 <HAL_ADC_MspInit+0x18c>)
 8100948:	f043 0320 	orr.w	r3, r3, #32
 810094c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100950:	4b31      	ldr	r3, [pc, #196]	@ (8100a18 <HAL_ADC_MspInit+0x18c>)
 8100952:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100956:	f003 0320 	and.w	r3, r3, #32
 810095a:	60fb      	str	r3, [r7, #12]
 810095c:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PB1     ------> ADC2_INP5
    PF14     ------> ADC2_INP6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 810095e:	2302      	movs	r3, #2
 8100960:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8100964:	2303      	movs	r3, #3
 8100966:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810096a:	2300      	movs	r3, #0
 810096c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100970:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8100974:	4619      	mov	r1, r3
 8100976:	4829      	ldr	r0, [pc, #164]	@ (8100a1c <HAL_ADC_MspInit+0x190>)
 8100978:	f004 f8c6 	bl	8104b08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 810097c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8100980:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8100984:	2303      	movs	r3, #3
 8100986:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810098a:	2300      	movs	r3, #0
 810098c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8100990:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8100994:	4619      	mov	r1, r3
 8100996:	4822      	ldr	r0, [pc, #136]	@ (8100a20 <HAL_ADC_MspInit+0x194>)
 8100998:	f004 f8b6 	bl	8104b08 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Stream0;
 810099c:	4b21      	ldr	r3, [pc, #132]	@ (8100a24 <HAL_ADC_MspInit+0x198>)
 810099e:	4a22      	ldr	r2, [pc, #136]	@ (8100a28 <HAL_ADC_MspInit+0x19c>)
 81009a0:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 81009a2:	4b20      	ldr	r3, [pc, #128]	@ (8100a24 <HAL_ADC_MspInit+0x198>)
 81009a4:	220a      	movs	r2, #10
 81009a6:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 81009a8:	4b1e      	ldr	r3, [pc, #120]	@ (8100a24 <HAL_ADC_MspInit+0x198>)
 81009aa:	2200      	movs	r2, #0
 81009ac:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 81009ae:	4b1d      	ldr	r3, [pc, #116]	@ (8100a24 <HAL_ADC_MspInit+0x198>)
 81009b0:	2200      	movs	r2, #0
 81009b2:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 81009b4:	4b1b      	ldr	r3, [pc, #108]	@ (8100a24 <HAL_ADC_MspInit+0x198>)
 81009b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 81009ba:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 81009bc:	4b19      	ldr	r3, [pc, #100]	@ (8100a24 <HAL_ADC_MspInit+0x198>)
 81009be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 81009c2:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 81009c4:	4b17      	ldr	r3, [pc, #92]	@ (8100a24 <HAL_ADC_MspInit+0x198>)
 81009c6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 81009ca:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 81009cc:	4b15      	ldr	r3, [pc, #84]	@ (8100a24 <HAL_ADC_MspInit+0x198>)
 81009ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 81009d2:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 81009d4:	4b13      	ldr	r3, [pc, #76]	@ (8100a24 <HAL_ADC_MspInit+0x198>)
 81009d6:	2200      	movs	r2, #0
 81009d8:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 81009da:	4b12      	ldr	r3, [pc, #72]	@ (8100a24 <HAL_ADC_MspInit+0x198>)
 81009dc:	2200      	movs	r2, #0
 81009de:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 81009e0:	4810      	ldr	r0, [pc, #64]	@ (8100a24 <HAL_ADC_MspInit+0x198>)
 81009e2:	f001 ffbb 	bl	810295c <HAL_DMA_Init>
 81009e6:	4603      	mov	r3, r0
 81009e8:	2b00      	cmp	r3, #0
 81009ea:	d001      	beq.n	81009f0 <HAL_ADC_MspInit+0x164>
    {
      Error_Handler();
 81009ec:	f7ff ff2e 	bl	810084c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 81009f0:	687b      	ldr	r3, [r7, #4]
 81009f2:	4a0c      	ldr	r2, [pc, #48]	@ (8100a24 <HAL_ADC_MspInit+0x198>)
 81009f4:	64da      	str	r2, [r3, #76]	@ 0x4c
 81009f6:	4a0b      	ldr	r2, [pc, #44]	@ (8100a24 <HAL_ADC_MspInit+0x198>)
 81009f8:	687b      	ldr	r3, [r7, #4]
 81009fa:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 81009fc:	2200      	movs	r2, #0
 81009fe:	2100      	movs	r1, #0
 8100a00:	2012      	movs	r0, #18
 8100a02:	f001 ff76 	bl	81028f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8100a06:	2012      	movs	r0, #18
 8100a08:	f001 ff8d 	bl	8102926 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC2_MspInit 1 */

  }

}
 8100a0c:	bf00      	nop
 8100a0e:	37f0      	adds	r7, #240	@ 0xf0
 8100a10:	46bd      	mov	sp, r7
 8100a12:	bd80      	pop	{r7, pc}
 8100a14:	40022100 	.word	0x40022100
 8100a18:	58024400 	.word	0x58024400
 8100a1c:	58020400 	.word	0x58020400
 8100a20:	58021400 	.word	0x58021400
 8100a24:	100000a0 	.word	0x100000a0
 8100a28:	40020010 	.word	0x40020010

08100a2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100a2c:	b480      	push	{r7}
 8100a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8100a30:	bf00      	nop
 8100a32:	e7fd      	b.n	8100a30 <NMI_Handler+0x4>

08100a34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100a34:	b480      	push	{r7}
 8100a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8100a38:	bf00      	nop
 8100a3a:	e7fd      	b.n	8100a38 <HardFault_Handler+0x4>

08100a3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8100a3c:	b480      	push	{r7}
 8100a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8100a40:	bf00      	nop
 8100a42:	e7fd      	b.n	8100a40 <MemManage_Handler+0x4>

08100a44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8100a44:	b480      	push	{r7}
 8100a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8100a48:	bf00      	nop
 8100a4a:	e7fd      	b.n	8100a48 <BusFault_Handler+0x4>

08100a4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8100a4c:	b480      	push	{r7}
 8100a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8100a50:	bf00      	nop
 8100a52:	e7fd      	b.n	8100a50 <UsageFault_Handler+0x4>

08100a54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8100a54:	b480      	push	{r7}
 8100a56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8100a58:	bf00      	nop
 8100a5a:	46bd      	mov	sp, r7
 8100a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a60:	4770      	bx	lr

08100a62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8100a62:	b480      	push	{r7}
 8100a64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8100a66:	bf00      	nop
 8100a68:	46bd      	mov	sp, r7
 8100a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a6e:	4770      	bx	lr

08100a70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8100a70:	b480      	push	{r7}
 8100a72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8100a74:	bf00      	nop
 8100a76:	46bd      	mov	sp, r7
 8100a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a7c:	4770      	bx	lr

08100a7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8100a7e:	b580      	push	{r7, lr}
 8100a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8100a82:	f000 f8d7 	bl	8100c34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8100a86:	bf00      	nop
 8100a88:	bd80      	pop	{r7, pc}
	...

08100a8c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8100a8c:	b580      	push	{r7, lr}
 8100a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8100a90:	4802      	ldr	r0, [pc, #8]	@ (8100a9c <DMA1_Stream0_IRQHandler+0x10>)
 8100a92:	f002 fd27 	bl	81034e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8100a96:	bf00      	nop
 8100a98:	bd80      	pop	{r7, pc}
 8100a9a:	bf00      	nop
 8100a9c:	100000a0 	.word	0x100000a0

08100aa0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8100aa0:	b580      	push	{r7, lr}
 8100aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8100aa4:	4802      	ldr	r0, [pc, #8]	@ (8100ab0 <ADC_IRQHandler+0x10>)
 8100aa6:	f000 fdb9 	bl	810161c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8100aaa:	bf00      	nop
 8100aac:	bd80      	pop	{r7, pc}
 8100aae:	bf00      	nop
 8100ab0:	1000003c 	.word	0x1000003c

08100ab4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100ab4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8100af0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8100ab8:	f7ff fc26 	bl	8100308 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8100abc:	f7ff fc0c 	bl	81002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100ac0:	480c      	ldr	r0, [pc, #48]	@ (8100af4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8100ac2:	490d      	ldr	r1, [pc, #52]	@ (8100af8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8100ac4:	4a0d      	ldr	r2, [pc, #52]	@ (8100afc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8100ac6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100ac8:	e002      	b.n	8100ad0 <LoopCopyDataInit>

08100aca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8100aca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8100acc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8100ace:	3304      	adds	r3, #4

08100ad0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100ad0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8100ad2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8100ad4:	d3f9      	bcc.n	8100aca <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8100ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8100b00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8100ad8:	4c0a      	ldr	r4, [pc, #40]	@ (8100b04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8100ada:	2300      	movs	r3, #0
  b LoopFillZerobss
 8100adc:	e001      	b.n	8100ae2 <LoopFillZerobss>

08100ade <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8100ade:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100ae0:	3204      	adds	r2, #4

08100ae2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8100ae2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8100ae4:	d3fb      	bcc.n	8100ade <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8100ae6:	f007 fc8f 	bl	8108408 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8100aea:	f7ff fc9d 	bl	8100428 <main>
  bx  lr
 8100aee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100af0:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8100af4:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100af8:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 8100afc:	08108488 	.word	0x08108488
  ldr r2, =_sbss
 8100b00:	10000020 	.word	0x10000020
  ldr r4, =_ebss
 8100b04:	1000122c 	.word	0x1000122c

08100b08 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8100b08:	e7fe      	b.n	8100b08 <ADC3_IRQHandler>
	...

08100b0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8100b0c:	b580      	push	{r7, lr}
 8100b0e:	b082      	sub	sp, #8
 8100b10:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8100b12:	4b28      	ldr	r3, [pc, #160]	@ (8100bb4 <HAL_Init+0xa8>)
 8100b14:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100b18:	4a26      	ldr	r2, [pc, #152]	@ (8100bb4 <HAL_Init+0xa8>)
 8100b1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8100b1e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8100b22:	4b24      	ldr	r3, [pc, #144]	@ (8100bb4 <HAL_Init+0xa8>)
 8100b24:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100b28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8100b2c:	603b      	str	r3, [r7, #0]
 8100b2e:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8100b30:	4b21      	ldr	r3, [pc, #132]	@ (8100bb8 <HAL_Init+0xac>)
 8100b32:	681b      	ldr	r3, [r3, #0]
 8100b34:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8100b38:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8100b3c:	4a1e      	ldr	r2, [pc, #120]	@ (8100bb8 <HAL_Init+0xac>)
 8100b3e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8100b42:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8100b44:	4b1c      	ldr	r3, [pc, #112]	@ (8100bb8 <HAL_Init+0xac>)
 8100b46:	681b      	ldr	r3, [r3, #0]
 8100b48:	4a1b      	ldr	r2, [pc, #108]	@ (8100bb8 <HAL_Init+0xac>)
 8100b4a:	f043 0301 	orr.w	r3, r3, #1
 8100b4e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8100b50:	2003      	movs	r0, #3
 8100b52:	f001 fec3 	bl	81028dc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8100b56:	f004 fd8f 	bl	8105678 <HAL_RCC_GetSysClockFreq>
 8100b5a:	4602      	mov	r2, r0
 8100b5c:	4b15      	ldr	r3, [pc, #84]	@ (8100bb4 <HAL_Init+0xa8>)
 8100b5e:	699b      	ldr	r3, [r3, #24]
 8100b60:	0a1b      	lsrs	r3, r3, #8
 8100b62:	f003 030f 	and.w	r3, r3, #15
 8100b66:	4915      	ldr	r1, [pc, #84]	@ (8100bbc <HAL_Init+0xb0>)
 8100b68:	5ccb      	ldrb	r3, [r1, r3]
 8100b6a:	f003 031f 	and.w	r3, r3, #31
 8100b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8100b72:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8100b74:	4b0f      	ldr	r3, [pc, #60]	@ (8100bb4 <HAL_Init+0xa8>)
 8100b76:	699b      	ldr	r3, [r3, #24]
 8100b78:	f003 030f 	and.w	r3, r3, #15
 8100b7c:	4a0f      	ldr	r2, [pc, #60]	@ (8100bbc <HAL_Init+0xb0>)
 8100b7e:	5cd3      	ldrb	r3, [r2, r3]
 8100b80:	f003 031f 	and.w	r3, r3, #31
 8100b84:	687a      	ldr	r2, [r7, #4]
 8100b86:	fa22 f303 	lsr.w	r3, r2, r3
 8100b8a:	4a0d      	ldr	r2, [pc, #52]	@ (8100bc0 <HAL_Init+0xb4>)
 8100b8c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8100b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8100bc0 <HAL_Init+0xb4>)
 8100b90:	681b      	ldr	r3, [r3, #0]
 8100b92:	4a0c      	ldr	r2, [pc, #48]	@ (8100bc4 <HAL_Init+0xb8>)
 8100b94:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8100b96:	2000      	movs	r0, #0
 8100b98:	f000 f816 	bl	8100bc8 <HAL_InitTick>
 8100b9c:	4603      	mov	r3, r0
 8100b9e:	2b00      	cmp	r3, #0
 8100ba0:	d001      	beq.n	8100ba6 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8100ba2:	2301      	movs	r3, #1
 8100ba4:	e002      	b.n	8100bac <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8100ba6:	f7ff fe57 	bl	8100858 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8100baa:	2300      	movs	r3, #0
}
 8100bac:	4618      	mov	r0, r3
 8100bae:	3708      	adds	r7, #8
 8100bb0:	46bd      	mov	sp, r7
 8100bb2:	bd80      	pop	{r7, pc}
 8100bb4:	58024400 	.word	0x58024400
 8100bb8:	40024400 	.word	0x40024400
 8100bbc:	08108468 	.word	0x08108468
 8100bc0:	10000004 	.word	0x10000004
 8100bc4:	10000000 	.word	0x10000000

08100bc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8100bc8:	b580      	push	{r7, lr}
 8100bca:	b082      	sub	sp, #8
 8100bcc:	af00      	add	r7, sp, #0
 8100bce:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8100bd0:	4b15      	ldr	r3, [pc, #84]	@ (8100c28 <HAL_InitTick+0x60>)
 8100bd2:	781b      	ldrb	r3, [r3, #0]
 8100bd4:	2b00      	cmp	r3, #0
 8100bd6:	d101      	bne.n	8100bdc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8100bd8:	2301      	movs	r3, #1
 8100bda:	e021      	b.n	8100c20 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8100bdc:	4b13      	ldr	r3, [pc, #76]	@ (8100c2c <HAL_InitTick+0x64>)
 8100bde:	681a      	ldr	r2, [r3, #0]
 8100be0:	4b11      	ldr	r3, [pc, #68]	@ (8100c28 <HAL_InitTick+0x60>)
 8100be2:	781b      	ldrb	r3, [r3, #0]
 8100be4:	4619      	mov	r1, r3
 8100be6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8100bea:	fbb3 f3f1 	udiv	r3, r3, r1
 8100bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8100bf2:	4618      	mov	r0, r3
 8100bf4:	f001 fea5 	bl	8102942 <HAL_SYSTICK_Config>
 8100bf8:	4603      	mov	r3, r0
 8100bfa:	2b00      	cmp	r3, #0
 8100bfc:	d001      	beq.n	8100c02 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8100bfe:	2301      	movs	r3, #1
 8100c00:	e00e      	b.n	8100c20 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8100c02:	687b      	ldr	r3, [r7, #4]
 8100c04:	2b0f      	cmp	r3, #15
 8100c06:	d80a      	bhi.n	8100c1e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8100c08:	2200      	movs	r2, #0
 8100c0a:	6879      	ldr	r1, [r7, #4]
 8100c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8100c10:	f001 fe6f 	bl	81028f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8100c14:	4a06      	ldr	r2, [pc, #24]	@ (8100c30 <HAL_InitTick+0x68>)
 8100c16:	687b      	ldr	r3, [r7, #4]
 8100c18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8100c1a:	2300      	movs	r3, #0
 8100c1c:	e000      	b.n	8100c20 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8100c1e:	2301      	movs	r3, #1
}
 8100c20:	4618      	mov	r0, r3
 8100c22:	3708      	adds	r7, #8
 8100c24:	46bd      	mov	sp, r7
 8100c26:	bd80      	pop	{r7, pc}
 8100c28:	1000000c 	.word	0x1000000c
 8100c2c:	10000000 	.word	0x10000000
 8100c30:	10000008 	.word	0x10000008

08100c34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8100c34:	b480      	push	{r7}
 8100c36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8100c38:	4b06      	ldr	r3, [pc, #24]	@ (8100c54 <HAL_IncTick+0x20>)
 8100c3a:	781b      	ldrb	r3, [r3, #0]
 8100c3c:	461a      	mov	r2, r3
 8100c3e:	4b06      	ldr	r3, [pc, #24]	@ (8100c58 <HAL_IncTick+0x24>)
 8100c40:	681b      	ldr	r3, [r3, #0]
 8100c42:	4413      	add	r3, r2
 8100c44:	4a04      	ldr	r2, [pc, #16]	@ (8100c58 <HAL_IncTick+0x24>)
 8100c46:	6013      	str	r3, [r2, #0]
}
 8100c48:	bf00      	nop
 8100c4a:	46bd      	mov	sp, r7
 8100c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c50:	4770      	bx	lr
 8100c52:	bf00      	nop
 8100c54:	1000000c 	.word	0x1000000c
 8100c58:	10001228 	.word	0x10001228

08100c5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8100c5c:	b480      	push	{r7}
 8100c5e:	af00      	add	r7, sp, #0
  return uwTick;
 8100c60:	4b03      	ldr	r3, [pc, #12]	@ (8100c70 <HAL_GetTick+0x14>)
 8100c62:	681b      	ldr	r3, [r3, #0]
}
 8100c64:	4618      	mov	r0, r3
 8100c66:	46bd      	mov	sp, r7
 8100c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c6c:	4770      	bx	lr
 8100c6e:	bf00      	nop
 8100c70:	10001228 	.word	0x10001228

08100c74 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8100c74:	b480      	push	{r7}
 8100c76:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8100c78:	4b03      	ldr	r3, [pc, #12]	@ (8100c88 <HAL_GetREVID+0x14>)
 8100c7a:	681b      	ldr	r3, [r3, #0]
 8100c7c:	0c1b      	lsrs	r3, r3, #16
}
 8100c7e:	4618      	mov	r0, r3
 8100c80:	46bd      	mov	sp, r7
 8100c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c86:	4770      	bx	lr
 8100c88:	5c001000 	.word	0x5c001000

08100c8c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8100c8c:	b480      	push	{r7}
 8100c8e:	b083      	sub	sp, #12
 8100c90:	af00      	add	r7, sp, #0
 8100c92:	6078      	str	r0, [r7, #4]
 8100c94:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8100c96:	687b      	ldr	r3, [r7, #4]
 8100c98:	689b      	ldr	r3, [r3, #8]
 8100c9a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8100c9e:	683b      	ldr	r3, [r7, #0]
 8100ca0:	431a      	orrs	r2, r3
 8100ca2:	687b      	ldr	r3, [r7, #4]
 8100ca4:	609a      	str	r2, [r3, #8]
}
 8100ca6:	bf00      	nop
 8100ca8:	370c      	adds	r7, #12
 8100caa:	46bd      	mov	sp, r7
 8100cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100cb0:	4770      	bx	lr

08100cb2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8100cb2:	b480      	push	{r7}
 8100cb4:	b083      	sub	sp, #12
 8100cb6:	af00      	add	r7, sp, #0
 8100cb8:	6078      	str	r0, [r7, #4]
 8100cba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8100cbc:	687b      	ldr	r3, [r7, #4]
 8100cbe:	689b      	ldr	r3, [r3, #8]
 8100cc0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8100cc4:	683b      	ldr	r3, [r7, #0]
 8100cc6:	431a      	orrs	r2, r3
 8100cc8:	687b      	ldr	r3, [r7, #4]
 8100cca:	609a      	str	r2, [r3, #8]
}
 8100ccc:	bf00      	nop
 8100cce:	370c      	adds	r7, #12
 8100cd0:	46bd      	mov	sp, r7
 8100cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100cd6:	4770      	bx	lr

08100cd8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8100cd8:	b480      	push	{r7}
 8100cda:	b083      	sub	sp, #12
 8100cdc:	af00      	add	r7, sp, #0
 8100cde:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8100ce0:	687b      	ldr	r3, [r7, #4]
 8100ce2:	689b      	ldr	r3, [r3, #8]
 8100ce4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8100ce8:	4618      	mov	r0, r3
 8100cea:	370c      	adds	r7, #12
 8100cec:	46bd      	mov	sp, r7
 8100cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100cf2:	4770      	bx	lr

08100cf4 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8100cf4:	b480      	push	{r7}
 8100cf6:	b087      	sub	sp, #28
 8100cf8:	af00      	add	r7, sp, #0
 8100cfa:	6078      	str	r0, [r7, #4]
 8100cfc:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8100cfe:	683b      	ldr	r3, [r7, #0]
 8100d00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8100d04:	2b00      	cmp	r3, #0
 8100d06:	d107      	bne.n	8100d18 <LL_ADC_SetChannelPreselection+0x24>
 8100d08:	683b      	ldr	r3, [r7, #0]
 8100d0a:	0e9b      	lsrs	r3, r3, #26
 8100d0c:	f003 031f 	and.w	r3, r3, #31
 8100d10:	2201      	movs	r2, #1
 8100d12:	fa02 f303 	lsl.w	r3, r2, r3
 8100d16:	e015      	b.n	8100d44 <LL_ADC_SetChannelPreselection+0x50>
 8100d18:	683b      	ldr	r3, [r7, #0]
 8100d1a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8100d1c:	693b      	ldr	r3, [r7, #16]
 8100d1e:	fa93 f3a3 	rbit	r3, r3
 8100d22:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8100d24:	68fb      	ldr	r3, [r7, #12]
 8100d26:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8100d28:	697b      	ldr	r3, [r7, #20]
 8100d2a:	2b00      	cmp	r3, #0
 8100d2c:	d101      	bne.n	8100d32 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8100d2e:	2320      	movs	r3, #32
 8100d30:	e003      	b.n	8100d3a <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8100d32:	697b      	ldr	r3, [r7, #20]
 8100d34:	fab3 f383 	clz	r3, r3
 8100d38:	b2db      	uxtb	r3, r3
 8100d3a:	f003 031f 	and.w	r3, r3, #31
 8100d3e:	2201      	movs	r2, #1
 8100d40:	fa02 f303 	lsl.w	r3, r2, r3
 8100d44:	687a      	ldr	r2, [r7, #4]
 8100d46:	69d2      	ldr	r2, [r2, #28]
 8100d48:	431a      	orrs	r2, r3
 8100d4a:	687b      	ldr	r3, [r7, #4]
 8100d4c:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8100d4e:	bf00      	nop
 8100d50:	371c      	adds	r7, #28
 8100d52:	46bd      	mov	sp, r7
 8100d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d58:	4770      	bx	lr

08100d5a <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8100d5a:	b480      	push	{r7}
 8100d5c:	b087      	sub	sp, #28
 8100d5e:	af00      	add	r7, sp, #0
 8100d60:	60f8      	str	r0, [r7, #12]
 8100d62:	60b9      	str	r1, [r7, #8]
 8100d64:	607a      	str	r2, [r7, #4]
 8100d66:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8100d68:	68fb      	ldr	r3, [r7, #12]
 8100d6a:	3360      	adds	r3, #96	@ 0x60
 8100d6c:	461a      	mov	r2, r3
 8100d6e:	68bb      	ldr	r3, [r7, #8]
 8100d70:	009b      	lsls	r3, r3, #2
 8100d72:	4413      	add	r3, r2
 8100d74:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8100d76:	697b      	ldr	r3, [r7, #20]
 8100d78:	681b      	ldr	r3, [r3, #0]
 8100d7a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8100d7e:	687b      	ldr	r3, [r7, #4]
 8100d80:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8100d84:	683b      	ldr	r3, [r7, #0]
 8100d86:	430b      	orrs	r3, r1
 8100d88:	431a      	orrs	r2, r3
 8100d8a:	697b      	ldr	r3, [r7, #20]
 8100d8c:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8100d8e:	bf00      	nop
 8100d90:	371c      	adds	r7, #28
 8100d92:	46bd      	mov	sp, r7
 8100d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d98:	4770      	bx	lr

08100d9a <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8100d9a:	b480      	push	{r7}
 8100d9c:	b085      	sub	sp, #20
 8100d9e:	af00      	add	r7, sp, #0
 8100da0:	60f8      	str	r0, [r7, #12]
 8100da2:	60b9      	str	r1, [r7, #8]
 8100da4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8100da6:	68fb      	ldr	r3, [r7, #12]
 8100da8:	691b      	ldr	r3, [r3, #16]
 8100daa:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8100dae:	68bb      	ldr	r3, [r7, #8]
 8100db0:	f003 031f 	and.w	r3, r3, #31
 8100db4:	6879      	ldr	r1, [r7, #4]
 8100db6:	fa01 f303 	lsl.w	r3, r1, r3
 8100dba:	431a      	orrs	r2, r3
 8100dbc:	68fb      	ldr	r3, [r7, #12]
 8100dbe:	611a      	str	r2, [r3, #16]
}
 8100dc0:	bf00      	nop
 8100dc2:	3714      	adds	r7, #20
 8100dc4:	46bd      	mov	sp, r7
 8100dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100dca:	4770      	bx	lr

08100dcc <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8100dcc:	b480      	push	{r7}
 8100dce:	b087      	sub	sp, #28
 8100dd0:	af00      	add	r7, sp, #0
 8100dd2:	60f8      	str	r0, [r7, #12]
 8100dd4:	60b9      	str	r1, [r7, #8]
 8100dd6:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8100dd8:	68fb      	ldr	r3, [r7, #12]
 8100dda:	3360      	adds	r3, #96	@ 0x60
 8100ddc:	461a      	mov	r2, r3
 8100dde:	68bb      	ldr	r3, [r7, #8]
 8100de0:	009b      	lsls	r3, r3, #2
 8100de2:	4413      	add	r3, r2
 8100de4:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8100de6:	697b      	ldr	r3, [r7, #20]
 8100de8:	681b      	ldr	r3, [r3, #0]
 8100dea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8100dee:	687b      	ldr	r3, [r7, #4]
 8100df0:	431a      	orrs	r2, r3
 8100df2:	697b      	ldr	r3, [r7, #20]
 8100df4:	601a      	str	r2, [r3, #0]
  }
}
 8100df6:	bf00      	nop
 8100df8:	371c      	adds	r7, #28
 8100dfa:	46bd      	mov	sp, r7
 8100dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e00:	4770      	bx	lr

08100e02 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8100e02:	b480      	push	{r7}
 8100e04:	b083      	sub	sp, #12
 8100e06:	af00      	add	r7, sp, #0
 8100e08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8100e0a:	687b      	ldr	r3, [r7, #4]
 8100e0c:	68db      	ldr	r3, [r3, #12]
 8100e0e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8100e12:	2b00      	cmp	r3, #0
 8100e14:	d101      	bne.n	8100e1a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8100e16:	2301      	movs	r3, #1
 8100e18:	e000      	b.n	8100e1c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8100e1a:	2300      	movs	r3, #0
}
 8100e1c:	4618      	mov	r0, r3
 8100e1e:	370c      	adds	r7, #12
 8100e20:	46bd      	mov	sp, r7
 8100e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e26:	4770      	bx	lr

08100e28 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8100e28:	b480      	push	{r7}
 8100e2a:	b087      	sub	sp, #28
 8100e2c:	af00      	add	r7, sp, #0
 8100e2e:	60f8      	str	r0, [r7, #12]
 8100e30:	60b9      	str	r1, [r7, #8]
 8100e32:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8100e34:	68fb      	ldr	r3, [r7, #12]
 8100e36:	3330      	adds	r3, #48	@ 0x30
 8100e38:	461a      	mov	r2, r3
 8100e3a:	68bb      	ldr	r3, [r7, #8]
 8100e3c:	0a1b      	lsrs	r3, r3, #8
 8100e3e:	009b      	lsls	r3, r3, #2
 8100e40:	f003 030c 	and.w	r3, r3, #12
 8100e44:	4413      	add	r3, r2
 8100e46:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8100e48:	697b      	ldr	r3, [r7, #20]
 8100e4a:	681a      	ldr	r2, [r3, #0]
 8100e4c:	68bb      	ldr	r3, [r7, #8]
 8100e4e:	f003 031f 	and.w	r3, r3, #31
 8100e52:	211f      	movs	r1, #31
 8100e54:	fa01 f303 	lsl.w	r3, r1, r3
 8100e58:	43db      	mvns	r3, r3
 8100e5a:	401a      	ands	r2, r3
 8100e5c:	687b      	ldr	r3, [r7, #4]
 8100e5e:	0e9b      	lsrs	r3, r3, #26
 8100e60:	f003 011f 	and.w	r1, r3, #31
 8100e64:	68bb      	ldr	r3, [r7, #8]
 8100e66:	f003 031f 	and.w	r3, r3, #31
 8100e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8100e6e:	431a      	orrs	r2, r3
 8100e70:	697b      	ldr	r3, [r7, #20]
 8100e72:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8100e74:	bf00      	nop
 8100e76:	371c      	adds	r7, #28
 8100e78:	46bd      	mov	sp, r7
 8100e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e7e:	4770      	bx	lr

08100e80 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8100e80:	b480      	push	{r7}
 8100e82:	b083      	sub	sp, #12
 8100e84:	af00      	add	r7, sp, #0
 8100e86:	6078      	str	r0, [r7, #4]
 8100e88:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8100e8a:	687b      	ldr	r3, [r7, #4]
 8100e8c:	68db      	ldr	r3, [r3, #12]
 8100e8e:	f023 0203 	bic.w	r2, r3, #3
 8100e92:	683b      	ldr	r3, [r7, #0]
 8100e94:	431a      	orrs	r2, r3
 8100e96:	687b      	ldr	r3, [r7, #4]
 8100e98:	60da      	str	r2, [r3, #12]
}
 8100e9a:	bf00      	nop
 8100e9c:	370c      	adds	r7, #12
 8100e9e:	46bd      	mov	sp, r7
 8100ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ea4:	4770      	bx	lr

08100ea6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8100ea6:	b480      	push	{r7}
 8100ea8:	b083      	sub	sp, #12
 8100eaa:	af00      	add	r7, sp, #0
 8100eac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8100eae:	687b      	ldr	r3, [r7, #4]
 8100eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8100eb2:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8100eb6:	2b00      	cmp	r3, #0
 8100eb8:	d101      	bne.n	8100ebe <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8100eba:	2301      	movs	r3, #1
 8100ebc:	e000      	b.n	8100ec0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8100ebe:	2300      	movs	r3, #0
}
 8100ec0:	4618      	mov	r0, r3
 8100ec2:	370c      	adds	r7, #12
 8100ec4:	46bd      	mov	sp, r7
 8100ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100eca:	4770      	bx	lr

08100ecc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8100ecc:	b480      	push	{r7}
 8100ece:	b087      	sub	sp, #28
 8100ed0:	af00      	add	r7, sp, #0
 8100ed2:	60f8      	str	r0, [r7, #12]
 8100ed4:	60b9      	str	r1, [r7, #8]
 8100ed6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8100ed8:	68fb      	ldr	r3, [r7, #12]
 8100eda:	3314      	adds	r3, #20
 8100edc:	461a      	mov	r2, r3
 8100ede:	68bb      	ldr	r3, [r7, #8]
 8100ee0:	0e5b      	lsrs	r3, r3, #25
 8100ee2:	009b      	lsls	r3, r3, #2
 8100ee4:	f003 0304 	and.w	r3, r3, #4
 8100ee8:	4413      	add	r3, r2
 8100eea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8100eec:	697b      	ldr	r3, [r7, #20]
 8100eee:	681a      	ldr	r2, [r3, #0]
 8100ef0:	68bb      	ldr	r3, [r7, #8]
 8100ef2:	0d1b      	lsrs	r3, r3, #20
 8100ef4:	f003 031f 	and.w	r3, r3, #31
 8100ef8:	2107      	movs	r1, #7
 8100efa:	fa01 f303 	lsl.w	r3, r1, r3
 8100efe:	43db      	mvns	r3, r3
 8100f00:	401a      	ands	r2, r3
 8100f02:	68bb      	ldr	r3, [r7, #8]
 8100f04:	0d1b      	lsrs	r3, r3, #20
 8100f06:	f003 031f 	and.w	r3, r3, #31
 8100f0a:	6879      	ldr	r1, [r7, #4]
 8100f0c:	fa01 f303 	lsl.w	r3, r1, r3
 8100f10:	431a      	orrs	r2, r3
 8100f12:	697b      	ldr	r3, [r7, #20]
 8100f14:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8100f16:	bf00      	nop
 8100f18:	371c      	adds	r7, #28
 8100f1a:	46bd      	mov	sp, r7
 8100f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f20:	4770      	bx	lr
	...

08100f24 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8100f24:	b480      	push	{r7}
 8100f26:	b085      	sub	sp, #20
 8100f28:	af00      	add	r7, sp, #0
 8100f2a:	60f8      	str	r0, [r7, #12]
 8100f2c:	60b9      	str	r1, [r7, #8]
 8100f2e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8100f30:	68fb      	ldr	r3, [r7, #12]
 8100f32:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8100f36:	68bb      	ldr	r3, [r7, #8]
 8100f38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8100f3c:	43db      	mvns	r3, r3
 8100f3e:	401a      	ands	r2, r3
 8100f40:	687b      	ldr	r3, [r7, #4]
 8100f42:	f003 0318 	and.w	r3, r3, #24
 8100f46:	4908      	ldr	r1, [pc, #32]	@ (8100f68 <LL_ADC_SetChannelSingleDiff+0x44>)
 8100f48:	40d9      	lsrs	r1, r3
 8100f4a:	68bb      	ldr	r3, [r7, #8]
 8100f4c:	400b      	ands	r3, r1
 8100f4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8100f52:	431a      	orrs	r2, r3
 8100f54:	68fb      	ldr	r3, [r7, #12]
 8100f56:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8100f5a:	bf00      	nop
 8100f5c:	3714      	adds	r7, #20
 8100f5e:	46bd      	mov	sp, r7
 8100f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f64:	4770      	bx	lr
 8100f66:	bf00      	nop
 8100f68:	000fffff 	.word	0x000fffff

08100f6c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8100f6c:	b480      	push	{r7}
 8100f6e:	b083      	sub	sp, #12
 8100f70:	af00      	add	r7, sp, #0
 8100f72:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8100f74:	687b      	ldr	r3, [r7, #4]
 8100f76:	689b      	ldr	r3, [r3, #8]
 8100f78:	f003 031f 	and.w	r3, r3, #31
}
 8100f7c:	4618      	mov	r0, r3
 8100f7e:	370c      	adds	r7, #12
 8100f80:	46bd      	mov	sp, r7
 8100f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f86:	4770      	bx	lr

08100f88 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8100f88:	b480      	push	{r7}
 8100f8a:	b083      	sub	sp, #12
 8100f8c:	af00      	add	r7, sp, #0
 8100f8e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8100f90:	687b      	ldr	r3, [r7, #4]
 8100f92:	689b      	ldr	r3, [r3, #8]
 8100f94:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8100f98:	4618      	mov	r0, r3
 8100f9a:	370c      	adds	r7, #12
 8100f9c:	46bd      	mov	sp, r7
 8100f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100fa2:	4770      	bx	lr

08100fa4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8100fa4:	b480      	push	{r7}
 8100fa6:	b083      	sub	sp, #12
 8100fa8:	af00      	add	r7, sp, #0
 8100faa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8100fac:	687b      	ldr	r3, [r7, #4]
 8100fae:	689b      	ldr	r3, [r3, #8]
 8100fb0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8100fb4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8100fb8:	687a      	ldr	r2, [r7, #4]
 8100fba:	6093      	str	r3, [r2, #8]
}
 8100fbc:	bf00      	nop
 8100fbe:	370c      	adds	r7, #12
 8100fc0:	46bd      	mov	sp, r7
 8100fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100fc6:	4770      	bx	lr

08100fc8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8100fc8:	b480      	push	{r7}
 8100fca:	b083      	sub	sp, #12
 8100fcc:	af00      	add	r7, sp, #0
 8100fce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8100fd0:	687b      	ldr	r3, [r7, #4]
 8100fd2:	689b      	ldr	r3, [r3, #8]
 8100fd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8100fd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8100fdc:	d101      	bne.n	8100fe2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8100fde:	2301      	movs	r3, #1
 8100fe0:	e000      	b.n	8100fe4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8100fe2:	2300      	movs	r3, #0
}
 8100fe4:	4618      	mov	r0, r3
 8100fe6:	370c      	adds	r7, #12
 8100fe8:	46bd      	mov	sp, r7
 8100fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100fee:	4770      	bx	lr

08100ff0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8100ff0:	b480      	push	{r7}
 8100ff2:	b083      	sub	sp, #12
 8100ff4:	af00      	add	r7, sp, #0
 8100ff6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8100ff8:	687b      	ldr	r3, [r7, #4]
 8100ffa:	689b      	ldr	r3, [r3, #8]
 8100ffc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8101000:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8101004:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8101008:	687b      	ldr	r3, [r7, #4]
 810100a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 810100c:	bf00      	nop
 810100e:	370c      	adds	r7, #12
 8101010:	46bd      	mov	sp, r7
 8101012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101016:	4770      	bx	lr

08101018 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8101018:	b480      	push	{r7}
 810101a:	b083      	sub	sp, #12
 810101c:	af00      	add	r7, sp, #0
 810101e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8101020:	687b      	ldr	r3, [r7, #4]
 8101022:	689b      	ldr	r3, [r3, #8]
 8101024:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8101028:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810102c:	d101      	bne.n	8101032 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 810102e:	2301      	movs	r3, #1
 8101030:	e000      	b.n	8101034 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8101032:	2300      	movs	r3, #0
}
 8101034:	4618      	mov	r0, r3
 8101036:	370c      	adds	r7, #12
 8101038:	46bd      	mov	sp, r7
 810103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810103e:	4770      	bx	lr

08101040 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8101040:	b480      	push	{r7}
 8101042:	b083      	sub	sp, #12
 8101044:	af00      	add	r7, sp, #0
 8101046:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8101048:	687b      	ldr	r3, [r7, #4]
 810104a:	689b      	ldr	r3, [r3, #8]
 810104c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8101050:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8101054:	f043 0201 	orr.w	r2, r3, #1
 8101058:	687b      	ldr	r3, [r7, #4]
 810105a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 810105c:	bf00      	nop
 810105e:	370c      	adds	r7, #12
 8101060:	46bd      	mov	sp, r7
 8101062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101066:	4770      	bx	lr

08101068 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8101068:	b480      	push	{r7}
 810106a:	b083      	sub	sp, #12
 810106c:	af00      	add	r7, sp, #0
 810106e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8101070:	687b      	ldr	r3, [r7, #4]
 8101072:	689b      	ldr	r3, [r3, #8]
 8101074:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8101078:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 810107c:	f043 0202 	orr.w	r2, r3, #2
 8101080:	687b      	ldr	r3, [r7, #4]
 8101082:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8101084:	bf00      	nop
 8101086:	370c      	adds	r7, #12
 8101088:	46bd      	mov	sp, r7
 810108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810108e:	4770      	bx	lr

08101090 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8101090:	b480      	push	{r7}
 8101092:	b083      	sub	sp, #12
 8101094:	af00      	add	r7, sp, #0
 8101096:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8101098:	687b      	ldr	r3, [r7, #4]
 810109a:	689b      	ldr	r3, [r3, #8]
 810109c:	f003 0301 	and.w	r3, r3, #1
 81010a0:	2b01      	cmp	r3, #1
 81010a2:	d101      	bne.n	81010a8 <LL_ADC_IsEnabled+0x18>
 81010a4:	2301      	movs	r3, #1
 81010a6:	e000      	b.n	81010aa <LL_ADC_IsEnabled+0x1a>
 81010a8:	2300      	movs	r3, #0
}
 81010aa:	4618      	mov	r0, r3
 81010ac:	370c      	adds	r7, #12
 81010ae:	46bd      	mov	sp, r7
 81010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010b4:	4770      	bx	lr

081010b6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 81010b6:	b480      	push	{r7}
 81010b8:	b083      	sub	sp, #12
 81010ba:	af00      	add	r7, sp, #0
 81010bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 81010be:	687b      	ldr	r3, [r7, #4]
 81010c0:	689b      	ldr	r3, [r3, #8]
 81010c2:	f003 0302 	and.w	r3, r3, #2
 81010c6:	2b02      	cmp	r3, #2
 81010c8:	d101      	bne.n	81010ce <LL_ADC_IsDisableOngoing+0x18>
 81010ca:	2301      	movs	r3, #1
 81010cc:	e000      	b.n	81010d0 <LL_ADC_IsDisableOngoing+0x1a>
 81010ce:	2300      	movs	r3, #0
}
 81010d0:	4618      	mov	r0, r3
 81010d2:	370c      	adds	r7, #12
 81010d4:	46bd      	mov	sp, r7
 81010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010da:	4770      	bx	lr

081010dc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 81010dc:	b480      	push	{r7}
 81010de:	b083      	sub	sp, #12
 81010e0:	af00      	add	r7, sp, #0
 81010e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 81010e4:	687b      	ldr	r3, [r7, #4]
 81010e6:	689b      	ldr	r3, [r3, #8]
 81010e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 81010ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 81010f0:	f043 0204 	orr.w	r2, r3, #4
 81010f4:	687b      	ldr	r3, [r7, #4]
 81010f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 81010f8:	bf00      	nop
 81010fa:	370c      	adds	r7, #12
 81010fc:	46bd      	mov	sp, r7
 81010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101102:	4770      	bx	lr

08101104 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8101104:	b480      	push	{r7}
 8101106:	b083      	sub	sp, #12
 8101108:	af00      	add	r7, sp, #0
 810110a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 810110c:	687b      	ldr	r3, [r7, #4]
 810110e:	689b      	ldr	r3, [r3, #8]
 8101110:	f003 0304 	and.w	r3, r3, #4
 8101114:	2b04      	cmp	r3, #4
 8101116:	d101      	bne.n	810111c <LL_ADC_REG_IsConversionOngoing+0x18>
 8101118:	2301      	movs	r3, #1
 810111a:	e000      	b.n	810111e <LL_ADC_REG_IsConversionOngoing+0x1a>
 810111c:	2300      	movs	r3, #0
}
 810111e:	4618      	mov	r0, r3
 8101120:	370c      	adds	r7, #12
 8101122:	46bd      	mov	sp, r7
 8101124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101128:	4770      	bx	lr

0810112a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 810112a:	b480      	push	{r7}
 810112c:	b083      	sub	sp, #12
 810112e:	af00      	add	r7, sp, #0
 8101130:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8101132:	687b      	ldr	r3, [r7, #4]
 8101134:	689b      	ldr	r3, [r3, #8]
 8101136:	f003 0308 	and.w	r3, r3, #8
 810113a:	2b08      	cmp	r3, #8
 810113c:	d101      	bne.n	8101142 <LL_ADC_INJ_IsConversionOngoing+0x18>
 810113e:	2301      	movs	r3, #1
 8101140:	e000      	b.n	8101144 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8101142:	2300      	movs	r3, #0
}
 8101144:	4618      	mov	r0, r3
 8101146:	370c      	adds	r7, #12
 8101148:	46bd      	mov	sp, r7
 810114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810114e:	4770      	bx	lr

08101150 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8101150:	b590      	push	{r4, r7, lr}
 8101152:	b089      	sub	sp, #36	@ 0x24
 8101154:	af00      	add	r7, sp, #0
 8101156:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8101158:	2300      	movs	r3, #0
 810115a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 810115c:	2300      	movs	r3, #0
 810115e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8101160:	687b      	ldr	r3, [r7, #4]
 8101162:	2b00      	cmp	r3, #0
 8101164:	d101      	bne.n	810116a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8101166:	2301      	movs	r3, #1
 8101168:	e18f      	b.n	810148a <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 810116a:	687b      	ldr	r3, [r7, #4]
 810116c:	68db      	ldr	r3, [r3, #12]
 810116e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8101170:	687b      	ldr	r3, [r7, #4]
 8101172:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101174:	2b00      	cmp	r3, #0
 8101176:	d109      	bne.n	810118c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8101178:	6878      	ldr	r0, [r7, #4]
 810117a:	f7ff fb87 	bl	810088c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 810117e:	687b      	ldr	r3, [r7, #4]
 8101180:	2200      	movs	r2, #0
 8101182:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8101184:	687b      	ldr	r3, [r7, #4]
 8101186:	2200      	movs	r2, #0
 8101188:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 810118c:	687b      	ldr	r3, [r7, #4]
 810118e:	681b      	ldr	r3, [r3, #0]
 8101190:	4618      	mov	r0, r3
 8101192:	f7ff ff19 	bl	8100fc8 <LL_ADC_IsDeepPowerDownEnabled>
 8101196:	4603      	mov	r3, r0
 8101198:	2b00      	cmp	r3, #0
 810119a:	d004      	beq.n	81011a6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 810119c:	687b      	ldr	r3, [r7, #4]
 810119e:	681b      	ldr	r3, [r3, #0]
 81011a0:	4618      	mov	r0, r3
 81011a2:	f7ff feff 	bl	8100fa4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 81011a6:	687b      	ldr	r3, [r7, #4]
 81011a8:	681b      	ldr	r3, [r3, #0]
 81011aa:	4618      	mov	r0, r3
 81011ac:	f7ff ff34 	bl	8101018 <LL_ADC_IsInternalRegulatorEnabled>
 81011b0:	4603      	mov	r3, r0
 81011b2:	2b00      	cmp	r3, #0
 81011b4:	d114      	bne.n	81011e0 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 81011b6:	687b      	ldr	r3, [r7, #4]
 81011b8:	681b      	ldr	r3, [r3, #0]
 81011ba:	4618      	mov	r0, r3
 81011bc:	f7ff ff18 	bl	8100ff0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 81011c0:	4b88      	ldr	r3, [pc, #544]	@ (81013e4 <HAL_ADC_Init+0x294>)
 81011c2:	681b      	ldr	r3, [r3, #0]
 81011c4:	099b      	lsrs	r3, r3, #6
 81011c6:	4a88      	ldr	r2, [pc, #544]	@ (81013e8 <HAL_ADC_Init+0x298>)
 81011c8:	fba2 2303 	umull	r2, r3, r2, r3
 81011cc:	099b      	lsrs	r3, r3, #6
 81011ce:	3301      	adds	r3, #1
 81011d0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 81011d2:	e002      	b.n	81011da <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 81011d4:	68bb      	ldr	r3, [r7, #8]
 81011d6:	3b01      	subs	r3, #1
 81011d8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 81011da:	68bb      	ldr	r3, [r7, #8]
 81011dc:	2b00      	cmp	r3, #0
 81011de:	d1f9      	bne.n	81011d4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 81011e0:	687b      	ldr	r3, [r7, #4]
 81011e2:	681b      	ldr	r3, [r3, #0]
 81011e4:	4618      	mov	r0, r3
 81011e6:	f7ff ff17 	bl	8101018 <LL_ADC_IsInternalRegulatorEnabled>
 81011ea:	4603      	mov	r3, r0
 81011ec:	2b00      	cmp	r3, #0
 81011ee:	d10d      	bne.n	810120c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81011f0:	687b      	ldr	r3, [r7, #4]
 81011f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81011f4:	f043 0210 	orr.w	r2, r3, #16
 81011f8:	687b      	ldr	r3, [r7, #4]
 81011fa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 81011fc:	687b      	ldr	r3, [r7, #4]
 81011fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101200:	f043 0201 	orr.w	r2, r3, #1
 8101204:	687b      	ldr	r3, [r7, #4]
 8101206:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8101208:	2301      	movs	r3, #1
 810120a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 810120c:	687b      	ldr	r3, [r7, #4]
 810120e:	681b      	ldr	r3, [r3, #0]
 8101210:	4618      	mov	r0, r3
 8101212:	f7ff ff77 	bl	8101104 <LL_ADC_REG_IsConversionOngoing>
 8101216:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8101218:	687b      	ldr	r3, [r7, #4]
 810121a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810121c:	f003 0310 	and.w	r3, r3, #16
 8101220:	2b00      	cmp	r3, #0
 8101222:	f040 8129 	bne.w	8101478 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8101226:	697b      	ldr	r3, [r7, #20]
 8101228:	2b00      	cmp	r3, #0
 810122a:	f040 8125 	bne.w	8101478 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 810122e:	687b      	ldr	r3, [r7, #4]
 8101230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101232:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8101236:	f043 0202 	orr.w	r2, r3, #2
 810123a:	687b      	ldr	r3, [r7, #4]
 810123c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 810123e:	687b      	ldr	r3, [r7, #4]
 8101240:	681b      	ldr	r3, [r3, #0]
 8101242:	4618      	mov	r0, r3
 8101244:	f7ff ff24 	bl	8101090 <LL_ADC_IsEnabled>
 8101248:	4603      	mov	r3, r0
 810124a:	2b00      	cmp	r3, #0
 810124c:	d136      	bne.n	81012bc <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 810124e:	687b      	ldr	r3, [r7, #4]
 8101250:	681b      	ldr	r3, [r3, #0]
 8101252:	4a66      	ldr	r2, [pc, #408]	@ (81013ec <HAL_ADC_Init+0x29c>)
 8101254:	4293      	cmp	r3, r2
 8101256:	d004      	beq.n	8101262 <HAL_ADC_Init+0x112>
 8101258:	687b      	ldr	r3, [r7, #4]
 810125a:	681b      	ldr	r3, [r3, #0]
 810125c:	4a64      	ldr	r2, [pc, #400]	@ (81013f0 <HAL_ADC_Init+0x2a0>)
 810125e:	4293      	cmp	r3, r2
 8101260:	d10e      	bne.n	8101280 <HAL_ADC_Init+0x130>
 8101262:	4862      	ldr	r0, [pc, #392]	@ (81013ec <HAL_ADC_Init+0x29c>)
 8101264:	f7ff ff14 	bl	8101090 <LL_ADC_IsEnabled>
 8101268:	4604      	mov	r4, r0
 810126a:	4861      	ldr	r0, [pc, #388]	@ (81013f0 <HAL_ADC_Init+0x2a0>)
 810126c:	f7ff ff10 	bl	8101090 <LL_ADC_IsEnabled>
 8101270:	4603      	mov	r3, r0
 8101272:	4323      	orrs	r3, r4
 8101274:	2b00      	cmp	r3, #0
 8101276:	bf0c      	ite	eq
 8101278:	2301      	moveq	r3, #1
 810127a:	2300      	movne	r3, #0
 810127c:	b2db      	uxtb	r3, r3
 810127e:	e008      	b.n	8101292 <HAL_ADC_Init+0x142>
 8101280:	485c      	ldr	r0, [pc, #368]	@ (81013f4 <HAL_ADC_Init+0x2a4>)
 8101282:	f7ff ff05 	bl	8101090 <LL_ADC_IsEnabled>
 8101286:	4603      	mov	r3, r0
 8101288:	2b00      	cmp	r3, #0
 810128a:	bf0c      	ite	eq
 810128c:	2301      	moveq	r3, #1
 810128e:	2300      	movne	r3, #0
 8101290:	b2db      	uxtb	r3, r3
 8101292:	2b00      	cmp	r3, #0
 8101294:	d012      	beq.n	81012bc <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8101296:	687b      	ldr	r3, [r7, #4]
 8101298:	681b      	ldr	r3, [r3, #0]
 810129a:	4a54      	ldr	r2, [pc, #336]	@ (81013ec <HAL_ADC_Init+0x29c>)
 810129c:	4293      	cmp	r3, r2
 810129e:	d004      	beq.n	81012aa <HAL_ADC_Init+0x15a>
 81012a0:	687b      	ldr	r3, [r7, #4]
 81012a2:	681b      	ldr	r3, [r3, #0]
 81012a4:	4a52      	ldr	r2, [pc, #328]	@ (81013f0 <HAL_ADC_Init+0x2a0>)
 81012a6:	4293      	cmp	r3, r2
 81012a8:	d101      	bne.n	81012ae <HAL_ADC_Init+0x15e>
 81012aa:	4a53      	ldr	r2, [pc, #332]	@ (81013f8 <HAL_ADC_Init+0x2a8>)
 81012ac:	e000      	b.n	81012b0 <HAL_ADC_Init+0x160>
 81012ae:	4a53      	ldr	r2, [pc, #332]	@ (81013fc <HAL_ADC_Init+0x2ac>)
 81012b0:	687b      	ldr	r3, [r7, #4]
 81012b2:	685b      	ldr	r3, [r3, #4]
 81012b4:	4619      	mov	r1, r3
 81012b6:	4610      	mov	r0, r2
 81012b8:	f7ff fce8 	bl	8100c8c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 81012bc:	f7ff fcda 	bl	8100c74 <HAL_GetREVID>
 81012c0:	4603      	mov	r3, r0
 81012c2:	f241 0203 	movw	r2, #4099	@ 0x1003
 81012c6:	4293      	cmp	r3, r2
 81012c8:	d914      	bls.n	81012f4 <HAL_ADC_Init+0x1a4>
 81012ca:	687b      	ldr	r3, [r7, #4]
 81012cc:	689b      	ldr	r3, [r3, #8]
 81012ce:	2b10      	cmp	r3, #16
 81012d0:	d110      	bne.n	81012f4 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 81012d2:	687b      	ldr	r3, [r7, #4]
 81012d4:	7d5b      	ldrb	r3, [r3, #21]
 81012d6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 81012d8:	687b      	ldr	r3, [r7, #4]
 81012da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 81012dc:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 81012de:	687b      	ldr	r3, [r7, #4]
 81012e0:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 81012e2:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 81012e4:	687b      	ldr	r3, [r7, #4]
 81012e6:	7f1b      	ldrb	r3, [r3, #28]
 81012e8:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 81012ea:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 81012ec:	f043 030c 	orr.w	r3, r3, #12
 81012f0:	61bb      	str	r3, [r7, #24]
 81012f2:	e00d      	b.n	8101310 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 81012f4:	687b      	ldr	r3, [r7, #4]
 81012f6:	7d5b      	ldrb	r3, [r3, #21]
 81012f8:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 81012fa:	687b      	ldr	r3, [r7, #4]
 81012fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 81012fe:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8101300:	687b      	ldr	r3, [r7, #4]
 8101302:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8101304:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8101306:	687b      	ldr	r3, [r7, #4]
 8101308:	7f1b      	ldrb	r3, [r3, #28]
 810130a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 810130c:	4313      	orrs	r3, r2
 810130e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8101310:	687b      	ldr	r3, [r7, #4]
 8101312:	7f1b      	ldrb	r3, [r3, #28]
 8101314:	2b01      	cmp	r3, #1
 8101316:	d106      	bne.n	8101326 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8101318:	687b      	ldr	r3, [r7, #4]
 810131a:	6a1b      	ldr	r3, [r3, #32]
 810131c:	3b01      	subs	r3, #1
 810131e:	045b      	lsls	r3, r3, #17
 8101320:	69ba      	ldr	r2, [r7, #24]
 8101322:	4313      	orrs	r3, r2
 8101324:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8101326:	687b      	ldr	r3, [r7, #4]
 8101328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810132a:	2b00      	cmp	r3, #0
 810132c:	d009      	beq.n	8101342 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 810132e:	687b      	ldr	r3, [r7, #4]
 8101330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8101332:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8101336:	687b      	ldr	r3, [r7, #4]
 8101338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810133a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 810133c:	69ba      	ldr	r2, [r7, #24]
 810133e:	4313      	orrs	r3, r2
 8101340:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8101342:	687b      	ldr	r3, [r7, #4]
 8101344:	681b      	ldr	r3, [r3, #0]
 8101346:	68da      	ldr	r2, [r3, #12]
 8101348:	4b2d      	ldr	r3, [pc, #180]	@ (8101400 <HAL_ADC_Init+0x2b0>)
 810134a:	4013      	ands	r3, r2
 810134c:	687a      	ldr	r2, [r7, #4]
 810134e:	6812      	ldr	r2, [r2, #0]
 8101350:	69b9      	ldr	r1, [r7, #24]
 8101352:	430b      	orrs	r3, r1
 8101354:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8101356:	687b      	ldr	r3, [r7, #4]
 8101358:	681b      	ldr	r3, [r3, #0]
 810135a:	4618      	mov	r0, r3
 810135c:	f7ff fed2 	bl	8101104 <LL_ADC_REG_IsConversionOngoing>
 8101360:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8101362:	687b      	ldr	r3, [r7, #4]
 8101364:	681b      	ldr	r3, [r3, #0]
 8101366:	4618      	mov	r0, r3
 8101368:	f7ff fedf 	bl	810112a <LL_ADC_INJ_IsConversionOngoing>
 810136c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 810136e:	693b      	ldr	r3, [r7, #16]
 8101370:	2b00      	cmp	r3, #0
 8101372:	d15f      	bne.n	8101434 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8101374:	68fb      	ldr	r3, [r7, #12]
 8101376:	2b00      	cmp	r3, #0
 8101378:	d15c      	bne.n	8101434 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 810137a:	687b      	ldr	r3, [r7, #4]
 810137c:	7d1b      	ldrb	r3, [r3, #20]
 810137e:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8101380:	687b      	ldr	r3, [r7, #4]
 8101382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8101384:	4313      	orrs	r3, r2
 8101386:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8101388:	687b      	ldr	r3, [r7, #4]
 810138a:	681b      	ldr	r3, [r3, #0]
 810138c:	68db      	ldr	r3, [r3, #12]
 810138e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8101392:	f023 0303 	bic.w	r3, r3, #3
 8101396:	687a      	ldr	r2, [r7, #4]
 8101398:	6812      	ldr	r2, [r2, #0]
 810139a:	69b9      	ldr	r1, [r7, #24]
 810139c:	430b      	orrs	r3, r1
 810139e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 81013a0:	687b      	ldr	r3, [r7, #4]
 81013a2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 81013a6:	2b01      	cmp	r3, #1
 81013a8:	d12e      	bne.n	8101408 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 81013aa:	687b      	ldr	r3, [r7, #4]
 81013ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81013ae:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 81013b0:	687b      	ldr	r3, [r7, #4]
 81013b2:	681b      	ldr	r3, [r3, #0]
 81013b4:	691a      	ldr	r2, [r3, #16]
 81013b6:	4b13      	ldr	r3, [pc, #76]	@ (8101404 <HAL_ADC_Init+0x2b4>)
 81013b8:	4013      	ands	r3, r2
 81013ba:	687a      	ldr	r2, [r7, #4]
 81013bc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 81013be:	3a01      	subs	r2, #1
 81013c0:	0411      	lsls	r1, r2, #16
 81013c2:	687a      	ldr	r2, [r7, #4]
 81013c4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 81013c6:	4311      	orrs	r1, r2
 81013c8:	687a      	ldr	r2, [r7, #4]
 81013ca:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 81013cc:	4311      	orrs	r1, r2
 81013ce:	687a      	ldr	r2, [r7, #4]
 81013d0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 81013d2:	430a      	orrs	r2, r1
 81013d4:	431a      	orrs	r2, r3
 81013d6:	687b      	ldr	r3, [r7, #4]
 81013d8:	681b      	ldr	r3, [r3, #0]
 81013da:	f042 0201 	orr.w	r2, r2, #1
 81013de:	611a      	str	r2, [r3, #16]
 81013e0:	e01a      	b.n	8101418 <HAL_ADC_Init+0x2c8>
 81013e2:	bf00      	nop
 81013e4:	10000000 	.word	0x10000000
 81013e8:	053e2d63 	.word	0x053e2d63
 81013ec:	40022000 	.word	0x40022000
 81013f0:	40022100 	.word	0x40022100
 81013f4:	58026000 	.word	0x58026000
 81013f8:	40022300 	.word	0x40022300
 81013fc:	58026300 	.word	0x58026300
 8101400:	fff0c003 	.word	0xfff0c003
 8101404:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8101408:	687b      	ldr	r3, [r7, #4]
 810140a:	681b      	ldr	r3, [r3, #0]
 810140c:	691a      	ldr	r2, [r3, #16]
 810140e:	687b      	ldr	r3, [r7, #4]
 8101410:	681b      	ldr	r3, [r3, #0]
 8101412:	f022 0201 	bic.w	r2, r2, #1
 8101416:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8101418:	687b      	ldr	r3, [r7, #4]
 810141a:	681b      	ldr	r3, [r3, #0]
 810141c:	691b      	ldr	r3, [r3, #16]
 810141e:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8101422:	687b      	ldr	r3, [r7, #4]
 8101424:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8101426:	687b      	ldr	r3, [r7, #4]
 8101428:	681b      	ldr	r3, [r3, #0]
 810142a:	430a      	orrs	r2, r1
 810142c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 810142e:	6878      	ldr	r0, [r7, #4]
 8101430:	f000 ffb0 	bl	8102394 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8101434:	687b      	ldr	r3, [r7, #4]
 8101436:	68db      	ldr	r3, [r3, #12]
 8101438:	2b01      	cmp	r3, #1
 810143a:	d10c      	bne.n	8101456 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 810143c:	687b      	ldr	r3, [r7, #4]
 810143e:	681b      	ldr	r3, [r3, #0]
 8101440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101442:	f023 010f 	bic.w	r1, r3, #15
 8101446:	687b      	ldr	r3, [r7, #4]
 8101448:	699b      	ldr	r3, [r3, #24]
 810144a:	1e5a      	subs	r2, r3, #1
 810144c:	687b      	ldr	r3, [r7, #4]
 810144e:	681b      	ldr	r3, [r3, #0]
 8101450:	430a      	orrs	r2, r1
 8101452:	631a      	str	r2, [r3, #48]	@ 0x30
 8101454:	e007      	b.n	8101466 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8101456:	687b      	ldr	r3, [r7, #4]
 8101458:	681b      	ldr	r3, [r3, #0]
 810145a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 810145c:	687b      	ldr	r3, [r7, #4]
 810145e:	681b      	ldr	r3, [r3, #0]
 8101460:	f022 020f 	bic.w	r2, r2, #15
 8101464:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8101466:	687b      	ldr	r3, [r7, #4]
 8101468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810146a:	f023 0303 	bic.w	r3, r3, #3
 810146e:	f043 0201 	orr.w	r2, r3, #1
 8101472:	687b      	ldr	r3, [r7, #4]
 8101474:	655a      	str	r2, [r3, #84]	@ 0x54
 8101476:	e007      	b.n	8101488 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8101478:	687b      	ldr	r3, [r7, #4]
 810147a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810147c:	f043 0210 	orr.w	r2, r3, #16
 8101480:	687b      	ldr	r3, [r7, #4]
 8101482:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8101484:	2301      	movs	r3, #1
 8101486:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8101488:	7ffb      	ldrb	r3, [r7, #31]
}
 810148a:	4618      	mov	r0, r3
 810148c:	3724      	adds	r7, #36	@ 0x24
 810148e:	46bd      	mov	sp, r7
 8101490:	bd90      	pop	{r4, r7, pc}
 8101492:	bf00      	nop

08101494 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8101494:	b580      	push	{r7, lr}
 8101496:	b086      	sub	sp, #24
 8101498:	af00      	add	r7, sp, #0
 810149a:	60f8      	str	r0, [r7, #12]
 810149c:	60b9      	str	r1, [r7, #8]
 810149e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 81014a0:	68fb      	ldr	r3, [r7, #12]
 81014a2:	681b      	ldr	r3, [r3, #0]
 81014a4:	4a56      	ldr	r2, [pc, #344]	@ (8101600 <HAL_ADC_Start_DMA+0x16c>)
 81014a6:	4293      	cmp	r3, r2
 81014a8:	d004      	beq.n	81014b4 <HAL_ADC_Start_DMA+0x20>
 81014aa:	68fb      	ldr	r3, [r7, #12]
 81014ac:	681b      	ldr	r3, [r3, #0]
 81014ae:	4a55      	ldr	r2, [pc, #340]	@ (8101604 <HAL_ADC_Start_DMA+0x170>)
 81014b0:	4293      	cmp	r3, r2
 81014b2:	d101      	bne.n	81014b8 <HAL_ADC_Start_DMA+0x24>
 81014b4:	4b54      	ldr	r3, [pc, #336]	@ (8101608 <HAL_ADC_Start_DMA+0x174>)
 81014b6:	e000      	b.n	81014ba <HAL_ADC_Start_DMA+0x26>
 81014b8:	4b54      	ldr	r3, [pc, #336]	@ (810160c <HAL_ADC_Start_DMA+0x178>)
 81014ba:	4618      	mov	r0, r3
 81014bc:	f7ff fd56 	bl	8100f6c <LL_ADC_GetMultimode>
 81014c0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 81014c2:	68fb      	ldr	r3, [r7, #12]
 81014c4:	681b      	ldr	r3, [r3, #0]
 81014c6:	4618      	mov	r0, r3
 81014c8:	f7ff fe1c 	bl	8101104 <LL_ADC_REG_IsConversionOngoing>
 81014cc:	4603      	mov	r3, r0
 81014ce:	2b00      	cmp	r3, #0
 81014d0:	f040 808e 	bne.w	81015f0 <HAL_ADC_Start_DMA+0x15c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 81014d4:	68fb      	ldr	r3, [r7, #12]
 81014d6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 81014da:	2b01      	cmp	r3, #1
 81014dc:	d101      	bne.n	81014e2 <HAL_ADC_Start_DMA+0x4e>
 81014de:	2302      	movs	r3, #2
 81014e0:	e089      	b.n	81015f6 <HAL_ADC_Start_DMA+0x162>
 81014e2:	68fb      	ldr	r3, [r7, #12]
 81014e4:	2201      	movs	r2, #1
 81014e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 81014ea:	693b      	ldr	r3, [r7, #16]
 81014ec:	2b00      	cmp	r3, #0
 81014ee:	d005      	beq.n	81014fc <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 81014f0:	693b      	ldr	r3, [r7, #16]
 81014f2:	2b05      	cmp	r3, #5
 81014f4:	d002      	beq.n	81014fc <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 81014f6:	693b      	ldr	r3, [r7, #16]
 81014f8:	2b09      	cmp	r3, #9
 81014fa:	d172      	bne.n	81015e2 <HAL_ADC_Start_DMA+0x14e>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 81014fc:	68f8      	ldr	r0, [r7, #12]
 81014fe:	f000 fdcb 	bl	8102098 <ADC_Enable>
 8101502:	4603      	mov	r3, r0
 8101504:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8101506:	7dfb      	ldrb	r3, [r7, #23]
 8101508:	2b00      	cmp	r3, #0
 810150a:	d165      	bne.n	81015d8 <HAL_ADC_Start_DMA+0x144>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 810150c:	68fb      	ldr	r3, [r7, #12]
 810150e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101510:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8101514:	f023 0301 	bic.w	r3, r3, #1
 8101518:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 810151c:	68fb      	ldr	r3, [r7, #12]
 810151e:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8101520:	68fb      	ldr	r3, [r7, #12]
 8101522:	681b      	ldr	r3, [r3, #0]
 8101524:	4a37      	ldr	r2, [pc, #220]	@ (8101604 <HAL_ADC_Start_DMA+0x170>)
 8101526:	4293      	cmp	r3, r2
 8101528:	d002      	beq.n	8101530 <HAL_ADC_Start_DMA+0x9c>
 810152a:	68fb      	ldr	r3, [r7, #12]
 810152c:	681b      	ldr	r3, [r3, #0]
 810152e:	e000      	b.n	8101532 <HAL_ADC_Start_DMA+0x9e>
 8101530:	4b33      	ldr	r3, [pc, #204]	@ (8101600 <HAL_ADC_Start_DMA+0x16c>)
 8101532:	68fa      	ldr	r2, [r7, #12]
 8101534:	6812      	ldr	r2, [r2, #0]
 8101536:	4293      	cmp	r3, r2
 8101538:	d002      	beq.n	8101540 <HAL_ADC_Start_DMA+0xac>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 810153a:	693b      	ldr	r3, [r7, #16]
 810153c:	2b00      	cmp	r3, #0
 810153e:	d105      	bne.n	810154c <HAL_ADC_Start_DMA+0xb8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8101540:	68fb      	ldr	r3, [r7, #12]
 8101542:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101544:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8101548:	68fb      	ldr	r3, [r7, #12]
 810154a:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 810154c:	68fb      	ldr	r3, [r7, #12]
 810154e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101550:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8101554:	2b00      	cmp	r3, #0
 8101556:	d006      	beq.n	8101566 <HAL_ADC_Start_DMA+0xd2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8101558:	68fb      	ldr	r3, [r7, #12]
 810155a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810155c:	f023 0206 	bic.w	r2, r3, #6
 8101560:	68fb      	ldr	r3, [r7, #12]
 8101562:	659a      	str	r2, [r3, #88]	@ 0x58
 8101564:	e002      	b.n	810156c <HAL_ADC_Start_DMA+0xd8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8101566:	68fb      	ldr	r3, [r7, #12]
 8101568:	2200      	movs	r2, #0
 810156a:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 810156c:	68fb      	ldr	r3, [r7, #12]
 810156e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8101570:	4a27      	ldr	r2, [pc, #156]	@ (8101610 <HAL_ADC_Start_DMA+0x17c>)
 8101572:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8101574:	68fb      	ldr	r3, [r7, #12]
 8101576:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8101578:	4a26      	ldr	r2, [pc, #152]	@ (8101614 <HAL_ADC_Start_DMA+0x180>)
 810157a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 810157c:	68fb      	ldr	r3, [r7, #12]
 810157e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8101580:	4a25      	ldr	r2, [pc, #148]	@ (8101618 <HAL_ADC_Start_DMA+0x184>)
 8101582:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8101584:	68fb      	ldr	r3, [r7, #12]
 8101586:	681b      	ldr	r3, [r3, #0]
 8101588:	221c      	movs	r2, #28
 810158a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 810158c:	68fb      	ldr	r3, [r7, #12]
 810158e:	2200      	movs	r2, #0
 8101590:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8101594:	68fb      	ldr	r3, [r7, #12]
 8101596:	681b      	ldr	r3, [r3, #0]
 8101598:	685a      	ldr	r2, [r3, #4]
 810159a:	68fb      	ldr	r3, [r7, #12]
 810159c:	681b      	ldr	r3, [r3, #0]
 810159e:	f042 0210 	orr.w	r2, r2, #16
 81015a2:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 81015a4:	68fb      	ldr	r3, [r7, #12]
 81015a6:	681a      	ldr	r2, [r3, #0]
 81015a8:	68fb      	ldr	r3, [r7, #12]
 81015aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81015ac:	4619      	mov	r1, r3
 81015ae:	4610      	mov	r0, r2
 81015b0:	f7ff fc66 	bl	8100e80 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 81015b4:	68fb      	ldr	r3, [r7, #12]
 81015b6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 81015b8:	68fb      	ldr	r3, [r7, #12]
 81015ba:	681b      	ldr	r3, [r3, #0]
 81015bc:	3340      	adds	r3, #64	@ 0x40
 81015be:	4619      	mov	r1, r3
 81015c0:	68ba      	ldr	r2, [r7, #8]
 81015c2:	687b      	ldr	r3, [r7, #4]
 81015c4:	f001 fd24 	bl	8103010 <HAL_DMA_Start_IT>
 81015c8:	4603      	mov	r3, r0
 81015ca:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 81015cc:	68fb      	ldr	r3, [r7, #12]
 81015ce:	681b      	ldr	r3, [r3, #0]
 81015d0:	4618      	mov	r0, r3
 81015d2:	f7ff fd83 	bl	81010dc <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 81015d6:	e00d      	b.n	81015f4 <HAL_ADC_Start_DMA+0x160>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 81015d8:	68fb      	ldr	r3, [r7, #12]
 81015da:	2200      	movs	r2, #0
 81015dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 81015e0:	e008      	b.n	81015f4 <HAL_ADC_Start_DMA+0x160>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 81015e2:	2301      	movs	r3, #1
 81015e4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 81015e6:	68fb      	ldr	r3, [r7, #12]
 81015e8:	2200      	movs	r2, #0
 81015ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 81015ee:	e001      	b.n	81015f4 <HAL_ADC_Start_DMA+0x160>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 81015f0:	2302      	movs	r3, #2
 81015f2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 81015f4:	7dfb      	ldrb	r3, [r7, #23]
}
 81015f6:	4618      	mov	r0, r3
 81015f8:	3718      	adds	r7, #24
 81015fa:	46bd      	mov	sp, r7
 81015fc:	bd80      	pop	{r7, pc}
 81015fe:	bf00      	nop
 8101600:	40022000 	.word	0x40022000
 8101604:	40022100 	.word	0x40022100
 8101608:	40022300 	.word	0x40022300
 810160c:	58026300 	.word	0x58026300
 8101610:	0810226b 	.word	0x0810226b
 8101614:	08102343 	.word	0x08102343
 8101618:	0810235f 	.word	0x0810235f

0810161c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 810161c:	b580      	push	{r7, lr}
 810161e:	b08a      	sub	sp, #40	@ 0x28
 8101620:	af00      	add	r7, sp, #0
 8101622:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8101624:	2300      	movs	r3, #0
 8101626:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8101628:	687b      	ldr	r3, [r7, #4]
 810162a:	681b      	ldr	r3, [r3, #0]
 810162c:	681b      	ldr	r3, [r3, #0]
 810162e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8101630:	687b      	ldr	r3, [r7, #4]
 8101632:	681b      	ldr	r3, [r3, #0]
 8101634:	685b      	ldr	r3, [r3, #4]
 8101636:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8101638:	687b      	ldr	r3, [r7, #4]
 810163a:	681b      	ldr	r3, [r3, #0]
 810163c:	4a87      	ldr	r2, [pc, #540]	@ (810185c <HAL_ADC_IRQHandler+0x240>)
 810163e:	4293      	cmp	r3, r2
 8101640:	d004      	beq.n	810164c <HAL_ADC_IRQHandler+0x30>
 8101642:	687b      	ldr	r3, [r7, #4]
 8101644:	681b      	ldr	r3, [r3, #0]
 8101646:	4a86      	ldr	r2, [pc, #536]	@ (8101860 <HAL_ADC_IRQHandler+0x244>)
 8101648:	4293      	cmp	r3, r2
 810164a:	d101      	bne.n	8101650 <HAL_ADC_IRQHandler+0x34>
 810164c:	4b85      	ldr	r3, [pc, #532]	@ (8101864 <HAL_ADC_IRQHandler+0x248>)
 810164e:	e000      	b.n	8101652 <HAL_ADC_IRQHandler+0x36>
 8101650:	4b85      	ldr	r3, [pc, #532]	@ (8101868 <HAL_ADC_IRQHandler+0x24c>)
 8101652:	4618      	mov	r0, r3
 8101654:	f7ff fc8a 	bl	8100f6c <LL_ADC_GetMultimode>
 8101658:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 810165a:	69fb      	ldr	r3, [r7, #28]
 810165c:	f003 0302 	and.w	r3, r3, #2
 8101660:	2b00      	cmp	r3, #0
 8101662:	d017      	beq.n	8101694 <HAL_ADC_IRQHandler+0x78>
 8101664:	69bb      	ldr	r3, [r7, #24]
 8101666:	f003 0302 	and.w	r3, r3, #2
 810166a:	2b00      	cmp	r3, #0
 810166c:	d012      	beq.n	8101694 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 810166e:	687b      	ldr	r3, [r7, #4]
 8101670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101672:	f003 0310 	and.w	r3, r3, #16
 8101676:	2b00      	cmp	r3, #0
 8101678:	d105      	bne.n	8101686 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 810167a:	687b      	ldr	r3, [r7, #4]
 810167c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810167e:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8101682:	687b      	ldr	r3, [r7, #4]
 8101684:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8101686:	6878      	ldr	r0, [r7, #4]
 8101688:	f001 f84e 	bl	8102728 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 810168c:	687b      	ldr	r3, [r7, #4]
 810168e:	681b      	ldr	r3, [r3, #0]
 8101690:	2202      	movs	r2, #2
 8101692:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8101694:	69fb      	ldr	r3, [r7, #28]
 8101696:	f003 0304 	and.w	r3, r3, #4
 810169a:	2b00      	cmp	r3, #0
 810169c:	d004      	beq.n	81016a8 <HAL_ADC_IRQHandler+0x8c>
 810169e:	69bb      	ldr	r3, [r7, #24]
 81016a0:	f003 0304 	and.w	r3, r3, #4
 81016a4:	2b00      	cmp	r3, #0
 81016a6:	d10a      	bne.n	81016be <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 81016a8:	69fb      	ldr	r3, [r7, #28]
 81016aa:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 81016ae:	2b00      	cmp	r3, #0
 81016b0:	f000 8083 	beq.w	81017ba <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 81016b4:	69bb      	ldr	r3, [r7, #24]
 81016b6:	f003 0308 	and.w	r3, r3, #8
 81016ba:	2b00      	cmp	r3, #0
 81016bc:	d07d      	beq.n	81017ba <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 81016be:	687b      	ldr	r3, [r7, #4]
 81016c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81016c2:	f003 0310 	and.w	r3, r3, #16
 81016c6:	2b00      	cmp	r3, #0
 81016c8:	d105      	bne.n	81016d6 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 81016ca:	687b      	ldr	r3, [r7, #4]
 81016cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81016ce:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 81016d2:	687b      	ldr	r3, [r7, #4]
 81016d4:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 81016d6:	687b      	ldr	r3, [r7, #4]
 81016d8:	681b      	ldr	r3, [r3, #0]
 81016da:	4618      	mov	r0, r3
 81016dc:	f7ff fb91 	bl	8100e02 <LL_ADC_REG_IsTriggerSourceSWStart>
 81016e0:	4603      	mov	r3, r0
 81016e2:	2b00      	cmp	r3, #0
 81016e4:	d062      	beq.n	81017ac <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 81016e6:	687b      	ldr	r3, [r7, #4]
 81016e8:	681b      	ldr	r3, [r3, #0]
 81016ea:	4a5d      	ldr	r2, [pc, #372]	@ (8101860 <HAL_ADC_IRQHandler+0x244>)
 81016ec:	4293      	cmp	r3, r2
 81016ee:	d002      	beq.n	81016f6 <HAL_ADC_IRQHandler+0xda>
 81016f0:	687b      	ldr	r3, [r7, #4]
 81016f2:	681b      	ldr	r3, [r3, #0]
 81016f4:	e000      	b.n	81016f8 <HAL_ADC_IRQHandler+0xdc>
 81016f6:	4b59      	ldr	r3, [pc, #356]	@ (810185c <HAL_ADC_IRQHandler+0x240>)
 81016f8:	687a      	ldr	r2, [r7, #4]
 81016fa:	6812      	ldr	r2, [r2, #0]
 81016fc:	4293      	cmp	r3, r2
 81016fe:	d008      	beq.n	8101712 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8101700:	697b      	ldr	r3, [r7, #20]
 8101702:	2b00      	cmp	r3, #0
 8101704:	d005      	beq.n	8101712 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8101706:	697b      	ldr	r3, [r7, #20]
 8101708:	2b05      	cmp	r3, #5
 810170a:	d002      	beq.n	8101712 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 810170c:	697b      	ldr	r3, [r7, #20]
 810170e:	2b09      	cmp	r3, #9
 8101710:	d104      	bne.n	810171c <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8101712:	687b      	ldr	r3, [r7, #4]
 8101714:	681b      	ldr	r3, [r3, #0]
 8101716:	68db      	ldr	r3, [r3, #12]
 8101718:	623b      	str	r3, [r7, #32]
 810171a:	e00c      	b.n	8101736 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 810171c:	687b      	ldr	r3, [r7, #4]
 810171e:	681b      	ldr	r3, [r3, #0]
 8101720:	4a4f      	ldr	r2, [pc, #316]	@ (8101860 <HAL_ADC_IRQHandler+0x244>)
 8101722:	4293      	cmp	r3, r2
 8101724:	d002      	beq.n	810172c <HAL_ADC_IRQHandler+0x110>
 8101726:	687b      	ldr	r3, [r7, #4]
 8101728:	681b      	ldr	r3, [r3, #0]
 810172a:	e000      	b.n	810172e <HAL_ADC_IRQHandler+0x112>
 810172c:	4b4b      	ldr	r3, [pc, #300]	@ (810185c <HAL_ADC_IRQHandler+0x240>)
 810172e:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8101730:	693b      	ldr	r3, [r7, #16]
 8101732:	68db      	ldr	r3, [r3, #12]
 8101734:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8101736:	6a3b      	ldr	r3, [r7, #32]
 8101738:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 810173c:	2b00      	cmp	r3, #0
 810173e:	d135      	bne.n	81017ac <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8101740:	687b      	ldr	r3, [r7, #4]
 8101742:	681b      	ldr	r3, [r3, #0]
 8101744:	681b      	ldr	r3, [r3, #0]
 8101746:	f003 0308 	and.w	r3, r3, #8
 810174a:	2b08      	cmp	r3, #8
 810174c:	d12e      	bne.n	81017ac <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 810174e:	687b      	ldr	r3, [r7, #4]
 8101750:	681b      	ldr	r3, [r3, #0]
 8101752:	4618      	mov	r0, r3
 8101754:	f7ff fcd6 	bl	8101104 <LL_ADC_REG_IsConversionOngoing>
 8101758:	4603      	mov	r3, r0
 810175a:	2b00      	cmp	r3, #0
 810175c:	d11a      	bne.n	8101794 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 810175e:	687b      	ldr	r3, [r7, #4]
 8101760:	681b      	ldr	r3, [r3, #0]
 8101762:	685a      	ldr	r2, [r3, #4]
 8101764:	687b      	ldr	r3, [r7, #4]
 8101766:	681b      	ldr	r3, [r3, #0]
 8101768:	f022 020c 	bic.w	r2, r2, #12
 810176c:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 810176e:	687b      	ldr	r3, [r7, #4]
 8101770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101772:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8101776:	687b      	ldr	r3, [r7, #4]
 8101778:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 810177a:	687b      	ldr	r3, [r7, #4]
 810177c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810177e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8101782:	2b00      	cmp	r3, #0
 8101784:	d112      	bne.n	81017ac <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8101786:	687b      	ldr	r3, [r7, #4]
 8101788:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810178a:	f043 0201 	orr.w	r2, r3, #1
 810178e:	687b      	ldr	r3, [r7, #4]
 8101790:	655a      	str	r2, [r3, #84]	@ 0x54
 8101792:	e00b      	b.n	81017ac <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8101794:	687b      	ldr	r3, [r7, #4]
 8101796:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101798:	f043 0210 	orr.w	r2, r3, #16
 810179c:	687b      	ldr	r3, [r7, #4]
 810179e:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 81017a0:	687b      	ldr	r3, [r7, #4]
 81017a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81017a4:	f043 0201 	orr.w	r2, r3, #1
 81017a8:	687b      	ldr	r3, [r7, #4]
 81017aa:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 81017ac:	6878      	ldr	r0, [r7, #4]
 81017ae:	f7fe fe03 	bl	81003b8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 81017b2:	687b      	ldr	r3, [r7, #4]
 81017b4:	681b      	ldr	r3, [r3, #0]
 81017b6:	220c      	movs	r2, #12
 81017b8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 81017ba:	69fb      	ldr	r3, [r7, #28]
 81017bc:	f003 0320 	and.w	r3, r3, #32
 81017c0:	2b00      	cmp	r3, #0
 81017c2:	d004      	beq.n	81017ce <HAL_ADC_IRQHandler+0x1b2>
 81017c4:	69bb      	ldr	r3, [r7, #24]
 81017c6:	f003 0320 	and.w	r3, r3, #32
 81017ca:	2b00      	cmp	r3, #0
 81017cc:	d10b      	bne.n	81017e6 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 81017ce:	69fb      	ldr	r3, [r7, #28]
 81017d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 81017d4:	2b00      	cmp	r3, #0
 81017d6:	f000 80a0 	beq.w	810191a <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 81017da:	69bb      	ldr	r3, [r7, #24]
 81017dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 81017e0:	2b00      	cmp	r3, #0
 81017e2:	f000 809a 	beq.w	810191a <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 81017e6:	687b      	ldr	r3, [r7, #4]
 81017e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81017ea:	f003 0310 	and.w	r3, r3, #16
 81017ee:	2b00      	cmp	r3, #0
 81017f0:	d105      	bne.n	81017fe <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 81017f2:	687b      	ldr	r3, [r7, #4]
 81017f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81017f6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 81017fa:	687b      	ldr	r3, [r7, #4]
 81017fc:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 81017fe:	687b      	ldr	r3, [r7, #4]
 8101800:	681b      	ldr	r3, [r3, #0]
 8101802:	4618      	mov	r0, r3
 8101804:	f7ff fb4f 	bl	8100ea6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8101808:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 810180a:	687b      	ldr	r3, [r7, #4]
 810180c:	681b      	ldr	r3, [r3, #0]
 810180e:	4618      	mov	r0, r3
 8101810:	f7ff faf7 	bl	8100e02 <LL_ADC_REG_IsTriggerSourceSWStart>
 8101814:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8101816:	687b      	ldr	r3, [r7, #4]
 8101818:	681b      	ldr	r3, [r3, #0]
 810181a:	4a11      	ldr	r2, [pc, #68]	@ (8101860 <HAL_ADC_IRQHandler+0x244>)
 810181c:	4293      	cmp	r3, r2
 810181e:	d002      	beq.n	8101826 <HAL_ADC_IRQHandler+0x20a>
 8101820:	687b      	ldr	r3, [r7, #4]
 8101822:	681b      	ldr	r3, [r3, #0]
 8101824:	e000      	b.n	8101828 <HAL_ADC_IRQHandler+0x20c>
 8101826:	4b0d      	ldr	r3, [pc, #52]	@ (810185c <HAL_ADC_IRQHandler+0x240>)
 8101828:	687a      	ldr	r2, [r7, #4]
 810182a:	6812      	ldr	r2, [r2, #0]
 810182c:	4293      	cmp	r3, r2
 810182e:	d008      	beq.n	8101842 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8101830:	697b      	ldr	r3, [r7, #20]
 8101832:	2b00      	cmp	r3, #0
 8101834:	d005      	beq.n	8101842 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8101836:	697b      	ldr	r3, [r7, #20]
 8101838:	2b06      	cmp	r3, #6
 810183a:	d002      	beq.n	8101842 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 810183c:	697b      	ldr	r3, [r7, #20]
 810183e:	2b07      	cmp	r3, #7
 8101840:	d104      	bne.n	810184c <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8101842:	687b      	ldr	r3, [r7, #4]
 8101844:	681b      	ldr	r3, [r3, #0]
 8101846:	68db      	ldr	r3, [r3, #12]
 8101848:	623b      	str	r3, [r7, #32]
 810184a:	e014      	b.n	8101876 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 810184c:	687b      	ldr	r3, [r7, #4]
 810184e:	681b      	ldr	r3, [r3, #0]
 8101850:	4a03      	ldr	r2, [pc, #12]	@ (8101860 <HAL_ADC_IRQHandler+0x244>)
 8101852:	4293      	cmp	r3, r2
 8101854:	d00a      	beq.n	810186c <HAL_ADC_IRQHandler+0x250>
 8101856:	687b      	ldr	r3, [r7, #4]
 8101858:	681b      	ldr	r3, [r3, #0]
 810185a:	e008      	b.n	810186e <HAL_ADC_IRQHandler+0x252>
 810185c:	40022000 	.word	0x40022000
 8101860:	40022100 	.word	0x40022100
 8101864:	40022300 	.word	0x40022300
 8101868:	58026300 	.word	0x58026300
 810186c:	4b84      	ldr	r3, [pc, #528]	@ (8101a80 <HAL_ADC_IRQHandler+0x464>)
 810186e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8101870:	693b      	ldr	r3, [r7, #16]
 8101872:	68db      	ldr	r3, [r3, #12]
 8101874:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8101876:	68fb      	ldr	r3, [r7, #12]
 8101878:	2b00      	cmp	r3, #0
 810187a:	d047      	beq.n	810190c <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 810187c:	6a3b      	ldr	r3, [r7, #32]
 810187e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8101882:	2b00      	cmp	r3, #0
 8101884:	d007      	beq.n	8101896 <HAL_ADC_IRQHandler+0x27a>
 8101886:	68bb      	ldr	r3, [r7, #8]
 8101888:	2b00      	cmp	r3, #0
 810188a:	d03f      	beq.n	810190c <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 810188c:	6a3b      	ldr	r3, [r7, #32]
 810188e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8101892:	2b00      	cmp	r3, #0
 8101894:	d13a      	bne.n	810190c <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8101896:	687b      	ldr	r3, [r7, #4]
 8101898:	681b      	ldr	r3, [r3, #0]
 810189a:	681b      	ldr	r3, [r3, #0]
 810189c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 81018a0:	2b40      	cmp	r3, #64	@ 0x40
 81018a2:	d133      	bne.n	810190c <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 81018a4:	6a3b      	ldr	r3, [r7, #32]
 81018a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 81018aa:	2b00      	cmp	r3, #0
 81018ac:	d12e      	bne.n	810190c <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 81018ae:	687b      	ldr	r3, [r7, #4]
 81018b0:	681b      	ldr	r3, [r3, #0]
 81018b2:	4618      	mov	r0, r3
 81018b4:	f7ff fc39 	bl	810112a <LL_ADC_INJ_IsConversionOngoing>
 81018b8:	4603      	mov	r3, r0
 81018ba:	2b00      	cmp	r3, #0
 81018bc:	d11a      	bne.n	81018f4 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 81018be:	687b      	ldr	r3, [r7, #4]
 81018c0:	681b      	ldr	r3, [r3, #0]
 81018c2:	685a      	ldr	r2, [r3, #4]
 81018c4:	687b      	ldr	r3, [r7, #4]
 81018c6:	681b      	ldr	r3, [r3, #0]
 81018c8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 81018cc:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 81018ce:	687b      	ldr	r3, [r7, #4]
 81018d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81018d2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 81018d6:	687b      	ldr	r3, [r7, #4]
 81018d8:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 81018da:	687b      	ldr	r3, [r7, #4]
 81018dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81018de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81018e2:	2b00      	cmp	r3, #0
 81018e4:	d112      	bne.n	810190c <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 81018e6:	687b      	ldr	r3, [r7, #4]
 81018e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81018ea:	f043 0201 	orr.w	r2, r3, #1
 81018ee:	687b      	ldr	r3, [r7, #4]
 81018f0:	655a      	str	r2, [r3, #84]	@ 0x54
 81018f2:	e00b      	b.n	810190c <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81018f4:	687b      	ldr	r3, [r7, #4]
 81018f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81018f8:	f043 0210 	orr.w	r2, r3, #16
 81018fc:	687b      	ldr	r3, [r7, #4]
 81018fe:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8101900:	687b      	ldr	r3, [r7, #4]
 8101902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101904:	f043 0201 	orr.w	r2, r3, #1
 8101908:	687b      	ldr	r3, [r7, #4]
 810190a:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 810190c:	6878      	ldr	r0, [r7, #4]
 810190e:	f000 fee3 	bl	81026d8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8101912:	687b      	ldr	r3, [r7, #4]
 8101914:	681b      	ldr	r3, [r3, #0]
 8101916:	2260      	movs	r2, #96	@ 0x60
 8101918:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 810191a:	69fb      	ldr	r3, [r7, #28]
 810191c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8101920:	2b00      	cmp	r3, #0
 8101922:	d011      	beq.n	8101948 <HAL_ADC_IRQHandler+0x32c>
 8101924:	69bb      	ldr	r3, [r7, #24]
 8101926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 810192a:	2b00      	cmp	r3, #0
 810192c:	d00c      	beq.n	8101948 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 810192e:	687b      	ldr	r3, [r7, #4]
 8101930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101932:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8101936:	687b      	ldr	r3, [r7, #4]
 8101938:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 810193a:	6878      	ldr	r0, [r7, #4]
 810193c:	f000 f8a8 	bl	8101a90 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8101940:	687b      	ldr	r3, [r7, #4]
 8101942:	681b      	ldr	r3, [r3, #0]
 8101944:	2280      	movs	r2, #128	@ 0x80
 8101946:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8101948:	69fb      	ldr	r3, [r7, #28]
 810194a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810194e:	2b00      	cmp	r3, #0
 8101950:	d012      	beq.n	8101978 <HAL_ADC_IRQHandler+0x35c>
 8101952:	69bb      	ldr	r3, [r7, #24]
 8101954:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8101958:	2b00      	cmp	r3, #0
 810195a:	d00d      	beq.n	8101978 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 810195c:	687b      	ldr	r3, [r7, #4]
 810195e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101960:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8101964:	687b      	ldr	r3, [r7, #4]
 8101966:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8101968:	6878      	ldr	r0, [r7, #4]
 810196a:	f000 fec9 	bl	8102700 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 810196e:	687b      	ldr	r3, [r7, #4]
 8101970:	681b      	ldr	r3, [r3, #0]
 8101972:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8101976:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8101978:	69fb      	ldr	r3, [r7, #28]
 810197a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 810197e:	2b00      	cmp	r3, #0
 8101980:	d012      	beq.n	81019a8 <HAL_ADC_IRQHandler+0x38c>
 8101982:	69bb      	ldr	r3, [r7, #24]
 8101984:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8101988:	2b00      	cmp	r3, #0
 810198a:	d00d      	beq.n	81019a8 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 810198c:	687b      	ldr	r3, [r7, #4]
 810198e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101990:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8101994:	687b      	ldr	r3, [r7, #4]
 8101996:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8101998:	6878      	ldr	r0, [r7, #4]
 810199a:	f000 febb 	bl	8102714 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 810199e:	687b      	ldr	r3, [r7, #4]
 81019a0:	681b      	ldr	r3, [r3, #0]
 81019a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 81019a6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 81019a8:	69fb      	ldr	r3, [r7, #28]
 81019aa:	f003 0310 	and.w	r3, r3, #16
 81019ae:	2b00      	cmp	r3, #0
 81019b0:	d043      	beq.n	8101a3a <HAL_ADC_IRQHandler+0x41e>
 81019b2:	69bb      	ldr	r3, [r7, #24]
 81019b4:	f003 0310 	and.w	r3, r3, #16
 81019b8:	2b00      	cmp	r3, #0
 81019ba:	d03e      	beq.n	8101a3a <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 81019bc:	687b      	ldr	r3, [r7, #4]
 81019be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81019c0:	2b00      	cmp	r3, #0
 81019c2:	d102      	bne.n	81019ca <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 81019c4:	2301      	movs	r3, #1
 81019c6:	627b      	str	r3, [r7, #36]	@ 0x24
 81019c8:	e021      	b.n	8101a0e <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 81019ca:	697b      	ldr	r3, [r7, #20]
 81019cc:	2b00      	cmp	r3, #0
 81019ce:	d015      	beq.n	81019fc <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 81019d0:	687b      	ldr	r3, [r7, #4]
 81019d2:	681b      	ldr	r3, [r3, #0]
 81019d4:	4a2a      	ldr	r2, [pc, #168]	@ (8101a80 <HAL_ADC_IRQHandler+0x464>)
 81019d6:	4293      	cmp	r3, r2
 81019d8:	d004      	beq.n	81019e4 <HAL_ADC_IRQHandler+0x3c8>
 81019da:	687b      	ldr	r3, [r7, #4]
 81019dc:	681b      	ldr	r3, [r3, #0]
 81019de:	4a29      	ldr	r2, [pc, #164]	@ (8101a84 <HAL_ADC_IRQHandler+0x468>)
 81019e0:	4293      	cmp	r3, r2
 81019e2:	d101      	bne.n	81019e8 <HAL_ADC_IRQHandler+0x3cc>
 81019e4:	4b28      	ldr	r3, [pc, #160]	@ (8101a88 <HAL_ADC_IRQHandler+0x46c>)
 81019e6:	e000      	b.n	81019ea <HAL_ADC_IRQHandler+0x3ce>
 81019e8:	4b28      	ldr	r3, [pc, #160]	@ (8101a8c <HAL_ADC_IRQHandler+0x470>)
 81019ea:	4618      	mov	r0, r3
 81019ec:	f7ff facc 	bl	8100f88 <LL_ADC_GetMultiDMATransfer>
 81019f0:	4603      	mov	r3, r0
 81019f2:	2b00      	cmp	r3, #0
 81019f4:	d00b      	beq.n	8101a0e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 81019f6:	2301      	movs	r3, #1
 81019f8:	627b      	str	r3, [r7, #36]	@ 0x24
 81019fa:	e008      	b.n	8101a0e <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 81019fc:	687b      	ldr	r3, [r7, #4]
 81019fe:	681b      	ldr	r3, [r3, #0]
 8101a00:	68db      	ldr	r3, [r3, #12]
 8101a02:	f003 0303 	and.w	r3, r3, #3
 8101a06:	2b00      	cmp	r3, #0
 8101a08:	d001      	beq.n	8101a0e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8101a0a:	2301      	movs	r3, #1
 8101a0c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8101a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8101a10:	2b01      	cmp	r3, #1
 8101a12:	d10e      	bne.n	8101a32 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8101a14:	687b      	ldr	r3, [r7, #4]
 8101a16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101a18:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8101a1c:	687b      	ldr	r3, [r7, #4]
 8101a1e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8101a20:	687b      	ldr	r3, [r7, #4]
 8101a22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101a24:	f043 0202 	orr.w	r2, r3, #2
 8101a28:	687b      	ldr	r3, [r7, #4]
 8101a2a:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8101a2c:	6878      	ldr	r0, [r7, #4]
 8101a2e:	f000 f839 	bl	8101aa4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8101a32:	687b      	ldr	r3, [r7, #4]
 8101a34:	681b      	ldr	r3, [r3, #0]
 8101a36:	2210      	movs	r2, #16
 8101a38:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8101a3a:	69fb      	ldr	r3, [r7, #28]
 8101a3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8101a40:	2b00      	cmp	r3, #0
 8101a42:	d018      	beq.n	8101a76 <HAL_ADC_IRQHandler+0x45a>
 8101a44:	69bb      	ldr	r3, [r7, #24]
 8101a46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8101a4a:	2b00      	cmp	r3, #0
 8101a4c:	d013      	beq.n	8101a76 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8101a4e:	687b      	ldr	r3, [r7, #4]
 8101a50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101a52:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8101a56:	687b      	ldr	r3, [r7, #4]
 8101a58:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8101a5a:	687b      	ldr	r3, [r7, #4]
 8101a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101a5e:	f043 0208 	orr.w	r2, r3, #8
 8101a62:	687b      	ldr	r3, [r7, #4]
 8101a64:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8101a66:	687b      	ldr	r3, [r7, #4]
 8101a68:	681b      	ldr	r3, [r3, #0]
 8101a6a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8101a6e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8101a70:	6878      	ldr	r0, [r7, #4]
 8101a72:	f000 fe3b 	bl	81026ec <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8101a76:	bf00      	nop
 8101a78:	3728      	adds	r7, #40	@ 0x28
 8101a7a:	46bd      	mov	sp, r7
 8101a7c:	bd80      	pop	{r7, pc}
 8101a7e:	bf00      	nop
 8101a80:	40022000 	.word	0x40022000
 8101a84:	40022100 	.word	0x40022100
 8101a88:	40022300 	.word	0x40022300
 8101a8c:	58026300 	.word	0x58026300

08101a90 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8101a90:	b480      	push	{r7}
 8101a92:	b083      	sub	sp, #12
 8101a94:	af00      	add	r7, sp, #0
 8101a96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8101a98:	bf00      	nop
 8101a9a:	370c      	adds	r7, #12
 8101a9c:	46bd      	mov	sp, r7
 8101a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101aa2:	4770      	bx	lr

08101aa4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8101aa4:	b480      	push	{r7}
 8101aa6:	b083      	sub	sp, #12
 8101aa8:	af00      	add	r7, sp, #0
 8101aaa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8101aac:	bf00      	nop
 8101aae:	370c      	adds	r7, #12
 8101ab0:	46bd      	mov	sp, r7
 8101ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ab6:	4770      	bx	lr

08101ab8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8101ab8:	b590      	push	{r4, r7, lr}
 8101aba:	b08d      	sub	sp, #52	@ 0x34
 8101abc:	af00      	add	r7, sp, #0
 8101abe:	6078      	str	r0, [r7, #4]
 8101ac0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8101ac2:	2300      	movs	r3, #0
 8101ac4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8101ac8:	2300      	movs	r3, #0
 8101aca:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8101acc:	683b      	ldr	r3, [r7, #0]
 8101ace:	68db      	ldr	r3, [r3, #12]
 8101ad0:	4a65      	ldr	r2, [pc, #404]	@ (8101c68 <HAL_ADC_ConfigChannel+0x1b0>)
 8101ad2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8101ad4:	687b      	ldr	r3, [r7, #4]
 8101ad6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8101ada:	2b01      	cmp	r3, #1
 8101adc:	d101      	bne.n	8101ae2 <HAL_ADC_ConfigChannel+0x2a>
 8101ade:	2302      	movs	r3, #2
 8101ae0:	e2c7      	b.n	8102072 <HAL_ADC_ConfigChannel+0x5ba>
 8101ae2:	687b      	ldr	r3, [r7, #4]
 8101ae4:	2201      	movs	r2, #1
 8101ae6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8101aea:	687b      	ldr	r3, [r7, #4]
 8101aec:	681b      	ldr	r3, [r3, #0]
 8101aee:	4618      	mov	r0, r3
 8101af0:	f7ff fb08 	bl	8101104 <LL_ADC_REG_IsConversionOngoing>
 8101af4:	4603      	mov	r3, r0
 8101af6:	2b00      	cmp	r3, #0
 8101af8:	f040 82ac 	bne.w	8102054 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8101afc:	683b      	ldr	r3, [r7, #0]
 8101afe:	681b      	ldr	r3, [r3, #0]
 8101b00:	2b00      	cmp	r3, #0
 8101b02:	db2c      	blt.n	8101b5e <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8101b04:	683b      	ldr	r3, [r7, #0]
 8101b06:	681b      	ldr	r3, [r3, #0]
 8101b08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8101b0c:	2b00      	cmp	r3, #0
 8101b0e:	d108      	bne.n	8101b22 <HAL_ADC_ConfigChannel+0x6a>
 8101b10:	683b      	ldr	r3, [r7, #0]
 8101b12:	681b      	ldr	r3, [r3, #0]
 8101b14:	0e9b      	lsrs	r3, r3, #26
 8101b16:	f003 031f 	and.w	r3, r3, #31
 8101b1a:	2201      	movs	r2, #1
 8101b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8101b20:	e016      	b.n	8101b50 <HAL_ADC_ConfigChannel+0x98>
 8101b22:	683b      	ldr	r3, [r7, #0]
 8101b24:	681b      	ldr	r3, [r3, #0]
 8101b26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8101b28:	697b      	ldr	r3, [r7, #20]
 8101b2a:	fa93 f3a3 	rbit	r3, r3
 8101b2e:	613b      	str	r3, [r7, #16]
  return result;
 8101b30:	693b      	ldr	r3, [r7, #16]
 8101b32:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8101b34:	69bb      	ldr	r3, [r7, #24]
 8101b36:	2b00      	cmp	r3, #0
 8101b38:	d101      	bne.n	8101b3e <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8101b3a:	2320      	movs	r3, #32
 8101b3c:	e003      	b.n	8101b46 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8101b3e:	69bb      	ldr	r3, [r7, #24]
 8101b40:	fab3 f383 	clz	r3, r3
 8101b44:	b2db      	uxtb	r3, r3
 8101b46:	f003 031f 	and.w	r3, r3, #31
 8101b4a:	2201      	movs	r2, #1
 8101b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8101b50:	687a      	ldr	r2, [r7, #4]
 8101b52:	6812      	ldr	r2, [r2, #0]
 8101b54:	69d1      	ldr	r1, [r2, #28]
 8101b56:	687a      	ldr	r2, [r7, #4]
 8101b58:	6812      	ldr	r2, [r2, #0]
 8101b5a:	430b      	orrs	r3, r1
 8101b5c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8101b5e:	687b      	ldr	r3, [r7, #4]
 8101b60:	6818      	ldr	r0, [r3, #0]
 8101b62:	683b      	ldr	r3, [r7, #0]
 8101b64:	6859      	ldr	r1, [r3, #4]
 8101b66:	683b      	ldr	r3, [r7, #0]
 8101b68:	681b      	ldr	r3, [r3, #0]
 8101b6a:	461a      	mov	r2, r3
 8101b6c:	f7ff f95c 	bl	8100e28 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8101b70:	687b      	ldr	r3, [r7, #4]
 8101b72:	681b      	ldr	r3, [r3, #0]
 8101b74:	4618      	mov	r0, r3
 8101b76:	f7ff fac5 	bl	8101104 <LL_ADC_REG_IsConversionOngoing>
 8101b7a:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8101b7c:	687b      	ldr	r3, [r7, #4]
 8101b7e:	681b      	ldr	r3, [r3, #0]
 8101b80:	4618      	mov	r0, r3
 8101b82:	f7ff fad2 	bl	810112a <LL_ADC_INJ_IsConversionOngoing>
 8101b86:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8101b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101b8a:	2b00      	cmp	r3, #0
 8101b8c:	f040 80b8 	bne.w	8101d00 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8101b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8101b92:	2b00      	cmp	r3, #0
 8101b94:	f040 80b4 	bne.w	8101d00 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8101b98:	687b      	ldr	r3, [r7, #4]
 8101b9a:	6818      	ldr	r0, [r3, #0]
 8101b9c:	683b      	ldr	r3, [r7, #0]
 8101b9e:	6819      	ldr	r1, [r3, #0]
 8101ba0:	683b      	ldr	r3, [r7, #0]
 8101ba2:	689b      	ldr	r3, [r3, #8]
 8101ba4:	461a      	mov	r2, r3
 8101ba6:	f7ff f991 	bl	8100ecc <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8101baa:	4b30      	ldr	r3, [pc, #192]	@ (8101c6c <HAL_ADC_ConfigChannel+0x1b4>)
 8101bac:	681b      	ldr	r3, [r3, #0]
 8101bae:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8101bb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8101bb6:	d10b      	bne.n	8101bd0 <HAL_ADC_ConfigChannel+0x118>
 8101bb8:	683b      	ldr	r3, [r7, #0]
 8101bba:	695a      	ldr	r2, [r3, #20]
 8101bbc:	687b      	ldr	r3, [r7, #4]
 8101bbe:	681b      	ldr	r3, [r3, #0]
 8101bc0:	68db      	ldr	r3, [r3, #12]
 8101bc2:	089b      	lsrs	r3, r3, #2
 8101bc4:	f003 0307 	and.w	r3, r3, #7
 8101bc8:	005b      	lsls	r3, r3, #1
 8101bca:	fa02 f303 	lsl.w	r3, r2, r3
 8101bce:	e01d      	b.n	8101c0c <HAL_ADC_ConfigChannel+0x154>
 8101bd0:	687b      	ldr	r3, [r7, #4]
 8101bd2:	681b      	ldr	r3, [r3, #0]
 8101bd4:	68db      	ldr	r3, [r3, #12]
 8101bd6:	f003 0310 	and.w	r3, r3, #16
 8101bda:	2b00      	cmp	r3, #0
 8101bdc:	d10b      	bne.n	8101bf6 <HAL_ADC_ConfigChannel+0x13e>
 8101bde:	683b      	ldr	r3, [r7, #0]
 8101be0:	695a      	ldr	r2, [r3, #20]
 8101be2:	687b      	ldr	r3, [r7, #4]
 8101be4:	681b      	ldr	r3, [r3, #0]
 8101be6:	68db      	ldr	r3, [r3, #12]
 8101be8:	089b      	lsrs	r3, r3, #2
 8101bea:	f003 0307 	and.w	r3, r3, #7
 8101bee:	005b      	lsls	r3, r3, #1
 8101bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8101bf4:	e00a      	b.n	8101c0c <HAL_ADC_ConfigChannel+0x154>
 8101bf6:	683b      	ldr	r3, [r7, #0]
 8101bf8:	695a      	ldr	r2, [r3, #20]
 8101bfa:	687b      	ldr	r3, [r7, #4]
 8101bfc:	681b      	ldr	r3, [r3, #0]
 8101bfe:	68db      	ldr	r3, [r3, #12]
 8101c00:	089b      	lsrs	r3, r3, #2
 8101c02:	f003 0304 	and.w	r3, r3, #4
 8101c06:	005b      	lsls	r3, r3, #1
 8101c08:	fa02 f303 	lsl.w	r3, r2, r3
 8101c0c:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8101c0e:	683b      	ldr	r3, [r7, #0]
 8101c10:	691b      	ldr	r3, [r3, #16]
 8101c12:	2b04      	cmp	r3, #4
 8101c14:	d02c      	beq.n	8101c70 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8101c16:	687b      	ldr	r3, [r7, #4]
 8101c18:	6818      	ldr	r0, [r3, #0]
 8101c1a:	683b      	ldr	r3, [r7, #0]
 8101c1c:	6919      	ldr	r1, [r3, #16]
 8101c1e:	683b      	ldr	r3, [r7, #0]
 8101c20:	681a      	ldr	r2, [r3, #0]
 8101c22:	6a3b      	ldr	r3, [r7, #32]
 8101c24:	f7ff f899 	bl	8100d5a <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8101c28:	687b      	ldr	r3, [r7, #4]
 8101c2a:	6818      	ldr	r0, [r3, #0]
 8101c2c:	683b      	ldr	r3, [r7, #0]
 8101c2e:	6919      	ldr	r1, [r3, #16]
 8101c30:	683b      	ldr	r3, [r7, #0]
 8101c32:	7e5b      	ldrb	r3, [r3, #25]
 8101c34:	2b01      	cmp	r3, #1
 8101c36:	d102      	bne.n	8101c3e <HAL_ADC_ConfigChannel+0x186>
 8101c38:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8101c3c:	e000      	b.n	8101c40 <HAL_ADC_ConfigChannel+0x188>
 8101c3e:	2300      	movs	r3, #0
 8101c40:	461a      	mov	r2, r3
 8101c42:	f7ff f8c3 	bl	8100dcc <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8101c46:	687b      	ldr	r3, [r7, #4]
 8101c48:	6818      	ldr	r0, [r3, #0]
 8101c4a:	683b      	ldr	r3, [r7, #0]
 8101c4c:	6919      	ldr	r1, [r3, #16]
 8101c4e:	683b      	ldr	r3, [r7, #0]
 8101c50:	7e1b      	ldrb	r3, [r3, #24]
 8101c52:	2b01      	cmp	r3, #1
 8101c54:	d102      	bne.n	8101c5c <HAL_ADC_ConfigChannel+0x1a4>
 8101c56:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8101c5a:	e000      	b.n	8101c5e <HAL_ADC_ConfigChannel+0x1a6>
 8101c5c:	2300      	movs	r3, #0
 8101c5e:	461a      	mov	r2, r3
 8101c60:	f7ff f89b 	bl	8100d9a <LL_ADC_SetDataRightShift>
 8101c64:	e04c      	b.n	8101d00 <HAL_ADC_ConfigChannel+0x248>
 8101c66:	bf00      	nop
 8101c68:	47ff0000 	.word	0x47ff0000
 8101c6c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8101c70:	687b      	ldr	r3, [r7, #4]
 8101c72:	681b      	ldr	r3, [r3, #0]
 8101c74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8101c76:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8101c7a:	683b      	ldr	r3, [r7, #0]
 8101c7c:	681b      	ldr	r3, [r3, #0]
 8101c7e:	069b      	lsls	r3, r3, #26
 8101c80:	429a      	cmp	r2, r3
 8101c82:	d107      	bne.n	8101c94 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8101c84:	687b      	ldr	r3, [r7, #4]
 8101c86:	681b      	ldr	r3, [r3, #0]
 8101c88:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8101c8a:	687b      	ldr	r3, [r7, #4]
 8101c8c:	681b      	ldr	r3, [r3, #0]
 8101c8e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8101c92:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8101c94:	687b      	ldr	r3, [r7, #4]
 8101c96:	681b      	ldr	r3, [r3, #0]
 8101c98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8101c9a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8101c9e:	683b      	ldr	r3, [r7, #0]
 8101ca0:	681b      	ldr	r3, [r3, #0]
 8101ca2:	069b      	lsls	r3, r3, #26
 8101ca4:	429a      	cmp	r2, r3
 8101ca6:	d107      	bne.n	8101cb8 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8101ca8:	687b      	ldr	r3, [r7, #4]
 8101caa:	681b      	ldr	r3, [r3, #0]
 8101cac:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8101cae:	687b      	ldr	r3, [r7, #4]
 8101cb0:	681b      	ldr	r3, [r3, #0]
 8101cb2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8101cb6:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8101cb8:	687b      	ldr	r3, [r7, #4]
 8101cba:	681b      	ldr	r3, [r3, #0]
 8101cbc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8101cbe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8101cc2:	683b      	ldr	r3, [r7, #0]
 8101cc4:	681b      	ldr	r3, [r3, #0]
 8101cc6:	069b      	lsls	r3, r3, #26
 8101cc8:	429a      	cmp	r2, r3
 8101cca:	d107      	bne.n	8101cdc <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8101ccc:	687b      	ldr	r3, [r7, #4]
 8101cce:	681b      	ldr	r3, [r3, #0]
 8101cd0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8101cd2:	687b      	ldr	r3, [r7, #4]
 8101cd4:	681b      	ldr	r3, [r3, #0]
 8101cd6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8101cda:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8101cdc:	687b      	ldr	r3, [r7, #4]
 8101cde:	681b      	ldr	r3, [r3, #0]
 8101ce0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8101ce2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8101ce6:	683b      	ldr	r3, [r7, #0]
 8101ce8:	681b      	ldr	r3, [r3, #0]
 8101cea:	069b      	lsls	r3, r3, #26
 8101cec:	429a      	cmp	r2, r3
 8101cee:	d107      	bne.n	8101d00 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8101cf0:	687b      	ldr	r3, [r7, #4]
 8101cf2:	681b      	ldr	r3, [r3, #0]
 8101cf4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8101cf6:	687b      	ldr	r3, [r7, #4]
 8101cf8:	681b      	ldr	r3, [r3, #0]
 8101cfa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8101cfe:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8101d00:	687b      	ldr	r3, [r7, #4]
 8101d02:	681b      	ldr	r3, [r3, #0]
 8101d04:	4618      	mov	r0, r3
 8101d06:	f7ff f9c3 	bl	8101090 <LL_ADC_IsEnabled>
 8101d0a:	4603      	mov	r3, r0
 8101d0c:	2b00      	cmp	r3, #0
 8101d0e:	f040 81aa 	bne.w	8102066 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8101d12:	687b      	ldr	r3, [r7, #4]
 8101d14:	6818      	ldr	r0, [r3, #0]
 8101d16:	683b      	ldr	r3, [r7, #0]
 8101d18:	6819      	ldr	r1, [r3, #0]
 8101d1a:	683b      	ldr	r3, [r7, #0]
 8101d1c:	68db      	ldr	r3, [r3, #12]
 8101d1e:	461a      	mov	r2, r3
 8101d20:	f7ff f900 	bl	8100f24 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8101d24:	683b      	ldr	r3, [r7, #0]
 8101d26:	68db      	ldr	r3, [r3, #12]
 8101d28:	4a87      	ldr	r2, [pc, #540]	@ (8101f48 <HAL_ADC_ConfigChannel+0x490>)
 8101d2a:	4293      	cmp	r3, r2
 8101d2c:	f040 809a 	bne.w	8101e64 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8101d30:	687b      	ldr	r3, [r7, #4]
 8101d32:	681a      	ldr	r2, [r3, #0]
 8101d34:	687b      	ldr	r3, [r7, #4]
 8101d36:	681b      	ldr	r3, [r3, #0]
 8101d38:	4984      	ldr	r1, [pc, #528]	@ (8101f4c <HAL_ADC_ConfigChannel+0x494>)
 8101d3a:	428b      	cmp	r3, r1
 8101d3c:	d147      	bne.n	8101dce <HAL_ADC_ConfigChannel+0x316>
 8101d3e:	683b      	ldr	r3, [r7, #0]
 8101d40:	681b      	ldr	r3, [r3, #0]
 8101d42:	4983      	ldr	r1, [pc, #524]	@ (8101f50 <HAL_ADC_ConfigChannel+0x498>)
 8101d44:	428b      	cmp	r3, r1
 8101d46:	d040      	beq.n	8101dca <HAL_ADC_ConfigChannel+0x312>
 8101d48:	683b      	ldr	r3, [r7, #0]
 8101d4a:	681b      	ldr	r3, [r3, #0]
 8101d4c:	4981      	ldr	r1, [pc, #516]	@ (8101f54 <HAL_ADC_ConfigChannel+0x49c>)
 8101d4e:	428b      	cmp	r3, r1
 8101d50:	d039      	beq.n	8101dc6 <HAL_ADC_ConfigChannel+0x30e>
 8101d52:	683b      	ldr	r3, [r7, #0]
 8101d54:	681b      	ldr	r3, [r3, #0]
 8101d56:	4980      	ldr	r1, [pc, #512]	@ (8101f58 <HAL_ADC_ConfigChannel+0x4a0>)
 8101d58:	428b      	cmp	r3, r1
 8101d5a:	d032      	beq.n	8101dc2 <HAL_ADC_ConfigChannel+0x30a>
 8101d5c:	683b      	ldr	r3, [r7, #0]
 8101d5e:	681b      	ldr	r3, [r3, #0]
 8101d60:	497e      	ldr	r1, [pc, #504]	@ (8101f5c <HAL_ADC_ConfigChannel+0x4a4>)
 8101d62:	428b      	cmp	r3, r1
 8101d64:	d02b      	beq.n	8101dbe <HAL_ADC_ConfigChannel+0x306>
 8101d66:	683b      	ldr	r3, [r7, #0]
 8101d68:	681b      	ldr	r3, [r3, #0]
 8101d6a:	497d      	ldr	r1, [pc, #500]	@ (8101f60 <HAL_ADC_ConfigChannel+0x4a8>)
 8101d6c:	428b      	cmp	r3, r1
 8101d6e:	d024      	beq.n	8101dba <HAL_ADC_ConfigChannel+0x302>
 8101d70:	683b      	ldr	r3, [r7, #0]
 8101d72:	681b      	ldr	r3, [r3, #0]
 8101d74:	497b      	ldr	r1, [pc, #492]	@ (8101f64 <HAL_ADC_ConfigChannel+0x4ac>)
 8101d76:	428b      	cmp	r3, r1
 8101d78:	d01d      	beq.n	8101db6 <HAL_ADC_ConfigChannel+0x2fe>
 8101d7a:	683b      	ldr	r3, [r7, #0]
 8101d7c:	681b      	ldr	r3, [r3, #0]
 8101d7e:	497a      	ldr	r1, [pc, #488]	@ (8101f68 <HAL_ADC_ConfigChannel+0x4b0>)
 8101d80:	428b      	cmp	r3, r1
 8101d82:	d016      	beq.n	8101db2 <HAL_ADC_ConfigChannel+0x2fa>
 8101d84:	683b      	ldr	r3, [r7, #0]
 8101d86:	681b      	ldr	r3, [r3, #0]
 8101d88:	4978      	ldr	r1, [pc, #480]	@ (8101f6c <HAL_ADC_ConfigChannel+0x4b4>)
 8101d8a:	428b      	cmp	r3, r1
 8101d8c:	d00f      	beq.n	8101dae <HAL_ADC_ConfigChannel+0x2f6>
 8101d8e:	683b      	ldr	r3, [r7, #0]
 8101d90:	681b      	ldr	r3, [r3, #0]
 8101d92:	4977      	ldr	r1, [pc, #476]	@ (8101f70 <HAL_ADC_ConfigChannel+0x4b8>)
 8101d94:	428b      	cmp	r3, r1
 8101d96:	d008      	beq.n	8101daa <HAL_ADC_ConfigChannel+0x2f2>
 8101d98:	683b      	ldr	r3, [r7, #0]
 8101d9a:	681b      	ldr	r3, [r3, #0]
 8101d9c:	4975      	ldr	r1, [pc, #468]	@ (8101f74 <HAL_ADC_ConfigChannel+0x4bc>)
 8101d9e:	428b      	cmp	r3, r1
 8101da0:	d101      	bne.n	8101da6 <HAL_ADC_ConfigChannel+0x2ee>
 8101da2:	4b75      	ldr	r3, [pc, #468]	@ (8101f78 <HAL_ADC_ConfigChannel+0x4c0>)
 8101da4:	e05a      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101da6:	2300      	movs	r3, #0
 8101da8:	e058      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101daa:	4b74      	ldr	r3, [pc, #464]	@ (8101f7c <HAL_ADC_ConfigChannel+0x4c4>)
 8101dac:	e056      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101dae:	4b74      	ldr	r3, [pc, #464]	@ (8101f80 <HAL_ADC_ConfigChannel+0x4c8>)
 8101db0:	e054      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101db2:	4b6e      	ldr	r3, [pc, #440]	@ (8101f6c <HAL_ADC_ConfigChannel+0x4b4>)
 8101db4:	e052      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101db6:	4b6c      	ldr	r3, [pc, #432]	@ (8101f68 <HAL_ADC_ConfigChannel+0x4b0>)
 8101db8:	e050      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101dba:	4b72      	ldr	r3, [pc, #456]	@ (8101f84 <HAL_ADC_ConfigChannel+0x4cc>)
 8101dbc:	e04e      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101dbe:	4b72      	ldr	r3, [pc, #456]	@ (8101f88 <HAL_ADC_ConfigChannel+0x4d0>)
 8101dc0:	e04c      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101dc2:	4b72      	ldr	r3, [pc, #456]	@ (8101f8c <HAL_ADC_ConfigChannel+0x4d4>)
 8101dc4:	e04a      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101dc6:	4b72      	ldr	r3, [pc, #456]	@ (8101f90 <HAL_ADC_ConfigChannel+0x4d8>)
 8101dc8:	e048      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101dca:	2301      	movs	r3, #1
 8101dcc:	e046      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101dce:	687b      	ldr	r3, [r7, #4]
 8101dd0:	681b      	ldr	r3, [r3, #0]
 8101dd2:	4970      	ldr	r1, [pc, #448]	@ (8101f94 <HAL_ADC_ConfigChannel+0x4dc>)
 8101dd4:	428b      	cmp	r3, r1
 8101dd6:	d140      	bne.n	8101e5a <HAL_ADC_ConfigChannel+0x3a2>
 8101dd8:	683b      	ldr	r3, [r7, #0]
 8101dda:	681b      	ldr	r3, [r3, #0]
 8101ddc:	495c      	ldr	r1, [pc, #368]	@ (8101f50 <HAL_ADC_ConfigChannel+0x498>)
 8101dde:	428b      	cmp	r3, r1
 8101de0:	d039      	beq.n	8101e56 <HAL_ADC_ConfigChannel+0x39e>
 8101de2:	683b      	ldr	r3, [r7, #0]
 8101de4:	681b      	ldr	r3, [r3, #0]
 8101de6:	495b      	ldr	r1, [pc, #364]	@ (8101f54 <HAL_ADC_ConfigChannel+0x49c>)
 8101de8:	428b      	cmp	r3, r1
 8101dea:	d032      	beq.n	8101e52 <HAL_ADC_ConfigChannel+0x39a>
 8101dec:	683b      	ldr	r3, [r7, #0]
 8101dee:	681b      	ldr	r3, [r3, #0]
 8101df0:	4959      	ldr	r1, [pc, #356]	@ (8101f58 <HAL_ADC_ConfigChannel+0x4a0>)
 8101df2:	428b      	cmp	r3, r1
 8101df4:	d02b      	beq.n	8101e4e <HAL_ADC_ConfigChannel+0x396>
 8101df6:	683b      	ldr	r3, [r7, #0]
 8101df8:	681b      	ldr	r3, [r3, #0]
 8101dfa:	4958      	ldr	r1, [pc, #352]	@ (8101f5c <HAL_ADC_ConfigChannel+0x4a4>)
 8101dfc:	428b      	cmp	r3, r1
 8101dfe:	d024      	beq.n	8101e4a <HAL_ADC_ConfigChannel+0x392>
 8101e00:	683b      	ldr	r3, [r7, #0]
 8101e02:	681b      	ldr	r3, [r3, #0]
 8101e04:	4956      	ldr	r1, [pc, #344]	@ (8101f60 <HAL_ADC_ConfigChannel+0x4a8>)
 8101e06:	428b      	cmp	r3, r1
 8101e08:	d01d      	beq.n	8101e46 <HAL_ADC_ConfigChannel+0x38e>
 8101e0a:	683b      	ldr	r3, [r7, #0]
 8101e0c:	681b      	ldr	r3, [r3, #0]
 8101e0e:	4955      	ldr	r1, [pc, #340]	@ (8101f64 <HAL_ADC_ConfigChannel+0x4ac>)
 8101e10:	428b      	cmp	r3, r1
 8101e12:	d016      	beq.n	8101e42 <HAL_ADC_ConfigChannel+0x38a>
 8101e14:	683b      	ldr	r3, [r7, #0]
 8101e16:	681b      	ldr	r3, [r3, #0]
 8101e18:	4953      	ldr	r1, [pc, #332]	@ (8101f68 <HAL_ADC_ConfigChannel+0x4b0>)
 8101e1a:	428b      	cmp	r3, r1
 8101e1c:	d00f      	beq.n	8101e3e <HAL_ADC_ConfigChannel+0x386>
 8101e1e:	683b      	ldr	r3, [r7, #0]
 8101e20:	681b      	ldr	r3, [r3, #0]
 8101e22:	4952      	ldr	r1, [pc, #328]	@ (8101f6c <HAL_ADC_ConfigChannel+0x4b4>)
 8101e24:	428b      	cmp	r3, r1
 8101e26:	d008      	beq.n	8101e3a <HAL_ADC_ConfigChannel+0x382>
 8101e28:	683b      	ldr	r3, [r7, #0]
 8101e2a:	681b      	ldr	r3, [r3, #0]
 8101e2c:	4951      	ldr	r1, [pc, #324]	@ (8101f74 <HAL_ADC_ConfigChannel+0x4bc>)
 8101e2e:	428b      	cmp	r3, r1
 8101e30:	d101      	bne.n	8101e36 <HAL_ADC_ConfigChannel+0x37e>
 8101e32:	4b51      	ldr	r3, [pc, #324]	@ (8101f78 <HAL_ADC_ConfigChannel+0x4c0>)
 8101e34:	e012      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101e36:	2300      	movs	r3, #0
 8101e38:	e010      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101e3a:	4b51      	ldr	r3, [pc, #324]	@ (8101f80 <HAL_ADC_ConfigChannel+0x4c8>)
 8101e3c:	e00e      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101e3e:	4b4b      	ldr	r3, [pc, #300]	@ (8101f6c <HAL_ADC_ConfigChannel+0x4b4>)
 8101e40:	e00c      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101e42:	4b49      	ldr	r3, [pc, #292]	@ (8101f68 <HAL_ADC_ConfigChannel+0x4b0>)
 8101e44:	e00a      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101e46:	4b4f      	ldr	r3, [pc, #316]	@ (8101f84 <HAL_ADC_ConfigChannel+0x4cc>)
 8101e48:	e008      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101e4a:	4b4f      	ldr	r3, [pc, #316]	@ (8101f88 <HAL_ADC_ConfigChannel+0x4d0>)
 8101e4c:	e006      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101e4e:	4b4f      	ldr	r3, [pc, #316]	@ (8101f8c <HAL_ADC_ConfigChannel+0x4d4>)
 8101e50:	e004      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101e52:	4b4f      	ldr	r3, [pc, #316]	@ (8101f90 <HAL_ADC_ConfigChannel+0x4d8>)
 8101e54:	e002      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101e56:	2301      	movs	r3, #1
 8101e58:	e000      	b.n	8101e5c <HAL_ADC_ConfigChannel+0x3a4>
 8101e5a:	2300      	movs	r3, #0
 8101e5c:	4619      	mov	r1, r3
 8101e5e:	4610      	mov	r0, r2
 8101e60:	f7fe ff48 	bl	8100cf4 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8101e64:	683b      	ldr	r3, [r7, #0]
 8101e66:	681b      	ldr	r3, [r3, #0]
 8101e68:	2b00      	cmp	r3, #0
 8101e6a:	f280 80fc 	bge.w	8102066 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8101e6e:	687b      	ldr	r3, [r7, #4]
 8101e70:	681b      	ldr	r3, [r3, #0]
 8101e72:	4a36      	ldr	r2, [pc, #216]	@ (8101f4c <HAL_ADC_ConfigChannel+0x494>)
 8101e74:	4293      	cmp	r3, r2
 8101e76:	d004      	beq.n	8101e82 <HAL_ADC_ConfigChannel+0x3ca>
 8101e78:	687b      	ldr	r3, [r7, #4]
 8101e7a:	681b      	ldr	r3, [r3, #0]
 8101e7c:	4a45      	ldr	r2, [pc, #276]	@ (8101f94 <HAL_ADC_ConfigChannel+0x4dc>)
 8101e7e:	4293      	cmp	r3, r2
 8101e80:	d101      	bne.n	8101e86 <HAL_ADC_ConfigChannel+0x3ce>
 8101e82:	4b45      	ldr	r3, [pc, #276]	@ (8101f98 <HAL_ADC_ConfigChannel+0x4e0>)
 8101e84:	e000      	b.n	8101e88 <HAL_ADC_ConfigChannel+0x3d0>
 8101e86:	4b45      	ldr	r3, [pc, #276]	@ (8101f9c <HAL_ADC_ConfigChannel+0x4e4>)
 8101e88:	4618      	mov	r0, r3
 8101e8a:	f7fe ff25 	bl	8100cd8 <LL_ADC_GetCommonPathInternalCh>
 8101e8e:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8101e90:	687b      	ldr	r3, [r7, #4]
 8101e92:	681b      	ldr	r3, [r3, #0]
 8101e94:	4a2d      	ldr	r2, [pc, #180]	@ (8101f4c <HAL_ADC_ConfigChannel+0x494>)
 8101e96:	4293      	cmp	r3, r2
 8101e98:	d004      	beq.n	8101ea4 <HAL_ADC_ConfigChannel+0x3ec>
 8101e9a:	687b      	ldr	r3, [r7, #4]
 8101e9c:	681b      	ldr	r3, [r3, #0]
 8101e9e:	4a3d      	ldr	r2, [pc, #244]	@ (8101f94 <HAL_ADC_ConfigChannel+0x4dc>)
 8101ea0:	4293      	cmp	r3, r2
 8101ea2:	d10e      	bne.n	8101ec2 <HAL_ADC_ConfigChannel+0x40a>
 8101ea4:	4829      	ldr	r0, [pc, #164]	@ (8101f4c <HAL_ADC_ConfigChannel+0x494>)
 8101ea6:	f7ff f8f3 	bl	8101090 <LL_ADC_IsEnabled>
 8101eaa:	4604      	mov	r4, r0
 8101eac:	4839      	ldr	r0, [pc, #228]	@ (8101f94 <HAL_ADC_ConfigChannel+0x4dc>)
 8101eae:	f7ff f8ef 	bl	8101090 <LL_ADC_IsEnabled>
 8101eb2:	4603      	mov	r3, r0
 8101eb4:	4323      	orrs	r3, r4
 8101eb6:	2b00      	cmp	r3, #0
 8101eb8:	bf0c      	ite	eq
 8101eba:	2301      	moveq	r3, #1
 8101ebc:	2300      	movne	r3, #0
 8101ebe:	b2db      	uxtb	r3, r3
 8101ec0:	e008      	b.n	8101ed4 <HAL_ADC_ConfigChannel+0x41c>
 8101ec2:	4837      	ldr	r0, [pc, #220]	@ (8101fa0 <HAL_ADC_ConfigChannel+0x4e8>)
 8101ec4:	f7ff f8e4 	bl	8101090 <LL_ADC_IsEnabled>
 8101ec8:	4603      	mov	r3, r0
 8101eca:	2b00      	cmp	r3, #0
 8101ecc:	bf0c      	ite	eq
 8101ece:	2301      	moveq	r3, #1
 8101ed0:	2300      	movne	r3, #0
 8101ed2:	b2db      	uxtb	r3, r3
 8101ed4:	2b00      	cmp	r3, #0
 8101ed6:	f000 80b3 	beq.w	8102040 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8101eda:	683b      	ldr	r3, [r7, #0]
 8101edc:	681b      	ldr	r3, [r3, #0]
 8101ede:	4a31      	ldr	r2, [pc, #196]	@ (8101fa4 <HAL_ADC_ConfigChannel+0x4ec>)
 8101ee0:	4293      	cmp	r3, r2
 8101ee2:	d165      	bne.n	8101fb0 <HAL_ADC_ConfigChannel+0x4f8>
 8101ee4:	69fb      	ldr	r3, [r7, #28]
 8101ee6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8101eea:	2b00      	cmp	r3, #0
 8101eec:	d160      	bne.n	8101fb0 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8101eee:	687b      	ldr	r3, [r7, #4]
 8101ef0:	681b      	ldr	r3, [r3, #0]
 8101ef2:	4a2b      	ldr	r2, [pc, #172]	@ (8101fa0 <HAL_ADC_ConfigChannel+0x4e8>)
 8101ef4:	4293      	cmp	r3, r2
 8101ef6:	f040 80b6 	bne.w	8102066 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8101efa:	687b      	ldr	r3, [r7, #4]
 8101efc:	681b      	ldr	r3, [r3, #0]
 8101efe:	4a13      	ldr	r2, [pc, #76]	@ (8101f4c <HAL_ADC_ConfigChannel+0x494>)
 8101f00:	4293      	cmp	r3, r2
 8101f02:	d004      	beq.n	8101f0e <HAL_ADC_ConfigChannel+0x456>
 8101f04:	687b      	ldr	r3, [r7, #4]
 8101f06:	681b      	ldr	r3, [r3, #0]
 8101f08:	4a22      	ldr	r2, [pc, #136]	@ (8101f94 <HAL_ADC_ConfigChannel+0x4dc>)
 8101f0a:	4293      	cmp	r3, r2
 8101f0c:	d101      	bne.n	8101f12 <HAL_ADC_ConfigChannel+0x45a>
 8101f0e:	4a22      	ldr	r2, [pc, #136]	@ (8101f98 <HAL_ADC_ConfigChannel+0x4e0>)
 8101f10:	e000      	b.n	8101f14 <HAL_ADC_ConfigChannel+0x45c>
 8101f12:	4a22      	ldr	r2, [pc, #136]	@ (8101f9c <HAL_ADC_ConfigChannel+0x4e4>)
 8101f14:	69fb      	ldr	r3, [r7, #28]
 8101f16:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8101f1a:	4619      	mov	r1, r3
 8101f1c:	4610      	mov	r0, r2
 8101f1e:	f7fe fec8 	bl	8100cb2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8101f22:	4b21      	ldr	r3, [pc, #132]	@ (8101fa8 <HAL_ADC_ConfigChannel+0x4f0>)
 8101f24:	681b      	ldr	r3, [r3, #0]
 8101f26:	099b      	lsrs	r3, r3, #6
 8101f28:	4a20      	ldr	r2, [pc, #128]	@ (8101fac <HAL_ADC_ConfigChannel+0x4f4>)
 8101f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8101f2e:	099b      	lsrs	r3, r3, #6
 8101f30:	3301      	adds	r3, #1
 8101f32:	005b      	lsls	r3, r3, #1
 8101f34:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8101f36:	e002      	b.n	8101f3e <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8101f38:	68fb      	ldr	r3, [r7, #12]
 8101f3a:	3b01      	subs	r3, #1
 8101f3c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8101f3e:	68fb      	ldr	r3, [r7, #12]
 8101f40:	2b00      	cmp	r3, #0
 8101f42:	d1f9      	bne.n	8101f38 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8101f44:	e08f      	b.n	8102066 <HAL_ADC_ConfigChannel+0x5ae>
 8101f46:	bf00      	nop
 8101f48:	47ff0000 	.word	0x47ff0000
 8101f4c:	40022000 	.word	0x40022000
 8101f50:	04300002 	.word	0x04300002
 8101f54:	08600004 	.word	0x08600004
 8101f58:	0c900008 	.word	0x0c900008
 8101f5c:	10c00010 	.word	0x10c00010
 8101f60:	14f00020 	.word	0x14f00020
 8101f64:	2a000400 	.word	0x2a000400
 8101f68:	2e300800 	.word	0x2e300800
 8101f6c:	32601000 	.word	0x32601000
 8101f70:	43210000 	.word	0x43210000
 8101f74:	4b840000 	.word	0x4b840000
 8101f78:	4fb80000 	.word	0x4fb80000
 8101f7c:	47520000 	.word	0x47520000
 8101f80:	36902000 	.word	0x36902000
 8101f84:	25b00200 	.word	0x25b00200
 8101f88:	21800100 	.word	0x21800100
 8101f8c:	1d500080 	.word	0x1d500080
 8101f90:	19200040 	.word	0x19200040
 8101f94:	40022100 	.word	0x40022100
 8101f98:	40022300 	.word	0x40022300
 8101f9c:	58026300 	.word	0x58026300
 8101fa0:	58026000 	.word	0x58026000
 8101fa4:	cb840000 	.word	0xcb840000
 8101fa8:	10000000 	.word	0x10000000
 8101fac:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8101fb0:	683b      	ldr	r3, [r7, #0]
 8101fb2:	681b      	ldr	r3, [r3, #0]
 8101fb4:	4a31      	ldr	r2, [pc, #196]	@ (810207c <HAL_ADC_ConfigChannel+0x5c4>)
 8101fb6:	4293      	cmp	r3, r2
 8101fb8:	d11e      	bne.n	8101ff8 <HAL_ADC_ConfigChannel+0x540>
 8101fba:	69fb      	ldr	r3, [r7, #28]
 8101fbc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8101fc0:	2b00      	cmp	r3, #0
 8101fc2:	d119      	bne.n	8101ff8 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8101fc4:	687b      	ldr	r3, [r7, #4]
 8101fc6:	681b      	ldr	r3, [r3, #0]
 8101fc8:	4a2d      	ldr	r2, [pc, #180]	@ (8102080 <HAL_ADC_ConfigChannel+0x5c8>)
 8101fca:	4293      	cmp	r3, r2
 8101fcc:	d14b      	bne.n	8102066 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8101fce:	687b      	ldr	r3, [r7, #4]
 8101fd0:	681b      	ldr	r3, [r3, #0]
 8101fd2:	4a2c      	ldr	r2, [pc, #176]	@ (8102084 <HAL_ADC_ConfigChannel+0x5cc>)
 8101fd4:	4293      	cmp	r3, r2
 8101fd6:	d004      	beq.n	8101fe2 <HAL_ADC_ConfigChannel+0x52a>
 8101fd8:	687b      	ldr	r3, [r7, #4]
 8101fda:	681b      	ldr	r3, [r3, #0]
 8101fdc:	4a2a      	ldr	r2, [pc, #168]	@ (8102088 <HAL_ADC_ConfigChannel+0x5d0>)
 8101fde:	4293      	cmp	r3, r2
 8101fe0:	d101      	bne.n	8101fe6 <HAL_ADC_ConfigChannel+0x52e>
 8101fe2:	4a2a      	ldr	r2, [pc, #168]	@ (810208c <HAL_ADC_ConfigChannel+0x5d4>)
 8101fe4:	e000      	b.n	8101fe8 <HAL_ADC_ConfigChannel+0x530>
 8101fe6:	4a2a      	ldr	r2, [pc, #168]	@ (8102090 <HAL_ADC_ConfigChannel+0x5d8>)
 8101fe8:	69fb      	ldr	r3, [r7, #28]
 8101fea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8101fee:	4619      	mov	r1, r3
 8101ff0:	4610      	mov	r0, r2
 8101ff2:	f7fe fe5e 	bl	8100cb2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8101ff6:	e036      	b.n	8102066 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8101ff8:	683b      	ldr	r3, [r7, #0]
 8101ffa:	681b      	ldr	r3, [r3, #0]
 8101ffc:	4a25      	ldr	r2, [pc, #148]	@ (8102094 <HAL_ADC_ConfigChannel+0x5dc>)
 8101ffe:	4293      	cmp	r3, r2
 8102000:	d131      	bne.n	8102066 <HAL_ADC_ConfigChannel+0x5ae>
 8102002:	69fb      	ldr	r3, [r7, #28]
 8102004:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8102008:	2b00      	cmp	r3, #0
 810200a:	d12c      	bne.n	8102066 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 810200c:	687b      	ldr	r3, [r7, #4]
 810200e:	681b      	ldr	r3, [r3, #0]
 8102010:	4a1b      	ldr	r2, [pc, #108]	@ (8102080 <HAL_ADC_ConfigChannel+0x5c8>)
 8102012:	4293      	cmp	r3, r2
 8102014:	d127      	bne.n	8102066 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8102016:	687b      	ldr	r3, [r7, #4]
 8102018:	681b      	ldr	r3, [r3, #0]
 810201a:	4a1a      	ldr	r2, [pc, #104]	@ (8102084 <HAL_ADC_ConfigChannel+0x5cc>)
 810201c:	4293      	cmp	r3, r2
 810201e:	d004      	beq.n	810202a <HAL_ADC_ConfigChannel+0x572>
 8102020:	687b      	ldr	r3, [r7, #4]
 8102022:	681b      	ldr	r3, [r3, #0]
 8102024:	4a18      	ldr	r2, [pc, #96]	@ (8102088 <HAL_ADC_ConfigChannel+0x5d0>)
 8102026:	4293      	cmp	r3, r2
 8102028:	d101      	bne.n	810202e <HAL_ADC_ConfigChannel+0x576>
 810202a:	4a18      	ldr	r2, [pc, #96]	@ (810208c <HAL_ADC_ConfigChannel+0x5d4>)
 810202c:	e000      	b.n	8102030 <HAL_ADC_ConfigChannel+0x578>
 810202e:	4a18      	ldr	r2, [pc, #96]	@ (8102090 <HAL_ADC_ConfigChannel+0x5d8>)
 8102030:	69fb      	ldr	r3, [r7, #28]
 8102032:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8102036:	4619      	mov	r1, r3
 8102038:	4610      	mov	r0, r2
 810203a:	f7fe fe3a 	bl	8100cb2 <LL_ADC_SetCommonPathInternalCh>
 810203e:	e012      	b.n	8102066 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102040:	687b      	ldr	r3, [r7, #4]
 8102042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102044:	f043 0220 	orr.w	r2, r3, #32
 8102048:	687b      	ldr	r3, [r7, #4]
 810204a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 810204c:	2301      	movs	r3, #1
 810204e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8102052:	e008      	b.n	8102066 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102054:	687b      	ldr	r3, [r7, #4]
 8102056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102058:	f043 0220 	orr.w	r2, r3, #32
 810205c:	687b      	ldr	r3, [r7, #4]
 810205e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8102060:	2301      	movs	r3, #1
 8102062:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8102066:	687b      	ldr	r3, [r7, #4]
 8102068:	2200      	movs	r2, #0
 810206a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 810206e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8102072:	4618      	mov	r0, r3
 8102074:	3734      	adds	r7, #52	@ 0x34
 8102076:	46bd      	mov	sp, r7
 8102078:	bd90      	pop	{r4, r7, pc}
 810207a:	bf00      	nop
 810207c:	c7520000 	.word	0xc7520000
 8102080:	58026000 	.word	0x58026000
 8102084:	40022000 	.word	0x40022000
 8102088:	40022100 	.word	0x40022100
 810208c:	40022300 	.word	0x40022300
 8102090:	58026300 	.word	0x58026300
 8102094:	cfb80000 	.word	0xcfb80000

08102098 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8102098:	b580      	push	{r7, lr}
 810209a:	b084      	sub	sp, #16
 810209c:	af00      	add	r7, sp, #0
 810209e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 81020a0:	687b      	ldr	r3, [r7, #4]
 81020a2:	681b      	ldr	r3, [r3, #0]
 81020a4:	4618      	mov	r0, r3
 81020a6:	f7fe fff3 	bl	8101090 <LL_ADC_IsEnabled>
 81020aa:	4603      	mov	r3, r0
 81020ac:	2b00      	cmp	r3, #0
 81020ae:	d16e      	bne.n	810218e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 81020b0:	687b      	ldr	r3, [r7, #4]
 81020b2:	681b      	ldr	r3, [r3, #0]
 81020b4:	689a      	ldr	r2, [r3, #8]
 81020b6:	4b38      	ldr	r3, [pc, #224]	@ (8102198 <ADC_Enable+0x100>)
 81020b8:	4013      	ands	r3, r2
 81020ba:	2b00      	cmp	r3, #0
 81020bc:	d00d      	beq.n	81020da <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81020be:	687b      	ldr	r3, [r7, #4]
 81020c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81020c2:	f043 0210 	orr.w	r2, r3, #16
 81020c6:	687b      	ldr	r3, [r7, #4]
 81020c8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 81020ca:	687b      	ldr	r3, [r7, #4]
 81020cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81020ce:	f043 0201 	orr.w	r2, r3, #1
 81020d2:	687b      	ldr	r3, [r7, #4]
 81020d4:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 81020d6:	2301      	movs	r3, #1
 81020d8:	e05a      	b.n	8102190 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 81020da:	687b      	ldr	r3, [r7, #4]
 81020dc:	681b      	ldr	r3, [r3, #0]
 81020de:	4618      	mov	r0, r3
 81020e0:	f7fe ffae 	bl	8101040 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 81020e4:	f7fe fdba 	bl	8100c5c <HAL_GetTick>
 81020e8:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 81020ea:	687b      	ldr	r3, [r7, #4]
 81020ec:	681b      	ldr	r3, [r3, #0]
 81020ee:	4a2b      	ldr	r2, [pc, #172]	@ (810219c <ADC_Enable+0x104>)
 81020f0:	4293      	cmp	r3, r2
 81020f2:	d004      	beq.n	81020fe <ADC_Enable+0x66>
 81020f4:	687b      	ldr	r3, [r7, #4]
 81020f6:	681b      	ldr	r3, [r3, #0]
 81020f8:	4a29      	ldr	r2, [pc, #164]	@ (81021a0 <ADC_Enable+0x108>)
 81020fa:	4293      	cmp	r3, r2
 81020fc:	d101      	bne.n	8102102 <ADC_Enable+0x6a>
 81020fe:	4b29      	ldr	r3, [pc, #164]	@ (81021a4 <ADC_Enable+0x10c>)
 8102100:	e000      	b.n	8102104 <ADC_Enable+0x6c>
 8102102:	4b29      	ldr	r3, [pc, #164]	@ (81021a8 <ADC_Enable+0x110>)
 8102104:	4618      	mov	r0, r3
 8102106:	f7fe ff31 	bl	8100f6c <LL_ADC_GetMultimode>
 810210a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 810210c:	687b      	ldr	r3, [r7, #4]
 810210e:	681b      	ldr	r3, [r3, #0]
 8102110:	4a23      	ldr	r2, [pc, #140]	@ (81021a0 <ADC_Enable+0x108>)
 8102112:	4293      	cmp	r3, r2
 8102114:	d002      	beq.n	810211c <ADC_Enable+0x84>
 8102116:	687b      	ldr	r3, [r7, #4]
 8102118:	681b      	ldr	r3, [r3, #0]
 810211a:	e000      	b.n	810211e <ADC_Enable+0x86>
 810211c:	4b1f      	ldr	r3, [pc, #124]	@ (810219c <ADC_Enable+0x104>)
 810211e:	687a      	ldr	r2, [r7, #4]
 8102120:	6812      	ldr	r2, [r2, #0]
 8102122:	4293      	cmp	r3, r2
 8102124:	d02c      	beq.n	8102180 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8102126:	68bb      	ldr	r3, [r7, #8]
 8102128:	2b00      	cmp	r3, #0
 810212a:	d130      	bne.n	810218e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 810212c:	e028      	b.n	8102180 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 810212e:	687b      	ldr	r3, [r7, #4]
 8102130:	681b      	ldr	r3, [r3, #0]
 8102132:	4618      	mov	r0, r3
 8102134:	f7fe ffac 	bl	8101090 <LL_ADC_IsEnabled>
 8102138:	4603      	mov	r3, r0
 810213a:	2b00      	cmp	r3, #0
 810213c:	d104      	bne.n	8102148 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 810213e:	687b      	ldr	r3, [r7, #4]
 8102140:	681b      	ldr	r3, [r3, #0]
 8102142:	4618      	mov	r0, r3
 8102144:	f7fe ff7c 	bl	8101040 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8102148:	f7fe fd88 	bl	8100c5c <HAL_GetTick>
 810214c:	4602      	mov	r2, r0
 810214e:	68fb      	ldr	r3, [r7, #12]
 8102150:	1ad3      	subs	r3, r2, r3
 8102152:	2b02      	cmp	r3, #2
 8102154:	d914      	bls.n	8102180 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8102156:	687b      	ldr	r3, [r7, #4]
 8102158:	681b      	ldr	r3, [r3, #0]
 810215a:	681b      	ldr	r3, [r3, #0]
 810215c:	f003 0301 	and.w	r3, r3, #1
 8102160:	2b01      	cmp	r3, #1
 8102162:	d00d      	beq.n	8102180 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102164:	687b      	ldr	r3, [r7, #4]
 8102166:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102168:	f043 0210 	orr.w	r2, r3, #16
 810216c:	687b      	ldr	r3, [r7, #4]
 810216e:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102170:	687b      	ldr	r3, [r7, #4]
 8102172:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102174:	f043 0201 	orr.w	r2, r3, #1
 8102178:	687b      	ldr	r3, [r7, #4]
 810217a:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 810217c:	2301      	movs	r3, #1
 810217e:	e007      	b.n	8102190 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8102180:	687b      	ldr	r3, [r7, #4]
 8102182:	681b      	ldr	r3, [r3, #0]
 8102184:	681b      	ldr	r3, [r3, #0]
 8102186:	f003 0301 	and.w	r3, r3, #1
 810218a:	2b01      	cmp	r3, #1
 810218c:	d1cf      	bne.n	810212e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 810218e:	2300      	movs	r3, #0
}
 8102190:	4618      	mov	r0, r3
 8102192:	3710      	adds	r7, #16
 8102194:	46bd      	mov	sp, r7
 8102196:	bd80      	pop	{r7, pc}
 8102198:	8000003f 	.word	0x8000003f
 810219c:	40022000 	.word	0x40022000
 81021a0:	40022100 	.word	0x40022100
 81021a4:	40022300 	.word	0x40022300
 81021a8:	58026300 	.word	0x58026300

081021ac <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 81021ac:	b580      	push	{r7, lr}
 81021ae:	b084      	sub	sp, #16
 81021b0:	af00      	add	r7, sp, #0
 81021b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 81021b4:	687b      	ldr	r3, [r7, #4]
 81021b6:	681b      	ldr	r3, [r3, #0]
 81021b8:	4618      	mov	r0, r3
 81021ba:	f7fe ff7c 	bl	81010b6 <LL_ADC_IsDisableOngoing>
 81021be:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 81021c0:	687b      	ldr	r3, [r7, #4]
 81021c2:	681b      	ldr	r3, [r3, #0]
 81021c4:	4618      	mov	r0, r3
 81021c6:	f7fe ff63 	bl	8101090 <LL_ADC_IsEnabled>
 81021ca:	4603      	mov	r3, r0
 81021cc:	2b00      	cmp	r3, #0
 81021ce:	d047      	beq.n	8102260 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 81021d0:	68fb      	ldr	r3, [r7, #12]
 81021d2:	2b00      	cmp	r3, #0
 81021d4:	d144      	bne.n	8102260 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 81021d6:	687b      	ldr	r3, [r7, #4]
 81021d8:	681b      	ldr	r3, [r3, #0]
 81021da:	689b      	ldr	r3, [r3, #8]
 81021dc:	f003 030d 	and.w	r3, r3, #13
 81021e0:	2b01      	cmp	r3, #1
 81021e2:	d10c      	bne.n	81021fe <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 81021e4:	687b      	ldr	r3, [r7, #4]
 81021e6:	681b      	ldr	r3, [r3, #0]
 81021e8:	4618      	mov	r0, r3
 81021ea:	f7fe ff3d 	bl	8101068 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 81021ee:	687b      	ldr	r3, [r7, #4]
 81021f0:	681b      	ldr	r3, [r3, #0]
 81021f2:	2203      	movs	r2, #3
 81021f4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 81021f6:	f7fe fd31 	bl	8100c5c <HAL_GetTick>
 81021fa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 81021fc:	e029      	b.n	8102252 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81021fe:	687b      	ldr	r3, [r7, #4]
 8102200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102202:	f043 0210 	orr.w	r2, r3, #16
 8102206:	687b      	ldr	r3, [r7, #4]
 8102208:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 810220a:	687b      	ldr	r3, [r7, #4]
 810220c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810220e:	f043 0201 	orr.w	r2, r3, #1
 8102212:	687b      	ldr	r3, [r7, #4]
 8102214:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8102216:	2301      	movs	r3, #1
 8102218:	e023      	b.n	8102262 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 810221a:	f7fe fd1f 	bl	8100c5c <HAL_GetTick>
 810221e:	4602      	mov	r2, r0
 8102220:	68bb      	ldr	r3, [r7, #8]
 8102222:	1ad3      	subs	r3, r2, r3
 8102224:	2b02      	cmp	r3, #2
 8102226:	d914      	bls.n	8102252 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8102228:	687b      	ldr	r3, [r7, #4]
 810222a:	681b      	ldr	r3, [r3, #0]
 810222c:	689b      	ldr	r3, [r3, #8]
 810222e:	f003 0301 	and.w	r3, r3, #1
 8102232:	2b00      	cmp	r3, #0
 8102234:	d00d      	beq.n	8102252 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102236:	687b      	ldr	r3, [r7, #4]
 8102238:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810223a:	f043 0210 	orr.w	r2, r3, #16
 810223e:	687b      	ldr	r3, [r7, #4]
 8102240:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102242:	687b      	ldr	r3, [r7, #4]
 8102244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102246:	f043 0201 	orr.w	r2, r3, #1
 810224a:	687b      	ldr	r3, [r7, #4]
 810224c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 810224e:	2301      	movs	r3, #1
 8102250:	e007      	b.n	8102262 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8102252:	687b      	ldr	r3, [r7, #4]
 8102254:	681b      	ldr	r3, [r3, #0]
 8102256:	689b      	ldr	r3, [r3, #8]
 8102258:	f003 0301 	and.w	r3, r3, #1
 810225c:	2b00      	cmp	r3, #0
 810225e:	d1dc      	bne.n	810221a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8102260:	2300      	movs	r3, #0
}
 8102262:	4618      	mov	r0, r3
 8102264:	3710      	adds	r7, #16
 8102266:	46bd      	mov	sp, r7
 8102268:	bd80      	pop	{r7, pc}

0810226a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 810226a:	b580      	push	{r7, lr}
 810226c:	b084      	sub	sp, #16
 810226e:	af00      	add	r7, sp, #0
 8102270:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8102272:	687b      	ldr	r3, [r7, #4]
 8102274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102276:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8102278:	68fb      	ldr	r3, [r7, #12]
 810227a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810227c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8102280:	2b00      	cmp	r3, #0
 8102282:	d14b      	bne.n	810231c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8102284:	68fb      	ldr	r3, [r7, #12]
 8102286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102288:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 810228c:	68fb      	ldr	r3, [r7, #12]
 810228e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8102290:	68fb      	ldr	r3, [r7, #12]
 8102292:	681b      	ldr	r3, [r3, #0]
 8102294:	681b      	ldr	r3, [r3, #0]
 8102296:	f003 0308 	and.w	r3, r3, #8
 810229a:	2b00      	cmp	r3, #0
 810229c:	d021      	beq.n	81022e2 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 810229e:	68fb      	ldr	r3, [r7, #12]
 81022a0:	681b      	ldr	r3, [r3, #0]
 81022a2:	4618      	mov	r0, r3
 81022a4:	f7fe fdad 	bl	8100e02 <LL_ADC_REG_IsTriggerSourceSWStart>
 81022a8:	4603      	mov	r3, r0
 81022aa:	2b00      	cmp	r3, #0
 81022ac:	d032      	beq.n	8102314 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 81022ae:	68fb      	ldr	r3, [r7, #12]
 81022b0:	681b      	ldr	r3, [r3, #0]
 81022b2:	68db      	ldr	r3, [r3, #12]
 81022b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 81022b8:	2b00      	cmp	r3, #0
 81022ba:	d12b      	bne.n	8102314 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 81022bc:	68fb      	ldr	r3, [r7, #12]
 81022be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81022c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 81022c4:	68fb      	ldr	r3, [r7, #12]
 81022c6:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 81022c8:	68fb      	ldr	r3, [r7, #12]
 81022ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81022cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 81022d0:	2b00      	cmp	r3, #0
 81022d2:	d11f      	bne.n	8102314 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 81022d4:	68fb      	ldr	r3, [r7, #12]
 81022d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81022d8:	f043 0201 	orr.w	r2, r3, #1
 81022dc:	68fb      	ldr	r3, [r7, #12]
 81022de:	655a      	str	r2, [r3, #84]	@ 0x54
 81022e0:	e018      	b.n	8102314 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 81022e2:	68fb      	ldr	r3, [r7, #12]
 81022e4:	681b      	ldr	r3, [r3, #0]
 81022e6:	68db      	ldr	r3, [r3, #12]
 81022e8:	f003 0303 	and.w	r3, r3, #3
 81022ec:	2b00      	cmp	r3, #0
 81022ee:	d111      	bne.n	8102314 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 81022f0:	68fb      	ldr	r3, [r7, #12]
 81022f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81022f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 81022f8:	68fb      	ldr	r3, [r7, #12]
 81022fa:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 81022fc:	68fb      	ldr	r3, [r7, #12]
 81022fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102300:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8102304:	2b00      	cmp	r3, #0
 8102306:	d105      	bne.n	8102314 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8102308:	68fb      	ldr	r3, [r7, #12]
 810230a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810230c:	f043 0201 	orr.w	r2, r3, #1
 8102310:	68fb      	ldr	r3, [r7, #12]
 8102312:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8102314:	68f8      	ldr	r0, [r7, #12]
 8102316:	f7fe f84f 	bl	81003b8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 810231a:	e00e      	b.n	810233a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 810231c:	68fb      	ldr	r3, [r7, #12]
 810231e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102320:	f003 0310 	and.w	r3, r3, #16
 8102324:	2b00      	cmp	r3, #0
 8102326:	d003      	beq.n	8102330 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8102328:	68f8      	ldr	r0, [r7, #12]
 810232a:	f7ff fbbb 	bl	8101aa4 <HAL_ADC_ErrorCallback>
}
 810232e:	e004      	b.n	810233a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8102330:	68fb      	ldr	r3, [r7, #12]
 8102332:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102336:	6878      	ldr	r0, [r7, #4]
 8102338:	4798      	blx	r3
}
 810233a:	bf00      	nop
 810233c:	3710      	adds	r7, #16
 810233e:	46bd      	mov	sp, r7
 8102340:	bd80      	pop	{r7, pc}

08102342 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8102342:	b580      	push	{r7, lr}
 8102344:	b084      	sub	sp, #16
 8102346:	af00      	add	r7, sp, #0
 8102348:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 810234a:	687b      	ldr	r3, [r7, #4]
 810234c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810234e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8102350:	68f8      	ldr	r0, [r7, #12]
 8102352:	f7fe f84d 	bl	81003f0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8102356:	bf00      	nop
 8102358:	3710      	adds	r7, #16
 810235a:	46bd      	mov	sp, r7
 810235c:	bd80      	pop	{r7, pc}

0810235e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 810235e:	b580      	push	{r7, lr}
 8102360:	b084      	sub	sp, #16
 8102362:	af00      	add	r7, sp, #0
 8102364:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8102366:	687b      	ldr	r3, [r7, #4]
 8102368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810236a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 810236c:	68fb      	ldr	r3, [r7, #12]
 810236e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102370:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8102374:	68fb      	ldr	r3, [r7, #12]
 8102376:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8102378:	68fb      	ldr	r3, [r7, #12]
 810237a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810237c:	f043 0204 	orr.w	r2, r3, #4
 8102380:	68fb      	ldr	r3, [r7, #12]
 8102382:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8102384:	68f8      	ldr	r0, [r7, #12]
 8102386:	f7ff fb8d 	bl	8101aa4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 810238a:	bf00      	nop
 810238c:	3710      	adds	r7, #16
 810238e:	46bd      	mov	sp, r7
 8102390:	bd80      	pop	{r7, pc}
	...

08102394 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8102394:	b580      	push	{r7, lr}
 8102396:	b084      	sub	sp, #16
 8102398:	af00      	add	r7, sp, #0
 810239a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 810239c:	687b      	ldr	r3, [r7, #4]
 810239e:	681b      	ldr	r3, [r3, #0]
 81023a0:	4a7a      	ldr	r2, [pc, #488]	@ (810258c <ADC_ConfigureBoostMode+0x1f8>)
 81023a2:	4293      	cmp	r3, r2
 81023a4:	d004      	beq.n	81023b0 <ADC_ConfigureBoostMode+0x1c>
 81023a6:	687b      	ldr	r3, [r7, #4]
 81023a8:	681b      	ldr	r3, [r3, #0]
 81023aa:	4a79      	ldr	r2, [pc, #484]	@ (8102590 <ADC_ConfigureBoostMode+0x1fc>)
 81023ac:	4293      	cmp	r3, r2
 81023ae:	d109      	bne.n	81023c4 <ADC_ConfigureBoostMode+0x30>
 81023b0:	4b78      	ldr	r3, [pc, #480]	@ (8102594 <ADC_ConfigureBoostMode+0x200>)
 81023b2:	689b      	ldr	r3, [r3, #8]
 81023b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 81023b8:	2b00      	cmp	r3, #0
 81023ba:	bf14      	ite	ne
 81023bc:	2301      	movne	r3, #1
 81023be:	2300      	moveq	r3, #0
 81023c0:	b2db      	uxtb	r3, r3
 81023c2:	e008      	b.n	81023d6 <ADC_ConfigureBoostMode+0x42>
 81023c4:	4b74      	ldr	r3, [pc, #464]	@ (8102598 <ADC_ConfigureBoostMode+0x204>)
 81023c6:	689b      	ldr	r3, [r3, #8]
 81023c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 81023cc:	2b00      	cmp	r3, #0
 81023ce:	bf14      	ite	ne
 81023d0:	2301      	movne	r3, #1
 81023d2:	2300      	moveq	r3, #0
 81023d4:	b2db      	uxtb	r3, r3
 81023d6:	2b00      	cmp	r3, #0
 81023d8:	d01c      	beq.n	8102414 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 81023da:	f003 fac7 	bl	810596c <HAL_RCC_GetHCLKFreq>
 81023de:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 81023e0:	687b      	ldr	r3, [r7, #4]
 81023e2:	685b      	ldr	r3, [r3, #4]
 81023e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81023e8:	d010      	beq.n	810240c <ADC_ConfigureBoostMode+0x78>
 81023ea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81023ee:	d873      	bhi.n	81024d8 <ADC_ConfigureBoostMode+0x144>
 81023f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81023f4:	d002      	beq.n	81023fc <ADC_ConfigureBoostMode+0x68>
 81023f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81023fa:	d16d      	bne.n	81024d8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 81023fc:	687b      	ldr	r3, [r7, #4]
 81023fe:	685b      	ldr	r3, [r3, #4]
 8102400:	0c1b      	lsrs	r3, r3, #16
 8102402:	68fa      	ldr	r2, [r7, #12]
 8102404:	fbb2 f3f3 	udiv	r3, r2, r3
 8102408:	60fb      	str	r3, [r7, #12]
        break;
 810240a:	e068      	b.n	81024de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 810240c:	68fb      	ldr	r3, [r7, #12]
 810240e:	089b      	lsrs	r3, r3, #2
 8102410:	60fb      	str	r3, [r7, #12]
        break;
 8102412:	e064      	b.n	81024de <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8102414:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8102418:	f04f 0100 	mov.w	r1, #0
 810241c:	f004 fcf8 	bl	8106e10 <HAL_RCCEx_GetPeriphCLKFreq>
 8102420:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8102422:	687b      	ldr	r3, [r7, #4]
 8102424:	685b      	ldr	r3, [r3, #4]
 8102426:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 810242a:	d051      	beq.n	81024d0 <ADC_ConfigureBoostMode+0x13c>
 810242c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8102430:	d854      	bhi.n	81024dc <ADC_ConfigureBoostMode+0x148>
 8102432:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8102436:	d047      	beq.n	81024c8 <ADC_ConfigureBoostMode+0x134>
 8102438:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 810243c:	d84e      	bhi.n	81024dc <ADC_ConfigureBoostMode+0x148>
 810243e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8102442:	d03d      	beq.n	81024c0 <ADC_ConfigureBoostMode+0x12c>
 8102444:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8102448:	d848      	bhi.n	81024dc <ADC_ConfigureBoostMode+0x148>
 810244a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810244e:	d033      	beq.n	81024b8 <ADC_ConfigureBoostMode+0x124>
 8102450:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8102454:	d842      	bhi.n	81024dc <ADC_ConfigureBoostMode+0x148>
 8102456:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 810245a:	d029      	beq.n	81024b0 <ADC_ConfigureBoostMode+0x11c>
 810245c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8102460:	d83c      	bhi.n	81024dc <ADC_ConfigureBoostMode+0x148>
 8102462:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8102466:	d01a      	beq.n	810249e <ADC_ConfigureBoostMode+0x10a>
 8102468:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 810246c:	d836      	bhi.n	81024dc <ADC_ConfigureBoostMode+0x148>
 810246e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8102472:	d014      	beq.n	810249e <ADC_ConfigureBoostMode+0x10a>
 8102474:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8102478:	d830      	bhi.n	81024dc <ADC_ConfigureBoostMode+0x148>
 810247a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810247e:	d00e      	beq.n	810249e <ADC_ConfigureBoostMode+0x10a>
 8102480:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8102484:	d82a      	bhi.n	81024dc <ADC_ConfigureBoostMode+0x148>
 8102486:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 810248a:	d008      	beq.n	810249e <ADC_ConfigureBoostMode+0x10a>
 810248c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8102490:	d824      	bhi.n	81024dc <ADC_ConfigureBoostMode+0x148>
 8102492:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8102496:	d002      	beq.n	810249e <ADC_ConfigureBoostMode+0x10a>
 8102498:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 810249c:	d11e      	bne.n	81024dc <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 810249e:	687b      	ldr	r3, [r7, #4]
 81024a0:	685b      	ldr	r3, [r3, #4]
 81024a2:	0c9b      	lsrs	r3, r3, #18
 81024a4:	005b      	lsls	r3, r3, #1
 81024a6:	68fa      	ldr	r2, [r7, #12]
 81024a8:	fbb2 f3f3 	udiv	r3, r2, r3
 81024ac:	60fb      	str	r3, [r7, #12]
        break;
 81024ae:	e016      	b.n	81024de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 81024b0:	68fb      	ldr	r3, [r7, #12]
 81024b2:	091b      	lsrs	r3, r3, #4
 81024b4:	60fb      	str	r3, [r7, #12]
        break;
 81024b6:	e012      	b.n	81024de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 81024b8:	68fb      	ldr	r3, [r7, #12]
 81024ba:	095b      	lsrs	r3, r3, #5
 81024bc:	60fb      	str	r3, [r7, #12]
        break;
 81024be:	e00e      	b.n	81024de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 81024c0:	68fb      	ldr	r3, [r7, #12]
 81024c2:	099b      	lsrs	r3, r3, #6
 81024c4:	60fb      	str	r3, [r7, #12]
        break;
 81024c6:	e00a      	b.n	81024de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 81024c8:	68fb      	ldr	r3, [r7, #12]
 81024ca:	09db      	lsrs	r3, r3, #7
 81024cc:	60fb      	str	r3, [r7, #12]
        break;
 81024ce:	e006      	b.n	81024de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 81024d0:	68fb      	ldr	r3, [r7, #12]
 81024d2:	0a1b      	lsrs	r3, r3, #8
 81024d4:	60fb      	str	r3, [r7, #12]
        break;
 81024d6:	e002      	b.n	81024de <ADC_ConfigureBoostMode+0x14a>
        break;
 81024d8:	bf00      	nop
 81024da:	e000      	b.n	81024de <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 81024dc:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 81024de:	f7fe fbc9 	bl	8100c74 <HAL_GetREVID>
 81024e2:	4603      	mov	r3, r0
 81024e4:	f241 0203 	movw	r2, #4099	@ 0x1003
 81024e8:	4293      	cmp	r3, r2
 81024ea:	d815      	bhi.n	8102518 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 81024ec:	68fb      	ldr	r3, [r7, #12]
 81024ee:	4a2b      	ldr	r2, [pc, #172]	@ (810259c <ADC_ConfigureBoostMode+0x208>)
 81024f0:	4293      	cmp	r3, r2
 81024f2:	d908      	bls.n	8102506 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 81024f4:	687b      	ldr	r3, [r7, #4]
 81024f6:	681b      	ldr	r3, [r3, #0]
 81024f8:	689a      	ldr	r2, [r3, #8]
 81024fa:	687b      	ldr	r3, [r7, #4]
 81024fc:	681b      	ldr	r3, [r3, #0]
 81024fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8102502:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8102504:	e03e      	b.n	8102584 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8102506:	687b      	ldr	r3, [r7, #4]
 8102508:	681b      	ldr	r3, [r3, #0]
 810250a:	689a      	ldr	r2, [r3, #8]
 810250c:	687b      	ldr	r3, [r7, #4]
 810250e:	681b      	ldr	r3, [r3, #0]
 8102510:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8102514:	609a      	str	r2, [r3, #8]
}
 8102516:	e035      	b.n	8102584 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8102518:	68fb      	ldr	r3, [r7, #12]
 810251a:	085b      	lsrs	r3, r3, #1
 810251c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 810251e:	68fb      	ldr	r3, [r7, #12]
 8102520:	4a1f      	ldr	r2, [pc, #124]	@ (81025a0 <ADC_ConfigureBoostMode+0x20c>)
 8102522:	4293      	cmp	r3, r2
 8102524:	d808      	bhi.n	8102538 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8102526:	687b      	ldr	r3, [r7, #4]
 8102528:	681b      	ldr	r3, [r3, #0]
 810252a:	689a      	ldr	r2, [r3, #8]
 810252c:	687b      	ldr	r3, [r7, #4]
 810252e:	681b      	ldr	r3, [r3, #0]
 8102530:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8102534:	609a      	str	r2, [r3, #8]
}
 8102536:	e025      	b.n	8102584 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8102538:	68fb      	ldr	r3, [r7, #12]
 810253a:	4a1a      	ldr	r2, [pc, #104]	@ (81025a4 <ADC_ConfigureBoostMode+0x210>)
 810253c:	4293      	cmp	r3, r2
 810253e:	d80a      	bhi.n	8102556 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8102540:	687b      	ldr	r3, [r7, #4]
 8102542:	681b      	ldr	r3, [r3, #0]
 8102544:	689b      	ldr	r3, [r3, #8]
 8102546:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 810254a:	687b      	ldr	r3, [r7, #4]
 810254c:	681b      	ldr	r3, [r3, #0]
 810254e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8102552:	609a      	str	r2, [r3, #8]
}
 8102554:	e016      	b.n	8102584 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8102556:	68fb      	ldr	r3, [r7, #12]
 8102558:	4a13      	ldr	r2, [pc, #76]	@ (81025a8 <ADC_ConfigureBoostMode+0x214>)
 810255a:	4293      	cmp	r3, r2
 810255c:	d80a      	bhi.n	8102574 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 810255e:	687b      	ldr	r3, [r7, #4]
 8102560:	681b      	ldr	r3, [r3, #0]
 8102562:	689b      	ldr	r3, [r3, #8]
 8102564:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8102568:	687b      	ldr	r3, [r7, #4]
 810256a:	681b      	ldr	r3, [r3, #0]
 810256c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8102570:	609a      	str	r2, [r3, #8]
}
 8102572:	e007      	b.n	8102584 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8102574:	687b      	ldr	r3, [r7, #4]
 8102576:	681b      	ldr	r3, [r3, #0]
 8102578:	689a      	ldr	r2, [r3, #8]
 810257a:	687b      	ldr	r3, [r7, #4]
 810257c:	681b      	ldr	r3, [r3, #0]
 810257e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8102582:	609a      	str	r2, [r3, #8]
}
 8102584:	bf00      	nop
 8102586:	3710      	adds	r7, #16
 8102588:	46bd      	mov	sp, r7
 810258a:	bd80      	pop	{r7, pc}
 810258c:	40022000 	.word	0x40022000
 8102590:	40022100 	.word	0x40022100
 8102594:	40022300 	.word	0x40022300
 8102598:	58026300 	.word	0x58026300
 810259c:	01312d00 	.word	0x01312d00
 81025a0:	005f5e10 	.word	0x005f5e10
 81025a4:	00bebc20 	.word	0x00bebc20
 81025a8:	017d7840 	.word	0x017d7840

081025ac <LL_ADC_StartCalibration>:
{
 81025ac:	b480      	push	{r7}
 81025ae:	b085      	sub	sp, #20
 81025b0:	af00      	add	r7, sp, #0
 81025b2:	60f8      	str	r0, [r7, #12]
 81025b4:	60b9      	str	r1, [r7, #8]
 81025b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 81025b8:	68fb      	ldr	r3, [r7, #12]
 81025ba:	689a      	ldr	r2, [r3, #8]
 81025bc:	4b09      	ldr	r3, [pc, #36]	@ (81025e4 <LL_ADC_StartCalibration+0x38>)
 81025be:	4013      	ands	r3, r2
 81025c0:	68ba      	ldr	r2, [r7, #8]
 81025c2:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 81025c6:	687a      	ldr	r2, [r7, #4]
 81025c8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 81025cc:	430a      	orrs	r2, r1
 81025ce:	4313      	orrs	r3, r2
 81025d0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 81025d4:	68fb      	ldr	r3, [r7, #12]
 81025d6:	609a      	str	r2, [r3, #8]
}
 81025d8:	bf00      	nop
 81025da:	3714      	adds	r7, #20
 81025dc:	46bd      	mov	sp, r7
 81025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81025e2:	4770      	bx	lr
 81025e4:	3ffeffc0 	.word	0x3ffeffc0

081025e8 <LL_ADC_IsCalibrationOnGoing>:
{
 81025e8:	b480      	push	{r7}
 81025ea:	b083      	sub	sp, #12
 81025ec:	af00      	add	r7, sp, #0
 81025ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 81025f0:	687b      	ldr	r3, [r7, #4]
 81025f2:	689b      	ldr	r3, [r3, #8]
 81025f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 81025f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 81025fc:	d101      	bne.n	8102602 <LL_ADC_IsCalibrationOnGoing+0x1a>
 81025fe:	2301      	movs	r3, #1
 8102600:	e000      	b.n	8102604 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8102602:	2300      	movs	r3, #0
}
 8102604:	4618      	mov	r0, r3
 8102606:	370c      	adds	r7, #12
 8102608:	46bd      	mov	sp, r7
 810260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810260e:	4770      	bx	lr

08102610 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8102610:	b580      	push	{r7, lr}
 8102612:	b086      	sub	sp, #24
 8102614:	af00      	add	r7, sp, #0
 8102616:	60f8      	str	r0, [r7, #12]
 8102618:	60b9      	str	r1, [r7, #8]
 810261a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 810261c:	2300      	movs	r3, #0
 810261e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8102620:	68fb      	ldr	r3, [r7, #12]
 8102622:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8102626:	2b01      	cmp	r3, #1
 8102628:	d101      	bne.n	810262e <HAL_ADCEx_Calibration_Start+0x1e>
 810262a:	2302      	movs	r3, #2
 810262c:	e04e      	b.n	81026cc <HAL_ADCEx_Calibration_Start+0xbc>
 810262e:	68fb      	ldr	r3, [r7, #12]
 8102630:	2201      	movs	r2, #1
 8102632:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8102636:	68f8      	ldr	r0, [r7, #12]
 8102638:	f7ff fdb8 	bl	81021ac <ADC_Disable>
 810263c:	4603      	mov	r3, r0
 810263e:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8102640:	7dfb      	ldrb	r3, [r7, #23]
 8102642:	2b00      	cmp	r3, #0
 8102644:	d137      	bne.n	81026b6 <HAL_ADCEx_Calibration_Start+0xa6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8102646:	68fb      	ldr	r3, [r7, #12]
 8102648:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810264a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 810264e:	f023 0302 	bic.w	r3, r3, #2
 8102652:	f043 0202 	orr.w	r2, r3, #2
 8102656:	68fb      	ldr	r3, [r7, #12]
 8102658:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 810265a:	68fb      	ldr	r3, [r7, #12]
 810265c:	681b      	ldr	r3, [r3, #0]
 810265e:	687a      	ldr	r2, [r7, #4]
 8102660:	68b9      	ldr	r1, [r7, #8]
 8102662:	4618      	mov	r0, r3
 8102664:	f7ff ffa2 	bl	81025ac <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8102668:	e014      	b.n	8102694 <HAL_ADCEx_Calibration_Start+0x84>
    {
      wait_loop_index++;
 810266a:	693b      	ldr	r3, [r7, #16]
 810266c:	3301      	adds	r3, #1
 810266e:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8102670:	693b      	ldr	r3, [r7, #16]
 8102672:	4a18      	ldr	r2, [pc, #96]	@ (81026d4 <HAL_ADCEx_Calibration_Start+0xc4>)
 8102674:	4293      	cmp	r3, r2
 8102676:	d30d      	bcc.n	8102694 <HAL_ADCEx_Calibration_Start+0x84>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8102678:	68fb      	ldr	r3, [r7, #12]
 810267a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810267c:	f023 0312 	bic.w	r3, r3, #18
 8102680:	f043 0210 	orr.w	r2, r3, #16
 8102684:	68fb      	ldr	r3, [r7, #12]
 8102686:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8102688:	68fb      	ldr	r3, [r7, #12]
 810268a:	2200      	movs	r2, #0
 810268c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8102690:	2301      	movs	r3, #1
 8102692:	e01b      	b.n	81026cc <HAL_ADCEx_Calibration_Start+0xbc>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8102694:	68fb      	ldr	r3, [r7, #12]
 8102696:	681b      	ldr	r3, [r3, #0]
 8102698:	4618      	mov	r0, r3
 810269a:	f7ff ffa5 	bl	81025e8 <LL_ADC_IsCalibrationOnGoing>
 810269e:	4603      	mov	r3, r0
 81026a0:	2b00      	cmp	r3, #0
 81026a2:	d1e2      	bne.n	810266a <HAL_ADCEx_Calibration_Start+0x5a>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 81026a4:	68fb      	ldr	r3, [r7, #12]
 81026a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81026a8:	f023 0303 	bic.w	r3, r3, #3
 81026ac:	f043 0201 	orr.w	r2, r3, #1
 81026b0:	68fb      	ldr	r3, [r7, #12]
 81026b2:	655a      	str	r2, [r3, #84]	@ 0x54
 81026b4:	e005      	b.n	81026c2 <HAL_ADCEx_Calibration_Start+0xb2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81026b6:	68fb      	ldr	r3, [r7, #12]
 81026b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81026ba:	f043 0210 	orr.w	r2, r3, #16
 81026be:	68fb      	ldr	r3, [r7, #12]
 81026c0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 81026c2:	68fb      	ldr	r3, [r7, #12]
 81026c4:	2200      	movs	r2, #0
 81026c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 81026ca:	7dfb      	ldrb	r3, [r7, #23]
}
 81026cc:	4618      	mov	r0, r3
 81026ce:	3718      	adds	r7, #24
 81026d0:	46bd      	mov	sp, r7
 81026d2:	bd80      	pop	{r7, pc}
 81026d4:	25c3f800 	.word	0x25c3f800

081026d8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 81026d8:	b480      	push	{r7}
 81026da:	b083      	sub	sp, #12
 81026dc:	af00      	add	r7, sp, #0
 81026de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 81026e0:	bf00      	nop
 81026e2:	370c      	adds	r7, #12
 81026e4:	46bd      	mov	sp, r7
 81026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026ea:	4770      	bx	lr

081026ec <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 81026ec:	b480      	push	{r7}
 81026ee:	b083      	sub	sp, #12
 81026f0:	af00      	add	r7, sp, #0
 81026f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 81026f4:	bf00      	nop
 81026f6:	370c      	adds	r7, #12
 81026f8:	46bd      	mov	sp, r7
 81026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026fe:	4770      	bx	lr

08102700 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8102700:	b480      	push	{r7}
 8102702:	b083      	sub	sp, #12
 8102704:	af00      	add	r7, sp, #0
 8102706:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8102708:	bf00      	nop
 810270a:	370c      	adds	r7, #12
 810270c:	46bd      	mov	sp, r7
 810270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102712:	4770      	bx	lr

08102714 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8102714:	b480      	push	{r7}
 8102716:	b083      	sub	sp, #12
 8102718:	af00      	add	r7, sp, #0
 810271a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 810271c:	bf00      	nop
 810271e:	370c      	adds	r7, #12
 8102720:	46bd      	mov	sp, r7
 8102722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102726:	4770      	bx	lr

08102728 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8102728:	b480      	push	{r7}
 810272a:	b083      	sub	sp, #12
 810272c:	af00      	add	r7, sp, #0
 810272e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8102730:	bf00      	nop
 8102732:	370c      	adds	r7, #12
 8102734:	46bd      	mov	sp, r7
 8102736:	f85d 7b04 	ldr.w	r7, [sp], #4
 810273a:	4770      	bx	lr

0810273c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 810273c:	b480      	push	{r7}
 810273e:	b085      	sub	sp, #20
 8102740:	af00      	add	r7, sp, #0
 8102742:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8102744:	687b      	ldr	r3, [r7, #4]
 8102746:	f003 0307 	and.w	r3, r3, #7
 810274a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 810274c:	4b0c      	ldr	r3, [pc, #48]	@ (8102780 <__NVIC_SetPriorityGrouping+0x44>)
 810274e:	68db      	ldr	r3, [r3, #12]
 8102750:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8102752:	68ba      	ldr	r2, [r7, #8]
 8102754:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8102758:	4013      	ands	r3, r2
 810275a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 810275c:	68fb      	ldr	r3, [r7, #12]
 810275e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8102760:	68bb      	ldr	r3, [r7, #8]
 8102762:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8102764:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8102768:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810276c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 810276e:	4a04      	ldr	r2, [pc, #16]	@ (8102780 <__NVIC_SetPriorityGrouping+0x44>)
 8102770:	68bb      	ldr	r3, [r7, #8]
 8102772:	60d3      	str	r3, [r2, #12]
}
 8102774:	bf00      	nop
 8102776:	3714      	adds	r7, #20
 8102778:	46bd      	mov	sp, r7
 810277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810277e:	4770      	bx	lr
 8102780:	e000ed00 	.word	0xe000ed00

08102784 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8102784:	b480      	push	{r7}
 8102786:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8102788:	4b04      	ldr	r3, [pc, #16]	@ (810279c <__NVIC_GetPriorityGrouping+0x18>)
 810278a:	68db      	ldr	r3, [r3, #12]
 810278c:	0a1b      	lsrs	r3, r3, #8
 810278e:	f003 0307 	and.w	r3, r3, #7
}
 8102792:	4618      	mov	r0, r3
 8102794:	46bd      	mov	sp, r7
 8102796:	f85d 7b04 	ldr.w	r7, [sp], #4
 810279a:	4770      	bx	lr
 810279c:	e000ed00 	.word	0xe000ed00

081027a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81027a0:	b480      	push	{r7}
 81027a2:	b083      	sub	sp, #12
 81027a4:	af00      	add	r7, sp, #0
 81027a6:	4603      	mov	r3, r0
 81027a8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81027aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81027ae:	2b00      	cmp	r3, #0
 81027b0:	db0b      	blt.n	81027ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 81027b2:	88fb      	ldrh	r3, [r7, #6]
 81027b4:	f003 021f 	and.w	r2, r3, #31
 81027b8:	4907      	ldr	r1, [pc, #28]	@ (81027d8 <__NVIC_EnableIRQ+0x38>)
 81027ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81027be:	095b      	lsrs	r3, r3, #5
 81027c0:	2001      	movs	r0, #1
 81027c2:	fa00 f202 	lsl.w	r2, r0, r2
 81027c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 81027ca:	bf00      	nop
 81027cc:	370c      	adds	r7, #12
 81027ce:	46bd      	mov	sp, r7
 81027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81027d4:	4770      	bx	lr
 81027d6:	bf00      	nop
 81027d8:	e000e100 	.word	0xe000e100

081027dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 81027dc:	b480      	push	{r7}
 81027de:	b083      	sub	sp, #12
 81027e0:	af00      	add	r7, sp, #0
 81027e2:	4603      	mov	r3, r0
 81027e4:	6039      	str	r1, [r7, #0]
 81027e6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81027e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81027ec:	2b00      	cmp	r3, #0
 81027ee:	db0a      	blt.n	8102806 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81027f0:	683b      	ldr	r3, [r7, #0]
 81027f2:	b2da      	uxtb	r2, r3
 81027f4:	490c      	ldr	r1, [pc, #48]	@ (8102828 <__NVIC_SetPriority+0x4c>)
 81027f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81027fa:	0112      	lsls	r2, r2, #4
 81027fc:	b2d2      	uxtb	r2, r2
 81027fe:	440b      	add	r3, r1
 8102800:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8102804:	e00a      	b.n	810281c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102806:	683b      	ldr	r3, [r7, #0]
 8102808:	b2da      	uxtb	r2, r3
 810280a:	4908      	ldr	r1, [pc, #32]	@ (810282c <__NVIC_SetPriority+0x50>)
 810280c:	88fb      	ldrh	r3, [r7, #6]
 810280e:	f003 030f 	and.w	r3, r3, #15
 8102812:	3b04      	subs	r3, #4
 8102814:	0112      	lsls	r2, r2, #4
 8102816:	b2d2      	uxtb	r2, r2
 8102818:	440b      	add	r3, r1
 810281a:	761a      	strb	r2, [r3, #24]
}
 810281c:	bf00      	nop
 810281e:	370c      	adds	r7, #12
 8102820:	46bd      	mov	sp, r7
 8102822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102826:	4770      	bx	lr
 8102828:	e000e100 	.word	0xe000e100
 810282c:	e000ed00 	.word	0xe000ed00

08102830 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102830:	b480      	push	{r7}
 8102832:	b089      	sub	sp, #36	@ 0x24
 8102834:	af00      	add	r7, sp, #0
 8102836:	60f8      	str	r0, [r7, #12]
 8102838:	60b9      	str	r1, [r7, #8]
 810283a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 810283c:	68fb      	ldr	r3, [r7, #12]
 810283e:	f003 0307 	and.w	r3, r3, #7
 8102842:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8102844:	69fb      	ldr	r3, [r7, #28]
 8102846:	f1c3 0307 	rsb	r3, r3, #7
 810284a:	2b04      	cmp	r3, #4
 810284c:	bf28      	it	cs
 810284e:	2304      	movcs	r3, #4
 8102850:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8102852:	69fb      	ldr	r3, [r7, #28]
 8102854:	3304      	adds	r3, #4
 8102856:	2b06      	cmp	r3, #6
 8102858:	d902      	bls.n	8102860 <NVIC_EncodePriority+0x30>
 810285a:	69fb      	ldr	r3, [r7, #28]
 810285c:	3b03      	subs	r3, #3
 810285e:	e000      	b.n	8102862 <NVIC_EncodePriority+0x32>
 8102860:	2300      	movs	r3, #0
 8102862:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102864:	f04f 32ff 	mov.w	r2, #4294967295
 8102868:	69bb      	ldr	r3, [r7, #24]
 810286a:	fa02 f303 	lsl.w	r3, r2, r3
 810286e:	43da      	mvns	r2, r3
 8102870:	68bb      	ldr	r3, [r7, #8]
 8102872:	401a      	ands	r2, r3
 8102874:	697b      	ldr	r3, [r7, #20]
 8102876:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8102878:	f04f 31ff 	mov.w	r1, #4294967295
 810287c:	697b      	ldr	r3, [r7, #20]
 810287e:	fa01 f303 	lsl.w	r3, r1, r3
 8102882:	43d9      	mvns	r1, r3
 8102884:	687b      	ldr	r3, [r7, #4]
 8102886:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102888:	4313      	orrs	r3, r2
         );
}
 810288a:	4618      	mov	r0, r3
 810288c:	3724      	adds	r7, #36	@ 0x24
 810288e:	46bd      	mov	sp, r7
 8102890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102894:	4770      	bx	lr
	...

08102898 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8102898:	b580      	push	{r7, lr}
 810289a:	b082      	sub	sp, #8
 810289c:	af00      	add	r7, sp, #0
 810289e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81028a0:	687b      	ldr	r3, [r7, #4]
 81028a2:	3b01      	subs	r3, #1
 81028a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 81028a8:	d301      	bcc.n	81028ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81028aa:	2301      	movs	r3, #1
 81028ac:	e00f      	b.n	81028ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 81028ae:	4a0a      	ldr	r2, [pc, #40]	@ (81028d8 <SysTick_Config+0x40>)
 81028b0:	687b      	ldr	r3, [r7, #4]
 81028b2:	3b01      	subs	r3, #1
 81028b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 81028b6:	210f      	movs	r1, #15
 81028b8:	f04f 30ff 	mov.w	r0, #4294967295
 81028bc:	f7ff ff8e 	bl	81027dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 81028c0:	4b05      	ldr	r3, [pc, #20]	@ (81028d8 <SysTick_Config+0x40>)
 81028c2:	2200      	movs	r2, #0
 81028c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81028c6:	4b04      	ldr	r3, [pc, #16]	@ (81028d8 <SysTick_Config+0x40>)
 81028c8:	2207      	movs	r2, #7
 81028ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 81028cc:	2300      	movs	r3, #0
}
 81028ce:	4618      	mov	r0, r3
 81028d0:	3708      	adds	r7, #8
 81028d2:	46bd      	mov	sp, r7
 81028d4:	bd80      	pop	{r7, pc}
 81028d6:	bf00      	nop
 81028d8:	e000e010 	.word	0xe000e010

081028dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81028dc:	b580      	push	{r7, lr}
 81028de:	b082      	sub	sp, #8
 81028e0:	af00      	add	r7, sp, #0
 81028e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 81028e4:	6878      	ldr	r0, [r7, #4]
 81028e6:	f7ff ff29 	bl	810273c <__NVIC_SetPriorityGrouping>
}
 81028ea:	bf00      	nop
 81028ec:	3708      	adds	r7, #8
 81028ee:	46bd      	mov	sp, r7
 81028f0:	bd80      	pop	{r7, pc}

081028f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81028f2:	b580      	push	{r7, lr}
 81028f4:	b086      	sub	sp, #24
 81028f6:	af00      	add	r7, sp, #0
 81028f8:	4603      	mov	r3, r0
 81028fa:	60b9      	str	r1, [r7, #8]
 81028fc:	607a      	str	r2, [r7, #4]
 81028fe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8102900:	f7ff ff40 	bl	8102784 <__NVIC_GetPriorityGrouping>
 8102904:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8102906:	687a      	ldr	r2, [r7, #4]
 8102908:	68b9      	ldr	r1, [r7, #8]
 810290a:	6978      	ldr	r0, [r7, #20]
 810290c:	f7ff ff90 	bl	8102830 <NVIC_EncodePriority>
 8102910:	4602      	mov	r2, r0
 8102912:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8102916:	4611      	mov	r1, r2
 8102918:	4618      	mov	r0, r3
 810291a:	f7ff ff5f 	bl	81027dc <__NVIC_SetPriority>
}
 810291e:	bf00      	nop
 8102920:	3718      	adds	r7, #24
 8102922:	46bd      	mov	sp, r7
 8102924:	bd80      	pop	{r7, pc}

08102926 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8102926:	b580      	push	{r7, lr}
 8102928:	b082      	sub	sp, #8
 810292a:	af00      	add	r7, sp, #0
 810292c:	4603      	mov	r3, r0
 810292e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8102930:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102934:	4618      	mov	r0, r3
 8102936:	f7ff ff33 	bl	81027a0 <__NVIC_EnableIRQ>
}
 810293a:	bf00      	nop
 810293c:	3708      	adds	r7, #8
 810293e:	46bd      	mov	sp, r7
 8102940:	bd80      	pop	{r7, pc}

08102942 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8102942:	b580      	push	{r7, lr}
 8102944:	b082      	sub	sp, #8
 8102946:	af00      	add	r7, sp, #0
 8102948:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 810294a:	6878      	ldr	r0, [r7, #4]
 810294c:	f7ff ffa4 	bl	8102898 <SysTick_Config>
 8102950:	4603      	mov	r3, r0
}
 8102952:	4618      	mov	r0, r3
 8102954:	3708      	adds	r7, #8
 8102956:	46bd      	mov	sp, r7
 8102958:	bd80      	pop	{r7, pc}
	...

0810295c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 810295c:	b580      	push	{r7, lr}
 810295e:	b086      	sub	sp, #24
 8102960:	af00      	add	r7, sp, #0
 8102962:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8102964:	f7fe f97a 	bl	8100c5c <HAL_GetTick>
 8102968:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 810296a:	687b      	ldr	r3, [r7, #4]
 810296c:	2b00      	cmp	r3, #0
 810296e:	d101      	bne.n	8102974 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8102970:	2301      	movs	r3, #1
 8102972:	e314      	b.n	8102f9e <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8102974:	687b      	ldr	r3, [r7, #4]
 8102976:	681b      	ldr	r3, [r3, #0]
 8102978:	4a66      	ldr	r2, [pc, #408]	@ (8102b14 <HAL_DMA_Init+0x1b8>)
 810297a:	4293      	cmp	r3, r2
 810297c:	d04a      	beq.n	8102a14 <HAL_DMA_Init+0xb8>
 810297e:	687b      	ldr	r3, [r7, #4]
 8102980:	681b      	ldr	r3, [r3, #0]
 8102982:	4a65      	ldr	r2, [pc, #404]	@ (8102b18 <HAL_DMA_Init+0x1bc>)
 8102984:	4293      	cmp	r3, r2
 8102986:	d045      	beq.n	8102a14 <HAL_DMA_Init+0xb8>
 8102988:	687b      	ldr	r3, [r7, #4]
 810298a:	681b      	ldr	r3, [r3, #0]
 810298c:	4a63      	ldr	r2, [pc, #396]	@ (8102b1c <HAL_DMA_Init+0x1c0>)
 810298e:	4293      	cmp	r3, r2
 8102990:	d040      	beq.n	8102a14 <HAL_DMA_Init+0xb8>
 8102992:	687b      	ldr	r3, [r7, #4]
 8102994:	681b      	ldr	r3, [r3, #0]
 8102996:	4a62      	ldr	r2, [pc, #392]	@ (8102b20 <HAL_DMA_Init+0x1c4>)
 8102998:	4293      	cmp	r3, r2
 810299a:	d03b      	beq.n	8102a14 <HAL_DMA_Init+0xb8>
 810299c:	687b      	ldr	r3, [r7, #4]
 810299e:	681b      	ldr	r3, [r3, #0]
 81029a0:	4a60      	ldr	r2, [pc, #384]	@ (8102b24 <HAL_DMA_Init+0x1c8>)
 81029a2:	4293      	cmp	r3, r2
 81029a4:	d036      	beq.n	8102a14 <HAL_DMA_Init+0xb8>
 81029a6:	687b      	ldr	r3, [r7, #4]
 81029a8:	681b      	ldr	r3, [r3, #0]
 81029aa:	4a5f      	ldr	r2, [pc, #380]	@ (8102b28 <HAL_DMA_Init+0x1cc>)
 81029ac:	4293      	cmp	r3, r2
 81029ae:	d031      	beq.n	8102a14 <HAL_DMA_Init+0xb8>
 81029b0:	687b      	ldr	r3, [r7, #4]
 81029b2:	681b      	ldr	r3, [r3, #0]
 81029b4:	4a5d      	ldr	r2, [pc, #372]	@ (8102b2c <HAL_DMA_Init+0x1d0>)
 81029b6:	4293      	cmp	r3, r2
 81029b8:	d02c      	beq.n	8102a14 <HAL_DMA_Init+0xb8>
 81029ba:	687b      	ldr	r3, [r7, #4]
 81029bc:	681b      	ldr	r3, [r3, #0]
 81029be:	4a5c      	ldr	r2, [pc, #368]	@ (8102b30 <HAL_DMA_Init+0x1d4>)
 81029c0:	4293      	cmp	r3, r2
 81029c2:	d027      	beq.n	8102a14 <HAL_DMA_Init+0xb8>
 81029c4:	687b      	ldr	r3, [r7, #4]
 81029c6:	681b      	ldr	r3, [r3, #0]
 81029c8:	4a5a      	ldr	r2, [pc, #360]	@ (8102b34 <HAL_DMA_Init+0x1d8>)
 81029ca:	4293      	cmp	r3, r2
 81029cc:	d022      	beq.n	8102a14 <HAL_DMA_Init+0xb8>
 81029ce:	687b      	ldr	r3, [r7, #4]
 81029d0:	681b      	ldr	r3, [r3, #0]
 81029d2:	4a59      	ldr	r2, [pc, #356]	@ (8102b38 <HAL_DMA_Init+0x1dc>)
 81029d4:	4293      	cmp	r3, r2
 81029d6:	d01d      	beq.n	8102a14 <HAL_DMA_Init+0xb8>
 81029d8:	687b      	ldr	r3, [r7, #4]
 81029da:	681b      	ldr	r3, [r3, #0]
 81029dc:	4a57      	ldr	r2, [pc, #348]	@ (8102b3c <HAL_DMA_Init+0x1e0>)
 81029de:	4293      	cmp	r3, r2
 81029e0:	d018      	beq.n	8102a14 <HAL_DMA_Init+0xb8>
 81029e2:	687b      	ldr	r3, [r7, #4]
 81029e4:	681b      	ldr	r3, [r3, #0]
 81029e6:	4a56      	ldr	r2, [pc, #344]	@ (8102b40 <HAL_DMA_Init+0x1e4>)
 81029e8:	4293      	cmp	r3, r2
 81029ea:	d013      	beq.n	8102a14 <HAL_DMA_Init+0xb8>
 81029ec:	687b      	ldr	r3, [r7, #4]
 81029ee:	681b      	ldr	r3, [r3, #0]
 81029f0:	4a54      	ldr	r2, [pc, #336]	@ (8102b44 <HAL_DMA_Init+0x1e8>)
 81029f2:	4293      	cmp	r3, r2
 81029f4:	d00e      	beq.n	8102a14 <HAL_DMA_Init+0xb8>
 81029f6:	687b      	ldr	r3, [r7, #4]
 81029f8:	681b      	ldr	r3, [r3, #0]
 81029fa:	4a53      	ldr	r2, [pc, #332]	@ (8102b48 <HAL_DMA_Init+0x1ec>)
 81029fc:	4293      	cmp	r3, r2
 81029fe:	d009      	beq.n	8102a14 <HAL_DMA_Init+0xb8>
 8102a00:	687b      	ldr	r3, [r7, #4]
 8102a02:	681b      	ldr	r3, [r3, #0]
 8102a04:	4a51      	ldr	r2, [pc, #324]	@ (8102b4c <HAL_DMA_Init+0x1f0>)
 8102a06:	4293      	cmp	r3, r2
 8102a08:	d004      	beq.n	8102a14 <HAL_DMA_Init+0xb8>
 8102a0a:	687b      	ldr	r3, [r7, #4]
 8102a0c:	681b      	ldr	r3, [r3, #0]
 8102a0e:	4a50      	ldr	r2, [pc, #320]	@ (8102b50 <HAL_DMA_Init+0x1f4>)
 8102a10:	4293      	cmp	r3, r2
 8102a12:	d101      	bne.n	8102a18 <HAL_DMA_Init+0xbc>
 8102a14:	2301      	movs	r3, #1
 8102a16:	e000      	b.n	8102a1a <HAL_DMA_Init+0xbe>
 8102a18:	2300      	movs	r3, #0
 8102a1a:	2b00      	cmp	r3, #0
 8102a1c:	f000 813b 	beq.w	8102c96 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8102a20:	687b      	ldr	r3, [r7, #4]
 8102a22:	2202      	movs	r2, #2
 8102a24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8102a28:	687b      	ldr	r3, [r7, #4]
 8102a2a:	2200      	movs	r2, #0
 8102a2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8102a30:	687b      	ldr	r3, [r7, #4]
 8102a32:	681b      	ldr	r3, [r3, #0]
 8102a34:	4a37      	ldr	r2, [pc, #220]	@ (8102b14 <HAL_DMA_Init+0x1b8>)
 8102a36:	4293      	cmp	r3, r2
 8102a38:	d04a      	beq.n	8102ad0 <HAL_DMA_Init+0x174>
 8102a3a:	687b      	ldr	r3, [r7, #4]
 8102a3c:	681b      	ldr	r3, [r3, #0]
 8102a3e:	4a36      	ldr	r2, [pc, #216]	@ (8102b18 <HAL_DMA_Init+0x1bc>)
 8102a40:	4293      	cmp	r3, r2
 8102a42:	d045      	beq.n	8102ad0 <HAL_DMA_Init+0x174>
 8102a44:	687b      	ldr	r3, [r7, #4]
 8102a46:	681b      	ldr	r3, [r3, #0]
 8102a48:	4a34      	ldr	r2, [pc, #208]	@ (8102b1c <HAL_DMA_Init+0x1c0>)
 8102a4a:	4293      	cmp	r3, r2
 8102a4c:	d040      	beq.n	8102ad0 <HAL_DMA_Init+0x174>
 8102a4e:	687b      	ldr	r3, [r7, #4]
 8102a50:	681b      	ldr	r3, [r3, #0]
 8102a52:	4a33      	ldr	r2, [pc, #204]	@ (8102b20 <HAL_DMA_Init+0x1c4>)
 8102a54:	4293      	cmp	r3, r2
 8102a56:	d03b      	beq.n	8102ad0 <HAL_DMA_Init+0x174>
 8102a58:	687b      	ldr	r3, [r7, #4]
 8102a5a:	681b      	ldr	r3, [r3, #0]
 8102a5c:	4a31      	ldr	r2, [pc, #196]	@ (8102b24 <HAL_DMA_Init+0x1c8>)
 8102a5e:	4293      	cmp	r3, r2
 8102a60:	d036      	beq.n	8102ad0 <HAL_DMA_Init+0x174>
 8102a62:	687b      	ldr	r3, [r7, #4]
 8102a64:	681b      	ldr	r3, [r3, #0]
 8102a66:	4a30      	ldr	r2, [pc, #192]	@ (8102b28 <HAL_DMA_Init+0x1cc>)
 8102a68:	4293      	cmp	r3, r2
 8102a6a:	d031      	beq.n	8102ad0 <HAL_DMA_Init+0x174>
 8102a6c:	687b      	ldr	r3, [r7, #4]
 8102a6e:	681b      	ldr	r3, [r3, #0]
 8102a70:	4a2e      	ldr	r2, [pc, #184]	@ (8102b2c <HAL_DMA_Init+0x1d0>)
 8102a72:	4293      	cmp	r3, r2
 8102a74:	d02c      	beq.n	8102ad0 <HAL_DMA_Init+0x174>
 8102a76:	687b      	ldr	r3, [r7, #4]
 8102a78:	681b      	ldr	r3, [r3, #0]
 8102a7a:	4a2d      	ldr	r2, [pc, #180]	@ (8102b30 <HAL_DMA_Init+0x1d4>)
 8102a7c:	4293      	cmp	r3, r2
 8102a7e:	d027      	beq.n	8102ad0 <HAL_DMA_Init+0x174>
 8102a80:	687b      	ldr	r3, [r7, #4]
 8102a82:	681b      	ldr	r3, [r3, #0]
 8102a84:	4a2b      	ldr	r2, [pc, #172]	@ (8102b34 <HAL_DMA_Init+0x1d8>)
 8102a86:	4293      	cmp	r3, r2
 8102a88:	d022      	beq.n	8102ad0 <HAL_DMA_Init+0x174>
 8102a8a:	687b      	ldr	r3, [r7, #4]
 8102a8c:	681b      	ldr	r3, [r3, #0]
 8102a8e:	4a2a      	ldr	r2, [pc, #168]	@ (8102b38 <HAL_DMA_Init+0x1dc>)
 8102a90:	4293      	cmp	r3, r2
 8102a92:	d01d      	beq.n	8102ad0 <HAL_DMA_Init+0x174>
 8102a94:	687b      	ldr	r3, [r7, #4]
 8102a96:	681b      	ldr	r3, [r3, #0]
 8102a98:	4a28      	ldr	r2, [pc, #160]	@ (8102b3c <HAL_DMA_Init+0x1e0>)
 8102a9a:	4293      	cmp	r3, r2
 8102a9c:	d018      	beq.n	8102ad0 <HAL_DMA_Init+0x174>
 8102a9e:	687b      	ldr	r3, [r7, #4]
 8102aa0:	681b      	ldr	r3, [r3, #0]
 8102aa2:	4a27      	ldr	r2, [pc, #156]	@ (8102b40 <HAL_DMA_Init+0x1e4>)
 8102aa4:	4293      	cmp	r3, r2
 8102aa6:	d013      	beq.n	8102ad0 <HAL_DMA_Init+0x174>
 8102aa8:	687b      	ldr	r3, [r7, #4]
 8102aaa:	681b      	ldr	r3, [r3, #0]
 8102aac:	4a25      	ldr	r2, [pc, #148]	@ (8102b44 <HAL_DMA_Init+0x1e8>)
 8102aae:	4293      	cmp	r3, r2
 8102ab0:	d00e      	beq.n	8102ad0 <HAL_DMA_Init+0x174>
 8102ab2:	687b      	ldr	r3, [r7, #4]
 8102ab4:	681b      	ldr	r3, [r3, #0]
 8102ab6:	4a24      	ldr	r2, [pc, #144]	@ (8102b48 <HAL_DMA_Init+0x1ec>)
 8102ab8:	4293      	cmp	r3, r2
 8102aba:	d009      	beq.n	8102ad0 <HAL_DMA_Init+0x174>
 8102abc:	687b      	ldr	r3, [r7, #4]
 8102abe:	681b      	ldr	r3, [r3, #0]
 8102ac0:	4a22      	ldr	r2, [pc, #136]	@ (8102b4c <HAL_DMA_Init+0x1f0>)
 8102ac2:	4293      	cmp	r3, r2
 8102ac4:	d004      	beq.n	8102ad0 <HAL_DMA_Init+0x174>
 8102ac6:	687b      	ldr	r3, [r7, #4]
 8102ac8:	681b      	ldr	r3, [r3, #0]
 8102aca:	4a21      	ldr	r2, [pc, #132]	@ (8102b50 <HAL_DMA_Init+0x1f4>)
 8102acc:	4293      	cmp	r3, r2
 8102ace:	d108      	bne.n	8102ae2 <HAL_DMA_Init+0x186>
 8102ad0:	687b      	ldr	r3, [r7, #4]
 8102ad2:	681b      	ldr	r3, [r3, #0]
 8102ad4:	681a      	ldr	r2, [r3, #0]
 8102ad6:	687b      	ldr	r3, [r7, #4]
 8102ad8:	681b      	ldr	r3, [r3, #0]
 8102ada:	f022 0201 	bic.w	r2, r2, #1
 8102ade:	601a      	str	r2, [r3, #0]
 8102ae0:	e007      	b.n	8102af2 <HAL_DMA_Init+0x196>
 8102ae2:	687b      	ldr	r3, [r7, #4]
 8102ae4:	681b      	ldr	r3, [r3, #0]
 8102ae6:	681a      	ldr	r2, [r3, #0]
 8102ae8:	687b      	ldr	r3, [r7, #4]
 8102aea:	681b      	ldr	r3, [r3, #0]
 8102aec:	f022 0201 	bic.w	r2, r2, #1
 8102af0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8102af2:	e02f      	b.n	8102b54 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8102af4:	f7fe f8b2 	bl	8100c5c <HAL_GetTick>
 8102af8:	4602      	mov	r2, r0
 8102afa:	693b      	ldr	r3, [r7, #16]
 8102afc:	1ad3      	subs	r3, r2, r3
 8102afe:	2b05      	cmp	r3, #5
 8102b00:	d928      	bls.n	8102b54 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8102b02:	687b      	ldr	r3, [r7, #4]
 8102b04:	2220      	movs	r2, #32
 8102b06:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8102b08:	687b      	ldr	r3, [r7, #4]
 8102b0a:	2203      	movs	r2, #3
 8102b0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8102b10:	2301      	movs	r3, #1
 8102b12:	e244      	b.n	8102f9e <HAL_DMA_Init+0x642>
 8102b14:	40020010 	.word	0x40020010
 8102b18:	40020028 	.word	0x40020028
 8102b1c:	40020040 	.word	0x40020040
 8102b20:	40020058 	.word	0x40020058
 8102b24:	40020070 	.word	0x40020070
 8102b28:	40020088 	.word	0x40020088
 8102b2c:	400200a0 	.word	0x400200a0
 8102b30:	400200b8 	.word	0x400200b8
 8102b34:	40020410 	.word	0x40020410
 8102b38:	40020428 	.word	0x40020428
 8102b3c:	40020440 	.word	0x40020440
 8102b40:	40020458 	.word	0x40020458
 8102b44:	40020470 	.word	0x40020470
 8102b48:	40020488 	.word	0x40020488
 8102b4c:	400204a0 	.word	0x400204a0
 8102b50:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8102b54:	687b      	ldr	r3, [r7, #4]
 8102b56:	681b      	ldr	r3, [r3, #0]
 8102b58:	681b      	ldr	r3, [r3, #0]
 8102b5a:	f003 0301 	and.w	r3, r3, #1
 8102b5e:	2b00      	cmp	r3, #0
 8102b60:	d1c8      	bne.n	8102af4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8102b62:	687b      	ldr	r3, [r7, #4]
 8102b64:	681b      	ldr	r3, [r3, #0]
 8102b66:	681b      	ldr	r3, [r3, #0]
 8102b68:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8102b6a:	697a      	ldr	r2, [r7, #20]
 8102b6c:	4b84      	ldr	r3, [pc, #528]	@ (8102d80 <HAL_DMA_Init+0x424>)
 8102b6e:	4013      	ands	r3, r2
 8102b70:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8102b72:	687b      	ldr	r3, [r7, #4]
 8102b74:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8102b76:	687b      	ldr	r3, [r7, #4]
 8102b78:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8102b7a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8102b7c:	687b      	ldr	r3, [r7, #4]
 8102b7e:	691b      	ldr	r3, [r3, #16]
 8102b80:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8102b82:	687b      	ldr	r3, [r7, #4]
 8102b84:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8102b86:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8102b88:	687b      	ldr	r3, [r7, #4]
 8102b8a:	699b      	ldr	r3, [r3, #24]
 8102b8c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8102b8e:	687b      	ldr	r3, [r7, #4]
 8102b90:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8102b92:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8102b94:	687b      	ldr	r3, [r7, #4]
 8102b96:	6a1b      	ldr	r3, [r3, #32]
 8102b98:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8102b9a:	697a      	ldr	r2, [r7, #20]
 8102b9c:	4313      	orrs	r3, r2
 8102b9e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8102ba0:	687b      	ldr	r3, [r7, #4]
 8102ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102ba4:	2b04      	cmp	r3, #4
 8102ba6:	d107      	bne.n	8102bb8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8102ba8:	687b      	ldr	r3, [r7, #4]
 8102baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8102bac:	687b      	ldr	r3, [r7, #4]
 8102bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102bb0:	4313      	orrs	r3, r2
 8102bb2:	697a      	ldr	r2, [r7, #20]
 8102bb4:	4313      	orrs	r3, r2
 8102bb6:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8102bb8:	4b72      	ldr	r3, [pc, #456]	@ (8102d84 <HAL_DMA_Init+0x428>)
 8102bba:	681b      	ldr	r3, [r3, #0]
 8102bbc:	0c1b      	lsrs	r3, r3, #16
 8102bbe:	041b      	lsls	r3, r3, #16
 8102bc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102bc4:	d328      	bcc.n	8102c18 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8102bc6:	687b      	ldr	r3, [r7, #4]
 8102bc8:	685b      	ldr	r3, [r3, #4]
 8102bca:	2b28      	cmp	r3, #40	@ 0x28
 8102bcc:	d903      	bls.n	8102bd6 <HAL_DMA_Init+0x27a>
 8102bce:	687b      	ldr	r3, [r7, #4]
 8102bd0:	685b      	ldr	r3, [r3, #4]
 8102bd2:	2b2e      	cmp	r3, #46	@ 0x2e
 8102bd4:	d917      	bls.n	8102c06 <HAL_DMA_Init+0x2aa>
 8102bd6:	687b      	ldr	r3, [r7, #4]
 8102bd8:	685b      	ldr	r3, [r3, #4]
 8102bda:	2b3e      	cmp	r3, #62	@ 0x3e
 8102bdc:	d903      	bls.n	8102be6 <HAL_DMA_Init+0x28a>
 8102bde:	687b      	ldr	r3, [r7, #4]
 8102be0:	685b      	ldr	r3, [r3, #4]
 8102be2:	2b42      	cmp	r3, #66	@ 0x42
 8102be4:	d90f      	bls.n	8102c06 <HAL_DMA_Init+0x2aa>
 8102be6:	687b      	ldr	r3, [r7, #4]
 8102be8:	685b      	ldr	r3, [r3, #4]
 8102bea:	2b46      	cmp	r3, #70	@ 0x46
 8102bec:	d903      	bls.n	8102bf6 <HAL_DMA_Init+0x29a>
 8102bee:	687b      	ldr	r3, [r7, #4]
 8102bf0:	685b      	ldr	r3, [r3, #4]
 8102bf2:	2b48      	cmp	r3, #72	@ 0x48
 8102bf4:	d907      	bls.n	8102c06 <HAL_DMA_Init+0x2aa>
 8102bf6:	687b      	ldr	r3, [r7, #4]
 8102bf8:	685b      	ldr	r3, [r3, #4]
 8102bfa:	2b4e      	cmp	r3, #78	@ 0x4e
 8102bfc:	d905      	bls.n	8102c0a <HAL_DMA_Init+0x2ae>
 8102bfe:	687b      	ldr	r3, [r7, #4]
 8102c00:	685b      	ldr	r3, [r3, #4]
 8102c02:	2b52      	cmp	r3, #82	@ 0x52
 8102c04:	d801      	bhi.n	8102c0a <HAL_DMA_Init+0x2ae>
 8102c06:	2301      	movs	r3, #1
 8102c08:	e000      	b.n	8102c0c <HAL_DMA_Init+0x2b0>
 8102c0a:	2300      	movs	r3, #0
 8102c0c:	2b00      	cmp	r3, #0
 8102c0e:	d003      	beq.n	8102c18 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8102c10:	697b      	ldr	r3, [r7, #20]
 8102c12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8102c16:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8102c18:	687b      	ldr	r3, [r7, #4]
 8102c1a:	681b      	ldr	r3, [r3, #0]
 8102c1c:	697a      	ldr	r2, [r7, #20]
 8102c1e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8102c20:	687b      	ldr	r3, [r7, #4]
 8102c22:	681b      	ldr	r3, [r3, #0]
 8102c24:	695b      	ldr	r3, [r3, #20]
 8102c26:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8102c28:	697b      	ldr	r3, [r7, #20]
 8102c2a:	f023 0307 	bic.w	r3, r3, #7
 8102c2e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8102c30:	687b      	ldr	r3, [r7, #4]
 8102c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102c34:	697a      	ldr	r2, [r7, #20]
 8102c36:	4313      	orrs	r3, r2
 8102c38:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8102c3a:	687b      	ldr	r3, [r7, #4]
 8102c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102c3e:	2b04      	cmp	r3, #4
 8102c40:	d117      	bne.n	8102c72 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8102c42:	687b      	ldr	r3, [r7, #4]
 8102c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102c46:	697a      	ldr	r2, [r7, #20]
 8102c48:	4313      	orrs	r3, r2
 8102c4a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8102c4c:	687b      	ldr	r3, [r7, #4]
 8102c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102c50:	2b00      	cmp	r3, #0
 8102c52:	d00e      	beq.n	8102c72 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8102c54:	6878      	ldr	r0, [r7, #4]
 8102c56:	f001 fdcd 	bl	81047f4 <DMA_CheckFifoParam>
 8102c5a:	4603      	mov	r3, r0
 8102c5c:	2b00      	cmp	r3, #0
 8102c5e:	d008      	beq.n	8102c72 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8102c60:	687b      	ldr	r3, [r7, #4]
 8102c62:	2240      	movs	r2, #64	@ 0x40
 8102c64:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8102c66:	687b      	ldr	r3, [r7, #4]
 8102c68:	2201      	movs	r2, #1
 8102c6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8102c6e:	2301      	movs	r3, #1
 8102c70:	e195      	b.n	8102f9e <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8102c72:	687b      	ldr	r3, [r7, #4]
 8102c74:	681b      	ldr	r3, [r3, #0]
 8102c76:	697a      	ldr	r2, [r7, #20]
 8102c78:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8102c7a:	6878      	ldr	r0, [r7, #4]
 8102c7c:	f001 fd08 	bl	8104690 <DMA_CalcBaseAndBitshift>
 8102c80:	4603      	mov	r3, r0
 8102c82:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8102c84:	687b      	ldr	r3, [r7, #4]
 8102c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8102c88:	f003 031f 	and.w	r3, r3, #31
 8102c8c:	223f      	movs	r2, #63	@ 0x3f
 8102c8e:	409a      	lsls	r2, r3
 8102c90:	68bb      	ldr	r3, [r7, #8]
 8102c92:	609a      	str	r2, [r3, #8]
 8102c94:	e0cb      	b.n	8102e2e <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8102c96:	687b      	ldr	r3, [r7, #4]
 8102c98:	681b      	ldr	r3, [r3, #0]
 8102c9a:	4a3b      	ldr	r2, [pc, #236]	@ (8102d88 <HAL_DMA_Init+0x42c>)
 8102c9c:	4293      	cmp	r3, r2
 8102c9e:	d022      	beq.n	8102ce6 <HAL_DMA_Init+0x38a>
 8102ca0:	687b      	ldr	r3, [r7, #4]
 8102ca2:	681b      	ldr	r3, [r3, #0]
 8102ca4:	4a39      	ldr	r2, [pc, #228]	@ (8102d8c <HAL_DMA_Init+0x430>)
 8102ca6:	4293      	cmp	r3, r2
 8102ca8:	d01d      	beq.n	8102ce6 <HAL_DMA_Init+0x38a>
 8102caa:	687b      	ldr	r3, [r7, #4]
 8102cac:	681b      	ldr	r3, [r3, #0]
 8102cae:	4a38      	ldr	r2, [pc, #224]	@ (8102d90 <HAL_DMA_Init+0x434>)
 8102cb0:	4293      	cmp	r3, r2
 8102cb2:	d018      	beq.n	8102ce6 <HAL_DMA_Init+0x38a>
 8102cb4:	687b      	ldr	r3, [r7, #4]
 8102cb6:	681b      	ldr	r3, [r3, #0]
 8102cb8:	4a36      	ldr	r2, [pc, #216]	@ (8102d94 <HAL_DMA_Init+0x438>)
 8102cba:	4293      	cmp	r3, r2
 8102cbc:	d013      	beq.n	8102ce6 <HAL_DMA_Init+0x38a>
 8102cbe:	687b      	ldr	r3, [r7, #4]
 8102cc0:	681b      	ldr	r3, [r3, #0]
 8102cc2:	4a35      	ldr	r2, [pc, #212]	@ (8102d98 <HAL_DMA_Init+0x43c>)
 8102cc4:	4293      	cmp	r3, r2
 8102cc6:	d00e      	beq.n	8102ce6 <HAL_DMA_Init+0x38a>
 8102cc8:	687b      	ldr	r3, [r7, #4]
 8102cca:	681b      	ldr	r3, [r3, #0]
 8102ccc:	4a33      	ldr	r2, [pc, #204]	@ (8102d9c <HAL_DMA_Init+0x440>)
 8102cce:	4293      	cmp	r3, r2
 8102cd0:	d009      	beq.n	8102ce6 <HAL_DMA_Init+0x38a>
 8102cd2:	687b      	ldr	r3, [r7, #4]
 8102cd4:	681b      	ldr	r3, [r3, #0]
 8102cd6:	4a32      	ldr	r2, [pc, #200]	@ (8102da0 <HAL_DMA_Init+0x444>)
 8102cd8:	4293      	cmp	r3, r2
 8102cda:	d004      	beq.n	8102ce6 <HAL_DMA_Init+0x38a>
 8102cdc:	687b      	ldr	r3, [r7, #4]
 8102cde:	681b      	ldr	r3, [r3, #0]
 8102ce0:	4a30      	ldr	r2, [pc, #192]	@ (8102da4 <HAL_DMA_Init+0x448>)
 8102ce2:	4293      	cmp	r3, r2
 8102ce4:	d101      	bne.n	8102cea <HAL_DMA_Init+0x38e>
 8102ce6:	2301      	movs	r3, #1
 8102ce8:	e000      	b.n	8102cec <HAL_DMA_Init+0x390>
 8102cea:	2300      	movs	r3, #0
 8102cec:	2b00      	cmp	r3, #0
 8102cee:	f000 8095 	beq.w	8102e1c <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8102cf2:	687b      	ldr	r3, [r7, #4]
 8102cf4:	681b      	ldr	r3, [r3, #0]
 8102cf6:	4a24      	ldr	r2, [pc, #144]	@ (8102d88 <HAL_DMA_Init+0x42c>)
 8102cf8:	4293      	cmp	r3, r2
 8102cfa:	d021      	beq.n	8102d40 <HAL_DMA_Init+0x3e4>
 8102cfc:	687b      	ldr	r3, [r7, #4]
 8102cfe:	681b      	ldr	r3, [r3, #0]
 8102d00:	4a22      	ldr	r2, [pc, #136]	@ (8102d8c <HAL_DMA_Init+0x430>)
 8102d02:	4293      	cmp	r3, r2
 8102d04:	d01c      	beq.n	8102d40 <HAL_DMA_Init+0x3e4>
 8102d06:	687b      	ldr	r3, [r7, #4]
 8102d08:	681b      	ldr	r3, [r3, #0]
 8102d0a:	4a21      	ldr	r2, [pc, #132]	@ (8102d90 <HAL_DMA_Init+0x434>)
 8102d0c:	4293      	cmp	r3, r2
 8102d0e:	d017      	beq.n	8102d40 <HAL_DMA_Init+0x3e4>
 8102d10:	687b      	ldr	r3, [r7, #4]
 8102d12:	681b      	ldr	r3, [r3, #0]
 8102d14:	4a1f      	ldr	r2, [pc, #124]	@ (8102d94 <HAL_DMA_Init+0x438>)
 8102d16:	4293      	cmp	r3, r2
 8102d18:	d012      	beq.n	8102d40 <HAL_DMA_Init+0x3e4>
 8102d1a:	687b      	ldr	r3, [r7, #4]
 8102d1c:	681b      	ldr	r3, [r3, #0]
 8102d1e:	4a1e      	ldr	r2, [pc, #120]	@ (8102d98 <HAL_DMA_Init+0x43c>)
 8102d20:	4293      	cmp	r3, r2
 8102d22:	d00d      	beq.n	8102d40 <HAL_DMA_Init+0x3e4>
 8102d24:	687b      	ldr	r3, [r7, #4]
 8102d26:	681b      	ldr	r3, [r3, #0]
 8102d28:	4a1c      	ldr	r2, [pc, #112]	@ (8102d9c <HAL_DMA_Init+0x440>)
 8102d2a:	4293      	cmp	r3, r2
 8102d2c:	d008      	beq.n	8102d40 <HAL_DMA_Init+0x3e4>
 8102d2e:	687b      	ldr	r3, [r7, #4]
 8102d30:	681b      	ldr	r3, [r3, #0]
 8102d32:	4a1b      	ldr	r2, [pc, #108]	@ (8102da0 <HAL_DMA_Init+0x444>)
 8102d34:	4293      	cmp	r3, r2
 8102d36:	d003      	beq.n	8102d40 <HAL_DMA_Init+0x3e4>
 8102d38:	687b      	ldr	r3, [r7, #4]
 8102d3a:	681b      	ldr	r3, [r3, #0]
 8102d3c:	4a19      	ldr	r2, [pc, #100]	@ (8102da4 <HAL_DMA_Init+0x448>)
 8102d3e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8102d40:	687b      	ldr	r3, [r7, #4]
 8102d42:	2202      	movs	r2, #2
 8102d44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8102d48:	687b      	ldr	r3, [r7, #4]
 8102d4a:	2200      	movs	r2, #0
 8102d4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8102d50:	687b      	ldr	r3, [r7, #4]
 8102d52:	681b      	ldr	r3, [r3, #0]
 8102d54:	681b      	ldr	r3, [r3, #0]
 8102d56:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8102d58:	697b      	ldr	r3, [r7, #20]
 8102d5a:	f423 33ff 	bic.w	r3, r3, #130560	@ 0x1fe00
 8102d5e:	f423 73f8 	bic.w	r3, r3, #496	@ 0x1f0
 8102d62:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8102d64:	687b      	ldr	r3, [r7, #4]
 8102d66:	689b      	ldr	r3, [r3, #8]
 8102d68:	2b40      	cmp	r3, #64	@ 0x40
 8102d6a:	d01d      	beq.n	8102da8 <HAL_DMA_Init+0x44c>
 8102d6c:	687b      	ldr	r3, [r7, #4]
 8102d6e:	689b      	ldr	r3, [r3, #8]
 8102d70:	2b80      	cmp	r3, #128	@ 0x80
 8102d72:	d102      	bne.n	8102d7a <HAL_DMA_Init+0x41e>
 8102d74:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8102d78:	e017      	b.n	8102daa <HAL_DMA_Init+0x44e>
 8102d7a:	2300      	movs	r3, #0
 8102d7c:	e015      	b.n	8102daa <HAL_DMA_Init+0x44e>
 8102d7e:	bf00      	nop
 8102d80:	fe10803f 	.word	0xfe10803f
 8102d84:	5c001000 	.word	0x5c001000
 8102d88:	58025408 	.word	0x58025408
 8102d8c:	5802541c 	.word	0x5802541c
 8102d90:	58025430 	.word	0x58025430
 8102d94:	58025444 	.word	0x58025444
 8102d98:	58025458 	.word	0x58025458
 8102d9c:	5802546c 	.word	0x5802546c
 8102da0:	58025480 	.word	0x58025480
 8102da4:	58025494 	.word	0x58025494
 8102da8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8102daa:	687a      	ldr	r2, [r7, #4]
 8102dac:	68d2      	ldr	r2, [r2, #12]
 8102dae:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8102db0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8102db2:	687b      	ldr	r3, [r7, #4]
 8102db4:	691b      	ldr	r3, [r3, #16]
 8102db6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8102db8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8102dba:	687b      	ldr	r3, [r7, #4]
 8102dbc:	695b      	ldr	r3, [r3, #20]
 8102dbe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8102dc0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8102dc2:	687b      	ldr	r3, [r7, #4]
 8102dc4:	699b      	ldr	r3, [r3, #24]
 8102dc6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8102dc8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8102dca:	687b      	ldr	r3, [r7, #4]
 8102dcc:	69db      	ldr	r3, [r3, #28]
 8102dce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8102dd0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8102dd2:	687b      	ldr	r3, [r7, #4]
 8102dd4:	6a1b      	ldr	r3, [r3, #32]
 8102dd6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8102dd8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8102dda:	697a      	ldr	r2, [r7, #20]
 8102ddc:	4313      	orrs	r3, r2
 8102dde:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8102de0:	687b      	ldr	r3, [r7, #4]
 8102de2:	681b      	ldr	r3, [r3, #0]
 8102de4:	697a      	ldr	r2, [r7, #20]
 8102de6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8102de8:	687b      	ldr	r3, [r7, #4]
 8102dea:	681b      	ldr	r3, [r3, #0]
 8102dec:	461a      	mov	r2, r3
 8102dee:	4b6e      	ldr	r3, [pc, #440]	@ (8102fa8 <HAL_DMA_Init+0x64c>)
 8102df0:	4413      	add	r3, r2
 8102df2:	4a6e      	ldr	r2, [pc, #440]	@ (8102fac <HAL_DMA_Init+0x650>)
 8102df4:	fba2 2303 	umull	r2, r3, r2, r3
 8102df8:	091b      	lsrs	r3, r3, #4
 8102dfa:	009a      	lsls	r2, r3, #2
 8102dfc:	687b      	ldr	r3, [r7, #4]
 8102dfe:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8102e00:	6878      	ldr	r0, [r7, #4]
 8102e02:	f001 fc45 	bl	8104690 <DMA_CalcBaseAndBitshift>
 8102e06:	4603      	mov	r3, r0
 8102e08:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8102e0a:	687b      	ldr	r3, [r7, #4]
 8102e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8102e0e:	f003 031f 	and.w	r3, r3, #31
 8102e12:	2201      	movs	r2, #1
 8102e14:	409a      	lsls	r2, r3
 8102e16:	68fb      	ldr	r3, [r7, #12]
 8102e18:	605a      	str	r2, [r3, #4]
 8102e1a:	e008      	b.n	8102e2e <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8102e1c:	687b      	ldr	r3, [r7, #4]
 8102e1e:	2240      	movs	r2, #64	@ 0x40
 8102e20:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8102e22:	687b      	ldr	r3, [r7, #4]
 8102e24:	2203      	movs	r2, #3
 8102e26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8102e2a:	2301      	movs	r3, #1
 8102e2c:	e0b7      	b.n	8102f9e <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8102e2e:	687b      	ldr	r3, [r7, #4]
 8102e30:	681b      	ldr	r3, [r3, #0]
 8102e32:	4a5f      	ldr	r2, [pc, #380]	@ (8102fb0 <HAL_DMA_Init+0x654>)
 8102e34:	4293      	cmp	r3, r2
 8102e36:	d072      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102e38:	687b      	ldr	r3, [r7, #4]
 8102e3a:	681b      	ldr	r3, [r3, #0]
 8102e3c:	4a5d      	ldr	r2, [pc, #372]	@ (8102fb4 <HAL_DMA_Init+0x658>)
 8102e3e:	4293      	cmp	r3, r2
 8102e40:	d06d      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102e42:	687b      	ldr	r3, [r7, #4]
 8102e44:	681b      	ldr	r3, [r3, #0]
 8102e46:	4a5c      	ldr	r2, [pc, #368]	@ (8102fb8 <HAL_DMA_Init+0x65c>)
 8102e48:	4293      	cmp	r3, r2
 8102e4a:	d068      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102e4c:	687b      	ldr	r3, [r7, #4]
 8102e4e:	681b      	ldr	r3, [r3, #0]
 8102e50:	4a5a      	ldr	r2, [pc, #360]	@ (8102fbc <HAL_DMA_Init+0x660>)
 8102e52:	4293      	cmp	r3, r2
 8102e54:	d063      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102e56:	687b      	ldr	r3, [r7, #4]
 8102e58:	681b      	ldr	r3, [r3, #0]
 8102e5a:	4a59      	ldr	r2, [pc, #356]	@ (8102fc0 <HAL_DMA_Init+0x664>)
 8102e5c:	4293      	cmp	r3, r2
 8102e5e:	d05e      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102e60:	687b      	ldr	r3, [r7, #4]
 8102e62:	681b      	ldr	r3, [r3, #0]
 8102e64:	4a57      	ldr	r2, [pc, #348]	@ (8102fc4 <HAL_DMA_Init+0x668>)
 8102e66:	4293      	cmp	r3, r2
 8102e68:	d059      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102e6a:	687b      	ldr	r3, [r7, #4]
 8102e6c:	681b      	ldr	r3, [r3, #0]
 8102e6e:	4a56      	ldr	r2, [pc, #344]	@ (8102fc8 <HAL_DMA_Init+0x66c>)
 8102e70:	4293      	cmp	r3, r2
 8102e72:	d054      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102e74:	687b      	ldr	r3, [r7, #4]
 8102e76:	681b      	ldr	r3, [r3, #0]
 8102e78:	4a54      	ldr	r2, [pc, #336]	@ (8102fcc <HAL_DMA_Init+0x670>)
 8102e7a:	4293      	cmp	r3, r2
 8102e7c:	d04f      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102e7e:	687b      	ldr	r3, [r7, #4]
 8102e80:	681b      	ldr	r3, [r3, #0]
 8102e82:	4a53      	ldr	r2, [pc, #332]	@ (8102fd0 <HAL_DMA_Init+0x674>)
 8102e84:	4293      	cmp	r3, r2
 8102e86:	d04a      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102e88:	687b      	ldr	r3, [r7, #4]
 8102e8a:	681b      	ldr	r3, [r3, #0]
 8102e8c:	4a51      	ldr	r2, [pc, #324]	@ (8102fd4 <HAL_DMA_Init+0x678>)
 8102e8e:	4293      	cmp	r3, r2
 8102e90:	d045      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102e92:	687b      	ldr	r3, [r7, #4]
 8102e94:	681b      	ldr	r3, [r3, #0]
 8102e96:	4a50      	ldr	r2, [pc, #320]	@ (8102fd8 <HAL_DMA_Init+0x67c>)
 8102e98:	4293      	cmp	r3, r2
 8102e9a:	d040      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102e9c:	687b      	ldr	r3, [r7, #4]
 8102e9e:	681b      	ldr	r3, [r3, #0]
 8102ea0:	4a4e      	ldr	r2, [pc, #312]	@ (8102fdc <HAL_DMA_Init+0x680>)
 8102ea2:	4293      	cmp	r3, r2
 8102ea4:	d03b      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102ea6:	687b      	ldr	r3, [r7, #4]
 8102ea8:	681b      	ldr	r3, [r3, #0]
 8102eaa:	4a4d      	ldr	r2, [pc, #308]	@ (8102fe0 <HAL_DMA_Init+0x684>)
 8102eac:	4293      	cmp	r3, r2
 8102eae:	d036      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102eb0:	687b      	ldr	r3, [r7, #4]
 8102eb2:	681b      	ldr	r3, [r3, #0]
 8102eb4:	4a4b      	ldr	r2, [pc, #300]	@ (8102fe4 <HAL_DMA_Init+0x688>)
 8102eb6:	4293      	cmp	r3, r2
 8102eb8:	d031      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102eba:	687b      	ldr	r3, [r7, #4]
 8102ebc:	681b      	ldr	r3, [r3, #0]
 8102ebe:	4a4a      	ldr	r2, [pc, #296]	@ (8102fe8 <HAL_DMA_Init+0x68c>)
 8102ec0:	4293      	cmp	r3, r2
 8102ec2:	d02c      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102ec4:	687b      	ldr	r3, [r7, #4]
 8102ec6:	681b      	ldr	r3, [r3, #0]
 8102ec8:	4a48      	ldr	r2, [pc, #288]	@ (8102fec <HAL_DMA_Init+0x690>)
 8102eca:	4293      	cmp	r3, r2
 8102ecc:	d027      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102ece:	687b      	ldr	r3, [r7, #4]
 8102ed0:	681b      	ldr	r3, [r3, #0]
 8102ed2:	4a47      	ldr	r2, [pc, #284]	@ (8102ff0 <HAL_DMA_Init+0x694>)
 8102ed4:	4293      	cmp	r3, r2
 8102ed6:	d022      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102ed8:	687b      	ldr	r3, [r7, #4]
 8102eda:	681b      	ldr	r3, [r3, #0]
 8102edc:	4a45      	ldr	r2, [pc, #276]	@ (8102ff4 <HAL_DMA_Init+0x698>)
 8102ede:	4293      	cmp	r3, r2
 8102ee0:	d01d      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102ee2:	687b      	ldr	r3, [r7, #4]
 8102ee4:	681b      	ldr	r3, [r3, #0]
 8102ee6:	4a44      	ldr	r2, [pc, #272]	@ (8102ff8 <HAL_DMA_Init+0x69c>)
 8102ee8:	4293      	cmp	r3, r2
 8102eea:	d018      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102eec:	687b      	ldr	r3, [r7, #4]
 8102eee:	681b      	ldr	r3, [r3, #0]
 8102ef0:	4a42      	ldr	r2, [pc, #264]	@ (8102ffc <HAL_DMA_Init+0x6a0>)
 8102ef2:	4293      	cmp	r3, r2
 8102ef4:	d013      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102ef6:	687b      	ldr	r3, [r7, #4]
 8102ef8:	681b      	ldr	r3, [r3, #0]
 8102efa:	4a41      	ldr	r2, [pc, #260]	@ (8103000 <HAL_DMA_Init+0x6a4>)
 8102efc:	4293      	cmp	r3, r2
 8102efe:	d00e      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102f00:	687b      	ldr	r3, [r7, #4]
 8102f02:	681b      	ldr	r3, [r3, #0]
 8102f04:	4a3f      	ldr	r2, [pc, #252]	@ (8103004 <HAL_DMA_Init+0x6a8>)
 8102f06:	4293      	cmp	r3, r2
 8102f08:	d009      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102f0a:	687b      	ldr	r3, [r7, #4]
 8102f0c:	681b      	ldr	r3, [r3, #0]
 8102f0e:	4a3e      	ldr	r2, [pc, #248]	@ (8103008 <HAL_DMA_Init+0x6ac>)
 8102f10:	4293      	cmp	r3, r2
 8102f12:	d004      	beq.n	8102f1e <HAL_DMA_Init+0x5c2>
 8102f14:	687b      	ldr	r3, [r7, #4]
 8102f16:	681b      	ldr	r3, [r3, #0]
 8102f18:	4a3c      	ldr	r2, [pc, #240]	@ (810300c <HAL_DMA_Init+0x6b0>)
 8102f1a:	4293      	cmp	r3, r2
 8102f1c:	d101      	bne.n	8102f22 <HAL_DMA_Init+0x5c6>
 8102f1e:	2301      	movs	r3, #1
 8102f20:	e000      	b.n	8102f24 <HAL_DMA_Init+0x5c8>
 8102f22:	2300      	movs	r3, #0
 8102f24:	2b00      	cmp	r3, #0
 8102f26:	d032      	beq.n	8102f8e <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8102f28:	6878      	ldr	r0, [r7, #4]
 8102f2a:	f001 fcdf 	bl	81048ec <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8102f2e:	687b      	ldr	r3, [r7, #4]
 8102f30:	689b      	ldr	r3, [r3, #8]
 8102f32:	2b80      	cmp	r3, #128	@ 0x80
 8102f34:	d102      	bne.n	8102f3c <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8102f36:	687b      	ldr	r3, [r7, #4]
 8102f38:	2200      	movs	r2, #0
 8102f3a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8102f3c:	687b      	ldr	r3, [r7, #4]
 8102f3e:	685a      	ldr	r2, [r3, #4]
 8102f40:	687b      	ldr	r3, [r7, #4]
 8102f42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8102f44:	b2d2      	uxtb	r2, r2
 8102f46:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8102f48:	687b      	ldr	r3, [r7, #4]
 8102f4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8102f4c:	687a      	ldr	r2, [r7, #4]
 8102f4e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8102f50:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8102f52:	687b      	ldr	r3, [r7, #4]
 8102f54:	685b      	ldr	r3, [r3, #4]
 8102f56:	2b00      	cmp	r3, #0
 8102f58:	d010      	beq.n	8102f7c <HAL_DMA_Init+0x620>
 8102f5a:	687b      	ldr	r3, [r7, #4]
 8102f5c:	685b      	ldr	r3, [r3, #4]
 8102f5e:	2b08      	cmp	r3, #8
 8102f60:	d80c      	bhi.n	8102f7c <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8102f62:	6878      	ldr	r0, [r7, #4]
 8102f64:	f001 fd5c 	bl	8104a20 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8102f68:	687b      	ldr	r3, [r7, #4]
 8102f6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8102f6c:	2200      	movs	r2, #0
 8102f6e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8102f70:	687b      	ldr	r3, [r7, #4]
 8102f72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102f74:	687a      	ldr	r2, [r7, #4]
 8102f76:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8102f78:	605a      	str	r2, [r3, #4]
 8102f7a:	e008      	b.n	8102f8e <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8102f7c:	687b      	ldr	r3, [r7, #4]
 8102f7e:	2200      	movs	r2, #0
 8102f80:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8102f82:	687b      	ldr	r3, [r7, #4]
 8102f84:	2200      	movs	r2, #0
 8102f86:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8102f88:	687b      	ldr	r3, [r7, #4]
 8102f8a:	2200      	movs	r2, #0
 8102f8c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8102f8e:	687b      	ldr	r3, [r7, #4]
 8102f90:	2200      	movs	r2, #0
 8102f92:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8102f94:	687b      	ldr	r3, [r7, #4]
 8102f96:	2201      	movs	r2, #1
 8102f98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8102f9c:	2300      	movs	r3, #0
}
 8102f9e:	4618      	mov	r0, r3
 8102fa0:	3718      	adds	r7, #24
 8102fa2:	46bd      	mov	sp, r7
 8102fa4:	bd80      	pop	{r7, pc}
 8102fa6:	bf00      	nop
 8102fa8:	a7fdabf8 	.word	0xa7fdabf8
 8102fac:	cccccccd 	.word	0xcccccccd
 8102fb0:	40020010 	.word	0x40020010
 8102fb4:	40020028 	.word	0x40020028
 8102fb8:	40020040 	.word	0x40020040
 8102fbc:	40020058 	.word	0x40020058
 8102fc0:	40020070 	.word	0x40020070
 8102fc4:	40020088 	.word	0x40020088
 8102fc8:	400200a0 	.word	0x400200a0
 8102fcc:	400200b8 	.word	0x400200b8
 8102fd0:	40020410 	.word	0x40020410
 8102fd4:	40020428 	.word	0x40020428
 8102fd8:	40020440 	.word	0x40020440
 8102fdc:	40020458 	.word	0x40020458
 8102fe0:	40020470 	.word	0x40020470
 8102fe4:	40020488 	.word	0x40020488
 8102fe8:	400204a0 	.word	0x400204a0
 8102fec:	400204b8 	.word	0x400204b8
 8102ff0:	58025408 	.word	0x58025408
 8102ff4:	5802541c 	.word	0x5802541c
 8102ff8:	58025430 	.word	0x58025430
 8102ffc:	58025444 	.word	0x58025444
 8103000:	58025458 	.word	0x58025458
 8103004:	5802546c 	.word	0x5802546c
 8103008:	58025480 	.word	0x58025480
 810300c:	58025494 	.word	0x58025494

08103010 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8103010:	b580      	push	{r7, lr}
 8103012:	b086      	sub	sp, #24
 8103014:	af00      	add	r7, sp, #0
 8103016:	60f8      	str	r0, [r7, #12]
 8103018:	60b9      	str	r1, [r7, #8]
 810301a:	607a      	str	r2, [r7, #4]
 810301c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 810301e:	2300      	movs	r3, #0
 8103020:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8103022:	68fb      	ldr	r3, [r7, #12]
 8103024:	2b00      	cmp	r3, #0
 8103026:	d101      	bne.n	810302c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8103028:	2301      	movs	r3, #1
 810302a:	e226      	b.n	810347a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 810302c:	68fb      	ldr	r3, [r7, #12]
 810302e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8103032:	2b01      	cmp	r3, #1
 8103034:	d101      	bne.n	810303a <HAL_DMA_Start_IT+0x2a>
 8103036:	2302      	movs	r3, #2
 8103038:	e21f      	b.n	810347a <HAL_DMA_Start_IT+0x46a>
 810303a:	68fb      	ldr	r3, [r7, #12]
 810303c:	2201      	movs	r2, #1
 810303e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8103042:	68fb      	ldr	r3, [r7, #12]
 8103044:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8103048:	b2db      	uxtb	r3, r3
 810304a:	2b01      	cmp	r3, #1
 810304c:	f040 820a 	bne.w	8103464 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8103050:	68fb      	ldr	r3, [r7, #12]
 8103052:	2202      	movs	r2, #2
 8103054:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8103058:	68fb      	ldr	r3, [r7, #12]
 810305a:	2200      	movs	r2, #0
 810305c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 810305e:	68fb      	ldr	r3, [r7, #12]
 8103060:	681b      	ldr	r3, [r3, #0]
 8103062:	4a68      	ldr	r2, [pc, #416]	@ (8103204 <HAL_DMA_Start_IT+0x1f4>)
 8103064:	4293      	cmp	r3, r2
 8103066:	d04a      	beq.n	81030fe <HAL_DMA_Start_IT+0xee>
 8103068:	68fb      	ldr	r3, [r7, #12]
 810306a:	681b      	ldr	r3, [r3, #0]
 810306c:	4a66      	ldr	r2, [pc, #408]	@ (8103208 <HAL_DMA_Start_IT+0x1f8>)
 810306e:	4293      	cmp	r3, r2
 8103070:	d045      	beq.n	81030fe <HAL_DMA_Start_IT+0xee>
 8103072:	68fb      	ldr	r3, [r7, #12]
 8103074:	681b      	ldr	r3, [r3, #0]
 8103076:	4a65      	ldr	r2, [pc, #404]	@ (810320c <HAL_DMA_Start_IT+0x1fc>)
 8103078:	4293      	cmp	r3, r2
 810307a:	d040      	beq.n	81030fe <HAL_DMA_Start_IT+0xee>
 810307c:	68fb      	ldr	r3, [r7, #12]
 810307e:	681b      	ldr	r3, [r3, #0]
 8103080:	4a63      	ldr	r2, [pc, #396]	@ (8103210 <HAL_DMA_Start_IT+0x200>)
 8103082:	4293      	cmp	r3, r2
 8103084:	d03b      	beq.n	81030fe <HAL_DMA_Start_IT+0xee>
 8103086:	68fb      	ldr	r3, [r7, #12]
 8103088:	681b      	ldr	r3, [r3, #0]
 810308a:	4a62      	ldr	r2, [pc, #392]	@ (8103214 <HAL_DMA_Start_IT+0x204>)
 810308c:	4293      	cmp	r3, r2
 810308e:	d036      	beq.n	81030fe <HAL_DMA_Start_IT+0xee>
 8103090:	68fb      	ldr	r3, [r7, #12]
 8103092:	681b      	ldr	r3, [r3, #0]
 8103094:	4a60      	ldr	r2, [pc, #384]	@ (8103218 <HAL_DMA_Start_IT+0x208>)
 8103096:	4293      	cmp	r3, r2
 8103098:	d031      	beq.n	81030fe <HAL_DMA_Start_IT+0xee>
 810309a:	68fb      	ldr	r3, [r7, #12]
 810309c:	681b      	ldr	r3, [r3, #0]
 810309e:	4a5f      	ldr	r2, [pc, #380]	@ (810321c <HAL_DMA_Start_IT+0x20c>)
 81030a0:	4293      	cmp	r3, r2
 81030a2:	d02c      	beq.n	81030fe <HAL_DMA_Start_IT+0xee>
 81030a4:	68fb      	ldr	r3, [r7, #12]
 81030a6:	681b      	ldr	r3, [r3, #0]
 81030a8:	4a5d      	ldr	r2, [pc, #372]	@ (8103220 <HAL_DMA_Start_IT+0x210>)
 81030aa:	4293      	cmp	r3, r2
 81030ac:	d027      	beq.n	81030fe <HAL_DMA_Start_IT+0xee>
 81030ae:	68fb      	ldr	r3, [r7, #12]
 81030b0:	681b      	ldr	r3, [r3, #0]
 81030b2:	4a5c      	ldr	r2, [pc, #368]	@ (8103224 <HAL_DMA_Start_IT+0x214>)
 81030b4:	4293      	cmp	r3, r2
 81030b6:	d022      	beq.n	81030fe <HAL_DMA_Start_IT+0xee>
 81030b8:	68fb      	ldr	r3, [r7, #12]
 81030ba:	681b      	ldr	r3, [r3, #0]
 81030bc:	4a5a      	ldr	r2, [pc, #360]	@ (8103228 <HAL_DMA_Start_IT+0x218>)
 81030be:	4293      	cmp	r3, r2
 81030c0:	d01d      	beq.n	81030fe <HAL_DMA_Start_IT+0xee>
 81030c2:	68fb      	ldr	r3, [r7, #12]
 81030c4:	681b      	ldr	r3, [r3, #0]
 81030c6:	4a59      	ldr	r2, [pc, #356]	@ (810322c <HAL_DMA_Start_IT+0x21c>)
 81030c8:	4293      	cmp	r3, r2
 81030ca:	d018      	beq.n	81030fe <HAL_DMA_Start_IT+0xee>
 81030cc:	68fb      	ldr	r3, [r7, #12]
 81030ce:	681b      	ldr	r3, [r3, #0]
 81030d0:	4a57      	ldr	r2, [pc, #348]	@ (8103230 <HAL_DMA_Start_IT+0x220>)
 81030d2:	4293      	cmp	r3, r2
 81030d4:	d013      	beq.n	81030fe <HAL_DMA_Start_IT+0xee>
 81030d6:	68fb      	ldr	r3, [r7, #12]
 81030d8:	681b      	ldr	r3, [r3, #0]
 81030da:	4a56      	ldr	r2, [pc, #344]	@ (8103234 <HAL_DMA_Start_IT+0x224>)
 81030dc:	4293      	cmp	r3, r2
 81030de:	d00e      	beq.n	81030fe <HAL_DMA_Start_IT+0xee>
 81030e0:	68fb      	ldr	r3, [r7, #12]
 81030e2:	681b      	ldr	r3, [r3, #0]
 81030e4:	4a54      	ldr	r2, [pc, #336]	@ (8103238 <HAL_DMA_Start_IT+0x228>)
 81030e6:	4293      	cmp	r3, r2
 81030e8:	d009      	beq.n	81030fe <HAL_DMA_Start_IT+0xee>
 81030ea:	68fb      	ldr	r3, [r7, #12]
 81030ec:	681b      	ldr	r3, [r3, #0]
 81030ee:	4a53      	ldr	r2, [pc, #332]	@ (810323c <HAL_DMA_Start_IT+0x22c>)
 81030f0:	4293      	cmp	r3, r2
 81030f2:	d004      	beq.n	81030fe <HAL_DMA_Start_IT+0xee>
 81030f4:	68fb      	ldr	r3, [r7, #12]
 81030f6:	681b      	ldr	r3, [r3, #0]
 81030f8:	4a51      	ldr	r2, [pc, #324]	@ (8103240 <HAL_DMA_Start_IT+0x230>)
 81030fa:	4293      	cmp	r3, r2
 81030fc:	d108      	bne.n	8103110 <HAL_DMA_Start_IT+0x100>
 81030fe:	68fb      	ldr	r3, [r7, #12]
 8103100:	681b      	ldr	r3, [r3, #0]
 8103102:	681a      	ldr	r2, [r3, #0]
 8103104:	68fb      	ldr	r3, [r7, #12]
 8103106:	681b      	ldr	r3, [r3, #0]
 8103108:	f022 0201 	bic.w	r2, r2, #1
 810310c:	601a      	str	r2, [r3, #0]
 810310e:	e007      	b.n	8103120 <HAL_DMA_Start_IT+0x110>
 8103110:	68fb      	ldr	r3, [r7, #12]
 8103112:	681b      	ldr	r3, [r3, #0]
 8103114:	681a      	ldr	r2, [r3, #0]
 8103116:	68fb      	ldr	r3, [r7, #12]
 8103118:	681b      	ldr	r3, [r3, #0]
 810311a:	f022 0201 	bic.w	r2, r2, #1
 810311e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8103120:	683b      	ldr	r3, [r7, #0]
 8103122:	687a      	ldr	r2, [r7, #4]
 8103124:	68b9      	ldr	r1, [r7, #8]
 8103126:	68f8      	ldr	r0, [r7, #12]
 8103128:	f001 f906 	bl	8104338 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 810312c:	68fb      	ldr	r3, [r7, #12]
 810312e:	681b      	ldr	r3, [r3, #0]
 8103130:	4a34      	ldr	r2, [pc, #208]	@ (8103204 <HAL_DMA_Start_IT+0x1f4>)
 8103132:	4293      	cmp	r3, r2
 8103134:	d04a      	beq.n	81031cc <HAL_DMA_Start_IT+0x1bc>
 8103136:	68fb      	ldr	r3, [r7, #12]
 8103138:	681b      	ldr	r3, [r3, #0]
 810313a:	4a33      	ldr	r2, [pc, #204]	@ (8103208 <HAL_DMA_Start_IT+0x1f8>)
 810313c:	4293      	cmp	r3, r2
 810313e:	d045      	beq.n	81031cc <HAL_DMA_Start_IT+0x1bc>
 8103140:	68fb      	ldr	r3, [r7, #12]
 8103142:	681b      	ldr	r3, [r3, #0]
 8103144:	4a31      	ldr	r2, [pc, #196]	@ (810320c <HAL_DMA_Start_IT+0x1fc>)
 8103146:	4293      	cmp	r3, r2
 8103148:	d040      	beq.n	81031cc <HAL_DMA_Start_IT+0x1bc>
 810314a:	68fb      	ldr	r3, [r7, #12]
 810314c:	681b      	ldr	r3, [r3, #0]
 810314e:	4a30      	ldr	r2, [pc, #192]	@ (8103210 <HAL_DMA_Start_IT+0x200>)
 8103150:	4293      	cmp	r3, r2
 8103152:	d03b      	beq.n	81031cc <HAL_DMA_Start_IT+0x1bc>
 8103154:	68fb      	ldr	r3, [r7, #12]
 8103156:	681b      	ldr	r3, [r3, #0]
 8103158:	4a2e      	ldr	r2, [pc, #184]	@ (8103214 <HAL_DMA_Start_IT+0x204>)
 810315a:	4293      	cmp	r3, r2
 810315c:	d036      	beq.n	81031cc <HAL_DMA_Start_IT+0x1bc>
 810315e:	68fb      	ldr	r3, [r7, #12]
 8103160:	681b      	ldr	r3, [r3, #0]
 8103162:	4a2d      	ldr	r2, [pc, #180]	@ (8103218 <HAL_DMA_Start_IT+0x208>)
 8103164:	4293      	cmp	r3, r2
 8103166:	d031      	beq.n	81031cc <HAL_DMA_Start_IT+0x1bc>
 8103168:	68fb      	ldr	r3, [r7, #12]
 810316a:	681b      	ldr	r3, [r3, #0]
 810316c:	4a2b      	ldr	r2, [pc, #172]	@ (810321c <HAL_DMA_Start_IT+0x20c>)
 810316e:	4293      	cmp	r3, r2
 8103170:	d02c      	beq.n	81031cc <HAL_DMA_Start_IT+0x1bc>
 8103172:	68fb      	ldr	r3, [r7, #12]
 8103174:	681b      	ldr	r3, [r3, #0]
 8103176:	4a2a      	ldr	r2, [pc, #168]	@ (8103220 <HAL_DMA_Start_IT+0x210>)
 8103178:	4293      	cmp	r3, r2
 810317a:	d027      	beq.n	81031cc <HAL_DMA_Start_IT+0x1bc>
 810317c:	68fb      	ldr	r3, [r7, #12]
 810317e:	681b      	ldr	r3, [r3, #0]
 8103180:	4a28      	ldr	r2, [pc, #160]	@ (8103224 <HAL_DMA_Start_IT+0x214>)
 8103182:	4293      	cmp	r3, r2
 8103184:	d022      	beq.n	81031cc <HAL_DMA_Start_IT+0x1bc>
 8103186:	68fb      	ldr	r3, [r7, #12]
 8103188:	681b      	ldr	r3, [r3, #0]
 810318a:	4a27      	ldr	r2, [pc, #156]	@ (8103228 <HAL_DMA_Start_IT+0x218>)
 810318c:	4293      	cmp	r3, r2
 810318e:	d01d      	beq.n	81031cc <HAL_DMA_Start_IT+0x1bc>
 8103190:	68fb      	ldr	r3, [r7, #12]
 8103192:	681b      	ldr	r3, [r3, #0]
 8103194:	4a25      	ldr	r2, [pc, #148]	@ (810322c <HAL_DMA_Start_IT+0x21c>)
 8103196:	4293      	cmp	r3, r2
 8103198:	d018      	beq.n	81031cc <HAL_DMA_Start_IT+0x1bc>
 810319a:	68fb      	ldr	r3, [r7, #12]
 810319c:	681b      	ldr	r3, [r3, #0]
 810319e:	4a24      	ldr	r2, [pc, #144]	@ (8103230 <HAL_DMA_Start_IT+0x220>)
 81031a0:	4293      	cmp	r3, r2
 81031a2:	d013      	beq.n	81031cc <HAL_DMA_Start_IT+0x1bc>
 81031a4:	68fb      	ldr	r3, [r7, #12]
 81031a6:	681b      	ldr	r3, [r3, #0]
 81031a8:	4a22      	ldr	r2, [pc, #136]	@ (8103234 <HAL_DMA_Start_IT+0x224>)
 81031aa:	4293      	cmp	r3, r2
 81031ac:	d00e      	beq.n	81031cc <HAL_DMA_Start_IT+0x1bc>
 81031ae:	68fb      	ldr	r3, [r7, #12]
 81031b0:	681b      	ldr	r3, [r3, #0]
 81031b2:	4a21      	ldr	r2, [pc, #132]	@ (8103238 <HAL_DMA_Start_IT+0x228>)
 81031b4:	4293      	cmp	r3, r2
 81031b6:	d009      	beq.n	81031cc <HAL_DMA_Start_IT+0x1bc>
 81031b8:	68fb      	ldr	r3, [r7, #12]
 81031ba:	681b      	ldr	r3, [r3, #0]
 81031bc:	4a1f      	ldr	r2, [pc, #124]	@ (810323c <HAL_DMA_Start_IT+0x22c>)
 81031be:	4293      	cmp	r3, r2
 81031c0:	d004      	beq.n	81031cc <HAL_DMA_Start_IT+0x1bc>
 81031c2:	68fb      	ldr	r3, [r7, #12]
 81031c4:	681b      	ldr	r3, [r3, #0]
 81031c6:	4a1e      	ldr	r2, [pc, #120]	@ (8103240 <HAL_DMA_Start_IT+0x230>)
 81031c8:	4293      	cmp	r3, r2
 81031ca:	d101      	bne.n	81031d0 <HAL_DMA_Start_IT+0x1c0>
 81031cc:	2301      	movs	r3, #1
 81031ce:	e000      	b.n	81031d2 <HAL_DMA_Start_IT+0x1c2>
 81031d0:	2300      	movs	r3, #0
 81031d2:	2b00      	cmp	r3, #0
 81031d4:	d036      	beq.n	8103244 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 81031d6:	68fb      	ldr	r3, [r7, #12]
 81031d8:	681b      	ldr	r3, [r3, #0]
 81031da:	681b      	ldr	r3, [r3, #0]
 81031dc:	f023 021e 	bic.w	r2, r3, #30
 81031e0:	68fb      	ldr	r3, [r7, #12]
 81031e2:	681b      	ldr	r3, [r3, #0]
 81031e4:	f042 0216 	orr.w	r2, r2, #22
 81031e8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 81031ea:	68fb      	ldr	r3, [r7, #12]
 81031ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81031ee:	2b00      	cmp	r3, #0
 81031f0:	d03e      	beq.n	8103270 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 81031f2:	68fb      	ldr	r3, [r7, #12]
 81031f4:	681b      	ldr	r3, [r3, #0]
 81031f6:	681a      	ldr	r2, [r3, #0]
 81031f8:	68fb      	ldr	r3, [r7, #12]
 81031fa:	681b      	ldr	r3, [r3, #0]
 81031fc:	f042 0208 	orr.w	r2, r2, #8
 8103200:	601a      	str	r2, [r3, #0]
 8103202:	e035      	b.n	8103270 <HAL_DMA_Start_IT+0x260>
 8103204:	40020010 	.word	0x40020010
 8103208:	40020028 	.word	0x40020028
 810320c:	40020040 	.word	0x40020040
 8103210:	40020058 	.word	0x40020058
 8103214:	40020070 	.word	0x40020070
 8103218:	40020088 	.word	0x40020088
 810321c:	400200a0 	.word	0x400200a0
 8103220:	400200b8 	.word	0x400200b8
 8103224:	40020410 	.word	0x40020410
 8103228:	40020428 	.word	0x40020428
 810322c:	40020440 	.word	0x40020440
 8103230:	40020458 	.word	0x40020458
 8103234:	40020470 	.word	0x40020470
 8103238:	40020488 	.word	0x40020488
 810323c:	400204a0 	.word	0x400204a0
 8103240:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8103244:	68fb      	ldr	r3, [r7, #12]
 8103246:	681b      	ldr	r3, [r3, #0]
 8103248:	681b      	ldr	r3, [r3, #0]
 810324a:	f023 020e 	bic.w	r2, r3, #14
 810324e:	68fb      	ldr	r3, [r7, #12]
 8103250:	681b      	ldr	r3, [r3, #0]
 8103252:	f042 020a 	orr.w	r2, r2, #10
 8103256:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8103258:	68fb      	ldr	r3, [r7, #12]
 810325a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810325c:	2b00      	cmp	r3, #0
 810325e:	d007      	beq.n	8103270 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8103260:	68fb      	ldr	r3, [r7, #12]
 8103262:	681b      	ldr	r3, [r3, #0]
 8103264:	681a      	ldr	r2, [r3, #0]
 8103266:	68fb      	ldr	r3, [r7, #12]
 8103268:	681b      	ldr	r3, [r3, #0]
 810326a:	f042 0204 	orr.w	r2, r2, #4
 810326e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103270:	68fb      	ldr	r3, [r7, #12]
 8103272:	681b      	ldr	r3, [r3, #0]
 8103274:	4a83      	ldr	r2, [pc, #524]	@ (8103484 <HAL_DMA_Start_IT+0x474>)
 8103276:	4293      	cmp	r3, r2
 8103278:	d072      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 810327a:	68fb      	ldr	r3, [r7, #12]
 810327c:	681b      	ldr	r3, [r3, #0]
 810327e:	4a82      	ldr	r2, [pc, #520]	@ (8103488 <HAL_DMA_Start_IT+0x478>)
 8103280:	4293      	cmp	r3, r2
 8103282:	d06d      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 8103284:	68fb      	ldr	r3, [r7, #12]
 8103286:	681b      	ldr	r3, [r3, #0]
 8103288:	4a80      	ldr	r2, [pc, #512]	@ (810348c <HAL_DMA_Start_IT+0x47c>)
 810328a:	4293      	cmp	r3, r2
 810328c:	d068      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 810328e:	68fb      	ldr	r3, [r7, #12]
 8103290:	681b      	ldr	r3, [r3, #0]
 8103292:	4a7f      	ldr	r2, [pc, #508]	@ (8103490 <HAL_DMA_Start_IT+0x480>)
 8103294:	4293      	cmp	r3, r2
 8103296:	d063      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 8103298:	68fb      	ldr	r3, [r7, #12]
 810329a:	681b      	ldr	r3, [r3, #0]
 810329c:	4a7d      	ldr	r2, [pc, #500]	@ (8103494 <HAL_DMA_Start_IT+0x484>)
 810329e:	4293      	cmp	r3, r2
 81032a0:	d05e      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 81032a2:	68fb      	ldr	r3, [r7, #12]
 81032a4:	681b      	ldr	r3, [r3, #0]
 81032a6:	4a7c      	ldr	r2, [pc, #496]	@ (8103498 <HAL_DMA_Start_IT+0x488>)
 81032a8:	4293      	cmp	r3, r2
 81032aa:	d059      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 81032ac:	68fb      	ldr	r3, [r7, #12]
 81032ae:	681b      	ldr	r3, [r3, #0]
 81032b0:	4a7a      	ldr	r2, [pc, #488]	@ (810349c <HAL_DMA_Start_IT+0x48c>)
 81032b2:	4293      	cmp	r3, r2
 81032b4:	d054      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 81032b6:	68fb      	ldr	r3, [r7, #12]
 81032b8:	681b      	ldr	r3, [r3, #0]
 81032ba:	4a79      	ldr	r2, [pc, #484]	@ (81034a0 <HAL_DMA_Start_IT+0x490>)
 81032bc:	4293      	cmp	r3, r2
 81032be:	d04f      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 81032c0:	68fb      	ldr	r3, [r7, #12]
 81032c2:	681b      	ldr	r3, [r3, #0]
 81032c4:	4a77      	ldr	r2, [pc, #476]	@ (81034a4 <HAL_DMA_Start_IT+0x494>)
 81032c6:	4293      	cmp	r3, r2
 81032c8:	d04a      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 81032ca:	68fb      	ldr	r3, [r7, #12]
 81032cc:	681b      	ldr	r3, [r3, #0]
 81032ce:	4a76      	ldr	r2, [pc, #472]	@ (81034a8 <HAL_DMA_Start_IT+0x498>)
 81032d0:	4293      	cmp	r3, r2
 81032d2:	d045      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 81032d4:	68fb      	ldr	r3, [r7, #12]
 81032d6:	681b      	ldr	r3, [r3, #0]
 81032d8:	4a74      	ldr	r2, [pc, #464]	@ (81034ac <HAL_DMA_Start_IT+0x49c>)
 81032da:	4293      	cmp	r3, r2
 81032dc:	d040      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 81032de:	68fb      	ldr	r3, [r7, #12]
 81032e0:	681b      	ldr	r3, [r3, #0]
 81032e2:	4a73      	ldr	r2, [pc, #460]	@ (81034b0 <HAL_DMA_Start_IT+0x4a0>)
 81032e4:	4293      	cmp	r3, r2
 81032e6:	d03b      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 81032e8:	68fb      	ldr	r3, [r7, #12]
 81032ea:	681b      	ldr	r3, [r3, #0]
 81032ec:	4a71      	ldr	r2, [pc, #452]	@ (81034b4 <HAL_DMA_Start_IT+0x4a4>)
 81032ee:	4293      	cmp	r3, r2
 81032f0:	d036      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 81032f2:	68fb      	ldr	r3, [r7, #12]
 81032f4:	681b      	ldr	r3, [r3, #0]
 81032f6:	4a70      	ldr	r2, [pc, #448]	@ (81034b8 <HAL_DMA_Start_IT+0x4a8>)
 81032f8:	4293      	cmp	r3, r2
 81032fa:	d031      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 81032fc:	68fb      	ldr	r3, [r7, #12]
 81032fe:	681b      	ldr	r3, [r3, #0]
 8103300:	4a6e      	ldr	r2, [pc, #440]	@ (81034bc <HAL_DMA_Start_IT+0x4ac>)
 8103302:	4293      	cmp	r3, r2
 8103304:	d02c      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 8103306:	68fb      	ldr	r3, [r7, #12]
 8103308:	681b      	ldr	r3, [r3, #0]
 810330a:	4a6d      	ldr	r2, [pc, #436]	@ (81034c0 <HAL_DMA_Start_IT+0x4b0>)
 810330c:	4293      	cmp	r3, r2
 810330e:	d027      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 8103310:	68fb      	ldr	r3, [r7, #12]
 8103312:	681b      	ldr	r3, [r3, #0]
 8103314:	4a6b      	ldr	r2, [pc, #428]	@ (81034c4 <HAL_DMA_Start_IT+0x4b4>)
 8103316:	4293      	cmp	r3, r2
 8103318:	d022      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 810331a:	68fb      	ldr	r3, [r7, #12]
 810331c:	681b      	ldr	r3, [r3, #0]
 810331e:	4a6a      	ldr	r2, [pc, #424]	@ (81034c8 <HAL_DMA_Start_IT+0x4b8>)
 8103320:	4293      	cmp	r3, r2
 8103322:	d01d      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 8103324:	68fb      	ldr	r3, [r7, #12]
 8103326:	681b      	ldr	r3, [r3, #0]
 8103328:	4a68      	ldr	r2, [pc, #416]	@ (81034cc <HAL_DMA_Start_IT+0x4bc>)
 810332a:	4293      	cmp	r3, r2
 810332c:	d018      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 810332e:	68fb      	ldr	r3, [r7, #12]
 8103330:	681b      	ldr	r3, [r3, #0]
 8103332:	4a67      	ldr	r2, [pc, #412]	@ (81034d0 <HAL_DMA_Start_IT+0x4c0>)
 8103334:	4293      	cmp	r3, r2
 8103336:	d013      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 8103338:	68fb      	ldr	r3, [r7, #12]
 810333a:	681b      	ldr	r3, [r3, #0]
 810333c:	4a65      	ldr	r2, [pc, #404]	@ (81034d4 <HAL_DMA_Start_IT+0x4c4>)
 810333e:	4293      	cmp	r3, r2
 8103340:	d00e      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 8103342:	68fb      	ldr	r3, [r7, #12]
 8103344:	681b      	ldr	r3, [r3, #0]
 8103346:	4a64      	ldr	r2, [pc, #400]	@ (81034d8 <HAL_DMA_Start_IT+0x4c8>)
 8103348:	4293      	cmp	r3, r2
 810334a:	d009      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 810334c:	68fb      	ldr	r3, [r7, #12]
 810334e:	681b      	ldr	r3, [r3, #0]
 8103350:	4a62      	ldr	r2, [pc, #392]	@ (81034dc <HAL_DMA_Start_IT+0x4cc>)
 8103352:	4293      	cmp	r3, r2
 8103354:	d004      	beq.n	8103360 <HAL_DMA_Start_IT+0x350>
 8103356:	68fb      	ldr	r3, [r7, #12]
 8103358:	681b      	ldr	r3, [r3, #0]
 810335a:	4a61      	ldr	r2, [pc, #388]	@ (81034e0 <HAL_DMA_Start_IT+0x4d0>)
 810335c:	4293      	cmp	r3, r2
 810335e:	d101      	bne.n	8103364 <HAL_DMA_Start_IT+0x354>
 8103360:	2301      	movs	r3, #1
 8103362:	e000      	b.n	8103366 <HAL_DMA_Start_IT+0x356>
 8103364:	2300      	movs	r3, #0
 8103366:	2b00      	cmp	r3, #0
 8103368:	d01a      	beq.n	81033a0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 810336a:	68fb      	ldr	r3, [r7, #12]
 810336c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810336e:	681b      	ldr	r3, [r3, #0]
 8103370:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8103374:	2b00      	cmp	r3, #0
 8103376:	d007      	beq.n	8103388 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8103378:	68fb      	ldr	r3, [r7, #12]
 810337a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810337c:	681a      	ldr	r2, [r3, #0]
 810337e:	68fb      	ldr	r3, [r7, #12]
 8103380:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8103382:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8103386:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8103388:	68fb      	ldr	r3, [r7, #12]
 810338a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 810338c:	2b00      	cmp	r3, #0
 810338e:	d007      	beq.n	81033a0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8103390:	68fb      	ldr	r3, [r7, #12]
 8103392:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8103394:	681a      	ldr	r2, [r3, #0]
 8103396:	68fb      	ldr	r3, [r7, #12]
 8103398:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 810339a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 810339e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 81033a0:	68fb      	ldr	r3, [r7, #12]
 81033a2:	681b      	ldr	r3, [r3, #0]
 81033a4:	4a37      	ldr	r2, [pc, #220]	@ (8103484 <HAL_DMA_Start_IT+0x474>)
 81033a6:	4293      	cmp	r3, r2
 81033a8:	d04a      	beq.n	8103440 <HAL_DMA_Start_IT+0x430>
 81033aa:	68fb      	ldr	r3, [r7, #12]
 81033ac:	681b      	ldr	r3, [r3, #0]
 81033ae:	4a36      	ldr	r2, [pc, #216]	@ (8103488 <HAL_DMA_Start_IT+0x478>)
 81033b0:	4293      	cmp	r3, r2
 81033b2:	d045      	beq.n	8103440 <HAL_DMA_Start_IT+0x430>
 81033b4:	68fb      	ldr	r3, [r7, #12]
 81033b6:	681b      	ldr	r3, [r3, #0]
 81033b8:	4a34      	ldr	r2, [pc, #208]	@ (810348c <HAL_DMA_Start_IT+0x47c>)
 81033ba:	4293      	cmp	r3, r2
 81033bc:	d040      	beq.n	8103440 <HAL_DMA_Start_IT+0x430>
 81033be:	68fb      	ldr	r3, [r7, #12]
 81033c0:	681b      	ldr	r3, [r3, #0]
 81033c2:	4a33      	ldr	r2, [pc, #204]	@ (8103490 <HAL_DMA_Start_IT+0x480>)
 81033c4:	4293      	cmp	r3, r2
 81033c6:	d03b      	beq.n	8103440 <HAL_DMA_Start_IT+0x430>
 81033c8:	68fb      	ldr	r3, [r7, #12]
 81033ca:	681b      	ldr	r3, [r3, #0]
 81033cc:	4a31      	ldr	r2, [pc, #196]	@ (8103494 <HAL_DMA_Start_IT+0x484>)
 81033ce:	4293      	cmp	r3, r2
 81033d0:	d036      	beq.n	8103440 <HAL_DMA_Start_IT+0x430>
 81033d2:	68fb      	ldr	r3, [r7, #12]
 81033d4:	681b      	ldr	r3, [r3, #0]
 81033d6:	4a30      	ldr	r2, [pc, #192]	@ (8103498 <HAL_DMA_Start_IT+0x488>)
 81033d8:	4293      	cmp	r3, r2
 81033da:	d031      	beq.n	8103440 <HAL_DMA_Start_IT+0x430>
 81033dc:	68fb      	ldr	r3, [r7, #12]
 81033de:	681b      	ldr	r3, [r3, #0]
 81033e0:	4a2e      	ldr	r2, [pc, #184]	@ (810349c <HAL_DMA_Start_IT+0x48c>)
 81033e2:	4293      	cmp	r3, r2
 81033e4:	d02c      	beq.n	8103440 <HAL_DMA_Start_IT+0x430>
 81033e6:	68fb      	ldr	r3, [r7, #12]
 81033e8:	681b      	ldr	r3, [r3, #0]
 81033ea:	4a2d      	ldr	r2, [pc, #180]	@ (81034a0 <HAL_DMA_Start_IT+0x490>)
 81033ec:	4293      	cmp	r3, r2
 81033ee:	d027      	beq.n	8103440 <HAL_DMA_Start_IT+0x430>
 81033f0:	68fb      	ldr	r3, [r7, #12]
 81033f2:	681b      	ldr	r3, [r3, #0]
 81033f4:	4a2b      	ldr	r2, [pc, #172]	@ (81034a4 <HAL_DMA_Start_IT+0x494>)
 81033f6:	4293      	cmp	r3, r2
 81033f8:	d022      	beq.n	8103440 <HAL_DMA_Start_IT+0x430>
 81033fa:	68fb      	ldr	r3, [r7, #12]
 81033fc:	681b      	ldr	r3, [r3, #0]
 81033fe:	4a2a      	ldr	r2, [pc, #168]	@ (81034a8 <HAL_DMA_Start_IT+0x498>)
 8103400:	4293      	cmp	r3, r2
 8103402:	d01d      	beq.n	8103440 <HAL_DMA_Start_IT+0x430>
 8103404:	68fb      	ldr	r3, [r7, #12]
 8103406:	681b      	ldr	r3, [r3, #0]
 8103408:	4a28      	ldr	r2, [pc, #160]	@ (81034ac <HAL_DMA_Start_IT+0x49c>)
 810340a:	4293      	cmp	r3, r2
 810340c:	d018      	beq.n	8103440 <HAL_DMA_Start_IT+0x430>
 810340e:	68fb      	ldr	r3, [r7, #12]
 8103410:	681b      	ldr	r3, [r3, #0]
 8103412:	4a27      	ldr	r2, [pc, #156]	@ (81034b0 <HAL_DMA_Start_IT+0x4a0>)
 8103414:	4293      	cmp	r3, r2
 8103416:	d013      	beq.n	8103440 <HAL_DMA_Start_IT+0x430>
 8103418:	68fb      	ldr	r3, [r7, #12]
 810341a:	681b      	ldr	r3, [r3, #0]
 810341c:	4a25      	ldr	r2, [pc, #148]	@ (81034b4 <HAL_DMA_Start_IT+0x4a4>)
 810341e:	4293      	cmp	r3, r2
 8103420:	d00e      	beq.n	8103440 <HAL_DMA_Start_IT+0x430>
 8103422:	68fb      	ldr	r3, [r7, #12]
 8103424:	681b      	ldr	r3, [r3, #0]
 8103426:	4a24      	ldr	r2, [pc, #144]	@ (81034b8 <HAL_DMA_Start_IT+0x4a8>)
 8103428:	4293      	cmp	r3, r2
 810342a:	d009      	beq.n	8103440 <HAL_DMA_Start_IT+0x430>
 810342c:	68fb      	ldr	r3, [r7, #12]
 810342e:	681b      	ldr	r3, [r3, #0]
 8103430:	4a22      	ldr	r2, [pc, #136]	@ (81034bc <HAL_DMA_Start_IT+0x4ac>)
 8103432:	4293      	cmp	r3, r2
 8103434:	d004      	beq.n	8103440 <HAL_DMA_Start_IT+0x430>
 8103436:	68fb      	ldr	r3, [r7, #12]
 8103438:	681b      	ldr	r3, [r3, #0]
 810343a:	4a21      	ldr	r2, [pc, #132]	@ (81034c0 <HAL_DMA_Start_IT+0x4b0>)
 810343c:	4293      	cmp	r3, r2
 810343e:	d108      	bne.n	8103452 <HAL_DMA_Start_IT+0x442>
 8103440:	68fb      	ldr	r3, [r7, #12]
 8103442:	681b      	ldr	r3, [r3, #0]
 8103444:	681a      	ldr	r2, [r3, #0]
 8103446:	68fb      	ldr	r3, [r7, #12]
 8103448:	681b      	ldr	r3, [r3, #0]
 810344a:	f042 0201 	orr.w	r2, r2, #1
 810344e:	601a      	str	r2, [r3, #0]
 8103450:	e012      	b.n	8103478 <HAL_DMA_Start_IT+0x468>
 8103452:	68fb      	ldr	r3, [r7, #12]
 8103454:	681b      	ldr	r3, [r3, #0]
 8103456:	681a      	ldr	r2, [r3, #0]
 8103458:	68fb      	ldr	r3, [r7, #12]
 810345a:	681b      	ldr	r3, [r3, #0]
 810345c:	f042 0201 	orr.w	r2, r2, #1
 8103460:	601a      	str	r2, [r3, #0]
 8103462:	e009      	b.n	8103478 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8103464:	68fb      	ldr	r3, [r7, #12]
 8103466:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 810346a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 810346c:	68fb      	ldr	r3, [r7, #12]
 810346e:	2200      	movs	r2, #0
 8103470:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8103474:	2301      	movs	r3, #1
 8103476:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8103478:	7dfb      	ldrb	r3, [r7, #23]
}
 810347a:	4618      	mov	r0, r3
 810347c:	3718      	adds	r7, #24
 810347e:	46bd      	mov	sp, r7
 8103480:	bd80      	pop	{r7, pc}
 8103482:	bf00      	nop
 8103484:	40020010 	.word	0x40020010
 8103488:	40020028 	.word	0x40020028
 810348c:	40020040 	.word	0x40020040
 8103490:	40020058 	.word	0x40020058
 8103494:	40020070 	.word	0x40020070
 8103498:	40020088 	.word	0x40020088
 810349c:	400200a0 	.word	0x400200a0
 81034a0:	400200b8 	.word	0x400200b8
 81034a4:	40020410 	.word	0x40020410
 81034a8:	40020428 	.word	0x40020428
 81034ac:	40020440 	.word	0x40020440
 81034b0:	40020458 	.word	0x40020458
 81034b4:	40020470 	.word	0x40020470
 81034b8:	40020488 	.word	0x40020488
 81034bc:	400204a0 	.word	0x400204a0
 81034c0:	400204b8 	.word	0x400204b8
 81034c4:	58025408 	.word	0x58025408
 81034c8:	5802541c 	.word	0x5802541c
 81034cc:	58025430 	.word	0x58025430
 81034d0:	58025444 	.word	0x58025444
 81034d4:	58025458 	.word	0x58025458
 81034d8:	5802546c 	.word	0x5802546c
 81034dc:	58025480 	.word	0x58025480
 81034e0:	58025494 	.word	0x58025494

081034e4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 81034e4:	b580      	push	{r7, lr}
 81034e6:	b08a      	sub	sp, #40	@ 0x28
 81034e8:	af00      	add	r7, sp, #0
 81034ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 81034ec:	2300      	movs	r3, #0
 81034ee:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 81034f0:	4b67      	ldr	r3, [pc, #412]	@ (8103690 <HAL_DMA_IRQHandler+0x1ac>)
 81034f2:	681b      	ldr	r3, [r3, #0]
 81034f4:	4a67      	ldr	r2, [pc, #412]	@ (8103694 <HAL_DMA_IRQHandler+0x1b0>)
 81034f6:	fba2 2303 	umull	r2, r3, r2, r3
 81034fa:	0a9b      	lsrs	r3, r3, #10
 81034fc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 81034fe:	687b      	ldr	r3, [r7, #4]
 8103500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103502:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8103504:	687b      	ldr	r3, [r7, #4]
 8103506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103508:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 810350a:	6a3b      	ldr	r3, [r7, #32]
 810350c:	681b      	ldr	r3, [r3, #0]
 810350e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8103510:	69fb      	ldr	r3, [r7, #28]
 8103512:	681b      	ldr	r3, [r3, #0]
 8103514:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8103516:	687b      	ldr	r3, [r7, #4]
 8103518:	681b      	ldr	r3, [r3, #0]
 810351a:	4a5f      	ldr	r2, [pc, #380]	@ (8103698 <HAL_DMA_IRQHandler+0x1b4>)
 810351c:	4293      	cmp	r3, r2
 810351e:	d04a      	beq.n	81035b6 <HAL_DMA_IRQHandler+0xd2>
 8103520:	687b      	ldr	r3, [r7, #4]
 8103522:	681b      	ldr	r3, [r3, #0]
 8103524:	4a5d      	ldr	r2, [pc, #372]	@ (810369c <HAL_DMA_IRQHandler+0x1b8>)
 8103526:	4293      	cmp	r3, r2
 8103528:	d045      	beq.n	81035b6 <HAL_DMA_IRQHandler+0xd2>
 810352a:	687b      	ldr	r3, [r7, #4]
 810352c:	681b      	ldr	r3, [r3, #0]
 810352e:	4a5c      	ldr	r2, [pc, #368]	@ (81036a0 <HAL_DMA_IRQHandler+0x1bc>)
 8103530:	4293      	cmp	r3, r2
 8103532:	d040      	beq.n	81035b6 <HAL_DMA_IRQHandler+0xd2>
 8103534:	687b      	ldr	r3, [r7, #4]
 8103536:	681b      	ldr	r3, [r3, #0]
 8103538:	4a5a      	ldr	r2, [pc, #360]	@ (81036a4 <HAL_DMA_IRQHandler+0x1c0>)
 810353a:	4293      	cmp	r3, r2
 810353c:	d03b      	beq.n	81035b6 <HAL_DMA_IRQHandler+0xd2>
 810353e:	687b      	ldr	r3, [r7, #4]
 8103540:	681b      	ldr	r3, [r3, #0]
 8103542:	4a59      	ldr	r2, [pc, #356]	@ (81036a8 <HAL_DMA_IRQHandler+0x1c4>)
 8103544:	4293      	cmp	r3, r2
 8103546:	d036      	beq.n	81035b6 <HAL_DMA_IRQHandler+0xd2>
 8103548:	687b      	ldr	r3, [r7, #4]
 810354a:	681b      	ldr	r3, [r3, #0]
 810354c:	4a57      	ldr	r2, [pc, #348]	@ (81036ac <HAL_DMA_IRQHandler+0x1c8>)
 810354e:	4293      	cmp	r3, r2
 8103550:	d031      	beq.n	81035b6 <HAL_DMA_IRQHandler+0xd2>
 8103552:	687b      	ldr	r3, [r7, #4]
 8103554:	681b      	ldr	r3, [r3, #0]
 8103556:	4a56      	ldr	r2, [pc, #344]	@ (81036b0 <HAL_DMA_IRQHandler+0x1cc>)
 8103558:	4293      	cmp	r3, r2
 810355a:	d02c      	beq.n	81035b6 <HAL_DMA_IRQHandler+0xd2>
 810355c:	687b      	ldr	r3, [r7, #4]
 810355e:	681b      	ldr	r3, [r3, #0]
 8103560:	4a54      	ldr	r2, [pc, #336]	@ (81036b4 <HAL_DMA_IRQHandler+0x1d0>)
 8103562:	4293      	cmp	r3, r2
 8103564:	d027      	beq.n	81035b6 <HAL_DMA_IRQHandler+0xd2>
 8103566:	687b      	ldr	r3, [r7, #4]
 8103568:	681b      	ldr	r3, [r3, #0]
 810356a:	4a53      	ldr	r2, [pc, #332]	@ (81036b8 <HAL_DMA_IRQHandler+0x1d4>)
 810356c:	4293      	cmp	r3, r2
 810356e:	d022      	beq.n	81035b6 <HAL_DMA_IRQHandler+0xd2>
 8103570:	687b      	ldr	r3, [r7, #4]
 8103572:	681b      	ldr	r3, [r3, #0]
 8103574:	4a51      	ldr	r2, [pc, #324]	@ (81036bc <HAL_DMA_IRQHandler+0x1d8>)
 8103576:	4293      	cmp	r3, r2
 8103578:	d01d      	beq.n	81035b6 <HAL_DMA_IRQHandler+0xd2>
 810357a:	687b      	ldr	r3, [r7, #4]
 810357c:	681b      	ldr	r3, [r3, #0]
 810357e:	4a50      	ldr	r2, [pc, #320]	@ (81036c0 <HAL_DMA_IRQHandler+0x1dc>)
 8103580:	4293      	cmp	r3, r2
 8103582:	d018      	beq.n	81035b6 <HAL_DMA_IRQHandler+0xd2>
 8103584:	687b      	ldr	r3, [r7, #4]
 8103586:	681b      	ldr	r3, [r3, #0]
 8103588:	4a4e      	ldr	r2, [pc, #312]	@ (81036c4 <HAL_DMA_IRQHandler+0x1e0>)
 810358a:	4293      	cmp	r3, r2
 810358c:	d013      	beq.n	81035b6 <HAL_DMA_IRQHandler+0xd2>
 810358e:	687b      	ldr	r3, [r7, #4]
 8103590:	681b      	ldr	r3, [r3, #0]
 8103592:	4a4d      	ldr	r2, [pc, #308]	@ (81036c8 <HAL_DMA_IRQHandler+0x1e4>)
 8103594:	4293      	cmp	r3, r2
 8103596:	d00e      	beq.n	81035b6 <HAL_DMA_IRQHandler+0xd2>
 8103598:	687b      	ldr	r3, [r7, #4]
 810359a:	681b      	ldr	r3, [r3, #0]
 810359c:	4a4b      	ldr	r2, [pc, #300]	@ (81036cc <HAL_DMA_IRQHandler+0x1e8>)
 810359e:	4293      	cmp	r3, r2
 81035a0:	d009      	beq.n	81035b6 <HAL_DMA_IRQHandler+0xd2>
 81035a2:	687b      	ldr	r3, [r7, #4]
 81035a4:	681b      	ldr	r3, [r3, #0]
 81035a6:	4a4a      	ldr	r2, [pc, #296]	@ (81036d0 <HAL_DMA_IRQHandler+0x1ec>)
 81035a8:	4293      	cmp	r3, r2
 81035aa:	d004      	beq.n	81035b6 <HAL_DMA_IRQHandler+0xd2>
 81035ac:	687b      	ldr	r3, [r7, #4]
 81035ae:	681b      	ldr	r3, [r3, #0]
 81035b0:	4a48      	ldr	r2, [pc, #288]	@ (81036d4 <HAL_DMA_IRQHandler+0x1f0>)
 81035b2:	4293      	cmp	r3, r2
 81035b4:	d101      	bne.n	81035ba <HAL_DMA_IRQHandler+0xd6>
 81035b6:	2301      	movs	r3, #1
 81035b8:	e000      	b.n	81035bc <HAL_DMA_IRQHandler+0xd8>
 81035ba:	2300      	movs	r3, #0
 81035bc:	2b00      	cmp	r3, #0
 81035be:	f000 842b 	beq.w	8103e18 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 81035c2:	687b      	ldr	r3, [r7, #4]
 81035c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81035c6:	f003 031f 	and.w	r3, r3, #31
 81035ca:	2208      	movs	r2, #8
 81035cc:	409a      	lsls	r2, r3
 81035ce:	69bb      	ldr	r3, [r7, #24]
 81035d0:	4013      	ands	r3, r2
 81035d2:	2b00      	cmp	r3, #0
 81035d4:	f000 80a2 	beq.w	810371c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 81035d8:	687b      	ldr	r3, [r7, #4]
 81035da:	681b      	ldr	r3, [r3, #0]
 81035dc:	4a2e      	ldr	r2, [pc, #184]	@ (8103698 <HAL_DMA_IRQHandler+0x1b4>)
 81035de:	4293      	cmp	r3, r2
 81035e0:	d04a      	beq.n	8103678 <HAL_DMA_IRQHandler+0x194>
 81035e2:	687b      	ldr	r3, [r7, #4]
 81035e4:	681b      	ldr	r3, [r3, #0]
 81035e6:	4a2d      	ldr	r2, [pc, #180]	@ (810369c <HAL_DMA_IRQHandler+0x1b8>)
 81035e8:	4293      	cmp	r3, r2
 81035ea:	d045      	beq.n	8103678 <HAL_DMA_IRQHandler+0x194>
 81035ec:	687b      	ldr	r3, [r7, #4]
 81035ee:	681b      	ldr	r3, [r3, #0]
 81035f0:	4a2b      	ldr	r2, [pc, #172]	@ (81036a0 <HAL_DMA_IRQHandler+0x1bc>)
 81035f2:	4293      	cmp	r3, r2
 81035f4:	d040      	beq.n	8103678 <HAL_DMA_IRQHandler+0x194>
 81035f6:	687b      	ldr	r3, [r7, #4]
 81035f8:	681b      	ldr	r3, [r3, #0]
 81035fa:	4a2a      	ldr	r2, [pc, #168]	@ (81036a4 <HAL_DMA_IRQHandler+0x1c0>)
 81035fc:	4293      	cmp	r3, r2
 81035fe:	d03b      	beq.n	8103678 <HAL_DMA_IRQHandler+0x194>
 8103600:	687b      	ldr	r3, [r7, #4]
 8103602:	681b      	ldr	r3, [r3, #0]
 8103604:	4a28      	ldr	r2, [pc, #160]	@ (81036a8 <HAL_DMA_IRQHandler+0x1c4>)
 8103606:	4293      	cmp	r3, r2
 8103608:	d036      	beq.n	8103678 <HAL_DMA_IRQHandler+0x194>
 810360a:	687b      	ldr	r3, [r7, #4]
 810360c:	681b      	ldr	r3, [r3, #0]
 810360e:	4a27      	ldr	r2, [pc, #156]	@ (81036ac <HAL_DMA_IRQHandler+0x1c8>)
 8103610:	4293      	cmp	r3, r2
 8103612:	d031      	beq.n	8103678 <HAL_DMA_IRQHandler+0x194>
 8103614:	687b      	ldr	r3, [r7, #4]
 8103616:	681b      	ldr	r3, [r3, #0]
 8103618:	4a25      	ldr	r2, [pc, #148]	@ (81036b0 <HAL_DMA_IRQHandler+0x1cc>)
 810361a:	4293      	cmp	r3, r2
 810361c:	d02c      	beq.n	8103678 <HAL_DMA_IRQHandler+0x194>
 810361e:	687b      	ldr	r3, [r7, #4]
 8103620:	681b      	ldr	r3, [r3, #0]
 8103622:	4a24      	ldr	r2, [pc, #144]	@ (81036b4 <HAL_DMA_IRQHandler+0x1d0>)
 8103624:	4293      	cmp	r3, r2
 8103626:	d027      	beq.n	8103678 <HAL_DMA_IRQHandler+0x194>
 8103628:	687b      	ldr	r3, [r7, #4]
 810362a:	681b      	ldr	r3, [r3, #0]
 810362c:	4a22      	ldr	r2, [pc, #136]	@ (81036b8 <HAL_DMA_IRQHandler+0x1d4>)
 810362e:	4293      	cmp	r3, r2
 8103630:	d022      	beq.n	8103678 <HAL_DMA_IRQHandler+0x194>
 8103632:	687b      	ldr	r3, [r7, #4]
 8103634:	681b      	ldr	r3, [r3, #0]
 8103636:	4a21      	ldr	r2, [pc, #132]	@ (81036bc <HAL_DMA_IRQHandler+0x1d8>)
 8103638:	4293      	cmp	r3, r2
 810363a:	d01d      	beq.n	8103678 <HAL_DMA_IRQHandler+0x194>
 810363c:	687b      	ldr	r3, [r7, #4]
 810363e:	681b      	ldr	r3, [r3, #0]
 8103640:	4a1f      	ldr	r2, [pc, #124]	@ (81036c0 <HAL_DMA_IRQHandler+0x1dc>)
 8103642:	4293      	cmp	r3, r2
 8103644:	d018      	beq.n	8103678 <HAL_DMA_IRQHandler+0x194>
 8103646:	687b      	ldr	r3, [r7, #4]
 8103648:	681b      	ldr	r3, [r3, #0]
 810364a:	4a1e      	ldr	r2, [pc, #120]	@ (81036c4 <HAL_DMA_IRQHandler+0x1e0>)
 810364c:	4293      	cmp	r3, r2
 810364e:	d013      	beq.n	8103678 <HAL_DMA_IRQHandler+0x194>
 8103650:	687b      	ldr	r3, [r7, #4]
 8103652:	681b      	ldr	r3, [r3, #0]
 8103654:	4a1c      	ldr	r2, [pc, #112]	@ (81036c8 <HAL_DMA_IRQHandler+0x1e4>)
 8103656:	4293      	cmp	r3, r2
 8103658:	d00e      	beq.n	8103678 <HAL_DMA_IRQHandler+0x194>
 810365a:	687b      	ldr	r3, [r7, #4]
 810365c:	681b      	ldr	r3, [r3, #0]
 810365e:	4a1b      	ldr	r2, [pc, #108]	@ (81036cc <HAL_DMA_IRQHandler+0x1e8>)
 8103660:	4293      	cmp	r3, r2
 8103662:	d009      	beq.n	8103678 <HAL_DMA_IRQHandler+0x194>
 8103664:	687b      	ldr	r3, [r7, #4]
 8103666:	681b      	ldr	r3, [r3, #0]
 8103668:	4a19      	ldr	r2, [pc, #100]	@ (81036d0 <HAL_DMA_IRQHandler+0x1ec>)
 810366a:	4293      	cmp	r3, r2
 810366c:	d004      	beq.n	8103678 <HAL_DMA_IRQHandler+0x194>
 810366e:	687b      	ldr	r3, [r7, #4]
 8103670:	681b      	ldr	r3, [r3, #0]
 8103672:	4a18      	ldr	r2, [pc, #96]	@ (81036d4 <HAL_DMA_IRQHandler+0x1f0>)
 8103674:	4293      	cmp	r3, r2
 8103676:	d12f      	bne.n	81036d8 <HAL_DMA_IRQHandler+0x1f4>
 8103678:	687b      	ldr	r3, [r7, #4]
 810367a:	681b      	ldr	r3, [r3, #0]
 810367c:	681b      	ldr	r3, [r3, #0]
 810367e:	f003 0304 	and.w	r3, r3, #4
 8103682:	2b00      	cmp	r3, #0
 8103684:	bf14      	ite	ne
 8103686:	2301      	movne	r3, #1
 8103688:	2300      	moveq	r3, #0
 810368a:	b2db      	uxtb	r3, r3
 810368c:	e02e      	b.n	81036ec <HAL_DMA_IRQHandler+0x208>
 810368e:	bf00      	nop
 8103690:	10000000 	.word	0x10000000
 8103694:	1b4e81b5 	.word	0x1b4e81b5
 8103698:	40020010 	.word	0x40020010
 810369c:	40020028 	.word	0x40020028
 81036a0:	40020040 	.word	0x40020040
 81036a4:	40020058 	.word	0x40020058
 81036a8:	40020070 	.word	0x40020070
 81036ac:	40020088 	.word	0x40020088
 81036b0:	400200a0 	.word	0x400200a0
 81036b4:	400200b8 	.word	0x400200b8
 81036b8:	40020410 	.word	0x40020410
 81036bc:	40020428 	.word	0x40020428
 81036c0:	40020440 	.word	0x40020440
 81036c4:	40020458 	.word	0x40020458
 81036c8:	40020470 	.word	0x40020470
 81036cc:	40020488 	.word	0x40020488
 81036d0:	400204a0 	.word	0x400204a0
 81036d4:	400204b8 	.word	0x400204b8
 81036d8:	687b      	ldr	r3, [r7, #4]
 81036da:	681b      	ldr	r3, [r3, #0]
 81036dc:	681b      	ldr	r3, [r3, #0]
 81036de:	f003 0308 	and.w	r3, r3, #8
 81036e2:	2b00      	cmp	r3, #0
 81036e4:	bf14      	ite	ne
 81036e6:	2301      	movne	r3, #1
 81036e8:	2300      	moveq	r3, #0
 81036ea:	b2db      	uxtb	r3, r3
 81036ec:	2b00      	cmp	r3, #0
 81036ee:	d015      	beq.n	810371c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 81036f0:	687b      	ldr	r3, [r7, #4]
 81036f2:	681b      	ldr	r3, [r3, #0]
 81036f4:	681a      	ldr	r2, [r3, #0]
 81036f6:	687b      	ldr	r3, [r7, #4]
 81036f8:	681b      	ldr	r3, [r3, #0]
 81036fa:	f022 0204 	bic.w	r2, r2, #4
 81036fe:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103700:	687b      	ldr	r3, [r7, #4]
 8103702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103704:	f003 031f 	and.w	r3, r3, #31
 8103708:	2208      	movs	r2, #8
 810370a:	409a      	lsls	r2, r3
 810370c:	6a3b      	ldr	r3, [r7, #32]
 810370e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8103710:	687b      	ldr	r3, [r7, #4]
 8103712:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103714:	f043 0201 	orr.w	r2, r3, #1
 8103718:	687b      	ldr	r3, [r7, #4]
 810371a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 810371c:	687b      	ldr	r3, [r7, #4]
 810371e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103720:	f003 031f 	and.w	r3, r3, #31
 8103724:	69ba      	ldr	r2, [r7, #24]
 8103726:	fa22 f303 	lsr.w	r3, r2, r3
 810372a:	f003 0301 	and.w	r3, r3, #1
 810372e:	2b00      	cmp	r3, #0
 8103730:	d06e      	beq.n	8103810 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8103732:	687b      	ldr	r3, [r7, #4]
 8103734:	681b      	ldr	r3, [r3, #0]
 8103736:	4a69      	ldr	r2, [pc, #420]	@ (81038dc <HAL_DMA_IRQHandler+0x3f8>)
 8103738:	4293      	cmp	r3, r2
 810373a:	d04a      	beq.n	81037d2 <HAL_DMA_IRQHandler+0x2ee>
 810373c:	687b      	ldr	r3, [r7, #4]
 810373e:	681b      	ldr	r3, [r3, #0]
 8103740:	4a67      	ldr	r2, [pc, #412]	@ (81038e0 <HAL_DMA_IRQHandler+0x3fc>)
 8103742:	4293      	cmp	r3, r2
 8103744:	d045      	beq.n	81037d2 <HAL_DMA_IRQHandler+0x2ee>
 8103746:	687b      	ldr	r3, [r7, #4]
 8103748:	681b      	ldr	r3, [r3, #0]
 810374a:	4a66      	ldr	r2, [pc, #408]	@ (81038e4 <HAL_DMA_IRQHandler+0x400>)
 810374c:	4293      	cmp	r3, r2
 810374e:	d040      	beq.n	81037d2 <HAL_DMA_IRQHandler+0x2ee>
 8103750:	687b      	ldr	r3, [r7, #4]
 8103752:	681b      	ldr	r3, [r3, #0]
 8103754:	4a64      	ldr	r2, [pc, #400]	@ (81038e8 <HAL_DMA_IRQHandler+0x404>)
 8103756:	4293      	cmp	r3, r2
 8103758:	d03b      	beq.n	81037d2 <HAL_DMA_IRQHandler+0x2ee>
 810375a:	687b      	ldr	r3, [r7, #4]
 810375c:	681b      	ldr	r3, [r3, #0]
 810375e:	4a63      	ldr	r2, [pc, #396]	@ (81038ec <HAL_DMA_IRQHandler+0x408>)
 8103760:	4293      	cmp	r3, r2
 8103762:	d036      	beq.n	81037d2 <HAL_DMA_IRQHandler+0x2ee>
 8103764:	687b      	ldr	r3, [r7, #4]
 8103766:	681b      	ldr	r3, [r3, #0]
 8103768:	4a61      	ldr	r2, [pc, #388]	@ (81038f0 <HAL_DMA_IRQHandler+0x40c>)
 810376a:	4293      	cmp	r3, r2
 810376c:	d031      	beq.n	81037d2 <HAL_DMA_IRQHandler+0x2ee>
 810376e:	687b      	ldr	r3, [r7, #4]
 8103770:	681b      	ldr	r3, [r3, #0]
 8103772:	4a60      	ldr	r2, [pc, #384]	@ (81038f4 <HAL_DMA_IRQHandler+0x410>)
 8103774:	4293      	cmp	r3, r2
 8103776:	d02c      	beq.n	81037d2 <HAL_DMA_IRQHandler+0x2ee>
 8103778:	687b      	ldr	r3, [r7, #4]
 810377a:	681b      	ldr	r3, [r3, #0]
 810377c:	4a5e      	ldr	r2, [pc, #376]	@ (81038f8 <HAL_DMA_IRQHandler+0x414>)
 810377e:	4293      	cmp	r3, r2
 8103780:	d027      	beq.n	81037d2 <HAL_DMA_IRQHandler+0x2ee>
 8103782:	687b      	ldr	r3, [r7, #4]
 8103784:	681b      	ldr	r3, [r3, #0]
 8103786:	4a5d      	ldr	r2, [pc, #372]	@ (81038fc <HAL_DMA_IRQHandler+0x418>)
 8103788:	4293      	cmp	r3, r2
 810378a:	d022      	beq.n	81037d2 <HAL_DMA_IRQHandler+0x2ee>
 810378c:	687b      	ldr	r3, [r7, #4]
 810378e:	681b      	ldr	r3, [r3, #0]
 8103790:	4a5b      	ldr	r2, [pc, #364]	@ (8103900 <HAL_DMA_IRQHandler+0x41c>)
 8103792:	4293      	cmp	r3, r2
 8103794:	d01d      	beq.n	81037d2 <HAL_DMA_IRQHandler+0x2ee>
 8103796:	687b      	ldr	r3, [r7, #4]
 8103798:	681b      	ldr	r3, [r3, #0]
 810379a:	4a5a      	ldr	r2, [pc, #360]	@ (8103904 <HAL_DMA_IRQHandler+0x420>)
 810379c:	4293      	cmp	r3, r2
 810379e:	d018      	beq.n	81037d2 <HAL_DMA_IRQHandler+0x2ee>
 81037a0:	687b      	ldr	r3, [r7, #4]
 81037a2:	681b      	ldr	r3, [r3, #0]
 81037a4:	4a58      	ldr	r2, [pc, #352]	@ (8103908 <HAL_DMA_IRQHandler+0x424>)
 81037a6:	4293      	cmp	r3, r2
 81037a8:	d013      	beq.n	81037d2 <HAL_DMA_IRQHandler+0x2ee>
 81037aa:	687b      	ldr	r3, [r7, #4]
 81037ac:	681b      	ldr	r3, [r3, #0]
 81037ae:	4a57      	ldr	r2, [pc, #348]	@ (810390c <HAL_DMA_IRQHandler+0x428>)
 81037b0:	4293      	cmp	r3, r2
 81037b2:	d00e      	beq.n	81037d2 <HAL_DMA_IRQHandler+0x2ee>
 81037b4:	687b      	ldr	r3, [r7, #4]
 81037b6:	681b      	ldr	r3, [r3, #0]
 81037b8:	4a55      	ldr	r2, [pc, #340]	@ (8103910 <HAL_DMA_IRQHandler+0x42c>)
 81037ba:	4293      	cmp	r3, r2
 81037bc:	d009      	beq.n	81037d2 <HAL_DMA_IRQHandler+0x2ee>
 81037be:	687b      	ldr	r3, [r7, #4]
 81037c0:	681b      	ldr	r3, [r3, #0]
 81037c2:	4a54      	ldr	r2, [pc, #336]	@ (8103914 <HAL_DMA_IRQHandler+0x430>)
 81037c4:	4293      	cmp	r3, r2
 81037c6:	d004      	beq.n	81037d2 <HAL_DMA_IRQHandler+0x2ee>
 81037c8:	687b      	ldr	r3, [r7, #4]
 81037ca:	681b      	ldr	r3, [r3, #0]
 81037cc:	4a52      	ldr	r2, [pc, #328]	@ (8103918 <HAL_DMA_IRQHandler+0x434>)
 81037ce:	4293      	cmp	r3, r2
 81037d0:	d10a      	bne.n	81037e8 <HAL_DMA_IRQHandler+0x304>
 81037d2:	687b      	ldr	r3, [r7, #4]
 81037d4:	681b      	ldr	r3, [r3, #0]
 81037d6:	695b      	ldr	r3, [r3, #20]
 81037d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 81037dc:	2b00      	cmp	r3, #0
 81037de:	bf14      	ite	ne
 81037e0:	2301      	movne	r3, #1
 81037e2:	2300      	moveq	r3, #0
 81037e4:	b2db      	uxtb	r3, r3
 81037e6:	e003      	b.n	81037f0 <HAL_DMA_IRQHandler+0x30c>
 81037e8:	687b      	ldr	r3, [r7, #4]
 81037ea:	681b      	ldr	r3, [r3, #0]
 81037ec:	681b      	ldr	r3, [r3, #0]
 81037ee:	2300      	movs	r3, #0
 81037f0:	2b00      	cmp	r3, #0
 81037f2:	d00d      	beq.n	8103810 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 81037f4:	687b      	ldr	r3, [r7, #4]
 81037f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81037f8:	f003 031f 	and.w	r3, r3, #31
 81037fc:	2201      	movs	r2, #1
 81037fe:	409a      	lsls	r2, r3
 8103800:	6a3b      	ldr	r3, [r7, #32]
 8103802:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8103804:	687b      	ldr	r3, [r7, #4]
 8103806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103808:	f043 0202 	orr.w	r2, r3, #2
 810380c:	687b      	ldr	r3, [r7, #4]
 810380e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103810:	687b      	ldr	r3, [r7, #4]
 8103812:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103814:	f003 031f 	and.w	r3, r3, #31
 8103818:	2204      	movs	r2, #4
 810381a:	409a      	lsls	r2, r3
 810381c:	69bb      	ldr	r3, [r7, #24]
 810381e:	4013      	ands	r3, r2
 8103820:	2b00      	cmp	r3, #0
 8103822:	f000 808f 	beq.w	8103944 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8103826:	687b      	ldr	r3, [r7, #4]
 8103828:	681b      	ldr	r3, [r3, #0]
 810382a:	4a2c      	ldr	r2, [pc, #176]	@ (81038dc <HAL_DMA_IRQHandler+0x3f8>)
 810382c:	4293      	cmp	r3, r2
 810382e:	d04a      	beq.n	81038c6 <HAL_DMA_IRQHandler+0x3e2>
 8103830:	687b      	ldr	r3, [r7, #4]
 8103832:	681b      	ldr	r3, [r3, #0]
 8103834:	4a2a      	ldr	r2, [pc, #168]	@ (81038e0 <HAL_DMA_IRQHandler+0x3fc>)
 8103836:	4293      	cmp	r3, r2
 8103838:	d045      	beq.n	81038c6 <HAL_DMA_IRQHandler+0x3e2>
 810383a:	687b      	ldr	r3, [r7, #4]
 810383c:	681b      	ldr	r3, [r3, #0]
 810383e:	4a29      	ldr	r2, [pc, #164]	@ (81038e4 <HAL_DMA_IRQHandler+0x400>)
 8103840:	4293      	cmp	r3, r2
 8103842:	d040      	beq.n	81038c6 <HAL_DMA_IRQHandler+0x3e2>
 8103844:	687b      	ldr	r3, [r7, #4]
 8103846:	681b      	ldr	r3, [r3, #0]
 8103848:	4a27      	ldr	r2, [pc, #156]	@ (81038e8 <HAL_DMA_IRQHandler+0x404>)
 810384a:	4293      	cmp	r3, r2
 810384c:	d03b      	beq.n	81038c6 <HAL_DMA_IRQHandler+0x3e2>
 810384e:	687b      	ldr	r3, [r7, #4]
 8103850:	681b      	ldr	r3, [r3, #0]
 8103852:	4a26      	ldr	r2, [pc, #152]	@ (81038ec <HAL_DMA_IRQHandler+0x408>)
 8103854:	4293      	cmp	r3, r2
 8103856:	d036      	beq.n	81038c6 <HAL_DMA_IRQHandler+0x3e2>
 8103858:	687b      	ldr	r3, [r7, #4]
 810385a:	681b      	ldr	r3, [r3, #0]
 810385c:	4a24      	ldr	r2, [pc, #144]	@ (81038f0 <HAL_DMA_IRQHandler+0x40c>)
 810385e:	4293      	cmp	r3, r2
 8103860:	d031      	beq.n	81038c6 <HAL_DMA_IRQHandler+0x3e2>
 8103862:	687b      	ldr	r3, [r7, #4]
 8103864:	681b      	ldr	r3, [r3, #0]
 8103866:	4a23      	ldr	r2, [pc, #140]	@ (81038f4 <HAL_DMA_IRQHandler+0x410>)
 8103868:	4293      	cmp	r3, r2
 810386a:	d02c      	beq.n	81038c6 <HAL_DMA_IRQHandler+0x3e2>
 810386c:	687b      	ldr	r3, [r7, #4]
 810386e:	681b      	ldr	r3, [r3, #0]
 8103870:	4a21      	ldr	r2, [pc, #132]	@ (81038f8 <HAL_DMA_IRQHandler+0x414>)
 8103872:	4293      	cmp	r3, r2
 8103874:	d027      	beq.n	81038c6 <HAL_DMA_IRQHandler+0x3e2>
 8103876:	687b      	ldr	r3, [r7, #4]
 8103878:	681b      	ldr	r3, [r3, #0]
 810387a:	4a20      	ldr	r2, [pc, #128]	@ (81038fc <HAL_DMA_IRQHandler+0x418>)
 810387c:	4293      	cmp	r3, r2
 810387e:	d022      	beq.n	81038c6 <HAL_DMA_IRQHandler+0x3e2>
 8103880:	687b      	ldr	r3, [r7, #4]
 8103882:	681b      	ldr	r3, [r3, #0]
 8103884:	4a1e      	ldr	r2, [pc, #120]	@ (8103900 <HAL_DMA_IRQHandler+0x41c>)
 8103886:	4293      	cmp	r3, r2
 8103888:	d01d      	beq.n	81038c6 <HAL_DMA_IRQHandler+0x3e2>
 810388a:	687b      	ldr	r3, [r7, #4]
 810388c:	681b      	ldr	r3, [r3, #0]
 810388e:	4a1d      	ldr	r2, [pc, #116]	@ (8103904 <HAL_DMA_IRQHandler+0x420>)
 8103890:	4293      	cmp	r3, r2
 8103892:	d018      	beq.n	81038c6 <HAL_DMA_IRQHandler+0x3e2>
 8103894:	687b      	ldr	r3, [r7, #4]
 8103896:	681b      	ldr	r3, [r3, #0]
 8103898:	4a1b      	ldr	r2, [pc, #108]	@ (8103908 <HAL_DMA_IRQHandler+0x424>)
 810389a:	4293      	cmp	r3, r2
 810389c:	d013      	beq.n	81038c6 <HAL_DMA_IRQHandler+0x3e2>
 810389e:	687b      	ldr	r3, [r7, #4]
 81038a0:	681b      	ldr	r3, [r3, #0]
 81038a2:	4a1a      	ldr	r2, [pc, #104]	@ (810390c <HAL_DMA_IRQHandler+0x428>)
 81038a4:	4293      	cmp	r3, r2
 81038a6:	d00e      	beq.n	81038c6 <HAL_DMA_IRQHandler+0x3e2>
 81038a8:	687b      	ldr	r3, [r7, #4]
 81038aa:	681b      	ldr	r3, [r3, #0]
 81038ac:	4a18      	ldr	r2, [pc, #96]	@ (8103910 <HAL_DMA_IRQHandler+0x42c>)
 81038ae:	4293      	cmp	r3, r2
 81038b0:	d009      	beq.n	81038c6 <HAL_DMA_IRQHandler+0x3e2>
 81038b2:	687b      	ldr	r3, [r7, #4]
 81038b4:	681b      	ldr	r3, [r3, #0]
 81038b6:	4a17      	ldr	r2, [pc, #92]	@ (8103914 <HAL_DMA_IRQHandler+0x430>)
 81038b8:	4293      	cmp	r3, r2
 81038ba:	d004      	beq.n	81038c6 <HAL_DMA_IRQHandler+0x3e2>
 81038bc:	687b      	ldr	r3, [r7, #4]
 81038be:	681b      	ldr	r3, [r3, #0]
 81038c0:	4a15      	ldr	r2, [pc, #84]	@ (8103918 <HAL_DMA_IRQHandler+0x434>)
 81038c2:	4293      	cmp	r3, r2
 81038c4:	d12a      	bne.n	810391c <HAL_DMA_IRQHandler+0x438>
 81038c6:	687b      	ldr	r3, [r7, #4]
 81038c8:	681b      	ldr	r3, [r3, #0]
 81038ca:	681b      	ldr	r3, [r3, #0]
 81038cc:	f003 0302 	and.w	r3, r3, #2
 81038d0:	2b00      	cmp	r3, #0
 81038d2:	bf14      	ite	ne
 81038d4:	2301      	movne	r3, #1
 81038d6:	2300      	moveq	r3, #0
 81038d8:	b2db      	uxtb	r3, r3
 81038da:	e023      	b.n	8103924 <HAL_DMA_IRQHandler+0x440>
 81038dc:	40020010 	.word	0x40020010
 81038e0:	40020028 	.word	0x40020028
 81038e4:	40020040 	.word	0x40020040
 81038e8:	40020058 	.word	0x40020058
 81038ec:	40020070 	.word	0x40020070
 81038f0:	40020088 	.word	0x40020088
 81038f4:	400200a0 	.word	0x400200a0
 81038f8:	400200b8 	.word	0x400200b8
 81038fc:	40020410 	.word	0x40020410
 8103900:	40020428 	.word	0x40020428
 8103904:	40020440 	.word	0x40020440
 8103908:	40020458 	.word	0x40020458
 810390c:	40020470 	.word	0x40020470
 8103910:	40020488 	.word	0x40020488
 8103914:	400204a0 	.word	0x400204a0
 8103918:	400204b8 	.word	0x400204b8
 810391c:	687b      	ldr	r3, [r7, #4]
 810391e:	681b      	ldr	r3, [r3, #0]
 8103920:	681b      	ldr	r3, [r3, #0]
 8103922:	2300      	movs	r3, #0
 8103924:	2b00      	cmp	r3, #0
 8103926:	d00d      	beq.n	8103944 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103928:	687b      	ldr	r3, [r7, #4]
 810392a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810392c:	f003 031f 	and.w	r3, r3, #31
 8103930:	2204      	movs	r2, #4
 8103932:	409a      	lsls	r2, r3
 8103934:	6a3b      	ldr	r3, [r7, #32]
 8103936:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8103938:	687b      	ldr	r3, [r7, #4]
 810393a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810393c:	f043 0204 	orr.w	r2, r3, #4
 8103940:	687b      	ldr	r3, [r7, #4]
 8103942:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103944:	687b      	ldr	r3, [r7, #4]
 8103946:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103948:	f003 031f 	and.w	r3, r3, #31
 810394c:	2210      	movs	r2, #16
 810394e:	409a      	lsls	r2, r3
 8103950:	69bb      	ldr	r3, [r7, #24]
 8103952:	4013      	ands	r3, r2
 8103954:	2b00      	cmp	r3, #0
 8103956:	f000 80a6 	beq.w	8103aa6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 810395a:	687b      	ldr	r3, [r7, #4]
 810395c:	681b      	ldr	r3, [r3, #0]
 810395e:	4a85      	ldr	r2, [pc, #532]	@ (8103b74 <HAL_DMA_IRQHandler+0x690>)
 8103960:	4293      	cmp	r3, r2
 8103962:	d04a      	beq.n	81039fa <HAL_DMA_IRQHandler+0x516>
 8103964:	687b      	ldr	r3, [r7, #4]
 8103966:	681b      	ldr	r3, [r3, #0]
 8103968:	4a83      	ldr	r2, [pc, #524]	@ (8103b78 <HAL_DMA_IRQHandler+0x694>)
 810396a:	4293      	cmp	r3, r2
 810396c:	d045      	beq.n	81039fa <HAL_DMA_IRQHandler+0x516>
 810396e:	687b      	ldr	r3, [r7, #4]
 8103970:	681b      	ldr	r3, [r3, #0]
 8103972:	4a82      	ldr	r2, [pc, #520]	@ (8103b7c <HAL_DMA_IRQHandler+0x698>)
 8103974:	4293      	cmp	r3, r2
 8103976:	d040      	beq.n	81039fa <HAL_DMA_IRQHandler+0x516>
 8103978:	687b      	ldr	r3, [r7, #4]
 810397a:	681b      	ldr	r3, [r3, #0]
 810397c:	4a80      	ldr	r2, [pc, #512]	@ (8103b80 <HAL_DMA_IRQHandler+0x69c>)
 810397e:	4293      	cmp	r3, r2
 8103980:	d03b      	beq.n	81039fa <HAL_DMA_IRQHandler+0x516>
 8103982:	687b      	ldr	r3, [r7, #4]
 8103984:	681b      	ldr	r3, [r3, #0]
 8103986:	4a7f      	ldr	r2, [pc, #508]	@ (8103b84 <HAL_DMA_IRQHandler+0x6a0>)
 8103988:	4293      	cmp	r3, r2
 810398a:	d036      	beq.n	81039fa <HAL_DMA_IRQHandler+0x516>
 810398c:	687b      	ldr	r3, [r7, #4]
 810398e:	681b      	ldr	r3, [r3, #0]
 8103990:	4a7d      	ldr	r2, [pc, #500]	@ (8103b88 <HAL_DMA_IRQHandler+0x6a4>)
 8103992:	4293      	cmp	r3, r2
 8103994:	d031      	beq.n	81039fa <HAL_DMA_IRQHandler+0x516>
 8103996:	687b      	ldr	r3, [r7, #4]
 8103998:	681b      	ldr	r3, [r3, #0]
 810399a:	4a7c      	ldr	r2, [pc, #496]	@ (8103b8c <HAL_DMA_IRQHandler+0x6a8>)
 810399c:	4293      	cmp	r3, r2
 810399e:	d02c      	beq.n	81039fa <HAL_DMA_IRQHandler+0x516>
 81039a0:	687b      	ldr	r3, [r7, #4]
 81039a2:	681b      	ldr	r3, [r3, #0]
 81039a4:	4a7a      	ldr	r2, [pc, #488]	@ (8103b90 <HAL_DMA_IRQHandler+0x6ac>)
 81039a6:	4293      	cmp	r3, r2
 81039a8:	d027      	beq.n	81039fa <HAL_DMA_IRQHandler+0x516>
 81039aa:	687b      	ldr	r3, [r7, #4]
 81039ac:	681b      	ldr	r3, [r3, #0]
 81039ae:	4a79      	ldr	r2, [pc, #484]	@ (8103b94 <HAL_DMA_IRQHandler+0x6b0>)
 81039b0:	4293      	cmp	r3, r2
 81039b2:	d022      	beq.n	81039fa <HAL_DMA_IRQHandler+0x516>
 81039b4:	687b      	ldr	r3, [r7, #4]
 81039b6:	681b      	ldr	r3, [r3, #0]
 81039b8:	4a77      	ldr	r2, [pc, #476]	@ (8103b98 <HAL_DMA_IRQHandler+0x6b4>)
 81039ba:	4293      	cmp	r3, r2
 81039bc:	d01d      	beq.n	81039fa <HAL_DMA_IRQHandler+0x516>
 81039be:	687b      	ldr	r3, [r7, #4]
 81039c0:	681b      	ldr	r3, [r3, #0]
 81039c2:	4a76      	ldr	r2, [pc, #472]	@ (8103b9c <HAL_DMA_IRQHandler+0x6b8>)
 81039c4:	4293      	cmp	r3, r2
 81039c6:	d018      	beq.n	81039fa <HAL_DMA_IRQHandler+0x516>
 81039c8:	687b      	ldr	r3, [r7, #4]
 81039ca:	681b      	ldr	r3, [r3, #0]
 81039cc:	4a74      	ldr	r2, [pc, #464]	@ (8103ba0 <HAL_DMA_IRQHandler+0x6bc>)
 81039ce:	4293      	cmp	r3, r2
 81039d0:	d013      	beq.n	81039fa <HAL_DMA_IRQHandler+0x516>
 81039d2:	687b      	ldr	r3, [r7, #4]
 81039d4:	681b      	ldr	r3, [r3, #0]
 81039d6:	4a73      	ldr	r2, [pc, #460]	@ (8103ba4 <HAL_DMA_IRQHandler+0x6c0>)
 81039d8:	4293      	cmp	r3, r2
 81039da:	d00e      	beq.n	81039fa <HAL_DMA_IRQHandler+0x516>
 81039dc:	687b      	ldr	r3, [r7, #4]
 81039de:	681b      	ldr	r3, [r3, #0]
 81039e0:	4a71      	ldr	r2, [pc, #452]	@ (8103ba8 <HAL_DMA_IRQHandler+0x6c4>)
 81039e2:	4293      	cmp	r3, r2
 81039e4:	d009      	beq.n	81039fa <HAL_DMA_IRQHandler+0x516>
 81039e6:	687b      	ldr	r3, [r7, #4]
 81039e8:	681b      	ldr	r3, [r3, #0]
 81039ea:	4a70      	ldr	r2, [pc, #448]	@ (8103bac <HAL_DMA_IRQHandler+0x6c8>)
 81039ec:	4293      	cmp	r3, r2
 81039ee:	d004      	beq.n	81039fa <HAL_DMA_IRQHandler+0x516>
 81039f0:	687b      	ldr	r3, [r7, #4]
 81039f2:	681b      	ldr	r3, [r3, #0]
 81039f4:	4a6e      	ldr	r2, [pc, #440]	@ (8103bb0 <HAL_DMA_IRQHandler+0x6cc>)
 81039f6:	4293      	cmp	r3, r2
 81039f8:	d10a      	bne.n	8103a10 <HAL_DMA_IRQHandler+0x52c>
 81039fa:	687b      	ldr	r3, [r7, #4]
 81039fc:	681b      	ldr	r3, [r3, #0]
 81039fe:	681b      	ldr	r3, [r3, #0]
 8103a00:	f003 0308 	and.w	r3, r3, #8
 8103a04:	2b00      	cmp	r3, #0
 8103a06:	bf14      	ite	ne
 8103a08:	2301      	movne	r3, #1
 8103a0a:	2300      	moveq	r3, #0
 8103a0c:	b2db      	uxtb	r3, r3
 8103a0e:	e009      	b.n	8103a24 <HAL_DMA_IRQHandler+0x540>
 8103a10:	687b      	ldr	r3, [r7, #4]
 8103a12:	681b      	ldr	r3, [r3, #0]
 8103a14:	681b      	ldr	r3, [r3, #0]
 8103a16:	f003 0304 	and.w	r3, r3, #4
 8103a1a:	2b00      	cmp	r3, #0
 8103a1c:	bf14      	ite	ne
 8103a1e:	2301      	movne	r3, #1
 8103a20:	2300      	moveq	r3, #0
 8103a22:	b2db      	uxtb	r3, r3
 8103a24:	2b00      	cmp	r3, #0
 8103a26:	d03e      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103a28:	687b      	ldr	r3, [r7, #4]
 8103a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103a2c:	f003 031f 	and.w	r3, r3, #31
 8103a30:	2210      	movs	r2, #16
 8103a32:	409a      	lsls	r2, r3
 8103a34:	6a3b      	ldr	r3, [r7, #32]
 8103a36:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8103a38:	687b      	ldr	r3, [r7, #4]
 8103a3a:	681b      	ldr	r3, [r3, #0]
 8103a3c:	681b      	ldr	r3, [r3, #0]
 8103a3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8103a42:	2b00      	cmp	r3, #0
 8103a44:	d018      	beq.n	8103a78 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8103a46:	687b      	ldr	r3, [r7, #4]
 8103a48:	681b      	ldr	r3, [r3, #0]
 8103a4a:	681b      	ldr	r3, [r3, #0]
 8103a4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8103a50:	2b00      	cmp	r3, #0
 8103a52:	d108      	bne.n	8103a66 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8103a54:	687b      	ldr	r3, [r7, #4]
 8103a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103a58:	2b00      	cmp	r3, #0
 8103a5a:	d024      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8103a5c:	687b      	ldr	r3, [r7, #4]
 8103a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103a60:	6878      	ldr	r0, [r7, #4]
 8103a62:	4798      	blx	r3
 8103a64:	e01f      	b.n	8103aa6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8103a66:	687b      	ldr	r3, [r7, #4]
 8103a68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8103a6a:	2b00      	cmp	r3, #0
 8103a6c:	d01b      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8103a6e:	687b      	ldr	r3, [r7, #4]
 8103a70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8103a72:	6878      	ldr	r0, [r7, #4]
 8103a74:	4798      	blx	r3
 8103a76:	e016      	b.n	8103aa6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8103a78:	687b      	ldr	r3, [r7, #4]
 8103a7a:	681b      	ldr	r3, [r3, #0]
 8103a7c:	681b      	ldr	r3, [r3, #0]
 8103a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8103a82:	2b00      	cmp	r3, #0
 8103a84:	d107      	bne.n	8103a96 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8103a86:	687b      	ldr	r3, [r7, #4]
 8103a88:	681b      	ldr	r3, [r3, #0]
 8103a8a:	681a      	ldr	r2, [r3, #0]
 8103a8c:	687b      	ldr	r3, [r7, #4]
 8103a8e:	681b      	ldr	r3, [r3, #0]
 8103a90:	f022 0208 	bic.w	r2, r2, #8
 8103a94:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8103a96:	687b      	ldr	r3, [r7, #4]
 8103a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103a9a:	2b00      	cmp	r3, #0
 8103a9c:	d003      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8103a9e:	687b      	ldr	r3, [r7, #4]
 8103aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103aa2:	6878      	ldr	r0, [r7, #4]
 8103aa4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103aa6:	687b      	ldr	r3, [r7, #4]
 8103aa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103aaa:	f003 031f 	and.w	r3, r3, #31
 8103aae:	2220      	movs	r2, #32
 8103ab0:	409a      	lsls	r2, r3
 8103ab2:	69bb      	ldr	r3, [r7, #24]
 8103ab4:	4013      	ands	r3, r2
 8103ab6:	2b00      	cmp	r3, #0
 8103ab8:	f000 8110 	beq.w	8103cdc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8103abc:	687b      	ldr	r3, [r7, #4]
 8103abe:	681b      	ldr	r3, [r3, #0]
 8103ac0:	4a2c      	ldr	r2, [pc, #176]	@ (8103b74 <HAL_DMA_IRQHandler+0x690>)
 8103ac2:	4293      	cmp	r3, r2
 8103ac4:	d04a      	beq.n	8103b5c <HAL_DMA_IRQHandler+0x678>
 8103ac6:	687b      	ldr	r3, [r7, #4]
 8103ac8:	681b      	ldr	r3, [r3, #0]
 8103aca:	4a2b      	ldr	r2, [pc, #172]	@ (8103b78 <HAL_DMA_IRQHandler+0x694>)
 8103acc:	4293      	cmp	r3, r2
 8103ace:	d045      	beq.n	8103b5c <HAL_DMA_IRQHandler+0x678>
 8103ad0:	687b      	ldr	r3, [r7, #4]
 8103ad2:	681b      	ldr	r3, [r3, #0]
 8103ad4:	4a29      	ldr	r2, [pc, #164]	@ (8103b7c <HAL_DMA_IRQHandler+0x698>)
 8103ad6:	4293      	cmp	r3, r2
 8103ad8:	d040      	beq.n	8103b5c <HAL_DMA_IRQHandler+0x678>
 8103ada:	687b      	ldr	r3, [r7, #4]
 8103adc:	681b      	ldr	r3, [r3, #0]
 8103ade:	4a28      	ldr	r2, [pc, #160]	@ (8103b80 <HAL_DMA_IRQHandler+0x69c>)
 8103ae0:	4293      	cmp	r3, r2
 8103ae2:	d03b      	beq.n	8103b5c <HAL_DMA_IRQHandler+0x678>
 8103ae4:	687b      	ldr	r3, [r7, #4]
 8103ae6:	681b      	ldr	r3, [r3, #0]
 8103ae8:	4a26      	ldr	r2, [pc, #152]	@ (8103b84 <HAL_DMA_IRQHandler+0x6a0>)
 8103aea:	4293      	cmp	r3, r2
 8103aec:	d036      	beq.n	8103b5c <HAL_DMA_IRQHandler+0x678>
 8103aee:	687b      	ldr	r3, [r7, #4]
 8103af0:	681b      	ldr	r3, [r3, #0]
 8103af2:	4a25      	ldr	r2, [pc, #148]	@ (8103b88 <HAL_DMA_IRQHandler+0x6a4>)
 8103af4:	4293      	cmp	r3, r2
 8103af6:	d031      	beq.n	8103b5c <HAL_DMA_IRQHandler+0x678>
 8103af8:	687b      	ldr	r3, [r7, #4]
 8103afa:	681b      	ldr	r3, [r3, #0]
 8103afc:	4a23      	ldr	r2, [pc, #140]	@ (8103b8c <HAL_DMA_IRQHandler+0x6a8>)
 8103afe:	4293      	cmp	r3, r2
 8103b00:	d02c      	beq.n	8103b5c <HAL_DMA_IRQHandler+0x678>
 8103b02:	687b      	ldr	r3, [r7, #4]
 8103b04:	681b      	ldr	r3, [r3, #0]
 8103b06:	4a22      	ldr	r2, [pc, #136]	@ (8103b90 <HAL_DMA_IRQHandler+0x6ac>)
 8103b08:	4293      	cmp	r3, r2
 8103b0a:	d027      	beq.n	8103b5c <HAL_DMA_IRQHandler+0x678>
 8103b0c:	687b      	ldr	r3, [r7, #4]
 8103b0e:	681b      	ldr	r3, [r3, #0]
 8103b10:	4a20      	ldr	r2, [pc, #128]	@ (8103b94 <HAL_DMA_IRQHandler+0x6b0>)
 8103b12:	4293      	cmp	r3, r2
 8103b14:	d022      	beq.n	8103b5c <HAL_DMA_IRQHandler+0x678>
 8103b16:	687b      	ldr	r3, [r7, #4]
 8103b18:	681b      	ldr	r3, [r3, #0]
 8103b1a:	4a1f      	ldr	r2, [pc, #124]	@ (8103b98 <HAL_DMA_IRQHandler+0x6b4>)
 8103b1c:	4293      	cmp	r3, r2
 8103b1e:	d01d      	beq.n	8103b5c <HAL_DMA_IRQHandler+0x678>
 8103b20:	687b      	ldr	r3, [r7, #4]
 8103b22:	681b      	ldr	r3, [r3, #0]
 8103b24:	4a1d      	ldr	r2, [pc, #116]	@ (8103b9c <HAL_DMA_IRQHandler+0x6b8>)
 8103b26:	4293      	cmp	r3, r2
 8103b28:	d018      	beq.n	8103b5c <HAL_DMA_IRQHandler+0x678>
 8103b2a:	687b      	ldr	r3, [r7, #4]
 8103b2c:	681b      	ldr	r3, [r3, #0]
 8103b2e:	4a1c      	ldr	r2, [pc, #112]	@ (8103ba0 <HAL_DMA_IRQHandler+0x6bc>)
 8103b30:	4293      	cmp	r3, r2
 8103b32:	d013      	beq.n	8103b5c <HAL_DMA_IRQHandler+0x678>
 8103b34:	687b      	ldr	r3, [r7, #4]
 8103b36:	681b      	ldr	r3, [r3, #0]
 8103b38:	4a1a      	ldr	r2, [pc, #104]	@ (8103ba4 <HAL_DMA_IRQHandler+0x6c0>)
 8103b3a:	4293      	cmp	r3, r2
 8103b3c:	d00e      	beq.n	8103b5c <HAL_DMA_IRQHandler+0x678>
 8103b3e:	687b      	ldr	r3, [r7, #4]
 8103b40:	681b      	ldr	r3, [r3, #0]
 8103b42:	4a19      	ldr	r2, [pc, #100]	@ (8103ba8 <HAL_DMA_IRQHandler+0x6c4>)
 8103b44:	4293      	cmp	r3, r2
 8103b46:	d009      	beq.n	8103b5c <HAL_DMA_IRQHandler+0x678>
 8103b48:	687b      	ldr	r3, [r7, #4]
 8103b4a:	681b      	ldr	r3, [r3, #0]
 8103b4c:	4a17      	ldr	r2, [pc, #92]	@ (8103bac <HAL_DMA_IRQHandler+0x6c8>)
 8103b4e:	4293      	cmp	r3, r2
 8103b50:	d004      	beq.n	8103b5c <HAL_DMA_IRQHandler+0x678>
 8103b52:	687b      	ldr	r3, [r7, #4]
 8103b54:	681b      	ldr	r3, [r3, #0]
 8103b56:	4a16      	ldr	r2, [pc, #88]	@ (8103bb0 <HAL_DMA_IRQHandler+0x6cc>)
 8103b58:	4293      	cmp	r3, r2
 8103b5a:	d12b      	bne.n	8103bb4 <HAL_DMA_IRQHandler+0x6d0>
 8103b5c:	687b      	ldr	r3, [r7, #4]
 8103b5e:	681b      	ldr	r3, [r3, #0]
 8103b60:	681b      	ldr	r3, [r3, #0]
 8103b62:	f003 0310 	and.w	r3, r3, #16
 8103b66:	2b00      	cmp	r3, #0
 8103b68:	bf14      	ite	ne
 8103b6a:	2301      	movne	r3, #1
 8103b6c:	2300      	moveq	r3, #0
 8103b6e:	b2db      	uxtb	r3, r3
 8103b70:	e02a      	b.n	8103bc8 <HAL_DMA_IRQHandler+0x6e4>
 8103b72:	bf00      	nop
 8103b74:	40020010 	.word	0x40020010
 8103b78:	40020028 	.word	0x40020028
 8103b7c:	40020040 	.word	0x40020040
 8103b80:	40020058 	.word	0x40020058
 8103b84:	40020070 	.word	0x40020070
 8103b88:	40020088 	.word	0x40020088
 8103b8c:	400200a0 	.word	0x400200a0
 8103b90:	400200b8 	.word	0x400200b8
 8103b94:	40020410 	.word	0x40020410
 8103b98:	40020428 	.word	0x40020428
 8103b9c:	40020440 	.word	0x40020440
 8103ba0:	40020458 	.word	0x40020458
 8103ba4:	40020470 	.word	0x40020470
 8103ba8:	40020488 	.word	0x40020488
 8103bac:	400204a0 	.word	0x400204a0
 8103bb0:	400204b8 	.word	0x400204b8
 8103bb4:	687b      	ldr	r3, [r7, #4]
 8103bb6:	681b      	ldr	r3, [r3, #0]
 8103bb8:	681b      	ldr	r3, [r3, #0]
 8103bba:	f003 0302 	and.w	r3, r3, #2
 8103bbe:	2b00      	cmp	r3, #0
 8103bc0:	bf14      	ite	ne
 8103bc2:	2301      	movne	r3, #1
 8103bc4:	2300      	moveq	r3, #0
 8103bc6:	b2db      	uxtb	r3, r3
 8103bc8:	2b00      	cmp	r3, #0
 8103bca:	f000 8087 	beq.w	8103cdc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103bce:	687b      	ldr	r3, [r7, #4]
 8103bd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103bd2:	f003 031f 	and.w	r3, r3, #31
 8103bd6:	2220      	movs	r2, #32
 8103bd8:	409a      	lsls	r2, r3
 8103bda:	6a3b      	ldr	r3, [r7, #32]
 8103bdc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8103bde:	687b      	ldr	r3, [r7, #4]
 8103be0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8103be4:	b2db      	uxtb	r3, r3
 8103be6:	2b04      	cmp	r3, #4
 8103be8:	d139      	bne.n	8103c5e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8103bea:	687b      	ldr	r3, [r7, #4]
 8103bec:	681b      	ldr	r3, [r3, #0]
 8103bee:	681a      	ldr	r2, [r3, #0]
 8103bf0:	687b      	ldr	r3, [r7, #4]
 8103bf2:	681b      	ldr	r3, [r3, #0]
 8103bf4:	f022 0216 	bic.w	r2, r2, #22
 8103bf8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8103bfa:	687b      	ldr	r3, [r7, #4]
 8103bfc:	681b      	ldr	r3, [r3, #0]
 8103bfe:	695a      	ldr	r2, [r3, #20]
 8103c00:	687b      	ldr	r3, [r7, #4]
 8103c02:	681b      	ldr	r3, [r3, #0]
 8103c04:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8103c08:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8103c0a:	687b      	ldr	r3, [r7, #4]
 8103c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103c0e:	2b00      	cmp	r3, #0
 8103c10:	d103      	bne.n	8103c1a <HAL_DMA_IRQHandler+0x736>
 8103c12:	687b      	ldr	r3, [r7, #4]
 8103c14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8103c16:	2b00      	cmp	r3, #0
 8103c18:	d007      	beq.n	8103c2a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8103c1a:	687b      	ldr	r3, [r7, #4]
 8103c1c:	681b      	ldr	r3, [r3, #0]
 8103c1e:	681a      	ldr	r2, [r3, #0]
 8103c20:	687b      	ldr	r3, [r7, #4]
 8103c22:	681b      	ldr	r3, [r3, #0]
 8103c24:	f022 0208 	bic.w	r2, r2, #8
 8103c28:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8103c2a:	687b      	ldr	r3, [r7, #4]
 8103c2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103c2e:	f003 031f 	and.w	r3, r3, #31
 8103c32:	223f      	movs	r2, #63	@ 0x3f
 8103c34:	409a      	lsls	r2, r3
 8103c36:	6a3b      	ldr	r3, [r7, #32]
 8103c38:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8103c3a:	687b      	ldr	r3, [r7, #4]
 8103c3c:	2201      	movs	r2, #1
 8103c3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8103c42:	687b      	ldr	r3, [r7, #4]
 8103c44:	2200      	movs	r2, #0
 8103c46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8103c4a:	687b      	ldr	r3, [r7, #4]
 8103c4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103c4e:	2b00      	cmp	r3, #0
 8103c50:	f000 834a 	beq.w	81042e8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8103c54:	687b      	ldr	r3, [r7, #4]
 8103c56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103c58:	6878      	ldr	r0, [r7, #4]
 8103c5a:	4798      	blx	r3
          }
          return;
 8103c5c:	e344      	b.n	81042e8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8103c5e:	687b      	ldr	r3, [r7, #4]
 8103c60:	681b      	ldr	r3, [r3, #0]
 8103c62:	681b      	ldr	r3, [r3, #0]
 8103c64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8103c68:	2b00      	cmp	r3, #0
 8103c6a:	d018      	beq.n	8103c9e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8103c6c:	687b      	ldr	r3, [r7, #4]
 8103c6e:	681b      	ldr	r3, [r3, #0]
 8103c70:	681b      	ldr	r3, [r3, #0]
 8103c72:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8103c76:	2b00      	cmp	r3, #0
 8103c78:	d108      	bne.n	8103c8c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8103c7a:	687b      	ldr	r3, [r7, #4]
 8103c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103c7e:	2b00      	cmp	r3, #0
 8103c80:	d02c      	beq.n	8103cdc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8103c82:	687b      	ldr	r3, [r7, #4]
 8103c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103c86:	6878      	ldr	r0, [r7, #4]
 8103c88:	4798      	blx	r3
 8103c8a:	e027      	b.n	8103cdc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8103c8c:	687b      	ldr	r3, [r7, #4]
 8103c8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103c90:	2b00      	cmp	r3, #0
 8103c92:	d023      	beq.n	8103cdc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8103c94:	687b      	ldr	r3, [r7, #4]
 8103c96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103c98:	6878      	ldr	r0, [r7, #4]
 8103c9a:	4798      	blx	r3
 8103c9c:	e01e      	b.n	8103cdc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8103c9e:	687b      	ldr	r3, [r7, #4]
 8103ca0:	681b      	ldr	r3, [r3, #0]
 8103ca2:	681b      	ldr	r3, [r3, #0]
 8103ca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8103ca8:	2b00      	cmp	r3, #0
 8103caa:	d10f      	bne.n	8103ccc <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8103cac:	687b      	ldr	r3, [r7, #4]
 8103cae:	681b      	ldr	r3, [r3, #0]
 8103cb0:	681a      	ldr	r2, [r3, #0]
 8103cb2:	687b      	ldr	r3, [r7, #4]
 8103cb4:	681b      	ldr	r3, [r3, #0]
 8103cb6:	f022 0210 	bic.w	r2, r2, #16
 8103cba:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8103cbc:	687b      	ldr	r3, [r7, #4]
 8103cbe:	2201      	movs	r2, #1
 8103cc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8103cc4:	687b      	ldr	r3, [r7, #4]
 8103cc6:	2200      	movs	r2, #0
 8103cc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8103ccc:	687b      	ldr	r3, [r7, #4]
 8103cce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103cd0:	2b00      	cmp	r3, #0
 8103cd2:	d003      	beq.n	8103cdc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8103cd4:	687b      	ldr	r3, [r7, #4]
 8103cd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103cd8:	6878      	ldr	r0, [r7, #4]
 8103cda:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8103cdc:	687b      	ldr	r3, [r7, #4]
 8103cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103ce0:	2b00      	cmp	r3, #0
 8103ce2:	f000 8306 	beq.w	81042f2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8103ce6:	687b      	ldr	r3, [r7, #4]
 8103ce8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103cea:	f003 0301 	and.w	r3, r3, #1
 8103cee:	2b00      	cmp	r3, #0
 8103cf0:	f000 8088 	beq.w	8103e04 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8103cf4:	687b      	ldr	r3, [r7, #4]
 8103cf6:	2204      	movs	r2, #4
 8103cf8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8103cfc:	687b      	ldr	r3, [r7, #4]
 8103cfe:	681b      	ldr	r3, [r3, #0]
 8103d00:	4a7a      	ldr	r2, [pc, #488]	@ (8103eec <HAL_DMA_IRQHandler+0xa08>)
 8103d02:	4293      	cmp	r3, r2
 8103d04:	d04a      	beq.n	8103d9c <HAL_DMA_IRQHandler+0x8b8>
 8103d06:	687b      	ldr	r3, [r7, #4]
 8103d08:	681b      	ldr	r3, [r3, #0]
 8103d0a:	4a79      	ldr	r2, [pc, #484]	@ (8103ef0 <HAL_DMA_IRQHandler+0xa0c>)
 8103d0c:	4293      	cmp	r3, r2
 8103d0e:	d045      	beq.n	8103d9c <HAL_DMA_IRQHandler+0x8b8>
 8103d10:	687b      	ldr	r3, [r7, #4]
 8103d12:	681b      	ldr	r3, [r3, #0]
 8103d14:	4a77      	ldr	r2, [pc, #476]	@ (8103ef4 <HAL_DMA_IRQHandler+0xa10>)
 8103d16:	4293      	cmp	r3, r2
 8103d18:	d040      	beq.n	8103d9c <HAL_DMA_IRQHandler+0x8b8>
 8103d1a:	687b      	ldr	r3, [r7, #4]
 8103d1c:	681b      	ldr	r3, [r3, #0]
 8103d1e:	4a76      	ldr	r2, [pc, #472]	@ (8103ef8 <HAL_DMA_IRQHandler+0xa14>)
 8103d20:	4293      	cmp	r3, r2
 8103d22:	d03b      	beq.n	8103d9c <HAL_DMA_IRQHandler+0x8b8>
 8103d24:	687b      	ldr	r3, [r7, #4]
 8103d26:	681b      	ldr	r3, [r3, #0]
 8103d28:	4a74      	ldr	r2, [pc, #464]	@ (8103efc <HAL_DMA_IRQHandler+0xa18>)
 8103d2a:	4293      	cmp	r3, r2
 8103d2c:	d036      	beq.n	8103d9c <HAL_DMA_IRQHandler+0x8b8>
 8103d2e:	687b      	ldr	r3, [r7, #4]
 8103d30:	681b      	ldr	r3, [r3, #0]
 8103d32:	4a73      	ldr	r2, [pc, #460]	@ (8103f00 <HAL_DMA_IRQHandler+0xa1c>)
 8103d34:	4293      	cmp	r3, r2
 8103d36:	d031      	beq.n	8103d9c <HAL_DMA_IRQHandler+0x8b8>
 8103d38:	687b      	ldr	r3, [r7, #4]
 8103d3a:	681b      	ldr	r3, [r3, #0]
 8103d3c:	4a71      	ldr	r2, [pc, #452]	@ (8103f04 <HAL_DMA_IRQHandler+0xa20>)
 8103d3e:	4293      	cmp	r3, r2
 8103d40:	d02c      	beq.n	8103d9c <HAL_DMA_IRQHandler+0x8b8>
 8103d42:	687b      	ldr	r3, [r7, #4]
 8103d44:	681b      	ldr	r3, [r3, #0]
 8103d46:	4a70      	ldr	r2, [pc, #448]	@ (8103f08 <HAL_DMA_IRQHandler+0xa24>)
 8103d48:	4293      	cmp	r3, r2
 8103d4a:	d027      	beq.n	8103d9c <HAL_DMA_IRQHandler+0x8b8>
 8103d4c:	687b      	ldr	r3, [r7, #4]
 8103d4e:	681b      	ldr	r3, [r3, #0]
 8103d50:	4a6e      	ldr	r2, [pc, #440]	@ (8103f0c <HAL_DMA_IRQHandler+0xa28>)
 8103d52:	4293      	cmp	r3, r2
 8103d54:	d022      	beq.n	8103d9c <HAL_DMA_IRQHandler+0x8b8>
 8103d56:	687b      	ldr	r3, [r7, #4]
 8103d58:	681b      	ldr	r3, [r3, #0]
 8103d5a:	4a6d      	ldr	r2, [pc, #436]	@ (8103f10 <HAL_DMA_IRQHandler+0xa2c>)
 8103d5c:	4293      	cmp	r3, r2
 8103d5e:	d01d      	beq.n	8103d9c <HAL_DMA_IRQHandler+0x8b8>
 8103d60:	687b      	ldr	r3, [r7, #4]
 8103d62:	681b      	ldr	r3, [r3, #0]
 8103d64:	4a6b      	ldr	r2, [pc, #428]	@ (8103f14 <HAL_DMA_IRQHandler+0xa30>)
 8103d66:	4293      	cmp	r3, r2
 8103d68:	d018      	beq.n	8103d9c <HAL_DMA_IRQHandler+0x8b8>
 8103d6a:	687b      	ldr	r3, [r7, #4]
 8103d6c:	681b      	ldr	r3, [r3, #0]
 8103d6e:	4a6a      	ldr	r2, [pc, #424]	@ (8103f18 <HAL_DMA_IRQHandler+0xa34>)
 8103d70:	4293      	cmp	r3, r2
 8103d72:	d013      	beq.n	8103d9c <HAL_DMA_IRQHandler+0x8b8>
 8103d74:	687b      	ldr	r3, [r7, #4]
 8103d76:	681b      	ldr	r3, [r3, #0]
 8103d78:	4a68      	ldr	r2, [pc, #416]	@ (8103f1c <HAL_DMA_IRQHandler+0xa38>)
 8103d7a:	4293      	cmp	r3, r2
 8103d7c:	d00e      	beq.n	8103d9c <HAL_DMA_IRQHandler+0x8b8>
 8103d7e:	687b      	ldr	r3, [r7, #4]
 8103d80:	681b      	ldr	r3, [r3, #0]
 8103d82:	4a67      	ldr	r2, [pc, #412]	@ (8103f20 <HAL_DMA_IRQHandler+0xa3c>)
 8103d84:	4293      	cmp	r3, r2
 8103d86:	d009      	beq.n	8103d9c <HAL_DMA_IRQHandler+0x8b8>
 8103d88:	687b      	ldr	r3, [r7, #4]
 8103d8a:	681b      	ldr	r3, [r3, #0]
 8103d8c:	4a65      	ldr	r2, [pc, #404]	@ (8103f24 <HAL_DMA_IRQHandler+0xa40>)
 8103d8e:	4293      	cmp	r3, r2
 8103d90:	d004      	beq.n	8103d9c <HAL_DMA_IRQHandler+0x8b8>
 8103d92:	687b      	ldr	r3, [r7, #4]
 8103d94:	681b      	ldr	r3, [r3, #0]
 8103d96:	4a64      	ldr	r2, [pc, #400]	@ (8103f28 <HAL_DMA_IRQHandler+0xa44>)
 8103d98:	4293      	cmp	r3, r2
 8103d9a:	d108      	bne.n	8103dae <HAL_DMA_IRQHandler+0x8ca>
 8103d9c:	687b      	ldr	r3, [r7, #4]
 8103d9e:	681b      	ldr	r3, [r3, #0]
 8103da0:	681a      	ldr	r2, [r3, #0]
 8103da2:	687b      	ldr	r3, [r7, #4]
 8103da4:	681b      	ldr	r3, [r3, #0]
 8103da6:	f022 0201 	bic.w	r2, r2, #1
 8103daa:	601a      	str	r2, [r3, #0]
 8103dac:	e007      	b.n	8103dbe <HAL_DMA_IRQHandler+0x8da>
 8103dae:	687b      	ldr	r3, [r7, #4]
 8103db0:	681b      	ldr	r3, [r3, #0]
 8103db2:	681a      	ldr	r2, [r3, #0]
 8103db4:	687b      	ldr	r3, [r7, #4]
 8103db6:	681b      	ldr	r3, [r3, #0]
 8103db8:	f022 0201 	bic.w	r2, r2, #1
 8103dbc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8103dbe:	68fb      	ldr	r3, [r7, #12]
 8103dc0:	3301      	adds	r3, #1
 8103dc2:	60fb      	str	r3, [r7, #12]
 8103dc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8103dc6:	429a      	cmp	r2, r3
 8103dc8:	d307      	bcc.n	8103dda <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8103dca:	687b      	ldr	r3, [r7, #4]
 8103dcc:	681b      	ldr	r3, [r3, #0]
 8103dce:	681b      	ldr	r3, [r3, #0]
 8103dd0:	f003 0301 	and.w	r3, r3, #1
 8103dd4:	2b00      	cmp	r3, #0
 8103dd6:	d1f2      	bne.n	8103dbe <HAL_DMA_IRQHandler+0x8da>
 8103dd8:	e000      	b.n	8103ddc <HAL_DMA_IRQHandler+0x8f8>
            break;
 8103dda:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8103ddc:	687b      	ldr	r3, [r7, #4]
 8103dde:	681b      	ldr	r3, [r3, #0]
 8103de0:	681b      	ldr	r3, [r3, #0]
 8103de2:	f003 0301 	and.w	r3, r3, #1
 8103de6:	2b00      	cmp	r3, #0
 8103de8:	d004      	beq.n	8103df4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8103dea:	687b      	ldr	r3, [r7, #4]
 8103dec:	2203      	movs	r2, #3
 8103dee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8103df2:	e003      	b.n	8103dfc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8103df4:	687b      	ldr	r3, [r7, #4]
 8103df6:	2201      	movs	r2, #1
 8103df8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8103dfc:	687b      	ldr	r3, [r7, #4]
 8103dfe:	2200      	movs	r2, #0
 8103e00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8103e04:	687b      	ldr	r3, [r7, #4]
 8103e06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103e08:	2b00      	cmp	r3, #0
 8103e0a:	f000 8272 	beq.w	81042f2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8103e0e:	687b      	ldr	r3, [r7, #4]
 8103e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103e12:	6878      	ldr	r0, [r7, #4]
 8103e14:	4798      	blx	r3
 8103e16:	e26c      	b.n	81042f2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8103e18:	687b      	ldr	r3, [r7, #4]
 8103e1a:	681b      	ldr	r3, [r3, #0]
 8103e1c:	4a43      	ldr	r2, [pc, #268]	@ (8103f2c <HAL_DMA_IRQHandler+0xa48>)
 8103e1e:	4293      	cmp	r3, r2
 8103e20:	d022      	beq.n	8103e68 <HAL_DMA_IRQHandler+0x984>
 8103e22:	687b      	ldr	r3, [r7, #4]
 8103e24:	681b      	ldr	r3, [r3, #0]
 8103e26:	4a42      	ldr	r2, [pc, #264]	@ (8103f30 <HAL_DMA_IRQHandler+0xa4c>)
 8103e28:	4293      	cmp	r3, r2
 8103e2a:	d01d      	beq.n	8103e68 <HAL_DMA_IRQHandler+0x984>
 8103e2c:	687b      	ldr	r3, [r7, #4]
 8103e2e:	681b      	ldr	r3, [r3, #0]
 8103e30:	4a40      	ldr	r2, [pc, #256]	@ (8103f34 <HAL_DMA_IRQHandler+0xa50>)
 8103e32:	4293      	cmp	r3, r2
 8103e34:	d018      	beq.n	8103e68 <HAL_DMA_IRQHandler+0x984>
 8103e36:	687b      	ldr	r3, [r7, #4]
 8103e38:	681b      	ldr	r3, [r3, #0]
 8103e3a:	4a3f      	ldr	r2, [pc, #252]	@ (8103f38 <HAL_DMA_IRQHandler+0xa54>)
 8103e3c:	4293      	cmp	r3, r2
 8103e3e:	d013      	beq.n	8103e68 <HAL_DMA_IRQHandler+0x984>
 8103e40:	687b      	ldr	r3, [r7, #4]
 8103e42:	681b      	ldr	r3, [r3, #0]
 8103e44:	4a3d      	ldr	r2, [pc, #244]	@ (8103f3c <HAL_DMA_IRQHandler+0xa58>)
 8103e46:	4293      	cmp	r3, r2
 8103e48:	d00e      	beq.n	8103e68 <HAL_DMA_IRQHandler+0x984>
 8103e4a:	687b      	ldr	r3, [r7, #4]
 8103e4c:	681b      	ldr	r3, [r3, #0]
 8103e4e:	4a3c      	ldr	r2, [pc, #240]	@ (8103f40 <HAL_DMA_IRQHandler+0xa5c>)
 8103e50:	4293      	cmp	r3, r2
 8103e52:	d009      	beq.n	8103e68 <HAL_DMA_IRQHandler+0x984>
 8103e54:	687b      	ldr	r3, [r7, #4]
 8103e56:	681b      	ldr	r3, [r3, #0]
 8103e58:	4a3a      	ldr	r2, [pc, #232]	@ (8103f44 <HAL_DMA_IRQHandler+0xa60>)
 8103e5a:	4293      	cmp	r3, r2
 8103e5c:	d004      	beq.n	8103e68 <HAL_DMA_IRQHandler+0x984>
 8103e5e:	687b      	ldr	r3, [r7, #4]
 8103e60:	681b      	ldr	r3, [r3, #0]
 8103e62:	4a39      	ldr	r2, [pc, #228]	@ (8103f48 <HAL_DMA_IRQHandler+0xa64>)
 8103e64:	4293      	cmp	r3, r2
 8103e66:	d101      	bne.n	8103e6c <HAL_DMA_IRQHandler+0x988>
 8103e68:	2301      	movs	r3, #1
 8103e6a:	e000      	b.n	8103e6e <HAL_DMA_IRQHandler+0x98a>
 8103e6c:	2300      	movs	r3, #0
 8103e6e:	2b00      	cmp	r3, #0
 8103e70:	f000 823f 	beq.w	81042f2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8103e74:	687b      	ldr	r3, [r7, #4]
 8103e76:	681b      	ldr	r3, [r3, #0]
 8103e78:	681b      	ldr	r3, [r3, #0]
 8103e7a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8103e7c:	687b      	ldr	r3, [r7, #4]
 8103e7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103e80:	f003 031f 	and.w	r3, r3, #31
 8103e84:	2204      	movs	r2, #4
 8103e86:	409a      	lsls	r2, r3
 8103e88:	697b      	ldr	r3, [r7, #20]
 8103e8a:	4013      	ands	r3, r2
 8103e8c:	2b00      	cmp	r3, #0
 8103e8e:	f000 80cd 	beq.w	810402c <HAL_DMA_IRQHandler+0xb48>
 8103e92:	693b      	ldr	r3, [r7, #16]
 8103e94:	f003 0304 	and.w	r3, r3, #4
 8103e98:	2b00      	cmp	r3, #0
 8103e9a:	f000 80c7 	beq.w	810402c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8103e9e:	687b      	ldr	r3, [r7, #4]
 8103ea0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103ea2:	f003 031f 	and.w	r3, r3, #31
 8103ea6:	2204      	movs	r2, #4
 8103ea8:	409a      	lsls	r2, r3
 8103eaa:	69fb      	ldr	r3, [r7, #28]
 8103eac:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103eae:	693b      	ldr	r3, [r7, #16]
 8103eb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8103eb4:	2b00      	cmp	r3, #0
 8103eb6:	d049      	beq.n	8103f4c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8103eb8:	693b      	ldr	r3, [r7, #16]
 8103eba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8103ebe:	2b00      	cmp	r3, #0
 8103ec0:	d109      	bne.n	8103ed6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8103ec2:	687b      	ldr	r3, [r7, #4]
 8103ec4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8103ec6:	2b00      	cmp	r3, #0
 8103ec8:	f000 8210 	beq.w	81042ec <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8103ecc:	687b      	ldr	r3, [r7, #4]
 8103ece:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8103ed0:	6878      	ldr	r0, [r7, #4]
 8103ed2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103ed4:	e20a      	b.n	81042ec <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8103ed6:	687b      	ldr	r3, [r7, #4]
 8103ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103eda:	2b00      	cmp	r3, #0
 8103edc:	f000 8206 	beq.w	81042ec <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8103ee0:	687b      	ldr	r3, [r7, #4]
 8103ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103ee4:	6878      	ldr	r0, [r7, #4]
 8103ee6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103ee8:	e200      	b.n	81042ec <HAL_DMA_IRQHandler+0xe08>
 8103eea:	bf00      	nop
 8103eec:	40020010 	.word	0x40020010
 8103ef0:	40020028 	.word	0x40020028
 8103ef4:	40020040 	.word	0x40020040
 8103ef8:	40020058 	.word	0x40020058
 8103efc:	40020070 	.word	0x40020070
 8103f00:	40020088 	.word	0x40020088
 8103f04:	400200a0 	.word	0x400200a0
 8103f08:	400200b8 	.word	0x400200b8
 8103f0c:	40020410 	.word	0x40020410
 8103f10:	40020428 	.word	0x40020428
 8103f14:	40020440 	.word	0x40020440
 8103f18:	40020458 	.word	0x40020458
 8103f1c:	40020470 	.word	0x40020470
 8103f20:	40020488 	.word	0x40020488
 8103f24:	400204a0 	.word	0x400204a0
 8103f28:	400204b8 	.word	0x400204b8
 8103f2c:	58025408 	.word	0x58025408
 8103f30:	5802541c 	.word	0x5802541c
 8103f34:	58025430 	.word	0x58025430
 8103f38:	58025444 	.word	0x58025444
 8103f3c:	58025458 	.word	0x58025458
 8103f40:	5802546c 	.word	0x5802546c
 8103f44:	58025480 	.word	0x58025480
 8103f48:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8103f4c:	693b      	ldr	r3, [r7, #16]
 8103f4e:	f003 0320 	and.w	r3, r3, #32
 8103f52:	2b00      	cmp	r3, #0
 8103f54:	d160      	bne.n	8104018 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8103f56:	687b      	ldr	r3, [r7, #4]
 8103f58:	681b      	ldr	r3, [r3, #0]
 8103f5a:	4a7f      	ldr	r2, [pc, #508]	@ (8104158 <HAL_DMA_IRQHandler+0xc74>)
 8103f5c:	4293      	cmp	r3, r2
 8103f5e:	d04a      	beq.n	8103ff6 <HAL_DMA_IRQHandler+0xb12>
 8103f60:	687b      	ldr	r3, [r7, #4]
 8103f62:	681b      	ldr	r3, [r3, #0]
 8103f64:	4a7d      	ldr	r2, [pc, #500]	@ (810415c <HAL_DMA_IRQHandler+0xc78>)
 8103f66:	4293      	cmp	r3, r2
 8103f68:	d045      	beq.n	8103ff6 <HAL_DMA_IRQHandler+0xb12>
 8103f6a:	687b      	ldr	r3, [r7, #4]
 8103f6c:	681b      	ldr	r3, [r3, #0]
 8103f6e:	4a7c      	ldr	r2, [pc, #496]	@ (8104160 <HAL_DMA_IRQHandler+0xc7c>)
 8103f70:	4293      	cmp	r3, r2
 8103f72:	d040      	beq.n	8103ff6 <HAL_DMA_IRQHandler+0xb12>
 8103f74:	687b      	ldr	r3, [r7, #4]
 8103f76:	681b      	ldr	r3, [r3, #0]
 8103f78:	4a7a      	ldr	r2, [pc, #488]	@ (8104164 <HAL_DMA_IRQHandler+0xc80>)
 8103f7a:	4293      	cmp	r3, r2
 8103f7c:	d03b      	beq.n	8103ff6 <HAL_DMA_IRQHandler+0xb12>
 8103f7e:	687b      	ldr	r3, [r7, #4]
 8103f80:	681b      	ldr	r3, [r3, #0]
 8103f82:	4a79      	ldr	r2, [pc, #484]	@ (8104168 <HAL_DMA_IRQHandler+0xc84>)
 8103f84:	4293      	cmp	r3, r2
 8103f86:	d036      	beq.n	8103ff6 <HAL_DMA_IRQHandler+0xb12>
 8103f88:	687b      	ldr	r3, [r7, #4]
 8103f8a:	681b      	ldr	r3, [r3, #0]
 8103f8c:	4a77      	ldr	r2, [pc, #476]	@ (810416c <HAL_DMA_IRQHandler+0xc88>)
 8103f8e:	4293      	cmp	r3, r2
 8103f90:	d031      	beq.n	8103ff6 <HAL_DMA_IRQHandler+0xb12>
 8103f92:	687b      	ldr	r3, [r7, #4]
 8103f94:	681b      	ldr	r3, [r3, #0]
 8103f96:	4a76      	ldr	r2, [pc, #472]	@ (8104170 <HAL_DMA_IRQHandler+0xc8c>)
 8103f98:	4293      	cmp	r3, r2
 8103f9a:	d02c      	beq.n	8103ff6 <HAL_DMA_IRQHandler+0xb12>
 8103f9c:	687b      	ldr	r3, [r7, #4]
 8103f9e:	681b      	ldr	r3, [r3, #0]
 8103fa0:	4a74      	ldr	r2, [pc, #464]	@ (8104174 <HAL_DMA_IRQHandler+0xc90>)
 8103fa2:	4293      	cmp	r3, r2
 8103fa4:	d027      	beq.n	8103ff6 <HAL_DMA_IRQHandler+0xb12>
 8103fa6:	687b      	ldr	r3, [r7, #4]
 8103fa8:	681b      	ldr	r3, [r3, #0]
 8103faa:	4a73      	ldr	r2, [pc, #460]	@ (8104178 <HAL_DMA_IRQHandler+0xc94>)
 8103fac:	4293      	cmp	r3, r2
 8103fae:	d022      	beq.n	8103ff6 <HAL_DMA_IRQHandler+0xb12>
 8103fb0:	687b      	ldr	r3, [r7, #4]
 8103fb2:	681b      	ldr	r3, [r3, #0]
 8103fb4:	4a71      	ldr	r2, [pc, #452]	@ (810417c <HAL_DMA_IRQHandler+0xc98>)
 8103fb6:	4293      	cmp	r3, r2
 8103fb8:	d01d      	beq.n	8103ff6 <HAL_DMA_IRQHandler+0xb12>
 8103fba:	687b      	ldr	r3, [r7, #4]
 8103fbc:	681b      	ldr	r3, [r3, #0]
 8103fbe:	4a70      	ldr	r2, [pc, #448]	@ (8104180 <HAL_DMA_IRQHandler+0xc9c>)
 8103fc0:	4293      	cmp	r3, r2
 8103fc2:	d018      	beq.n	8103ff6 <HAL_DMA_IRQHandler+0xb12>
 8103fc4:	687b      	ldr	r3, [r7, #4]
 8103fc6:	681b      	ldr	r3, [r3, #0]
 8103fc8:	4a6e      	ldr	r2, [pc, #440]	@ (8104184 <HAL_DMA_IRQHandler+0xca0>)
 8103fca:	4293      	cmp	r3, r2
 8103fcc:	d013      	beq.n	8103ff6 <HAL_DMA_IRQHandler+0xb12>
 8103fce:	687b      	ldr	r3, [r7, #4]
 8103fd0:	681b      	ldr	r3, [r3, #0]
 8103fd2:	4a6d      	ldr	r2, [pc, #436]	@ (8104188 <HAL_DMA_IRQHandler+0xca4>)
 8103fd4:	4293      	cmp	r3, r2
 8103fd6:	d00e      	beq.n	8103ff6 <HAL_DMA_IRQHandler+0xb12>
 8103fd8:	687b      	ldr	r3, [r7, #4]
 8103fda:	681b      	ldr	r3, [r3, #0]
 8103fdc:	4a6b      	ldr	r2, [pc, #428]	@ (810418c <HAL_DMA_IRQHandler+0xca8>)
 8103fde:	4293      	cmp	r3, r2
 8103fe0:	d009      	beq.n	8103ff6 <HAL_DMA_IRQHandler+0xb12>
 8103fe2:	687b      	ldr	r3, [r7, #4]
 8103fe4:	681b      	ldr	r3, [r3, #0]
 8103fe6:	4a6a      	ldr	r2, [pc, #424]	@ (8104190 <HAL_DMA_IRQHandler+0xcac>)
 8103fe8:	4293      	cmp	r3, r2
 8103fea:	d004      	beq.n	8103ff6 <HAL_DMA_IRQHandler+0xb12>
 8103fec:	687b      	ldr	r3, [r7, #4]
 8103fee:	681b      	ldr	r3, [r3, #0]
 8103ff0:	4a68      	ldr	r2, [pc, #416]	@ (8104194 <HAL_DMA_IRQHandler+0xcb0>)
 8103ff2:	4293      	cmp	r3, r2
 8103ff4:	d108      	bne.n	8104008 <HAL_DMA_IRQHandler+0xb24>
 8103ff6:	687b      	ldr	r3, [r7, #4]
 8103ff8:	681b      	ldr	r3, [r3, #0]
 8103ffa:	681a      	ldr	r2, [r3, #0]
 8103ffc:	687b      	ldr	r3, [r7, #4]
 8103ffe:	681b      	ldr	r3, [r3, #0]
 8104000:	f022 0208 	bic.w	r2, r2, #8
 8104004:	601a      	str	r2, [r3, #0]
 8104006:	e007      	b.n	8104018 <HAL_DMA_IRQHandler+0xb34>
 8104008:	687b      	ldr	r3, [r7, #4]
 810400a:	681b      	ldr	r3, [r3, #0]
 810400c:	681a      	ldr	r2, [r3, #0]
 810400e:	687b      	ldr	r3, [r7, #4]
 8104010:	681b      	ldr	r3, [r3, #0]
 8104012:	f022 0204 	bic.w	r2, r2, #4
 8104016:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8104018:	687b      	ldr	r3, [r7, #4]
 810401a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810401c:	2b00      	cmp	r3, #0
 810401e:	f000 8165 	beq.w	81042ec <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8104022:	687b      	ldr	r3, [r7, #4]
 8104024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104026:	6878      	ldr	r0, [r7, #4]
 8104028:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810402a:	e15f      	b.n	81042ec <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 810402c:	687b      	ldr	r3, [r7, #4]
 810402e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104030:	f003 031f 	and.w	r3, r3, #31
 8104034:	2202      	movs	r2, #2
 8104036:	409a      	lsls	r2, r3
 8104038:	697b      	ldr	r3, [r7, #20]
 810403a:	4013      	ands	r3, r2
 810403c:	2b00      	cmp	r3, #0
 810403e:	f000 80c5 	beq.w	81041cc <HAL_DMA_IRQHandler+0xce8>
 8104042:	693b      	ldr	r3, [r7, #16]
 8104044:	f003 0302 	and.w	r3, r3, #2
 8104048:	2b00      	cmp	r3, #0
 810404a:	f000 80bf 	beq.w	81041cc <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 810404e:	687b      	ldr	r3, [r7, #4]
 8104050:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104052:	f003 031f 	and.w	r3, r3, #31
 8104056:	2202      	movs	r2, #2
 8104058:	409a      	lsls	r2, r3
 810405a:	69fb      	ldr	r3, [r7, #28]
 810405c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810405e:	693b      	ldr	r3, [r7, #16]
 8104060:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8104064:	2b00      	cmp	r3, #0
 8104066:	d018      	beq.n	810409a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8104068:	693b      	ldr	r3, [r7, #16]
 810406a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 810406e:	2b00      	cmp	r3, #0
 8104070:	d109      	bne.n	8104086 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8104072:	687b      	ldr	r3, [r7, #4]
 8104074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8104076:	2b00      	cmp	r3, #0
 8104078:	f000 813a 	beq.w	81042f0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 810407c:	687b      	ldr	r3, [r7, #4]
 810407e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8104080:	6878      	ldr	r0, [r7, #4]
 8104082:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104084:	e134      	b.n	81042f0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8104086:	687b      	ldr	r3, [r7, #4]
 8104088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810408a:	2b00      	cmp	r3, #0
 810408c:	f000 8130 	beq.w	81042f0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8104090:	687b      	ldr	r3, [r7, #4]
 8104092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104094:	6878      	ldr	r0, [r7, #4]
 8104096:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104098:	e12a      	b.n	81042f0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 810409a:	693b      	ldr	r3, [r7, #16]
 810409c:	f003 0320 	and.w	r3, r3, #32
 81040a0:	2b00      	cmp	r3, #0
 81040a2:	f040 8089 	bne.w	81041b8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 81040a6:	687b      	ldr	r3, [r7, #4]
 81040a8:	681b      	ldr	r3, [r3, #0]
 81040aa:	4a2b      	ldr	r2, [pc, #172]	@ (8104158 <HAL_DMA_IRQHandler+0xc74>)
 81040ac:	4293      	cmp	r3, r2
 81040ae:	d04a      	beq.n	8104146 <HAL_DMA_IRQHandler+0xc62>
 81040b0:	687b      	ldr	r3, [r7, #4]
 81040b2:	681b      	ldr	r3, [r3, #0]
 81040b4:	4a29      	ldr	r2, [pc, #164]	@ (810415c <HAL_DMA_IRQHandler+0xc78>)
 81040b6:	4293      	cmp	r3, r2
 81040b8:	d045      	beq.n	8104146 <HAL_DMA_IRQHandler+0xc62>
 81040ba:	687b      	ldr	r3, [r7, #4]
 81040bc:	681b      	ldr	r3, [r3, #0]
 81040be:	4a28      	ldr	r2, [pc, #160]	@ (8104160 <HAL_DMA_IRQHandler+0xc7c>)
 81040c0:	4293      	cmp	r3, r2
 81040c2:	d040      	beq.n	8104146 <HAL_DMA_IRQHandler+0xc62>
 81040c4:	687b      	ldr	r3, [r7, #4]
 81040c6:	681b      	ldr	r3, [r3, #0]
 81040c8:	4a26      	ldr	r2, [pc, #152]	@ (8104164 <HAL_DMA_IRQHandler+0xc80>)
 81040ca:	4293      	cmp	r3, r2
 81040cc:	d03b      	beq.n	8104146 <HAL_DMA_IRQHandler+0xc62>
 81040ce:	687b      	ldr	r3, [r7, #4]
 81040d0:	681b      	ldr	r3, [r3, #0]
 81040d2:	4a25      	ldr	r2, [pc, #148]	@ (8104168 <HAL_DMA_IRQHandler+0xc84>)
 81040d4:	4293      	cmp	r3, r2
 81040d6:	d036      	beq.n	8104146 <HAL_DMA_IRQHandler+0xc62>
 81040d8:	687b      	ldr	r3, [r7, #4]
 81040da:	681b      	ldr	r3, [r3, #0]
 81040dc:	4a23      	ldr	r2, [pc, #140]	@ (810416c <HAL_DMA_IRQHandler+0xc88>)
 81040de:	4293      	cmp	r3, r2
 81040e0:	d031      	beq.n	8104146 <HAL_DMA_IRQHandler+0xc62>
 81040e2:	687b      	ldr	r3, [r7, #4]
 81040e4:	681b      	ldr	r3, [r3, #0]
 81040e6:	4a22      	ldr	r2, [pc, #136]	@ (8104170 <HAL_DMA_IRQHandler+0xc8c>)
 81040e8:	4293      	cmp	r3, r2
 81040ea:	d02c      	beq.n	8104146 <HAL_DMA_IRQHandler+0xc62>
 81040ec:	687b      	ldr	r3, [r7, #4]
 81040ee:	681b      	ldr	r3, [r3, #0]
 81040f0:	4a20      	ldr	r2, [pc, #128]	@ (8104174 <HAL_DMA_IRQHandler+0xc90>)
 81040f2:	4293      	cmp	r3, r2
 81040f4:	d027      	beq.n	8104146 <HAL_DMA_IRQHandler+0xc62>
 81040f6:	687b      	ldr	r3, [r7, #4]
 81040f8:	681b      	ldr	r3, [r3, #0]
 81040fa:	4a1f      	ldr	r2, [pc, #124]	@ (8104178 <HAL_DMA_IRQHandler+0xc94>)
 81040fc:	4293      	cmp	r3, r2
 81040fe:	d022      	beq.n	8104146 <HAL_DMA_IRQHandler+0xc62>
 8104100:	687b      	ldr	r3, [r7, #4]
 8104102:	681b      	ldr	r3, [r3, #0]
 8104104:	4a1d      	ldr	r2, [pc, #116]	@ (810417c <HAL_DMA_IRQHandler+0xc98>)
 8104106:	4293      	cmp	r3, r2
 8104108:	d01d      	beq.n	8104146 <HAL_DMA_IRQHandler+0xc62>
 810410a:	687b      	ldr	r3, [r7, #4]
 810410c:	681b      	ldr	r3, [r3, #0]
 810410e:	4a1c      	ldr	r2, [pc, #112]	@ (8104180 <HAL_DMA_IRQHandler+0xc9c>)
 8104110:	4293      	cmp	r3, r2
 8104112:	d018      	beq.n	8104146 <HAL_DMA_IRQHandler+0xc62>
 8104114:	687b      	ldr	r3, [r7, #4]
 8104116:	681b      	ldr	r3, [r3, #0]
 8104118:	4a1a      	ldr	r2, [pc, #104]	@ (8104184 <HAL_DMA_IRQHandler+0xca0>)
 810411a:	4293      	cmp	r3, r2
 810411c:	d013      	beq.n	8104146 <HAL_DMA_IRQHandler+0xc62>
 810411e:	687b      	ldr	r3, [r7, #4]
 8104120:	681b      	ldr	r3, [r3, #0]
 8104122:	4a19      	ldr	r2, [pc, #100]	@ (8104188 <HAL_DMA_IRQHandler+0xca4>)
 8104124:	4293      	cmp	r3, r2
 8104126:	d00e      	beq.n	8104146 <HAL_DMA_IRQHandler+0xc62>
 8104128:	687b      	ldr	r3, [r7, #4]
 810412a:	681b      	ldr	r3, [r3, #0]
 810412c:	4a17      	ldr	r2, [pc, #92]	@ (810418c <HAL_DMA_IRQHandler+0xca8>)
 810412e:	4293      	cmp	r3, r2
 8104130:	d009      	beq.n	8104146 <HAL_DMA_IRQHandler+0xc62>
 8104132:	687b      	ldr	r3, [r7, #4]
 8104134:	681b      	ldr	r3, [r3, #0]
 8104136:	4a16      	ldr	r2, [pc, #88]	@ (8104190 <HAL_DMA_IRQHandler+0xcac>)
 8104138:	4293      	cmp	r3, r2
 810413a:	d004      	beq.n	8104146 <HAL_DMA_IRQHandler+0xc62>
 810413c:	687b      	ldr	r3, [r7, #4]
 810413e:	681b      	ldr	r3, [r3, #0]
 8104140:	4a14      	ldr	r2, [pc, #80]	@ (8104194 <HAL_DMA_IRQHandler+0xcb0>)
 8104142:	4293      	cmp	r3, r2
 8104144:	d128      	bne.n	8104198 <HAL_DMA_IRQHandler+0xcb4>
 8104146:	687b      	ldr	r3, [r7, #4]
 8104148:	681b      	ldr	r3, [r3, #0]
 810414a:	681a      	ldr	r2, [r3, #0]
 810414c:	687b      	ldr	r3, [r7, #4]
 810414e:	681b      	ldr	r3, [r3, #0]
 8104150:	f022 0214 	bic.w	r2, r2, #20
 8104154:	601a      	str	r2, [r3, #0]
 8104156:	e027      	b.n	81041a8 <HAL_DMA_IRQHandler+0xcc4>
 8104158:	40020010 	.word	0x40020010
 810415c:	40020028 	.word	0x40020028
 8104160:	40020040 	.word	0x40020040
 8104164:	40020058 	.word	0x40020058
 8104168:	40020070 	.word	0x40020070
 810416c:	40020088 	.word	0x40020088
 8104170:	400200a0 	.word	0x400200a0
 8104174:	400200b8 	.word	0x400200b8
 8104178:	40020410 	.word	0x40020410
 810417c:	40020428 	.word	0x40020428
 8104180:	40020440 	.word	0x40020440
 8104184:	40020458 	.word	0x40020458
 8104188:	40020470 	.word	0x40020470
 810418c:	40020488 	.word	0x40020488
 8104190:	400204a0 	.word	0x400204a0
 8104194:	400204b8 	.word	0x400204b8
 8104198:	687b      	ldr	r3, [r7, #4]
 810419a:	681b      	ldr	r3, [r3, #0]
 810419c:	681a      	ldr	r2, [r3, #0]
 810419e:	687b      	ldr	r3, [r7, #4]
 81041a0:	681b      	ldr	r3, [r3, #0]
 81041a2:	f022 020a 	bic.w	r2, r2, #10
 81041a6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 81041a8:	687b      	ldr	r3, [r7, #4]
 81041aa:	2201      	movs	r2, #1
 81041ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 81041b0:	687b      	ldr	r3, [r7, #4]
 81041b2:	2200      	movs	r2, #0
 81041b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 81041b8:	687b      	ldr	r3, [r7, #4]
 81041ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81041bc:	2b00      	cmp	r3, #0
 81041be:	f000 8097 	beq.w	81042f0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 81041c2:	687b      	ldr	r3, [r7, #4]
 81041c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81041c6:	6878      	ldr	r0, [r7, #4]
 81041c8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81041ca:	e091      	b.n	81042f0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 81041cc:	687b      	ldr	r3, [r7, #4]
 81041ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81041d0:	f003 031f 	and.w	r3, r3, #31
 81041d4:	2208      	movs	r2, #8
 81041d6:	409a      	lsls	r2, r3
 81041d8:	697b      	ldr	r3, [r7, #20]
 81041da:	4013      	ands	r3, r2
 81041dc:	2b00      	cmp	r3, #0
 81041de:	f000 8088 	beq.w	81042f2 <HAL_DMA_IRQHandler+0xe0e>
 81041e2:	693b      	ldr	r3, [r7, #16]
 81041e4:	f003 0308 	and.w	r3, r3, #8
 81041e8:	2b00      	cmp	r3, #0
 81041ea:	f000 8082 	beq.w	81042f2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 81041ee:	687b      	ldr	r3, [r7, #4]
 81041f0:	681b      	ldr	r3, [r3, #0]
 81041f2:	4a41      	ldr	r2, [pc, #260]	@ (81042f8 <HAL_DMA_IRQHandler+0xe14>)
 81041f4:	4293      	cmp	r3, r2
 81041f6:	d04a      	beq.n	810428e <HAL_DMA_IRQHandler+0xdaa>
 81041f8:	687b      	ldr	r3, [r7, #4]
 81041fa:	681b      	ldr	r3, [r3, #0]
 81041fc:	4a3f      	ldr	r2, [pc, #252]	@ (81042fc <HAL_DMA_IRQHandler+0xe18>)
 81041fe:	4293      	cmp	r3, r2
 8104200:	d045      	beq.n	810428e <HAL_DMA_IRQHandler+0xdaa>
 8104202:	687b      	ldr	r3, [r7, #4]
 8104204:	681b      	ldr	r3, [r3, #0]
 8104206:	4a3e      	ldr	r2, [pc, #248]	@ (8104300 <HAL_DMA_IRQHandler+0xe1c>)
 8104208:	4293      	cmp	r3, r2
 810420a:	d040      	beq.n	810428e <HAL_DMA_IRQHandler+0xdaa>
 810420c:	687b      	ldr	r3, [r7, #4]
 810420e:	681b      	ldr	r3, [r3, #0]
 8104210:	4a3c      	ldr	r2, [pc, #240]	@ (8104304 <HAL_DMA_IRQHandler+0xe20>)
 8104212:	4293      	cmp	r3, r2
 8104214:	d03b      	beq.n	810428e <HAL_DMA_IRQHandler+0xdaa>
 8104216:	687b      	ldr	r3, [r7, #4]
 8104218:	681b      	ldr	r3, [r3, #0]
 810421a:	4a3b      	ldr	r2, [pc, #236]	@ (8104308 <HAL_DMA_IRQHandler+0xe24>)
 810421c:	4293      	cmp	r3, r2
 810421e:	d036      	beq.n	810428e <HAL_DMA_IRQHandler+0xdaa>
 8104220:	687b      	ldr	r3, [r7, #4]
 8104222:	681b      	ldr	r3, [r3, #0]
 8104224:	4a39      	ldr	r2, [pc, #228]	@ (810430c <HAL_DMA_IRQHandler+0xe28>)
 8104226:	4293      	cmp	r3, r2
 8104228:	d031      	beq.n	810428e <HAL_DMA_IRQHandler+0xdaa>
 810422a:	687b      	ldr	r3, [r7, #4]
 810422c:	681b      	ldr	r3, [r3, #0]
 810422e:	4a38      	ldr	r2, [pc, #224]	@ (8104310 <HAL_DMA_IRQHandler+0xe2c>)
 8104230:	4293      	cmp	r3, r2
 8104232:	d02c      	beq.n	810428e <HAL_DMA_IRQHandler+0xdaa>
 8104234:	687b      	ldr	r3, [r7, #4]
 8104236:	681b      	ldr	r3, [r3, #0]
 8104238:	4a36      	ldr	r2, [pc, #216]	@ (8104314 <HAL_DMA_IRQHandler+0xe30>)
 810423a:	4293      	cmp	r3, r2
 810423c:	d027      	beq.n	810428e <HAL_DMA_IRQHandler+0xdaa>
 810423e:	687b      	ldr	r3, [r7, #4]
 8104240:	681b      	ldr	r3, [r3, #0]
 8104242:	4a35      	ldr	r2, [pc, #212]	@ (8104318 <HAL_DMA_IRQHandler+0xe34>)
 8104244:	4293      	cmp	r3, r2
 8104246:	d022      	beq.n	810428e <HAL_DMA_IRQHandler+0xdaa>
 8104248:	687b      	ldr	r3, [r7, #4]
 810424a:	681b      	ldr	r3, [r3, #0]
 810424c:	4a33      	ldr	r2, [pc, #204]	@ (810431c <HAL_DMA_IRQHandler+0xe38>)
 810424e:	4293      	cmp	r3, r2
 8104250:	d01d      	beq.n	810428e <HAL_DMA_IRQHandler+0xdaa>
 8104252:	687b      	ldr	r3, [r7, #4]
 8104254:	681b      	ldr	r3, [r3, #0]
 8104256:	4a32      	ldr	r2, [pc, #200]	@ (8104320 <HAL_DMA_IRQHandler+0xe3c>)
 8104258:	4293      	cmp	r3, r2
 810425a:	d018      	beq.n	810428e <HAL_DMA_IRQHandler+0xdaa>
 810425c:	687b      	ldr	r3, [r7, #4]
 810425e:	681b      	ldr	r3, [r3, #0]
 8104260:	4a30      	ldr	r2, [pc, #192]	@ (8104324 <HAL_DMA_IRQHandler+0xe40>)
 8104262:	4293      	cmp	r3, r2
 8104264:	d013      	beq.n	810428e <HAL_DMA_IRQHandler+0xdaa>
 8104266:	687b      	ldr	r3, [r7, #4]
 8104268:	681b      	ldr	r3, [r3, #0]
 810426a:	4a2f      	ldr	r2, [pc, #188]	@ (8104328 <HAL_DMA_IRQHandler+0xe44>)
 810426c:	4293      	cmp	r3, r2
 810426e:	d00e      	beq.n	810428e <HAL_DMA_IRQHandler+0xdaa>
 8104270:	687b      	ldr	r3, [r7, #4]
 8104272:	681b      	ldr	r3, [r3, #0]
 8104274:	4a2d      	ldr	r2, [pc, #180]	@ (810432c <HAL_DMA_IRQHandler+0xe48>)
 8104276:	4293      	cmp	r3, r2
 8104278:	d009      	beq.n	810428e <HAL_DMA_IRQHandler+0xdaa>
 810427a:	687b      	ldr	r3, [r7, #4]
 810427c:	681b      	ldr	r3, [r3, #0]
 810427e:	4a2c      	ldr	r2, [pc, #176]	@ (8104330 <HAL_DMA_IRQHandler+0xe4c>)
 8104280:	4293      	cmp	r3, r2
 8104282:	d004      	beq.n	810428e <HAL_DMA_IRQHandler+0xdaa>
 8104284:	687b      	ldr	r3, [r7, #4]
 8104286:	681b      	ldr	r3, [r3, #0]
 8104288:	4a2a      	ldr	r2, [pc, #168]	@ (8104334 <HAL_DMA_IRQHandler+0xe50>)
 810428a:	4293      	cmp	r3, r2
 810428c:	d108      	bne.n	81042a0 <HAL_DMA_IRQHandler+0xdbc>
 810428e:	687b      	ldr	r3, [r7, #4]
 8104290:	681b      	ldr	r3, [r3, #0]
 8104292:	681a      	ldr	r2, [r3, #0]
 8104294:	687b      	ldr	r3, [r7, #4]
 8104296:	681b      	ldr	r3, [r3, #0]
 8104298:	f022 021c 	bic.w	r2, r2, #28
 810429c:	601a      	str	r2, [r3, #0]
 810429e:	e007      	b.n	81042b0 <HAL_DMA_IRQHandler+0xdcc>
 81042a0:	687b      	ldr	r3, [r7, #4]
 81042a2:	681b      	ldr	r3, [r3, #0]
 81042a4:	681a      	ldr	r2, [r3, #0]
 81042a6:	687b      	ldr	r3, [r7, #4]
 81042a8:	681b      	ldr	r3, [r3, #0]
 81042aa:	f022 020e 	bic.w	r2, r2, #14
 81042ae:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 81042b0:	687b      	ldr	r3, [r7, #4]
 81042b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81042b4:	f003 031f 	and.w	r3, r3, #31
 81042b8:	2201      	movs	r2, #1
 81042ba:	409a      	lsls	r2, r3
 81042bc:	69fb      	ldr	r3, [r7, #28]
 81042be:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 81042c0:	687b      	ldr	r3, [r7, #4]
 81042c2:	2201      	movs	r2, #1
 81042c4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 81042c6:	687b      	ldr	r3, [r7, #4]
 81042c8:	2201      	movs	r2, #1
 81042ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 81042ce:	687b      	ldr	r3, [r7, #4]
 81042d0:	2200      	movs	r2, #0
 81042d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 81042d6:	687b      	ldr	r3, [r7, #4]
 81042d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81042da:	2b00      	cmp	r3, #0
 81042dc:	d009      	beq.n	81042f2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 81042de:	687b      	ldr	r3, [r7, #4]
 81042e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81042e2:	6878      	ldr	r0, [r7, #4]
 81042e4:	4798      	blx	r3
 81042e6:	e004      	b.n	81042f2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 81042e8:	bf00      	nop
 81042ea:	e002      	b.n	81042f2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81042ec:	bf00      	nop
 81042ee:	e000      	b.n	81042f2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81042f0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 81042f2:	3728      	adds	r7, #40	@ 0x28
 81042f4:	46bd      	mov	sp, r7
 81042f6:	bd80      	pop	{r7, pc}
 81042f8:	40020010 	.word	0x40020010
 81042fc:	40020028 	.word	0x40020028
 8104300:	40020040 	.word	0x40020040
 8104304:	40020058 	.word	0x40020058
 8104308:	40020070 	.word	0x40020070
 810430c:	40020088 	.word	0x40020088
 8104310:	400200a0 	.word	0x400200a0
 8104314:	400200b8 	.word	0x400200b8
 8104318:	40020410 	.word	0x40020410
 810431c:	40020428 	.word	0x40020428
 8104320:	40020440 	.word	0x40020440
 8104324:	40020458 	.word	0x40020458
 8104328:	40020470 	.word	0x40020470
 810432c:	40020488 	.word	0x40020488
 8104330:	400204a0 	.word	0x400204a0
 8104334:	400204b8 	.word	0x400204b8

08104338 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8104338:	b480      	push	{r7}
 810433a:	b087      	sub	sp, #28
 810433c:	af00      	add	r7, sp, #0
 810433e:	60f8      	str	r0, [r7, #12]
 8104340:	60b9      	str	r1, [r7, #8]
 8104342:	607a      	str	r2, [r7, #4]
 8104344:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8104346:	68fb      	ldr	r3, [r7, #12]
 8104348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810434a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 810434c:	68fb      	ldr	r3, [r7, #12]
 810434e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104350:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8104352:	68fb      	ldr	r3, [r7, #12]
 8104354:	681b      	ldr	r3, [r3, #0]
 8104356:	4a7f      	ldr	r2, [pc, #508]	@ (8104554 <DMA_SetConfig+0x21c>)
 8104358:	4293      	cmp	r3, r2
 810435a:	d072      	beq.n	8104442 <DMA_SetConfig+0x10a>
 810435c:	68fb      	ldr	r3, [r7, #12]
 810435e:	681b      	ldr	r3, [r3, #0]
 8104360:	4a7d      	ldr	r2, [pc, #500]	@ (8104558 <DMA_SetConfig+0x220>)
 8104362:	4293      	cmp	r3, r2
 8104364:	d06d      	beq.n	8104442 <DMA_SetConfig+0x10a>
 8104366:	68fb      	ldr	r3, [r7, #12]
 8104368:	681b      	ldr	r3, [r3, #0]
 810436a:	4a7c      	ldr	r2, [pc, #496]	@ (810455c <DMA_SetConfig+0x224>)
 810436c:	4293      	cmp	r3, r2
 810436e:	d068      	beq.n	8104442 <DMA_SetConfig+0x10a>
 8104370:	68fb      	ldr	r3, [r7, #12]
 8104372:	681b      	ldr	r3, [r3, #0]
 8104374:	4a7a      	ldr	r2, [pc, #488]	@ (8104560 <DMA_SetConfig+0x228>)
 8104376:	4293      	cmp	r3, r2
 8104378:	d063      	beq.n	8104442 <DMA_SetConfig+0x10a>
 810437a:	68fb      	ldr	r3, [r7, #12]
 810437c:	681b      	ldr	r3, [r3, #0]
 810437e:	4a79      	ldr	r2, [pc, #484]	@ (8104564 <DMA_SetConfig+0x22c>)
 8104380:	4293      	cmp	r3, r2
 8104382:	d05e      	beq.n	8104442 <DMA_SetConfig+0x10a>
 8104384:	68fb      	ldr	r3, [r7, #12]
 8104386:	681b      	ldr	r3, [r3, #0]
 8104388:	4a77      	ldr	r2, [pc, #476]	@ (8104568 <DMA_SetConfig+0x230>)
 810438a:	4293      	cmp	r3, r2
 810438c:	d059      	beq.n	8104442 <DMA_SetConfig+0x10a>
 810438e:	68fb      	ldr	r3, [r7, #12]
 8104390:	681b      	ldr	r3, [r3, #0]
 8104392:	4a76      	ldr	r2, [pc, #472]	@ (810456c <DMA_SetConfig+0x234>)
 8104394:	4293      	cmp	r3, r2
 8104396:	d054      	beq.n	8104442 <DMA_SetConfig+0x10a>
 8104398:	68fb      	ldr	r3, [r7, #12]
 810439a:	681b      	ldr	r3, [r3, #0]
 810439c:	4a74      	ldr	r2, [pc, #464]	@ (8104570 <DMA_SetConfig+0x238>)
 810439e:	4293      	cmp	r3, r2
 81043a0:	d04f      	beq.n	8104442 <DMA_SetConfig+0x10a>
 81043a2:	68fb      	ldr	r3, [r7, #12]
 81043a4:	681b      	ldr	r3, [r3, #0]
 81043a6:	4a73      	ldr	r2, [pc, #460]	@ (8104574 <DMA_SetConfig+0x23c>)
 81043a8:	4293      	cmp	r3, r2
 81043aa:	d04a      	beq.n	8104442 <DMA_SetConfig+0x10a>
 81043ac:	68fb      	ldr	r3, [r7, #12]
 81043ae:	681b      	ldr	r3, [r3, #0]
 81043b0:	4a71      	ldr	r2, [pc, #452]	@ (8104578 <DMA_SetConfig+0x240>)
 81043b2:	4293      	cmp	r3, r2
 81043b4:	d045      	beq.n	8104442 <DMA_SetConfig+0x10a>
 81043b6:	68fb      	ldr	r3, [r7, #12]
 81043b8:	681b      	ldr	r3, [r3, #0]
 81043ba:	4a70      	ldr	r2, [pc, #448]	@ (810457c <DMA_SetConfig+0x244>)
 81043bc:	4293      	cmp	r3, r2
 81043be:	d040      	beq.n	8104442 <DMA_SetConfig+0x10a>
 81043c0:	68fb      	ldr	r3, [r7, #12]
 81043c2:	681b      	ldr	r3, [r3, #0]
 81043c4:	4a6e      	ldr	r2, [pc, #440]	@ (8104580 <DMA_SetConfig+0x248>)
 81043c6:	4293      	cmp	r3, r2
 81043c8:	d03b      	beq.n	8104442 <DMA_SetConfig+0x10a>
 81043ca:	68fb      	ldr	r3, [r7, #12]
 81043cc:	681b      	ldr	r3, [r3, #0]
 81043ce:	4a6d      	ldr	r2, [pc, #436]	@ (8104584 <DMA_SetConfig+0x24c>)
 81043d0:	4293      	cmp	r3, r2
 81043d2:	d036      	beq.n	8104442 <DMA_SetConfig+0x10a>
 81043d4:	68fb      	ldr	r3, [r7, #12]
 81043d6:	681b      	ldr	r3, [r3, #0]
 81043d8:	4a6b      	ldr	r2, [pc, #428]	@ (8104588 <DMA_SetConfig+0x250>)
 81043da:	4293      	cmp	r3, r2
 81043dc:	d031      	beq.n	8104442 <DMA_SetConfig+0x10a>
 81043de:	68fb      	ldr	r3, [r7, #12]
 81043e0:	681b      	ldr	r3, [r3, #0]
 81043e2:	4a6a      	ldr	r2, [pc, #424]	@ (810458c <DMA_SetConfig+0x254>)
 81043e4:	4293      	cmp	r3, r2
 81043e6:	d02c      	beq.n	8104442 <DMA_SetConfig+0x10a>
 81043e8:	68fb      	ldr	r3, [r7, #12]
 81043ea:	681b      	ldr	r3, [r3, #0]
 81043ec:	4a68      	ldr	r2, [pc, #416]	@ (8104590 <DMA_SetConfig+0x258>)
 81043ee:	4293      	cmp	r3, r2
 81043f0:	d027      	beq.n	8104442 <DMA_SetConfig+0x10a>
 81043f2:	68fb      	ldr	r3, [r7, #12]
 81043f4:	681b      	ldr	r3, [r3, #0]
 81043f6:	4a67      	ldr	r2, [pc, #412]	@ (8104594 <DMA_SetConfig+0x25c>)
 81043f8:	4293      	cmp	r3, r2
 81043fa:	d022      	beq.n	8104442 <DMA_SetConfig+0x10a>
 81043fc:	68fb      	ldr	r3, [r7, #12]
 81043fe:	681b      	ldr	r3, [r3, #0]
 8104400:	4a65      	ldr	r2, [pc, #404]	@ (8104598 <DMA_SetConfig+0x260>)
 8104402:	4293      	cmp	r3, r2
 8104404:	d01d      	beq.n	8104442 <DMA_SetConfig+0x10a>
 8104406:	68fb      	ldr	r3, [r7, #12]
 8104408:	681b      	ldr	r3, [r3, #0]
 810440a:	4a64      	ldr	r2, [pc, #400]	@ (810459c <DMA_SetConfig+0x264>)
 810440c:	4293      	cmp	r3, r2
 810440e:	d018      	beq.n	8104442 <DMA_SetConfig+0x10a>
 8104410:	68fb      	ldr	r3, [r7, #12]
 8104412:	681b      	ldr	r3, [r3, #0]
 8104414:	4a62      	ldr	r2, [pc, #392]	@ (81045a0 <DMA_SetConfig+0x268>)
 8104416:	4293      	cmp	r3, r2
 8104418:	d013      	beq.n	8104442 <DMA_SetConfig+0x10a>
 810441a:	68fb      	ldr	r3, [r7, #12]
 810441c:	681b      	ldr	r3, [r3, #0]
 810441e:	4a61      	ldr	r2, [pc, #388]	@ (81045a4 <DMA_SetConfig+0x26c>)
 8104420:	4293      	cmp	r3, r2
 8104422:	d00e      	beq.n	8104442 <DMA_SetConfig+0x10a>
 8104424:	68fb      	ldr	r3, [r7, #12]
 8104426:	681b      	ldr	r3, [r3, #0]
 8104428:	4a5f      	ldr	r2, [pc, #380]	@ (81045a8 <DMA_SetConfig+0x270>)
 810442a:	4293      	cmp	r3, r2
 810442c:	d009      	beq.n	8104442 <DMA_SetConfig+0x10a>
 810442e:	68fb      	ldr	r3, [r7, #12]
 8104430:	681b      	ldr	r3, [r3, #0]
 8104432:	4a5e      	ldr	r2, [pc, #376]	@ (81045ac <DMA_SetConfig+0x274>)
 8104434:	4293      	cmp	r3, r2
 8104436:	d004      	beq.n	8104442 <DMA_SetConfig+0x10a>
 8104438:	68fb      	ldr	r3, [r7, #12]
 810443a:	681b      	ldr	r3, [r3, #0]
 810443c:	4a5c      	ldr	r2, [pc, #368]	@ (81045b0 <DMA_SetConfig+0x278>)
 810443e:	4293      	cmp	r3, r2
 8104440:	d101      	bne.n	8104446 <DMA_SetConfig+0x10e>
 8104442:	2301      	movs	r3, #1
 8104444:	e000      	b.n	8104448 <DMA_SetConfig+0x110>
 8104446:	2300      	movs	r3, #0
 8104448:	2b00      	cmp	r3, #0
 810444a:	d00d      	beq.n	8104468 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 810444c:	68fb      	ldr	r3, [r7, #12]
 810444e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104450:	68fa      	ldr	r2, [r7, #12]
 8104452:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8104454:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8104456:	68fb      	ldr	r3, [r7, #12]
 8104458:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 810445a:	2b00      	cmp	r3, #0
 810445c:	d004      	beq.n	8104468 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 810445e:	68fb      	ldr	r3, [r7, #12]
 8104460:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8104462:	68fa      	ldr	r2, [r7, #12]
 8104464:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8104466:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8104468:	68fb      	ldr	r3, [r7, #12]
 810446a:	681b      	ldr	r3, [r3, #0]
 810446c:	4a39      	ldr	r2, [pc, #228]	@ (8104554 <DMA_SetConfig+0x21c>)
 810446e:	4293      	cmp	r3, r2
 8104470:	d04a      	beq.n	8104508 <DMA_SetConfig+0x1d0>
 8104472:	68fb      	ldr	r3, [r7, #12]
 8104474:	681b      	ldr	r3, [r3, #0]
 8104476:	4a38      	ldr	r2, [pc, #224]	@ (8104558 <DMA_SetConfig+0x220>)
 8104478:	4293      	cmp	r3, r2
 810447a:	d045      	beq.n	8104508 <DMA_SetConfig+0x1d0>
 810447c:	68fb      	ldr	r3, [r7, #12]
 810447e:	681b      	ldr	r3, [r3, #0]
 8104480:	4a36      	ldr	r2, [pc, #216]	@ (810455c <DMA_SetConfig+0x224>)
 8104482:	4293      	cmp	r3, r2
 8104484:	d040      	beq.n	8104508 <DMA_SetConfig+0x1d0>
 8104486:	68fb      	ldr	r3, [r7, #12]
 8104488:	681b      	ldr	r3, [r3, #0]
 810448a:	4a35      	ldr	r2, [pc, #212]	@ (8104560 <DMA_SetConfig+0x228>)
 810448c:	4293      	cmp	r3, r2
 810448e:	d03b      	beq.n	8104508 <DMA_SetConfig+0x1d0>
 8104490:	68fb      	ldr	r3, [r7, #12]
 8104492:	681b      	ldr	r3, [r3, #0]
 8104494:	4a33      	ldr	r2, [pc, #204]	@ (8104564 <DMA_SetConfig+0x22c>)
 8104496:	4293      	cmp	r3, r2
 8104498:	d036      	beq.n	8104508 <DMA_SetConfig+0x1d0>
 810449a:	68fb      	ldr	r3, [r7, #12]
 810449c:	681b      	ldr	r3, [r3, #0]
 810449e:	4a32      	ldr	r2, [pc, #200]	@ (8104568 <DMA_SetConfig+0x230>)
 81044a0:	4293      	cmp	r3, r2
 81044a2:	d031      	beq.n	8104508 <DMA_SetConfig+0x1d0>
 81044a4:	68fb      	ldr	r3, [r7, #12]
 81044a6:	681b      	ldr	r3, [r3, #0]
 81044a8:	4a30      	ldr	r2, [pc, #192]	@ (810456c <DMA_SetConfig+0x234>)
 81044aa:	4293      	cmp	r3, r2
 81044ac:	d02c      	beq.n	8104508 <DMA_SetConfig+0x1d0>
 81044ae:	68fb      	ldr	r3, [r7, #12]
 81044b0:	681b      	ldr	r3, [r3, #0]
 81044b2:	4a2f      	ldr	r2, [pc, #188]	@ (8104570 <DMA_SetConfig+0x238>)
 81044b4:	4293      	cmp	r3, r2
 81044b6:	d027      	beq.n	8104508 <DMA_SetConfig+0x1d0>
 81044b8:	68fb      	ldr	r3, [r7, #12]
 81044ba:	681b      	ldr	r3, [r3, #0]
 81044bc:	4a2d      	ldr	r2, [pc, #180]	@ (8104574 <DMA_SetConfig+0x23c>)
 81044be:	4293      	cmp	r3, r2
 81044c0:	d022      	beq.n	8104508 <DMA_SetConfig+0x1d0>
 81044c2:	68fb      	ldr	r3, [r7, #12]
 81044c4:	681b      	ldr	r3, [r3, #0]
 81044c6:	4a2c      	ldr	r2, [pc, #176]	@ (8104578 <DMA_SetConfig+0x240>)
 81044c8:	4293      	cmp	r3, r2
 81044ca:	d01d      	beq.n	8104508 <DMA_SetConfig+0x1d0>
 81044cc:	68fb      	ldr	r3, [r7, #12]
 81044ce:	681b      	ldr	r3, [r3, #0]
 81044d0:	4a2a      	ldr	r2, [pc, #168]	@ (810457c <DMA_SetConfig+0x244>)
 81044d2:	4293      	cmp	r3, r2
 81044d4:	d018      	beq.n	8104508 <DMA_SetConfig+0x1d0>
 81044d6:	68fb      	ldr	r3, [r7, #12]
 81044d8:	681b      	ldr	r3, [r3, #0]
 81044da:	4a29      	ldr	r2, [pc, #164]	@ (8104580 <DMA_SetConfig+0x248>)
 81044dc:	4293      	cmp	r3, r2
 81044de:	d013      	beq.n	8104508 <DMA_SetConfig+0x1d0>
 81044e0:	68fb      	ldr	r3, [r7, #12]
 81044e2:	681b      	ldr	r3, [r3, #0]
 81044e4:	4a27      	ldr	r2, [pc, #156]	@ (8104584 <DMA_SetConfig+0x24c>)
 81044e6:	4293      	cmp	r3, r2
 81044e8:	d00e      	beq.n	8104508 <DMA_SetConfig+0x1d0>
 81044ea:	68fb      	ldr	r3, [r7, #12]
 81044ec:	681b      	ldr	r3, [r3, #0]
 81044ee:	4a26      	ldr	r2, [pc, #152]	@ (8104588 <DMA_SetConfig+0x250>)
 81044f0:	4293      	cmp	r3, r2
 81044f2:	d009      	beq.n	8104508 <DMA_SetConfig+0x1d0>
 81044f4:	68fb      	ldr	r3, [r7, #12]
 81044f6:	681b      	ldr	r3, [r3, #0]
 81044f8:	4a24      	ldr	r2, [pc, #144]	@ (810458c <DMA_SetConfig+0x254>)
 81044fa:	4293      	cmp	r3, r2
 81044fc:	d004      	beq.n	8104508 <DMA_SetConfig+0x1d0>
 81044fe:	68fb      	ldr	r3, [r7, #12]
 8104500:	681b      	ldr	r3, [r3, #0]
 8104502:	4a23      	ldr	r2, [pc, #140]	@ (8104590 <DMA_SetConfig+0x258>)
 8104504:	4293      	cmp	r3, r2
 8104506:	d101      	bne.n	810450c <DMA_SetConfig+0x1d4>
 8104508:	2301      	movs	r3, #1
 810450a:	e000      	b.n	810450e <DMA_SetConfig+0x1d6>
 810450c:	2300      	movs	r3, #0
 810450e:	2b00      	cmp	r3, #0
 8104510:	d059      	beq.n	81045c6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8104512:	68fb      	ldr	r3, [r7, #12]
 8104514:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104516:	f003 031f 	and.w	r3, r3, #31
 810451a:	223f      	movs	r2, #63	@ 0x3f
 810451c:	409a      	lsls	r2, r3
 810451e:	697b      	ldr	r3, [r7, #20]
 8104520:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8104522:	68fb      	ldr	r3, [r7, #12]
 8104524:	681b      	ldr	r3, [r3, #0]
 8104526:	681a      	ldr	r2, [r3, #0]
 8104528:	68fb      	ldr	r3, [r7, #12]
 810452a:	681b      	ldr	r3, [r3, #0]
 810452c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8104530:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8104532:	68fb      	ldr	r3, [r7, #12]
 8104534:	681b      	ldr	r3, [r3, #0]
 8104536:	683a      	ldr	r2, [r7, #0]
 8104538:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 810453a:	68fb      	ldr	r3, [r7, #12]
 810453c:	689b      	ldr	r3, [r3, #8]
 810453e:	2b40      	cmp	r3, #64	@ 0x40
 8104540:	d138      	bne.n	81045b4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8104542:	68fb      	ldr	r3, [r7, #12]
 8104544:	681b      	ldr	r3, [r3, #0]
 8104546:	687a      	ldr	r2, [r7, #4]
 8104548:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 810454a:	68fb      	ldr	r3, [r7, #12]
 810454c:	681b      	ldr	r3, [r3, #0]
 810454e:	68ba      	ldr	r2, [r7, #8]
 8104550:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8104552:	e086      	b.n	8104662 <DMA_SetConfig+0x32a>
 8104554:	40020010 	.word	0x40020010
 8104558:	40020028 	.word	0x40020028
 810455c:	40020040 	.word	0x40020040
 8104560:	40020058 	.word	0x40020058
 8104564:	40020070 	.word	0x40020070
 8104568:	40020088 	.word	0x40020088
 810456c:	400200a0 	.word	0x400200a0
 8104570:	400200b8 	.word	0x400200b8
 8104574:	40020410 	.word	0x40020410
 8104578:	40020428 	.word	0x40020428
 810457c:	40020440 	.word	0x40020440
 8104580:	40020458 	.word	0x40020458
 8104584:	40020470 	.word	0x40020470
 8104588:	40020488 	.word	0x40020488
 810458c:	400204a0 	.word	0x400204a0
 8104590:	400204b8 	.word	0x400204b8
 8104594:	58025408 	.word	0x58025408
 8104598:	5802541c 	.word	0x5802541c
 810459c:	58025430 	.word	0x58025430
 81045a0:	58025444 	.word	0x58025444
 81045a4:	58025458 	.word	0x58025458
 81045a8:	5802546c 	.word	0x5802546c
 81045ac:	58025480 	.word	0x58025480
 81045b0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 81045b4:	68fb      	ldr	r3, [r7, #12]
 81045b6:	681b      	ldr	r3, [r3, #0]
 81045b8:	68ba      	ldr	r2, [r7, #8]
 81045ba:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 81045bc:	68fb      	ldr	r3, [r7, #12]
 81045be:	681b      	ldr	r3, [r3, #0]
 81045c0:	687a      	ldr	r2, [r7, #4]
 81045c2:	60da      	str	r2, [r3, #12]
}
 81045c4:	e04d      	b.n	8104662 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 81045c6:	68fb      	ldr	r3, [r7, #12]
 81045c8:	681b      	ldr	r3, [r3, #0]
 81045ca:	4a29      	ldr	r2, [pc, #164]	@ (8104670 <DMA_SetConfig+0x338>)
 81045cc:	4293      	cmp	r3, r2
 81045ce:	d022      	beq.n	8104616 <DMA_SetConfig+0x2de>
 81045d0:	68fb      	ldr	r3, [r7, #12]
 81045d2:	681b      	ldr	r3, [r3, #0]
 81045d4:	4a27      	ldr	r2, [pc, #156]	@ (8104674 <DMA_SetConfig+0x33c>)
 81045d6:	4293      	cmp	r3, r2
 81045d8:	d01d      	beq.n	8104616 <DMA_SetConfig+0x2de>
 81045da:	68fb      	ldr	r3, [r7, #12]
 81045dc:	681b      	ldr	r3, [r3, #0]
 81045de:	4a26      	ldr	r2, [pc, #152]	@ (8104678 <DMA_SetConfig+0x340>)
 81045e0:	4293      	cmp	r3, r2
 81045e2:	d018      	beq.n	8104616 <DMA_SetConfig+0x2de>
 81045e4:	68fb      	ldr	r3, [r7, #12]
 81045e6:	681b      	ldr	r3, [r3, #0]
 81045e8:	4a24      	ldr	r2, [pc, #144]	@ (810467c <DMA_SetConfig+0x344>)
 81045ea:	4293      	cmp	r3, r2
 81045ec:	d013      	beq.n	8104616 <DMA_SetConfig+0x2de>
 81045ee:	68fb      	ldr	r3, [r7, #12]
 81045f0:	681b      	ldr	r3, [r3, #0]
 81045f2:	4a23      	ldr	r2, [pc, #140]	@ (8104680 <DMA_SetConfig+0x348>)
 81045f4:	4293      	cmp	r3, r2
 81045f6:	d00e      	beq.n	8104616 <DMA_SetConfig+0x2de>
 81045f8:	68fb      	ldr	r3, [r7, #12]
 81045fa:	681b      	ldr	r3, [r3, #0]
 81045fc:	4a21      	ldr	r2, [pc, #132]	@ (8104684 <DMA_SetConfig+0x34c>)
 81045fe:	4293      	cmp	r3, r2
 8104600:	d009      	beq.n	8104616 <DMA_SetConfig+0x2de>
 8104602:	68fb      	ldr	r3, [r7, #12]
 8104604:	681b      	ldr	r3, [r3, #0]
 8104606:	4a20      	ldr	r2, [pc, #128]	@ (8104688 <DMA_SetConfig+0x350>)
 8104608:	4293      	cmp	r3, r2
 810460a:	d004      	beq.n	8104616 <DMA_SetConfig+0x2de>
 810460c:	68fb      	ldr	r3, [r7, #12]
 810460e:	681b      	ldr	r3, [r3, #0]
 8104610:	4a1e      	ldr	r2, [pc, #120]	@ (810468c <DMA_SetConfig+0x354>)
 8104612:	4293      	cmp	r3, r2
 8104614:	d101      	bne.n	810461a <DMA_SetConfig+0x2e2>
 8104616:	2301      	movs	r3, #1
 8104618:	e000      	b.n	810461c <DMA_SetConfig+0x2e4>
 810461a:	2300      	movs	r3, #0
 810461c:	2b00      	cmp	r3, #0
 810461e:	d020      	beq.n	8104662 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8104620:	68fb      	ldr	r3, [r7, #12]
 8104622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104624:	f003 031f 	and.w	r3, r3, #31
 8104628:	2201      	movs	r2, #1
 810462a:	409a      	lsls	r2, r3
 810462c:	693b      	ldr	r3, [r7, #16]
 810462e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8104630:	68fb      	ldr	r3, [r7, #12]
 8104632:	681b      	ldr	r3, [r3, #0]
 8104634:	683a      	ldr	r2, [r7, #0]
 8104636:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8104638:	68fb      	ldr	r3, [r7, #12]
 810463a:	689b      	ldr	r3, [r3, #8]
 810463c:	2b40      	cmp	r3, #64	@ 0x40
 810463e:	d108      	bne.n	8104652 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8104640:	68fb      	ldr	r3, [r7, #12]
 8104642:	681b      	ldr	r3, [r3, #0]
 8104644:	687a      	ldr	r2, [r7, #4]
 8104646:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8104648:	68fb      	ldr	r3, [r7, #12]
 810464a:	681b      	ldr	r3, [r3, #0]
 810464c:	68ba      	ldr	r2, [r7, #8]
 810464e:	60da      	str	r2, [r3, #12]
}
 8104650:	e007      	b.n	8104662 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8104652:	68fb      	ldr	r3, [r7, #12]
 8104654:	681b      	ldr	r3, [r3, #0]
 8104656:	68ba      	ldr	r2, [r7, #8]
 8104658:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 810465a:	68fb      	ldr	r3, [r7, #12]
 810465c:	681b      	ldr	r3, [r3, #0]
 810465e:	687a      	ldr	r2, [r7, #4]
 8104660:	60da      	str	r2, [r3, #12]
}
 8104662:	bf00      	nop
 8104664:	371c      	adds	r7, #28
 8104666:	46bd      	mov	sp, r7
 8104668:	f85d 7b04 	ldr.w	r7, [sp], #4
 810466c:	4770      	bx	lr
 810466e:	bf00      	nop
 8104670:	58025408 	.word	0x58025408
 8104674:	5802541c 	.word	0x5802541c
 8104678:	58025430 	.word	0x58025430
 810467c:	58025444 	.word	0x58025444
 8104680:	58025458 	.word	0x58025458
 8104684:	5802546c 	.word	0x5802546c
 8104688:	58025480 	.word	0x58025480
 810468c:	58025494 	.word	0x58025494

08104690 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8104690:	b480      	push	{r7}
 8104692:	b085      	sub	sp, #20
 8104694:	af00      	add	r7, sp, #0
 8104696:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8104698:	687b      	ldr	r3, [r7, #4]
 810469a:	681b      	ldr	r3, [r3, #0]
 810469c:	4a43      	ldr	r2, [pc, #268]	@ (81047ac <DMA_CalcBaseAndBitshift+0x11c>)
 810469e:	4293      	cmp	r3, r2
 81046a0:	d04a      	beq.n	8104738 <DMA_CalcBaseAndBitshift+0xa8>
 81046a2:	687b      	ldr	r3, [r7, #4]
 81046a4:	681b      	ldr	r3, [r3, #0]
 81046a6:	4a42      	ldr	r2, [pc, #264]	@ (81047b0 <DMA_CalcBaseAndBitshift+0x120>)
 81046a8:	4293      	cmp	r3, r2
 81046aa:	d045      	beq.n	8104738 <DMA_CalcBaseAndBitshift+0xa8>
 81046ac:	687b      	ldr	r3, [r7, #4]
 81046ae:	681b      	ldr	r3, [r3, #0]
 81046b0:	4a40      	ldr	r2, [pc, #256]	@ (81047b4 <DMA_CalcBaseAndBitshift+0x124>)
 81046b2:	4293      	cmp	r3, r2
 81046b4:	d040      	beq.n	8104738 <DMA_CalcBaseAndBitshift+0xa8>
 81046b6:	687b      	ldr	r3, [r7, #4]
 81046b8:	681b      	ldr	r3, [r3, #0]
 81046ba:	4a3f      	ldr	r2, [pc, #252]	@ (81047b8 <DMA_CalcBaseAndBitshift+0x128>)
 81046bc:	4293      	cmp	r3, r2
 81046be:	d03b      	beq.n	8104738 <DMA_CalcBaseAndBitshift+0xa8>
 81046c0:	687b      	ldr	r3, [r7, #4]
 81046c2:	681b      	ldr	r3, [r3, #0]
 81046c4:	4a3d      	ldr	r2, [pc, #244]	@ (81047bc <DMA_CalcBaseAndBitshift+0x12c>)
 81046c6:	4293      	cmp	r3, r2
 81046c8:	d036      	beq.n	8104738 <DMA_CalcBaseAndBitshift+0xa8>
 81046ca:	687b      	ldr	r3, [r7, #4]
 81046cc:	681b      	ldr	r3, [r3, #0]
 81046ce:	4a3c      	ldr	r2, [pc, #240]	@ (81047c0 <DMA_CalcBaseAndBitshift+0x130>)
 81046d0:	4293      	cmp	r3, r2
 81046d2:	d031      	beq.n	8104738 <DMA_CalcBaseAndBitshift+0xa8>
 81046d4:	687b      	ldr	r3, [r7, #4]
 81046d6:	681b      	ldr	r3, [r3, #0]
 81046d8:	4a3a      	ldr	r2, [pc, #232]	@ (81047c4 <DMA_CalcBaseAndBitshift+0x134>)
 81046da:	4293      	cmp	r3, r2
 81046dc:	d02c      	beq.n	8104738 <DMA_CalcBaseAndBitshift+0xa8>
 81046de:	687b      	ldr	r3, [r7, #4]
 81046e0:	681b      	ldr	r3, [r3, #0]
 81046e2:	4a39      	ldr	r2, [pc, #228]	@ (81047c8 <DMA_CalcBaseAndBitshift+0x138>)
 81046e4:	4293      	cmp	r3, r2
 81046e6:	d027      	beq.n	8104738 <DMA_CalcBaseAndBitshift+0xa8>
 81046e8:	687b      	ldr	r3, [r7, #4]
 81046ea:	681b      	ldr	r3, [r3, #0]
 81046ec:	4a37      	ldr	r2, [pc, #220]	@ (81047cc <DMA_CalcBaseAndBitshift+0x13c>)
 81046ee:	4293      	cmp	r3, r2
 81046f0:	d022      	beq.n	8104738 <DMA_CalcBaseAndBitshift+0xa8>
 81046f2:	687b      	ldr	r3, [r7, #4]
 81046f4:	681b      	ldr	r3, [r3, #0]
 81046f6:	4a36      	ldr	r2, [pc, #216]	@ (81047d0 <DMA_CalcBaseAndBitshift+0x140>)
 81046f8:	4293      	cmp	r3, r2
 81046fa:	d01d      	beq.n	8104738 <DMA_CalcBaseAndBitshift+0xa8>
 81046fc:	687b      	ldr	r3, [r7, #4]
 81046fe:	681b      	ldr	r3, [r3, #0]
 8104700:	4a34      	ldr	r2, [pc, #208]	@ (81047d4 <DMA_CalcBaseAndBitshift+0x144>)
 8104702:	4293      	cmp	r3, r2
 8104704:	d018      	beq.n	8104738 <DMA_CalcBaseAndBitshift+0xa8>
 8104706:	687b      	ldr	r3, [r7, #4]
 8104708:	681b      	ldr	r3, [r3, #0]
 810470a:	4a33      	ldr	r2, [pc, #204]	@ (81047d8 <DMA_CalcBaseAndBitshift+0x148>)
 810470c:	4293      	cmp	r3, r2
 810470e:	d013      	beq.n	8104738 <DMA_CalcBaseAndBitshift+0xa8>
 8104710:	687b      	ldr	r3, [r7, #4]
 8104712:	681b      	ldr	r3, [r3, #0]
 8104714:	4a31      	ldr	r2, [pc, #196]	@ (81047dc <DMA_CalcBaseAndBitshift+0x14c>)
 8104716:	4293      	cmp	r3, r2
 8104718:	d00e      	beq.n	8104738 <DMA_CalcBaseAndBitshift+0xa8>
 810471a:	687b      	ldr	r3, [r7, #4]
 810471c:	681b      	ldr	r3, [r3, #0]
 810471e:	4a30      	ldr	r2, [pc, #192]	@ (81047e0 <DMA_CalcBaseAndBitshift+0x150>)
 8104720:	4293      	cmp	r3, r2
 8104722:	d009      	beq.n	8104738 <DMA_CalcBaseAndBitshift+0xa8>
 8104724:	687b      	ldr	r3, [r7, #4]
 8104726:	681b      	ldr	r3, [r3, #0]
 8104728:	4a2e      	ldr	r2, [pc, #184]	@ (81047e4 <DMA_CalcBaseAndBitshift+0x154>)
 810472a:	4293      	cmp	r3, r2
 810472c:	d004      	beq.n	8104738 <DMA_CalcBaseAndBitshift+0xa8>
 810472e:	687b      	ldr	r3, [r7, #4]
 8104730:	681b      	ldr	r3, [r3, #0]
 8104732:	4a2d      	ldr	r2, [pc, #180]	@ (81047e8 <DMA_CalcBaseAndBitshift+0x158>)
 8104734:	4293      	cmp	r3, r2
 8104736:	d101      	bne.n	810473c <DMA_CalcBaseAndBitshift+0xac>
 8104738:	2301      	movs	r3, #1
 810473a:	e000      	b.n	810473e <DMA_CalcBaseAndBitshift+0xae>
 810473c:	2300      	movs	r3, #0
 810473e:	2b00      	cmp	r3, #0
 8104740:	d026      	beq.n	8104790 <DMA_CalcBaseAndBitshift+0x100>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8104742:	687b      	ldr	r3, [r7, #4]
 8104744:	681b      	ldr	r3, [r3, #0]
 8104746:	b2db      	uxtb	r3, r3
 8104748:	3b10      	subs	r3, #16
 810474a:	4a28      	ldr	r2, [pc, #160]	@ (81047ec <DMA_CalcBaseAndBitshift+0x15c>)
 810474c:	fba2 2303 	umull	r2, r3, r2, r3
 8104750:	091b      	lsrs	r3, r3, #4
 8104752:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8104754:	68fb      	ldr	r3, [r7, #12]
 8104756:	f003 0307 	and.w	r3, r3, #7
 810475a:	4a25      	ldr	r2, [pc, #148]	@ (81047f0 <DMA_CalcBaseAndBitshift+0x160>)
 810475c:	5cd3      	ldrb	r3, [r2, r3]
 810475e:	461a      	mov	r2, r3
 8104760:	687b      	ldr	r3, [r7, #4]
 8104762:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8104764:	68fb      	ldr	r3, [r7, #12]
 8104766:	2b03      	cmp	r3, #3
 8104768:	d909      	bls.n	810477e <DMA_CalcBaseAndBitshift+0xee>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 810476a:	687b      	ldr	r3, [r7, #4]
 810476c:	681b      	ldr	r3, [r3, #0]
 810476e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8104772:	f023 0303 	bic.w	r3, r3, #3
 8104776:	1d1a      	adds	r2, r3, #4
 8104778:	687b      	ldr	r3, [r7, #4]
 810477a:	659a      	str	r2, [r3, #88]	@ 0x58
 810477c:	e00e      	b.n	810479c <DMA_CalcBaseAndBitshift+0x10c>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 810477e:	687b      	ldr	r3, [r7, #4]
 8104780:	681b      	ldr	r3, [r3, #0]
 8104782:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8104786:	f023 0303 	bic.w	r3, r3, #3
 810478a:	687a      	ldr	r2, [r7, #4]
 810478c:	6593      	str	r3, [r2, #88]	@ 0x58
 810478e:	e005      	b.n	810479c <DMA_CalcBaseAndBitshift+0x10c>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8104790:	687b      	ldr	r3, [r7, #4]
 8104792:	681b      	ldr	r3, [r3, #0]
 8104794:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8104798:	687b      	ldr	r3, [r7, #4]
 810479a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 810479c:	687b      	ldr	r3, [r7, #4]
 810479e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 81047a0:	4618      	mov	r0, r3
 81047a2:	3714      	adds	r7, #20
 81047a4:	46bd      	mov	sp, r7
 81047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81047aa:	4770      	bx	lr
 81047ac:	40020010 	.word	0x40020010
 81047b0:	40020028 	.word	0x40020028
 81047b4:	40020040 	.word	0x40020040
 81047b8:	40020058 	.word	0x40020058
 81047bc:	40020070 	.word	0x40020070
 81047c0:	40020088 	.word	0x40020088
 81047c4:	400200a0 	.word	0x400200a0
 81047c8:	400200b8 	.word	0x400200b8
 81047cc:	40020410 	.word	0x40020410
 81047d0:	40020428 	.word	0x40020428
 81047d4:	40020440 	.word	0x40020440
 81047d8:	40020458 	.word	0x40020458
 81047dc:	40020470 	.word	0x40020470
 81047e0:	40020488 	.word	0x40020488
 81047e4:	400204a0 	.word	0x400204a0
 81047e8:	400204b8 	.word	0x400204b8
 81047ec:	aaaaaaab 	.word	0xaaaaaaab
 81047f0:	08108478 	.word	0x08108478

081047f4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 81047f4:	b480      	push	{r7}
 81047f6:	b085      	sub	sp, #20
 81047f8:	af00      	add	r7, sp, #0
 81047fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 81047fc:	2300      	movs	r3, #0
 81047fe:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8104800:	687b      	ldr	r3, [r7, #4]
 8104802:	699b      	ldr	r3, [r3, #24]
 8104804:	2b00      	cmp	r3, #0
 8104806:	d120      	bne.n	810484a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8104808:	687b      	ldr	r3, [r7, #4]
 810480a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810480c:	2b03      	cmp	r3, #3
 810480e:	d858      	bhi.n	81048c2 <DMA_CheckFifoParam+0xce>
 8104810:	a201      	add	r2, pc, #4	@ (adr r2, 8104818 <DMA_CheckFifoParam+0x24>)
 8104812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104816:	bf00      	nop
 8104818:	08104829 	.word	0x08104829
 810481c:	0810483b 	.word	0x0810483b
 8104820:	08104829 	.word	0x08104829
 8104824:	081048c3 	.word	0x081048c3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8104828:	687b      	ldr	r3, [r7, #4]
 810482a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810482c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8104830:	2b00      	cmp	r3, #0
 8104832:	d048      	beq.n	81048c6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8104834:	2301      	movs	r3, #1
 8104836:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104838:	e045      	b.n	81048c6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 810483a:	687b      	ldr	r3, [r7, #4]
 810483c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810483e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8104842:	d142      	bne.n	81048ca <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8104844:	2301      	movs	r3, #1
 8104846:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104848:	e03f      	b.n	81048ca <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 810484a:	687b      	ldr	r3, [r7, #4]
 810484c:	699b      	ldr	r3, [r3, #24]
 810484e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8104852:	d123      	bne.n	810489c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8104854:	687b      	ldr	r3, [r7, #4]
 8104856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104858:	2b03      	cmp	r3, #3
 810485a:	d838      	bhi.n	81048ce <DMA_CheckFifoParam+0xda>
 810485c:	a201      	add	r2, pc, #4	@ (adr r2, 8104864 <DMA_CheckFifoParam+0x70>)
 810485e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104862:	bf00      	nop
 8104864:	08104875 	.word	0x08104875
 8104868:	0810487b 	.word	0x0810487b
 810486c:	08104875 	.word	0x08104875
 8104870:	0810488d 	.word	0x0810488d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8104874:	2301      	movs	r3, #1
 8104876:	73fb      	strb	r3, [r7, #15]
        break;
 8104878:	e030      	b.n	81048dc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 810487a:	687b      	ldr	r3, [r7, #4]
 810487c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810487e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8104882:	2b00      	cmp	r3, #0
 8104884:	d025      	beq.n	81048d2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8104886:	2301      	movs	r3, #1
 8104888:	73fb      	strb	r3, [r7, #15]
        }
        break;
 810488a:	e022      	b.n	81048d2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 810488c:	687b      	ldr	r3, [r7, #4]
 810488e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104890:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8104894:	d11f      	bne.n	81048d6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8104896:	2301      	movs	r3, #1
 8104898:	73fb      	strb	r3, [r7, #15]
        }
        break;
 810489a:	e01c      	b.n	81048d6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 810489c:	687b      	ldr	r3, [r7, #4]
 810489e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81048a0:	2b02      	cmp	r3, #2
 81048a2:	d902      	bls.n	81048aa <DMA_CheckFifoParam+0xb6>
 81048a4:	2b03      	cmp	r3, #3
 81048a6:	d003      	beq.n	81048b0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 81048a8:	e018      	b.n	81048dc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 81048aa:	2301      	movs	r3, #1
 81048ac:	73fb      	strb	r3, [r7, #15]
        break;
 81048ae:	e015      	b.n	81048dc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 81048b0:	687b      	ldr	r3, [r7, #4]
 81048b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81048b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 81048b8:	2b00      	cmp	r3, #0
 81048ba:	d00e      	beq.n	81048da <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 81048bc:	2301      	movs	r3, #1
 81048be:	73fb      	strb	r3, [r7, #15]
    break;
 81048c0:	e00b      	b.n	81048da <DMA_CheckFifoParam+0xe6>
        break;
 81048c2:	bf00      	nop
 81048c4:	e00a      	b.n	81048dc <DMA_CheckFifoParam+0xe8>
        break;
 81048c6:	bf00      	nop
 81048c8:	e008      	b.n	81048dc <DMA_CheckFifoParam+0xe8>
        break;
 81048ca:	bf00      	nop
 81048cc:	e006      	b.n	81048dc <DMA_CheckFifoParam+0xe8>
        break;
 81048ce:	bf00      	nop
 81048d0:	e004      	b.n	81048dc <DMA_CheckFifoParam+0xe8>
        break;
 81048d2:	bf00      	nop
 81048d4:	e002      	b.n	81048dc <DMA_CheckFifoParam+0xe8>
        break;
 81048d6:	bf00      	nop
 81048d8:	e000      	b.n	81048dc <DMA_CheckFifoParam+0xe8>
    break;
 81048da:	bf00      	nop
    }
  }

  return status;
 81048dc:	7bfb      	ldrb	r3, [r7, #15]
}
 81048de:	4618      	mov	r0, r3
 81048e0:	3714      	adds	r7, #20
 81048e2:	46bd      	mov	sp, r7
 81048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81048e8:	4770      	bx	lr
 81048ea:	bf00      	nop

081048ec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 81048ec:	b480      	push	{r7}
 81048ee:	b085      	sub	sp, #20
 81048f0:	af00      	add	r7, sp, #0
 81048f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 81048f4:	687b      	ldr	r3, [r7, #4]
 81048f6:	681b      	ldr	r3, [r3, #0]
 81048f8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 81048fa:	687b      	ldr	r3, [r7, #4]
 81048fc:	681b      	ldr	r3, [r3, #0]
 81048fe:	4a3a      	ldr	r2, [pc, #232]	@ (81049e8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8104900:	4293      	cmp	r3, r2
 8104902:	d022      	beq.n	810494a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104904:	687b      	ldr	r3, [r7, #4]
 8104906:	681b      	ldr	r3, [r3, #0]
 8104908:	4a38      	ldr	r2, [pc, #224]	@ (81049ec <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 810490a:	4293      	cmp	r3, r2
 810490c:	d01d      	beq.n	810494a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 810490e:	687b      	ldr	r3, [r7, #4]
 8104910:	681b      	ldr	r3, [r3, #0]
 8104912:	4a37      	ldr	r2, [pc, #220]	@ (81049f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8104914:	4293      	cmp	r3, r2
 8104916:	d018      	beq.n	810494a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104918:	687b      	ldr	r3, [r7, #4]
 810491a:	681b      	ldr	r3, [r3, #0]
 810491c:	4a35      	ldr	r2, [pc, #212]	@ (81049f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 810491e:	4293      	cmp	r3, r2
 8104920:	d013      	beq.n	810494a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104922:	687b      	ldr	r3, [r7, #4]
 8104924:	681b      	ldr	r3, [r3, #0]
 8104926:	4a34      	ldr	r2, [pc, #208]	@ (81049f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8104928:	4293      	cmp	r3, r2
 810492a:	d00e      	beq.n	810494a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 810492c:	687b      	ldr	r3, [r7, #4]
 810492e:	681b      	ldr	r3, [r3, #0]
 8104930:	4a32      	ldr	r2, [pc, #200]	@ (81049fc <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8104932:	4293      	cmp	r3, r2
 8104934:	d009      	beq.n	810494a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104936:	687b      	ldr	r3, [r7, #4]
 8104938:	681b      	ldr	r3, [r3, #0]
 810493a:	4a31      	ldr	r2, [pc, #196]	@ (8104a00 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 810493c:	4293      	cmp	r3, r2
 810493e:	d004      	beq.n	810494a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104940:	687b      	ldr	r3, [r7, #4]
 8104942:	681b      	ldr	r3, [r3, #0]
 8104944:	4a2f      	ldr	r2, [pc, #188]	@ (8104a04 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8104946:	4293      	cmp	r3, r2
 8104948:	d101      	bne.n	810494e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 810494a:	2301      	movs	r3, #1
 810494c:	e000      	b.n	8104950 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 810494e:	2300      	movs	r3, #0
 8104950:	2b00      	cmp	r3, #0
 8104952:	d01c      	beq.n	810498e <DMA_CalcDMAMUXChannelBaseAndMask+0xa2>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8104954:	687b      	ldr	r3, [r7, #4]
 8104956:	681b      	ldr	r3, [r3, #0]
 8104958:	b2db      	uxtb	r3, r3
 810495a:	3b08      	subs	r3, #8
 810495c:	4a2a      	ldr	r2, [pc, #168]	@ (8104a08 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 810495e:	fba2 2303 	umull	r2, r3, r2, r3
 8104962:	091b      	lsrs	r3, r3, #4
 8104964:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8104966:	68fb      	ldr	r3, [r7, #12]
 8104968:	f103 53b0 	add.w	r3, r3, #369098752	@ 0x16000000
 810496c:	f503 4316 	add.w	r3, r3, #38400	@ 0x9600
 8104970:	009b      	lsls	r3, r3, #2
 8104972:	461a      	mov	r2, r3
 8104974:	687b      	ldr	r3, [r7, #4]
 8104976:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8104978:	687b      	ldr	r3, [r7, #4]
 810497a:	4a24      	ldr	r2, [pc, #144]	@ (8104a0c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 810497c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 810497e:	68fb      	ldr	r3, [r7, #12]
 8104980:	f003 031f 	and.w	r3, r3, #31
 8104984:	2201      	movs	r2, #1
 8104986:	409a      	lsls	r2, r3
 8104988:	687b      	ldr	r3, [r7, #4]
 810498a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 810498c:	e026      	b.n	81049dc <DMA_CalcDMAMUXChannelBaseAndMask+0xf0>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 810498e:	687b      	ldr	r3, [r7, #4]
 8104990:	681b      	ldr	r3, [r3, #0]
 8104992:	b2db      	uxtb	r3, r3
 8104994:	3b10      	subs	r3, #16
 8104996:	4a1e      	ldr	r2, [pc, #120]	@ (8104a10 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8104998:	fba2 2303 	umull	r2, r3, r2, r3
 810499c:	091b      	lsrs	r3, r3, #4
 810499e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 81049a0:	68bb      	ldr	r3, [r7, #8]
 81049a2:	4a1c      	ldr	r2, [pc, #112]	@ (8104a14 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 81049a4:	4293      	cmp	r3, r2
 81049a6:	d806      	bhi.n	81049b6 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
 81049a8:	68bb      	ldr	r3, [r7, #8]
 81049aa:	4a1b      	ldr	r2, [pc, #108]	@ (8104a18 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 81049ac:	4293      	cmp	r3, r2
 81049ae:	d902      	bls.n	81049b6 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
      stream_number += 8U;
 81049b0:	68fb      	ldr	r3, [r7, #12]
 81049b2:	3308      	adds	r3, #8
 81049b4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 81049b6:	68fb      	ldr	r3, [r7, #12]
 81049b8:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 81049bc:	f503 4302 	add.w	r3, r3, #33280	@ 0x8200
 81049c0:	009b      	lsls	r3, r3, #2
 81049c2:	461a      	mov	r2, r3
 81049c4:	687b      	ldr	r3, [r7, #4]
 81049c6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 81049c8:	687b      	ldr	r3, [r7, #4]
 81049ca:	4a14      	ldr	r2, [pc, #80]	@ (8104a1c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 81049cc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81049ce:	68fb      	ldr	r3, [r7, #12]
 81049d0:	f003 031f 	and.w	r3, r3, #31
 81049d4:	2201      	movs	r2, #1
 81049d6:	409a      	lsls	r2, r3
 81049d8:	687b      	ldr	r3, [r7, #4]
 81049da:	669a      	str	r2, [r3, #104]	@ 0x68
}
 81049dc:	bf00      	nop
 81049de:	3714      	adds	r7, #20
 81049e0:	46bd      	mov	sp, r7
 81049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81049e6:	4770      	bx	lr
 81049e8:	58025408 	.word	0x58025408
 81049ec:	5802541c 	.word	0x5802541c
 81049f0:	58025430 	.word	0x58025430
 81049f4:	58025444 	.word	0x58025444
 81049f8:	58025458 	.word	0x58025458
 81049fc:	5802546c 	.word	0x5802546c
 8104a00:	58025480 	.word	0x58025480
 8104a04:	58025494 	.word	0x58025494
 8104a08:	cccccccd 	.word	0xcccccccd
 8104a0c:	58025880 	.word	0x58025880
 8104a10:	aaaaaaab 	.word	0xaaaaaaab
 8104a14:	400204b8 	.word	0x400204b8
 8104a18:	4002040f 	.word	0x4002040f
 8104a1c:	40020880 	.word	0x40020880

08104a20 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8104a20:	b480      	push	{r7}
 8104a22:	b085      	sub	sp, #20
 8104a24:	af00      	add	r7, sp, #0
 8104a26:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8104a28:	687b      	ldr	r3, [r7, #4]
 8104a2a:	685b      	ldr	r3, [r3, #4]
 8104a2c:	b2db      	uxtb	r3, r3
 8104a2e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8104a30:	68fb      	ldr	r3, [r7, #12]
 8104a32:	2b00      	cmp	r3, #0
 8104a34:	d04a      	beq.n	8104acc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8104a36:	68fb      	ldr	r3, [r7, #12]
 8104a38:	2b08      	cmp	r3, #8
 8104a3a:	d847      	bhi.n	8104acc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8104a3c:	687b      	ldr	r3, [r7, #4]
 8104a3e:	681b      	ldr	r3, [r3, #0]
 8104a40:	4a25      	ldr	r2, [pc, #148]	@ (8104ad8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8104a42:	4293      	cmp	r3, r2
 8104a44:	d022      	beq.n	8104a8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104a46:	687b      	ldr	r3, [r7, #4]
 8104a48:	681b      	ldr	r3, [r3, #0]
 8104a4a:	4a24      	ldr	r2, [pc, #144]	@ (8104adc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8104a4c:	4293      	cmp	r3, r2
 8104a4e:	d01d      	beq.n	8104a8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104a50:	687b      	ldr	r3, [r7, #4]
 8104a52:	681b      	ldr	r3, [r3, #0]
 8104a54:	4a22      	ldr	r2, [pc, #136]	@ (8104ae0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8104a56:	4293      	cmp	r3, r2
 8104a58:	d018      	beq.n	8104a8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104a5a:	687b      	ldr	r3, [r7, #4]
 8104a5c:	681b      	ldr	r3, [r3, #0]
 8104a5e:	4a21      	ldr	r2, [pc, #132]	@ (8104ae4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8104a60:	4293      	cmp	r3, r2
 8104a62:	d013      	beq.n	8104a8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104a64:	687b      	ldr	r3, [r7, #4]
 8104a66:	681b      	ldr	r3, [r3, #0]
 8104a68:	4a1f      	ldr	r2, [pc, #124]	@ (8104ae8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8104a6a:	4293      	cmp	r3, r2
 8104a6c:	d00e      	beq.n	8104a8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104a6e:	687b      	ldr	r3, [r7, #4]
 8104a70:	681b      	ldr	r3, [r3, #0]
 8104a72:	4a1e      	ldr	r2, [pc, #120]	@ (8104aec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8104a74:	4293      	cmp	r3, r2
 8104a76:	d009      	beq.n	8104a8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104a78:	687b      	ldr	r3, [r7, #4]
 8104a7a:	681b      	ldr	r3, [r3, #0]
 8104a7c:	4a1c      	ldr	r2, [pc, #112]	@ (8104af0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8104a7e:	4293      	cmp	r3, r2
 8104a80:	d004      	beq.n	8104a8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104a82:	687b      	ldr	r3, [r7, #4]
 8104a84:	681b      	ldr	r3, [r3, #0]
 8104a86:	4a1b      	ldr	r2, [pc, #108]	@ (8104af4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8104a88:	4293      	cmp	r3, r2
 8104a8a:	d101      	bne.n	8104a90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8104a8c:	2301      	movs	r3, #1
 8104a8e:	e000      	b.n	8104a92 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8104a90:	2300      	movs	r3, #0
 8104a92:	2b00      	cmp	r3, #0
 8104a94:	d00a      	beq.n	8104aac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8104a96:	68fa      	ldr	r2, [r7, #12]
 8104a98:	4b17      	ldr	r3, [pc, #92]	@ (8104af8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8104a9a:	4413      	add	r3, r2
 8104a9c:	009b      	lsls	r3, r3, #2
 8104a9e:	461a      	mov	r2, r3
 8104aa0:	687b      	ldr	r3, [r7, #4]
 8104aa2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8104aa4:	687b      	ldr	r3, [r7, #4]
 8104aa6:	4a15      	ldr	r2, [pc, #84]	@ (8104afc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8104aa8:	671a      	str	r2, [r3, #112]	@ 0x70
 8104aaa:	e009      	b.n	8104ac0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8104aac:	68fa      	ldr	r2, [r7, #12]
 8104aae:	4b14      	ldr	r3, [pc, #80]	@ (8104b00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8104ab0:	4413      	add	r3, r2
 8104ab2:	009b      	lsls	r3, r3, #2
 8104ab4:	461a      	mov	r2, r3
 8104ab6:	687b      	ldr	r3, [r7, #4]
 8104ab8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8104aba:	687b      	ldr	r3, [r7, #4]
 8104abc:	4a11      	ldr	r2, [pc, #68]	@ (8104b04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8104abe:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8104ac0:	68fb      	ldr	r3, [r7, #12]
 8104ac2:	3b01      	subs	r3, #1
 8104ac4:	2201      	movs	r2, #1
 8104ac6:	409a      	lsls	r2, r3
 8104ac8:	687b      	ldr	r3, [r7, #4]
 8104aca:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8104acc:	bf00      	nop
 8104ace:	3714      	adds	r7, #20
 8104ad0:	46bd      	mov	sp, r7
 8104ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104ad6:	4770      	bx	lr
 8104ad8:	58025408 	.word	0x58025408
 8104adc:	5802541c 	.word	0x5802541c
 8104ae0:	58025430 	.word	0x58025430
 8104ae4:	58025444 	.word	0x58025444
 8104ae8:	58025458 	.word	0x58025458
 8104aec:	5802546c 	.word	0x5802546c
 8104af0:	58025480 	.word	0x58025480
 8104af4:	58025494 	.word	0x58025494
 8104af8:	1600963f 	.word	0x1600963f
 8104afc:	58025940 	.word	0x58025940
 8104b00:	1000823f 	.word	0x1000823f
 8104b04:	40020940 	.word	0x40020940

08104b08 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8104b08:	b480      	push	{r7}
 8104b0a:	b089      	sub	sp, #36	@ 0x24
 8104b0c:	af00      	add	r7, sp, #0
 8104b0e:	6078      	str	r0, [r7, #4]
 8104b10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8104b12:	2300      	movs	r3, #0
 8104b14:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8104b16:	4b89      	ldr	r3, [pc, #548]	@ (8104d3c <HAL_GPIO_Init+0x234>)
 8104b18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8104b1a:	e194      	b.n	8104e46 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8104b1c:	683b      	ldr	r3, [r7, #0]
 8104b1e:	681a      	ldr	r2, [r3, #0]
 8104b20:	2101      	movs	r1, #1
 8104b22:	69fb      	ldr	r3, [r7, #28]
 8104b24:	fa01 f303 	lsl.w	r3, r1, r3
 8104b28:	4013      	ands	r3, r2
 8104b2a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8104b2c:	693b      	ldr	r3, [r7, #16]
 8104b2e:	2b00      	cmp	r3, #0
 8104b30:	f000 8186 	beq.w	8104e40 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8104b34:	683b      	ldr	r3, [r7, #0]
 8104b36:	685b      	ldr	r3, [r3, #4]
 8104b38:	f003 0303 	and.w	r3, r3, #3
 8104b3c:	2b01      	cmp	r3, #1
 8104b3e:	d005      	beq.n	8104b4c <HAL_GPIO_Init+0x44>
 8104b40:	683b      	ldr	r3, [r7, #0]
 8104b42:	685b      	ldr	r3, [r3, #4]
 8104b44:	f003 0303 	and.w	r3, r3, #3
 8104b48:	2b02      	cmp	r3, #2
 8104b4a:	d130      	bne.n	8104bae <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8104b4c:	687b      	ldr	r3, [r7, #4]
 8104b4e:	689b      	ldr	r3, [r3, #8]
 8104b50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8104b52:	69fb      	ldr	r3, [r7, #28]
 8104b54:	005b      	lsls	r3, r3, #1
 8104b56:	2203      	movs	r2, #3
 8104b58:	fa02 f303 	lsl.w	r3, r2, r3
 8104b5c:	43db      	mvns	r3, r3
 8104b5e:	69ba      	ldr	r2, [r7, #24]
 8104b60:	4013      	ands	r3, r2
 8104b62:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8104b64:	683b      	ldr	r3, [r7, #0]
 8104b66:	68da      	ldr	r2, [r3, #12]
 8104b68:	69fb      	ldr	r3, [r7, #28]
 8104b6a:	005b      	lsls	r3, r3, #1
 8104b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8104b70:	69ba      	ldr	r2, [r7, #24]
 8104b72:	4313      	orrs	r3, r2
 8104b74:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8104b76:	687b      	ldr	r3, [r7, #4]
 8104b78:	69ba      	ldr	r2, [r7, #24]
 8104b7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8104b7c:	687b      	ldr	r3, [r7, #4]
 8104b7e:	685b      	ldr	r3, [r3, #4]
 8104b80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8104b82:	2201      	movs	r2, #1
 8104b84:	69fb      	ldr	r3, [r7, #28]
 8104b86:	fa02 f303 	lsl.w	r3, r2, r3
 8104b8a:	43db      	mvns	r3, r3
 8104b8c:	69ba      	ldr	r2, [r7, #24]
 8104b8e:	4013      	ands	r3, r2
 8104b90:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8104b92:	683b      	ldr	r3, [r7, #0]
 8104b94:	685b      	ldr	r3, [r3, #4]
 8104b96:	091b      	lsrs	r3, r3, #4
 8104b98:	f003 0201 	and.w	r2, r3, #1
 8104b9c:	69fb      	ldr	r3, [r7, #28]
 8104b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8104ba2:	69ba      	ldr	r2, [r7, #24]
 8104ba4:	4313      	orrs	r3, r2
 8104ba6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8104ba8:	687b      	ldr	r3, [r7, #4]
 8104baa:	69ba      	ldr	r2, [r7, #24]
 8104bac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8104bae:	683b      	ldr	r3, [r7, #0]
 8104bb0:	685b      	ldr	r3, [r3, #4]
 8104bb2:	f003 0303 	and.w	r3, r3, #3
 8104bb6:	2b03      	cmp	r3, #3
 8104bb8:	d017      	beq.n	8104bea <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8104bba:	687b      	ldr	r3, [r7, #4]
 8104bbc:	68db      	ldr	r3, [r3, #12]
 8104bbe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8104bc0:	69fb      	ldr	r3, [r7, #28]
 8104bc2:	005b      	lsls	r3, r3, #1
 8104bc4:	2203      	movs	r2, #3
 8104bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8104bca:	43db      	mvns	r3, r3
 8104bcc:	69ba      	ldr	r2, [r7, #24]
 8104bce:	4013      	ands	r3, r2
 8104bd0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8104bd2:	683b      	ldr	r3, [r7, #0]
 8104bd4:	689a      	ldr	r2, [r3, #8]
 8104bd6:	69fb      	ldr	r3, [r7, #28]
 8104bd8:	005b      	lsls	r3, r3, #1
 8104bda:	fa02 f303 	lsl.w	r3, r2, r3
 8104bde:	69ba      	ldr	r2, [r7, #24]
 8104be0:	4313      	orrs	r3, r2
 8104be2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8104be4:	687b      	ldr	r3, [r7, #4]
 8104be6:	69ba      	ldr	r2, [r7, #24]
 8104be8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8104bea:	683b      	ldr	r3, [r7, #0]
 8104bec:	685b      	ldr	r3, [r3, #4]
 8104bee:	f003 0303 	and.w	r3, r3, #3
 8104bf2:	2b02      	cmp	r3, #2
 8104bf4:	d123      	bne.n	8104c3e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8104bf6:	69fb      	ldr	r3, [r7, #28]
 8104bf8:	08da      	lsrs	r2, r3, #3
 8104bfa:	687b      	ldr	r3, [r7, #4]
 8104bfc:	3208      	adds	r2, #8
 8104bfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8104c02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8104c04:	69fb      	ldr	r3, [r7, #28]
 8104c06:	f003 0307 	and.w	r3, r3, #7
 8104c0a:	009b      	lsls	r3, r3, #2
 8104c0c:	220f      	movs	r2, #15
 8104c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8104c12:	43db      	mvns	r3, r3
 8104c14:	69ba      	ldr	r2, [r7, #24]
 8104c16:	4013      	ands	r3, r2
 8104c18:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8104c1a:	683b      	ldr	r3, [r7, #0]
 8104c1c:	691a      	ldr	r2, [r3, #16]
 8104c1e:	69fb      	ldr	r3, [r7, #28]
 8104c20:	f003 0307 	and.w	r3, r3, #7
 8104c24:	009b      	lsls	r3, r3, #2
 8104c26:	fa02 f303 	lsl.w	r3, r2, r3
 8104c2a:	69ba      	ldr	r2, [r7, #24]
 8104c2c:	4313      	orrs	r3, r2
 8104c2e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8104c30:	69fb      	ldr	r3, [r7, #28]
 8104c32:	08da      	lsrs	r2, r3, #3
 8104c34:	687b      	ldr	r3, [r7, #4]
 8104c36:	3208      	adds	r2, #8
 8104c38:	69b9      	ldr	r1, [r7, #24]
 8104c3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8104c3e:	687b      	ldr	r3, [r7, #4]
 8104c40:	681b      	ldr	r3, [r3, #0]
 8104c42:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8104c44:	69fb      	ldr	r3, [r7, #28]
 8104c46:	005b      	lsls	r3, r3, #1
 8104c48:	2203      	movs	r2, #3
 8104c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8104c4e:	43db      	mvns	r3, r3
 8104c50:	69ba      	ldr	r2, [r7, #24]
 8104c52:	4013      	ands	r3, r2
 8104c54:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8104c56:	683b      	ldr	r3, [r7, #0]
 8104c58:	685b      	ldr	r3, [r3, #4]
 8104c5a:	f003 0203 	and.w	r2, r3, #3
 8104c5e:	69fb      	ldr	r3, [r7, #28]
 8104c60:	005b      	lsls	r3, r3, #1
 8104c62:	fa02 f303 	lsl.w	r3, r2, r3
 8104c66:	69ba      	ldr	r2, [r7, #24]
 8104c68:	4313      	orrs	r3, r2
 8104c6a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8104c6c:	687b      	ldr	r3, [r7, #4]
 8104c6e:	69ba      	ldr	r2, [r7, #24]
 8104c70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8104c72:	683b      	ldr	r3, [r7, #0]
 8104c74:	685b      	ldr	r3, [r3, #4]
 8104c76:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8104c7a:	2b00      	cmp	r3, #0
 8104c7c:	f000 80e0 	beq.w	8104e40 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8104c80:	4b2f      	ldr	r3, [pc, #188]	@ (8104d40 <HAL_GPIO_Init+0x238>)
 8104c82:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8104c86:	4a2e      	ldr	r2, [pc, #184]	@ (8104d40 <HAL_GPIO_Init+0x238>)
 8104c88:	f043 0302 	orr.w	r3, r3, #2
 8104c8c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8104c90:	4b2b      	ldr	r3, [pc, #172]	@ (8104d40 <HAL_GPIO_Init+0x238>)
 8104c92:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8104c96:	f003 0302 	and.w	r3, r3, #2
 8104c9a:	60fb      	str	r3, [r7, #12]
 8104c9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8104c9e:	4a29      	ldr	r2, [pc, #164]	@ (8104d44 <HAL_GPIO_Init+0x23c>)
 8104ca0:	69fb      	ldr	r3, [r7, #28]
 8104ca2:	089b      	lsrs	r3, r3, #2
 8104ca4:	3302      	adds	r3, #2
 8104ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8104caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8104cac:	69fb      	ldr	r3, [r7, #28]
 8104cae:	f003 0303 	and.w	r3, r3, #3
 8104cb2:	009b      	lsls	r3, r3, #2
 8104cb4:	220f      	movs	r2, #15
 8104cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8104cba:	43db      	mvns	r3, r3
 8104cbc:	69ba      	ldr	r2, [r7, #24]
 8104cbe:	4013      	ands	r3, r2
 8104cc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8104cc2:	687b      	ldr	r3, [r7, #4]
 8104cc4:	4a20      	ldr	r2, [pc, #128]	@ (8104d48 <HAL_GPIO_Init+0x240>)
 8104cc6:	4293      	cmp	r3, r2
 8104cc8:	d052      	beq.n	8104d70 <HAL_GPIO_Init+0x268>
 8104cca:	687b      	ldr	r3, [r7, #4]
 8104ccc:	4a1f      	ldr	r2, [pc, #124]	@ (8104d4c <HAL_GPIO_Init+0x244>)
 8104cce:	4293      	cmp	r3, r2
 8104cd0:	d031      	beq.n	8104d36 <HAL_GPIO_Init+0x22e>
 8104cd2:	687b      	ldr	r3, [r7, #4]
 8104cd4:	4a1e      	ldr	r2, [pc, #120]	@ (8104d50 <HAL_GPIO_Init+0x248>)
 8104cd6:	4293      	cmp	r3, r2
 8104cd8:	d02b      	beq.n	8104d32 <HAL_GPIO_Init+0x22a>
 8104cda:	687b      	ldr	r3, [r7, #4]
 8104cdc:	4a1d      	ldr	r2, [pc, #116]	@ (8104d54 <HAL_GPIO_Init+0x24c>)
 8104cde:	4293      	cmp	r3, r2
 8104ce0:	d025      	beq.n	8104d2e <HAL_GPIO_Init+0x226>
 8104ce2:	687b      	ldr	r3, [r7, #4]
 8104ce4:	4a1c      	ldr	r2, [pc, #112]	@ (8104d58 <HAL_GPIO_Init+0x250>)
 8104ce6:	4293      	cmp	r3, r2
 8104ce8:	d01f      	beq.n	8104d2a <HAL_GPIO_Init+0x222>
 8104cea:	687b      	ldr	r3, [r7, #4]
 8104cec:	4a1b      	ldr	r2, [pc, #108]	@ (8104d5c <HAL_GPIO_Init+0x254>)
 8104cee:	4293      	cmp	r3, r2
 8104cf0:	d019      	beq.n	8104d26 <HAL_GPIO_Init+0x21e>
 8104cf2:	687b      	ldr	r3, [r7, #4]
 8104cf4:	4a1a      	ldr	r2, [pc, #104]	@ (8104d60 <HAL_GPIO_Init+0x258>)
 8104cf6:	4293      	cmp	r3, r2
 8104cf8:	d013      	beq.n	8104d22 <HAL_GPIO_Init+0x21a>
 8104cfa:	687b      	ldr	r3, [r7, #4]
 8104cfc:	4a19      	ldr	r2, [pc, #100]	@ (8104d64 <HAL_GPIO_Init+0x25c>)
 8104cfe:	4293      	cmp	r3, r2
 8104d00:	d00d      	beq.n	8104d1e <HAL_GPIO_Init+0x216>
 8104d02:	687b      	ldr	r3, [r7, #4]
 8104d04:	4a18      	ldr	r2, [pc, #96]	@ (8104d68 <HAL_GPIO_Init+0x260>)
 8104d06:	4293      	cmp	r3, r2
 8104d08:	d007      	beq.n	8104d1a <HAL_GPIO_Init+0x212>
 8104d0a:	687b      	ldr	r3, [r7, #4]
 8104d0c:	4a17      	ldr	r2, [pc, #92]	@ (8104d6c <HAL_GPIO_Init+0x264>)
 8104d0e:	4293      	cmp	r3, r2
 8104d10:	d101      	bne.n	8104d16 <HAL_GPIO_Init+0x20e>
 8104d12:	2309      	movs	r3, #9
 8104d14:	e02d      	b.n	8104d72 <HAL_GPIO_Init+0x26a>
 8104d16:	230a      	movs	r3, #10
 8104d18:	e02b      	b.n	8104d72 <HAL_GPIO_Init+0x26a>
 8104d1a:	2308      	movs	r3, #8
 8104d1c:	e029      	b.n	8104d72 <HAL_GPIO_Init+0x26a>
 8104d1e:	2307      	movs	r3, #7
 8104d20:	e027      	b.n	8104d72 <HAL_GPIO_Init+0x26a>
 8104d22:	2306      	movs	r3, #6
 8104d24:	e025      	b.n	8104d72 <HAL_GPIO_Init+0x26a>
 8104d26:	2305      	movs	r3, #5
 8104d28:	e023      	b.n	8104d72 <HAL_GPIO_Init+0x26a>
 8104d2a:	2304      	movs	r3, #4
 8104d2c:	e021      	b.n	8104d72 <HAL_GPIO_Init+0x26a>
 8104d2e:	2303      	movs	r3, #3
 8104d30:	e01f      	b.n	8104d72 <HAL_GPIO_Init+0x26a>
 8104d32:	2302      	movs	r3, #2
 8104d34:	e01d      	b.n	8104d72 <HAL_GPIO_Init+0x26a>
 8104d36:	2301      	movs	r3, #1
 8104d38:	e01b      	b.n	8104d72 <HAL_GPIO_Init+0x26a>
 8104d3a:	bf00      	nop
 8104d3c:	580000c0 	.word	0x580000c0
 8104d40:	58024400 	.word	0x58024400
 8104d44:	58000400 	.word	0x58000400
 8104d48:	58020000 	.word	0x58020000
 8104d4c:	58020400 	.word	0x58020400
 8104d50:	58020800 	.word	0x58020800
 8104d54:	58020c00 	.word	0x58020c00
 8104d58:	58021000 	.word	0x58021000
 8104d5c:	58021400 	.word	0x58021400
 8104d60:	58021800 	.word	0x58021800
 8104d64:	58021c00 	.word	0x58021c00
 8104d68:	58022000 	.word	0x58022000
 8104d6c:	58022400 	.word	0x58022400
 8104d70:	2300      	movs	r3, #0
 8104d72:	69fa      	ldr	r2, [r7, #28]
 8104d74:	f002 0203 	and.w	r2, r2, #3
 8104d78:	0092      	lsls	r2, r2, #2
 8104d7a:	4093      	lsls	r3, r2
 8104d7c:	69ba      	ldr	r2, [r7, #24]
 8104d7e:	4313      	orrs	r3, r2
 8104d80:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8104d82:	4938      	ldr	r1, [pc, #224]	@ (8104e64 <HAL_GPIO_Init+0x35c>)
 8104d84:	69fb      	ldr	r3, [r7, #28]
 8104d86:	089b      	lsrs	r3, r3, #2
 8104d88:	3302      	adds	r3, #2
 8104d8a:	69ba      	ldr	r2, [r7, #24]
 8104d8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8104d90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8104d94:	681b      	ldr	r3, [r3, #0]
 8104d96:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104d98:	693b      	ldr	r3, [r7, #16]
 8104d9a:	43db      	mvns	r3, r3
 8104d9c:	69ba      	ldr	r2, [r7, #24]
 8104d9e:	4013      	ands	r3, r2
 8104da0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8104da2:	683b      	ldr	r3, [r7, #0]
 8104da4:	685b      	ldr	r3, [r3, #4]
 8104da6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8104daa:	2b00      	cmp	r3, #0
 8104dac:	d003      	beq.n	8104db6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8104dae:	69ba      	ldr	r2, [r7, #24]
 8104db0:	693b      	ldr	r3, [r7, #16]
 8104db2:	4313      	orrs	r3, r2
 8104db4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8104db6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8104dba:	69bb      	ldr	r3, [r7, #24]
 8104dbc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8104dbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8104dc2:	685b      	ldr	r3, [r3, #4]
 8104dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104dc6:	693b      	ldr	r3, [r7, #16]
 8104dc8:	43db      	mvns	r3, r3
 8104dca:	69ba      	ldr	r2, [r7, #24]
 8104dcc:	4013      	ands	r3, r2
 8104dce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8104dd0:	683b      	ldr	r3, [r7, #0]
 8104dd2:	685b      	ldr	r3, [r3, #4]
 8104dd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8104dd8:	2b00      	cmp	r3, #0
 8104dda:	d003      	beq.n	8104de4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8104ddc:	69ba      	ldr	r2, [r7, #24]
 8104dde:	693b      	ldr	r3, [r7, #16]
 8104de0:	4313      	orrs	r3, r2
 8104de2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8104de4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8104de8:	69bb      	ldr	r3, [r7, #24]
 8104dea:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8104dec:	697b      	ldr	r3, [r7, #20]
 8104dee:	685b      	ldr	r3, [r3, #4]
 8104df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104df2:	693b      	ldr	r3, [r7, #16]
 8104df4:	43db      	mvns	r3, r3
 8104df6:	69ba      	ldr	r2, [r7, #24]
 8104df8:	4013      	ands	r3, r2
 8104dfa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8104dfc:	683b      	ldr	r3, [r7, #0]
 8104dfe:	685b      	ldr	r3, [r3, #4]
 8104e00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104e04:	2b00      	cmp	r3, #0
 8104e06:	d003      	beq.n	8104e10 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8104e08:	69ba      	ldr	r2, [r7, #24]
 8104e0a:	693b      	ldr	r3, [r7, #16]
 8104e0c:	4313      	orrs	r3, r2
 8104e0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8104e10:	697b      	ldr	r3, [r7, #20]
 8104e12:	69ba      	ldr	r2, [r7, #24]
 8104e14:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8104e16:	697b      	ldr	r3, [r7, #20]
 8104e18:	681b      	ldr	r3, [r3, #0]
 8104e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104e1c:	693b      	ldr	r3, [r7, #16]
 8104e1e:	43db      	mvns	r3, r3
 8104e20:	69ba      	ldr	r2, [r7, #24]
 8104e22:	4013      	ands	r3, r2
 8104e24:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8104e26:	683b      	ldr	r3, [r7, #0]
 8104e28:	685b      	ldr	r3, [r3, #4]
 8104e2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8104e2e:	2b00      	cmp	r3, #0
 8104e30:	d003      	beq.n	8104e3a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8104e32:	69ba      	ldr	r2, [r7, #24]
 8104e34:	693b      	ldr	r3, [r7, #16]
 8104e36:	4313      	orrs	r3, r2
 8104e38:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8104e3a:	697b      	ldr	r3, [r7, #20]
 8104e3c:	69ba      	ldr	r2, [r7, #24]
 8104e3e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8104e40:	69fb      	ldr	r3, [r7, #28]
 8104e42:	3301      	adds	r3, #1
 8104e44:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8104e46:	683b      	ldr	r3, [r7, #0]
 8104e48:	681a      	ldr	r2, [r3, #0]
 8104e4a:	69fb      	ldr	r3, [r7, #28]
 8104e4c:	fa22 f303 	lsr.w	r3, r2, r3
 8104e50:	2b00      	cmp	r3, #0
 8104e52:	f47f ae63 	bne.w	8104b1c <HAL_GPIO_Init+0x14>
  }
}
 8104e56:	bf00      	nop
 8104e58:	bf00      	nop
 8104e5a:	3724      	adds	r7, #36	@ 0x24
 8104e5c:	46bd      	mov	sp, r7
 8104e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104e62:	4770      	bx	lr
 8104e64:	58000400 	.word	0x58000400

08104e68 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8104e68:	b580      	push	{r7, lr}
 8104e6a:	b084      	sub	sp, #16
 8104e6c:	af00      	add	r7, sp, #0
 8104e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8104e70:	f7fb fef4 	bl	8100c5c <HAL_GetTick>
 8104e74:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8104e76:	687b      	ldr	r3, [r7, #4]
 8104e78:	2b00      	cmp	r3, #0
 8104e7a:	d101      	bne.n	8104e80 <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 8104e7c:	2301      	movs	r3, #1
 8104e7e:	e03b      	b.n	8104ef8 <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 8104e80:	687b      	ldr	r3, [r7, #4]
 8104e82:	2200      	movs	r2, #0
 8104e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8104e88:	687b      	ldr	r3, [r7, #4]
 8104e8a:	2202      	movs	r2, #2
 8104e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 8104e90:	687b      	ldr	r3, [r7, #4]
 8104e92:	681b      	ldr	r3, [r3, #0]
 8104e94:	68da      	ldr	r2, [r3, #12]
 8104e96:	687b      	ldr	r3, [r7, #4]
 8104e98:	681b      	ldr	r3, [r3, #0]
 8104e9a:	f022 0201 	bic.w	r2, r2, #1
 8104e9e:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8104ea0:	e00f      	b.n	8104ec2 <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 8104ea2:	f7fb fedb 	bl	8100c5c <HAL_GetTick>
 8104ea6:	4602      	mov	r2, r0
 8104ea8:	68fb      	ldr	r3, [r7, #12]
 8104eaa:	1ad3      	subs	r3, r2, r3
 8104eac:	2b05      	cmp	r3, #5
 8104eae:	d908      	bls.n	8104ec2 <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8104eb0:	687b      	ldr	r3, [r7, #4]
 8104eb2:	2240      	movs	r2, #64	@ 0x40
 8104eb4:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8104eb6:	687b      	ldr	r3, [r7, #4]
 8104eb8:	2203      	movs	r2, #3
 8104eba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 8104ebe:	2301      	movs	r3, #1
 8104ec0:	e01a      	b.n	8104ef8 <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8104ec2:	687b      	ldr	r3, [r7, #4]
 8104ec4:	681b      	ldr	r3, [r3, #0]
 8104ec6:	68db      	ldr	r3, [r3, #12]
 8104ec8:	f003 0301 	and.w	r3, r3, #1
 8104ecc:	2b00      	cmp	r3, #0
 8104ece:	d1e8      	bne.n	8104ea2 <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 8104ed0:	6878      	ldr	r0, [r7, #4]
 8104ed2:	f000 fb39 	bl	8105548 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 8104ed6:	687b      	ldr	r3, [r7, #4]
 8104ed8:	2200      	movs	r2, #0
 8104eda:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 8104edc:	687b      	ldr	r3, [r7, #4]
 8104ede:	2200      	movs	r2, #0
 8104ee0:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 8104ee2:	687b      	ldr	r3, [r7, #4]
 8104ee4:	2200      	movs	r2, #0
 8104ee6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8104ee8:	687b      	ldr	r3, [r7, #4]
 8104eea:	2200      	movs	r2, #0
 8104eec:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 8104eee:	687b      	ldr	r3, [r7, #4]
 8104ef0:	2201      	movs	r2, #1
 8104ef2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8104ef6:	2300      	movs	r3, #0
}
 8104ef8:	4618      	mov	r0, r3
 8104efa:	3710      	adds	r7, #16
 8104efc:	46bd      	mov	sp, r7
 8104efe:	bd80      	pop	{r7, pc}

08104f00 <HAL_MDMA_ConfigPostRequestMask>:
  * @param  MaskData:    specifies the value to be written to MaskAddress after a request is served.
  *                      MaskAddress and MaskData could be used to automatically clear a peripheral flag when the request is served.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData)
{
 8104f00:	b480      	push	{r7}
 8104f02:	b087      	sub	sp, #28
 8104f04:	af00      	add	r7, sp, #0
 8104f06:	60f8      	str	r0, [r7, #12]
 8104f08:	60b9      	str	r1, [r7, #8]
 8104f0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8104f0c:	2300      	movs	r3, #0
 8104f0e:	75fb      	strb	r3, [r7, #23]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8104f10:	68fb      	ldr	r3, [r7, #12]
 8104f12:	2b00      	cmp	r3, #0
 8104f14:	d101      	bne.n	8104f1a <HAL_MDMA_ConfigPostRequestMask+0x1a>
  {
    return HAL_ERROR;
 8104f16:	2301      	movs	r3, #1
 8104f18:	e03e      	b.n	8104f98 <HAL_MDMA_ConfigPostRequestMask+0x98>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8104f1a:	68fb      	ldr	r3, [r7, #12]
 8104f1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8104f20:	2b01      	cmp	r3, #1
 8104f22:	d101      	bne.n	8104f28 <HAL_MDMA_ConfigPostRequestMask+0x28>
 8104f24:	2302      	movs	r3, #2
 8104f26:	e037      	b.n	8104f98 <HAL_MDMA_ConfigPostRequestMask+0x98>
 8104f28:	68fb      	ldr	r3, [r7, #12]
 8104f2a:	2201      	movs	r2, #1
 8104f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8104f30:	68fb      	ldr	r3, [r7, #12]
 8104f32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8104f36:	b2db      	uxtb	r3, r3
 8104f38:	2b01      	cmp	r3, #1
 8104f3a:	d126      	bne.n	8104f8a <HAL_MDMA_ConfigPostRequestMask+0x8a>
  {
    /* if HW request set Post Request MaskAddress and MaskData,  */
    if((hmdma->Instance->CTCR & MDMA_CTCR_SWRM) == 0U)
 8104f3c:	68fb      	ldr	r3, [r7, #12]
 8104f3e:	681b      	ldr	r3, [r3, #0]
 8104f40:	691b      	ldr	r3, [r3, #16]
 8104f42:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8104f46:	2b00      	cmp	r3, #0
 8104f48:	d11c      	bne.n	8104f84 <HAL_MDMA_ConfigPostRequestMask+0x84>
    {
      /* Set the HW request clear Mask and Data */
      hmdma->Instance->CMAR = MaskAddress;
 8104f4a:	68fb      	ldr	r3, [r7, #12]
 8104f4c:	681b      	ldr	r3, [r3, #0]
 8104f4e:	68ba      	ldr	r2, [r7, #8]
 8104f50:	631a      	str	r2, [r3, #48]	@ 0x30
      hmdma->Instance->CMDR = MaskData;
 8104f52:	68fb      	ldr	r3, [r7, #12]
 8104f54:	681b      	ldr	r3, [r3, #0]
 8104f56:	687a      	ldr	r2, [r7, #4]
 8104f58:	635a      	str	r2, [r3, #52]	@ 0x34
      -If the request is done by SW : BWM could be set to 1 or 0.
      -If the request is done by a peripheral :
         If mask address not set (0) => BWM must be set to 0
         If mask address set (different than 0) => BWM could be set to 1 or 0
      */
      if(MaskAddress == 0U)
 8104f5a:	68bb      	ldr	r3, [r7, #8]
 8104f5c:	2b00      	cmp	r3, #0
 8104f5e:	d108      	bne.n	8104f72 <HAL_MDMA_ConfigPostRequestMask+0x72>
      {
        hmdma->Instance->CTCR &=  ~MDMA_CTCR_BWM;
 8104f60:	68fb      	ldr	r3, [r7, #12]
 8104f62:	681b      	ldr	r3, [r3, #0]
 8104f64:	691a      	ldr	r2, [r3, #16]
 8104f66:	68fb      	ldr	r3, [r7, #12]
 8104f68:	681b      	ldr	r3, [r3, #0]
 8104f6a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8104f6e:	611a      	str	r2, [r3, #16]
 8104f70:	e00d      	b.n	8104f8e <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
      else
      {
        hmdma->Instance->CTCR |=  MDMA_CTCR_BWM;
 8104f72:	68fb      	ldr	r3, [r7, #12]
 8104f74:	681b      	ldr	r3, [r3, #0]
 8104f76:	691a      	ldr	r2, [r3, #16]
 8104f78:	68fb      	ldr	r3, [r7, #12]
 8104f7a:	681b      	ldr	r3, [r3, #0]
 8104f7c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8104f80:	611a      	str	r2, [r3, #16]
 8104f82:	e004      	b.n	8104f8e <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
    }
    else
    {
      /* Return error status */
      status =  HAL_ERROR;
 8104f84:	2301      	movs	r3, #1
 8104f86:	75fb      	strb	r3, [r7, #23]
 8104f88:	e001      	b.n	8104f8e <HAL_MDMA_ConfigPostRequestMask+0x8e>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8104f8a:	2301      	movs	r3, #1
 8104f8c:	75fb      	strb	r3, [r7, #23]
  }
  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 8104f8e:	68fb      	ldr	r3, [r7, #12]
 8104f90:	2200      	movs	r2, #0
 8104f92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8104f96:	7dfb      	ldrb	r3, [r7, #23]
}
 8104f98:	4618      	mov	r0, r3
 8104f9a:	371c      	adds	r7, #28
 8104f9c:	46bd      	mov	sp, r7
 8104f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104fa2:	4770      	bx	lr

08104fa4 <HAL_MDMA_LinkedList_CreateNode>:
  * @param  pNodeConfig: Pointer to a MDMA_LinkNodeConfTypeDef structure that contains
  *               the configuration information for the specified MDMA Linked List Node.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_CreateNode(MDMA_LinkNodeTypeDef *pNode, MDMA_LinkNodeConfTypeDef *pNodeConfig)
{
 8104fa4:	b480      	push	{r7}
 8104fa6:	b085      	sub	sp, #20
 8104fa8:	af00      	add	r7, sp, #0
 8104faa:	6078      	str	r0, [r7, #4]
 8104fac:	6039      	str	r1, [r7, #0]
  uint32_t addressMask;
  uint32_t blockoffset;

  /* Check the MDMA peripheral state */
  if((pNode == NULL) || (pNodeConfig == NULL))
 8104fae:	687b      	ldr	r3, [r7, #4]
 8104fb0:	2b00      	cmp	r3, #0
 8104fb2:	d002      	beq.n	8104fba <HAL_MDMA_LinkedList_CreateNode+0x16>
 8104fb4:	683b      	ldr	r3, [r7, #0]
 8104fb6:	2b00      	cmp	r3, #0
 8104fb8:	d101      	bne.n	8104fbe <HAL_MDMA_LinkedList_CreateNode+0x1a>
  {
    return HAL_ERROR;
 8104fba:	2301      	movs	r3, #1
 8104fbc:	e0c8      	b.n	8105150 <HAL_MDMA_LinkedList_CreateNode+0x1ac>
  assert_param(IS_MDMA_TRANSFER_LENGTH(pNodeConfig->BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(pNodeConfig->BlockCount));


  /* Configure next Link node Address Register to zero */
  pNode->CLAR =  0;
 8104fbe:	687b      	ldr	r3, [r7, #4]
 8104fc0:	2200      	movs	r2, #0
 8104fc2:	615a      	str	r2, [r3, #20]

  /* Configure the Link Node registers*/
  pNode->CTBR   = 0;
 8104fc4:	687b      	ldr	r3, [r7, #4]
 8104fc6:	2200      	movs	r2, #0
 8104fc8:	619a      	str	r2, [r3, #24]
  pNode->CMAR   = 0;
 8104fca:	687b      	ldr	r3, [r7, #4]
 8104fcc:	2200      	movs	r2, #0
 8104fce:	621a      	str	r2, [r3, #32]
  pNode->CMDR   = 0;
 8104fd0:	687b      	ldr	r3, [r7, #4]
 8104fd2:	2200      	movs	r2, #0
 8104fd4:	625a      	str	r2, [r3, #36]	@ 0x24
  pNode->Reserved = 0;
 8104fd6:	687b      	ldr	r3, [r7, #4]
 8104fd8:	2200      	movs	r2, #0
 8104fda:	61da      	str	r2, [r3, #28]

  /* Write new CTCR Register value */
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8104fdc:	683b      	ldr	r3, [r7, #0]
 8104fde:	691a      	ldr	r2, [r3, #16]
 8104fe0:	683b      	ldr	r3, [r7, #0]
 8104fe2:	695b      	ldr	r3, [r3, #20]
 8104fe4:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8104fe6:	683b      	ldr	r3, [r7, #0]
 8104fe8:	699b      	ldr	r3, [r3, #24]
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8104fea:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8104fec:	683b      	ldr	r3, [r7, #0]
 8104fee:	69db      	ldr	r3, [r3, #28]
 8104ff0:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8104ff2:	683b      	ldr	r3, [r7, #0]
 8104ff4:	6a1b      	ldr	r3, [r3, #32]
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8104ff6:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8104ff8:	683b      	ldr	r3, [r7, #0]
 8104ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104ffc:	431a      	orrs	r2, r3
        pNodeConfig->Init.DestBurst                                             | \
 8104ffe:	683b      	ldr	r3, [r7, #0]
 8105000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8105002:	431a      	orrs	r2, r3
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8105004:	683b      	ldr	r3, [r7, #0]
 8105006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8105008:	3b01      	subs	r3, #1
 810500a:	049b      	lsls	r3, r3, #18
        pNodeConfig->Init.DestBurst                                             | \
 810500c:	431a      	orrs	r2, r3
            pNodeConfig->Init.TransferTriggerMode;
 810500e:	683b      	ldr	r3, [r7, #0]
 8105010:	685b      	ldr	r3, [r3, #4]
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8105012:	431a      	orrs	r2, r3
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8105014:	687b      	ldr	r3, [r7, #4]
 8105016:	601a      	str	r2, [r3, #0]

  /* If SW request set the CTCR register to SW Request Mode*/
  if(pNodeConfig->Init.Request == MDMA_REQUEST_SW)
 8105018:	683b      	ldr	r3, [r7, #0]
 810501a:	681b      	ldr	r3, [r3, #0]
 810501c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8105020:	d105      	bne.n	810502e <HAL_MDMA_LinkedList_CreateNode+0x8a>
  {
    pNode->CTCR |= MDMA_CTCR_SWRM;
 8105022:	687b      	ldr	r3, [r7, #4]
 8105024:	681b      	ldr	r3, [r3, #0]
 8105026:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 810502a:	687b      	ldr	r3, [r7, #4]
 810502c:	601a      	str	r2, [r3, #0]
  -If the request is done by SW : BWM could be set to 1 or 0.
  -If the request is done by a peripheral :
     If mask address not set (0) => BWM must be set to 0
     If mask address set (different than 0) => BWM could be set to 1 or 0
  */
  if((pNodeConfig->Init.Request == MDMA_REQUEST_SW) || (pNodeConfig->PostRequestMaskAddress != 0U))
 810502e:	683b      	ldr	r3, [r7, #0]
 8105030:	681b      	ldr	r3, [r3, #0]
 8105032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8105036:	d003      	beq.n	8105040 <HAL_MDMA_LinkedList_CreateNode+0x9c>
 8105038:	683b      	ldr	r3, [r7, #0]
 810503a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810503c:	2b00      	cmp	r3, #0
 810503e:	d005      	beq.n	810504c <HAL_MDMA_LinkedList_CreateNode+0xa8>
  {
    pNode->CTCR |=  MDMA_CTCR_BWM;
 8105040:	687b      	ldr	r3, [r7, #4]
 8105042:	681b      	ldr	r3, [r3, #0]
 8105044:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8105048:	687b      	ldr	r3, [r7, #4]
 810504a:	601a      	str	r2, [r3, #0]
  }

  /* Set the new CBNDTR Register value */
  pNode->CBNDTR = ((pNodeConfig->BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC;
 810504c:	683b      	ldr	r3, [r7, #0]
 810504e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8105050:	3b01      	subs	r3, #1
 8105052:	051a      	lsls	r2, r3, #20
 8105054:	687b      	ldr	r3, [r7, #4]
 8105056:	605a      	str	r2, [r3, #4]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(pNodeConfig->Init.SourceBlockAddressOffset < 0)
 8105058:	683b      	ldr	r3, [r7, #0]
 810505a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810505c:	2b00      	cmp	r3, #0
 810505e:	da0e      	bge.n	810507e <HAL_MDMA_LinkedList_CreateNode+0xda>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8105060:	687b      	ldr	r3, [r7, #4]
 8105062:	685b      	ldr	r3, [r3, #4]
 8105064:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8105068:	687b      	ldr	r3, [r7, #4]
 810506a:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.SourceBlockAddressOffset);
 810506c:	683b      	ldr	r3, [r7, #0]
 810506e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8105070:	425b      	negs	r3, r3
 8105072:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR = blockoffset & 0x0000FFFFU;
 8105074:	68fb      	ldr	r3, [r7, #12]
 8105076:	b29a      	uxth	r2, r3
 8105078:	687b      	ldr	r3, [r7, #4]
 810507a:	611a      	str	r2, [r3, #16]
 810507c:	e004      	b.n	8105088 <HAL_MDMA_LinkedList_CreateNode+0xe4>
  }
  else
  {
    /*write new CBRUR Register value : source repeat block offset */
    pNode->CBRUR = (((uint32_t) pNodeConfig->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 810507e:	683b      	ldr	r3, [r7, #0]
 8105080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8105082:	b29a      	uxth	r2, r3
 8105084:	687b      	ldr	r3, [r7, #4]
 8105086:	611a      	str	r2, [r3, #16]
  }

  /* if block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(pNodeConfig->Init.DestBlockAddressOffset < 0)
 8105088:	683b      	ldr	r3, [r7, #0]
 810508a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810508c:	2b00      	cmp	r3, #0
 810508e:	da11      	bge.n	81050b4 <HAL_MDMA_LinkedList_CreateNode+0x110>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8105090:	687b      	ldr	r3, [r7, #4]
 8105092:	685b      	ldr	r3, [r3, #4]
 8105094:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8105098:	687b      	ldr	r3, [r7, #4]
 810509a:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.DestBlockAddressOffset);
 810509c:	683b      	ldr	r3, [r7, #0]
 810509e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81050a0:	425b      	negs	r3, r3
 81050a2:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 81050a4:	687b      	ldr	r3, [r7, #4]
 81050a6:	691a      	ldr	r2, [r3, #16]
 81050a8:	68fb      	ldr	r3, [r7, #12]
 81050aa:	041b      	lsls	r3, r3, #16
 81050ac:	431a      	orrs	r2, r3
 81050ae:	687b      	ldr	r3, [r7, #4]
 81050b0:	611a      	str	r2, [r3, #16]
 81050b2:	e007      	b.n	81050c4 <HAL_MDMA_LinkedList_CreateNode+0x120>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    pNode->CBRUR |= ((((uint32_t)pNodeConfig->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 81050b4:	687b      	ldr	r3, [r7, #4]
 81050b6:	691a      	ldr	r2, [r3, #16]
 81050b8:	683b      	ldr	r3, [r7, #0]
 81050ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81050bc:	041b      	lsls	r3, r3, #16
 81050be:	431a      	orrs	r2, r3
 81050c0:	687b      	ldr	r3, [r7, #4]
 81050c2:	611a      	str	r2, [r3, #16]
  }

  /* Configure MDMA Link Node data length */
  pNode->CBNDTR |=  pNodeConfig->BlockDataLength;
 81050c4:	687b      	ldr	r3, [r7, #4]
 81050c6:	685a      	ldr	r2, [r3, #4]
 81050c8:	683b      	ldr	r3, [r7, #0]
 81050ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81050cc:	431a      	orrs	r2, r3
 81050ce:	687b      	ldr	r3, [r7, #4]
 81050d0:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Link Node destination address */
  pNode->CDAR = pNodeConfig->DstAddress;
 81050d2:	683b      	ldr	r3, [r7, #0]
 81050d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 81050d6:	687b      	ldr	r3, [r7, #4]
 81050d8:	60da      	str	r2, [r3, #12]

  /* Configure MDMA Link Node Source address */
  pNode->CSAR = pNodeConfig->SrcAddress;
 81050da:	683b      	ldr	r3, [r7, #0]
 81050dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 81050de:	687b      	ldr	r3, [r7, #4]
 81050e0:	609a      	str	r2, [r3, #8]

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData,  */
  if(pNodeConfig->Init.Request != MDMA_REQUEST_SW)
 81050e2:	683b      	ldr	r3, [r7, #0]
 81050e4:	681b      	ldr	r3, [r3, #0]
 81050e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81050ea:	d00c      	beq.n	8105106 <HAL_MDMA_LinkedList_CreateNode+0x162>
  {
    /* Set the HW request in CTBR register  */
    pNode->CTBR = pNodeConfig->Init.Request & MDMA_CTBR_TSEL;
 81050ec:	683b      	ldr	r3, [r7, #0]
 81050ee:	681b      	ldr	r3, [r3, #0]
 81050f0:	b2da      	uxtb	r2, r3
 81050f2:	687b      	ldr	r3, [r7, #4]
 81050f4:	619a      	str	r2, [r3, #24]
    /* Set the HW request clear Mask and Data */
    pNode->CMAR = pNodeConfig->PostRequestMaskAddress;
 81050f6:	683b      	ldr	r3, [r7, #0]
 81050f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 81050fa:	687b      	ldr	r3, [r7, #4]
 81050fc:	621a      	str	r2, [r3, #32]
    pNode->CMDR = pNodeConfig->PostRequestMaskData;
 81050fe:	683b      	ldr	r3, [r7, #0]
 8105100:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8105102:	687b      	ldr	r3, [r7, #4]
 8105104:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  addressMask = pNodeConfig->SrcAddress & 0xFF000000U;
 8105106:	683b      	ldr	r3, [r7, #0]
 8105108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810510a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 810510e:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8105110:	68bb      	ldr	r3, [r7, #8]
 8105112:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8105116:	d002      	beq.n	810511e <HAL_MDMA_LinkedList_CreateNode+0x17a>
 8105118:	68bb      	ldr	r3, [r7, #8]
 810511a:	2b00      	cmp	r3, #0
 810511c:	d105      	bne.n	810512a <HAL_MDMA_LinkedList_CreateNode+0x186>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_SBUS;
 810511e:	687b      	ldr	r3, [r7, #4]
 8105120:	699b      	ldr	r3, [r3, #24]
 8105122:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8105126:	687b      	ldr	r3, [r7, #4]
 8105128:	619a      	str	r2, [r3, #24]
  }

  addressMask = pNodeConfig->DstAddress & 0xFF000000U;
 810512a:	683b      	ldr	r3, [r7, #0]
 810512c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810512e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8105132:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8105134:	68bb      	ldr	r3, [r7, #8]
 8105136:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810513a:	d002      	beq.n	8105142 <HAL_MDMA_LinkedList_CreateNode+0x19e>
 810513c:	68bb      	ldr	r3, [r7, #8]
 810513e:	2b00      	cmp	r3, #0
 8105140:	d105      	bne.n	810514e <HAL_MDMA_LinkedList_CreateNode+0x1aa>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_DBUS;
 8105142:	687b      	ldr	r3, [r7, #4]
 8105144:	699b      	ldr	r3, [r3, #24]
 8105146:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 810514a:	687b      	ldr	r3, [r7, #4]
 810514c:	619a      	str	r2, [r3, #24]
  }

  return HAL_OK;
 810514e:	2300      	movs	r3, #0
}
 8105150:	4618      	mov	r0, r3
 8105152:	3714      	adds	r7, #20
 8105154:	46bd      	mov	sp, r7
 8105156:	f85d 7b04 	ldr.w	r7, [sp], #4
 810515a:	4770      	bx	lr

0810515c <HAL_MDMA_LinkedList_AddNode>:
  *                    at the end of the list
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_AddNode(MDMA_HandleTypeDef *hmdma, MDMA_LinkNodeTypeDef *pNewNode, const MDMA_LinkNodeTypeDef *pPrevNode)
{
 810515c:	b480      	push	{r7}
 810515e:	b089      	sub	sp, #36	@ 0x24
 8105160:	af00      	add	r7, sp, #0
 8105162:	60f8      	str	r0, [r7, #12]
 8105164:	60b9      	str	r1, [r7, #8]
 8105166:	607a      	str	r2, [r7, #4]
  MDMA_LinkNodeTypeDef *pNode;
  uint32_t counter = 0, nodeInserted = 0;
 8105168:	2300      	movs	r3, #0
 810516a:	61bb      	str	r3, [r7, #24]
 810516c:	2300      	movs	r3, #0
 810516e:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8105170:	2300      	movs	r3, #0
 8105172:	74fb      	strb	r3, [r7, #19]

  /* Check the MDMA peripheral handle */
  if((hmdma == NULL) || (pNewNode == NULL))
 8105174:	68fb      	ldr	r3, [r7, #12]
 8105176:	2b00      	cmp	r3, #0
 8105178:	d002      	beq.n	8105180 <HAL_MDMA_LinkedList_AddNode+0x24>
 810517a:	68bb      	ldr	r3, [r7, #8]
 810517c:	2b00      	cmp	r3, #0
 810517e:	d101      	bne.n	8105184 <HAL_MDMA_LinkedList_AddNode+0x28>
  {
    return HAL_ERROR;
 8105180:	2301      	movs	r3, #1
 8105182:	e0a9      	b.n	81052d8 <HAL_MDMA_LinkedList_AddNode+0x17c>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8105184:	68fb      	ldr	r3, [r7, #12]
 8105186:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 810518a:	2b01      	cmp	r3, #1
 810518c:	d101      	bne.n	8105192 <HAL_MDMA_LinkedList_AddNode+0x36>
 810518e:	2302      	movs	r3, #2
 8105190:	e0a2      	b.n	81052d8 <HAL_MDMA_LinkedList_AddNode+0x17c>
 8105192:	68fb      	ldr	r3, [r7, #12]
 8105194:	2201      	movs	r2, #1
 8105196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 810519a:	68fb      	ldr	r3, [r7, #12]
 810519c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 81051a0:	b2db      	uxtb	r3, r3
 81051a2:	2b01      	cmp	r3, #1
 81051a4:	f040 8093 	bne.w	81052ce <HAL_MDMA_LinkedList_AddNode+0x172>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 81051a8:	68fb      	ldr	r3, [r7, #12]
 81051aa:	2202      	movs	r2, #2
 81051ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Check if this is the first node (after the Inititlization node) */
    if((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U)
 81051b0:	68fb      	ldr	r3, [r7, #12]
 81051b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81051b4:	2b00      	cmp	r3, #0
 81051b6:	d116      	bne.n	81051e6 <HAL_MDMA_LinkedList_AddNode+0x8a>
    {
      if(pPrevNode == NULL)
 81051b8:	687b      	ldr	r3, [r7, #4]
 81051ba:	2b00      	cmp	r3, #0
 81051bc:	d110      	bne.n	81051e0 <HAL_MDMA_LinkedList_AddNode+0x84>
      {
        /* if this is the first node after the initialization
        connect this node to the node 0 by updating
        the MDMA channel CLAR register to this node address */
        hmdma->Instance->CLAR = (uint32_t)pNewNode;
 81051be:	68fb      	ldr	r3, [r7, #12]
 81051c0:	681b      	ldr	r3, [r3, #0]
 81051c2:	68ba      	ldr	r2, [r7, #8]
 81051c4:	625a      	str	r2, [r3, #36]	@ 0x24
        /* Set the MDMA handle First linked List node*/
        hmdma->FirstLinkedListNodeAddress = pNewNode;
 81051c6:	68fb      	ldr	r3, [r7, #12]
 81051c8:	68ba      	ldr	r2, [r7, #8]
 81051ca:	65da      	str	r2, [r3, #92]	@ 0x5c

        /*reset New node link */
        pNewNode->CLAR = 0;
 81051cc:	68bb      	ldr	r3, [r7, #8]
 81051ce:	2200      	movs	r2, #0
 81051d0:	615a      	str	r2, [r3, #20]

        /* Update the Handle last node address */
        hmdma->LastLinkedListNodeAddress = pNewNode;
 81051d2:	68fb      	ldr	r3, [r7, #12]
 81051d4:	68ba      	ldr	r2, [r7, #8]
 81051d6:	661a      	str	r2, [r3, #96]	@ 0x60

        hmdma->LinkedListNodeCounter = 1;
 81051d8:	68fb      	ldr	r3, [r7, #12]
 81051da:	2201      	movs	r2, #1
 81051dc:	665a      	str	r2, [r3, #100]	@ 0x64
 81051de:	e06c      	b.n	81052ba <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
      else
      {
        hal_status = HAL_ERROR;
 81051e0:	2301      	movs	r3, #1
 81051e2:	74fb      	strb	r3, [r7, #19]
 81051e4:	e069      	b.n	81052ba <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
    }
    else if(hmdma->FirstLinkedListNodeAddress != pNewNode)
 81051e6:	68fb      	ldr	r3, [r7, #12]
 81051e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81051ea:	68ba      	ldr	r2, [r7, #8]
 81051ec:	429a      	cmp	r2, r3
 81051ee:	d062      	beq.n	81052b6 <HAL_MDMA_LinkedList_AddNode+0x15a>
    {
      /* Check if the node to insert already exists*/
      pNode = hmdma->FirstLinkedListNodeAddress;
 81051f0:	68fb      	ldr	r3, [r7, #12]
 81051f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81051f4:	61fb      	str	r3, [r7, #28]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 81051f6:	e00c      	b.n	8105212 <HAL_MDMA_LinkedList_AddNode+0xb6>
      {
        if(pNode->CLAR == (uint32_t)pNewNode)
 81051f8:	69fb      	ldr	r3, [r7, #28]
 81051fa:	695a      	ldr	r2, [r3, #20]
 81051fc:	68bb      	ldr	r3, [r7, #8]
 81051fe:	429a      	cmp	r2, r3
 8105200:	d101      	bne.n	8105206 <HAL_MDMA_LinkedList_AddNode+0xaa>
        {
          hal_status = HAL_ERROR; /* error this node already exist in the linked list and it is not first node */
 8105202:	2301      	movs	r3, #1
 8105204:	74fb      	strb	r3, [r7, #19]
        }
        pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 8105206:	69fb      	ldr	r3, [r7, #28]
 8105208:	695b      	ldr	r3, [r3, #20]
 810520a:	61fb      	str	r3, [r7, #28]
        counter++;
 810520c:	69bb      	ldr	r3, [r7, #24]
 810520e:	3301      	adds	r3, #1
 8105210:	61bb      	str	r3, [r7, #24]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 8105212:	68fb      	ldr	r3, [r7, #12]
 8105214:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105216:	69ba      	ldr	r2, [r7, #24]
 8105218:	429a      	cmp	r2, r3
 810521a:	d202      	bcs.n	8105222 <HAL_MDMA_LinkedList_AddNode+0xc6>
 810521c:	7cfb      	ldrb	r3, [r7, #19]
 810521e:	2b00      	cmp	r3, #0
 8105220:	d0ea      	beq.n	81051f8 <HAL_MDMA_LinkedList_AddNode+0x9c>
      }

      if(hal_status == HAL_OK)
 8105222:	7cfb      	ldrb	r3, [r7, #19]
 8105224:	2b00      	cmp	r3, #0
 8105226:	d148      	bne.n	81052ba <HAL_MDMA_LinkedList_AddNode+0x15e>
      {
        /* Check if the previous node is the last one in the current list or zero */
        if((pPrevNode == hmdma->LastLinkedListNodeAddress) || (pPrevNode == NULL))
 8105228:	68fb      	ldr	r3, [r7, #12]
 810522a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810522c:	687a      	ldr	r2, [r7, #4]
 810522e:	429a      	cmp	r2, r3
 8105230:	d002      	beq.n	8105238 <HAL_MDMA_LinkedList_AddNode+0xdc>
 8105232:	687b      	ldr	r3, [r7, #4]
 8105234:	2b00      	cmp	r3, #0
 8105236:	d111      	bne.n	810525c <HAL_MDMA_LinkedList_AddNode+0x100>
        {
          /* insert the new node at the end of the list */
          pNewNode->CLAR = hmdma->LastLinkedListNodeAddress->CLAR;
 8105238:	68fb      	ldr	r3, [r7, #12]
 810523a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810523c:	695a      	ldr	r2, [r3, #20]
 810523e:	68bb      	ldr	r3, [r7, #8]
 8105240:	615a      	str	r2, [r3, #20]
          hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)pNewNode;
 8105242:	68fb      	ldr	r3, [r7, #12]
 8105244:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8105246:	68ba      	ldr	r2, [r7, #8]
 8105248:	615a      	str	r2, [r3, #20]
          /* Update the Handle last node address */
          hmdma->LastLinkedListNodeAddress = pNewNode;
 810524a:	68fb      	ldr	r3, [r7, #12]
 810524c:	68ba      	ldr	r2, [r7, #8]
 810524e:	661a      	str	r2, [r3, #96]	@ 0x60
          /* Increment the linked list node counter */
          hmdma->LinkedListNodeCounter++;
 8105250:	68fb      	ldr	r3, [r7, #12]
 8105252:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105254:	1c5a      	adds	r2, r3, #1
 8105256:	68fb      	ldr	r3, [r7, #12]
 8105258:	665a      	str	r2, [r3, #100]	@ 0x64
 810525a:	e02e      	b.n	81052ba <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
        else
        {
          /*insert the new node after the pPreviousNode node */
          pNode = hmdma->FirstLinkedListNodeAddress;
 810525c:	68fb      	ldr	r3, [r7, #12]
 810525e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105260:	61fb      	str	r3, [r7, #28]
          counter = 0;
 8105262:	2300      	movs	r3, #0
 8105264:	61bb      	str	r3, [r7, #24]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 8105266:	e018      	b.n	810529a <HAL_MDMA_LinkedList_AddNode+0x13e>
          {
            counter++;
 8105268:	69bb      	ldr	r3, [r7, #24]
 810526a:	3301      	adds	r3, #1
 810526c:	61bb      	str	r3, [r7, #24]
            if(pNode == pPrevNode)
 810526e:	69fa      	ldr	r2, [r7, #28]
 8105270:	687b      	ldr	r3, [r7, #4]
 8105272:	429a      	cmp	r2, r3
 8105274:	d10e      	bne.n	8105294 <HAL_MDMA_LinkedList_AddNode+0x138>
            {
              /*Insert the new node after the previous one */
              pNewNode->CLAR = pNode->CLAR;
 8105276:	69fb      	ldr	r3, [r7, #28]
 8105278:	695a      	ldr	r2, [r3, #20]
 810527a:	68bb      	ldr	r3, [r7, #8]
 810527c:	615a      	str	r2, [r3, #20]
              pNode->CLAR = (uint32_t)pNewNode;
 810527e:	68ba      	ldr	r2, [r7, #8]
 8105280:	69fb      	ldr	r3, [r7, #28]
 8105282:	615a      	str	r2, [r3, #20]
              /* Increment the linked list node counter */
              hmdma->LinkedListNodeCounter++;
 8105284:	68fb      	ldr	r3, [r7, #12]
 8105286:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105288:	1c5a      	adds	r2, r3, #1
 810528a:	68fb      	ldr	r3, [r7, #12]
 810528c:	665a      	str	r2, [r3, #100]	@ 0x64
              nodeInserted = 1;
 810528e:	2301      	movs	r3, #1
 8105290:	617b      	str	r3, [r7, #20]
 8105292:	e002      	b.n	810529a <HAL_MDMA_LinkedList_AddNode+0x13e>
            }
            else
            {
              pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 8105294:	69fb      	ldr	r3, [r7, #28]
 8105296:	695b      	ldr	r3, [r3, #20]
 8105298:	61fb      	str	r3, [r7, #28]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 810529a:	68fb      	ldr	r3, [r7, #12]
 810529c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810529e:	69ba      	ldr	r2, [r7, #24]
 81052a0:	429a      	cmp	r2, r3
 81052a2:	d202      	bcs.n	81052aa <HAL_MDMA_LinkedList_AddNode+0x14e>
 81052a4:	697b      	ldr	r3, [r7, #20]
 81052a6:	2b00      	cmp	r3, #0
 81052a8:	d0de      	beq.n	8105268 <HAL_MDMA_LinkedList_AddNode+0x10c>
            }
          }

          if(nodeInserted == 0U)
 81052aa:	697b      	ldr	r3, [r7, #20]
 81052ac:	2b00      	cmp	r3, #0
 81052ae:	d104      	bne.n	81052ba <HAL_MDMA_LinkedList_AddNode+0x15e>
          {
            hal_status = HAL_ERROR;
 81052b0:	2301      	movs	r3, #1
 81052b2:	74fb      	strb	r3, [r7, #19]
 81052b4:	e001      	b.n	81052ba <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
      }
    }
    else
    {
      hal_status = HAL_ERROR;
 81052b6:	2301      	movs	r3, #1
 81052b8:	74fb      	strb	r3, [r7, #19]
    }

    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 81052ba:	68fb      	ldr	r3, [r7, #12]
 81052bc:	2200      	movs	r2, #0
 81052be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    hmdma->State = HAL_MDMA_STATE_READY;
 81052c2:	68fb      	ldr	r3, [r7, #12]
 81052c4:	2201      	movs	r2, #1
 81052c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return hal_status;
 81052ca:	7cfb      	ldrb	r3, [r7, #19]
 81052cc:	e004      	b.n	81052d8 <HAL_MDMA_LinkedList_AddNode+0x17c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 81052ce:	68fb      	ldr	r3, [r7, #12]
 81052d0:	2200      	movs	r2, #0
 81052d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 81052d6:	2302      	movs	r3, #2
  }
}
 81052d8:	4618      	mov	r0, r3
 81052da:	3724      	adds	r7, #36	@ 0x24
 81052dc:	46bd      	mov	sp, r7
 81052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81052e2:	4770      	bx	lr

081052e4 <HAL_MDMA_LinkedList_EnableCircularMode>:
  * @param  hmdma : Pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_EnableCircularMode(MDMA_HandleTypeDef *hmdma)
{
 81052e4:	b480      	push	{r7}
 81052e6:	b085      	sub	sp, #20
 81052e8:	af00      	add	r7, sp, #0
 81052ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 81052ec:	2300      	movs	r3, #0
 81052ee:	73fb      	strb	r3, [r7, #15]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 81052f0:	687b      	ldr	r3, [r7, #4]
 81052f2:	2b00      	cmp	r3, #0
 81052f4:	d101      	bne.n	81052fa <HAL_MDMA_LinkedList_EnableCircularMode+0x16>
  {
    return HAL_ERROR;
 81052f6:	2301      	movs	r3, #1
 81052f8:	e031      	b.n	810535e <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 81052fa:	687b      	ldr	r3, [r7, #4]
 81052fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8105300:	2b01      	cmp	r3, #1
 8105302:	d101      	bne.n	8105308 <HAL_MDMA_LinkedList_EnableCircularMode+0x24>
 8105304:	2302      	movs	r3, #2
 8105306:	e02a      	b.n	810535e <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
 8105308:	687b      	ldr	r3, [r7, #4]
 810530a:	2201      	movs	r2, #1
 810530c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8105310:	687b      	ldr	r3, [r7, #4]
 8105312:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8105316:	b2db      	uxtb	r3, r3
 8105318:	2b01      	cmp	r3, #1
 810531a:	d117      	bne.n	810534c <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 810531c:	687b      	ldr	r3, [r7, #4]
 810531e:	2202      	movs	r2, #2
 8105320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* If first and last node are null (no nodes in the list) : return error*/
    if(((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U) || ((uint32_t)hmdma->LastLinkedListNodeAddress == 0U) || (hmdma->LinkedListNodeCounter == 0U))
 8105324:	687b      	ldr	r3, [r7, #4]
 8105326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105328:	2b00      	cmp	r3, #0
 810532a:	d007      	beq.n	810533c <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 810532c:	687b      	ldr	r3, [r7, #4]
 810532e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8105330:	2b00      	cmp	r3, #0
 8105332:	d003      	beq.n	810533c <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 8105334:	687b      	ldr	r3, [r7, #4]
 8105336:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105338:	2b00      	cmp	r3, #0
 810533a:	d102      	bne.n	8105342 <HAL_MDMA_LinkedList_EnableCircularMode+0x5e>
    {
      hal_status = HAL_ERROR;
 810533c:	2301      	movs	r3, #1
 810533e:	73fb      	strb	r3, [r7, #15]
 8105340:	e004      	b.n	810534c <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
    }
    else
    {
      /* to enable circular mode Last Node should be connected to first node */
      hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 8105342:	687b      	ldr	r3, [r7, #4]
 8105344:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8105346:	687b      	ldr	r3, [r7, #4]
 8105348:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810534a:	615a      	str	r2, [r3, #20]
    }

  }
  /* Process unlocked */
  __HAL_UNLOCK(hmdma);
 810534c:	687b      	ldr	r3, [r7, #4]
 810534e:	2200      	movs	r2, #0
 8105350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  hmdma->State = HAL_MDMA_STATE_READY;
 8105354:	687b      	ldr	r3, [r7, #4]
 8105356:	2201      	movs	r2, #1
 8105358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return hal_status;
 810535c:	7bfb      	ldrb	r3, [r7, #15]
}
 810535e:	4618      	mov	r0, r3
 8105360:	3714      	adds	r7, #20
 8105362:	46bd      	mov	sp, r7
 8105364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105368:	4770      	bx	lr

0810536a <HAL_MDMA_Start_IT>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount      : The number of a blocks to be transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Start_IT(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 810536a:	b580      	push	{r7, lr}
 810536c:	b086      	sub	sp, #24
 810536e:	af02      	add	r7, sp, #8
 8105370:	60f8      	str	r0, [r7, #12]
 8105372:	60b9      	str	r1, [r7, #8]
 8105374:	607a      	str	r2, [r7, #4]
 8105376:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_MDMA_TRANSFER_LENGTH(BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(BlockCount));

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8105378:	68fb      	ldr	r3, [r7, #12]
 810537a:	2b00      	cmp	r3, #0
 810537c:	d101      	bne.n	8105382 <HAL_MDMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 810537e:	2301      	movs	r3, #1
 8105380:	e070      	b.n	8105464 <HAL_MDMA_Start_IT+0xfa>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8105382:	68fb      	ldr	r3, [r7, #12]
 8105384:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8105388:	2b01      	cmp	r3, #1
 810538a:	d101      	bne.n	8105390 <HAL_MDMA_Start_IT+0x26>
 810538c:	2302      	movs	r3, #2
 810538e:	e069      	b.n	8105464 <HAL_MDMA_Start_IT+0xfa>
 8105390:	68fb      	ldr	r3, [r7, #12]
 8105392:	2201      	movs	r2, #1
 8105394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8105398:	68fb      	ldr	r3, [r7, #12]
 810539a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 810539e:	b2db      	uxtb	r3, r3
 81053a0:	2b01      	cmp	r3, #1
 81053a2:	d158      	bne.n	8105456 <HAL_MDMA_Start_IT+0xec>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 81053a4:	68fb      	ldr	r3, [r7, #12]
 81053a6:	2202      	movs	r2, #2
 81053a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Initialize the error code */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 81053ac:	68fb      	ldr	r3, [r7, #12]
 81053ae:	2200      	movs	r2, #0
 81053b0:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Disable the peripheral */
    __HAL_MDMA_DISABLE(hmdma);
 81053b2:	68fb      	ldr	r3, [r7, #12]
 81053b4:	681b      	ldr	r3, [r3, #0]
 81053b6:	68da      	ldr	r2, [r3, #12]
 81053b8:	68fb      	ldr	r3, [r7, #12]
 81053ba:	681b      	ldr	r3, [r3, #0]
 81053bc:	f022 0201 	bic.w	r2, r2, #1
 81053c0:	60da      	str	r2, [r3, #12]

    /* Configure the source, destination address and the data length */
    MDMA_SetConfig(hmdma, SrcAddress, DstAddress, BlockDataLength, BlockCount);
 81053c2:	69bb      	ldr	r3, [r7, #24]
 81053c4:	9300      	str	r3, [sp, #0]
 81053c6:	683b      	ldr	r3, [r7, #0]
 81053c8:	687a      	ldr	r2, [r7, #4]
 81053ca:	68b9      	ldr	r1, [r7, #8]
 81053cc:	68f8      	ldr	r0, [r7, #12]
 81053ce:	f000 f84d 	bl	810546c <MDMA_SetConfig>

    /* Enable Common interrupts i.e Transfer Error IT and Channel Transfer Complete IT*/
    __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC));
 81053d2:	68fb      	ldr	r3, [r7, #12]
 81053d4:	681b      	ldr	r3, [r3, #0]
 81053d6:	68da      	ldr	r2, [r3, #12]
 81053d8:	68fb      	ldr	r3, [r7, #12]
 81053da:	681b      	ldr	r3, [r3, #0]
 81053dc:	f042 0206 	orr.w	r2, r2, #6
 81053e0:	60da      	str	r2, [r3, #12]

    if(hmdma->XferBlockCpltCallback != NULL)
 81053e2:	68fb      	ldr	r3, [r7, #12]
 81053e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81053e6:	2b00      	cmp	r3, #0
 81053e8:	d007      	beq.n	81053fa <HAL_MDMA_Start_IT+0x90>
    {
      /* if Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT);
 81053ea:	68fb      	ldr	r3, [r7, #12]
 81053ec:	681b      	ldr	r3, [r3, #0]
 81053ee:	68da      	ldr	r2, [r3, #12]
 81053f0:	68fb      	ldr	r3, [r7, #12]
 81053f2:	681b      	ldr	r3, [r3, #0]
 81053f4:	f042 0210 	orr.w	r2, r2, #16
 81053f8:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferRepeatBlockCpltCallback != NULL)
 81053fa:	68fb      	ldr	r3, [r7, #12]
 81053fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81053fe:	2b00      	cmp	r3, #0
 8105400:	d007      	beq.n	8105412 <HAL_MDMA_Start_IT+0xa8>
    {
      /* if Repeated Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT);
 8105402:	68fb      	ldr	r3, [r7, #12]
 8105404:	681b      	ldr	r3, [r3, #0]
 8105406:	68da      	ldr	r2, [r3, #12]
 8105408:	68fb      	ldr	r3, [r7, #12]
 810540a:	681b      	ldr	r3, [r3, #0]
 810540c:	f042 0208 	orr.w	r2, r2, #8
 8105410:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferBufferCpltCallback != NULL)
 8105412:	68fb      	ldr	r3, [r7, #12]
 8105414:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8105416:	2b00      	cmp	r3, #0
 8105418:	d007      	beq.n	810542a <HAL_MDMA_Start_IT+0xc0>
    {
      /* if buffer transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC);
 810541a:	68fb      	ldr	r3, [r7, #12]
 810541c:	681b      	ldr	r3, [r3, #0]
 810541e:	68da      	ldr	r2, [r3, #12]
 8105420:	68fb      	ldr	r3, [r7, #12]
 8105422:	681b      	ldr	r3, [r3, #0]
 8105424:	f042 0220 	orr.w	r2, r2, #32
 8105428:	60da      	str	r2, [r3, #12]
    }

    /* Enable the Peripheral */
    __HAL_MDMA_ENABLE(hmdma);
 810542a:	68fb      	ldr	r3, [r7, #12]
 810542c:	681b      	ldr	r3, [r3, #0]
 810542e:	68da      	ldr	r2, [r3, #12]
 8105430:	68fb      	ldr	r3, [r7, #12]
 8105432:	681b      	ldr	r3, [r3, #0]
 8105434:	f042 0201 	orr.w	r2, r2, #1
 8105438:	60da      	str	r2, [r3, #12]

    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 810543a:	68fb      	ldr	r3, [r7, #12]
 810543c:	685b      	ldr	r3, [r3, #4]
 810543e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8105442:	d10e      	bne.n	8105462 <HAL_MDMA_Start_IT+0xf8>
    {
      /* activate If SW request mode*/
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 8105444:	68fb      	ldr	r3, [r7, #12]
 8105446:	681b      	ldr	r3, [r3, #0]
 8105448:	68da      	ldr	r2, [r3, #12]
 810544a:	68fb      	ldr	r3, [r7, #12]
 810544c:	681b      	ldr	r3, [r3, #0]
 810544e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8105452:	60da      	str	r2, [r3, #12]
 8105454:	e005      	b.n	8105462 <HAL_MDMA_Start_IT+0xf8>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8105456:	68fb      	ldr	r3, [r7, #12]
 8105458:	2200      	movs	r2, #0
 810545a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 810545e:	2302      	movs	r3, #2
 8105460:	e000      	b.n	8105464 <HAL_MDMA_Start_IT+0xfa>
  }

  return HAL_OK;
 8105462:	2300      	movs	r3, #0
}
 8105464:	4618      	mov	r0, r3
 8105466:	3710      	adds	r7, #16
 8105468:	46bd      	mov	sp, r7
 810546a:	bd80      	pop	{r7, pc}

0810546c <MDMA_SetConfig>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount: The number of blocks to be transferred
  * @retval HAL status
  */
static void MDMA_SetConfig(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 810546c:	b480      	push	{r7}
 810546e:	b087      	sub	sp, #28
 8105470:	af00      	add	r7, sp, #0
 8105472:	60f8      	str	r0, [r7, #12]
 8105474:	60b9      	str	r1, [r7, #8]
 8105476:	607a      	str	r2, [r7, #4]
 8105478:	603b      	str	r3, [r7, #0]
  uint32_t addressMask;

  /* Configure the MDMA Channel data length */
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 810547a:	68fb      	ldr	r3, [r7, #12]
 810547c:	681b      	ldr	r3, [r3, #0]
 810547e:	695b      	ldr	r3, [r3, #20]
 8105480:	0c5b      	lsrs	r3, r3, #17
 8105482:	045b      	lsls	r3, r3, #17
 8105484:	683a      	ldr	r2, [r7, #0]
 8105486:	f3c2 0110 	ubfx	r1, r2, #0, #17
 810548a:	68fa      	ldr	r2, [r7, #12]
 810548c:	6812      	ldr	r2, [r2, #0]
 810548e:	430b      	orrs	r3, r1
 8105490:	6153      	str	r3, [r2, #20]

  /* Configure the MDMA block repeat count */
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 8105492:	68fb      	ldr	r3, [r7, #12]
 8105494:	681b      	ldr	r3, [r3, #0]
 8105496:	695b      	ldr	r3, [r3, #20]
 8105498:	f3c3 0113 	ubfx	r1, r3, #0, #20
 810549c:	6a3b      	ldr	r3, [r7, #32]
 810549e:	3b01      	subs	r3, #1
 81054a0:	051a      	lsls	r2, r3, #20
 81054a2:	68fb      	ldr	r3, [r7, #12]
 81054a4:	681b      	ldr	r3, [r3, #0]
 81054a6:	430a      	orrs	r2, r1
 81054a8:	615a      	str	r2, [r3, #20]

  /* Clear all interrupt flags */
  __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF);
 81054aa:	68fb      	ldr	r3, [r7, #12]
 81054ac:	681b      	ldr	r3, [r3, #0]
 81054ae:	221f      	movs	r2, #31
 81054b0:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Channel destination address */
  hmdma->Instance->CDAR = DstAddress;
 81054b2:	68fb      	ldr	r3, [r7, #12]
 81054b4:	681b      	ldr	r3, [r3, #0]
 81054b6:	687a      	ldr	r2, [r7, #4]
 81054b8:	61da      	str	r2, [r3, #28]

  /* Configure MDMA Channel Source address */
  hmdma->Instance->CSAR = SrcAddress;
 81054ba:	68fb      	ldr	r3, [r7, #12]
 81054bc:	681b      	ldr	r3, [r3, #0]
 81054be:	68ba      	ldr	r2, [r7, #8]
 81054c0:	619a      	str	r2, [r3, #24]

  addressMask = SrcAddress & 0xFF000000U;
 81054c2:	68bb      	ldr	r3, [r7, #8]
 81054c4:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 81054c8:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 81054ca:	697b      	ldr	r3, [r7, #20]
 81054cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81054d0:	d002      	beq.n	81054d8 <MDMA_SetConfig+0x6c>
 81054d2:	697b      	ldr	r3, [r7, #20]
 81054d4:	2b00      	cmp	r3, #0
 81054d6:	d108      	bne.n	81054ea <MDMA_SetConfig+0x7e>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_SBUS;
 81054d8:	68fb      	ldr	r3, [r7, #12]
 81054da:	681b      	ldr	r3, [r3, #0]
 81054dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 81054de:	68fb      	ldr	r3, [r7, #12]
 81054e0:	681b      	ldr	r3, [r3, #0]
 81054e2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 81054e6:	629a      	str	r2, [r3, #40]	@ 0x28
 81054e8:	e007      	b.n	81054fa <MDMA_SetConfig+0x8e>
  }
  else
  {
    /*The AXI bus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 81054ea:	68fb      	ldr	r3, [r7, #12]
 81054ec:	681b      	ldr	r3, [r3, #0]
 81054ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 81054f0:	68fb      	ldr	r3, [r7, #12]
 81054f2:	681b      	ldr	r3, [r3, #0]
 81054f4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 81054f8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  addressMask = DstAddress & 0xFF000000U;
 81054fa:	687b      	ldr	r3, [r7, #4]
 81054fc:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8105500:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8105502:	697b      	ldr	r3, [r7, #20]
 8105504:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8105508:	d002      	beq.n	8105510 <MDMA_SetConfig+0xa4>
 810550a:	697b      	ldr	r3, [r7, #20]
 810550c:	2b00      	cmp	r3, #0
 810550e:	d108      	bne.n	8105522 <MDMA_SetConfig+0xb6>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_DBUS;
 8105510:	68fb      	ldr	r3, [r7, #12]
 8105512:	681b      	ldr	r3, [r3, #0]
 8105514:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8105516:	68fb      	ldr	r3, [r7, #12]
 8105518:	681b      	ldr	r3, [r3, #0]
 810551a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 810551e:	629a      	str	r2, [r3, #40]	@ 0x28
 8105520:	e007      	b.n	8105532 <MDMA_SetConfig+0xc6>
  }
  else
  {
    /*The AXI bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS);
 8105522:	68fb      	ldr	r3, [r7, #12]
 8105524:	681b      	ldr	r3, [r3, #0]
 8105526:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8105528:	68fb      	ldr	r3, [r7, #12]
 810552a:	681b      	ldr	r3, [r3, #0]
 810552c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8105530:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the linked list register to the first node of the list */
  hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 8105532:	68fb      	ldr	r3, [r7, #12]
 8105534:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8105536:	68fb      	ldr	r3, [r7, #12]
 8105538:	681b      	ldr	r3, [r3, #0]
 810553a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 810553c:	bf00      	nop
 810553e:	371c      	adds	r7, #28
 8105540:	46bd      	mov	sp, r7
 8105542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105546:	4770      	bx	lr

08105548 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8105548:	b480      	push	{r7}
 810554a:	b085      	sub	sp, #20
 810554c:	af00      	add	r7, sp, #0
 810554e:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8105550:	687b      	ldr	r3, [r7, #4]
 8105552:	68d9      	ldr	r1, [r3, #12]
 8105554:	687b      	ldr	r3, [r7, #4]
 8105556:	691a      	ldr	r2, [r3, #16]
 8105558:	687b      	ldr	r3, [r7, #4]
 810555a:	681b      	ldr	r3, [r3, #0]
 810555c:	430a      	orrs	r2, r1
 810555e:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8105560:	687b      	ldr	r3, [r7, #4]
 8105562:	695a      	ldr	r2, [r3, #20]
 8105564:	687b      	ldr	r3, [r7, #4]
 8105566:	699b      	ldr	r3, [r3, #24]
 8105568:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 810556a:	687b      	ldr	r3, [r7, #4]
 810556c:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 810556e:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8105570:	687b      	ldr	r3, [r7, #4]
 8105572:	6a1b      	ldr	r3, [r3, #32]
 8105574:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8105576:	687b      	ldr	r3, [r7, #4]
 8105578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 810557a:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 810557c:	687b      	ldr	r3, [r7, #4]
 810557e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105580:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 8105582:	687b      	ldr	r3, [r7, #4]
 8105584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8105586:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8105588:	687b      	ldr	r3, [r7, #4]
 810558a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810558c:	3b01      	subs	r3, #1
 810558e:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 8105590:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 8105594:	687b      	ldr	r3, [r7, #4]
 8105596:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8105598:	687b      	ldr	r3, [r7, #4]
 810559a:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 810559c:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 810559e:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 81055a0:	687b      	ldr	r3, [r7, #4]
 81055a2:	685b      	ldr	r3, [r3, #4]
 81055a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81055a8:	d107      	bne.n	81055ba <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 81055aa:	687b      	ldr	r3, [r7, #4]
 81055ac:	681b      	ldr	r3, [r3, #0]
 81055ae:	691a      	ldr	r2, [r3, #16]
 81055b0:	687b      	ldr	r3, [r7, #4]
 81055b2:	681b      	ldr	r3, [r3, #0]
 81055b4:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 81055b8:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 81055ba:	687b      	ldr	r3, [r7, #4]
 81055bc:	681b      	ldr	r3, [r3, #0]
 81055be:	2200      	movs	r2, #0
 81055c0:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 81055c2:	687b      	ldr	r3, [r7, #4]
 81055c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81055c6:	2b00      	cmp	r3, #0
 81055c8:	da11      	bge.n	81055ee <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 81055ca:	687b      	ldr	r3, [r7, #4]
 81055cc:	681b      	ldr	r3, [r3, #0]
 81055ce:	695a      	ldr	r2, [r3, #20]
 81055d0:	687b      	ldr	r3, [r7, #4]
 81055d2:	681b      	ldr	r3, [r3, #0]
 81055d4:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 81055d8:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 81055da:	687b      	ldr	r3, [r7, #4]
 81055dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81055de:	425b      	negs	r3, r3
 81055e0:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 81055e2:	687b      	ldr	r3, [r7, #4]
 81055e4:	681b      	ldr	r3, [r3, #0]
 81055e6:	68fa      	ldr	r2, [r7, #12]
 81055e8:	b292      	uxth	r2, r2
 81055ea:	621a      	str	r2, [r3, #32]
 81055ec:	e006      	b.n	81055fc <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 81055ee:	687b      	ldr	r3, [r7, #4]
 81055f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81055f2:	461a      	mov	r2, r3
 81055f4:	687b      	ldr	r3, [r7, #4]
 81055f6:	681b      	ldr	r3, [r3, #0]
 81055f8:	b292      	uxth	r2, r2
 81055fa:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 81055fc:	687b      	ldr	r3, [r7, #4]
 81055fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105600:	2b00      	cmp	r3, #0
 8105602:	da15      	bge.n	8105630 <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8105604:	687b      	ldr	r3, [r7, #4]
 8105606:	681b      	ldr	r3, [r3, #0]
 8105608:	695a      	ldr	r2, [r3, #20]
 810560a:	687b      	ldr	r3, [r7, #4]
 810560c:	681b      	ldr	r3, [r3, #0]
 810560e:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8105612:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 8105614:	687b      	ldr	r3, [r7, #4]
 8105616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105618:	425b      	negs	r3, r3
 810561a:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 810561c:	687b      	ldr	r3, [r7, #4]
 810561e:	681b      	ldr	r3, [r3, #0]
 8105620:	6a19      	ldr	r1, [r3, #32]
 8105622:	68fb      	ldr	r3, [r7, #12]
 8105624:	041a      	lsls	r2, r3, #16
 8105626:	687b      	ldr	r3, [r7, #4]
 8105628:	681b      	ldr	r3, [r3, #0]
 810562a:	430a      	orrs	r2, r1
 810562c:	621a      	str	r2, [r3, #32]
 810562e:	e009      	b.n	8105644 <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8105630:	687b      	ldr	r3, [r7, #4]
 8105632:	681b      	ldr	r3, [r3, #0]
 8105634:	6a19      	ldr	r1, [r3, #32]
 8105636:	687b      	ldr	r3, [r7, #4]
 8105638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810563a:	041a      	lsls	r2, r3, #16
 810563c:	687b      	ldr	r3, [r7, #4]
 810563e:	681b      	ldr	r3, [r3, #0]
 8105640:	430a      	orrs	r2, r1
 8105642:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8105644:	687b      	ldr	r3, [r7, #4]
 8105646:	685b      	ldr	r3, [r3, #4]
 8105648:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810564c:	d006      	beq.n	810565c <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 810564e:	687b      	ldr	r3, [r7, #4]
 8105650:	685a      	ldr	r2, [r3, #4]
 8105652:	687b      	ldr	r3, [r7, #4]
 8105654:	681b      	ldr	r3, [r3, #0]
 8105656:	b2d2      	uxtb	r2, r2
 8105658:	629a      	str	r2, [r3, #40]	@ 0x28
 810565a:	e003      	b.n	8105664 <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 810565c:	687b      	ldr	r3, [r7, #4]
 810565e:	681b      	ldr	r3, [r3, #0]
 8105660:	2200      	movs	r2, #0
 8105662:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 8105664:	687b      	ldr	r3, [r7, #4]
 8105666:	681b      	ldr	r3, [r3, #0]
 8105668:	2200      	movs	r2, #0
 810566a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 810566c:	bf00      	nop
 810566e:	3714      	adds	r7, #20
 8105670:	46bd      	mov	sp, r7
 8105672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105676:	4770      	bx	lr

08105678 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8105678:	b480      	push	{r7}
 810567a:	b089      	sub	sp, #36	@ 0x24
 810567c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 810567e:	4bb3      	ldr	r3, [pc, #716]	@ (810594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105680:	691b      	ldr	r3, [r3, #16]
 8105682:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8105686:	2b18      	cmp	r3, #24
 8105688:	f200 8155 	bhi.w	8105936 <HAL_RCC_GetSysClockFreq+0x2be>
 810568c:	a201      	add	r2, pc, #4	@ (adr r2, 8105694 <HAL_RCC_GetSysClockFreq+0x1c>)
 810568e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105692:	bf00      	nop
 8105694:	081056f9 	.word	0x081056f9
 8105698:	08105937 	.word	0x08105937
 810569c:	08105937 	.word	0x08105937
 81056a0:	08105937 	.word	0x08105937
 81056a4:	08105937 	.word	0x08105937
 81056a8:	08105937 	.word	0x08105937
 81056ac:	08105937 	.word	0x08105937
 81056b0:	08105937 	.word	0x08105937
 81056b4:	0810571f 	.word	0x0810571f
 81056b8:	08105937 	.word	0x08105937
 81056bc:	08105937 	.word	0x08105937
 81056c0:	08105937 	.word	0x08105937
 81056c4:	08105937 	.word	0x08105937
 81056c8:	08105937 	.word	0x08105937
 81056cc:	08105937 	.word	0x08105937
 81056d0:	08105937 	.word	0x08105937
 81056d4:	08105725 	.word	0x08105725
 81056d8:	08105937 	.word	0x08105937
 81056dc:	08105937 	.word	0x08105937
 81056e0:	08105937 	.word	0x08105937
 81056e4:	08105937 	.word	0x08105937
 81056e8:	08105937 	.word	0x08105937
 81056ec:	08105937 	.word	0x08105937
 81056f0:	08105937 	.word	0x08105937
 81056f4:	0810572b 	.word	0x0810572b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81056f8:	4b94      	ldr	r3, [pc, #592]	@ (810594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81056fa:	681b      	ldr	r3, [r3, #0]
 81056fc:	f003 0320 	and.w	r3, r3, #32
 8105700:	2b00      	cmp	r3, #0
 8105702:	d009      	beq.n	8105718 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105704:	4b91      	ldr	r3, [pc, #580]	@ (810594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105706:	681b      	ldr	r3, [r3, #0]
 8105708:	08db      	lsrs	r3, r3, #3
 810570a:	f003 0303 	and.w	r3, r3, #3
 810570e:	4a90      	ldr	r2, [pc, #576]	@ (8105950 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8105710:	fa22 f303 	lsr.w	r3, r2, r3
 8105714:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8105716:	e111      	b.n	810593c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8105718:	4b8d      	ldr	r3, [pc, #564]	@ (8105950 <HAL_RCC_GetSysClockFreq+0x2d8>)
 810571a:	61bb      	str	r3, [r7, #24]
      break;
 810571c:	e10e      	b.n	810593c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 810571e:	4b8d      	ldr	r3, [pc, #564]	@ (8105954 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8105720:	61bb      	str	r3, [r7, #24]
      break;
 8105722:	e10b      	b.n	810593c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8105724:	4b8c      	ldr	r3, [pc, #560]	@ (8105958 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8105726:	61bb      	str	r3, [r7, #24]
      break;
 8105728:	e108      	b.n	810593c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810572a:	4b88      	ldr	r3, [pc, #544]	@ (810594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810572c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810572e:	f003 0303 	and.w	r3, r3, #3
 8105732:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8105734:	4b85      	ldr	r3, [pc, #532]	@ (810594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105738:	091b      	lsrs	r3, r3, #4
 810573a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 810573e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8105740:	4b82      	ldr	r3, [pc, #520]	@ (810594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105744:	f003 0301 	and.w	r3, r3, #1
 8105748:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 810574a:	4b80      	ldr	r3, [pc, #512]	@ (810594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810574c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810574e:	08db      	lsrs	r3, r3, #3
 8105750:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105754:	68fa      	ldr	r2, [r7, #12]
 8105756:	fb02 f303 	mul.w	r3, r2, r3
 810575a:	ee07 3a90 	vmov	s15, r3
 810575e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105762:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8105766:	693b      	ldr	r3, [r7, #16]
 8105768:	2b00      	cmp	r3, #0
 810576a:	f000 80e1 	beq.w	8105930 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 810576e:	697b      	ldr	r3, [r7, #20]
 8105770:	2b02      	cmp	r3, #2
 8105772:	f000 8083 	beq.w	810587c <HAL_RCC_GetSysClockFreq+0x204>
 8105776:	697b      	ldr	r3, [r7, #20]
 8105778:	2b02      	cmp	r3, #2
 810577a:	f200 80a1 	bhi.w	81058c0 <HAL_RCC_GetSysClockFreq+0x248>
 810577e:	697b      	ldr	r3, [r7, #20]
 8105780:	2b00      	cmp	r3, #0
 8105782:	d003      	beq.n	810578c <HAL_RCC_GetSysClockFreq+0x114>
 8105784:	697b      	ldr	r3, [r7, #20]
 8105786:	2b01      	cmp	r3, #1
 8105788:	d056      	beq.n	8105838 <HAL_RCC_GetSysClockFreq+0x1c0>
 810578a:	e099      	b.n	81058c0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810578c:	4b6f      	ldr	r3, [pc, #444]	@ (810594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810578e:	681b      	ldr	r3, [r3, #0]
 8105790:	f003 0320 	and.w	r3, r3, #32
 8105794:	2b00      	cmp	r3, #0
 8105796:	d02d      	beq.n	81057f4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105798:	4b6c      	ldr	r3, [pc, #432]	@ (810594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810579a:	681b      	ldr	r3, [r3, #0]
 810579c:	08db      	lsrs	r3, r3, #3
 810579e:	f003 0303 	and.w	r3, r3, #3
 81057a2:	4a6b      	ldr	r2, [pc, #428]	@ (8105950 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81057a4:	fa22 f303 	lsr.w	r3, r2, r3
 81057a8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81057aa:	687b      	ldr	r3, [r7, #4]
 81057ac:	ee07 3a90 	vmov	s15, r3
 81057b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81057b4:	693b      	ldr	r3, [r7, #16]
 81057b6:	ee07 3a90 	vmov	s15, r3
 81057ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81057be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81057c2:	4b62      	ldr	r3, [pc, #392]	@ (810594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81057c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81057c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81057ca:	ee07 3a90 	vmov	s15, r3
 81057ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81057d2:	ed97 6a02 	vldr	s12, [r7, #8]
 81057d6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 810595c <HAL_RCC_GetSysClockFreq+0x2e4>
 81057da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81057de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81057e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81057e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81057ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 81057ee:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 81057f2:	e087      	b.n	8105904 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81057f4:	693b      	ldr	r3, [r7, #16]
 81057f6:	ee07 3a90 	vmov	s15, r3
 81057fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81057fe:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8105960 <HAL_RCC_GetSysClockFreq+0x2e8>
 8105802:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105806:	4b51      	ldr	r3, [pc, #324]	@ (810594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810580a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810580e:	ee07 3a90 	vmov	s15, r3
 8105812:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105816:	ed97 6a02 	vldr	s12, [r7, #8]
 810581a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 810595c <HAL_RCC_GetSysClockFreq+0x2e4>
 810581e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105822:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105826:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810582a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810582e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105832:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8105836:	e065      	b.n	8105904 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105838:	693b      	ldr	r3, [r7, #16]
 810583a:	ee07 3a90 	vmov	s15, r3
 810583e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105842:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8105964 <HAL_RCC_GetSysClockFreq+0x2ec>
 8105846:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810584a:	4b40      	ldr	r3, [pc, #256]	@ (810594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810584c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810584e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105852:	ee07 3a90 	vmov	s15, r3
 8105856:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810585a:	ed97 6a02 	vldr	s12, [r7, #8]
 810585e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 810595c <HAL_RCC_GetSysClockFreq+0x2e4>
 8105862:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105866:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810586a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810586e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105876:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810587a:	e043      	b.n	8105904 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810587c:	693b      	ldr	r3, [r7, #16]
 810587e:	ee07 3a90 	vmov	s15, r3
 8105882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105886:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8105968 <HAL_RCC_GetSysClockFreq+0x2f0>
 810588a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810588e:	4b2f      	ldr	r3, [pc, #188]	@ (810594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8105892:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105896:	ee07 3a90 	vmov	s15, r3
 810589a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810589e:	ed97 6a02 	vldr	s12, [r7, #8]
 81058a2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 810595c <HAL_RCC_GetSysClockFreq+0x2e4>
 81058a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81058aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81058ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81058b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81058b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81058ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81058be:	e021      	b.n	8105904 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81058c0:	693b      	ldr	r3, [r7, #16]
 81058c2:	ee07 3a90 	vmov	s15, r3
 81058c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81058ca:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8105964 <HAL_RCC_GetSysClockFreq+0x2ec>
 81058ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81058d2:	4b1e      	ldr	r3, [pc, #120]	@ (810594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81058d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81058d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81058da:	ee07 3a90 	vmov	s15, r3
 81058de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81058e2:	ed97 6a02 	vldr	s12, [r7, #8]
 81058e6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 810595c <HAL_RCC_GetSysClockFreq+0x2e4>
 81058ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81058ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81058f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81058f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81058fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 81058fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8105902:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8105904:	4b11      	ldr	r3, [pc, #68]	@ (810594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8105908:	0a5b      	lsrs	r3, r3, #9
 810590a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810590e:	3301      	adds	r3, #1
 8105910:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8105912:	683b      	ldr	r3, [r7, #0]
 8105914:	ee07 3a90 	vmov	s15, r3
 8105918:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 810591c:	edd7 6a07 	vldr	s13, [r7, #28]
 8105920:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105924:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105928:	ee17 3a90 	vmov	r3, s15
 810592c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 810592e:	e005      	b.n	810593c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8105930:	2300      	movs	r3, #0
 8105932:	61bb      	str	r3, [r7, #24]
      break;
 8105934:	e002      	b.n	810593c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8105936:	4b07      	ldr	r3, [pc, #28]	@ (8105954 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8105938:	61bb      	str	r3, [r7, #24]
      break;
 810593a:	bf00      	nop
  }

  return sysclockfreq;
 810593c:	69bb      	ldr	r3, [r7, #24]
}
 810593e:	4618      	mov	r0, r3
 8105940:	3724      	adds	r7, #36	@ 0x24
 8105942:	46bd      	mov	sp, r7
 8105944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105948:	4770      	bx	lr
 810594a:	bf00      	nop
 810594c:	58024400 	.word	0x58024400
 8105950:	03d09000 	.word	0x03d09000
 8105954:	003d0900 	.word	0x003d0900
 8105958:	017d7840 	.word	0x017d7840
 810595c:	46000000 	.word	0x46000000
 8105960:	4c742400 	.word	0x4c742400
 8105964:	4a742400 	.word	0x4a742400
 8105968:	4bbebc20 	.word	0x4bbebc20

0810596c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 810596c:	b580      	push	{r7, lr}
 810596e:	b082      	sub	sp, #8
 8105970:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8105972:	f7ff fe81 	bl	8105678 <HAL_RCC_GetSysClockFreq>
 8105976:	4602      	mov	r2, r0
 8105978:	4b11      	ldr	r3, [pc, #68]	@ (81059c0 <HAL_RCC_GetHCLKFreq+0x54>)
 810597a:	699b      	ldr	r3, [r3, #24]
 810597c:	0a1b      	lsrs	r3, r3, #8
 810597e:	f003 030f 	and.w	r3, r3, #15
 8105982:	4910      	ldr	r1, [pc, #64]	@ (81059c4 <HAL_RCC_GetHCLKFreq+0x58>)
 8105984:	5ccb      	ldrb	r3, [r1, r3]
 8105986:	f003 031f 	and.w	r3, r3, #31
 810598a:	fa22 f303 	lsr.w	r3, r2, r3
 810598e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8105990:	4b0b      	ldr	r3, [pc, #44]	@ (81059c0 <HAL_RCC_GetHCLKFreq+0x54>)
 8105992:	699b      	ldr	r3, [r3, #24]
 8105994:	f003 030f 	and.w	r3, r3, #15
 8105998:	4a0a      	ldr	r2, [pc, #40]	@ (81059c4 <HAL_RCC_GetHCLKFreq+0x58>)
 810599a:	5cd3      	ldrb	r3, [r2, r3]
 810599c:	f003 031f 	and.w	r3, r3, #31
 81059a0:	687a      	ldr	r2, [r7, #4]
 81059a2:	fa22 f303 	lsr.w	r3, r2, r3
 81059a6:	4a08      	ldr	r2, [pc, #32]	@ (81059c8 <HAL_RCC_GetHCLKFreq+0x5c>)
 81059a8:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81059aa:	4b07      	ldr	r3, [pc, #28]	@ (81059c8 <HAL_RCC_GetHCLKFreq+0x5c>)
 81059ac:	681b      	ldr	r3, [r3, #0]
 81059ae:	4a07      	ldr	r2, [pc, #28]	@ (81059cc <HAL_RCC_GetHCLKFreq+0x60>)
 81059b0:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 81059b2:	4b05      	ldr	r3, [pc, #20]	@ (81059c8 <HAL_RCC_GetHCLKFreq+0x5c>)
 81059b4:	681b      	ldr	r3, [r3, #0]
}
 81059b6:	4618      	mov	r0, r3
 81059b8:	3708      	adds	r7, #8
 81059ba:	46bd      	mov	sp, r7
 81059bc:	bd80      	pop	{r7, pc}
 81059be:	bf00      	nop
 81059c0:	58024400 	.word	0x58024400
 81059c4:	08108468 	.word	0x08108468
 81059c8:	10000004 	.word	0x10000004
 81059cc:	10000000 	.word	0x10000000

081059d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 81059d0:	b580      	push	{r7, lr}
 81059d2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 81059d4:	f7ff ffca 	bl	810596c <HAL_RCC_GetHCLKFreq>
 81059d8:	4602      	mov	r2, r0
 81059da:	4b06      	ldr	r3, [pc, #24]	@ (81059f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 81059dc:	69db      	ldr	r3, [r3, #28]
 81059de:	091b      	lsrs	r3, r3, #4
 81059e0:	f003 0307 	and.w	r3, r3, #7
 81059e4:	4904      	ldr	r1, [pc, #16]	@ (81059f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 81059e6:	5ccb      	ldrb	r3, [r1, r3]
 81059e8:	f003 031f 	and.w	r3, r3, #31
 81059ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 81059f0:	4618      	mov	r0, r3
 81059f2:	bd80      	pop	{r7, pc}
 81059f4:	58024400 	.word	0x58024400
 81059f8:	08108468 	.word	0x08108468

081059fc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 81059fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8105a00:	b0ca      	sub	sp, #296	@ 0x128
 8105a02:	af00      	add	r7, sp, #0
 8105a04:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8105a08:	2300      	movs	r3, #0
 8105a0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8105a0e:	2300      	movs	r3, #0
 8105a10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8105a14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105a1c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8105a20:	2500      	movs	r5, #0
 8105a22:	ea54 0305 	orrs.w	r3, r4, r5
 8105a26:	d049      	beq.n	8105abc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8105a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105a2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8105a2e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8105a32:	d02f      	beq.n	8105a94 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8105a34:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8105a38:	d828      	bhi.n	8105a8c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8105a3a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8105a3e:	d01a      	beq.n	8105a76 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8105a40:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8105a44:	d822      	bhi.n	8105a8c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8105a46:	2b00      	cmp	r3, #0
 8105a48:	d003      	beq.n	8105a52 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8105a4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8105a4e:	d007      	beq.n	8105a60 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8105a50:	e01c      	b.n	8105a8c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105a52:	4bb8      	ldr	r3, [pc, #736]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105a56:	4ab7      	ldr	r2, [pc, #732]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105a58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105a5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8105a5e:	e01a      	b.n	8105a96 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8105a60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105a64:	3308      	adds	r3, #8
 8105a66:	2102      	movs	r1, #2
 8105a68:	4618      	mov	r0, r3
 8105a6a:	f002 fb61 	bl	8108130 <RCCEx_PLL2_Config>
 8105a6e:	4603      	mov	r3, r0
 8105a70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8105a74:	e00f      	b.n	8105a96 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105a7a:	3328      	adds	r3, #40	@ 0x28
 8105a7c:	2102      	movs	r1, #2
 8105a7e:	4618      	mov	r0, r3
 8105a80:	f002 fc08 	bl	8108294 <RCCEx_PLL3_Config>
 8105a84:	4603      	mov	r3, r0
 8105a86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8105a8a:	e004      	b.n	8105a96 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105a8c:	2301      	movs	r3, #1
 8105a8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105a92:	e000      	b.n	8105a96 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8105a94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105a96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105a9a:	2b00      	cmp	r3, #0
 8105a9c:	d10a      	bne.n	8105ab4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8105a9e:	4ba5      	ldr	r3, [pc, #660]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105aa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105aa2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8105aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105aaa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8105aac:	4aa1      	ldr	r2, [pc, #644]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105aae:	430b      	orrs	r3, r1
 8105ab0:	6513      	str	r3, [r2, #80]	@ 0x50
 8105ab2:	e003      	b.n	8105abc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105ab4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105ab8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8105abc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105ac4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8105ac8:	f04f 0900 	mov.w	r9, #0
 8105acc:	ea58 0309 	orrs.w	r3, r8, r9
 8105ad0:	d047      	beq.n	8105b62 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8105ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105ad6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105ad8:	2b04      	cmp	r3, #4
 8105ada:	d82a      	bhi.n	8105b32 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8105adc:	a201      	add	r2, pc, #4	@ (adr r2, 8105ae4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8105ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105ae2:	bf00      	nop
 8105ae4:	08105af9 	.word	0x08105af9
 8105ae8:	08105b07 	.word	0x08105b07
 8105aec:	08105b1d 	.word	0x08105b1d
 8105af0:	08105b3b 	.word	0x08105b3b
 8105af4:	08105b3b 	.word	0x08105b3b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105af8:	4b8e      	ldr	r3, [pc, #568]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105afc:	4a8d      	ldr	r2, [pc, #564]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105afe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105b02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8105b04:	e01a      	b.n	8105b3c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105b0a:	3308      	adds	r3, #8
 8105b0c:	2100      	movs	r1, #0
 8105b0e:	4618      	mov	r0, r3
 8105b10:	f002 fb0e 	bl	8108130 <RCCEx_PLL2_Config>
 8105b14:	4603      	mov	r3, r0
 8105b16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8105b1a:	e00f      	b.n	8105b3c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8105b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105b20:	3328      	adds	r3, #40	@ 0x28
 8105b22:	2100      	movs	r1, #0
 8105b24:	4618      	mov	r0, r3
 8105b26:	f002 fbb5 	bl	8108294 <RCCEx_PLL3_Config>
 8105b2a:	4603      	mov	r3, r0
 8105b2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8105b30:	e004      	b.n	8105b3c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105b32:	2301      	movs	r3, #1
 8105b34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105b38:	e000      	b.n	8105b3c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8105b3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105b3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105b40:	2b00      	cmp	r3, #0
 8105b42:	d10a      	bne.n	8105b5a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8105b44:	4b7b      	ldr	r3, [pc, #492]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105b46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105b48:	f023 0107 	bic.w	r1, r3, #7
 8105b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105b52:	4a78      	ldr	r2, [pc, #480]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105b54:	430b      	orrs	r3, r1
 8105b56:	6513      	str	r3, [r2, #80]	@ 0x50
 8105b58:	e003      	b.n	8105b62 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105b5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105b5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8105b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105b6a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8105b6e:	f04f 0b00 	mov.w	fp, #0
 8105b72:	ea5a 030b 	orrs.w	r3, sl, fp
 8105b76:	d04c      	beq.n	8105c12 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8105b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105b7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8105b82:	d030      	beq.n	8105be6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8105b84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8105b88:	d829      	bhi.n	8105bde <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8105b8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8105b8c:	d02d      	beq.n	8105bea <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8105b8e:	2bc0      	cmp	r3, #192	@ 0xc0
 8105b90:	d825      	bhi.n	8105bde <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8105b92:	2b80      	cmp	r3, #128	@ 0x80
 8105b94:	d018      	beq.n	8105bc8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8105b96:	2b80      	cmp	r3, #128	@ 0x80
 8105b98:	d821      	bhi.n	8105bde <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8105b9a:	2b00      	cmp	r3, #0
 8105b9c:	d002      	beq.n	8105ba4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8105b9e:	2b40      	cmp	r3, #64	@ 0x40
 8105ba0:	d007      	beq.n	8105bb2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8105ba2:	e01c      	b.n	8105bde <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105ba4:	4b63      	ldr	r3, [pc, #396]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105ba8:	4a62      	ldr	r2, [pc, #392]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105baa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105bae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8105bb0:	e01c      	b.n	8105bec <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105bb6:	3308      	adds	r3, #8
 8105bb8:	2100      	movs	r1, #0
 8105bba:	4618      	mov	r0, r3
 8105bbc:	f002 fab8 	bl	8108130 <RCCEx_PLL2_Config>
 8105bc0:	4603      	mov	r3, r0
 8105bc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8105bc6:	e011      	b.n	8105bec <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8105bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105bcc:	3328      	adds	r3, #40	@ 0x28
 8105bce:	2100      	movs	r1, #0
 8105bd0:	4618      	mov	r0, r3
 8105bd2:	f002 fb5f 	bl	8108294 <RCCEx_PLL3_Config>
 8105bd6:	4603      	mov	r3, r0
 8105bd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8105bdc:	e006      	b.n	8105bec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105bde:	2301      	movs	r3, #1
 8105be0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105be4:	e002      	b.n	8105bec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8105be6:	bf00      	nop
 8105be8:	e000      	b.n	8105bec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8105bea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105bec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105bf0:	2b00      	cmp	r3, #0
 8105bf2:	d10a      	bne.n	8105c0a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8105bf4:	4b4f      	ldr	r3, [pc, #316]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105bf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105bf8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8105bfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105c00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105c02:	4a4c      	ldr	r2, [pc, #304]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105c04:	430b      	orrs	r3, r1
 8105c06:	6513      	str	r3, [r2, #80]	@ 0x50
 8105c08:	e003      	b.n	8105c12 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105c0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105c0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8105c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105c1a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8105c1e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8105c22:	2300      	movs	r3, #0
 8105c24:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8105c28:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8105c2c:	460b      	mov	r3, r1
 8105c2e:	4313      	orrs	r3, r2
 8105c30:	d053      	beq.n	8105cda <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8105c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105c36:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8105c3a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8105c3e:	d035      	beq.n	8105cac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8105c40:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8105c44:	d82e      	bhi.n	8105ca4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8105c46:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8105c4a:	d031      	beq.n	8105cb0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8105c4c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8105c50:	d828      	bhi.n	8105ca4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8105c52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8105c56:	d01a      	beq.n	8105c8e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8105c58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8105c5c:	d822      	bhi.n	8105ca4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8105c5e:	2b00      	cmp	r3, #0
 8105c60:	d003      	beq.n	8105c6a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8105c62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8105c66:	d007      	beq.n	8105c78 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8105c68:	e01c      	b.n	8105ca4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105c6a:	4b32      	ldr	r3, [pc, #200]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105c6e:	4a31      	ldr	r2, [pc, #196]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105c70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105c74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8105c76:	e01c      	b.n	8105cb2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105c7c:	3308      	adds	r3, #8
 8105c7e:	2100      	movs	r1, #0
 8105c80:	4618      	mov	r0, r3
 8105c82:	f002 fa55 	bl	8108130 <RCCEx_PLL2_Config>
 8105c86:	4603      	mov	r3, r0
 8105c88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8105c8c:	e011      	b.n	8105cb2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8105c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105c92:	3328      	adds	r3, #40	@ 0x28
 8105c94:	2100      	movs	r1, #0
 8105c96:	4618      	mov	r0, r3
 8105c98:	f002 fafc 	bl	8108294 <RCCEx_PLL3_Config>
 8105c9c:	4603      	mov	r3, r0
 8105c9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8105ca2:	e006      	b.n	8105cb2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8105ca4:	2301      	movs	r3, #1
 8105ca6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105caa:	e002      	b.n	8105cb2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8105cac:	bf00      	nop
 8105cae:	e000      	b.n	8105cb2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8105cb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105cb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105cb6:	2b00      	cmp	r3, #0
 8105cb8:	d10b      	bne.n	8105cd2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8105cba:	4b1e      	ldr	r3, [pc, #120]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105cbe:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8105cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105cc6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8105cca:	4a1a      	ldr	r2, [pc, #104]	@ (8105d34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105ccc:	430b      	orrs	r3, r1
 8105cce:	6593      	str	r3, [r2, #88]	@ 0x58
 8105cd0:	e003      	b.n	8105cda <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105cd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105cd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8105cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105ce2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8105ce6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8105cea:	2300      	movs	r3, #0
 8105cec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8105cf0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8105cf4:	460b      	mov	r3, r1
 8105cf6:	4313      	orrs	r3, r2
 8105cf8:	d056      	beq.n	8105da8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8105cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105cfe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8105d02:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8105d06:	d038      	beq.n	8105d7a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8105d08:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8105d0c:	d831      	bhi.n	8105d72 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8105d0e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8105d12:	d034      	beq.n	8105d7e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8105d14:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8105d18:	d82b      	bhi.n	8105d72 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8105d1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8105d1e:	d01d      	beq.n	8105d5c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8105d20:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8105d24:	d825      	bhi.n	8105d72 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8105d26:	2b00      	cmp	r3, #0
 8105d28:	d006      	beq.n	8105d38 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8105d2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8105d2e:	d00a      	beq.n	8105d46 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8105d30:	e01f      	b.n	8105d72 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8105d32:	bf00      	nop
 8105d34:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105d38:	4ba2      	ldr	r3, [pc, #648]	@ (8105fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105d3c:	4aa1      	ldr	r2, [pc, #644]	@ (8105fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105d3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105d42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8105d44:	e01c      	b.n	8105d80 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105d4a:	3308      	adds	r3, #8
 8105d4c:	2100      	movs	r1, #0
 8105d4e:	4618      	mov	r0, r3
 8105d50:	f002 f9ee 	bl	8108130 <RCCEx_PLL2_Config>
 8105d54:	4603      	mov	r3, r0
 8105d56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8105d5a:	e011      	b.n	8105d80 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8105d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105d60:	3328      	adds	r3, #40	@ 0x28
 8105d62:	2100      	movs	r1, #0
 8105d64:	4618      	mov	r0, r3
 8105d66:	f002 fa95 	bl	8108294 <RCCEx_PLL3_Config>
 8105d6a:	4603      	mov	r3, r0
 8105d6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8105d70:	e006      	b.n	8105d80 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8105d72:	2301      	movs	r3, #1
 8105d74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105d78:	e002      	b.n	8105d80 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8105d7a:	bf00      	nop
 8105d7c:	e000      	b.n	8105d80 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8105d7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105d80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105d84:	2b00      	cmp	r3, #0
 8105d86:	d10b      	bne.n	8105da0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8105d88:	4b8e      	ldr	r3, [pc, #568]	@ (8105fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105d8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105d8c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8105d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105d94:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8105d98:	4a8a      	ldr	r2, [pc, #552]	@ (8105fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105d9a:	430b      	orrs	r3, r1
 8105d9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8105d9e:	e003      	b.n	8105da8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105da0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105da4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8105da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105db0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8105db4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8105db8:	2300      	movs	r3, #0
 8105dba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8105dbe:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8105dc2:	460b      	mov	r3, r1
 8105dc4:	4313      	orrs	r3, r2
 8105dc6:	d03a      	beq.n	8105e3e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8105dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105dce:	2b30      	cmp	r3, #48	@ 0x30
 8105dd0:	d01f      	beq.n	8105e12 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8105dd2:	2b30      	cmp	r3, #48	@ 0x30
 8105dd4:	d819      	bhi.n	8105e0a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8105dd6:	2b20      	cmp	r3, #32
 8105dd8:	d00c      	beq.n	8105df4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8105dda:	2b20      	cmp	r3, #32
 8105ddc:	d815      	bhi.n	8105e0a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8105dde:	2b00      	cmp	r3, #0
 8105de0:	d019      	beq.n	8105e16 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8105de2:	2b10      	cmp	r3, #16
 8105de4:	d111      	bne.n	8105e0a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105de6:	4b77      	ldr	r3, [pc, #476]	@ (8105fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105dea:	4a76      	ldr	r2, [pc, #472]	@ (8105fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105dec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105df0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8105df2:	e011      	b.n	8105e18 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8105df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105df8:	3308      	adds	r3, #8
 8105dfa:	2102      	movs	r1, #2
 8105dfc:	4618      	mov	r0, r3
 8105dfe:	f002 f997 	bl	8108130 <RCCEx_PLL2_Config>
 8105e02:	4603      	mov	r3, r0
 8105e04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8105e08:	e006      	b.n	8105e18 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8105e0a:	2301      	movs	r3, #1
 8105e0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105e10:	e002      	b.n	8105e18 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8105e12:	bf00      	nop
 8105e14:	e000      	b.n	8105e18 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8105e16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105e18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105e1c:	2b00      	cmp	r3, #0
 8105e1e:	d10a      	bne.n	8105e36 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8105e20:	4b68      	ldr	r3, [pc, #416]	@ (8105fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105e22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105e24:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8105e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105e2e:	4a65      	ldr	r2, [pc, #404]	@ (8105fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105e30:	430b      	orrs	r3, r1
 8105e32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8105e34:	e003      	b.n	8105e3e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105e36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105e3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8105e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105e46:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8105e4a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8105e4e:	2300      	movs	r3, #0
 8105e50:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8105e54:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8105e58:	460b      	mov	r3, r1
 8105e5a:	4313      	orrs	r3, r2
 8105e5c:	d051      	beq.n	8105f02 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8105e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105e62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8105e64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8105e68:	d035      	beq.n	8105ed6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8105e6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8105e6e:	d82e      	bhi.n	8105ece <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8105e70:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8105e74:	d031      	beq.n	8105eda <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8105e76:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8105e7a:	d828      	bhi.n	8105ece <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8105e7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8105e80:	d01a      	beq.n	8105eb8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8105e82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8105e86:	d822      	bhi.n	8105ece <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8105e88:	2b00      	cmp	r3, #0
 8105e8a:	d003      	beq.n	8105e94 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8105e8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8105e90:	d007      	beq.n	8105ea2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8105e92:	e01c      	b.n	8105ece <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105e94:	4b4b      	ldr	r3, [pc, #300]	@ (8105fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105e98:	4a4a      	ldr	r2, [pc, #296]	@ (8105fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105e9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105e9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8105ea0:	e01c      	b.n	8105edc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105ea6:	3308      	adds	r3, #8
 8105ea8:	2100      	movs	r1, #0
 8105eaa:	4618      	mov	r0, r3
 8105eac:	f002 f940 	bl	8108130 <RCCEx_PLL2_Config>
 8105eb0:	4603      	mov	r3, r0
 8105eb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8105eb6:	e011      	b.n	8105edc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8105eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105ebc:	3328      	adds	r3, #40	@ 0x28
 8105ebe:	2100      	movs	r1, #0
 8105ec0:	4618      	mov	r0, r3
 8105ec2:	f002 f9e7 	bl	8108294 <RCCEx_PLL3_Config>
 8105ec6:	4603      	mov	r3, r0
 8105ec8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8105ecc:	e006      	b.n	8105edc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105ece:	2301      	movs	r3, #1
 8105ed0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105ed4:	e002      	b.n	8105edc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8105ed6:	bf00      	nop
 8105ed8:	e000      	b.n	8105edc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8105eda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105edc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105ee0:	2b00      	cmp	r3, #0
 8105ee2:	d10a      	bne.n	8105efa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8105ee4:	4b37      	ldr	r3, [pc, #220]	@ (8105fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105ee6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105ee8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8105eec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8105ef2:	4a34      	ldr	r2, [pc, #208]	@ (8105fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105ef4:	430b      	orrs	r3, r1
 8105ef6:	6513      	str	r3, [r2, #80]	@ 0x50
 8105ef8:	e003      	b.n	8105f02 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105efa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105efe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8105f02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105f0a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8105f0e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8105f12:	2300      	movs	r3, #0
 8105f14:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8105f18:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8105f1c:	460b      	mov	r3, r1
 8105f1e:	4313      	orrs	r3, r2
 8105f20:	d056      	beq.n	8105fd0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8105f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105f26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105f28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8105f2c:	d033      	beq.n	8105f96 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8105f2e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8105f32:	d82c      	bhi.n	8105f8e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8105f34:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8105f38:	d02f      	beq.n	8105f9a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8105f3a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8105f3e:	d826      	bhi.n	8105f8e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8105f40:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8105f44:	d02b      	beq.n	8105f9e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8105f46:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8105f4a:	d820      	bhi.n	8105f8e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8105f4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8105f50:	d012      	beq.n	8105f78 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8105f52:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8105f56:	d81a      	bhi.n	8105f8e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8105f58:	2b00      	cmp	r3, #0
 8105f5a:	d022      	beq.n	8105fa2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8105f5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8105f60:	d115      	bne.n	8105f8e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8105f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105f66:	3308      	adds	r3, #8
 8105f68:	2101      	movs	r1, #1
 8105f6a:	4618      	mov	r0, r3
 8105f6c:	f002 f8e0 	bl	8108130 <RCCEx_PLL2_Config>
 8105f70:	4603      	mov	r3, r0
 8105f72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8105f76:	e015      	b.n	8105fa4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105f7c:	3328      	adds	r3, #40	@ 0x28
 8105f7e:	2101      	movs	r1, #1
 8105f80:	4618      	mov	r0, r3
 8105f82:	f002 f987 	bl	8108294 <RCCEx_PLL3_Config>
 8105f86:	4603      	mov	r3, r0
 8105f88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8105f8c:	e00a      	b.n	8105fa4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105f8e:	2301      	movs	r3, #1
 8105f90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105f94:	e006      	b.n	8105fa4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8105f96:	bf00      	nop
 8105f98:	e004      	b.n	8105fa4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8105f9a:	bf00      	nop
 8105f9c:	e002      	b.n	8105fa4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8105f9e:	bf00      	nop
 8105fa0:	e000      	b.n	8105fa4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8105fa2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105fa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105fa8:	2b00      	cmp	r3, #0
 8105faa:	d10d      	bne.n	8105fc8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8105fac:	4b05      	ldr	r3, [pc, #20]	@ (8105fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105fae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105fb0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8105fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105fb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105fba:	4a02      	ldr	r2, [pc, #8]	@ (8105fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105fbc:	430b      	orrs	r3, r1
 8105fbe:	6513      	str	r3, [r2, #80]	@ 0x50
 8105fc0:	e006      	b.n	8105fd0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8105fc2:	bf00      	nop
 8105fc4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105fc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105fcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8105fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105fd8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8105fdc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8105fe0:	2300      	movs	r3, #0
 8105fe2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8105fe6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8105fea:	460b      	mov	r3, r1
 8105fec:	4313      	orrs	r3, r2
 8105fee:	d055      	beq.n	810609c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8105ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105ff4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8105ff8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8105ffc:	d033      	beq.n	8106066 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8105ffe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8106002:	d82c      	bhi.n	810605e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8106004:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8106008:	d02f      	beq.n	810606a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 810600a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810600e:	d826      	bhi.n	810605e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8106010:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8106014:	d02b      	beq.n	810606e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8106016:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 810601a:	d820      	bhi.n	810605e <HAL_RCCEx_PeriphCLKConfig+0x662>
 810601c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106020:	d012      	beq.n	8106048 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8106022:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106026:	d81a      	bhi.n	810605e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8106028:	2b00      	cmp	r3, #0
 810602a:	d022      	beq.n	8106072 <HAL_RCCEx_PeriphCLKConfig+0x676>
 810602c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8106030:	d115      	bne.n	810605e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8106032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106036:	3308      	adds	r3, #8
 8106038:	2101      	movs	r1, #1
 810603a:	4618      	mov	r0, r3
 810603c:	f002 f878 	bl	8108130 <RCCEx_PLL2_Config>
 8106040:	4603      	mov	r3, r0
 8106042:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8106046:	e015      	b.n	8106074 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8106048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810604c:	3328      	adds	r3, #40	@ 0x28
 810604e:	2101      	movs	r1, #1
 8106050:	4618      	mov	r0, r3
 8106052:	f002 f91f 	bl	8108294 <RCCEx_PLL3_Config>
 8106056:	4603      	mov	r3, r0
 8106058:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 810605c:	e00a      	b.n	8106074 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 810605e:	2301      	movs	r3, #1
 8106060:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106064:	e006      	b.n	8106074 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8106066:	bf00      	nop
 8106068:	e004      	b.n	8106074 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810606a:	bf00      	nop
 810606c:	e002      	b.n	8106074 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810606e:	bf00      	nop
 8106070:	e000      	b.n	8106074 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8106072:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106074:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106078:	2b00      	cmp	r3, #0
 810607a:	d10b      	bne.n	8106094 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 810607c:	4ba4      	ldr	r3, [pc, #656]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810607e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8106080:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8106084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106088:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 810608c:	4aa0      	ldr	r2, [pc, #640]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810608e:	430b      	orrs	r3, r1
 8106090:	6593      	str	r3, [r2, #88]	@ 0x58
 8106092:	e003      	b.n	810609c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106094:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106098:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 810609c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81060a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81060a4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 81060a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 81060ac:	2300      	movs	r3, #0
 81060ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 81060b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 81060b6:	460b      	mov	r3, r1
 81060b8:	4313      	orrs	r3, r2
 81060ba:	d037      	beq.n	810612c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 81060bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81060c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81060c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81060c6:	d00e      	beq.n	81060e6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 81060c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81060cc:	d816      	bhi.n	81060fc <HAL_RCCEx_PeriphCLKConfig+0x700>
 81060ce:	2b00      	cmp	r3, #0
 81060d0:	d018      	beq.n	8106104 <HAL_RCCEx_PeriphCLKConfig+0x708>
 81060d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81060d6:	d111      	bne.n	81060fc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81060d8:	4b8d      	ldr	r3, [pc, #564]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81060da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81060dc:	4a8c      	ldr	r2, [pc, #560]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81060de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81060e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81060e4:	e00f      	b.n	8106106 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81060e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81060ea:	3308      	adds	r3, #8
 81060ec:	2101      	movs	r1, #1
 81060ee:	4618      	mov	r0, r3
 81060f0:	f002 f81e 	bl	8108130 <RCCEx_PLL2_Config>
 81060f4:	4603      	mov	r3, r0
 81060f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81060fa:	e004      	b.n	8106106 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81060fc:	2301      	movs	r3, #1
 81060fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106102:	e000      	b.n	8106106 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8106104:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106106:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810610a:	2b00      	cmp	r3, #0
 810610c:	d10a      	bne.n	8106124 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 810610e:	4b80      	ldr	r3, [pc, #512]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106110:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106112:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8106116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810611a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810611c:	4a7c      	ldr	r2, [pc, #496]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810611e:	430b      	orrs	r3, r1
 8106120:	6513      	str	r3, [r2, #80]	@ 0x50
 8106122:	e003      	b.n	810612c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106124:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106128:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 810612c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106134:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8106138:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 810613c:	2300      	movs	r3, #0
 810613e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8106142:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8106146:	460b      	mov	r3, r1
 8106148:	4313      	orrs	r3, r2
 810614a:	d039      	beq.n	81061c0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 810614c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106150:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8106152:	2b03      	cmp	r3, #3
 8106154:	d81c      	bhi.n	8106190 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8106156:	a201      	add	r2, pc, #4	@ (adr r2, 810615c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8106158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810615c:	08106199 	.word	0x08106199
 8106160:	0810616d 	.word	0x0810616d
 8106164:	0810617b 	.word	0x0810617b
 8106168:	08106199 	.word	0x08106199
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810616c:	4b68      	ldr	r3, [pc, #416]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810616e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106170:	4a67      	ldr	r2, [pc, #412]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106172:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8106176:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8106178:	e00f      	b.n	810619a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810617a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810617e:	3308      	adds	r3, #8
 8106180:	2102      	movs	r1, #2
 8106182:	4618      	mov	r0, r3
 8106184:	f001 ffd4 	bl	8108130 <RCCEx_PLL2_Config>
 8106188:	4603      	mov	r3, r0
 810618a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 810618e:	e004      	b.n	810619a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8106190:	2301      	movs	r3, #1
 8106192:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106196:	e000      	b.n	810619a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8106198:	bf00      	nop
    }

    if (ret == HAL_OK)
 810619a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810619e:	2b00      	cmp	r3, #0
 81061a0:	d10a      	bne.n	81061b8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 81061a2:	4b5b      	ldr	r3, [pc, #364]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81061a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81061a6:	f023 0103 	bic.w	r1, r3, #3
 81061aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81061ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 81061b0:	4a57      	ldr	r2, [pc, #348]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81061b2:	430b      	orrs	r3, r1
 81061b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 81061b6:	e003      	b.n	81061c0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81061b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81061bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 81061c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81061c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81061c8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 81061cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 81061d0:	2300      	movs	r3, #0
 81061d2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 81061d6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 81061da:	460b      	mov	r3, r1
 81061dc:	4313      	orrs	r3, r2
 81061de:	f000 809f 	beq.w	8106320 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 81061e2:	4b4c      	ldr	r3, [pc, #304]	@ (8106314 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81061e4:	681b      	ldr	r3, [r3, #0]
 81061e6:	4a4b      	ldr	r2, [pc, #300]	@ (8106314 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81061e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 81061ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 81061ee:	f7fa fd35 	bl	8100c5c <HAL_GetTick>
 81061f2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81061f6:	e00b      	b.n	8106210 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 81061f8:	f7fa fd30 	bl	8100c5c <HAL_GetTick>
 81061fc:	4602      	mov	r2, r0
 81061fe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8106202:	1ad3      	subs	r3, r2, r3
 8106204:	2b64      	cmp	r3, #100	@ 0x64
 8106206:	d903      	bls.n	8106210 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8106208:	2303      	movs	r3, #3
 810620a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810620e:	e005      	b.n	810621c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8106210:	4b40      	ldr	r3, [pc, #256]	@ (8106314 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8106212:	681b      	ldr	r3, [r3, #0]
 8106214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8106218:	2b00      	cmp	r3, #0
 810621a:	d0ed      	beq.n	81061f8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 810621c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106220:	2b00      	cmp	r3, #0
 8106222:	d179      	bne.n	8106318 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8106224:	4b3a      	ldr	r3, [pc, #232]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106226:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8106228:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810622c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8106230:	4053      	eors	r3, r2
 8106232:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8106236:	2b00      	cmp	r3, #0
 8106238:	d015      	beq.n	8106266 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810623a:	4b35      	ldr	r3, [pc, #212]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810623c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810623e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8106242:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8106246:	4b32      	ldr	r3, [pc, #200]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106248:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810624a:	4a31      	ldr	r2, [pc, #196]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810624c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8106250:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8106252:	4b2f      	ldr	r3, [pc, #188]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8106256:	4a2e      	ldr	r2, [pc, #184]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106258:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 810625c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 810625e:	4a2c      	ldr	r2, [pc, #176]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106260:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8106264:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8106266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810626a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 810626e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8106272:	d118      	bne.n	81062a6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8106274:	f7fa fcf2 	bl	8100c5c <HAL_GetTick>
 8106278:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810627c:	e00d      	b.n	810629a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 810627e:	f7fa fced 	bl	8100c5c <HAL_GetTick>
 8106282:	4602      	mov	r2, r0
 8106284:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8106288:	1ad2      	subs	r2, r2, r3
 810628a:	f241 3388 	movw	r3, #5000	@ 0x1388
 810628e:	429a      	cmp	r2, r3
 8106290:	d903      	bls.n	810629a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8106292:	2303      	movs	r3, #3
 8106294:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8106298:	e005      	b.n	81062a6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810629a:	4b1d      	ldr	r3, [pc, #116]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810629c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810629e:	f003 0302 	and.w	r3, r3, #2
 81062a2:	2b00      	cmp	r3, #0
 81062a4:	d0eb      	beq.n	810627e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 81062a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81062aa:	2b00      	cmp	r3, #0
 81062ac:	d12b      	bne.n	8106306 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 81062ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81062b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81062b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 81062ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 81062be:	d110      	bne.n	81062e2 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 81062c0:	4b13      	ldr	r3, [pc, #76]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81062c2:	691b      	ldr	r3, [r3, #16]
 81062c4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 81062c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81062cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81062d0:	091b      	lsrs	r3, r3, #4
 81062d2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 81062d6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 81062da:	4a0d      	ldr	r2, [pc, #52]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81062dc:	430b      	orrs	r3, r1
 81062de:	6113      	str	r3, [r2, #16]
 81062e0:	e005      	b.n	81062ee <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 81062e2:	4b0b      	ldr	r3, [pc, #44]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81062e4:	691b      	ldr	r3, [r3, #16]
 81062e6:	4a0a      	ldr	r2, [pc, #40]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81062e8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 81062ec:	6113      	str	r3, [r2, #16]
 81062ee:	4b08      	ldr	r3, [pc, #32]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81062f0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 81062f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81062f6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81062fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81062fe:	4a04      	ldr	r2, [pc, #16]	@ (8106310 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106300:	430b      	orrs	r3, r1
 8106302:	6713      	str	r3, [r2, #112]	@ 0x70
 8106304:	e00c      	b.n	8106320 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8106306:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810630a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 810630e:	e007      	b.n	8106320 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8106310:	58024400 	.word	0x58024400
 8106314:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106318:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810631c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8106320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106328:	f002 0301 	and.w	r3, r2, #1
 810632c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8106330:	2300      	movs	r3, #0
 8106332:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8106336:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 810633a:	460b      	mov	r3, r1
 810633c:	4313      	orrs	r3, r2
 810633e:	f000 8089 	beq.w	8106454 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8106342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106346:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8106348:	2b28      	cmp	r3, #40	@ 0x28
 810634a:	d86b      	bhi.n	8106424 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 810634c:	a201      	add	r2, pc, #4	@ (adr r2, 8106354 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 810634e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106352:	bf00      	nop
 8106354:	0810642d 	.word	0x0810642d
 8106358:	08106425 	.word	0x08106425
 810635c:	08106425 	.word	0x08106425
 8106360:	08106425 	.word	0x08106425
 8106364:	08106425 	.word	0x08106425
 8106368:	08106425 	.word	0x08106425
 810636c:	08106425 	.word	0x08106425
 8106370:	08106425 	.word	0x08106425
 8106374:	081063f9 	.word	0x081063f9
 8106378:	08106425 	.word	0x08106425
 810637c:	08106425 	.word	0x08106425
 8106380:	08106425 	.word	0x08106425
 8106384:	08106425 	.word	0x08106425
 8106388:	08106425 	.word	0x08106425
 810638c:	08106425 	.word	0x08106425
 8106390:	08106425 	.word	0x08106425
 8106394:	0810640f 	.word	0x0810640f
 8106398:	08106425 	.word	0x08106425
 810639c:	08106425 	.word	0x08106425
 81063a0:	08106425 	.word	0x08106425
 81063a4:	08106425 	.word	0x08106425
 81063a8:	08106425 	.word	0x08106425
 81063ac:	08106425 	.word	0x08106425
 81063b0:	08106425 	.word	0x08106425
 81063b4:	0810642d 	.word	0x0810642d
 81063b8:	08106425 	.word	0x08106425
 81063bc:	08106425 	.word	0x08106425
 81063c0:	08106425 	.word	0x08106425
 81063c4:	08106425 	.word	0x08106425
 81063c8:	08106425 	.word	0x08106425
 81063cc:	08106425 	.word	0x08106425
 81063d0:	08106425 	.word	0x08106425
 81063d4:	0810642d 	.word	0x0810642d
 81063d8:	08106425 	.word	0x08106425
 81063dc:	08106425 	.word	0x08106425
 81063e0:	08106425 	.word	0x08106425
 81063e4:	08106425 	.word	0x08106425
 81063e8:	08106425 	.word	0x08106425
 81063ec:	08106425 	.word	0x08106425
 81063f0:	08106425 	.word	0x08106425
 81063f4:	0810642d 	.word	0x0810642d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81063f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81063fc:	3308      	adds	r3, #8
 81063fe:	2101      	movs	r1, #1
 8106400:	4618      	mov	r0, r3
 8106402:	f001 fe95 	bl	8108130 <RCCEx_PLL2_Config>
 8106406:	4603      	mov	r3, r0
 8106408:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 810640c:	e00f      	b.n	810642e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810640e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106412:	3328      	adds	r3, #40	@ 0x28
 8106414:	2101      	movs	r1, #1
 8106416:	4618      	mov	r0, r3
 8106418:	f001 ff3c 	bl	8108294 <RCCEx_PLL3_Config>
 810641c:	4603      	mov	r3, r0
 810641e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8106422:	e004      	b.n	810642e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106424:	2301      	movs	r3, #1
 8106426:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810642a:	e000      	b.n	810642e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 810642c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810642e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106432:	2b00      	cmp	r3, #0
 8106434:	d10a      	bne.n	810644c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8106436:	4bbf      	ldr	r3, [pc, #764]	@ (8106734 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8106438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810643a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 810643e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106442:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8106444:	4abb      	ldr	r2, [pc, #748]	@ (8106734 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8106446:	430b      	orrs	r3, r1
 8106448:	6553      	str	r3, [r2, #84]	@ 0x54
 810644a:	e003      	b.n	8106454 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810644c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106450:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8106454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106458:	e9d3 2300 	ldrd	r2, r3, [r3]
 810645c:	f002 0302 	and.w	r3, r2, #2
 8106460:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8106464:	2300      	movs	r3, #0
 8106466:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 810646a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 810646e:	460b      	mov	r3, r1
 8106470:	4313      	orrs	r3, r2
 8106472:	d041      	beq.n	81064f8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8106474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106478:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 810647a:	2b05      	cmp	r3, #5
 810647c:	d824      	bhi.n	81064c8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 810647e:	a201      	add	r2, pc, #4	@ (adr r2, 8106484 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8106480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106484:	081064d1 	.word	0x081064d1
 8106488:	0810649d 	.word	0x0810649d
 810648c:	081064b3 	.word	0x081064b3
 8106490:	081064d1 	.word	0x081064d1
 8106494:	081064d1 	.word	0x081064d1
 8106498:	081064d1 	.word	0x081064d1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810649c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81064a0:	3308      	adds	r3, #8
 81064a2:	2101      	movs	r1, #1
 81064a4:	4618      	mov	r0, r3
 81064a6:	f001 fe43 	bl	8108130 <RCCEx_PLL2_Config>
 81064aa:	4603      	mov	r3, r0
 81064ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81064b0:	e00f      	b.n	81064d2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81064b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81064b6:	3328      	adds	r3, #40	@ 0x28
 81064b8:	2101      	movs	r1, #1
 81064ba:	4618      	mov	r0, r3
 81064bc:	f001 feea 	bl	8108294 <RCCEx_PLL3_Config>
 81064c0:	4603      	mov	r3, r0
 81064c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81064c6:	e004      	b.n	81064d2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81064c8:	2301      	movs	r3, #1
 81064ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81064ce:	e000      	b.n	81064d2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 81064d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81064d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81064d6:	2b00      	cmp	r3, #0
 81064d8:	d10a      	bne.n	81064f0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81064da:	4b96      	ldr	r3, [pc, #600]	@ (8106734 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81064dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81064de:	f023 0107 	bic.w	r1, r3, #7
 81064e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81064e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 81064e8:	4a92      	ldr	r2, [pc, #584]	@ (8106734 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81064ea:	430b      	orrs	r3, r1
 81064ec:	6553      	str	r3, [r2, #84]	@ 0x54
 81064ee:	e003      	b.n	81064f8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81064f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81064f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81064f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81064fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106500:	f002 0304 	and.w	r3, r2, #4
 8106504:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8106508:	2300      	movs	r3, #0
 810650a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 810650e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8106512:	460b      	mov	r3, r1
 8106514:	4313      	orrs	r3, r2
 8106516:	d044      	beq.n	81065a2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8106518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810651c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8106520:	2b05      	cmp	r3, #5
 8106522:	d825      	bhi.n	8106570 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8106524:	a201      	add	r2, pc, #4	@ (adr r2, 810652c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8106526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810652a:	bf00      	nop
 810652c:	08106579 	.word	0x08106579
 8106530:	08106545 	.word	0x08106545
 8106534:	0810655b 	.word	0x0810655b
 8106538:	08106579 	.word	0x08106579
 810653c:	08106579 	.word	0x08106579
 8106540:	08106579 	.word	0x08106579
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8106544:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106548:	3308      	adds	r3, #8
 810654a:	2101      	movs	r1, #1
 810654c:	4618      	mov	r0, r3
 810654e:	f001 fdef 	bl	8108130 <RCCEx_PLL2_Config>
 8106552:	4603      	mov	r3, r0
 8106554:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8106558:	e00f      	b.n	810657a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810655a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810655e:	3328      	adds	r3, #40	@ 0x28
 8106560:	2101      	movs	r1, #1
 8106562:	4618      	mov	r0, r3
 8106564:	f001 fe96 	bl	8108294 <RCCEx_PLL3_Config>
 8106568:	4603      	mov	r3, r0
 810656a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 810656e:	e004      	b.n	810657a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106570:	2301      	movs	r3, #1
 8106572:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106576:	e000      	b.n	810657a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8106578:	bf00      	nop
    }

    if (ret == HAL_OK)
 810657a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810657e:	2b00      	cmp	r3, #0
 8106580:	d10b      	bne.n	810659a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8106582:	4b6c      	ldr	r3, [pc, #432]	@ (8106734 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8106584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8106586:	f023 0107 	bic.w	r1, r3, #7
 810658a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810658e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8106592:	4a68      	ldr	r2, [pc, #416]	@ (8106734 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8106594:	430b      	orrs	r3, r1
 8106596:	6593      	str	r3, [r2, #88]	@ 0x58
 8106598:	e003      	b.n	81065a2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810659a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810659e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 81065a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81065a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81065aa:	f002 0320 	and.w	r3, r2, #32
 81065ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 81065b2:	2300      	movs	r3, #0
 81065b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 81065b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 81065bc:	460b      	mov	r3, r1
 81065be:	4313      	orrs	r3, r2
 81065c0:	d055      	beq.n	810666e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 81065c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81065c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81065ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81065ce:	d033      	beq.n	8106638 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 81065d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81065d4:	d82c      	bhi.n	8106630 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81065d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81065da:	d02f      	beq.n	810663c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 81065dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81065e0:	d826      	bhi.n	8106630 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81065e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81065e6:	d02b      	beq.n	8106640 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 81065e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81065ec:	d820      	bhi.n	8106630 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81065ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81065f2:	d012      	beq.n	810661a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 81065f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81065f8:	d81a      	bhi.n	8106630 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81065fa:	2b00      	cmp	r3, #0
 81065fc:	d022      	beq.n	8106644 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 81065fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8106602:	d115      	bne.n	8106630 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8106604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106608:	3308      	adds	r3, #8
 810660a:	2100      	movs	r1, #0
 810660c:	4618      	mov	r0, r3
 810660e:	f001 fd8f 	bl	8108130 <RCCEx_PLL2_Config>
 8106612:	4603      	mov	r3, r0
 8106614:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8106618:	e015      	b.n	8106646 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810661a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810661e:	3328      	adds	r3, #40	@ 0x28
 8106620:	2102      	movs	r1, #2
 8106622:	4618      	mov	r0, r3
 8106624:	f001 fe36 	bl	8108294 <RCCEx_PLL3_Config>
 8106628:	4603      	mov	r3, r0
 810662a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 810662e:	e00a      	b.n	8106646 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106630:	2301      	movs	r3, #1
 8106632:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106636:	e006      	b.n	8106646 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8106638:	bf00      	nop
 810663a:	e004      	b.n	8106646 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 810663c:	bf00      	nop
 810663e:	e002      	b.n	8106646 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8106640:	bf00      	nop
 8106642:	e000      	b.n	8106646 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8106644:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106646:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810664a:	2b00      	cmp	r3, #0
 810664c:	d10b      	bne.n	8106666 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 810664e:	4b39      	ldr	r3, [pc, #228]	@ (8106734 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8106650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106652:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8106656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810665a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 810665e:	4a35      	ldr	r2, [pc, #212]	@ (8106734 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8106660:	430b      	orrs	r3, r1
 8106662:	6553      	str	r3, [r2, #84]	@ 0x54
 8106664:	e003      	b.n	810666e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106666:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810666a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 810666e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106676:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 810667a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 810667e:	2300      	movs	r3, #0
 8106680:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8106684:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8106688:	460b      	mov	r3, r1
 810668a:	4313      	orrs	r3, r2
 810668c:	d058      	beq.n	8106740 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 810668e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106692:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8106696:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 810669a:	d033      	beq.n	8106704 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 810669c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 81066a0:	d82c      	bhi.n	81066fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81066a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81066a6:	d02f      	beq.n	8106708 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 81066a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81066ac:	d826      	bhi.n	81066fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81066ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 81066b2:	d02b      	beq.n	810670c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 81066b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 81066b8:	d820      	bhi.n	81066fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81066ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 81066be:	d012      	beq.n	81066e6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 81066c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 81066c4:	d81a      	bhi.n	81066fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81066c6:	2b00      	cmp	r3, #0
 81066c8:	d022      	beq.n	8106710 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 81066ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 81066ce:	d115      	bne.n	81066fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81066d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81066d4:	3308      	adds	r3, #8
 81066d6:	2100      	movs	r1, #0
 81066d8:	4618      	mov	r0, r3
 81066da:	f001 fd29 	bl	8108130 <RCCEx_PLL2_Config>
 81066de:	4603      	mov	r3, r0
 81066e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 81066e4:	e015      	b.n	8106712 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81066e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81066ea:	3328      	adds	r3, #40	@ 0x28
 81066ec:	2102      	movs	r1, #2
 81066ee:	4618      	mov	r0, r3
 81066f0:	f001 fdd0 	bl	8108294 <RCCEx_PLL3_Config>
 81066f4:	4603      	mov	r3, r0
 81066f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 81066fa:	e00a      	b.n	8106712 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81066fc:	2301      	movs	r3, #1
 81066fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106702:	e006      	b.n	8106712 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8106704:	bf00      	nop
 8106706:	e004      	b.n	8106712 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8106708:	bf00      	nop
 810670a:	e002      	b.n	8106712 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 810670c:	bf00      	nop
 810670e:	e000      	b.n	8106712 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8106710:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106712:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106716:	2b00      	cmp	r3, #0
 8106718:	d10e      	bne.n	8106738 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 810671a:	4b06      	ldr	r3, [pc, #24]	@ (8106734 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810671c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810671e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8106722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106726:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 810672a:	4a02      	ldr	r2, [pc, #8]	@ (8106734 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810672c:	430b      	orrs	r3, r1
 810672e:	6593      	str	r3, [r2, #88]	@ 0x58
 8106730:	e006      	b.n	8106740 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8106732:	bf00      	nop
 8106734:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106738:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810673c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8106740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106748:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 810674c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8106750:	2300      	movs	r3, #0
 8106752:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8106756:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 810675a:	460b      	mov	r3, r1
 810675c:	4313      	orrs	r3, r2
 810675e:	d055      	beq.n	810680c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8106760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106764:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8106768:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 810676c:	d033      	beq.n	81067d6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 810676e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8106772:	d82c      	bhi.n	81067ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8106774:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8106778:	d02f      	beq.n	81067da <HAL_RCCEx_PeriphCLKConfig+0xdde>
 810677a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 810677e:	d826      	bhi.n	81067ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8106780:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8106784:	d02b      	beq.n	81067de <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8106786:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 810678a:	d820      	bhi.n	81067ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 810678c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8106790:	d012      	beq.n	81067b8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8106792:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8106796:	d81a      	bhi.n	81067ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8106798:	2b00      	cmp	r3, #0
 810679a:	d022      	beq.n	81067e2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 810679c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81067a0:	d115      	bne.n	81067ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81067a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81067a6:	3308      	adds	r3, #8
 81067a8:	2100      	movs	r1, #0
 81067aa:	4618      	mov	r0, r3
 81067ac:	f001 fcc0 	bl	8108130 <RCCEx_PLL2_Config>
 81067b0:	4603      	mov	r3, r0
 81067b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 81067b6:	e015      	b.n	81067e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81067b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81067bc:	3328      	adds	r3, #40	@ 0x28
 81067be:	2102      	movs	r1, #2
 81067c0:	4618      	mov	r0, r3
 81067c2:	f001 fd67 	bl	8108294 <RCCEx_PLL3_Config>
 81067c6:	4603      	mov	r3, r0
 81067c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 81067cc:	e00a      	b.n	81067e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81067ce:	2301      	movs	r3, #1
 81067d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81067d4:	e006      	b.n	81067e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81067d6:	bf00      	nop
 81067d8:	e004      	b.n	81067e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81067da:	bf00      	nop
 81067dc:	e002      	b.n	81067e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81067de:	bf00      	nop
 81067e0:	e000      	b.n	81067e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81067e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 81067e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81067e8:	2b00      	cmp	r3, #0
 81067ea:	d10b      	bne.n	8106804 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 81067ec:	4ba1      	ldr	r3, [pc, #644]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81067ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81067f0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 81067f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81067f8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 81067fc:	4a9d      	ldr	r2, [pc, #628]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81067fe:	430b      	orrs	r3, r1
 8106800:	6593      	str	r3, [r2, #88]	@ 0x58
 8106802:	e003      	b.n	810680c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106804:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106808:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 810680c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106814:	f002 0308 	and.w	r3, r2, #8
 8106818:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 810681c:	2300      	movs	r3, #0
 810681e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8106822:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8106826:	460b      	mov	r3, r1
 8106828:	4313      	orrs	r3, r2
 810682a:	d01e      	beq.n	810686a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 810682c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106830:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8106834:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8106838:	d10c      	bne.n	8106854 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 810683a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810683e:	3328      	adds	r3, #40	@ 0x28
 8106840:	2102      	movs	r1, #2
 8106842:	4618      	mov	r0, r3
 8106844:	f001 fd26 	bl	8108294 <RCCEx_PLL3_Config>
 8106848:	4603      	mov	r3, r0
 810684a:	2b00      	cmp	r3, #0
 810684c:	d002      	beq.n	8106854 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 810684e:	2301      	movs	r3, #1
 8106850:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8106854:	4b87      	ldr	r3, [pc, #540]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106858:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 810685c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106860:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8106864:	4a83      	ldr	r2, [pc, #524]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106866:	430b      	orrs	r3, r1
 8106868:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 810686a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810686e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106872:	f002 0310 	and.w	r3, r2, #16
 8106876:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 810687a:	2300      	movs	r3, #0
 810687c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8106880:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8106884:	460b      	mov	r3, r1
 8106886:	4313      	orrs	r3, r2
 8106888:	d01e      	beq.n	81068c8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 810688a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810688e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8106892:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8106896:	d10c      	bne.n	81068b2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8106898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810689c:	3328      	adds	r3, #40	@ 0x28
 810689e:	2102      	movs	r1, #2
 81068a0:	4618      	mov	r0, r3
 81068a2:	f001 fcf7 	bl	8108294 <RCCEx_PLL3_Config>
 81068a6:	4603      	mov	r3, r0
 81068a8:	2b00      	cmp	r3, #0
 81068aa:	d002      	beq.n	81068b2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 81068ac:	2301      	movs	r3, #1
 81068ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 81068b2:	4b70      	ldr	r3, [pc, #448]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81068b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81068b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 81068ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81068be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 81068c2:	4a6c      	ldr	r2, [pc, #432]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81068c4:	430b      	orrs	r3, r1
 81068c6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 81068c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81068cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 81068d0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 81068d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 81068d8:	2300      	movs	r3, #0
 81068da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 81068de:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 81068e2:	460b      	mov	r3, r1
 81068e4:	4313      	orrs	r3, r2
 81068e6:	d03e      	beq.n	8106966 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 81068e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81068ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 81068f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81068f4:	d022      	beq.n	810693c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 81068f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81068fa:	d81b      	bhi.n	8106934 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 81068fc:	2b00      	cmp	r3, #0
 81068fe:	d003      	beq.n	8106908 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8106900:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8106904:	d00b      	beq.n	810691e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8106906:	e015      	b.n	8106934 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8106908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810690c:	3308      	adds	r3, #8
 810690e:	2100      	movs	r1, #0
 8106910:	4618      	mov	r0, r3
 8106912:	f001 fc0d 	bl	8108130 <RCCEx_PLL2_Config>
 8106916:	4603      	mov	r3, r0
 8106918:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 810691c:	e00f      	b.n	810693e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810691e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106922:	3328      	adds	r3, #40	@ 0x28
 8106924:	2102      	movs	r1, #2
 8106926:	4618      	mov	r0, r3
 8106928:	f001 fcb4 	bl	8108294 <RCCEx_PLL3_Config>
 810692c:	4603      	mov	r3, r0
 810692e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8106932:	e004      	b.n	810693e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106934:	2301      	movs	r3, #1
 8106936:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810693a:	e000      	b.n	810693e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 810693c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810693e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106942:	2b00      	cmp	r3, #0
 8106944:	d10b      	bne.n	810695e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8106946:	4b4b      	ldr	r3, [pc, #300]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810694a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 810694e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106952:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8106956:	4a47      	ldr	r2, [pc, #284]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106958:	430b      	orrs	r3, r1
 810695a:	6593      	str	r3, [r2, #88]	@ 0x58
 810695c:	e003      	b.n	8106966 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810695e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106962:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8106966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810696a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810696e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8106972:	67bb      	str	r3, [r7, #120]	@ 0x78
 8106974:	2300      	movs	r3, #0
 8106976:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8106978:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 810697c:	460b      	mov	r3, r1
 810697e:	4313      	orrs	r3, r2
 8106980:	d03b      	beq.n	81069fa <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8106982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106986:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810698a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 810698e:	d01f      	beq.n	81069d0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8106990:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8106994:	d818      	bhi.n	81069c8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8106996:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810699a:	d003      	beq.n	81069a4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 810699c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81069a0:	d007      	beq.n	81069b2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 81069a2:	e011      	b.n	81069c8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81069a4:	4b33      	ldr	r3, [pc, #204]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81069a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81069a8:	4a32      	ldr	r2, [pc, #200]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81069aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81069ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 81069b0:	e00f      	b.n	81069d2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81069b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81069b6:	3328      	adds	r3, #40	@ 0x28
 81069b8:	2101      	movs	r1, #1
 81069ba:	4618      	mov	r0, r3
 81069bc:	f001 fc6a 	bl	8108294 <RCCEx_PLL3_Config>
 81069c0:	4603      	mov	r3, r0
 81069c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 81069c6:	e004      	b.n	81069d2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81069c8:	2301      	movs	r3, #1
 81069ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81069ce:	e000      	b.n	81069d2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 81069d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81069d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81069d6:	2b00      	cmp	r3, #0
 81069d8:	d10b      	bne.n	81069f2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 81069da:	4b26      	ldr	r3, [pc, #152]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81069dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81069de:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 81069e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81069e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81069ea:	4a22      	ldr	r2, [pc, #136]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81069ec:	430b      	orrs	r3, r1
 81069ee:	6553      	str	r3, [r2, #84]	@ 0x54
 81069f0:	e003      	b.n	81069fa <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81069f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81069f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 81069fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81069fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106a02:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8106a06:	673b      	str	r3, [r7, #112]	@ 0x70
 8106a08:	2300      	movs	r3, #0
 8106a0a:	677b      	str	r3, [r7, #116]	@ 0x74
 8106a0c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8106a10:	460b      	mov	r3, r1
 8106a12:	4313      	orrs	r3, r2
 8106a14:	d034      	beq.n	8106a80 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8106a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106a1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106a1c:	2b00      	cmp	r3, #0
 8106a1e:	d003      	beq.n	8106a28 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8106a20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8106a24:	d007      	beq.n	8106a36 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8106a26:	e011      	b.n	8106a4c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106a28:	4b12      	ldr	r3, [pc, #72]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106a2c:	4a11      	ldr	r2, [pc, #68]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106a2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8106a32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8106a34:	e00e      	b.n	8106a54 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8106a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106a3a:	3308      	adds	r3, #8
 8106a3c:	2102      	movs	r1, #2
 8106a3e:	4618      	mov	r0, r3
 8106a40:	f001 fb76 	bl	8108130 <RCCEx_PLL2_Config>
 8106a44:	4603      	mov	r3, r0
 8106a46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8106a4a:	e003      	b.n	8106a54 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8106a4c:	2301      	movs	r3, #1
 8106a4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106a52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106a54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106a58:	2b00      	cmp	r3, #0
 8106a5a:	d10d      	bne.n	8106a78 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8106a5c:	4b05      	ldr	r3, [pc, #20]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106a5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8106a60:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8106a64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106a68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106a6a:	4a02      	ldr	r2, [pc, #8]	@ (8106a74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106a6c:	430b      	orrs	r3, r1
 8106a6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8106a70:	e006      	b.n	8106a80 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8106a72:	bf00      	nop
 8106a74:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106a78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106a7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8106a80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106a88:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8106a8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8106a8e:	2300      	movs	r3, #0
 8106a90:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8106a92:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8106a96:	460b      	mov	r3, r1
 8106a98:	4313      	orrs	r3, r2
 8106a9a:	d00c      	beq.n	8106ab6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8106a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106aa0:	3328      	adds	r3, #40	@ 0x28
 8106aa2:	2102      	movs	r1, #2
 8106aa4:	4618      	mov	r0, r3
 8106aa6:	f001 fbf5 	bl	8108294 <RCCEx_PLL3_Config>
 8106aaa:	4603      	mov	r3, r0
 8106aac:	2b00      	cmp	r3, #0
 8106aae:	d002      	beq.n	8106ab6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8106ab0:	2301      	movs	r3, #1
 8106ab2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8106ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106abe:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8106ac2:	663b      	str	r3, [r7, #96]	@ 0x60
 8106ac4:	2300      	movs	r3, #0
 8106ac6:	667b      	str	r3, [r7, #100]	@ 0x64
 8106ac8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8106acc:	460b      	mov	r3, r1
 8106ace:	4313      	orrs	r3, r2
 8106ad0:	d038      	beq.n	8106b44 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8106ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106ad6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8106ada:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8106ade:	d018      	beq.n	8106b12 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8106ae0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8106ae4:	d811      	bhi.n	8106b0a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8106ae6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8106aea:	d014      	beq.n	8106b16 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8106aec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8106af0:	d80b      	bhi.n	8106b0a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8106af2:	2b00      	cmp	r3, #0
 8106af4:	d011      	beq.n	8106b1a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8106af6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8106afa:	d106      	bne.n	8106b0a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106afc:	4bc3      	ldr	r3, [pc, #780]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106b00:	4ac2      	ldr	r2, [pc, #776]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106b02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8106b06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8106b08:	e008      	b.n	8106b1c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106b0a:	2301      	movs	r3, #1
 8106b0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106b10:	e004      	b.n	8106b1c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8106b12:	bf00      	nop
 8106b14:	e002      	b.n	8106b1c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8106b16:	bf00      	nop
 8106b18:	e000      	b.n	8106b1c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8106b1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106b1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106b20:	2b00      	cmp	r3, #0
 8106b22:	d10b      	bne.n	8106b3c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8106b24:	4bb9      	ldr	r3, [pc, #740]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106b26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106b28:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8106b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106b30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8106b34:	4ab5      	ldr	r2, [pc, #724]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106b36:	430b      	orrs	r3, r1
 8106b38:	6553      	str	r3, [r2, #84]	@ 0x54
 8106b3a:	e003      	b.n	8106b44 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106b3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106b40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8106b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106b4c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8106b50:	65bb      	str	r3, [r7, #88]	@ 0x58
 8106b52:	2300      	movs	r3, #0
 8106b54:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8106b56:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8106b5a:	460b      	mov	r3, r1
 8106b5c:	4313      	orrs	r3, r2
 8106b5e:	d009      	beq.n	8106b74 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8106b60:	4baa      	ldr	r3, [pc, #680]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106b62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106b64:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8106b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106b6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8106b6e:	4aa7      	ldr	r2, [pc, #668]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106b70:	430b      	orrs	r3, r1
 8106b72:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8106b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106b7c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8106b80:	653b      	str	r3, [r7, #80]	@ 0x50
 8106b82:	2300      	movs	r3, #0
 8106b84:	657b      	str	r3, [r7, #84]	@ 0x54
 8106b86:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8106b8a:	460b      	mov	r3, r1
 8106b8c:	4313      	orrs	r3, r2
 8106b8e:	d00a      	beq.n	8106ba6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8106b90:	4b9e      	ldr	r3, [pc, #632]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106b92:	691b      	ldr	r3, [r3, #16]
 8106b94:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8106b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106b9c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8106ba0:	4a9a      	ldr	r2, [pc, #616]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106ba2:	430b      	orrs	r3, r1
 8106ba4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8106ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106bae:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8106bb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8106bb4:	2300      	movs	r3, #0
 8106bb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8106bb8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8106bbc:	460b      	mov	r3, r1
 8106bbe:	4313      	orrs	r3, r2
 8106bc0:	d009      	beq.n	8106bd6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8106bc2:	4b92      	ldr	r3, [pc, #584]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106bc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106bc6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8106bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106bce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8106bd0:	4a8e      	ldr	r2, [pc, #568]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106bd2:	430b      	orrs	r3, r1
 8106bd4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8106bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106bde:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8106be2:	643b      	str	r3, [r7, #64]	@ 0x40
 8106be4:	2300      	movs	r3, #0
 8106be6:	647b      	str	r3, [r7, #68]	@ 0x44
 8106be8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8106bec:	460b      	mov	r3, r1
 8106bee:	4313      	orrs	r3, r2
 8106bf0:	d00e      	beq.n	8106c10 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8106bf2:	4b86      	ldr	r3, [pc, #536]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106bf4:	691b      	ldr	r3, [r3, #16]
 8106bf6:	4a85      	ldr	r2, [pc, #532]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106bf8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8106bfc:	6113      	str	r3, [r2, #16]
 8106bfe:	4b83      	ldr	r3, [pc, #524]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106c00:	6919      	ldr	r1, [r3, #16]
 8106c02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106c06:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8106c0a:	4a80      	ldr	r2, [pc, #512]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106c0c:	430b      	orrs	r3, r1
 8106c0e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8106c10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106c18:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8106c1c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8106c1e:	2300      	movs	r3, #0
 8106c20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106c22:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8106c26:	460b      	mov	r3, r1
 8106c28:	4313      	orrs	r3, r2
 8106c2a:	d009      	beq.n	8106c40 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8106c2c:	4b77      	ldr	r3, [pc, #476]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106c2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8106c30:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8106c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106c3a:	4a74      	ldr	r2, [pc, #464]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106c3c:	430b      	orrs	r3, r1
 8106c3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8106c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106c48:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8106c4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8106c4e:	2300      	movs	r3, #0
 8106c50:	637b      	str	r3, [r7, #52]	@ 0x34
 8106c52:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8106c56:	460b      	mov	r3, r1
 8106c58:	4313      	orrs	r3, r2
 8106c5a:	d00a      	beq.n	8106c72 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8106c5c:	4b6b      	ldr	r3, [pc, #428]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106c60:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8106c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106c68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8106c6c:	4a67      	ldr	r2, [pc, #412]	@ (8106e0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106c6e:	430b      	orrs	r3, r1
 8106c70:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8106c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106c7a:	2100      	movs	r1, #0
 8106c7c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8106c7e:	f003 0301 	and.w	r3, r3, #1
 8106c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8106c84:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8106c88:	460b      	mov	r3, r1
 8106c8a:	4313      	orrs	r3, r2
 8106c8c:	d011      	beq.n	8106cb2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8106c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106c92:	3308      	adds	r3, #8
 8106c94:	2100      	movs	r1, #0
 8106c96:	4618      	mov	r0, r3
 8106c98:	f001 fa4a 	bl	8108130 <RCCEx_PLL2_Config>
 8106c9c:	4603      	mov	r3, r0
 8106c9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8106ca2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106ca6:	2b00      	cmp	r3, #0
 8106ca8:	d003      	beq.n	8106cb2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106caa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106cae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8106cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106cba:	2100      	movs	r1, #0
 8106cbc:	6239      	str	r1, [r7, #32]
 8106cbe:	f003 0302 	and.w	r3, r3, #2
 8106cc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8106cc4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8106cc8:	460b      	mov	r3, r1
 8106cca:	4313      	orrs	r3, r2
 8106ccc:	d011      	beq.n	8106cf2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8106cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106cd2:	3308      	adds	r3, #8
 8106cd4:	2101      	movs	r1, #1
 8106cd6:	4618      	mov	r0, r3
 8106cd8:	f001 fa2a 	bl	8108130 <RCCEx_PLL2_Config>
 8106cdc:	4603      	mov	r3, r0
 8106cde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8106ce2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106ce6:	2b00      	cmp	r3, #0
 8106ce8:	d003      	beq.n	8106cf2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106cea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106cee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8106cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106cfa:	2100      	movs	r1, #0
 8106cfc:	61b9      	str	r1, [r7, #24]
 8106cfe:	f003 0304 	and.w	r3, r3, #4
 8106d02:	61fb      	str	r3, [r7, #28]
 8106d04:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8106d08:	460b      	mov	r3, r1
 8106d0a:	4313      	orrs	r3, r2
 8106d0c:	d011      	beq.n	8106d32 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8106d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106d12:	3308      	adds	r3, #8
 8106d14:	2102      	movs	r1, #2
 8106d16:	4618      	mov	r0, r3
 8106d18:	f001 fa0a 	bl	8108130 <RCCEx_PLL2_Config>
 8106d1c:	4603      	mov	r3, r0
 8106d1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8106d22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106d26:	2b00      	cmp	r3, #0
 8106d28:	d003      	beq.n	8106d32 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106d2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106d2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8106d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106d3a:	2100      	movs	r1, #0
 8106d3c:	6139      	str	r1, [r7, #16]
 8106d3e:	f003 0308 	and.w	r3, r3, #8
 8106d42:	617b      	str	r3, [r7, #20]
 8106d44:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8106d48:	460b      	mov	r3, r1
 8106d4a:	4313      	orrs	r3, r2
 8106d4c:	d011      	beq.n	8106d72 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8106d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106d52:	3328      	adds	r3, #40	@ 0x28
 8106d54:	2100      	movs	r1, #0
 8106d56:	4618      	mov	r0, r3
 8106d58:	f001 fa9c 	bl	8108294 <RCCEx_PLL3_Config>
 8106d5c:	4603      	mov	r3, r0
 8106d5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8106d62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106d66:	2b00      	cmp	r3, #0
 8106d68:	d003      	beq.n	8106d72 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106d6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106d6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8106d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106d7a:	2100      	movs	r1, #0
 8106d7c:	60b9      	str	r1, [r7, #8]
 8106d7e:	f003 0310 	and.w	r3, r3, #16
 8106d82:	60fb      	str	r3, [r7, #12]
 8106d84:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8106d88:	460b      	mov	r3, r1
 8106d8a:	4313      	orrs	r3, r2
 8106d8c:	d011      	beq.n	8106db2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8106d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106d92:	3328      	adds	r3, #40	@ 0x28
 8106d94:	2101      	movs	r1, #1
 8106d96:	4618      	mov	r0, r3
 8106d98:	f001 fa7c 	bl	8108294 <RCCEx_PLL3_Config>
 8106d9c:	4603      	mov	r3, r0
 8106d9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8106da2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106da6:	2b00      	cmp	r3, #0
 8106da8:	d003      	beq.n	8106db2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106daa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106dae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8106db2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106dba:	2100      	movs	r1, #0
 8106dbc:	6039      	str	r1, [r7, #0]
 8106dbe:	f003 0320 	and.w	r3, r3, #32
 8106dc2:	607b      	str	r3, [r7, #4]
 8106dc4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8106dc8:	460b      	mov	r3, r1
 8106dca:	4313      	orrs	r3, r2
 8106dcc:	d011      	beq.n	8106df2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8106dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106dd2:	3328      	adds	r3, #40	@ 0x28
 8106dd4:	2102      	movs	r1, #2
 8106dd6:	4618      	mov	r0, r3
 8106dd8:	f001 fa5c 	bl	8108294 <RCCEx_PLL3_Config>
 8106ddc:	4603      	mov	r3, r0
 8106dde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8106de2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106de6:	2b00      	cmp	r3, #0
 8106de8:	d003      	beq.n	8106df2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106dea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106dee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8106df2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8106df6:	2b00      	cmp	r3, #0
 8106df8:	d101      	bne.n	8106dfe <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8106dfa:	2300      	movs	r3, #0
 8106dfc:	e000      	b.n	8106e00 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8106dfe:	2301      	movs	r3, #1
}
 8106e00:	4618      	mov	r0, r3
 8106e02:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8106e06:	46bd      	mov	sp, r7
 8106e08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8106e0c:	58024400 	.word	0x58024400

08106e10 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8106e10:	b580      	push	{r7, lr}
 8106e12:	b090      	sub	sp, #64	@ 0x40
 8106e14:	af00      	add	r7, sp, #0
 8106e16:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8106e1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106e1e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8106e22:	430b      	orrs	r3, r1
 8106e24:	f040 8094 	bne.w	8106f50 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8106e28:	4b9e      	ldr	r3, [pc, #632]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106e2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106e2c:	f003 0307 	and.w	r3, r3, #7
 8106e30:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8106e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106e34:	2b04      	cmp	r3, #4
 8106e36:	f200 8087 	bhi.w	8106f48 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8106e3a:	a201      	add	r2, pc, #4	@ (adr r2, 8106e40 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8106e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106e40:	08106e55 	.word	0x08106e55
 8106e44:	08106e7d 	.word	0x08106e7d
 8106e48:	08106ea5 	.word	0x08106ea5
 8106e4c:	08106f41 	.word	0x08106f41
 8106e50:	08106ecd 	.word	0x08106ecd
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106e54:	4b93      	ldr	r3, [pc, #588]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106e56:	681b      	ldr	r3, [r3, #0]
 8106e58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8106e5c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106e60:	d108      	bne.n	8106e74 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106e62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8106e66:	4618      	mov	r0, r3
 8106e68:	f001 f810 	bl	8107e8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106e70:	f000 bd45 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106e74:	2300      	movs	r3, #0
 8106e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106e78:	f000 bd41 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106e7c:	4b89      	ldr	r3, [pc, #548]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106e7e:	681b      	ldr	r3, [r3, #0]
 8106e80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8106e84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8106e88:	d108      	bne.n	8106e9c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106e8a:	f107 0318 	add.w	r3, r7, #24
 8106e8e:	4618      	mov	r0, r3
 8106e90:	f000 fd54 	bl	810793c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106e94:	69bb      	ldr	r3, [r7, #24]
 8106e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106e98:	f000 bd31 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106e9c:	2300      	movs	r3, #0
 8106e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106ea0:	f000 bd2d 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106ea4:	4b7f      	ldr	r3, [pc, #508]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106ea6:	681b      	ldr	r3, [r3, #0]
 8106ea8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8106eac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106eb0:	d108      	bne.n	8106ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106eb2:	f107 030c 	add.w	r3, r7, #12
 8106eb6:	4618      	mov	r0, r3
 8106eb8:	f000 fe94 	bl	8107be4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8106ebc:	68fb      	ldr	r3, [r7, #12]
 8106ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106ec0:	f000 bd1d 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106ec4:	2300      	movs	r3, #0
 8106ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106ec8:	f000 bd19 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8106ecc:	4b75      	ldr	r3, [pc, #468]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106ece:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8106ed0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8106ed4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106ed6:	4b73      	ldr	r3, [pc, #460]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106ed8:	681b      	ldr	r3, [r3, #0]
 8106eda:	f003 0304 	and.w	r3, r3, #4
 8106ede:	2b04      	cmp	r3, #4
 8106ee0:	d10c      	bne.n	8106efc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8106ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106ee4:	2b00      	cmp	r3, #0
 8106ee6:	d109      	bne.n	8106efc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106ee8:	4b6e      	ldr	r3, [pc, #440]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106eea:	681b      	ldr	r3, [r3, #0]
 8106eec:	08db      	lsrs	r3, r3, #3
 8106eee:	f003 0303 	and.w	r3, r3, #3
 8106ef2:	4a6d      	ldr	r2, [pc, #436]	@ (81070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8106ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8106ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106efa:	e01f      	b.n	8106f3c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106efc:	4b69      	ldr	r3, [pc, #420]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106efe:	681b      	ldr	r3, [r3, #0]
 8106f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8106f04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8106f08:	d106      	bne.n	8106f18 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8106f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106f0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8106f10:	d102      	bne.n	8106f18 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8106f12:	4b66      	ldr	r3, [pc, #408]	@ (81070ac <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8106f14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106f16:	e011      	b.n	8106f3c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8106f18:	4b62      	ldr	r3, [pc, #392]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106f1a:	681b      	ldr	r3, [r3, #0]
 8106f1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8106f20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106f24:	d106      	bne.n	8106f34 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8106f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106f28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106f2c:	d102      	bne.n	8106f34 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8106f2e:	4b60      	ldr	r3, [pc, #384]	@ (81070b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8106f30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106f32:	e003      	b.n	8106f3c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8106f34:	2300      	movs	r3, #0
 8106f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8106f38:	f000 bce1 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106f3c:	f000 bcdf 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8106f40:	4b5c      	ldr	r3, [pc, #368]	@ (81070b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8106f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106f44:	f000 bcdb 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8106f48:	2300      	movs	r3, #0
 8106f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106f4c:	f000 bcd7 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8106f50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106f54:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8106f58:	430b      	orrs	r3, r1
 8106f5a:	f040 80ad 	bne.w	81070b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8106f5e:	4b51      	ldr	r3, [pc, #324]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106f60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106f62:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8106f66:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8106f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106f6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8106f6e:	d056      	beq.n	810701e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8106f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106f72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8106f76:	f200 8090 	bhi.w	810709a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8106f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106f7c:	2bc0      	cmp	r3, #192	@ 0xc0
 8106f7e:	f000 8088 	beq.w	8107092 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8106f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106f84:	2bc0      	cmp	r3, #192	@ 0xc0
 8106f86:	f200 8088 	bhi.w	810709a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8106f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106f8c:	2b80      	cmp	r3, #128	@ 0x80
 8106f8e:	d032      	beq.n	8106ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8106f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106f92:	2b80      	cmp	r3, #128	@ 0x80
 8106f94:	f200 8081 	bhi.w	810709a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8106f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106f9a:	2b00      	cmp	r3, #0
 8106f9c:	d003      	beq.n	8106fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8106f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106fa0:	2b40      	cmp	r3, #64	@ 0x40
 8106fa2:	d014      	beq.n	8106fce <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8106fa4:	e079      	b.n	810709a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106fa6:	4b3f      	ldr	r3, [pc, #252]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106fa8:	681b      	ldr	r3, [r3, #0]
 8106faa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8106fae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106fb2:	d108      	bne.n	8106fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106fb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8106fb8:	4618      	mov	r0, r3
 8106fba:	f000 ff67 	bl	8107e8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106fc2:	f000 bc9c 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106fc6:	2300      	movs	r3, #0
 8106fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106fca:	f000 bc98 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106fce:	4b35      	ldr	r3, [pc, #212]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106fd0:	681b      	ldr	r3, [r3, #0]
 8106fd2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8106fd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8106fda:	d108      	bne.n	8106fee <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106fdc:	f107 0318 	add.w	r3, r7, #24
 8106fe0:	4618      	mov	r0, r3
 8106fe2:	f000 fcab 	bl	810793c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106fe6:	69bb      	ldr	r3, [r7, #24]
 8106fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106fea:	f000 bc88 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106fee:	2300      	movs	r3, #0
 8106ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106ff2:	f000 bc84 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106ff6:	4b2b      	ldr	r3, [pc, #172]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106ff8:	681b      	ldr	r3, [r3, #0]
 8106ffa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8106ffe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107002:	d108      	bne.n	8107016 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107004:	f107 030c 	add.w	r3, r7, #12
 8107008:	4618      	mov	r0, r3
 810700a:	f000 fdeb 	bl	8107be4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810700e:	68fb      	ldr	r3, [r7, #12]
 8107010:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107012:	f000 bc74 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107016:	2300      	movs	r3, #0
 8107018:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810701a:	f000 bc70 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810701e:	4b21      	ldr	r3, [pc, #132]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8107022:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8107026:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8107028:	4b1e      	ldr	r3, [pc, #120]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810702a:	681b      	ldr	r3, [r3, #0]
 810702c:	f003 0304 	and.w	r3, r3, #4
 8107030:	2b04      	cmp	r3, #4
 8107032:	d10c      	bne.n	810704e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8107034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8107036:	2b00      	cmp	r3, #0
 8107038:	d109      	bne.n	810704e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810703a:	4b1a      	ldr	r3, [pc, #104]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810703c:	681b      	ldr	r3, [r3, #0]
 810703e:	08db      	lsrs	r3, r3, #3
 8107040:	f003 0303 	and.w	r3, r3, #3
 8107044:	4a18      	ldr	r2, [pc, #96]	@ (81070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8107046:	fa22 f303 	lsr.w	r3, r2, r3
 810704a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810704c:	e01f      	b.n	810708e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 810704e:	4b15      	ldr	r3, [pc, #84]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107050:	681b      	ldr	r3, [r3, #0]
 8107052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8107056:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810705a:	d106      	bne.n	810706a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 810705c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810705e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8107062:	d102      	bne.n	810706a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8107064:	4b11      	ldr	r3, [pc, #68]	@ (81070ac <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8107066:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8107068:	e011      	b.n	810708e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810706a:	4b0e      	ldr	r3, [pc, #56]	@ (81070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810706c:	681b      	ldr	r3, [r3, #0]
 810706e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8107072:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8107076:	d106      	bne.n	8107086 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8107078:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810707a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810707e:	d102      	bne.n	8107086 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8107080:	4b0b      	ldr	r3, [pc, #44]	@ (81070b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8107082:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8107084:	e003      	b.n	810708e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8107086:	2300      	movs	r3, #0
 8107088:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 810708a:	f000 bc38 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 810708e:	f000 bc36 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8107092:	4b08      	ldr	r3, [pc, #32]	@ (81070b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8107094:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107096:	f000 bc32 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 810709a:	2300      	movs	r3, #0
 810709c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810709e:	f000 bc2e 	b.w	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81070a2:	bf00      	nop
 81070a4:	58024400 	.word	0x58024400
 81070a8:	03d09000 	.word	0x03d09000
 81070ac:	003d0900 	.word	0x003d0900
 81070b0:	017d7840 	.word	0x017d7840
 81070b4:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 81070b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 81070bc:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 81070c0:	430b      	orrs	r3, r1
 81070c2:	f040 809c 	bne.w	81071fe <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 81070c6:	4b9e      	ldr	r3, [pc, #632]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81070c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81070ca:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 81070ce:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 81070d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81070d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81070d6:	d054      	beq.n	8107182 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 81070d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81070da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81070de:	f200 808b 	bhi.w	81071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 81070e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81070e4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81070e8:	f000 8083 	beq.w	81071f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 81070ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81070ee:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81070f2:	f200 8081 	bhi.w	81071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 81070f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81070f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81070fc:	d02f      	beq.n	810715e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 81070fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107100:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8107104:	d878      	bhi.n	81071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8107106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107108:	2b00      	cmp	r3, #0
 810710a:	d004      	beq.n	8107116 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 810710c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810710e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8107112:	d012      	beq.n	810713a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8107114:	e070      	b.n	81071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8107116:	4b8a      	ldr	r3, [pc, #552]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107118:	681b      	ldr	r3, [r3, #0]
 810711a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 810711e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8107122:	d107      	bne.n	8107134 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8107124:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8107128:	4618      	mov	r0, r3
 810712a:	f000 feaf 	bl	8107e8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810712e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107130:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107132:	e3e4      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107134:	2300      	movs	r3, #0
 8107136:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107138:	e3e1      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810713a:	4b81      	ldr	r3, [pc, #516]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810713c:	681b      	ldr	r3, [r3, #0]
 810713e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8107142:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8107146:	d107      	bne.n	8107158 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107148:	f107 0318 	add.w	r3, r7, #24
 810714c:	4618      	mov	r0, r3
 810714e:	f000 fbf5 	bl	810793c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8107152:	69bb      	ldr	r3, [r7, #24]
 8107154:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107156:	e3d2      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107158:	2300      	movs	r3, #0
 810715a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810715c:	e3cf      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810715e:	4b78      	ldr	r3, [pc, #480]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107160:	681b      	ldr	r3, [r3, #0]
 8107162:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8107166:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810716a:	d107      	bne.n	810717c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810716c:	f107 030c 	add.w	r3, r7, #12
 8107170:	4618      	mov	r0, r3
 8107172:	f000 fd37 	bl	8107be4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8107176:	68fb      	ldr	r3, [r7, #12]
 8107178:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810717a:	e3c0      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810717c:	2300      	movs	r3, #0
 810717e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107180:	e3bd      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8107182:	4b6f      	ldr	r3, [pc, #444]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8107186:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 810718a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810718c:	4b6c      	ldr	r3, [pc, #432]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810718e:	681b      	ldr	r3, [r3, #0]
 8107190:	f003 0304 	and.w	r3, r3, #4
 8107194:	2b04      	cmp	r3, #4
 8107196:	d10c      	bne.n	81071b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8107198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810719a:	2b00      	cmp	r3, #0
 810719c:	d109      	bne.n	81071b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810719e:	4b68      	ldr	r3, [pc, #416]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81071a0:	681b      	ldr	r3, [r3, #0]
 81071a2:	08db      	lsrs	r3, r3, #3
 81071a4:	f003 0303 	and.w	r3, r3, #3
 81071a8:	4a66      	ldr	r2, [pc, #408]	@ (8107344 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 81071aa:	fa22 f303 	lsr.w	r3, r2, r3
 81071ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81071b0:	e01e      	b.n	81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81071b2:	4b63      	ldr	r3, [pc, #396]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81071b4:	681b      	ldr	r3, [r3, #0]
 81071b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81071ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81071be:	d106      	bne.n	81071ce <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 81071c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81071c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81071c6:	d102      	bne.n	81071ce <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81071c8:	4b5f      	ldr	r3, [pc, #380]	@ (8107348 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 81071ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81071cc:	e010      	b.n	81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81071ce:	4b5c      	ldr	r3, [pc, #368]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81071d0:	681b      	ldr	r3, [r3, #0]
 81071d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81071d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81071da:	d106      	bne.n	81071ea <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 81071dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81071de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81071e2:	d102      	bne.n	81071ea <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 81071e4:	4b59      	ldr	r3, [pc, #356]	@ (810734c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 81071e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81071e8:	e002      	b.n	81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81071ea:	2300      	movs	r3, #0
 81071ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 81071ee:	e386      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81071f0:	e385      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 81071f2:	4b57      	ldr	r3, [pc, #348]	@ (8107350 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 81071f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81071f6:	e382      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 81071f8:	2300      	movs	r3, #0
 81071fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81071fc:	e37f      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 81071fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107202:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8107206:	430b      	orrs	r3, r1
 8107208:	f040 80a7 	bne.w	810735a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 810720c:	4b4c      	ldr	r3, [pc, #304]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810720e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8107210:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8107214:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8107216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107218:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 810721c:	d055      	beq.n	81072ca <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 810721e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107220:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8107224:	f200 8096 	bhi.w	8107354 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8107228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810722a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 810722e:	f000 8084 	beq.w	810733a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8107232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107234:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8107238:	f200 808c 	bhi.w	8107354 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 810723c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810723e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8107242:	d030      	beq.n	81072a6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8107244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107246:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810724a:	f200 8083 	bhi.w	8107354 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 810724e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107250:	2b00      	cmp	r3, #0
 8107252:	d004      	beq.n	810725e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8107254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107256:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810725a:	d012      	beq.n	8107282 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 810725c:	e07a      	b.n	8107354 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810725e:	4b38      	ldr	r3, [pc, #224]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107260:	681b      	ldr	r3, [r3, #0]
 8107262:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8107266:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810726a:	d107      	bne.n	810727c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810726c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8107270:	4618      	mov	r0, r3
 8107272:	f000 fe0b 	bl	8107e8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8107276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107278:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810727a:	e340      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810727c:	2300      	movs	r3, #0
 810727e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107280:	e33d      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8107282:	4b2f      	ldr	r3, [pc, #188]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107284:	681b      	ldr	r3, [r3, #0]
 8107286:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810728a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 810728e:	d107      	bne.n	81072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107290:	f107 0318 	add.w	r3, r7, #24
 8107294:	4618      	mov	r0, r3
 8107296:	f000 fb51 	bl	810793c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810729a:	69bb      	ldr	r3, [r7, #24]
 810729c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810729e:	e32e      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81072a0:	2300      	movs	r3, #0
 81072a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81072a4:	e32b      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81072a6:	4b26      	ldr	r3, [pc, #152]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81072a8:	681b      	ldr	r3, [r3, #0]
 81072aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81072ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81072b2:	d107      	bne.n	81072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81072b4:	f107 030c 	add.w	r3, r7, #12
 81072b8:	4618      	mov	r0, r3
 81072ba:	f000 fc93 	bl	8107be4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81072be:	68fb      	ldr	r3, [r7, #12]
 81072c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81072c2:	e31c      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81072c4:	2300      	movs	r3, #0
 81072c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81072c8:	e319      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81072ca:	4b1d      	ldr	r3, [pc, #116]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81072cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81072ce:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 81072d2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81072d4:	4b1a      	ldr	r3, [pc, #104]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81072d6:	681b      	ldr	r3, [r3, #0]
 81072d8:	f003 0304 	and.w	r3, r3, #4
 81072dc:	2b04      	cmp	r3, #4
 81072de:	d10c      	bne.n	81072fa <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 81072e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81072e2:	2b00      	cmp	r3, #0
 81072e4:	d109      	bne.n	81072fa <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81072e6:	4b16      	ldr	r3, [pc, #88]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81072e8:	681b      	ldr	r3, [r3, #0]
 81072ea:	08db      	lsrs	r3, r3, #3
 81072ec:	f003 0303 	and.w	r3, r3, #3
 81072f0:	4a14      	ldr	r2, [pc, #80]	@ (8107344 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 81072f2:	fa22 f303 	lsr.w	r3, r2, r3
 81072f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81072f8:	e01e      	b.n	8107338 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81072fa:	4b11      	ldr	r3, [pc, #68]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81072fc:	681b      	ldr	r3, [r3, #0]
 81072fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8107302:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8107306:	d106      	bne.n	8107316 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8107308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810730a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810730e:	d102      	bne.n	8107316 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8107310:	4b0d      	ldr	r3, [pc, #52]	@ (8107348 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8107312:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8107314:	e010      	b.n	8107338 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8107316:	4b0a      	ldr	r3, [pc, #40]	@ (8107340 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107318:	681b      	ldr	r3, [r3, #0]
 810731a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810731e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8107322:	d106      	bne.n	8107332 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8107324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8107326:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810732a:	d102      	bne.n	8107332 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 810732c:	4b07      	ldr	r3, [pc, #28]	@ (810734c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 810732e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8107330:	e002      	b.n	8107338 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8107332:	2300      	movs	r3, #0
 8107334:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8107336:	e2e2      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107338:	e2e1      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 810733a:	4b05      	ldr	r3, [pc, #20]	@ (8107350 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 810733c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810733e:	e2de      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107340:	58024400 	.word	0x58024400
 8107344:	03d09000 	.word	0x03d09000
 8107348:	003d0900 	.word	0x003d0900
 810734c:	017d7840 	.word	0x017d7840
 8107350:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8107354:	2300      	movs	r3, #0
 8107356:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107358:	e2d1      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 810735a:	e9d7 2300 	ldrd	r2, r3, [r7]
 810735e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8107362:	430b      	orrs	r3, r1
 8107364:	f040 809c 	bne.w	81074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8107368:	4b93      	ldr	r3, [pc, #588]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810736a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810736c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8107370:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8107372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107374:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8107378:	d054      	beq.n	8107424 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 810737a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810737c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8107380:	f200 808b 	bhi.w	810749a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8107384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107386:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 810738a:	f000 8083 	beq.w	8107494 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 810738e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107390:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8107394:	f200 8081 	bhi.w	810749a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8107398:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810739a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810739e:	d02f      	beq.n	8107400 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 81073a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81073a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81073a6:	d878      	bhi.n	810749a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 81073a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81073aa:	2b00      	cmp	r3, #0
 81073ac:	d004      	beq.n	81073b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 81073ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81073b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81073b4:	d012      	beq.n	81073dc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 81073b6:	e070      	b.n	810749a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81073b8:	4b7f      	ldr	r3, [pc, #508]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81073ba:	681b      	ldr	r3, [r3, #0]
 81073bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81073c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81073c4:	d107      	bne.n	81073d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81073c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81073ca:	4618      	mov	r0, r3
 81073cc:	f000 fd5e 	bl	8107e8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81073d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81073d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81073d4:	e293      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81073d6:	2300      	movs	r3, #0
 81073d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81073da:	e290      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81073dc:	4b76      	ldr	r3, [pc, #472]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81073de:	681b      	ldr	r3, [r3, #0]
 81073e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81073e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81073e8:	d107      	bne.n	81073fa <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81073ea:	f107 0318 	add.w	r3, r7, #24
 81073ee:	4618      	mov	r0, r3
 81073f0:	f000 faa4 	bl	810793c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81073f4:	69bb      	ldr	r3, [r7, #24]
 81073f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81073f8:	e281      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81073fa:	2300      	movs	r3, #0
 81073fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81073fe:	e27e      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8107400:	4b6d      	ldr	r3, [pc, #436]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107402:	681b      	ldr	r3, [r3, #0]
 8107404:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8107408:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810740c:	d107      	bne.n	810741e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810740e:	f107 030c 	add.w	r3, r7, #12
 8107412:	4618      	mov	r0, r3
 8107414:	f000 fbe6 	bl	8107be4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8107418:	68fb      	ldr	r3, [r7, #12]
 810741a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810741c:	e26f      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810741e:	2300      	movs	r3, #0
 8107420:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107422:	e26c      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8107424:	4b64      	ldr	r3, [pc, #400]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8107428:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 810742c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810742e:	4b62      	ldr	r3, [pc, #392]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107430:	681b      	ldr	r3, [r3, #0]
 8107432:	f003 0304 	and.w	r3, r3, #4
 8107436:	2b04      	cmp	r3, #4
 8107438:	d10c      	bne.n	8107454 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 810743a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810743c:	2b00      	cmp	r3, #0
 810743e:	d109      	bne.n	8107454 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107440:	4b5d      	ldr	r3, [pc, #372]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107442:	681b      	ldr	r3, [r3, #0]
 8107444:	08db      	lsrs	r3, r3, #3
 8107446:	f003 0303 	and.w	r3, r3, #3
 810744a:	4a5c      	ldr	r2, [pc, #368]	@ (81075bc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 810744c:	fa22 f303 	lsr.w	r3, r2, r3
 8107450:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8107452:	e01e      	b.n	8107492 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8107454:	4b58      	ldr	r3, [pc, #352]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107456:	681b      	ldr	r3, [r3, #0]
 8107458:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810745c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8107460:	d106      	bne.n	8107470 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8107462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8107464:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8107468:	d102      	bne.n	8107470 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 810746a:	4b55      	ldr	r3, [pc, #340]	@ (81075c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 810746c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810746e:	e010      	b.n	8107492 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8107470:	4b51      	ldr	r3, [pc, #324]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107472:	681b      	ldr	r3, [r3, #0]
 8107474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8107478:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810747c:	d106      	bne.n	810748c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 810747e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8107480:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107484:	d102      	bne.n	810748c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8107486:	4b4f      	ldr	r3, [pc, #316]	@ (81075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8107488:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810748a:	e002      	b.n	8107492 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 810748c:	2300      	movs	r3, #0
 810748e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8107490:	e235      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107492:	e234      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8107494:	4b4c      	ldr	r3, [pc, #304]	@ (81075c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8107496:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107498:	e231      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 810749a:	2300      	movs	r3, #0
 810749c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810749e:	e22e      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 81074a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 81074a4:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 81074a8:	430b      	orrs	r3, r1
 81074aa:	f040 808f 	bne.w	81075cc <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 81074ae:	4b42      	ldr	r3, [pc, #264]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81074b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81074b2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 81074b6:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 81074b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 81074be:	d06b      	beq.n	8107598 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 81074c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 81074c6:	d874      	bhi.n	81075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81074c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81074ce:	d056      	beq.n	810757e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 81074d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81074d6:	d86c      	bhi.n	81075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81074d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81074de:	d03b      	beq.n	8107558 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 81074e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074e2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81074e6:	d864      	bhi.n	81075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81074e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81074ee:	d021      	beq.n	8107534 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 81074f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81074f6:	d85c      	bhi.n	81075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81074f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074fa:	2b00      	cmp	r3, #0
 81074fc:	d004      	beq.n	8107508 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 81074fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107500:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8107504:	d004      	beq.n	8107510 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8107506:	e054      	b.n	81075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8107508:	f7fe fa62 	bl	81059d0 <HAL_RCC_GetPCLK1Freq>
 810750c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 810750e:	e1f6      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8107510:	4b29      	ldr	r3, [pc, #164]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107512:	681b      	ldr	r3, [r3, #0]
 8107514:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8107518:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 810751c:	d107      	bne.n	810752e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810751e:	f107 0318 	add.w	r3, r7, #24
 8107522:	4618      	mov	r0, r3
 8107524:	f000 fa0a 	bl	810793c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8107528:	69fb      	ldr	r3, [r7, #28]
 810752a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810752c:	e1e7      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810752e:	2300      	movs	r3, #0
 8107530:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107532:	e1e4      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8107534:	4b20      	ldr	r3, [pc, #128]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107536:	681b      	ldr	r3, [r3, #0]
 8107538:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810753c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107540:	d107      	bne.n	8107552 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107542:	f107 030c 	add.w	r3, r7, #12
 8107546:	4618      	mov	r0, r3
 8107548:	f000 fb4c 	bl	8107be4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 810754c:	693b      	ldr	r3, [r7, #16]
 810754e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107550:	e1d5      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107552:	2300      	movs	r3, #0
 8107554:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107556:	e1d2      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8107558:	4b17      	ldr	r3, [pc, #92]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810755a:	681b      	ldr	r3, [r3, #0]
 810755c:	f003 0304 	and.w	r3, r3, #4
 8107560:	2b04      	cmp	r3, #4
 8107562:	d109      	bne.n	8107578 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107564:	4b14      	ldr	r3, [pc, #80]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107566:	681b      	ldr	r3, [r3, #0]
 8107568:	08db      	lsrs	r3, r3, #3
 810756a:	f003 0303 	and.w	r3, r3, #3
 810756e:	4a13      	ldr	r2, [pc, #76]	@ (81075bc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8107570:	fa22 f303 	lsr.w	r3, r2, r3
 8107574:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107576:	e1c2      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107578:	2300      	movs	r3, #0
 810757a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810757c:	e1bf      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 810757e:	4b0e      	ldr	r3, [pc, #56]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107580:	681b      	ldr	r3, [r3, #0]
 8107582:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8107586:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810758a:	d102      	bne.n	8107592 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 810758c:	4b0c      	ldr	r3, [pc, #48]	@ (81075c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 810758e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107590:	e1b5      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107592:	2300      	movs	r3, #0
 8107594:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107596:	e1b2      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8107598:	4b07      	ldr	r3, [pc, #28]	@ (81075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810759a:	681b      	ldr	r3, [r3, #0]
 810759c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81075a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81075a4:	d102      	bne.n	81075ac <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 81075a6:	4b07      	ldr	r3, [pc, #28]	@ (81075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 81075a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81075aa:	e1a8      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81075ac:	2300      	movs	r3, #0
 81075ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81075b0:	e1a5      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 81075b2:	2300      	movs	r3, #0
 81075b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81075b6:	e1a2      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81075b8:	58024400 	.word	0x58024400
 81075bc:	03d09000 	.word	0x03d09000
 81075c0:	003d0900 	.word	0x003d0900
 81075c4:	017d7840 	.word	0x017d7840
 81075c8:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 81075cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 81075d0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 81075d4:	430b      	orrs	r3, r1
 81075d6:	d173      	bne.n	81076c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 81075d8:	4b9c      	ldr	r3, [pc, #624]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81075da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81075dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 81075e0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 81075e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81075e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81075e8:	d02f      	beq.n	810764a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 81075ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81075ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81075f0:	d863      	bhi.n	81076ba <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 81075f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81075f4:	2b00      	cmp	r3, #0
 81075f6:	d004      	beq.n	8107602 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 81075f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81075fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81075fe:	d012      	beq.n	8107626 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8107600:	e05b      	b.n	81076ba <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8107602:	4b92      	ldr	r3, [pc, #584]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107604:	681b      	ldr	r3, [r3, #0]
 8107606:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810760a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 810760e:	d107      	bne.n	8107620 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107610:	f107 0318 	add.w	r3, r7, #24
 8107614:	4618      	mov	r0, r3
 8107616:	f000 f991 	bl	810793c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810761a:	69bb      	ldr	r3, [r7, #24]
 810761c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810761e:	e16e      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107620:	2300      	movs	r3, #0
 8107622:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107624:	e16b      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8107626:	4b89      	ldr	r3, [pc, #548]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107628:	681b      	ldr	r3, [r3, #0]
 810762a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810762e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107632:	d107      	bne.n	8107644 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107634:	f107 030c 	add.w	r3, r7, #12
 8107638:	4618      	mov	r0, r3
 810763a:	f000 fad3 	bl	8107be4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 810763e:	697b      	ldr	r3, [r7, #20]
 8107640:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107642:	e15c      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107644:	2300      	movs	r3, #0
 8107646:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107648:	e159      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810764a:	4b80      	ldr	r3, [pc, #512]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810764c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810764e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8107652:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8107654:	4b7d      	ldr	r3, [pc, #500]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107656:	681b      	ldr	r3, [r3, #0]
 8107658:	f003 0304 	and.w	r3, r3, #4
 810765c:	2b04      	cmp	r3, #4
 810765e:	d10c      	bne.n	810767a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8107660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8107662:	2b00      	cmp	r3, #0
 8107664:	d109      	bne.n	810767a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107666:	4b79      	ldr	r3, [pc, #484]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107668:	681b      	ldr	r3, [r3, #0]
 810766a:	08db      	lsrs	r3, r3, #3
 810766c:	f003 0303 	and.w	r3, r3, #3
 8107670:	4a77      	ldr	r2, [pc, #476]	@ (8107850 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8107672:	fa22 f303 	lsr.w	r3, r2, r3
 8107676:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8107678:	e01e      	b.n	81076b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 810767a:	4b74      	ldr	r3, [pc, #464]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810767c:	681b      	ldr	r3, [r3, #0]
 810767e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8107682:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8107686:	d106      	bne.n	8107696 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8107688:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810768a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810768e:	d102      	bne.n	8107696 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8107690:	4b70      	ldr	r3, [pc, #448]	@ (8107854 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8107692:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8107694:	e010      	b.n	81076b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8107696:	4b6d      	ldr	r3, [pc, #436]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107698:	681b      	ldr	r3, [r3, #0]
 810769a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810769e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81076a2:	d106      	bne.n	81076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 81076a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81076a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81076aa:	d102      	bne.n	81076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 81076ac:	4b6a      	ldr	r3, [pc, #424]	@ (8107858 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 81076ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81076b0:	e002      	b.n	81076b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81076b2:	2300      	movs	r3, #0
 81076b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 81076b6:	e122      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81076b8:	e121      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 81076ba:	2300      	movs	r3, #0
 81076bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81076be:	e11e      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 81076c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 81076c4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 81076c8:	430b      	orrs	r3, r1
 81076ca:	d133      	bne.n	8107734 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 81076cc:	4b5f      	ldr	r3, [pc, #380]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81076ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81076d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 81076d4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 81076d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81076d8:	2b00      	cmp	r3, #0
 81076da:	d004      	beq.n	81076e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 81076dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81076de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81076e2:	d012      	beq.n	810770a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 81076e4:	e023      	b.n	810772e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81076e6:	4b59      	ldr	r3, [pc, #356]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81076e8:	681b      	ldr	r3, [r3, #0]
 81076ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81076ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81076f2:	d107      	bne.n	8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81076f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81076f8:	4618      	mov	r0, r3
 81076fa:	f000 fbc7 	bl	8107e8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81076fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107700:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107702:	e0fc      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107704:	2300      	movs	r3, #0
 8107706:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107708:	e0f9      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810770a:	4b50      	ldr	r3, [pc, #320]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810770c:	681b      	ldr	r3, [r3, #0]
 810770e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8107712:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8107716:	d107      	bne.n	8107728 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107718:	f107 0318 	add.w	r3, r7, #24
 810771c:	4618      	mov	r0, r3
 810771e:	f000 f90d 	bl	810793c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8107722:	6a3b      	ldr	r3, [r7, #32]
 8107724:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107726:	e0ea      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107728:	2300      	movs	r3, #0
 810772a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810772c:	e0e7      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 810772e:	2300      	movs	r3, #0
 8107730:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107732:	e0e4      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8107734:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107738:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 810773c:	430b      	orrs	r3, r1
 810773e:	f040 808d 	bne.w	810785c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8107742:	4b42      	ldr	r3, [pc, #264]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8107746:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 810774a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 810774c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810774e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8107752:	d06b      	beq.n	810782c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8107754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107756:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810775a:	d874      	bhi.n	8107846 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 810775c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810775e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8107762:	d056      	beq.n	8107812 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8107764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107766:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810776a:	d86c      	bhi.n	8107846 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 810776c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810776e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8107772:	d03b      	beq.n	81077ec <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8107774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107776:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 810777a:	d864      	bhi.n	8107846 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 810777c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810777e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107782:	d021      	beq.n	81077c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8107784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107786:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810778a:	d85c      	bhi.n	8107846 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 810778c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810778e:	2b00      	cmp	r3, #0
 8107790:	d004      	beq.n	810779c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8107792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107794:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8107798:	d004      	beq.n	81077a4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 810779a:	e054      	b.n	8107846 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 810779c:	f000 f8b8 	bl	8107910 <HAL_RCCEx_GetD3PCLK1Freq>
 81077a0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 81077a2:	e0ac      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81077a4:	4b29      	ldr	r3, [pc, #164]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81077a6:	681b      	ldr	r3, [r3, #0]
 81077a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81077ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81077b0:	d107      	bne.n	81077c2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81077b2:	f107 0318 	add.w	r3, r7, #24
 81077b6:	4618      	mov	r0, r3
 81077b8:	f000 f8c0 	bl	810793c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 81077bc:	69fb      	ldr	r3, [r7, #28]
 81077be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81077c0:	e09d      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81077c2:	2300      	movs	r3, #0
 81077c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81077c6:	e09a      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81077c8:	4b20      	ldr	r3, [pc, #128]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81077ca:	681b      	ldr	r3, [r3, #0]
 81077cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81077d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81077d4:	d107      	bne.n	81077e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81077d6:	f107 030c 	add.w	r3, r7, #12
 81077da:	4618      	mov	r0, r3
 81077dc:	f000 fa02 	bl	8107be4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 81077e0:	693b      	ldr	r3, [r7, #16]
 81077e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81077e4:	e08b      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81077e6:	2300      	movs	r3, #0
 81077e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81077ea:	e088      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 81077ec:	4b17      	ldr	r3, [pc, #92]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81077ee:	681b      	ldr	r3, [r3, #0]
 81077f0:	f003 0304 	and.w	r3, r3, #4
 81077f4:	2b04      	cmp	r3, #4
 81077f6:	d109      	bne.n	810780c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81077f8:	4b14      	ldr	r3, [pc, #80]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81077fa:	681b      	ldr	r3, [r3, #0]
 81077fc:	08db      	lsrs	r3, r3, #3
 81077fe:	f003 0303 	and.w	r3, r3, #3
 8107802:	4a13      	ldr	r2, [pc, #76]	@ (8107850 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8107804:	fa22 f303 	lsr.w	r3, r2, r3
 8107808:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810780a:	e078      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810780c:	2300      	movs	r3, #0
 810780e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107810:	e075      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8107812:	4b0e      	ldr	r3, [pc, #56]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107814:	681b      	ldr	r3, [r3, #0]
 8107816:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810781a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810781e:	d102      	bne.n	8107826 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8107820:	4b0c      	ldr	r3, [pc, #48]	@ (8107854 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8107822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107824:	e06b      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107826:	2300      	movs	r3, #0
 8107828:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810782a:	e068      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 810782c:	4b07      	ldr	r3, [pc, #28]	@ (810784c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810782e:	681b      	ldr	r3, [r3, #0]
 8107830:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8107834:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8107838:	d102      	bne.n	8107840 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 810783a:	4b07      	ldr	r3, [pc, #28]	@ (8107858 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 810783c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810783e:	e05e      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107840:	2300      	movs	r3, #0
 8107842:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107844:	e05b      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8107846:	2300      	movs	r3, #0
 8107848:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810784a:	e058      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 810784c:	58024400 	.word	0x58024400
 8107850:	03d09000 	.word	0x03d09000
 8107854:	003d0900 	.word	0x003d0900
 8107858:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 810785c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107860:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8107864:	430b      	orrs	r3, r1
 8107866:	d148      	bne.n	81078fa <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8107868:	4b27      	ldr	r3, [pc, #156]	@ (8107908 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 810786a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810786c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8107870:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8107872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107874:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107878:	d02a      	beq.n	81078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 810787a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810787c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107880:	d838      	bhi.n	81078f4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8107882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107884:	2b00      	cmp	r3, #0
 8107886:	d004      	beq.n	8107892 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8107888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810788a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810788e:	d00d      	beq.n	81078ac <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8107890:	e030      	b.n	81078f4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8107892:	4b1d      	ldr	r3, [pc, #116]	@ (8107908 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8107894:	681b      	ldr	r3, [r3, #0]
 8107896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810789a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810789e:	d102      	bne.n	81078a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 81078a0:	4b1a      	ldr	r3, [pc, #104]	@ (810790c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 81078a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81078a4:	e02b      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81078a6:	2300      	movs	r3, #0
 81078a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81078aa:	e028      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81078ac:	4b16      	ldr	r3, [pc, #88]	@ (8107908 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 81078ae:	681b      	ldr	r3, [r3, #0]
 81078b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81078b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81078b8:	d107      	bne.n	81078ca <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81078ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81078be:	4618      	mov	r0, r3
 81078c0:	f000 fae4 	bl	8107e8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81078c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81078c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81078c8:	e019      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81078ca:	2300      	movs	r3, #0
 81078cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81078ce:	e016      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81078d0:	4b0d      	ldr	r3, [pc, #52]	@ (8107908 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 81078d2:	681b      	ldr	r3, [r3, #0]
 81078d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81078d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81078dc:	d107      	bne.n	81078ee <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81078de:	f107 0318 	add.w	r3, r7, #24
 81078e2:	4618      	mov	r0, r3
 81078e4:	f000 f82a 	bl	810793c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 81078e8:	69fb      	ldr	r3, [r7, #28]
 81078ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81078ec:	e007      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81078ee:	2300      	movs	r3, #0
 81078f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81078f2:	e004      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 81078f4:	2300      	movs	r3, #0
 81078f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81078f8:	e001      	b.n	81078fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 81078fa:	2300      	movs	r3, #0
 81078fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 81078fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8107900:	4618      	mov	r0, r3
 8107902:	3740      	adds	r7, #64	@ 0x40
 8107904:	46bd      	mov	sp, r7
 8107906:	bd80      	pop	{r7, pc}
 8107908:	58024400 	.word	0x58024400
 810790c:	017d7840 	.word	0x017d7840

08107910 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8107910:	b580      	push	{r7, lr}
 8107912:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8107914:	f7fe f82a 	bl	810596c <HAL_RCC_GetHCLKFreq>
 8107918:	4602      	mov	r2, r0
 810791a:	4b06      	ldr	r3, [pc, #24]	@ (8107934 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 810791c:	6a1b      	ldr	r3, [r3, #32]
 810791e:	091b      	lsrs	r3, r3, #4
 8107920:	f003 0307 	and.w	r3, r3, #7
 8107924:	4904      	ldr	r1, [pc, #16]	@ (8107938 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8107926:	5ccb      	ldrb	r3, [r1, r3]
 8107928:	f003 031f 	and.w	r3, r3, #31
 810792c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8107930:	4618      	mov	r0, r3
 8107932:	bd80      	pop	{r7, pc}
 8107934:	58024400 	.word	0x58024400
 8107938:	08108468 	.word	0x08108468

0810793c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 810793c:	b480      	push	{r7}
 810793e:	b089      	sub	sp, #36	@ 0x24
 8107940:	af00      	add	r7, sp, #0
 8107942:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8107944:	4ba1      	ldr	r3, [pc, #644]	@ (8107bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107948:	f003 0303 	and.w	r3, r3, #3
 810794c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 810794e:	4b9f      	ldr	r3, [pc, #636]	@ (8107bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107952:	0b1b      	lsrs	r3, r3, #12
 8107954:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8107958:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 810795a:	4b9c      	ldr	r3, [pc, #624]	@ (8107bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810795c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810795e:	091b      	lsrs	r3, r3, #4
 8107960:	f003 0301 	and.w	r3, r3, #1
 8107964:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8107966:	4b99      	ldr	r3, [pc, #612]	@ (8107bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107968:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810796a:	08db      	lsrs	r3, r3, #3
 810796c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8107970:	693a      	ldr	r2, [r7, #16]
 8107972:	fb02 f303 	mul.w	r3, r2, r3
 8107976:	ee07 3a90 	vmov	s15, r3
 810797a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810797e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8107982:	697b      	ldr	r3, [r7, #20]
 8107984:	2b00      	cmp	r3, #0
 8107986:	f000 8111 	beq.w	8107bac <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 810798a:	69bb      	ldr	r3, [r7, #24]
 810798c:	2b02      	cmp	r3, #2
 810798e:	f000 8083 	beq.w	8107a98 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8107992:	69bb      	ldr	r3, [r7, #24]
 8107994:	2b02      	cmp	r3, #2
 8107996:	f200 80a1 	bhi.w	8107adc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 810799a:	69bb      	ldr	r3, [r7, #24]
 810799c:	2b00      	cmp	r3, #0
 810799e:	d003      	beq.n	81079a8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 81079a0:	69bb      	ldr	r3, [r7, #24]
 81079a2:	2b01      	cmp	r3, #1
 81079a4:	d056      	beq.n	8107a54 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 81079a6:	e099      	b.n	8107adc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81079a8:	4b88      	ldr	r3, [pc, #544]	@ (8107bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81079aa:	681b      	ldr	r3, [r3, #0]
 81079ac:	f003 0320 	and.w	r3, r3, #32
 81079b0:	2b00      	cmp	r3, #0
 81079b2:	d02d      	beq.n	8107a10 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81079b4:	4b85      	ldr	r3, [pc, #532]	@ (8107bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81079b6:	681b      	ldr	r3, [r3, #0]
 81079b8:	08db      	lsrs	r3, r3, #3
 81079ba:	f003 0303 	and.w	r3, r3, #3
 81079be:	4a84      	ldr	r2, [pc, #528]	@ (8107bd0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 81079c0:	fa22 f303 	lsr.w	r3, r2, r3
 81079c4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81079c6:	68bb      	ldr	r3, [r7, #8]
 81079c8:	ee07 3a90 	vmov	s15, r3
 81079cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81079d0:	697b      	ldr	r3, [r7, #20]
 81079d2:	ee07 3a90 	vmov	s15, r3
 81079d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81079da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81079de:	4b7b      	ldr	r3, [pc, #492]	@ (8107bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81079e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81079e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81079e6:	ee07 3a90 	vmov	s15, r3
 81079ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81079ee:	ed97 6a03 	vldr	s12, [r7, #12]
 81079f2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8107bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81079f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81079fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81079fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107a02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107a06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107a0a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8107a0e:	e087      	b.n	8107b20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8107a10:	697b      	ldr	r3, [r7, #20]
 8107a12:	ee07 3a90 	vmov	s15, r3
 8107a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107a1a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8107bd8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8107a1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107a22:	4b6a      	ldr	r3, [pc, #424]	@ (8107bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107a24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107a26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107a2a:	ee07 3a90 	vmov	s15, r3
 8107a2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107a32:	ed97 6a03 	vldr	s12, [r7, #12]
 8107a36:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8107bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8107a3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107a3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107a42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107a46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107a4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107a4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107a52:	e065      	b.n	8107b20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8107a54:	697b      	ldr	r3, [r7, #20]
 8107a56:	ee07 3a90 	vmov	s15, r3
 8107a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107a5e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8107bdc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8107a62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107a66:	4b59      	ldr	r3, [pc, #356]	@ (8107bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107a68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107a6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107a6e:	ee07 3a90 	vmov	s15, r3
 8107a72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107a76:	ed97 6a03 	vldr	s12, [r7, #12]
 8107a7a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8107bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8107a7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107a82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107a86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107a8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107a8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107a92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107a96:	e043      	b.n	8107b20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8107a98:	697b      	ldr	r3, [r7, #20]
 8107a9a:	ee07 3a90 	vmov	s15, r3
 8107a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107aa2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8107be0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8107aa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107aaa:	4b48      	ldr	r3, [pc, #288]	@ (8107bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107aae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107ab2:	ee07 3a90 	vmov	s15, r3
 8107ab6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107aba:	ed97 6a03 	vldr	s12, [r7, #12]
 8107abe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8107bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8107ac2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107ac6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107aca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107ace:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107ad6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107ada:	e021      	b.n	8107b20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8107adc:	697b      	ldr	r3, [r7, #20]
 8107ade:	ee07 3a90 	vmov	s15, r3
 8107ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107ae6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8107bdc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8107aea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107aee:	4b37      	ldr	r3, [pc, #220]	@ (8107bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107af0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107af2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107af6:	ee07 3a90 	vmov	s15, r3
 8107afa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107afe:	ed97 6a03 	vldr	s12, [r7, #12]
 8107b02:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8107bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8107b06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107b0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107b0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107b12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107b16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107b1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107b1e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8107b20:	4b2a      	ldr	r3, [pc, #168]	@ (8107bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107b24:	0a5b      	lsrs	r3, r3, #9
 8107b26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107b2a:	ee07 3a90 	vmov	s15, r3
 8107b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107b32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107b36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107b3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8107b3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107b42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107b46:	ee17 2a90 	vmov	r2, s15
 8107b4a:	687b      	ldr	r3, [r7, #4]
 8107b4c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8107b4e:	4b1f      	ldr	r3, [pc, #124]	@ (8107bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107b50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107b52:	0c1b      	lsrs	r3, r3, #16
 8107b54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107b58:	ee07 3a90 	vmov	s15, r3
 8107b5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107b60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107b64:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107b68:	edd7 6a07 	vldr	s13, [r7, #28]
 8107b6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107b70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107b74:	ee17 2a90 	vmov	r2, s15
 8107b78:	687b      	ldr	r3, [r7, #4]
 8107b7a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8107b7c:	4b13      	ldr	r3, [pc, #76]	@ (8107bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107b80:	0e1b      	lsrs	r3, r3, #24
 8107b82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107b86:	ee07 3a90 	vmov	s15, r3
 8107b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107b8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107b92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107b96:	edd7 6a07 	vldr	s13, [r7, #28]
 8107b9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107b9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107ba2:	ee17 2a90 	vmov	r2, s15
 8107ba6:	687b      	ldr	r3, [r7, #4]
 8107ba8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8107baa:	e008      	b.n	8107bbe <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8107bac:	687b      	ldr	r3, [r7, #4]
 8107bae:	2200      	movs	r2, #0
 8107bb0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8107bb2:	687b      	ldr	r3, [r7, #4]
 8107bb4:	2200      	movs	r2, #0
 8107bb6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8107bb8:	687b      	ldr	r3, [r7, #4]
 8107bba:	2200      	movs	r2, #0
 8107bbc:	609a      	str	r2, [r3, #8]
}
 8107bbe:	bf00      	nop
 8107bc0:	3724      	adds	r7, #36	@ 0x24
 8107bc2:	46bd      	mov	sp, r7
 8107bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107bc8:	4770      	bx	lr
 8107bca:	bf00      	nop
 8107bcc:	58024400 	.word	0x58024400
 8107bd0:	03d09000 	.word	0x03d09000
 8107bd4:	46000000 	.word	0x46000000
 8107bd8:	4c742400 	.word	0x4c742400
 8107bdc:	4a742400 	.word	0x4a742400
 8107be0:	4bbebc20 	.word	0x4bbebc20

08107be4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8107be4:	b480      	push	{r7}
 8107be6:	b089      	sub	sp, #36	@ 0x24
 8107be8:	af00      	add	r7, sp, #0
 8107bea:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8107bec:	4ba1      	ldr	r3, [pc, #644]	@ (8107e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107bf0:	f003 0303 	and.w	r3, r3, #3
 8107bf4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8107bf6:	4b9f      	ldr	r3, [pc, #636]	@ (8107e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107bfa:	0d1b      	lsrs	r3, r3, #20
 8107bfc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8107c00:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8107c02:	4b9c      	ldr	r3, [pc, #624]	@ (8107e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107c06:	0a1b      	lsrs	r3, r3, #8
 8107c08:	f003 0301 	and.w	r3, r3, #1
 8107c0c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8107c0e:	4b99      	ldr	r3, [pc, #612]	@ (8107e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107c12:	08db      	lsrs	r3, r3, #3
 8107c14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8107c18:	693a      	ldr	r2, [r7, #16]
 8107c1a:	fb02 f303 	mul.w	r3, r2, r3
 8107c1e:	ee07 3a90 	vmov	s15, r3
 8107c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107c26:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8107c2a:	697b      	ldr	r3, [r7, #20]
 8107c2c:	2b00      	cmp	r3, #0
 8107c2e:	f000 8111 	beq.w	8107e54 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8107c32:	69bb      	ldr	r3, [r7, #24]
 8107c34:	2b02      	cmp	r3, #2
 8107c36:	f000 8083 	beq.w	8107d40 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8107c3a:	69bb      	ldr	r3, [r7, #24]
 8107c3c:	2b02      	cmp	r3, #2
 8107c3e:	f200 80a1 	bhi.w	8107d84 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8107c42:	69bb      	ldr	r3, [r7, #24]
 8107c44:	2b00      	cmp	r3, #0
 8107c46:	d003      	beq.n	8107c50 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8107c48:	69bb      	ldr	r3, [r7, #24]
 8107c4a:	2b01      	cmp	r3, #1
 8107c4c:	d056      	beq.n	8107cfc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8107c4e:	e099      	b.n	8107d84 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107c50:	4b88      	ldr	r3, [pc, #544]	@ (8107e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107c52:	681b      	ldr	r3, [r3, #0]
 8107c54:	f003 0320 	and.w	r3, r3, #32
 8107c58:	2b00      	cmp	r3, #0
 8107c5a:	d02d      	beq.n	8107cb8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107c5c:	4b85      	ldr	r3, [pc, #532]	@ (8107e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107c5e:	681b      	ldr	r3, [r3, #0]
 8107c60:	08db      	lsrs	r3, r3, #3
 8107c62:	f003 0303 	and.w	r3, r3, #3
 8107c66:	4a84      	ldr	r2, [pc, #528]	@ (8107e78 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8107c68:	fa22 f303 	lsr.w	r3, r2, r3
 8107c6c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8107c6e:	68bb      	ldr	r3, [r7, #8]
 8107c70:	ee07 3a90 	vmov	s15, r3
 8107c74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107c78:	697b      	ldr	r3, [r7, #20]
 8107c7a:	ee07 3a90 	vmov	s15, r3
 8107c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107c82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107c86:	4b7b      	ldr	r3, [pc, #492]	@ (8107e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107c8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107c8e:	ee07 3a90 	vmov	s15, r3
 8107c92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107c96:	ed97 6a03 	vldr	s12, [r7, #12]
 8107c9a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8107e7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8107c9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107ca2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107ca6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107caa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107cae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107cb2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8107cb6:	e087      	b.n	8107dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8107cb8:	697b      	ldr	r3, [r7, #20]
 8107cba:	ee07 3a90 	vmov	s15, r3
 8107cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107cc2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8107e80 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8107cc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107cca:	4b6a      	ldr	r3, [pc, #424]	@ (8107e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107cce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107cd2:	ee07 3a90 	vmov	s15, r3
 8107cd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107cda:	ed97 6a03 	vldr	s12, [r7, #12]
 8107cde:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8107e7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8107ce2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107ce6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107cea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107cee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107cf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107cf6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107cfa:	e065      	b.n	8107dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8107cfc:	697b      	ldr	r3, [r7, #20]
 8107cfe:	ee07 3a90 	vmov	s15, r3
 8107d02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107d06:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8107e84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8107d0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107d0e:	4b59      	ldr	r3, [pc, #356]	@ (8107e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107d12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107d16:	ee07 3a90 	vmov	s15, r3
 8107d1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107d1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8107d22:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8107e7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8107d26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107d2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107d2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107d32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107d3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107d3e:	e043      	b.n	8107dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8107d40:	697b      	ldr	r3, [r7, #20]
 8107d42:	ee07 3a90 	vmov	s15, r3
 8107d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107d4a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8107e88 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8107d4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107d52:	4b48      	ldr	r3, [pc, #288]	@ (8107e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107d56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107d5a:	ee07 3a90 	vmov	s15, r3
 8107d5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107d62:	ed97 6a03 	vldr	s12, [r7, #12]
 8107d66:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8107e7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8107d6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107d6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107d72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107d76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107d7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107d7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107d82:	e021      	b.n	8107dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8107d84:	697b      	ldr	r3, [r7, #20]
 8107d86:	ee07 3a90 	vmov	s15, r3
 8107d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107d8e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8107e84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8107d92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107d96:	4b37      	ldr	r3, [pc, #220]	@ (8107e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107d9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107d9e:	ee07 3a90 	vmov	s15, r3
 8107da2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107da6:	ed97 6a03 	vldr	s12, [r7, #12]
 8107daa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8107e7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8107dae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107db2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107db6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107dba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107dbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107dc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107dc6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8107dc8:	4b2a      	ldr	r3, [pc, #168]	@ (8107e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107dcc:	0a5b      	lsrs	r3, r3, #9
 8107dce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107dd2:	ee07 3a90 	vmov	s15, r3
 8107dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107dda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107dde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107de2:	edd7 6a07 	vldr	s13, [r7, #28]
 8107de6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107dea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107dee:	ee17 2a90 	vmov	r2, s15
 8107df2:	687b      	ldr	r3, [r7, #4]
 8107df4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8107df6:	4b1f      	ldr	r3, [pc, #124]	@ (8107e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107dfa:	0c1b      	lsrs	r3, r3, #16
 8107dfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107e00:	ee07 3a90 	vmov	s15, r3
 8107e04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107e08:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107e0c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107e10:	edd7 6a07 	vldr	s13, [r7, #28]
 8107e14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107e18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107e1c:	ee17 2a90 	vmov	r2, s15
 8107e20:	687b      	ldr	r3, [r7, #4]
 8107e22:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8107e24:	4b13      	ldr	r3, [pc, #76]	@ (8107e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107e28:	0e1b      	lsrs	r3, r3, #24
 8107e2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107e2e:	ee07 3a90 	vmov	s15, r3
 8107e32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107e36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107e3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107e3e:	edd7 6a07 	vldr	s13, [r7, #28]
 8107e42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107e46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107e4a:	ee17 2a90 	vmov	r2, s15
 8107e4e:	687b      	ldr	r3, [r7, #4]
 8107e50:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8107e52:	e008      	b.n	8107e66 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8107e54:	687b      	ldr	r3, [r7, #4]
 8107e56:	2200      	movs	r2, #0
 8107e58:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8107e5a:	687b      	ldr	r3, [r7, #4]
 8107e5c:	2200      	movs	r2, #0
 8107e5e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8107e60:	687b      	ldr	r3, [r7, #4]
 8107e62:	2200      	movs	r2, #0
 8107e64:	609a      	str	r2, [r3, #8]
}
 8107e66:	bf00      	nop
 8107e68:	3724      	adds	r7, #36	@ 0x24
 8107e6a:	46bd      	mov	sp, r7
 8107e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107e70:	4770      	bx	lr
 8107e72:	bf00      	nop
 8107e74:	58024400 	.word	0x58024400
 8107e78:	03d09000 	.word	0x03d09000
 8107e7c:	46000000 	.word	0x46000000
 8107e80:	4c742400 	.word	0x4c742400
 8107e84:	4a742400 	.word	0x4a742400
 8107e88:	4bbebc20 	.word	0x4bbebc20

08107e8c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8107e8c:	b480      	push	{r7}
 8107e8e:	b089      	sub	sp, #36	@ 0x24
 8107e90:	af00      	add	r7, sp, #0
 8107e92:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8107e94:	4ba0      	ldr	r3, [pc, #640]	@ (8108118 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107e98:	f003 0303 	and.w	r3, r3, #3
 8107e9c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8107e9e:	4b9e      	ldr	r3, [pc, #632]	@ (8108118 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107ea2:	091b      	lsrs	r3, r3, #4
 8107ea4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8107ea8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8107eaa:	4b9b      	ldr	r3, [pc, #620]	@ (8108118 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107eae:	f003 0301 	and.w	r3, r3, #1
 8107eb2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8107eb4:	4b98      	ldr	r3, [pc, #608]	@ (8108118 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8107eb8:	08db      	lsrs	r3, r3, #3
 8107eba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8107ebe:	693a      	ldr	r2, [r7, #16]
 8107ec0:	fb02 f303 	mul.w	r3, r2, r3
 8107ec4:	ee07 3a90 	vmov	s15, r3
 8107ec8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107ecc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8107ed0:	697b      	ldr	r3, [r7, #20]
 8107ed2:	2b00      	cmp	r3, #0
 8107ed4:	f000 8111 	beq.w	81080fa <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8107ed8:	69bb      	ldr	r3, [r7, #24]
 8107eda:	2b02      	cmp	r3, #2
 8107edc:	f000 8083 	beq.w	8107fe6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8107ee0:	69bb      	ldr	r3, [r7, #24]
 8107ee2:	2b02      	cmp	r3, #2
 8107ee4:	f200 80a1 	bhi.w	810802a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8107ee8:	69bb      	ldr	r3, [r7, #24]
 8107eea:	2b00      	cmp	r3, #0
 8107eec:	d003      	beq.n	8107ef6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8107eee:	69bb      	ldr	r3, [r7, #24]
 8107ef0:	2b01      	cmp	r3, #1
 8107ef2:	d056      	beq.n	8107fa2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8107ef4:	e099      	b.n	810802a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107ef6:	4b88      	ldr	r3, [pc, #544]	@ (8108118 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107ef8:	681b      	ldr	r3, [r3, #0]
 8107efa:	f003 0320 	and.w	r3, r3, #32
 8107efe:	2b00      	cmp	r3, #0
 8107f00:	d02d      	beq.n	8107f5e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107f02:	4b85      	ldr	r3, [pc, #532]	@ (8108118 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107f04:	681b      	ldr	r3, [r3, #0]
 8107f06:	08db      	lsrs	r3, r3, #3
 8107f08:	f003 0303 	and.w	r3, r3, #3
 8107f0c:	4a83      	ldr	r2, [pc, #524]	@ (810811c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8107f0e:	fa22 f303 	lsr.w	r3, r2, r3
 8107f12:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8107f14:	68bb      	ldr	r3, [r7, #8]
 8107f16:	ee07 3a90 	vmov	s15, r3
 8107f1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107f1e:	697b      	ldr	r3, [r7, #20]
 8107f20:	ee07 3a90 	vmov	s15, r3
 8107f24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107f28:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107f2c:	4b7a      	ldr	r3, [pc, #488]	@ (8108118 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107f30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107f34:	ee07 3a90 	vmov	s15, r3
 8107f38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107f3c:	ed97 6a03 	vldr	s12, [r7, #12]
 8107f40:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8108120 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8107f44:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107f48:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107f4c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107f50:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107f54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107f58:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8107f5c:	e087      	b.n	810806e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8107f5e:	697b      	ldr	r3, [r7, #20]
 8107f60:	ee07 3a90 	vmov	s15, r3
 8107f64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107f68:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8108124 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8107f6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107f70:	4b69      	ldr	r3, [pc, #420]	@ (8108118 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107f74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107f78:	ee07 3a90 	vmov	s15, r3
 8107f7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107f80:	ed97 6a03 	vldr	s12, [r7, #12]
 8107f84:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8108120 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8107f88:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107f8c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107f90:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107f94:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107f98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107f9c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107fa0:	e065      	b.n	810806e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8107fa2:	697b      	ldr	r3, [r7, #20]
 8107fa4:	ee07 3a90 	vmov	s15, r3
 8107fa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107fac:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8108128 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8107fb0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107fb4:	4b58      	ldr	r3, [pc, #352]	@ (8108118 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107fb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107fbc:	ee07 3a90 	vmov	s15, r3
 8107fc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107fc4:	ed97 6a03 	vldr	s12, [r7, #12]
 8107fc8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8108120 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8107fcc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107fd0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107fd4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107fd8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107fdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107fe0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107fe4:	e043      	b.n	810806e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8107fe6:	697b      	ldr	r3, [r7, #20]
 8107fe8:	ee07 3a90 	vmov	s15, r3
 8107fec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107ff0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 810812c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8107ff4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107ff8:	4b47      	ldr	r3, [pc, #284]	@ (8108118 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107ffc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108000:	ee07 3a90 	vmov	s15, r3
 8108004:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108008:	ed97 6a03 	vldr	s12, [r7, #12]
 810800c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8108120 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8108010:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108014:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108018:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810801c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108020:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108024:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108028:	e021      	b.n	810806e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810802a:	697b      	ldr	r3, [r7, #20]
 810802c:	ee07 3a90 	vmov	s15, r3
 8108030:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108034:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8108124 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8108038:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810803c:	4b36      	ldr	r3, [pc, #216]	@ (8108118 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810803e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8108040:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108044:	ee07 3a90 	vmov	s15, r3
 8108048:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810804c:	ed97 6a03 	vldr	s12, [r7, #12]
 8108050:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8108120 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8108054:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108058:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810805c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8108060:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108064:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108068:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810806c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 810806e:	4b2a      	ldr	r3, [pc, #168]	@ (8108118 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8108072:	0a5b      	lsrs	r3, r3, #9
 8108074:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8108078:	ee07 3a90 	vmov	s15, r3
 810807c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108080:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8108084:	ee37 7a87 	vadd.f32	s14, s15, s14
 8108088:	edd7 6a07 	vldr	s13, [r7, #28]
 810808c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108090:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8108094:	ee17 2a90 	vmov	r2, s15
 8108098:	687b      	ldr	r3, [r7, #4]
 810809a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 810809c:	4b1e      	ldr	r3, [pc, #120]	@ (8108118 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810809e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81080a0:	0c1b      	lsrs	r3, r3, #16
 81080a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81080a6:	ee07 3a90 	vmov	s15, r3
 81080aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81080ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81080b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 81080b6:	edd7 6a07 	vldr	s13, [r7, #28]
 81080ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81080be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81080c2:	ee17 2a90 	vmov	r2, s15
 81080c6:	687b      	ldr	r3, [r7, #4]
 81080c8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 81080ca:	4b13      	ldr	r3, [pc, #76]	@ (8108118 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81080cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81080ce:	0e1b      	lsrs	r3, r3, #24
 81080d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81080d4:	ee07 3a90 	vmov	s15, r3
 81080d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81080dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81080e0:	ee37 7a87 	vadd.f32	s14, s15, s14
 81080e4:	edd7 6a07 	vldr	s13, [r7, #28]
 81080e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81080ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81080f0:	ee17 2a90 	vmov	r2, s15
 81080f4:	687b      	ldr	r3, [r7, #4]
 81080f6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 81080f8:	e008      	b.n	810810c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 81080fa:	687b      	ldr	r3, [r7, #4]
 81080fc:	2200      	movs	r2, #0
 81080fe:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8108100:	687b      	ldr	r3, [r7, #4]
 8108102:	2200      	movs	r2, #0
 8108104:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8108106:	687b      	ldr	r3, [r7, #4]
 8108108:	2200      	movs	r2, #0
 810810a:	609a      	str	r2, [r3, #8]
}
 810810c:	bf00      	nop
 810810e:	3724      	adds	r7, #36	@ 0x24
 8108110:	46bd      	mov	sp, r7
 8108112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108116:	4770      	bx	lr
 8108118:	58024400 	.word	0x58024400
 810811c:	03d09000 	.word	0x03d09000
 8108120:	46000000 	.word	0x46000000
 8108124:	4c742400 	.word	0x4c742400
 8108128:	4a742400 	.word	0x4a742400
 810812c:	4bbebc20 	.word	0x4bbebc20

08108130 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8108130:	b580      	push	{r7, lr}
 8108132:	b084      	sub	sp, #16
 8108134:	af00      	add	r7, sp, #0
 8108136:	6078      	str	r0, [r7, #4]
 8108138:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810813a:	2300      	movs	r3, #0
 810813c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810813e:	4b54      	ldr	r3, [pc, #336]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 8108140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108142:	f003 0303 	and.w	r3, r3, #3
 8108146:	2b03      	cmp	r3, #3
 8108148:	d101      	bne.n	810814e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 810814a:	2301      	movs	r3, #1
 810814c:	e09b      	b.n	8108286 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 810814e:	4b50      	ldr	r3, [pc, #320]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 8108150:	681b      	ldr	r3, [r3, #0]
 8108152:	4a4f      	ldr	r2, [pc, #316]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 8108154:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8108158:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810815a:	f7f8 fd7f 	bl	8100c5c <HAL_GetTick>
 810815e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8108160:	e008      	b.n	8108174 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8108162:	f7f8 fd7b 	bl	8100c5c <HAL_GetTick>
 8108166:	4602      	mov	r2, r0
 8108168:	68bb      	ldr	r3, [r7, #8]
 810816a:	1ad3      	subs	r3, r2, r3
 810816c:	2b02      	cmp	r3, #2
 810816e:	d901      	bls.n	8108174 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8108170:	2303      	movs	r3, #3
 8108172:	e088      	b.n	8108286 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8108174:	4b46      	ldr	r3, [pc, #280]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 8108176:	681b      	ldr	r3, [r3, #0]
 8108178:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810817c:	2b00      	cmp	r3, #0
 810817e:	d1f0      	bne.n	8108162 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8108180:	4b43      	ldr	r3, [pc, #268]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 8108182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108184:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8108188:	687b      	ldr	r3, [r7, #4]
 810818a:	681b      	ldr	r3, [r3, #0]
 810818c:	031b      	lsls	r3, r3, #12
 810818e:	4940      	ldr	r1, [pc, #256]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 8108190:	4313      	orrs	r3, r2
 8108192:	628b      	str	r3, [r1, #40]	@ 0x28
 8108194:	687b      	ldr	r3, [r7, #4]
 8108196:	685b      	ldr	r3, [r3, #4]
 8108198:	3b01      	subs	r3, #1
 810819a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810819e:	687b      	ldr	r3, [r7, #4]
 81081a0:	689b      	ldr	r3, [r3, #8]
 81081a2:	3b01      	subs	r3, #1
 81081a4:	025b      	lsls	r3, r3, #9
 81081a6:	b29b      	uxth	r3, r3
 81081a8:	431a      	orrs	r2, r3
 81081aa:	687b      	ldr	r3, [r7, #4]
 81081ac:	68db      	ldr	r3, [r3, #12]
 81081ae:	3b01      	subs	r3, #1
 81081b0:	041b      	lsls	r3, r3, #16
 81081b2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 81081b6:	431a      	orrs	r2, r3
 81081b8:	687b      	ldr	r3, [r7, #4]
 81081ba:	691b      	ldr	r3, [r3, #16]
 81081bc:	3b01      	subs	r3, #1
 81081be:	061b      	lsls	r3, r3, #24
 81081c0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 81081c4:	4932      	ldr	r1, [pc, #200]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 81081c6:	4313      	orrs	r3, r2
 81081c8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 81081ca:	4b31      	ldr	r3, [pc, #196]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 81081cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81081ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 81081d2:	687b      	ldr	r3, [r7, #4]
 81081d4:	695b      	ldr	r3, [r3, #20]
 81081d6:	492e      	ldr	r1, [pc, #184]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 81081d8:	4313      	orrs	r3, r2
 81081da:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 81081dc:	4b2c      	ldr	r3, [pc, #176]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 81081de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81081e0:	f023 0220 	bic.w	r2, r3, #32
 81081e4:	687b      	ldr	r3, [r7, #4]
 81081e6:	699b      	ldr	r3, [r3, #24]
 81081e8:	4929      	ldr	r1, [pc, #164]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 81081ea:	4313      	orrs	r3, r2
 81081ec:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 81081ee:	4b28      	ldr	r3, [pc, #160]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 81081f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81081f2:	4a27      	ldr	r2, [pc, #156]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 81081f4:	f023 0310 	bic.w	r3, r3, #16
 81081f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81081fa:	4b25      	ldr	r3, [pc, #148]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 81081fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81081fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8108202:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8108206:	687a      	ldr	r2, [r7, #4]
 8108208:	69d2      	ldr	r2, [r2, #28]
 810820a:	00d2      	lsls	r2, r2, #3
 810820c:	4920      	ldr	r1, [pc, #128]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 810820e:	4313      	orrs	r3, r2
 8108210:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8108212:	4b1f      	ldr	r3, [pc, #124]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 8108214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108216:	4a1e      	ldr	r2, [pc, #120]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 8108218:	f043 0310 	orr.w	r3, r3, #16
 810821c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 810821e:	683b      	ldr	r3, [r7, #0]
 8108220:	2b00      	cmp	r3, #0
 8108222:	d106      	bne.n	8108232 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8108224:	4b1a      	ldr	r3, [pc, #104]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 8108226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108228:	4a19      	ldr	r2, [pc, #100]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 810822a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 810822e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8108230:	e00f      	b.n	8108252 <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8108232:	683b      	ldr	r3, [r7, #0]
 8108234:	2b01      	cmp	r3, #1
 8108236:	d106      	bne.n	8108246 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8108238:	4b15      	ldr	r3, [pc, #84]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 810823a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810823c:	4a14      	ldr	r2, [pc, #80]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 810823e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8108242:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8108244:	e005      	b.n	8108252 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8108246:	4b12      	ldr	r3, [pc, #72]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 8108248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810824a:	4a11      	ldr	r2, [pc, #68]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 810824c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8108250:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8108252:	4b0f      	ldr	r3, [pc, #60]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 8108254:	681b      	ldr	r3, [r3, #0]
 8108256:	4a0e      	ldr	r2, [pc, #56]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 8108258:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 810825c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810825e:	f7f8 fcfd 	bl	8100c5c <HAL_GetTick>
 8108262:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8108264:	e008      	b.n	8108278 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8108266:	f7f8 fcf9 	bl	8100c5c <HAL_GetTick>
 810826a:	4602      	mov	r2, r0
 810826c:	68bb      	ldr	r3, [r7, #8]
 810826e:	1ad3      	subs	r3, r2, r3
 8108270:	2b02      	cmp	r3, #2
 8108272:	d901      	bls.n	8108278 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8108274:	2303      	movs	r3, #3
 8108276:	e006      	b.n	8108286 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8108278:	4b05      	ldr	r3, [pc, #20]	@ (8108290 <RCCEx_PLL2_Config+0x160>)
 810827a:	681b      	ldr	r3, [r3, #0]
 810827c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8108280:	2b00      	cmp	r3, #0
 8108282:	d0f0      	beq.n	8108266 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8108284:	7bfb      	ldrb	r3, [r7, #15]
}
 8108286:	4618      	mov	r0, r3
 8108288:	3710      	adds	r7, #16
 810828a:	46bd      	mov	sp, r7
 810828c:	bd80      	pop	{r7, pc}
 810828e:	bf00      	nop
 8108290:	58024400 	.word	0x58024400

08108294 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8108294:	b580      	push	{r7, lr}
 8108296:	b084      	sub	sp, #16
 8108298:	af00      	add	r7, sp, #0
 810829a:	6078      	str	r0, [r7, #4]
 810829c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810829e:	2300      	movs	r3, #0
 81082a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81082a2:	4b54      	ldr	r3, [pc, #336]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 81082a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81082a6:	f003 0303 	and.w	r3, r3, #3
 81082aa:	2b03      	cmp	r3, #3
 81082ac:	d101      	bne.n	81082b2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 81082ae:	2301      	movs	r3, #1
 81082b0:	e09b      	b.n	81083ea <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 81082b2:	4b50      	ldr	r3, [pc, #320]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 81082b4:	681b      	ldr	r3, [r3, #0]
 81082b6:	4a4f      	ldr	r2, [pc, #316]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 81082b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 81082bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81082be:	f7f8 fccd 	bl	8100c5c <HAL_GetTick>
 81082c2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81082c4:	e008      	b.n	81082d8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 81082c6:	f7f8 fcc9 	bl	8100c5c <HAL_GetTick>
 81082ca:	4602      	mov	r2, r0
 81082cc:	68bb      	ldr	r3, [r7, #8]
 81082ce:	1ad3      	subs	r3, r2, r3
 81082d0:	2b02      	cmp	r3, #2
 81082d2:	d901      	bls.n	81082d8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 81082d4:	2303      	movs	r3, #3
 81082d6:	e088      	b.n	81083ea <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81082d8:	4b46      	ldr	r3, [pc, #280]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 81082da:	681b      	ldr	r3, [r3, #0]
 81082dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81082e0:	2b00      	cmp	r3, #0
 81082e2:	d1f0      	bne.n	81082c6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 81082e4:	4b43      	ldr	r3, [pc, #268]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 81082e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81082e8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 81082ec:	687b      	ldr	r3, [r7, #4]
 81082ee:	681b      	ldr	r3, [r3, #0]
 81082f0:	051b      	lsls	r3, r3, #20
 81082f2:	4940      	ldr	r1, [pc, #256]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 81082f4:	4313      	orrs	r3, r2
 81082f6:	628b      	str	r3, [r1, #40]	@ 0x28
 81082f8:	687b      	ldr	r3, [r7, #4]
 81082fa:	685b      	ldr	r3, [r3, #4]
 81082fc:	3b01      	subs	r3, #1
 81082fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8108302:	687b      	ldr	r3, [r7, #4]
 8108304:	689b      	ldr	r3, [r3, #8]
 8108306:	3b01      	subs	r3, #1
 8108308:	025b      	lsls	r3, r3, #9
 810830a:	b29b      	uxth	r3, r3
 810830c:	431a      	orrs	r2, r3
 810830e:	687b      	ldr	r3, [r7, #4]
 8108310:	68db      	ldr	r3, [r3, #12]
 8108312:	3b01      	subs	r3, #1
 8108314:	041b      	lsls	r3, r3, #16
 8108316:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 810831a:	431a      	orrs	r2, r3
 810831c:	687b      	ldr	r3, [r7, #4]
 810831e:	691b      	ldr	r3, [r3, #16]
 8108320:	3b01      	subs	r3, #1
 8108322:	061b      	lsls	r3, r3, #24
 8108324:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8108328:	4932      	ldr	r1, [pc, #200]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 810832a:	4313      	orrs	r3, r2
 810832c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 810832e:	4b31      	ldr	r3, [pc, #196]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 8108330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108332:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8108336:	687b      	ldr	r3, [r7, #4]
 8108338:	695b      	ldr	r3, [r3, #20]
 810833a:	492e      	ldr	r1, [pc, #184]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 810833c:	4313      	orrs	r3, r2
 810833e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8108340:	4b2c      	ldr	r3, [pc, #176]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 8108342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108344:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8108348:	687b      	ldr	r3, [r7, #4]
 810834a:	699b      	ldr	r3, [r3, #24]
 810834c:	4929      	ldr	r1, [pc, #164]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 810834e:	4313      	orrs	r3, r2
 8108350:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8108352:	4b28      	ldr	r3, [pc, #160]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 8108354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108356:	4a27      	ldr	r2, [pc, #156]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 8108358:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 810835c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 810835e:	4b25      	ldr	r3, [pc, #148]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 8108360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8108362:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8108366:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 810836a:	687a      	ldr	r2, [r7, #4]
 810836c:	69d2      	ldr	r2, [r2, #28]
 810836e:	00d2      	lsls	r2, r2, #3
 8108370:	4920      	ldr	r1, [pc, #128]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 8108372:	4313      	orrs	r3, r2
 8108374:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8108376:	4b1f      	ldr	r3, [pc, #124]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 8108378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810837a:	4a1e      	ldr	r2, [pc, #120]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 810837c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8108380:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8108382:	683b      	ldr	r3, [r7, #0]
 8108384:	2b00      	cmp	r3, #0
 8108386:	d106      	bne.n	8108396 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8108388:	4b1a      	ldr	r3, [pc, #104]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 810838a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810838c:	4a19      	ldr	r2, [pc, #100]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 810838e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8108392:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8108394:	e00f      	b.n	81083b6 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8108396:	683b      	ldr	r3, [r7, #0]
 8108398:	2b01      	cmp	r3, #1
 810839a:	d106      	bne.n	81083aa <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 810839c:	4b15      	ldr	r3, [pc, #84]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 810839e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81083a0:	4a14      	ldr	r2, [pc, #80]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 81083a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 81083a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81083a8:	e005      	b.n	81083b6 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 81083aa:	4b12      	ldr	r3, [pc, #72]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 81083ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81083ae:	4a11      	ldr	r2, [pc, #68]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 81083b0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 81083b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 81083b6:	4b0f      	ldr	r3, [pc, #60]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 81083b8:	681b      	ldr	r3, [r3, #0]
 81083ba:	4a0e      	ldr	r2, [pc, #56]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 81083bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 81083c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81083c2:	f7f8 fc4b 	bl	8100c5c <HAL_GetTick>
 81083c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81083c8:	e008      	b.n	81083dc <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 81083ca:	f7f8 fc47 	bl	8100c5c <HAL_GetTick>
 81083ce:	4602      	mov	r2, r0
 81083d0:	68bb      	ldr	r3, [r7, #8]
 81083d2:	1ad3      	subs	r3, r2, r3
 81083d4:	2b02      	cmp	r3, #2
 81083d6:	d901      	bls.n	81083dc <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 81083d8:	2303      	movs	r3, #3
 81083da:	e006      	b.n	81083ea <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81083dc:	4b05      	ldr	r3, [pc, #20]	@ (81083f4 <RCCEx_PLL3_Config+0x160>)
 81083de:	681b      	ldr	r3, [r3, #0]
 81083e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81083e4:	2b00      	cmp	r3, #0
 81083e6:	d0f0      	beq.n	81083ca <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 81083e8:	7bfb      	ldrb	r3, [r7, #15]
}
 81083ea:	4618      	mov	r0, r3
 81083ec:	3710      	adds	r7, #16
 81083ee:	46bd      	mov	sp, r7
 81083f0:	bd80      	pop	{r7, pc}
 81083f2:	bf00      	nop
 81083f4:	58024400 	.word	0x58024400

081083f8 <memset>:
 81083f8:	4402      	add	r2, r0
 81083fa:	4603      	mov	r3, r0
 81083fc:	4293      	cmp	r3, r2
 81083fe:	d100      	bne.n	8108402 <memset+0xa>
 8108400:	4770      	bx	lr
 8108402:	f803 1b01 	strb.w	r1, [r3], #1
 8108406:	e7f9      	b.n	81083fc <memset+0x4>

08108408 <__libc_init_array>:
 8108408:	b570      	push	{r4, r5, r6, lr}
 810840a:	4d0d      	ldr	r5, [pc, #52]	@ (8108440 <__libc_init_array+0x38>)
 810840c:	4c0d      	ldr	r4, [pc, #52]	@ (8108444 <__libc_init_array+0x3c>)
 810840e:	1b64      	subs	r4, r4, r5
 8108410:	10a4      	asrs	r4, r4, #2
 8108412:	2600      	movs	r6, #0
 8108414:	42a6      	cmp	r6, r4
 8108416:	d109      	bne.n	810842c <__libc_init_array+0x24>
 8108418:	4d0b      	ldr	r5, [pc, #44]	@ (8108448 <__libc_init_array+0x40>)
 810841a:	4c0c      	ldr	r4, [pc, #48]	@ (810844c <__libc_init_array+0x44>)
 810841c:	f000 f818 	bl	8108450 <_init>
 8108420:	1b64      	subs	r4, r4, r5
 8108422:	10a4      	asrs	r4, r4, #2
 8108424:	2600      	movs	r6, #0
 8108426:	42a6      	cmp	r6, r4
 8108428:	d105      	bne.n	8108436 <__libc_init_array+0x2e>
 810842a:	bd70      	pop	{r4, r5, r6, pc}
 810842c:	f855 3b04 	ldr.w	r3, [r5], #4
 8108430:	4798      	blx	r3
 8108432:	3601      	adds	r6, #1
 8108434:	e7ee      	b.n	8108414 <__libc_init_array+0xc>
 8108436:	f855 3b04 	ldr.w	r3, [r5], #4
 810843a:	4798      	blx	r3
 810843c:	3601      	adds	r6, #1
 810843e:	e7f2      	b.n	8108426 <__libc_init_array+0x1e>
 8108440:	08108480 	.word	0x08108480
 8108444:	08108480 	.word	0x08108480
 8108448:	08108480 	.word	0x08108480
 810844c:	08108484 	.word	0x08108484

08108450 <_init>:
 8108450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8108452:	bf00      	nop
 8108454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8108456:	bc08      	pop	{r3}
 8108458:	469e      	mov	lr, r3
 810845a:	4770      	bx	lr

0810845c <_fini>:
 810845c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810845e:	bf00      	nop
 8108460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8108462:	bc08      	pop	{r3}
 8108464:	469e      	mov	lr, r3
 8108466:	4770      	bx	lr
