#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar 28 15:07:08 2025
# Process ID: 9084
# Current directory: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21176 C:\Users\mateo\OneDrive - ozixe\Bureau\Cours\projet_rubik\projet_rubik\project_rubik\project_rubik.xpr
# Log file: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/vivado.log
# Journal file: C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.xpr}
open_bd_design {C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
endgroup
set_property location {3 352 -765} [get_bd_cells blk_mem_gen_0]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets memory_0_o_cmd]
delete_bd_objs [get_bd_nets memory_reader_0_o_addr]
delete_bd_objs [get_bd_cells memory_0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_bd_design
