RISCV MP+fence.rw.rw+ctrl
"Fence.rw.rwdWW Rfe DpCtrldR Fre"
Cycle=Rfe DpCtrldR Fre Fence.rw.rwdWW
Relax=
Safe=Rfe Fre Fence.rw.rwdWW DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrldR Fre
{
0:x5=1; 0:x6=x; 0:x7=y;
1:x6=y; 1:x8=x;
}
 P0          | P1             ;
 sw x5,0(x6) | lw x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sw x5,0(x7) | LC00:          ;
             | lw x7,0(x8)    ;
exists
(1:x5=1 /\ 1:x7=0)
