core0.pendCycle : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 4514971; SumSQ.u64 = 288164609; Count.u64 = 71191; Min.u64 = 0; Max.u64 = 64; 
core0.reads : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2237; SumSQ.u64 = 2237; Count.u64 = 2237; Min.u64 = 1; Max.u64 = 1; 
core0.writes : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 763; SumSQ.u64 = 763; Count.u64 = 763; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.default_stat : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_GetS_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2132; SumSQ.u64 = 2132; Count.u64 = 2132; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_GetS_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_GetS_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_GetX_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 717; SumSQ.u64 = 717; Count.u64 = 717; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_GetX_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_GetX_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_GetSX_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_GetSX_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_GetSX_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_GetSResp_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2132; SumSQ.u64 = 2132; Count.u64 = 2132; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_GetXResp_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_GetXResp_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 717; SumSQ.u64 = 717; Count.u64 = 717; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_GetXResp_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_Inv_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_Inv_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_Inv_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_Inv_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_Inv_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_Inv_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_Inv_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FetchInvX_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_FetchInvX_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_FetchInvX_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FetchInvX_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FetchInvX_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FetchInvX_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_Fetch_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_Fetch_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_Fetch_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_Fetch_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_Fetch_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_Fetch_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_Fetch_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FetchInv_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_FetchInv_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FetchInv_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_FetchInv_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FetchInv_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FetchInv_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FetchInv_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FetchInv_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_ForceInv_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_ForceInv_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_ForceInv_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_ForceInv_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_ForceInv_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_ForceInv_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_ForceInv_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_ForceInv_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FlushLine_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FlushLine_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FlushLine_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FlushLineInv_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FlushLineInv_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FlushLineInv_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FlushLineResp_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_GetS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2132; SumSQ.u64 = 2132; Count.u64 = 2132; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.eventSent_GetX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 758; SumSQ.u64 = 758; Count.u64 = 758; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.eventSent_GetSX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_Write : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_PutM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 721; SumSQ.u64 = 721; Count.u64 = 721; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.eventSent_NACK : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_FlushLine : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_FlushLineInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_FlushAll : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_FetchResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.eventSent_FetchXResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.eventSent_AckInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.eventSent_AckFlush : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_GetSResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2237; SumSQ.u64 = 2237; Count.u64 = 2237; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.eventSent_GetXResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_WriteResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 763; SumSQ.u64 = 763; Count.u64 = 763; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.eventSent_FlushLineResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_FlushAllResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_Put : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_Get : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_AckMove : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_CustomReq : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_CustomResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_CustomAck : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.EventStalledForLockedCacheline : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.evict_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 3650; SumSQ.u64 = 3650; Count.u64 = 3650; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.evict_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2055; SumSQ.u64 = 2055; Count.u64 = 2055; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.evict_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 721; SumSQ.u64 = 721; Count.u64 = 721; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.evict_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2678; SumSQ.u64 = 2678; Count.u64 = 2678; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.evict_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 899; SumSQ.u64 = 899; Count.u64 = 899; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.evict_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.evict_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.latency_GetS_hit : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 75293; SumSQ.u64 = 117112703; Count.u64 = 105; Min.u64 = 6; Max.u64 = 3070; 
l1cache0.msi.latency_GetS_miss : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 3302482; SumSQ.u64 = 7152306198; Count.u64 = 2132; Min.u64 = 77; Max.u64 = 5036; 
l1cache0.msi.latency_GetX_hit : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1563; SumSQ.u64 = 1538901; Count.u64 = 5; Min.u64 = 6; Max.u64 = 1188; 
l1cache0.msi.latency_GetX_miss : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1091313; SumSQ.u64 = 2311190665; Count.u64 = 717; Min.u64 = 77; Max.u64 = 5369; 
l1cache0.msi.latency_GetX_upgrade : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 32320; SumSQ.u64 = 43308154; Count.u64 = 41; Min.u64 = 77; Max.u64 = 2321; 
l1cache0.msi.latency_GetSX_hit : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.latency_GetSX_miss : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.latency_GetSX_upgrade : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.latency_FlushLine : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.latency_FlushLine_fail : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.latency_FlushLineInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.latency_FlushLineInv_fail : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.latency_FlushAll : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.GetSHit_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.GetXHit_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.GetSXHit_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.GetSHit_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.GetXHit_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.GetSXHit_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.GetSMiss_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 879; SumSQ.u64 = 879; Count.u64 = 879; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.GetXMiss_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 311; SumSQ.u64 = 311; Count.u64 = 311; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.GetSXMiss_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.GetSMiss_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1253; SumSQ.u64 = 1253; Count.u64 = 1253; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.GetXMiss_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 447; SumSQ.u64 = 447; Count.u64 = 447; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.GetSXMiss_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.CacheHits : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 110; SumSQ.u64 = 110; Count.u64 = 110; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.CacheMisses : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2890; SumSQ.u64 = 2890; Count.u64 = 2890; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.stateEvent_AckPut_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.eventSent_PutS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2055; SumSQ.u64 = 2055; Count.u64 = 2055; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.eventSent_PutE : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.TotalEventsReceived : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 5933; SumSQ.u64 = 5933; Count.u64 = 5933; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.TotalEventsReplayed : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 7278; SumSQ.u64 = 7278; Count.u64 = 7278; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.Put_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.Get_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.AckMove_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.GetS_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.Write_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.GetSX_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.GetSResp_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.WriteResp_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.CustomReq_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.CustomResp_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.CustomAck_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.NULLCMD_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.GetS_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2237; SumSQ.u64 = 2237; Count.u64 = 2237; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.GetX_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.GetSX_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.Write_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 763; SumSQ.u64 = 763; Count.u64 = 763; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.FlushLine_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.FlushLineInv_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.FlushAll_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.GetSResp_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2132; SumSQ.u64 = 2132; Count.u64 = 2132; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.GetXResp_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 758; SumSQ.u64 = 758; Count.u64 = 758; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.FlushLineResp_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.FlushAllResp_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.Inv_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.ForceInv_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.Fetch_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.FetchInv_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.FetchInvX_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; Min.u64 = 1; Max.u64 = 1; 
l1cache0.msi.ForwardFlush_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.UnblockFlush_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.NACK_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.AckPut_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache0.msi.MSHR_occupancy : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 4484745; SumSQ.u64 = 284383869; Count.u64 = 71191; Min.u64 = 0; Max.u64 = 64; 
l1cache0.msi.Bank_conflicts : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
core1.pendCycle : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 4447158; SumSQ.u64 = 283038894; Count.u64 = 70897; Min.u64 = 0; Max.u64 = 64; 
core1.reads : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2269; SumSQ.u64 = 2269; Count.u64 = 2269; Min.u64 = 1; Max.u64 = 1; 
core1.writes : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 731; SumSQ.u64 = 731; Count.u64 = 731; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.default_stat : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_GetS_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2160; SumSQ.u64 = 2160; Count.u64 = 2160; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_GetS_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_GetS_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_GetX_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 693; SumSQ.u64 = 693; Count.u64 = 693; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_GetX_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_GetX_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_GetSX_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_GetSX_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_GetSX_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_GetSResp_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2160; SumSQ.u64 = 2160; Count.u64 = 2160; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_GetXResp_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_GetXResp_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 693; SumSQ.u64 = 693; Count.u64 = 693; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_GetXResp_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_Inv_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_Inv_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_Inv_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_Inv_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_Inv_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_Inv_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_Inv_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FetchInvX_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_FetchInvX_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_FetchInvX_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FetchInvX_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FetchInvX_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FetchInvX_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_Fetch_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_Fetch_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_Fetch_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_Fetch_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_Fetch_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_Fetch_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_Fetch_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FetchInv_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_FetchInv_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FetchInv_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_FetchInv_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FetchInv_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FetchInv_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FetchInv_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FetchInv_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_ForceInv_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_ForceInv_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_ForceInv_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_ForceInv_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_ForceInv_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_ForceInv_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_ForceInv_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_ForceInv_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FlushLine_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FlushLine_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FlushLine_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FlushLineInv_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FlushLineInv_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FlushLineInv_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FlushLineResp_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_GetS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2160; SumSQ.u64 = 2160; Count.u64 = 2160; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.eventSent_GetX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 720; SumSQ.u64 = 720; Count.u64 = 720; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.eventSent_GetSX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_Write : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_PutM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 689; SumSQ.u64 = 689; Count.u64 = 689; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.eventSent_NACK : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_FlushLine : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_FlushLineInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_FlushAll : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_FetchResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.eventSent_FetchXResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.eventSent_AckInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.eventSent_AckFlush : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_GetSResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2269; SumSQ.u64 = 2269; Count.u64 = 2269; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.eventSent_GetXResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_WriteResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 731; SumSQ.u64 = 731; Count.u64 = 731; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.eventSent_FlushLineResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_FlushAllResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_Put : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_Get : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_AckMove : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_CustomReq : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_CustomResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_CustomAck : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.EventStalledForLockedCacheline : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.evict_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 3499; SumSQ.u64 = 3499; Count.u64 = 3499; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.evict_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2090; SumSQ.u64 = 2090; Count.u64 = 2090; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.evict_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 689; SumSQ.u64 = 689; Count.u64 = 689; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.evict_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2595; SumSQ.u64 = 2595; Count.u64 = 2595; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.evict_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 829; SumSQ.u64 = 829; Count.u64 = 829; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.evict_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.evict_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.latency_GetS_hit : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 83997; SumSQ.u64 = 143910323; Count.u64 = 109; Min.u64 = 6; Max.u64 = 4539; 
l1cache1.msi.latency_GetS_miss : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 3278802; SumSQ.u64 = 7088550176; Count.u64 = 2160; Min.u64 = 77; Max.u64 = 5701; 
l1cache1.msi.latency_GetX_hit : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 4705; SumSQ.u64 = 7210199; Count.u64 = 11; Min.u64 = 6; Max.u64 = 1845; 
l1cache1.msi.latency_GetX_miss : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1047236; SumSQ.u64 = 2253636046; Count.u64 = 693; Min.u64 = 78; Max.u64 = 5468; 
l1cache1.msi.latency_GetX_upgrade : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 20418; SumSQ.u64 = 30616172; Count.u64 = 27; Min.u64 = 77; Max.u64 = 3085; 
l1cache1.msi.latency_GetSX_hit : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.latency_GetSX_miss : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.latency_GetSX_upgrade : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.latency_FlushLine : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.latency_FlushLine_fail : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.latency_FlushLineInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.latency_FlushLineInv_fail : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.latency_FlushAll : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.GetSHit_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.GetXHit_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.GetSXHit_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.GetSHit_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.GetXHit_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.GetSXHit_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.GetSMiss_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 870; SumSQ.u64 = 870; Count.u64 = 870; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.GetXMiss_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 323; SumSQ.u64 = 323; Count.u64 = 323; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.GetSXMiss_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.GetSMiss_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1290; SumSQ.u64 = 1290; Count.u64 = 1290; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.GetXMiss_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 397; SumSQ.u64 = 397; Count.u64 = 397; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.GetSXMiss_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.CacheHits : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 120; SumSQ.u64 = 120; Count.u64 = 120; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.CacheMisses : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2880; SumSQ.u64 = 2880; Count.u64 = 2880; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.stateEvent_AckPut_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.eventSent_PutS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2090; SumSQ.u64 = 2090; Count.u64 = 2090; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.eventSent_PutE : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.TotalEventsReceived : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 5915; SumSQ.u64 = 5915; Count.u64 = 5915; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.TotalEventsReplayed : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 6967; SumSQ.u64 = 6967; Count.u64 = 6967; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.Put_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.Get_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.AckMove_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.GetS_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.Write_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.GetSX_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.GetSResp_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.WriteResp_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.CustomReq_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.CustomResp_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.CustomAck_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.NULLCMD_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.GetS_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2269; SumSQ.u64 = 2269; Count.u64 = 2269; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.GetX_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.GetSX_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.Write_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 731; SumSQ.u64 = 731; Count.u64 = 731; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.FlushLine_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.FlushLineInv_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.FlushAll_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.GetSResp_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2160; SumSQ.u64 = 2160; Count.u64 = 2160; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.GetXResp_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 720; SumSQ.u64 = 720; Count.u64 = 720; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.FlushLineResp_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.FlushAllResp_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.Inv_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.ForceInv_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.Fetch_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.FetchInv_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.FetchInvX_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 17; SumSQ.u64 = 17; Count.u64 = 17; Min.u64 = 1; Max.u64 = 1; 
l1cache1.msi.ForwardFlush_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.UnblockFlush_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.NACK_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.AckPut_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache1.msi.MSHR_occupancy : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 4416913; SumSQ.u64 = 279255849; Count.u64 = 71191; Min.u64 = 0; Max.u64 = 64; 
l1cache1.msi.Bank_conflicts : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.default_stat : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.evict_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.evict_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.evict_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.evict_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2434; SumSQ.u64 = 2434; Count.u64 = 2434; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.evict_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.evict_SInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.evict_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1195; SumSQ.u64 = 1195; Count.u64 = 1195; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.evict_MInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.evict_SMInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.evict_MInvX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.evict_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.evict_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.evict_SBInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_GetS_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 3113; SumSQ.u64 = 3113; Count.u64 = 3113; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_GetS_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 794; SumSQ.u64 = 794; Count.u64 = 794; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_GetS_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_GetX_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1028; SumSQ.u64 = 1028; Count.u64 = 1028; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_GetX_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 330; SumSQ.u64 = 330; Count.u64 = 330; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_GetX_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 120; SumSQ.u64 = 120; Count.u64 = 120; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_GetSX_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_GetSX_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_GetSX_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_GetSResp_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_GetXResp_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 3113; SumSQ.u64 = 3113; Count.u64 = 3113; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_GetXResp_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1028; SumSQ.u64 = 1028; Count.u64 = 1028; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_GetXResp_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_PutS_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 3747; SumSQ.u64 = 3747; Count.u64 = 3747; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_PutS_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 389; SumSQ.u64 = 389; Count.u64 = 389; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_PutS_MInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_PutS_SInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_PutS_SMInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_PutS_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_PutS_SBInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_PutM_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1369; SumSQ.u64 = 1369; Count.u64 = 1369; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_PutM_MInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_PutM_MInvX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_PutX_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_PutX_MInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_PutX_MInvX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Inv_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Inv_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Inv_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Inv_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Inv_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Inv_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Inv_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInvX_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInvX_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInvX_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInvX_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInvX_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInvX_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Fetch_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Fetch_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Fetch_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Fetch_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Fetch_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Fetch_SMInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Fetch_SInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Fetch_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_Fetch_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInv_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInv_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInv_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInv_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInv_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInv_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInv_MInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInv_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchInv_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_ForceInv_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_ForceInv_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_ForceInv_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_ForceInv_IS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_ForceInv_IM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_ForceInv_SM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_ForceInv_SInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_ForceInv_MInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_ForceInv_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_ForceInv_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FetchResp_MInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_AckInv_MInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_AckInv_SInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_AckInv_SMInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_AckInv_SBInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FlushLine_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FlushLine_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FlushLine_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FlushLineInv_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FlushLineInv_S : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FlushLineInv_M : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FlushLineResp_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_GetS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 3113; SumSQ.u64 = 3113; Count.u64 = 3113; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.eventSent_GetX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1028; SumSQ.u64 = 1028; Count.u64 = 1028; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.eventSent_GetSX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_Write : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_PutS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2434; SumSQ.u64 = 2434; Count.u64 = 2434; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.eventSent_PutM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1195; SumSQ.u64 = 1195; Count.u64 = 1195; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.eventSent_AckPut : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_FlushLine : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_FlushLineInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_FlushAll : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_ForwardFlush : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_FetchResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_FetchXResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_AckInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_NACK : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_GetSResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 4292; SumSQ.u64 = 4292; Count.u64 = 4292; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.eventSent_GetXResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1478; SumSQ.u64 = 1478; Count.u64 = 1478; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.eventSent_WriteResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_FlushLineResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_FlushAllResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_AckFlush : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_UnblockFlush : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_Fetch : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_FetchInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.eventSent_ForceInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_FetchInvX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.eventSent_Inv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.eventSent_Put : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_Get : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_AckMove : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_CustomReq : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_CustomResp : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.eventSent_CustomAck : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.latency_GetS_hit : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 80387; SumSQ.u64 = 55474625; Count.u64 = 1137; Min.u64 = 20; Max.u64 = 1805; 
l2cache.msi.inclus.latency_GetS_miss : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 4006670; SumSQ.u64 = 5725336766; Count.u64 = 3113; Min.u64 = 147; Max.u64 = 2896; 
l2cache.msi.inclus.latency_GetS_inv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 15863; SumSQ.u64 = 12382559; Count.u64 = 42; Min.u64 = 26; Max.u64 = 1157; 
l2cache.msi.inclus.latency_GetX_hit : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 8695; SumSQ.u64 = 182617; Count.u64 = 414; Min.u64 = 21; Max.u64 = 22; 
l2cache.msi.inclus.latency_GetX_miss : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1334610; SumSQ.u64 = 1939671146; Count.u64 = 1028; Min.u64 = 141; Max.u64 = 2934; 
l2cache.msi.inclus.latency_GetX_inv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 13671; SumSQ.u64 = 13674193; Count.u64 = 36; Min.u64 = 26; Max.u64 = 2004; 
l2cache.msi.inclus.latency_GetX_upgrade : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.latency_GetSX_hit : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.latency_GetSX_miss : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.latency_GetSX_inv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.latency_GetSX_upgrade : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.latency_FlushLine : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.latency_FlushLineInv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.latency_FlushAll : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.GetSHit_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1073; SumSQ.u64 = 1073; Count.u64 = 1073; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.GetXHit_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 433; SumSQ.u64 = 433; Count.u64 = 433; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.GetSXHit_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.GetSHit_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 106; SumSQ.u64 = 106; Count.u64 = 106; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.GetXHit_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 17; SumSQ.u64 = 17; Count.u64 = 17; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.GetSXHit_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.GetSMiss_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 3113; SumSQ.u64 = 3113; Count.u64 = 3113; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.GetXMiss_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1028; SumSQ.u64 = 1028; Count.u64 = 1028; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.GetSXMiss_Arrival : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.GetSMiss_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.GetXMiss_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.GetSXMiss_Blocked : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.CacheHits : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1629; SumSQ.u64 = 1629; Count.u64 = 1629; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.CacheMisses : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 4141; SumSQ.u64 = 4141; Count.u64 = 4141; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.stateEvent_AckPut_I : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.TotalEventsReceived : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 15514; SumSQ.u64 = 15514; Count.u64 = 15514; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.TotalEventsReplayed : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 201; SumSQ.u64 = 201; Count.u64 = 201; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.Put_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.Get_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.AckMove_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.GetS_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.Write_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.GetSX_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.GetSResp_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.WriteResp_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.CustomReq_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.CustomResp_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.CustomAck_uncache_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.NULLCMD_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.GetS_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 4292; SumSQ.u64 = 4292; Count.u64 = 4292; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.GetX_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1478; SumSQ.u64 = 1478; Count.u64 = 1478; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.GetSX_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.Write_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.FlushLine_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.FlushLineInv_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.FlushAll_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.GetSResp_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.GetXResp_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 4141; SumSQ.u64 = 4141; Count.u64 = 4141; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.WriteResp_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.FlushLineResp_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.FlushAllResp_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.PutS_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 4145; SumSQ.u64 = 4145; Count.u64 = 4145; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.PutM_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1410; SumSQ.u64 = 1410; Count.u64 = 1410; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.PutE_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.PutX_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.Inv_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.ForceInv_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.Fetch_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.FetchInv_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.FetchInvX_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.FetchResp_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.FetchXResp_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.ForwardFlush_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.AckFlush_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.UnblockFlush_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.NACK_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.AckInv_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; Min.u64 = 1; Max.u64 = 1; 
l2cache.msi.inclus.AckPut_recv : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2cache.msi.inclus.MSHR_occupancy : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 5403011; SumSQ.u64 = 416949191; Count.u64 = 71191; Min.u64 = 0; Max.u64 = 108; 
l2cache.msi.inclus.Bank_conflicts : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.requests_received_GetS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 3113; SumSQ.u64 = 3113; Count.u64 = 3113; Min.u64 = 1; Max.u64 = 1; 
memory.requests_received_GetSX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.requests_received_GetX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1028; SumSQ.u64 = 1028; Count.u64 = 1028; Min.u64 = 1; Max.u64 = 1; 
memory.requests_received_Write : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.requests_received_PutM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1195; SumSQ.u64 = 1195; Count.u64 = 1195; Min.u64 = 1; Max.u64 = 1; 
memory.outstanding_requests : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 2914568; SumSQ.u64 = 245417042; Count.u64 = 35595; Min.u64 = 0; Max.u64 = 105; 
memory.latency_GetS : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 1900147; SumSQ.u64 = 1301944621; Count.u64 = 3113; Min.u64 = 40; Max.u64 = 1415; 
memory.latency_GetSX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.latency_GetX : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 633228; SumSQ.u64 = 441811192; Count.u64 = 1028; Min.u64 = 37; Max.u64 = 1434; 
memory.latency_Write : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.latency_PutM : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 381193; SumSQ.u64 = 150659377; Count.u64 = 1195; Min.u64 = 1; Max.u64 = 844; 
memory.cycles_with_issue : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 17; SumSQ.u64 = 17; Count.u64 = 17; Min.u64 = 1; Max.u64 = 1; 
memory.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 35167; SumSQ.u64 = 35167; Count.u64 = 35167; Min.u64 = 1; Max.u64 = 1; 
memory.total_cycles : Accumulator : SimTime = 35595500; Rank = 0; Sum.u64 = 35595; SumSQ.u64 = 1267004025; Count.u64 = 1; Min.u64 = 35595; Max.u64 = 35595; 
