<?xml version="1.0" encoding="ASCII"?>
<instance:SystemInstance xmi:version="2.0" xmlns:xmi="http://www.omg.org/XMI" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:aadl2="http://aadl.info/AADL/2.0" xmlns:instance="http://aadl.info/AADL/2.0/instance" name="b03_Top_system_imp_Instance" category="system">
  <featureInstance name="Srequest1_0">
    <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.0/@ownedDataPort.0"/>
  </featureInstance>
  <featureInstance name="Srequest2_1">
    <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.0/@ownedDataPort.1"/>
  </featureInstance>
  <featureInstance name="Srequest3_2">
    <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.0/@ownedDataPort.2"/>
  </featureInstance>
  <featureInstance name="Srequest4_3">
    <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.0/@ownedDataPort.3"/>
  </featureInstance>
  <featureInstance name="Sgrant_o_0_4" direction="out">
    <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.0/@ownedDataPort.4"/>
  </featureInstance>
  <featureInstance name="Sgrant_o_1_5" direction="out">
    <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.0/@ownedDataPort.5"/>
  </featureInstance>
  <featureInstance name="Sgrant_o_2_6" direction="out">
    <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.0/@ownedDataPort.6"/>
  </featureInstance>
  <featureInstance name="Sgrant_o_3_7" direction="out">
    <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.0/@ownedDataPort.7"/>
  </featureInstance>
  <featureInstance name="Sclock_8">
    <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.0/@ownedDataPort.8"/>
  </featureInstance>
  <featureInstance name="Sreset_9">
    <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.0/@ownedDataPort.9"/>
  </featureInstance>
  <componentInstance name="Comprequest1_0" category="system">
    <featureInstance name="O">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="T">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="I" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="PADOUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="DIFFI_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="DIFFO_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="DIFFO_OUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.6"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.0"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.IOB"/>
  </componentInstance>
  <componentInstance name="Comprequest2_1" category="system">
    <featureInstance name="O">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="T">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="I" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="PADOUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="DIFFI_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="DIFFO_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="DIFFO_OUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.6"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.1"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.IOB"/>
  </componentInstance>
  <componentInstance name="Comprequest3_2" category="system">
    <featureInstance name="O">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="T">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="I" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="PADOUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="DIFFI_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="DIFFO_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="DIFFO_OUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.6"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.2"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.IOB"/>
  </componentInstance>
  <componentInstance name="Comprequest4_3" category="system">
    <featureInstance name="O">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="T">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="I" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="PADOUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="DIFFI_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="DIFFO_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="DIFFO_OUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.6"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.3"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.IOB"/>
  </componentInstance>
  <componentInstance name="Compgrant_o_0_4" category="system">
    <featureInstance name="O">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="T">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="I" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="PADOUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="DIFFI_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="DIFFO_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="DIFFO_OUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.6"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.4"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.IOB"/>
  </componentInstance>
  <componentInstance name="Compgrant_o_1_5" category="system">
    <featureInstance name="O">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="T">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="I" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="PADOUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="DIFFI_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="DIFFO_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="DIFFO_OUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.6"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.5"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.IOB"/>
  </componentInstance>
  <componentInstance name="Compgrant_o_2_6" category="system">
    <featureInstance name="O">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="T">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="I" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="PADOUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="DIFFI_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="DIFFO_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="DIFFO_OUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.6"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.6"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.IOB"/>
  </componentInstance>
  <componentInstance name="Compgrant_o_3_7" category="system">
    <featureInstance name="O">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="T">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="I" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="PADOUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="DIFFI_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="DIFFO_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="DIFFO_OUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.6"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.7"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.IOB"/>
  </componentInstance>
  <componentInstance name="Compclock_8" category="system">
    <featureInstance name="O">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="T">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="I" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="PADOUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="DIFFI_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="DIFFO_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="DIFFO_OUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.6"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.8"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.IOB"/>
  </componentInstance>
  <componentInstance name="Compreset_9" category="system">
    <featureInstance name="O">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="T">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="I" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="PADOUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="DIFFI_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="DIFFO_IN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="DIFFO_OUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.24/@ownedDataPort.6"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.9"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.IOB"/>
  </componentInstance>
  <componentInstance name="Compclock_BUFGP_BUFG_10" category="system">
    <featureInstance name="I0">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.4/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="O" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.4/@ownedDataPort.1"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.10"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.BUFG"/>
  </componentInstance>
  <componentInstance name="Compcoda0_4_11" category="system">
    <featureInstance name="A1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="A2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="A3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="A4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="A5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="A6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="AX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="B1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="B2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="B3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="B4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="B5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="B6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="BX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="C1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="C2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="C3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="C4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="C5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="C6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="CX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.23"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.24"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.25"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.26"/>
    </featureInstance>
    <featureInstance name="DX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.27"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.28"/>
    </featureInstance>
    <featureInstance name="CE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.29"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.30"/>
    </featureInstance>
    <featureInstance name="CIN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.31"/>
    </featureInstance>
    <featureInstance name="COUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.32"/>
    </featureInstance>
    <featureInstance name="A" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.33"/>
    </featureInstance>
    <featureInstance name="AMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.34"/>
    </featureInstance>
    <featureInstance name="AQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.35"/>
    </featureInstance>
    <featureInstance name="B" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.36"/>
    </featureInstance>
    <featureInstance name="BMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.37"/>
    </featureInstance>
    <featureInstance name="BQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.38"/>
    </featureInstance>
    <featureInstance name="C" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.39"/>
    </featureInstance>
    <featureInstance name="CMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.40"/>
    </featureInstance>
    <featureInstance name="CQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.41"/>
    </featureInstance>
    <featureInstance name="D" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.42"/>
    </featureInstance>
    <featureInstance name="DMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.43"/>
    </featureInstance>
    <featureInstance name="DQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.44"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.11"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.SLICEL"/>
  </componentInstance>
  <componentInstance name="Compcoda3_4_12" category="system">
    <featureInstance name="A1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="A2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="A3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="A4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="A5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="A6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="AX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="B1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="B2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="B3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="B4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="B5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="B6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="BX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="C1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="C2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="C3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="C4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="C5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="C6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="CX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.23"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.24"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.25"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.26"/>
    </featureInstance>
    <featureInstance name="DX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.27"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.28"/>
    </featureInstance>
    <featureInstance name="CE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.29"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.30"/>
    </featureInstance>
    <featureInstance name="CIN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.31"/>
    </featureInstance>
    <featureInstance name="COUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.32"/>
    </featureInstance>
    <featureInstance name="A" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.33"/>
    </featureInstance>
    <featureInstance name="AMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.34"/>
    </featureInstance>
    <featureInstance name="AQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.35"/>
    </featureInstance>
    <featureInstance name="B" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.36"/>
    </featureInstance>
    <featureInstance name="BMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.37"/>
    </featureInstance>
    <featureInstance name="BQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.38"/>
    </featureInstance>
    <featureInstance name="C" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.39"/>
    </featureInstance>
    <featureInstance name="CMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.40"/>
    </featureInstance>
    <featureInstance name="CQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.41"/>
    </featureInstance>
    <featureInstance name="D" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.42"/>
    </featureInstance>
    <featureInstance name="DMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.43"/>
    </featureInstance>
    <featureInstance name="DQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.44"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.12"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.SLICEL"/>
  </componentInstance>
  <componentInstance name="Compcoda3_3_13" category="system">
    <featureInstance name="A1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="A2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="A3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="A4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="A5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="A6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="AX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="B1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="B2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="B3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="B4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="B5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="B6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="BX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="C1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="C2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="C3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="C4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="C5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="C6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="CX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.23"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.24"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.25"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.26"/>
    </featureInstance>
    <featureInstance name="DX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.27"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.28"/>
    </featureInstance>
    <featureInstance name="CE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.29"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.30"/>
    </featureInstance>
    <featureInstance name="CIN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.31"/>
    </featureInstance>
    <featureInstance name="COUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.32"/>
    </featureInstance>
    <featureInstance name="A" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.33"/>
    </featureInstance>
    <featureInstance name="AMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.34"/>
    </featureInstance>
    <featureInstance name="AQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.35"/>
    </featureInstance>
    <featureInstance name="B" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.36"/>
    </featureInstance>
    <featureInstance name="BMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.37"/>
    </featureInstance>
    <featureInstance name="BQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.38"/>
    </featureInstance>
    <featureInstance name="C" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.39"/>
    </featureInstance>
    <featureInstance name="CMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.40"/>
    </featureInstance>
    <featureInstance name="CQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.41"/>
    </featureInstance>
    <featureInstance name="D" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.42"/>
    </featureInstance>
    <featureInstance name="DMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.43"/>
    </featureInstance>
    <featureInstance name="DQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.44"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.13"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.SLICEL"/>
  </componentInstance>
  <componentInstance name="Compcoda2_3_14" category="system">
    <featureInstance name="A1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="A2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="A3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="A4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="A5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="A6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="AX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="B1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="B2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="B3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="B4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="B5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="B6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="BX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="C1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="C2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="C3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="C4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="C5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="C6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="CX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.23"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.24"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.25"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.26"/>
    </featureInstance>
    <featureInstance name="DX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.27"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.28"/>
    </featureInstance>
    <featureInstance name="CE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.29"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.30"/>
    </featureInstance>
    <featureInstance name="CIN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.31"/>
    </featureInstance>
    <featureInstance name="COUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.32"/>
    </featureInstance>
    <featureInstance name="A" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.33"/>
    </featureInstance>
    <featureInstance name="AMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.34"/>
    </featureInstance>
    <featureInstance name="AQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.35"/>
    </featureInstance>
    <featureInstance name="B" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.36"/>
    </featureInstance>
    <featureInstance name="BMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.37"/>
    </featureInstance>
    <featureInstance name="BQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.38"/>
    </featureInstance>
    <featureInstance name="C" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.39"/>
    </featureInstance>
    <featureInstance name="CMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.40"/>
    </featureInstance>
    <featureInstance name="CQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.41"/>
    </featureInstance>
    <featureInstance name="D" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.42"/>
    </featureInstance>
    <featureInstance name="DMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.43"/>
    </featureInstance>
    <featureInstance name="DQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.44"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.14"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.SLICEL"/>
  </componentInstance>
  <componentInstance name="CompN16_15" category="system">
    <featureInstance name="A1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="A2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="A3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="A4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="A5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="A6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="AX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="B1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="B2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="B3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="B4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="B5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="B6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="BX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="C1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="C2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="C3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="C4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="C5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="C6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="CX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.23"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.24"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.25"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.26"/>
    </featureInstance>
    <featureInstance name="DX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.27"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.28"/>
    </featureInstance>
    <featureInstance name="CE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.29"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.30"/>
    </featureInstance>
    <featureInstance name="CIN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.31"/>
    </featureInstance>
    <featureInstance name="COUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.32"/>
    </featureInstance>
    <featureInstance name="A" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.33"/>
    </featureInstance>
    <featureInstance name="AMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.34"/>
    </featureInstance>
    <featureInstance name="AQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.35"/>
    </featureInstance>
    <featureInstance name="B" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.36"/>
    </featureInstance>
    <featureInstance name="BMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.37"/>
    </featureInstance>
    <featureInstance name="BQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.38"/>
    </featureInstance>
    <featureInstance name="C" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.39"/>
    </featureInstance>
    <featureInstance name="CMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.40"/>
    </featureInstance>
    <featureInstance name="CQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.41"/>
    </featureInstance>
    <featureInstance name="D" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.42"/>
    </featureInstance>
    <featureInstance name="DMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.43"/>
    </featureInstance>
    <featureInstance name="DQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.44"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.15"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.SLICEL"/>
  </componentInstance>
  <componentInstance name="Compcoda1_4_16" category="system">
    <featureInstance name="A1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="A2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="A3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="A4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="A5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="A6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="AX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="B1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="B2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="B3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="B4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="B5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="B6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="BX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="C1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="C2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="C3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="C4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="C5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="C6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="CX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.23"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.24"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.25"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.26"/>
    </featureInstance>
    <featureInstance name="DX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.27"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.28"/>
    </featureInstance>
    <featureInstance name="CE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.29"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.30"/>
    </featureInstance>
    <featureInstance name="CIN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.31"/>
    </featureInstance>
    <featureInstance name="COUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.32"/>
    </featureInstance>
    <featureInstance name="A" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.33"/>
    </featureInstance>
    <featureInstance name="AMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.34"/>
    </featureInstance>
    <featureInstance name="AQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.35"/>
    </featureInstance>
    <featureInstance name="B" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.36"/>
    </featureInstance>
    <featureInstance name="BMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.37"/>
    </featureInstance>
    <featureInstance name="BQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.38"/>
    </featureInstance>
    <featureInstance name="C" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.39"/>
    </featureInstance>
    <featureInstance name="CMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.40"/>
    </featureInstance>
    <featureInstance name="CQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.41"/>
    </featureInstance>
    <featureInstance name="D" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.42"/>
    </featureInstance>
    <featureInstance name="DMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.43"/>
    </featureInstance>
    <featureInstance name="DQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.44"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.16"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.SLICEL"/>
  </componentInstance>
  <componentInstance name="Compgrant_o_3_17" category="system">
    <featureInstance name="A1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="A2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="A3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="A4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="A5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="A6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="AX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="B1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="B2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="B3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="B4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="B5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="B6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="BX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="C1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="C2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="C3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="C4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="C5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="C6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="CX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.23"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.24"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.25"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.26"/>
    </featureInstance>
    <featureInstance name="DX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.27"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.28"/>
    </featureInstance>
    <featureInstance name="CE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.29"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.30"/>
    </featureInstance>
    <featureInstance name="CIN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.31"/>
    </featureInstance>
    <featureInstance name="COUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.32"/>
    </featureInstance>
    <featureInstance name="A" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.33"/>
    </featureInstance>
    <featureInstance name="AMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.34"/>
    </featureInstance>
    <featureInstance name="AQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.35"/>
    </featureInstance>
    <featureInstance name="B" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.36"/>
    </featureInstance>
    <featureInstance name="BMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.37"/>
    </featureInstance>
    <featureInstance name="BQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.38"/>
    </featureInstance>
    <featureInstance name="C" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.39"/>
    </featureInstance>
    <featureInstance name="CMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.40"/>
    </featureInstance>
    <featureInstance name="CQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.41"/>
    </featureInstance>
    <featureInstance name="D" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.42"/>
    </featureInstance>
    <featureInstance name="DMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.43"/>
    </featureInstance>
    <featureInstance name="DQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.44"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.17"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.SLICEL"/>
  </componentInstance>
  <componentInstance name="Compstato_FSM_FFd3_18" category="system">
    <featureInstance name="A1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="A2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="A3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="A4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="A5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="A6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="AX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="B1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="B2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="B3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="B4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="B5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="B6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="BX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="C1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="C2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="C3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="C4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="C5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="C6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="CX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.23"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.24"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.25"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.26"/>
    </featureInstance>
    <featureInstance name="DX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.27"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.28"/>
    </featureInstance>
    <featureInstance name="CE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.29"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.30"/>
    </featureInstance>
    <featureInstance name="CIN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.31"/>
    </featureInstance>
    <featureInstance name="COUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.32"/>
    </featureInstance>
    <featureInstance name="A" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.33"/>
    </featureInstance>
    <featureInstance name="AMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.34"/>
    </featureInstance>
    <featureInstance name="AQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.35"/>
    </featureInstance>
    <featureInstance name="B" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.36"/>
    </featureInstance>
    <featureInstance name="BMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.37"/>
    </featureInstance>
    <featureInstance name="BQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.38"/>
    </featureInstance>
    <featureInstance name="C" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.39"/>
    </featureInstance>
    <featureInstance name="CMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.40"/>
    </featureInstance>
    <featureInstance name="CQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.41"/>
    </featureInstance>
    <featureInstance name="D" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.42"/>
    </featureInstance>
    <featureInstance name="DMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.43"/>
    </featureInstance>
    <featureInstance name="DQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.44"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.18"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.SLICEL"/>
  </componentInstance>
  <componentInstance name="Compfu4_19" category="system">
    <featureInstance name="A1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="A2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="A3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="A4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="A5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="A6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="AX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="B1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="B2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="B3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="B4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="B5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="B6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="BX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="C1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="C2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="C3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="C4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="C5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="C6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="CX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.23"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.24"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.25"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.26"/>
    </featureInstance>
    <featureInstance name="DX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.27"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.28"/>
    </featureInstance>
    <featureInstance name="CE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.29"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.30"/>
    </featureInstance>
    <featureInstance name="CIN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.31"/>
    </featureInstance>
    <featureInstance name="COUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.32"/>
    </featureInstance>
    <featureInstance name="A" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.33"/>
    </featureInstance>
    <featureInstance name="AMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.34"/>
    </featureInstance>
    <featureInstance name="AQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.35"/>
    </featureInstance>
    <featureInstance name="B" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.36"/>
    </featureInstance>
    <featureInstance name="BMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.37"/>
    </featureInstance>
    <featureInstance name="BQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.38"/>
    </featureInstance>
    <featureInstance name="C" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.39"/>
    </featureInstance>
    <featureInstance name="CMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.40"/>
    </featureInstance>
    <featureInstance name="CQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.41"/>
    </featureInstance>
    <featureInstance name="D" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.42"/>
    </featureInstance>
    <featureInstance name="DMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.43"/>
    </featureInstance>
    <featureInstance name="DQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.44"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.19"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.SLICEL"/>
  </componentInstance>
  <componentInstance name="Compgrant_3_20" category="system">
    <featureInstance name="A1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="A2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="A3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="A4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="A5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="A6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="AX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="B1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="B2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="B3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="B4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="B5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="B6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="BX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="C1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="C2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="C3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="C4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="C5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="C6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="CX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.23"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.24"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.25"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.26"/>
    </featureInstance>
    <featureInstance name="DX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.27"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.28"/>
    </featureInstance>
    <featureInstance name="CE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.29"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.30"/>
    </featureInstance>
    <featureInstance name="CIN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.31"/>
    </featureInstance>
    <featureInstance name="COUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.32"/>
    </featureInstance>
    <featureInstance name="A" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.33"/>
    </featureInstance>
    <featureInstance name="AMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.34"/>
    </featureInstance>
    <featureInstance name="AQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.35"/>
    </featureInstance>
    <featureInstance name="B" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.36"/>
    </featureInstance>
    <featureInstance name="BMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.37"/>
    </featureInstance>
    <featureInstance name="BQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.38"/>
    </featureInstance>
    <featureInstance name="C" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.39"/>
    </featureInstance>
    <featureInstance name="CMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.40"/>
    </featureInstance>
    <featureInstance name="CQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.41"/>
    </featureInstance>
    <featureInstance name="D" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.42"/>
    </featureInstance>
    <featureInstance name="DMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.43"/>
    </featureInstance>
    <featureInstance name="DQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.44"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.20"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.SLICEL"/>
  </componentInstance>
  <componentInstance name="Compcoda0_1_21" category="system">
    <featureInstance name="A1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="A2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="A3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="A4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="A5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="A6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="AX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="B1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="B2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="B3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="B4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="B5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="B6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="BX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="C1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="C2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="C3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="C4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="C5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="C6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="CX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.23"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.24"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.25"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.26"/>
    </featureInstance>
    <featureInstance name="DX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.27"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.28"/>
    </featureInstance>
    <featureInstance name="CE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.29"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.30"/>
    </featureInstance>
    <featureInstance name="CIN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.31"/>
    </featureInstance>
    <featureInstance name="COUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.32"/>
    </featureInstance>
    <featureInstance name="A" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.33"/>
    </featureInstance>
    <featureInstance name="AMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.34"/>
    </featureInstance>
    <featureInstance name="AQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.35"/>
    </featureInstance>
    <featureInstance name="B" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.36"/>
    </featureInstance>
    <featureInstance name="BMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.37"/>
    </featureInstance>
    <featureInstance name="BQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.38"/>
    </featureInstance>
    <featureInstance name="C" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.39"/>
    </featureInstance>
    <featureInstance name="CMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.40"/>
    </featureInstance>
    <featureInstance name="CQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.41"/>
    </featureInstance>
    <featureInstance name="D" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.42"/>
    </featureInstance>
    <featureInstance name="DMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.43"/>
    </featureInstance>
    <featureInstance name="DQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.44"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.21"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.SLICEL"/>
  </componentInstance>
  <componentInstance name="Compcoda2_4_22" category="system">
    <featureInstance name="A1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="A2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="A3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="A4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="A5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="A6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="AX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="B1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="B2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="B3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="B4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="B5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="B6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="BX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="C1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="C2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="C3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="C4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="C5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="C6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="CX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.23"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.24"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.25"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.26"/>
    </featureInstance>
    <featureInstance name="DX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.27"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.28"/>
    </featureInstance>
    <featureInstance name="CE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.29"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.30"/>
    </featureInstance>
    <featureInstance name="CIN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.31"/>
    </featureInstance>
    <featureInstance name="COUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.32"/>
    </featureInstance>
    <featureInstance name="A" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.33"/>
    </featureInstance>
    <featureInstance name="AMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.34"/>
    </featureInstance>
    <featureInstance name="AQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.35"/>
    </featureInstance>
    <featureInstance name="B" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.36"/>
    </featureInstance>
    <featureInstance name="BMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.37"/>
    </featureInstance>
    <featureInstance name="BQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.38"/>
    </featureInstance>
    <featureInstance name="C" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.39"/>
    </featureInstance>
    <featureInstance name="CMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.40"/>
    </featureInstance>
    <featureInstance name="CQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.41"/>
    </featureInstance>
    <featureInstance name="D" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.42"/>
    </featureInstance>
    <featureInstance name="DMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.43"/>
    </featureInstance>
    <featureInstance name="DQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.44"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.22"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.SLICEL"/>
  </componentInstance>
  <componentInstance name="Compru4_23" category="system">
    <featureInstance name="A1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="A2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="A3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="A4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="A5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="A6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="AX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="B1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="B2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="B3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="B4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="B5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="B6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="BX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="C1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="C2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="C3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="C4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="C5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="C6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="CX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.23"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.24"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.25"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.26"/>
    </featureInstance>
    <featureInstance name="DX">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.27"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.28"/>
    </featureInstance>
    <featureInstance name="CE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.29"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.30"/>
    </featureInstance>
    <featureInstance name="CIN">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.31"/>
    </featureInstance>
    <featureInstance name="COUT" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.32"/>
    </featureInstance>
    <featureInstance name="A" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.33"/>
    </featureInstance>
    <featureInstance name="AMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.34"/>
    </featureInstance>
    <featureInstance name="AQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.35"/>
    </featureInstance>
    <featureInstance name="B" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.36"/>
    </featureInstance>
    <featureInstance name="BMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.37"/>
    </featureInstance>
    <featureInstance name="BQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.38"/>
    </featureInstance>
    <featureInstance name="C" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.39"/>
    </featureInstance>
    <featureInstance name="CMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.40"/>
    </featureInstance>
    <featureInstance name="CQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.41"/>
    </featureInstance>
    <featureInstance name="D" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.42"/>
    </featureInstance>
    <featureInstance name="DMUX" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.43"/>
    </featureInstance>
    <featureInstance name="DQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.47/@ownedDataPort.44"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.23"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.SLICEL"/>
  </componentInstance>
  <componentInstance name="CompXDL_DUMMY_IOI_X17Y30_ILOGIC_X1Y61_24" category="system">
    <featureInstance name="REV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="CE1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="TFB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="OFB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="D">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="DDLY">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="O" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="Q1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="Q2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="BITSLIP">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="CE2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="CLKDIV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="OCLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="SHIFTIN1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="SHIFTIN2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="Q6" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="Q5" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="Q4" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="Q3" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="CLKB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.23"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.24"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.ILOGIC"/>
  </componentInstance>
  <componentInstance name="CompXDL_DUMMY_IOI_X17Y70_ILOGIC_X1Y141_25" category="system">
    <featureInstance name="REV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="CE1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="TFB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="OFB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="D">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="DDLY">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="O" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="Q1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="Q2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="BITSLIP">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="CE2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="CLKDIV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="OCLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="SHIFTIN1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="SHIFTIN2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="Q6" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="Q5" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="Q4" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="Q3" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="CLKB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.23"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.25"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.ILOGIC"/>
  </componentInstance>
  <componentInstance name="CompXDL_DUMMY_IOI_X17Y72_ILOGIC_X1Y144_26" category="system">
    <featureInstance name="REV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="CE1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="TFB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="OFB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="D">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="DDLY">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="O" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="Q1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="Q2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="BITSLIP">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="CE2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="CLKDIV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="OCLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="SHIFTIN1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="SHIFTIN2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="Q6" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="Q5" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="Q4" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="Q3" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="CLKB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.23"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.26"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.ILOGIC"/>
  </componentInstance>
  <componentInstance name="CompXDL_DUMMY_IOI_X17Y72_OLOGIC_X1Y145_27" category="system">
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="REV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="OCE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="TCE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="T2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="T1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="OQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="TQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="T4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="T3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="SHIFTIN2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="SHIFTIN1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="CLKDIV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.21"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.27"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.OLOGIC"/>
  </componentInstance>
  <componentInstance name="CompXDL_DUMMY_IOI_X17Y73_OLOGIC_X1Y146_28" category="system">
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="REV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="OCE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="TCE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="T2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="T1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="OQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="TQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="T4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="T3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="SHIFTIN2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="SHIFTIN1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="CLKDIV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.21"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.28"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.OLOGIC"/>
  </componentInstance>
  <componentInstance name="CompXDL_DUMMY_IOI_X17Y73_OLOGIC_X1Y147_29" category="system">
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="REV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="OCE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="TCE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="T2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="T1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="OQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="TQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="T4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="T3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="SHIFTIN2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="SHIFTIN1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="CLKDIV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.21"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.29"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.OLOGIC"/>
  </componentInstance>
  <componentInstance name="CompXDL_DUMMY_IOI_X17Y74_ILOGIC_X1Y148_30" category="system">
    <featureInstance name="REV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="CE1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="TFB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="OFB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="D">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="DDLY">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="O" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="Q1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="Q2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="BITSLIP">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="CE2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="CLKDIV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="OCLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="SHIFTIN1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="SHIFTIN2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="Q6" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="Q5" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="Q4" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="Q3" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="CLKB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.23"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.30"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.ILOGIC"/>
  </componentInstance>
  <componentInstance name="CompXDL_DUMMY_IOI_X17Y74_ILOGIC_X1Y149_31" category="system">
    <featureInstance name="REV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="CE1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="TFB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="OFB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="D">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="DDLY">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="O" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="Q1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="Q2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="BITSLIP">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="CE2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="CLKDIV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="OCLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="SHIFTIN1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="SHIFTIN2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="Q6" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="Q5" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="Q4" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="Q3" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="CLKB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.23"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.31"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.ILOGIC"/>
  </componentInstance>
  <componentInstance name="CompXDL_DUMMY_IOI_X17Y75_ILOGIC_X1Y150_32" category="system">
    <featureInstance name="REV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="CE1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="TFB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="OFB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="D">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="DDLY">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="O" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="Q1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="Q2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="BITSLIP">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="CE2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="CLKDIV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="OCLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="SHIFTIN1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="SHIFTIN2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="Q6" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="Q5" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="Q4" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.21"/>
    </featureInstance>
    <featureInstance name="Q3" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.22"/>
    </featureInstance>
    <featureInstance name="CLKB">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.23/@ownedDataPort.23"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.32"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.ILOGIC"/>
  </componentInstance>
  <componentInstance name="CompXDL_DUMMY_IOI_X17Y75_OLOGIC_X1Y151_33" category="system">
    <featureInstance name="CLK">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.0"/>
    </featureInstance>
    <featureInstance name="REV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.1"/>
    </featureInstance>
    <featureInstance name="SR">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.2"/>
    </featureInstance>
    <featureInstance name="OCE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.3"/>
    </featureInstance>
    <featureInstance name="TCE">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.4"/>
    </featureInstance>
    <featureInstance name="D2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.5"/>
    </featureInstance>
    <featureInstance name="D1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.6"/>
    </featureInstance>
    <featureInstance name="T2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.7"/>
    </featureInstance>
    <featureInstance name="T1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.8"/>
    </featureInstance>
    <featureInstance name="OQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.9"/>
    </featureInstance>
    <featureInstance name="TQ" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.10"/>
    </featureInstance>
    <featureInstance name="T4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.11"/>
    </featureInstance>
    <featureInstance name="T3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.12"/>
    </featureInstance>
    <featureInstance name="SHIFTIN2">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.13"/>
    </featureInstance>
    <featureInstance name="SHIFTIN1">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.14"/>
    </featureInstance>
    <featureInstance name="D6">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.15"/>
    </featureInstance>
    <featureInstance name="D5">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.16"/>
    </featureInstance>
    <featureInstance name="D4">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.17"/>
    </featureInstance>
    <featureInstance name="D3">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.18"/>
    </featureInstance>
    <featureInstance name="CLKDIV">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.19"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT2" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.20"/>
    </featureInstance>
    <featureInstance name="SHIFTOUT1" direction="out">
      <feature xsi:type="aadl2:DataPort" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#/0/@ownedPublicSection/@ownedClassifier.32/@ownedDataPort.21"/>
    </featureInstance>
    <subcomponent xsi:type="aadl2:SystemSubcomponent" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedSystemSubcomponent.33"/>
    <index>0</index>
    <classifier xsi:type="aadl2:SystemType" href="../../github/XDL-to-AADL-Open-Tool/LibGen/FPGA_Library.aadl#FPGA_Library.OLOGIC"/>
  </componentInstance>
  <connectionInstance name="Srequest1_0 -> Comprequest1_0.O" kind="portConnection" destination="//@componentInstance.0/@featureInstance.0" source="//@featureInstance.0">
    <connectionReference context="/" source="//@featureInstance.0" destination="//@componentInstance.0/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.0"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Srequest2_1 -> Comprequest2_1.O" kind="portConnection" destination="//@componentInstance.1/@featureInstance.0" source="//@featureInstance.1">
    <connectionReference context="/" source="//@featureInstance.1" destination="//@componentInstance.1/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.1"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Srequest3_2 -> Comprequest3_2.O" kind="portConnection" destination="//@componentInstance.2/@featureInstance.0" source="//@featureInstance.2">
    <connectionReference context="/" source="//@featureInstance.2" destination="//@componentInstance.2/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.2"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Srequest4_3 -> Comprequest4_3.O" kind="portConnection" destination="//@componentInstance.3/@featureInstance.0" source="//@featureInstance.3">
    <connectionReference context="/" source="//@featureInstance.3" destination="//@componentInstance.3/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.3"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Sclock_8 -> Compclock_8.O" kind="portConnection" destination="//@componentInstance.8/@featureInstance.0" source="//@featureInstance.8">
    <connectionReference context="/" source="//@featureInstance.8" destination="//@componentInstance.8/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.12"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Sreset_9 -> Compreset_9.O" kind="portConnection" destination="//@componentInstance.9/@featureInstance.0" source="//@featureInstance.9">
    <connectionReference context="/" source="//@featureInstance.9" destination="//@componentInstance.9/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.13"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Comprequest1_0.I -> Compru4_23.A1" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.0" source="//@componentInstance.0/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.0/@featureInstance.2" destination="//@componentInstance.23/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.233"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Comprequest2_1.I -> Compru4_23.B2" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.8" source="//@componentInstance.1/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.1/@featureInstance.2" destination="//@componentInstance.23/@featureInstance.8">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.238"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Comprequest3_2.I -> Compru4_23.C1" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.14" source="//@componentInstance.2/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.2/@featureInstance.2" destination="//@componentInstance.23/@featureInstance.14">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.243"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Comprequest4_3.I -> Compru4_23.D2" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.22" source="//@componentInstance.3/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.3/@featureInstance.2" destination="//@componentInstance.23/@featureInstance.22">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.248"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compgrant_o_0_4.I -> Sgrant_o_0_4" kind="portConnection" destination="//@featureInstance.4" source="//@componentInstance.4/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.4/@featureInstance.2" destination="//@featureInstance.4">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.4"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compgrant_o_1_5.I -> Sgrant_o_1_5" kind="portConnection" destination="//@featureInstance.5" source="//@componentInstance.5/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.5/@featureInstance.2" destination="//@featureInstance.5">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.6"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compgrant_o_2_6.I -> Sgrant_o_2_6" kind="portConnection" destination="//@featureInstance.6" source="//@componentInstance.6/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.6/@featureInstance.2" destination="//@featureInstance.6">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.8"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compgrant_o_3_7.I -> Sgrant_o_3_7" kind="portConnection" destination="//@featureInstance.7" source="//@componentInstance.7/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.7/@featureInstance.2" destination="//@featureInstance.7">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.10"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compclock_8.I -> Compclock_BUFGP_BUFG_10.I0" complete="true" kind="portConnection" destination="//@componentInstance.10/@featureInstance.0" source="//@componentInstance.8/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.8/@featureInstance.2" destination="//@componentInstance.10/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.14"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compreset_9.I -> Compcoda0_4_11.SR" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.30" source="//@componentInstance.9/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.9/@featureInstance.2" destination="//@componentInstance.11/@featureInstance.30">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.38"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compreset_9.I -> Compcoda3_4_12.SR" complete="true" kind="portConnection" destination="//@componentInstance.12/@featureInstance.30" source="//@componentInstance.9/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.9/@featureInstance.2" destination="//@componentInstance.12/@featureInstance.30">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.50"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compreset_9.I -> Compcoda3_3_13.SR" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.30" source="//@componentInstance.9/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.9/@featureInstance.2" destination="//@componentInstance.13/@featureInstance.30">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.67"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compreset_9.I -> Compcoda2_3_14.SR" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.30" source="//@componentInstance.9/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.9/@featureInstance.2" destination="//@componentInstance.14/@featureInstance.30">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.90"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compreset_9.I -> Compcoda1_4_16.SR" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.30" source="//@componentInstance.9/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.9/@featureInstance.2" destination="//@componentInstance.16/@featureInstance.30">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.132"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compreset_9.I -> Compgrant_o_3_17.SR" complete="true" kind="portConnection" destination="//@componentInstance.17/@featureInstance.30" source="//@componentInstance.9/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.9/@featureInstance.2" destination="//@componentInstance.17/@featureInstance.30">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.146"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compreset_9.I -> Compstato_FSM_FFd3_18.SR" complete="true" kind="portConnection" destination="//@componentInstance.18/@featureInstance.30" source="//@componentInstance.9/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.9/@featureInstance.2" destination="//@componentInstance.18/@featureInstance.30">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.157"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compreset_9.I -> Compfu4_19.SR" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.30" source="//@componentInstance.9/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.9/@featureInstance.2" destination="//@componentInstance.19/@featureInstance.30">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.181"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compreset_9.I -> Compgrant_3_20.SR" complete="true" kind="portConnection" destination="//@componentInstance.20/@featureInstance.30" source="//@componentInstance.9/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.9/@featureInstance.2" destination="//@componentInstance.20/@featureInstance.30">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.188"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compreset_9.I -> Compcoda0_1_21.SR" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.30" source="//@componentInstance.9/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.9/@featureInstance.2" destination="//@componentInstance.21/@featureInstance.30">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.211"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compreset_9.I -> Compcoda2_4_22.SR" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.30" source="//@componentInstance.9/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.9/@featureInstance.2" destination="//@componentInstance.22/@featureInstance.30">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.232"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compreset_9.I -> Compru4_23.SR" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.30" source="//@componentInstance.9/@featureInstance.2">
    <connectionReference context="/" source="//@componentInstance.9/@featureInstance.2" destination="//@componentInstance.23/@featureInstance.30">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.254"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compclock_BUFGP_BUFG_10.O -> Compcoda0_4_11.CLK" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.28" source="//@componentInstance.10/@featureInstance.1">
    <connectionReference context="/" source="//@componentInstance.10/@featureInstance.1" destination="//@componentInstance.11/@featureInstance.28">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.37"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compclock_BUFGP_BUFG_10.O -> Compcoda3_4_12.CLK" complete="true" kind="portConnection" destination="//@componentInstance.12/@featureInstance.28" source="//@componentInstance.10/@featureInstance.1">
    <connectionReference context="/" source="//@componentInstance.10/@featureInstance.1" destination="//@componentInstance.12/@featureInstance.28">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.49"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compclock_BUFGP_BUFG_10.O -> Compcoda3_3_13.CLK" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.28" source="//@componentInstance.10/@featureInstance.1">
    <connectionReference context="/" source="//@componentInstance.10/@featureInstance.1" destination="//@componentInstance.13/@featureInstance.28">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.66"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compclock_BUFGP_BUFG_10.O -> Compcoda2_3_14.CLK" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.28" source="//@componentInstance.10/@featureInstance.1">
    <connectionReference context="/" source="//@componentInstance.10/@featureInstance.1" destination="//@componentInstance.14/@featureInstance.28">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.89"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compclock_BUFGP_BUFG_10.O -> Compcoda1_4_16.CLK" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.28" source="//@componentInstance.10/@featureInstance.1">
    <connectionReference context="/" source="//@componentInstance.10/@featureInstance.1" destination="//@componentInstance.16/@featureInstance.28">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.131"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compclock_BUFGP_BUFG_10.O -> Compgrant_o_3_17.CLK" complete="true" kind="portConnection" destination="//@componentInstance.17/@featureInstance.28" source="//@componentInstance.10/@featureInstance.1">
    <connectionReference context="/" source="//@componentInstance.10/@featureInstance.1" destination="//@componentInstance.17/@featureInstance.28">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.144"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compclock_BUFGP_BUFG_10.O -> Compstato_FSM_FFd3_18.CLK" complete="true" kind="portConnection" destination="//@componentInstance.18/@featureInstance.28" source="//@componentInstance.10/@featureInstance.1">
    <connectionReference context="/" source="//@componentInstance.10/@featureInstance.1" destination="//@componentInstance.18/@featureInstance.28">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.156"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compclock_BUFGP_BUFG_10.O -> Compfu4_19.CLK" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.28" source="//@componentInstance.10/@featureInstance.1">
    <connectionReference context="/" source="//@componentInstance.10/@featureInstance.1" destination="//@componentInstance.19/@featureInstance.28">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.179"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compclock_BUFGP_BUFG_10.O -> Compgrant_3_20.CLK" complete="true" kind="portConnection" destination="//@componentInstance.20/@featureInstance.28" source="//@componentInstance.10/@featureInstance.1">
    <connectionReference context="/" source="//@componentInstance.10/@featureInstance.1" destination="//@componentInstance.20/@featureInstance.28">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.186"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compclock_BUFGP_BUFG_10.O -> Compcoda0_1_21.CLK" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.28" source="//@componentInstance.10/@featureInstance.1">
    <connectionReference context="/" source="//@componentInstance.10/@featureInstance.1" destination="//@componentInstance.21/@featureInstance.28">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.210"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compclock_BUFGP_BUFG_10.O -> Compcoda2_4_22.CLK" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.28" source="//@componentInstance.10/@featureInstance.1">
    <connectionReference context="/" source="//@componentInstance.10/@featureInstance.1" destination="//@componentInstance.22/@featureInstance.28">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.231"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compclock_BUFGP_BUFG_10.O -> Compru4_23.CLK" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.28" source="//@componentInstance.10/@featureInstance.1">
    <connectionReference context="/" source="//@componentInstance.10/@featureInstance.1" destination="//@componentInstance.23/@featureInstance.28">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.253"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.A -> Compcoda0_4_11.B6" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.12" source="//@componentInstance.11/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.33" destination="//@componentInstance.11/@featureInstance.12">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.26"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.BQ -> Compcoda0_4_11.B1" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.7" source="//@componentInstance.11/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.38" destination="//@componentInstance.11/@featureInstance.7">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.21"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.BQ -> Compcoda1_4_16.C2" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.15" source="//@componentInstance.11/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.38" destination="//@componentInstance.16/@featureInstance.15">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.120"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.BQ -> Compgrant_3_20.DX" complete="true" kind="portConnection" destination="//@componentInstance.20/@featureInstance.27" source="//@componentInstance.11/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.38" destination="//@componentInstance.20/@featureInstance.27">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.185"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.CQ -> Compcoda0_4_11.C4" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.17" source="//@componentInstance.11/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.41" destination="//@componentInstance.11/@featureInstance.17">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.29"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.CQ -> CompN16_15.B2" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.8" source="//@componentInstance.11/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.41" destination="//@componentInstance.15/@featureInstance.8">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.97"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.CQ -> CompN16_15.C2" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.15" source="//@componentInstance.11/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.41" destination="//@componentInstance.15/@featureInstance.15">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.102"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.CQ -> Compcoda1_4_16.D2" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.22" source="//@componentInstance.11/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.41" destination="//@componentInstance.16/@featureInstance.22">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.126"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.CQ -> Compgrant_3_20.AX" complete="true" kind="portConnection" destination="//@componentInstance.20/@featureInstance.6" source="//@componentInstance.11/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.41" destination="//@componentInstance.20/@featureInstance.6">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.182"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.D -> Compcoda0_4_11.C2" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.15" source="//@componentInstance.11/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.42" destination="//@componentInstance.11/@featureInstance.15">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.27"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.D -> Compcoda2_3_14.A4" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.3" source="//@componentInstance.11/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.42" destination="//@componentInstance.14/@featureInstance.3">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.71"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.D -> Compcoda2_3_14.B3" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.9" source="//@componentInstance.11/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.42" destination="//@componentInstance.14/@featureInstance.9">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.76"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.D -> Compcoda2_3_14.C5" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.18" source="//@componentInstance.11/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.42" destination="//@componentInstance.14/@featureInstance.18">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.84"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.D -> Compcoda1_4_16.A3" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.2" source="//@componentInstance.11/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.42" destination="//@componentInstance.16/@featureInstance.2">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.109"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.D -> Compcoda1_4_16.B1" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.7" source="//@componentInstance.11/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.42" destination="//@componentInstance.16/@featureInstance.7">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.113"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.D -> Compcoda1_4_16.C1" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.14" source="//@componentInstance.11/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.42" destination="//@componentInstance.16/@featureInstance.14">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.119"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.D -> Compcoda1_4_16.D4" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.24" source="//@componentInstance.11/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.42" destination="//@componentInstance.16/@featureInstance.24">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.128"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.D -> Compgrant_3_20.CE" complete="true" kind="portConnection" destination="//@componentInstance.20/@featureInstance.29" source="//@componentInstance.11/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.42" destination="//@componentInstance.20/@featureInstance.29">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.187"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.D -> Compcoda0_1_21.A6" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.5" source="//@componentInstance.11/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.42" destination="//@componentInstance.21/@featureInstance.5">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.194"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.D -> Compcoda0_1_21.C4" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.17" source="//@componentInstance.11/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.42" destination="//@componentInstance.21/@featureInstance.17">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.201"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_4_11.D -> Compcoda2_4_22.B4" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.10" source="//@componentInstance.11/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.11/@featureInstance.42" destination="//@componentInstance.22/@featureInstance.10">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.220"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda3_4_12.AQ -> Compcoda3_4_12.A4" complete="true" kind="portConnection" destination="//@componentInstance.12/@featureInstance.3" source="//@componentInstance.12/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.12/@featureInstance.35" destination="//@componentInstance.12/@featureInstance.3">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.41"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda3_4_12.AQ -> Compcoda2_4_22.B3" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.9" source="//@componentInstance.12/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.12/@featureInstance.35" destination="//@componentInstance.22/@featureInstance.9">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.219"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda3_4_12.B -> Compcoda3_4_12.A5" complete="true" kind="portConnection" destination="//@componentInstance.12/@featureInstance.4" source="//@componentInstance.12/@featureInstance.36">
    <connectionReference context="/" source="//@componentInstance.12/@featureInstance.36" destination="//@componentInstance.12/@featureInstance.4">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.42"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda3_4_12.B -> Compcoda3_3_13.B6" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.12" source="//@componentInstance.12/@featureInstance.36">
    <connectionReference context="/" source="//@componentInstance.12/@featureInstance.36" destination="//@componentInstance.13/@featureInstance.12">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.55"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda3_4_12.B -> Compcoda3_3_13.C6" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.19" source="//@componentInstance.12/@featureInstance.36">
    <connectionReference context="/" source="//@componentInstance.12/@featureInstance.36" destination="//@componentInstance.13/@featureInstance.19">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.60"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda3_4_12.B -> Compcoda3_3_13.D6" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.26" source="//@componentInstance.12/@featureInstance.36">
    <connectionReference context="/" source="//@componentInstance.12/@featureInstance.36" destination="//@componentInstance.13/@featureInstance.26">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.65"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda3_3_13.BQ -> Compcoda3_3_13.B4" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.10" source="//@componentInstance.13/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.13/@featureInstance.38" destination="//@componentInstance.13/@featureInstance.10">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.53"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda3_3_13.BQ -> Compcoda2_3_14.A3" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.2" source="//@componentInstance.13/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.13/@featureInstance.38" destination="//@componentInstance.14/@featureInstance.2">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.70"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda3_3_13.CQ -> Compcoda3_3_13.C4" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.17" source="//@componentInstance.13/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.13/@featureInstance.41" destination="//@componentInstance.13/@featureInstance.17">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.58"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda3_3_13.CQ -> Compcoda2_3_14.B1" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.7" source="//@componentInstance.13/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.13/@featureInstance.41" destination="//@componentInstance.14/@featureInstance.7">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.74"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda3_3_13.DQ -> Compcoda3_3_13.D2" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.22" source="//@componentInstance.13/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.13/@featureInstance.44" destination="//@componentInstance.13/@featureInstance.22">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.61"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda3_3_13.DQ -> Compcoda2_3_14.C2" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.15" source="//@componentInstance.13/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.13/@featureInstance.44" destination="//@componentInstance.14/@featureInstance.15">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.81"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_3_14.AQ -> Compcoda3_3_13.B2" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.8" source="//@componentInstance.14/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.14/@featureInstance.35" destination="//@componentInstance.13/@featureInstance.8">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.51"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_3_14.AQ -> Compcoda2_3_14.A1" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.0" source="//@componentInstance.14/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.14/@featureInstance.35" destination="//@componentInstance.14/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.68"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_3_14.AQ -> Compcoda1_4_16.A2" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.1" source="//@componentInstance.14/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.14/@featureInstance.35" destination="//@componentInstance.16/@featureInstance.1">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.108"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_3_14.BQ -> Compcoda3_3_13.C1" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.14" source="//@componentInstance.14/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.14/@featureInstance.38" destination="//@componentInstance.13/@featureInstance.14">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.56"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_3_14.BQ -> Compcoda2_3_14.B4" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.10" source="//@componentInstance.14/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.14/@featureInstance.38" destination="//@componentInstance.14/@featureInstance.10">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.77"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_3_14.BQ -> Compcoda1_4_16.B3" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.9" source="//@componentInstance.14/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.14/@featureInstance.38" destination="//@componentInstance.16/@featureInstance.9">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.115"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_3_14.CQ -> Compcoda3_3_13.D5" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.25" source="//@componentInstance.14/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.14/@featureInstance.41" destination="//@componentInstance.13/@featureInstance.25">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.64"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_3_14.CQ -> Compcoda2_3_14.C4" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.17" source="//@componentInstance.14/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.14/@featureInstance.41" destination="//@componentInstance.14/@featureInstance.17">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.83"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_3_14.CQ -> Compcoda1_4_16.C5" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.18" source="//@componentInstance.14/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.14/@featureInstance.41" destination="//@componentInstance.16/@featureInstance.18">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.123"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_3_14.D -> Compcoda0_4_11.A5" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.4" source="//@componentInstance.14/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.14/@featureInstance.42" destination="//@componentInstance.11/@featureInstance.4">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.19"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="CompN16_15.A -> Compcoda0_4_11.B5" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.11" source="//@componentInstance.15/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.15/@featureInstance.33" destination="//@componentInstance.11/@featureInstance.11">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.25"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="CompN16_15.B -> Compcoda0_4_11.C6" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.19" source="//@componentInstance.15/@featureInstance.36">
    <connectionReference context="/" source="//@componentInstance.15/@featureInstance.36" destination="//@componentInstance.11/@featureInstance.19">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.31"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="CompN16_15.C -> CompN16_15.B5" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.11" source="//@componentInstance.15/@featureInstance.39">
    <connectionReference context="/" source="//@componentInstance.15/@featureInstance.39" destination="//@componentInstance.15/@featureInstance.11">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.100"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda1_4_16.AQ -> Compcoda2_3_14.A2" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.1" source="//@componentInstance.16/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.16/@featureInstance.35" destination="//@componentInstance.14/@featureInstance.1">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.69"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda1_4_16.AQ -> Compcoda1_4_16.A4" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.3" source="//@componentInstance.16/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.16/@featureInstance.35" destination="//@componentInstance.16/@featureInstance.3">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.110"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda1_4_16.AQ -> Compcoda0_1_21.C2" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.15" source="//@componentInstance.16/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.16/@featureInstance.35" destination="//@componentInstance.21/@featureInstance.15">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.199"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda1_4_16.BQ -> Compcoda2_3_14.B2" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.8" source="//@componentInstance.16/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.16/@featureInstance.38" destination="//@componentInstance.14/@featureInstance.8">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.75"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda1_4_16.BQ -> Compcoda1_4_16.B4" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.10" source="//@componentInstance.16/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.16/@featureInstance.38" destination="//@componentInstance.16/@featureInstance.10">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.116"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda1_4_16.BQ -> Compcoda0_1_21.A2" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.1" source="//@componentInstance.16/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.16/@featureInstance.38" destination="//@componentInstance.21/@featureInstance.1">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.190"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda1_4_16.CQ -> Compcoda0_4_11.A1" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.0" source="//@componentInstance.16/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.16/@featureInstance.41" destination="//@componentInstance.11/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.15"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda1_4_16.CQ -> Compcoda2_3_14.C1" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.14" source="//@componentInstance.16/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.16/@featureInstance.41" destination="//@componentInstance.14/@featureInstance.14">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.80"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda1_4_16.CQ -> Compcoda1_4_16.C4" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.17" source="//@componentInstance.16/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.16/@featureInstance.41" destination="//@componentInstance.16/@featureInstance.17">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.122"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda1_4_16.DQ -> Compcoda0_4_11.C3" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.16" source="//@componentInstance.16/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.16/@featureInstance.44" destination="//@componentInstance.11/@featureInstance.16">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.28"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda1_4_16.DQ -> Compcoda1_4_16.D5" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.25" source="//@componentInstance.16/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.16/@featureInstance.44" destination="//@componentInstance.16/@featureInstance.25">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.129"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda1_4_16.DQ -> Compcoda2_4_22.B1" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.7" source="//@componentInstance.16/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.16/@featureInstance.44" destination="//@componentInstance.22/@featureInstance.7">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.217"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compgrant_o_3_17.A -> Compcoda0_4_11.B3" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.9" source="//@componentInstance.17/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.17/@featureInstance.33" destination="//@componentInstance.11/@featureInstance.9">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.23"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compgrant_o_3_17.AQ -> Compgrant_o_0_4.O" complete="true" kind="portConnection" destination="//@componentInstance.4/@featureInstance.0" source="//@componentInstance.17/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.17/@featureInstance.35" destination="//@componentInstance.4/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.5"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compgrant_o_3_17.B -> Compcoda0_1_21.A4" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.3" source="//@componentInstance.17/@featureInstance.36">
    <connectionReference context="/" source="//@componentInstance.17/@featureInstance.36" destination="//@componentInstance.21/@featureInstance.3">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.192"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compgrant_o_3_17.BQ -> Compgrant_o_1_5.O" complete="true" kind="portConnection" destination="//@componentInstance.5/@featureInstance.0" source="//@componentInstance.17/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.17/@featureInstance.38" destination="//@componentInstance.5/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.7"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compgrant_o_3_17.CQ -> Compgrant_o_2_6.O" complete="true" kind="portConnection" destination="//@componentInstance.6/@featureInstance.0" source="//@componentInstance.17/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.17/@featureInstance.41" destination="//@componentInstance.6/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.9"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compgrant_o_3_17.DQ -> Compgrant_o_3_7.O" complete="true" kind="portConnection" destination="//@componentInstance.7/@featureInstance.0" source="//@componentInstance.17/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.17/@featureInstance.44" destination="//@componentInstance.7/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.11"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.A -> Compcoda0_4_11.B4" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.10" source="//@componentInstance.18/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.33" destination="//@componentInstance.11/@featureInstance.10">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.24"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.A -> Compcoda3_4_12.A6" complete="true" kind="portConnection" destination="//@componentInstance.12/@featureInstance.5" source="//@componentInstance.18/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.33" destination="//@componentInstance.12/@featureInstance.5">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.43"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.A -> Compcoda3_3_13.B5" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.11" source="//@componentInstance.18/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.33" destination="//@componentInstance.13/@featureInstance.11">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.54"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.A -> Compcoda3_3_13.C5" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.18" source="//@componentInstance.18/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.33" destination="//@componentInstance.13/@featureInstance.18">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.59"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.A -> Compcoda3_3_13.D4" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.24" source="//@componentInstance.18/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.33" destination="//@componentInstance.13/@featureInstance.24">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.63"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.A -> Compcoda0_1_21.B5" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.11" source="//@componentInstance.18/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.33" destination="//@componentInstance.21/@featureInstance.11">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.197"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.A -> Compcoda2_4_22.A5" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.4" source="//@componentInstance.18/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.33" destination="//@componentInstance.22/@featureInstance.4">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.215"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compcoda0_4_11.A3" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.2" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.11/@featureInstance.2">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.17"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compcoda0_4_11.B2" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.8" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.11/@featureInstance.8">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.22"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compcoda3_4_12.A3" complete="true" kind="portConnection" destination="//@componentInstance.12/@featureInstance.2" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.12/@featureInstance.2">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.40"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compcoda3_3_13.B3" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.9" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.13/@featureInstance.9">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.52"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compcoda3_3_13.C3" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.16" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.13/@featureInstance.16">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.57"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compcoda3_3_13.D3" complete="true" kind="portConnection" destination="//@componentInstance.13/@featureInstance.23" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.13/@featureInstance.23">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.62"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> CompN16_15.B3" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.9" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.15/@featureInstance.9">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.98"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compgrant_o_3_17.B4" complete="true" kind="portConnection" destination="//@componentInstance.17/@featureInstance.10" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.17/@featureInstance.10">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.137"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compgrant_o_3_17.CE" complete="true" kind="portConnection" destination="//@componentInstance.17/@featureInstance.29" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.17/@featureInstance.29">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.145"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compstato_FSM_FFd3_18.B6" complete="true" kind="portConnection" destination="//@componentInstance.18/@featureInstance.12" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.18/@featureInstance.12">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.153"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compstato_FSM_FFd3_18.DX" complete="true" kind="portConnection" destination="//@componentInstance.18/@featureInstance.27" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.18/@featureInstance.27">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.155"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compfu4_19.B3" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.9" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.19/@featureInstance.9">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.160"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compfu4_19.CE" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.29" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.19/@featureInstance.29">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.180"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compcoda0_1_21.B3" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.9" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.21/@featureInstance.9">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.195"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compcoda0_1_21.D3" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.23" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.21/@featureInstance.23">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.206"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compcoda2_4_22.A3" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.2" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.22/@featureInstance.2">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.213"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compcoda2_4_22.C5" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.18" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.22/@featureInstance.18">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.225"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compru4_23.A5" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.4" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.23/@featureInstance.4">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.236"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compru4_23.B5" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.11" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.23/@featureInstance.11">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.241"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compru4_23.C2" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.15" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.23/@featureInstance.15">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.244"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.BQ -> Compru4_23.D3" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.23" source="//@componentInstance.18/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.38" destination="//@componentInstance.23/@featureInstance.23">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.249"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.CQ -> Compstato_FSM_FFd3_18.A2" complete="true" kind="portConnection" destination="//@componentInstance.18/@featureInstance.1" source="//@componentInstance.18/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.41" destination="//@componentInstance.18/@featureInstance.1">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.148"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.CQ -> Compru4_23.A6" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.5" source="//@componentInstance.18/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.41" destination="//@componentInstance.23/@featureInstance.5">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.237"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.CQ -> Compru4_23.B6" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.12" source="//@componentInstance.18/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.41" destination="//@componentInstance.23/@featureInstance.12">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.242"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.CQ -> Compru4_23.C3" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.16" source="//@componentInstance.18/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.41" destination="//@componentInstance.23/@featureInstance.16">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.245"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.CQ -> Compru4_23.D5" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.25" source="//@componentInstance.18/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.41" destination="//@componentInstance.23/@featureInstance.25">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.251"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.DQ -> Compcoda0_4_11.A2" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.1" source="//@componentInstance.18/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.44" destination="//@componentInstance.11/@featureInstance.1">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.16"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.DQ -> Compcoda0_4_11.D6" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.26" source="//@componentInstance.18/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.44" destination="//@componentInstance.11/@featureInstance.26">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.36"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.DQ -> Compstato_FSM_FFd3_18.A1" complete="true" kind="portConnection" destination="//@componentInstance.18/@featureInstance.0" source="//@componentInstance.18/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.44" destination="//@componentInstance.18/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.147"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.DQ -> Compru4_23.A3" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.2" source="//@componentInstance.18/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.44" destination="//@componentInstance.23/@featureInstance.2">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.234"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.DQ -> Compru4_23.B3" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.9" source="//@componentInstance.18/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.44" destination="//@componentInstance.23/@featureInstance.9">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.239"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.DQ -> Compru4_23.C5" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.18" source="//@componentInstance.18/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.44" destination="//@componentInstance.23/@featureInstance.18">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.247"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compstato_FSM_FFd3_18.DQ -> Compru4_23.D6" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.26" source="//@componentInstance.18/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.18/@featureInstance.44" destination="//@componentInstance.23/@featureInstance.26">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.252"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.AQ -> Compcoda0_4_11.A4" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.3" source="//@componentInstance.19/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.35" destination="//@componentInstance.11/@featureInstance.3">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.18"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.AQ -> Compcoda0_4_11.D5" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.25" source="//@componentInstance.19/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.35" destination="//@componentInstance.11/@featureInstance.25">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.35"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.AQ -> Compcoda3_4_12.B4" complete="true" kind="portConnection" destination="//@componentInstance.12/@featureInstance.10" source="//@componentInstance.19/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.35" destination="//@componentInstance.12/@featureInstance.10">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.46"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.AQ -> Compstato_FSM_FFd3_18.A6" complete="true" kind="portConnection" destination="//@componentInstance.18/@featureInstance.5" source="//@componentInstance.19/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.35" destination="//@componentInstance.18/@featureInstance.5">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.152"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.AQ -> Compcoda0_1_21.B4" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.10" source="//@componentInstance.19/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.35" destination="//@componentInstance.21/@featureInstance.10">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.196"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.AQ -> Compcoda0_1_21.D4" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.24" source="//@componentInstance.19/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.35" destination="//@componentInstance.21/@featureInstance.24">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.207"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.AQ -> Compcoda2_4_22.A4" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.3" source="//@componentInstance.19/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.35" destination="//@componentInstance.22/@featureInstance.3">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.214"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.B -> Compcoda0_1_21.C6" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.19" source="//@componentInstance.19/@featureInstance.36">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.36" destination="//@componentInstance.21/@featureInstance.19">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.203"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.BQ -> Compcoda0_4_11.D1" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.21" source="//@componentInstance.19/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.38" destination="//@componentInstance.11/@featureInstance.21">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.32"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.BQ -> Compcoda3_4_12.B6" complete="true" kind="portConnection" destination="//@componentInstance.12/@featureInstance.12" source="//@componentInstance.19/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.38" destination="//@componentInstance.12/@featureInstance.12">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.48"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.BQ -> Compcoda2_3_14.D6" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.26" source="//@componentInstance.19/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.38" destination="//@componentInstance.14/@featureInstance.26">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.88"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.BQ -> CompN16_15.B4" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.10" source="//@componentInstance.19/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.38" destination="//@componentInstance.15/@featureInstance.10">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.99"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.BQ -> Compgrant_o_3_17.A6" complete="true" kind="portConnection" destination="//@componentInstance.17/@featureInstance.5" source="//@componentInstance.19/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.38" destination="//@componentInstance.17/@featureInstance.5">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.135"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.BQ -> Compgrant_o_3_17.B6" complete="true" kind="portConnection" destination="//@componentInstance.17/@featureInstance.12" source="//@componentInstance.19/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.38" destination="//@componentInstance.17/@featureInstance.12">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.139"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.BQ -> Compstato_FSM_FFd3_18.A4" complete="true" kind="portConnection" destination="//@componentInstance.18/@featureInstance.3" source="//@componentInstance.19/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.38" destination="//@componentInstance.18/@featureInstance.3">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.150"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.BQ -> Compfu4_19.B4" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.10" source="//@componentInstance.19/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.38" destination="//@componentInstance.19/@featureInstance.10">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.161"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.BQ -> Compfu4_19.D2" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.22" source="//@componentInstance.19/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.38" destination="//@componentInstance.19/@featureInstance.22">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.170"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.BQ -> Compcoda0_1_21.D2" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.22" source="//@componentInstance.19/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.38" destination="//@componentInstance.21/@featureInstance.22">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.205"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.C -> Compfu4_19.B5" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.11" source="//@componentInstance.19/@featureInstance.39">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.39" destination="//@componentInstance.19/@featureInstance.11">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.162"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.CQ -> Compcoda0_4_11.D4" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.24" source="//@componentInstance.19/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.41" destination="//@componentInstance.11/@featureInstance.24">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.34"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.CQ -> Compcoda2_3_14.D5" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.25" source="//@componentInstance.19/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.41" destination="//@componentInstance.14/@featureInstance.25">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.87"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.CQ -> CompN16_15.A6" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.5" source="//@componentInstance.19/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.41" destination="//@componentInstance.15/@featureInstance.5">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.95"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.CQ -> CompN16_15.C3" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.16" source="//@componentInstance.19/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.41" destination="//@componentInstance.15/@featureInstance.16">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.103"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.CQ -> Compstato_FSM_FFd3_18.A3" complete="true" kind="portConnection" destination="//@componentInstance.18/@featureInstance.2" source="//@componentInstance.19/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.41" destination="//@componentInstance.18/@featureInstance.2">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.149"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.CQ -> Compfu4_19.C4" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.17" source="//@componentInstance.19/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.41" destination="//@componentInstance.19/@featureInstance.17">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.166"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.CQ -> Compfu4_19.D5" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.25" source="//@componentInstance.19/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.41" destination="//@componentInstance.19/@featureInstance.25">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.173"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.CQ -> Compcoda2_4_22.D3" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.23" source="//@componentInstance.19/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.41" destination="//@componentInstance.22/@featureInstance.23">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.227"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.D -> Compcoda2_4_22.A6" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.5" source="//@componentInstance.19/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.42" destination="//@componentInstance.22/@featureInstance.5">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.216"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.DQ -> Compcoda0_4_11.D3" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.23" source="//@componentInstance.19/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.44" destination="//@componentInstance.11/@featureInstance.23">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.33"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.DQ -> Compcoda2_3_14.D4" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.24" source="//@componentInstance.19/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.44" destination="//@componentInstance.14/@featureInstance.24">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.86"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.DQ -> CompN16_15.A4" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.3" source="//@componentInstance.19/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.44" destination="//@componentInstance.15/@featureInstance.3">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.93"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.DQ -> CompN16_15.C5" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.18" source="//@componentInstance.19/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.44" destination="//@componentInstance.15/@featureInstance.18">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.105"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.DQ -> Compstato_FSM_FFd3_18.A5" complete="true" kind="portConnection" destination="//@componentInstance.18/@featureInstance.4" source="//@componentInstance.19/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.44" destination="//@componentInstance.18/@featureInstance.4">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.151"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.DQ -> Compfu4_19.C2" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.15" source="//@componentInstance.19/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.44" destination="//@componentInstance.19/@featureInstance.15">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.164"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.DQ -> Compfu4_19.D4" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.24" source="//@componentInstance.19/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.44" destination="//@componentInstance.19/@featureInstance.24">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.172"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compfu4_19.DQ -> Compcoda2_4_22.D5" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.25" source="//@componentInstance.19/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.19/@featureInstance.44" destination="//@componentInstance.22/@featureInstance.25">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.229"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compgrant_3_20.AQ -> Compgrant_o_3_17.AX" complete="true" kind="portConnection" destination="//@componentInstance.17/@featureInstance.6" source="//@componentInstance.20/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.20/@featureInstance.35" destination="//@componentInstance.17/@featureInstance.6">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.140"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compgrant_3_20.B -> Compstato_FSM_FFd3_18.CX" complete="true" kind="portConnection" destination="//@componentInstance.18/@featureInstance.20" source="//@componentInstance.20/@featureInstance.36">
    <connectionReference context="/" source="//@componentInstance.20/@featureInstance.36" destination="//@componentInstance.18/@featureInstance.20">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.154"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compgrant_3_20.BQ -> Compgrant_o_3_17.BX" complete="true" kind="portConnection" destination="//@componentInstance.17/@featureInstance.13" source="//@componentInstance.20/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.20/@featureInstance.38" destination="//@componentInstance.17/@featureInstance.13">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.141"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compgrant_3_20.CQ -> Compgrant_o_3_17.CX" complete="true" kind="portConnection" destination="//@componentInstance.17/@featureInstance.20" source="//@componentInstance.20/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.20/@featureInstance.41" destination="//@componentInstance.17/@featureInstance.20">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.142"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compgrant_3_20.DQ -> Compgrant_o_3_17.DX" complete="true" kind="portConnection" destination="//@componentInstance.17/@featureInstance.27" source="//@componentInstance.20/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.20/@featureInstance.44" destination="//@componentInstance.17/@featureInstance.27">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.143"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.AQ -> Compcoda1_4_16.B2" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.8" source="//@componentInstance.21/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.35" destination="//@componentInstance.16/@featureInstance.8">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.114"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.AQ -> Compgrant_3_20.CX" complete="true" kind="portConnection" destination="//@componentInstance.20/@featureInstance.20" source="//@componentInstance.21/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.35" destination="//@componentInstance.20/@featureInstance.20">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.184"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.AQ -> Compcoda0_1_21.A1" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.0" source="//@componentInstance.21/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.35" destination="//@componentInstance.21/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.189"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.B -> Compcoda0_4_11.C5" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.18" source="//@componentInstance.21/@featureInstance.36">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.36" destination="//@componentInstance.11/@featureInstance.18">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.30"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.B -> Compcoda0_1_21.A5" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.4" source="//@componentInstance.21/@featureInstance.36">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.36" destination="//@componentInstance.21/@featureInstance.4">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.193"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.B -> Compcoda0_1_21.C5" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.18" source="//@componentInstance.21/@featureInstance.36">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.36" destination="//@componentInstance.21/@featureInstance.18">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.202"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.CQ -> Compcoda1_4_16.A1" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.0" source="//@componentInstance.21/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.41" destination="//@componentInstance.16/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.107"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.CQ -> Compfu4_19.B2" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.8" source="//@componentInstance.21/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.41" destination="//@componentInstance.19/@featureInstance.8">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.159"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.CQ -> Compfu4_19.C5" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.18" source="//@componentInstance.21/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.41" destination="//@componentInstance.19/@featureInstance.18">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.167"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.CQ -> Compgrant_3_20.BX" complete="true" kind="portConnection" destination="//@componentInstance.20/@featureInstance.13" source="//@componentInstance.21/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.41" destination="//@componentInstance.20/@featureInstance.13">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.183"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.CQ -> Compcoda0_1_21.C3" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.16" source="//@componentInstance.21/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.41" destination="//@componentInstance.21/@featureInstance.16">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.200"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.D -> Compcoda2_3_14.A5" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.4" source="//@componentInstance.21/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.42" destination="//@componentInstance.14/@featureInstance.4">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.72"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.D -> Compcoda2_3_14.B5" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.11" source="//@componentInstance.21/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.42" destination="//@componentInstance.14/@featureInstance.11">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.78"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.D -> Compcoda2_3_14.C3" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.16" source="//@componentInstance.21/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.42" destination="//@componentInstance.14/@featureInstance.16">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.82"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.D -> Compcoda1_4_16.A5" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.4" source="//@componentInstance.21/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.42" destination="//@componentInstance.16/@featureInstance.4">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.111"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.D -> Compcoda1_4_16.B5" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.11" source="//@componentInstance.21/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.42" destination="//@componentInstance.16/@featureInstance.11">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.117"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.D -> Compcoda1_4_16.C3" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.16" source="//@componentInstance.21/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.42" destination="//@componentInstance.16/@featureInstance.16">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.121"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.D -> Compcoda1_4_16.D3" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.23" source="//@componentInstance.21/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.42" destination="//@componentInstance.16/@featureInstance.23">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.127"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda0_1_21.D -> Compcoda2_4_22.B5" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.11" source="//@componentInstance.21/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.21/@featureInstance.42" destination="//@componentInstance.22/@featureInstance.11">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.221"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_4_22.A -> Compcoda2_3_14.A6" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.5" source="//@componentInstance.22/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.22/@featureInstance.33" destination="//@componentInstance.14/@featureInstance.5">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.73"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_4_22.A -> Compcoda2_3_14.B6" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.12" source="//@componentInstance.22/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.22/@featureInstance.33" destination="//@componentInstance.14/@featureInstance.12">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.79"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_4_22.A -> Compcoda2_3_14.C6" complete="true" kind="portConnection" destination="//@componentInstance.14/@featureInstance.19" source="//@componentInstance.22/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.22/@featureInstance.33" destination="//@componentInstance.14/@featureInstance.19">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.85"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_4_22.A -> Compcoda1_4_16.A6" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.5" source="//@componentInstance.22/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.22/@featureInstance.33" destination="//@componentInstance.16/@featureInstance.5">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.112"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_4_22.A -> Compcoda1_4_16.B6" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.12" source="//@componentInstance.22/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.22/@featureInstance.33" destination="//@componentInstance.16/@featureInstance.12">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.118"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_4_22.A -> Compcoda1_4_16.C6" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.19" source="//@componentInstance.22/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.22/@featureInstance.33" destination="//@componentInstance.16/@featureInstance.19">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.124"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_4_22.A -> Compcoda1_4_16.D6" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.26" source="//@componentInstance.22/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.22/@featureInstance.33" destination="//@componentInstance.16/@featureInstance.26">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.130"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_4_22.A -> Compcoda2_4_22.B6" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.12" source="//@componentInstance.22/@featureInstance.33">
    <connectionReference context="/" source="//@componentInstance.22/@featureInstance.33" destination="//@componentInstance.22/@featureInstance.12">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.222"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_4_22.BQ -> Compcoda3_4_12.A2" complete="true" kind="portConnection" destination="//@componentInstance.12/@featureInstance.1" source="//@componentInstance.22/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.22/@featureInstance.38" destination="//@componentInstance.12/@featureInstance.1">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.39"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_4_22.BQ -> Compcoda1_4_16.D1" complete="true" kind="portConnection" destination="//@componentInstance.16/@featureInstance.21" source="//@componentInstance.22/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.22/@featureInstance.38" destination="//@componentInstance.16/@featureInstance.21">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.125"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_4_22.BQ -> Compcoda2_4_22.B2" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.8" source="//@componentInstance.22/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.22/@featureInstance.38" destination="//@componentInstance.22/@featureInstance.8">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.218"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_4_22.C -> Compcoda0_1_21.A3" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.2" source="//@componentInstance.22/@featureInstance.39">
    <connectionReference context="/" source="//@componentInstance.22/@featureInstance.39" destination="//@componentInstance.21/@featureInstance.2">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.191"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_4_22.D -> Compcoda3_4_12.B5" complete="true" kind="portConnection" destination="//@componentInstance.12/@featureInstance.11" source="//@componentInstance.22/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.22/@featureInstance.42" destination="//@componentInstance.12/@featureInstance.11">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.47"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_4_22.D -> Compcoda0_1_21.D6" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.26" source="//@componentInstance.22/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.22/@featureInstance.42" destination="//@componentInstance.21/@featureInstance.26">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.209"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compcoda2_4_22.D -> Compcoda2_4_22.C6" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.19" source="//@componentInstance.22/@featureInstance.42">
    <connectionReference context="/" source="//@componentInstance.22/@featureInstance.42" destination="//@componentInstance.22/@featureInstance.19">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.226"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.AQ -> Compcoda0_4_11.A6" complete="true" kind="portConnection" destination="//@componentInstance.11/@featureInstance.5" source="//@componentInstance.23/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.35" destination="//@componentInstance.11/@featureInstance.5">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.20"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.AQ -> Compcoda3_4_12.B1" complete="true" kind="portConnection" destination="//@componentInstance.12/@featureInstance.7" source="//@componentInstance.23/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.35" destination="//@componentInstance.12/@featureInstance.7">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.44"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.AQ -> CompN16_15.B6" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.12" source="//@componentInstance.23/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.35" destination="//@componentInstance.15/@featureInstance.12">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.101"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.AQ -> Compgrant_o_3_17.A4" complete="true" kind="portConnection" destination="//@componentInstance.17/@featureInstance.3" source="//@componentInstance.23/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.35" destination="//@componentInstance.17/@featureInstance.3">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.133"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.AQ -> Compgrant_o_3_17.B5" complete="true" kind="portConnection" destination="//@componentInstance.17/@featureInstance.11" source="//@componentInstance.23/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.35" destination="//@componentInstance.17/@featureInstance.11">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.138"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.AQ -> Compfu4_19.B6" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.12" source="//@componentInstance.23/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.35" destination="//@componentInstance.19/@featureInstance.12">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.163"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.AQ -> Compfu4_19.AX" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.6" source="//@componentInstance.23/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.35" destination="//@componentInstance.19/@featureInstance.6">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.175"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.AQ -> Compcoda0_1_21.B6" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.12" source="//@componentInstance.23/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.35" destination="//@componentInstance.21/@featureInstance.12">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.198"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.AQ -> Compcoda0_1_21.D1" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.21" source="//@componentInstance.23/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.35" destination="//@componentInstance.21/@featureInstance.21">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.204"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.AQ -> Compcoda2_4_22.A1" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.0" source="//@componentInstance.23/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.35" destination="//@componentInstance.22/@featureInstance.0">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.212"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.AQ -> Compcoda2_4_22.C4" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.17" source="//@componentInstance.23/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.35" destination="//@componentInstance.22/@featureInstance.17">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.224"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.AQ -> Compru4_23.A4" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.3" source="//@componentInstance.23/@featureInstance.35">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.35" destination="//@componentInstance.23/@featureInstance.3">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.235"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.BQ -> Compcoda3_4_12.B3" complete="true" kind="portConnection" destination="//@componentInstance.12/@featureInstance.9" source="//@componentInstance.23/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.38" destination="//@componentInstance.12/@featureInstance.9">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.45"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.BQ -> CompN16_15.A3" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.2" source="//@componentInstance.23/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.38" destination="//@componentInstance.15/@featureInstance.2">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.92"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.BQ -> CompN16_15.B1" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.7" source="//@componentInstance.23/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.38" destination="//@componentInstance.15/@featureInstance.7">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.96"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.BQ -> Compgrant_o_3_17.A5" complete="true" kind="portConnection" destination="//@componentInstance.17/@featureInstance.4" source="//@componentInstance.23/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.38" destination="//@componentInstance.17/@featureInstance.4">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.134"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.BQ -> Compgrant_o_3_17.B3" complete="true" kind="portConnection" destination="//@componentInstance.17/@featureInstance.9" source="//@componentInstance.23/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.38" destination="//@componentInstance.17/@featureInstance.9">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.136"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.BQ -> Compfu4_19.B1" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.7" source="//@componentInstance.23/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.38" destination="//@componentInstance.19/@featureInstance.7">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.158"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.BQ -> Compfu4_19.D1" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.21" source="//@componentInstance.23/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.38" destination="//@componentInstance.19/@featureInstance.21">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.169"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.BQ -> Compfu4_19.BX" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.13" source="//@componentInstance.23/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.38" destination="//@componentInstance.19/@featureInstance.13">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.176"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.BQ -> Compcoda0_1_21.D5" complete="true" kind="portConnection" destination="//@componentInstance.21/@featureInstance.25" source="//@componentInstance.23/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.38" destination="//@componentInstance.21/@featureInstance.25">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.208"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.BQ -> Compcoda2_4_22.C1" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.14" source="//@componentInstance.23/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.38" destination="//@componentInstance.22/@featureInstance.14">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.223"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.BQ -> Compru4_23.B4" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.10" source="//@componentInstance.23/@featureInstance.38">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.38" destination="//@componentInstance.23/@featureInstance.10">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.240"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.CQ -> CompN16_15.A5" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.4" source="//@componentInstance.23/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.41" destination="//@componentInstance.15/@featureInstance.4">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.94"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.CQ -> CompN16_15.C6" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.19" source="//@componentInstance.23/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.41" destination="//@componentInstance.15/@featureInstance.19">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.106"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.CQ -> Compfu4_19.C6" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.19" source="//@componentInstance.23/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.41" destination="//@componentInstance.19/@featureInstance.19">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.168"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.CQ -> Compfu4_19.D6" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.26" source="//@componentInstance.23/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.41" destination="//@componentInstance.19/@featureInstance.26">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.174"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.CQ -> Compfu4_19.CX" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.20" source="//@componentInstance.23/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.41" destination="//@componentInstance.19/@featureInstance.20">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.177"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.CQ -> Compcoda2_4_22.D4" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.24" source="//@componentInstance.23/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.41" destination="//@componentInstance.22/@featureInstance.24">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.228"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.CQ -> Compru4_23.C4" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.17" source="//@componentInstance.23/@featureInstance.41">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.41" destination="//@componentInstance.23/@featureInstance.17">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.246"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.DQ -> CompN16_15.A2" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.1" source="//@componentInstance.23/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.44" destination="//@componentInstance.15/@featureInstance.1">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.91"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.DQ -> CompN16_15.C4" complete="true" kind="portConnection" destination="//@componentInstance.15/@featureInstance.17" source="//@componentInstance.23/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.44" destination="//@componentInstance.15/@featureInstance.17">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.104"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.DQ -> Compfu4_19.C3" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.16" source="//@componentInstance.23/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.44" destination="//@componentInstance.19/@featureInstance.16">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.165"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.DQ -> Compfu4_19.D3" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.23" source="//@componentInstance.23/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.44" destination="//@componentInstance.19/@featureInstance.23">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.171"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.DQ -> Compfu4_19.DX" complete="true" kind="portConnection" destination="//@componentInstance.19/@featureInstance.27" source="//@componentInstance.23/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.44" destination="//@componentInstance.19/@featureInstance.27">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.178"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.DQ -> Compcoda2_4_22.D6" complete="true" kind="portConnection" destination="//@componentInstance.22/@featureInstance.26" source="//@componentInstance.23/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.44" destination="//@componentInstance.22/@featureInstance.26">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.230"/>
    </connectionReference>
  </connectionInstance>
  <connectionInstance name="Compru4_23.DQ -> Compru4_23.D4" complete="true" kind="portConnection" destination="//@componentInstance.23/@featureInstance.24" source="//@componentInstance.23/@featureInstance.44">
    <connectionReference context="/" source="//@componentInstance.23/@featureInstance.44" destination="//@componentInstance.23/@featureInstance.24">
      <connection xsi:type="aadl2:PortConnection" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#/0/@ownedPublicSection/@ownedClassifier.1/@ownedPortConnection.250"/>
    </connectionReference>
  </connectionInstance>
  <classifier xsi:type="aadl2:SystemImplementation" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#b03_aadl_system.b03_Top_system.imp"/>
  <systemOperationMode name="No Modes"/>
  <componentImplementation xsi:type="aadl2:SystemImplementation" href="../../github/XDL-to-AADL-Open-Tool/AADL_Gen/b03_aadl_system.aadl#b03_aadl_system.b03_Top_system.imp"/>
</instance:SystemInstance>
