// Seed: 2893205195
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire  id_6;
  logic id_7;
  ;
endmodule
module module_0 #(
    parameter id_4 = 32'd63
) (
    input supply1 id_0,
    output tri0 id_1,
    input supply0 module_1,
    input wire id_3,
    input wire _id_4,
    output uwire id_5
);
  assign id_5 = 1 == -1;
  parameter id_7 = 1;
  logic [-1  ==  1 : id_4  ==  -1] id_8 = id_3;
  assign id_1 = id_7;
  wire [-1 : -1 'b0] id_9;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_9,
      id_7,
      id_8
  );
endmodule
