[01/21 12:15:44      0s] 
[01/21 12:15:44      0s] Cadence Innovus(TM) Implementation System.
[01/21 12:15:44      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/21 12:15:44      0s] 
[01/21 12:15:44      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[01/21 12:15:44      0s] Options:	
[01/21 12:15:44      0s] Date:		Wed Jan 21 12:15:44 2026
[01/21 12:15:44      0s] Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
[01/21 12:15:44      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[01/21 12:15:44      0s] 
[01/21 12:15:44      0s] License:
[01/21 12:15:44      0s] 		[12:15:44.438665] Configured Lic search path (21.01-s002): 5280@192.100.9.133

[01/21 12:15:45      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/21 12:15:45      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/21 12:16:01     11s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[01/21 12:16:04     13s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[01/21 12:16:04     13s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[01/21 12:16:04     13s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[01/21 12:16:04     13s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[01/21 12:16:04     13s] @(#)CDS: CPE v21.15-s076
[01/21 12:16:04     13s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[01/21 12:16:04     13s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[01/21 12:16:04     13s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/21 12:16:04     13s] @(#)CDS: RCDB 11.15.0
[01/21 12:16:04     13s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[01/21 12:16:04     13s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[01/21 12:16:04     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_12129_ra01_shadab_YQ3UJh.

[01/21 12:16:04     13s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[01/21 12:16:07     15s] <CMD> getVersion
[01/21 12:16:07     15s] Sourcing startup file /home/shadab/.cadence/innovus/gui.color.tcl
[01/21 12:16:07     15s] <CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/21 12:16:07     15s] <CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
[01/21 12:16:07     15s] <CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
[01/21 12:16:07     15s] <CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
[01/21 12:16:07     15s] <CMD> setLayerPreference bumpFeed -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stippleData 16 16 {0x11 0x11 0x22 0x22 0x44 0x44 0xf8 0xbe 0x19 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x79 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x19 0x19 0x22 0x22 0x44 0x44 0x88 0x88}
[01/21 12:16:07     15s] <CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
[01/21 12:16:07     15s] <CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/21 12:16:07     15s] <CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
[01/21 12:16:07     15s] <CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/21 12:16:07     15s] <CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/21 12:16:07     15s] <CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/21 12:16:07     15s] <CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/21 12:16:07     15s] <CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/21 12:16:07     15s] <CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
[01/21 12:16:07     15s] <CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
[01/21 12:16:07     15s] <CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
[01/21 12:16:07     15s] <CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
[01/21 12:16:07     15s] <CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/21 12:16:07     15s] <CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/21 12:16:07     15s] <CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
[01/21 12:16:07     15s] <CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
[01/21 12:16:07     15s] <CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
[01/21 12:16:07     15s] <CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/21 12:16:07     15s] <CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/21 12:16:07     15s] <CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/21 12:16:07     15s] <CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/21 12:16:07     15s] <CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/21 12:16:07     15s] <CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/21 12:16:07     15s] <CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/21 12:16:07     15s] <CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
[01/21 12:16:07     15s] <CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/21 12:16:07     15s] <CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/21 12:16:07     15s] <CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/21 12:16:07     15s] <CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/21 12:16:07     15s] <CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
[01/21 12:16:07     15s] <CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
[01/21 12:16:07     15s] <CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/21 12:16:07     15s] <CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/21 12:16:07     15s] <CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/21 12:16:07     15s] <CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
[01/21 12:16:07     15s] <CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 1 -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference aggress -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 1 -color #d26c6c -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 1 -color green
[01/21 12:16:07     15s] <CMD> setLayerPreference eol -isVisible 0 -isSelectable 1 -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 1 -color yellow -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 1 -color blue -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference congChan -isVisible 0 -isSelectable 1 -color red -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[01/21 12:16:07     15s] <CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/21 12:16:07     15s] <CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 1 -color white -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 1 -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 1 -color blue -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference gcell -isVisible 0 -isSelectable 1 -color yellow -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[01/21 12:16:07     15s] <CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference lineEndHighGrid -isVisible 0 -isSelectable 1 -color orange -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference lineEndLowGrid -isVisible 0 -isSelectable 1 -color cyan -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 1 -color purple -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 1 -color #58d0ca -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 1 -color white -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/21 12:16:07     15s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 1 -color green -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 1 -color blue -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 1
[01/21 12:16:07     15s] <CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/21 12:16:07     15s] <CMD> setLayerPreference pinText -isVisible 1 -isSelectable 1 -color white -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference portNum -isVisible 0 -isSelectable 1 -color white -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 1
[01/21 12:16:07     15s] <CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 1 -color green -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 1
[01/21 12:16:07     15s] <CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 1 -color brown -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 1 -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference shield -isVisible 1 -isSelectable 1 -color white -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {#ffffff #fff3f3 #ffe7e7 #ffdbdb #ffcfcf #ffc3c3 #ffb8b8 #ffacac #ffa0a0 #ff9494 #ff8888 #ff7d7d #ff7171 #ff6565 #ff5959 #ff4d4d #ff4242 #ff3636 #ff2a2a #ff1e1e #ff1212 #ff0606 #ff0500 #ff1100 #ff1e00 #ff2a00 #ff3700 #ff4300 #ff5000 #ff5c00 #ff6900 #ff7600 #ff8200 #ff8f00 #ff9b00 #ffa800 #ffb400 #ffc100 #ffcd00 #ffda00 #ffe700 #fff300 #fdfe00 #f2f800 #e6f200 #daec00 #cee600 #c2e000 #b7db00 #abd500 #9fcf00 #93c900 #87c300 #7cbd00 #70b700 #64b100 #58ab00 #4ca500 #409f00 #359a00 #299400 #1d8e00 #118800 #058200 #008205 #008811 #008e1d #009429 #009a35 #009f40 #00a54c #00ab58 #00b164 #00b770 #00bd7c #00c387 #00c993 #00cf9f #00d5ab #00dbb7 #00e0c2 #00e6ce #00ecda #00f2e6 #00f8f2 #00fefd #00f3ff #00e7ff #00daff #00cdff #00c1ff #00b4ff #00a8ff #009bff #008fff #0082ff #0076ff #0069ff #005cff #0050ff #0043ff #0037ff #002aff #001eff #0011ff #0005ff #0000fa #0000f3 #0000ec #0000e5 #0000de #0000d7 #0000d0 #0000c9 #0000c2 #0000bb #0000b3 #0000ac #0000a5 #00009e #000097 #000090 #000089 #000082 #00007b #000074 #00006d} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/21 12:16:07     15s] <CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
[01/21 12:16:07     15s] <CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference trim -isVisible 1 -isSelectable 1 -color white -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/21 12:16:07     15s] <CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference dpt -isVisible 1 -isSelectable 1 -color {gray red green yellow} -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/21 12:16:07     15s] <CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
[01/21 12:16:07     15s] <CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/21 12:16:07     15s] <CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/21 12:16:07     15s] <CMD> setLayerPreference text -isVisible 1 -isSelectable 1 -color {white black} -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/21 12:16:07     15s] <CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
[01/21 12:16:07     15s] <CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[01/21 12:16:07     15s] <CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
[01/21 12:16:07     15s] <CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M0LineEnd -isVisible 1 -isSelectable 1 -color sandybrown -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
[01/21 12:16:07     15s] <CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
[01/21 12:16:07     15s] <CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
[01/21 12:16:07     15s] <CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
[01/21 12:16:07     15s] <CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M1LineEnd -isVisible 1 -isSelectable 1 -color blue -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
[01/21 12:16:07     15s] <CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[01/21 12:16:07     15s] <CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
[01/21 12:16:07     15s] <CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M2LineEnd -isVisible 1 -isSelectable 1 -color red -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
[01/21 12:16:07     15s] <CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
[01/21 12:16:07     15s] <CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M3LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
[01/21 12:16:07     15s] <CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M4LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
[01/21 12:16:07     15s] <CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
[01/21 12:16:07     15s] <CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M5LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
[01/21 12:16:07     15s] <CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M6LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[01/21 12:16:07     15s] <CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
[01/21 12:16:07     15s] <CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M7LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
[01/21 12:16:07     15s] <CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M8LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
[01/21 12:16:07     15s] <CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
[01/21 12:16:07     15s] <CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M9LineEnd -isVisible 1 -isSelectable 1 -color saddlebrown -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
[01/21 12:16:07     15s] <CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M10LineEnd -isVisible 1 -isSelectable 1 -color yellow -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
[01/21 12:16:07     15s] <CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M11LineEnd -isVisible 1 -isSelectable 1 -color green -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
[01/21 12:16:07     15s] <CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M12LineEnd -isVisible 1 -isSelectable 1 -color magenta -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
[01/21 12:16:07     15s] <CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M13LineEnd -isVisible 1 -isSelectable 1 -color pink -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
[01/21 12:16:07     15s] <CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M14LineEnd -isVisible 1 -isSelectable 1 -color cyan -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
[01/21 12:16:07     15s] <CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M15LineEnd -isVisible 1 -isSelectable 1 -color purple -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
[01/21 12:16:07     15s] <CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M16LineEnd -isVisible 1 -isSelectable 1 -color olive -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
[01/21 12:16:07     15s] <CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M17LineEnd -isVisible 1 -isSelectable 1 -color chocolate -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
[01/21 12:16:07     15s] <CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M18LineEnd -isVisible 1 -isSelectable 1 -color deepskyblue -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
[01/21 12:16:07     15s] <CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M19LineEnd -isVisible 1 -isSelectable 1 -color maroon -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
[01/21 12:16:07     15s] <CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M20LineEnd -isVisible 1 -isSelectable 1 -color salmon -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
[01/21 12:16:07     15s] <CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M21LineEnd -isVisible 1 -isSelectable 1 -color violet -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
[01/21 12:16:07     15s] <CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M22LineEnd -isVisible 1 -isSelectable 1 -color royalblue -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
[01/21 12:16:07     15s] <CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M23LineEnd -isVisible 1 -isSelectable 1 -color darkgreen -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
[01/21 12:16:07     15s] <CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M24LineEnd -isVisible 1 -isSelectable 1 -color tomato -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
[01/21 12:16:07     15s] <CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M25LineEnd -isVisible 1 -isSelectable 1 -color chartreuse -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
[01/21 12:16:07     15s] <CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M26LineEnd -isVisible 1 -isSelectable 1 -color wheat -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
[01/21 12:16:07     15s] <CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M27LineEnd -isVisible 1 -isSelectable 1 -color darkred -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
[01/21 12:16:07     15s] <CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M28LineEnd -isVisible 1 -isSelectable 1 -color plum -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
[01/21 12:16:07     15s] <CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M29LineEnd -isVisible 1 -isSelectable 1 -color teal -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
[01/21 12:16:07     15s] <CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M30LineEnd -isVisible 1 -isSelectable 1 -color lime -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
[01/21 12:16:07     15s] <CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference M31LineEnd -isVisible 1 -isSelectable 1 -color navy -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference MB6Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference MB6Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference MB6Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference MB6Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference MB6Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference MB6ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference MB6RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference MB6ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[01/21 12:16:07     15s] <CMD> setLayerPreference MB6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference MB6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference MB6Text -isVisible 1 -isSelectable 0 -color #00d0d0
[01/21 12:16:07     15s] <CMD> setLayerPreference MB6Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB6EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB6ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB6LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference MB5Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference MB5Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference MB5Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference MB5Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference MB5Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference MB5ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference MB5RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference MB5ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference MB5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference MB5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference MB5Text -isVisible 1 -isSelectable 0 -color #d000d0
[01/21 12:16:07     15s] <CMD> setLayerPreference MB5Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB5EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB5ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB5LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference MB4Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
[01/21 12:16:07     15s] <CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
[01/21 12:16:07     15s] <CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB4LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference MB3Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
[01/21 12:16:07     15s] <CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB3LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/21 12:16:07     15s] <CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference MB2Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
[01/21 12:16:07     15s] <CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
[01/21 12:16:07     15s] <CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB2LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/21 12:16:07     15s] <CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference MB1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[01/21 12:16:07     15s] <CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[01/21 12:16:07     15s] <CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[01/21 12:16:07     15s] <CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
[01/21 12:16:07     15s] <CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/21 12:16:07     15s] <CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
[01/21 12:16:07     15s] <CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/21 12:16:07     15s] <CMD> setLayerPreference MB1LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[01/21 12:16:07     15s] <CMD> setLayerPreference S65 -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
[01/21 12:16:07     15s] <CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}
[01/21 12:16:07     15s] 
[01/21 12:16:07     15s] **INFO:  MMMC transition support version v31-84 
[01/21 12:16:07     15s] 
[01/21 12:16:07     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/21 12:16:07     15s] <CMD> suppressMessage ENCEXT-2799
[01/21 12:16:07     15s] <CMD> getVersion
[01/21 12:16:08     15s] [INFO] Loading PVS 22.20 fill procedures
[01/21 12:16:08     15s] <CMD> win
[01/21 12:16:23     17s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/21 12:16:23     17s] <CMD> set dbgDualViewAwareXTree 1
[01/21 12:16:23     17s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[01/21 12:16:23     17s] <CMD> set defHierChar /
[01/21 12:16:23     17s] <CMD> set distributed_client_message_echo 1
[01/21 12:16:23     17s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/21 12:16:23     17s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[01/21 12:16:23     17s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/21 12:16:23     17s] <CMD> set init_gnd_net VSS
[01/21 12:16:23     17s] <CMD> set init_lef_file {../../genus_flow/LEF/gsclib045_v3.5/lef/gsclib045_tech.lef ../../genus_flow/LEF/gsclib045_v3.5/lef/gsclib045_macro.lef}
[01/21 12:16:23     17s] <CMD> set init_mmmc_file mmmc.tcl
[01/21 12:16:23     17s] <CMD> set init_original_verilog_files ../../genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.v.gz
[01/21 12:16:23     17s] <CMD> set init_pwr_net VDD
[01/21 12:16:23     17s] <CMD> set init_verilog ../../genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.v.gz
[01/21 12:16:23     17s] <CMD> get_message -id GLOBAL-100 -suppress
[01/21 12:16:23     17s] <CMD> get_message -id GLOBAL-100 -suppress
[01/21 12:16:23     17s] <CMD> set latch_time_borrow_mode max_borrow
[01/21 12:16:23     17s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[01/21 12:16:23     17s] <CMD> set pegDefaultResScaleFactor 1
[01/21 12:16:23     17s] <CMD> set pegDetailResScaleFactor 1
[01/21 12:16:23     17s] <CMD> set pegEnableDualViewForTQuantus 1
[01/21 12:16:23     17s] <CMD> get_message -id GLOBAL-100 -suppress
[01/21 12:16:23     17s] <CMD> get_message -id GLOBAL-100 -suppress
[01/21 12:16:23     17s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/21 12:16:23     17s] <CMD> set spgUnflattenIlmInCheckPlace 2
[01/21 12:16:23     17s] <CMD> set timing_library_ca_derate_data_consistency 0
[01/21 12:16:23     17s] <CMD> get_message -id GLOBAL-100 -suppress
[01/21 12:16:23     17s] <CMD> get_message -id GLOBAL-100 -suppress
[01/21 12:16:23     17s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[01/21 12:16:23     17s] <CMD> set defStreamOutCheckUncolored false
[01/21 12:16:23     17s] <CMD> set init_verilog_tolerate_port_mismatch 0
[01/21 12:16:23     17s] <CMD> set lefdefInputCheckColoredShape 0
[01/21 12:16:23     17s] <CMD> set load_netlist_ignore_undefined_cell 1
[01/21 12:16:27     18s] <CMD> init_design
[01/21 12:16:27     18s] #% Begin Load MMMC data ... (date=01/21 12:16:27, mem=832.0M)
[01/21 12:16:27     18s] #% End Load MMMC data ... (date=01/21 12:16:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=832.6M, current mem=832.6M)
[01/21 12:16:27     18s] 
[01/21 12:16:27     18s] Loading LEF file ../../genus_flow/LEF/gsclib045_v3.5/lef/gsclib045_tech.lef ...
[01/21 12:16:27     18s] 
[01/21 12:16:27     18s] Loading LEF file ../../genus_flow/LEF/gsclib045_v3.5/lef/gsclib045_macro.lef ...
[01/21 12:16:27     18s] Set DBUPerIGU to M2 pitch 400.
[01/21 12:16:27     18s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/21 12:16:27     18s] Type 'man IMPLF-200' for more detail.
[01/21 12:16:27     18s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[01/21 12:16:27     18s] Loading view definition file from mmmc.tcl
[01/21 12:16:27     18s] Reading wcl_slow timing library '/home/shadab/shadab/AdvGenusCUI_labs/MMMC/LIB/gsclib045_v3.5/timing/slow.lib' ...
[01/21 12:16:28     19s] Read 477 cells in library 'slow' 
[01/21 12:16:28     19s] Reading wcl_fast timing library '/home/shadab/shadab/AdvGenusCUI_labs/MMMC/LIB/gsclib045_v3.5/timing/fast.lib' ...
[01/21 12:16:28     19s] Read 477 cells in library 'fast' 
[01/21 12:16:28     19s] Starting consistency checks on late and early library sets of delay corner 'delay_corner_wcl_slow'
[01/21 12:16:28     19s] late library set: wcl_slow
[01/21 12:16:28     19s] early library set: wcl_fast
[01/21 12:16:28     19s] Completed consistency checks. Status: Successful
[01/21 12:16:28     19s] Starting consistency checks on late and early library sets of delay corner 'delay_corner_wcl_fast'
[01/21 12:16:28     19s] late library set: wcl_fast
[01/21 12:16:28     19s] early library set: wcl_slow
[01/21 12:16:28     19s] Completed consistency checks. Status: Successful
[01/21 12:16:28     19s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:01.0, peak res=903.5M, current mem=852.6M)
[01/21 12:16:28     19s] *** End library_loading (cpu=0.01min, real=0.02min, mem=22.0M, fe_cpu=0.33min, fe_real=0.73min, fe_mem=1128.7M) ***
[01/21 12:16:28     19s] #% Begin Load netlist data ... (date=01/21 12:16:28, mem=852.6M)
[01/21 12:16:28     19s] *** Begin netlist parsing (mem=1128.7M) ***
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XL' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XL' is defined in LEF but not in the timing library.
[01/21 12:16:28     19s] Type 'man IMPVL-159' for more detail.
[01/21 12:16:28     19s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[01/21 12:16:28     19s] To increase the message display limit, refer to the product command reference manual.
[01/21 12:16:28     19s] Created 477 new cells from 2 timing libraries.
[01/21 12:16:28     19s] Reading netlist ...
[01/21 12:16:28     19s] Backslashed names will retain backslash and a trailing blank character.
[01/21 12:16:28     19s] Reading verilog netlist '../../genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.v.gz'
[01/21 12:16:28     19s] 
[01/21 12:16:28     19s] *** Memory Usage v#1 (Current mem = 1128.672M, initial mem = 476.027M) ***
[01/21 12:16:28     19s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1128.7M) ***
[01/21 12:16:28     19s] #% End Load netlist data ... (date=01/21 12:16:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=861.8M, current mem=861.8M)
[01/21 12:16:28     19s] Top level cell is simple_alu.
[01/21 12:16:29     19s] Starting consistency checks on late and early library sets of delay corner 'delay_corner_wcl_slow'
[01/21 12:16:29     19s] late library set: wcl_slow
[01/21 12:16:29     19s] early library set: wcl_fast
[01/21 12:16:29     19s] Completed consistency checks. Status: Successful
[01/21 12:16:29     19s] Starting consistency checks on late and early library sets of delay corner 'delay_corner_wcl_fast'
[01/21 12:16:29     19s] late library set: wcl_fast
[01/21 12:16:29     19s] early library set: wcl_slow
[01/21 12:16:29     19s] Completed consistency checks. Status: Successful
[01/21 12:16:29     19s] Hooked 954 DB cells to tlib cells.
[01/21 12:16:29     19s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=874.1M, current mem=874.1M)
[01/21 12:16:29     19s] Starting recursive module instantiation check.
[01/21 12:16:29     19s] No recursion found.
[01/21 12:16:29     19s] Building hierarchical netlist for Cell simple_alu ...
[01/21 12:16:29     19s] *** Netlist is unique.
[01/21 12:16:29     19s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[01/21 12:16:29     19s] ** info: there are 997 modules.
[01/21 12:16:29     19s] ** info: there are 176 stdCell insts.
[01/21 12:16:29     19s] 
[01/21 12:16:29     19s] *** Memory Usage v#1 (Current mem = 1183.098M, initial mem = 476.027M) ***
[01/21 12:16:29     19s] Horizontal Layer M1 offset = 190 (guessed)
[01/21 12:16:29     19s] Vertical Layer M2 offset = 200 (derived)
[01/21 12:16:29     19s] Suggestion: specify LAYER OFFSET in LEF file
[01/21 12:16:29     19s] Reason: hard to extract LAYER OFFSET from standard cells
[01/21 12:16:29     19s] Start create_tracks
[01/21 12:16:29     19s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
[01/21 12:16:29     19s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
[01/21 12:16:29     19s] Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
[01/21 12:16:29     19s] Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
[01/21 12:16:29     19s] Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
[01/21 12:16:29     19s] Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
[01/21 12:16:29     19s] Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
[01/21 12:16:29     19s] Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
[01/21 12:16:29     20s] Extraction setup Started 
[01/21 12:16:29     20s] 
[01/21 12:16:29     20s] Trim Metal Layers:
[01/21 12:16:29     20s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/21 12:16:29     20s] Reading Capacitance Table File /home/shadab/shadab/genus_flow/Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[01/21 12:16:29     20s] Cap table was created using Encounter 10.10-b056_1.
[01/21 12:16:29     20s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[01/21 12:16:29     20s] Set Shrink Factor to 0.90000
[01/21 12:16:29     20s] Importing multi-corner RC tables ... 
[01/21 12:16:29     20s] Summary of Active RC-Corners : 
[01/21 12:16:29     20s]  
[01/21 12:16:29     20s]  Analysis View: view_wcl_slow
[01/21 12:16:29     20s]     RC-Corner Name        : rc_corner
[01/21 12:16:29     20s]     RC-Corner Index       : 0
[01/21 12:16:29     20s]     RC-Corner Temperature : 25 Celsius
[01/21 12:16:29     20s]     RC-Corner Cap Table   : '/home/shadab/shadab/genus_flow/Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[01/21 12:16:29     20s]     RC-Corner PreRoute Res Factor         : 1
[01/21 12:16:29     20s]     RC-Corner PreRoute Cap Factor         : 1
[01/21 12:16:29     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/21 12:16:29     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/21 12:16:29     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/21 12:16:29     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/21 12:16:29     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/21 12:16:29     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/21 12:16:29     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/21 12:16:29     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/21 12:16:29     20s]  
[01/21 12:16:29     20s]  Analysis View: view_wcl_fast
[01/21 12:16:29     20s]     RC-Corner Name        : rc_corner
[01/21 12:16:29     20s]     RC-Corner Index       : 0
[01/21 12:16:29     20s]     RC-Corner Temperature : 25 Celsius
[01/21 12:16:29     20s]     RC-Corner Cap Table   : '/home/shadab/shadab/genus_flow/Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[01/21 12:16:29     20s]     RC-Corner PreRoute Res Factor         : 1
[01/21 12:16:29     20s]     RC-Corner PreRoute Cap Factor         : 1
[01/21 12:16:29     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/21 12:16:29     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/21 12:16:29     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/21 12:16:29     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/21 12:16:29     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/21 12:16:29     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/21 12:16:29     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/21 12:16:29     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/21 12:16:29     20s]  
[01/21 12:16:29     20s]  Analysis View: view_wcl_typical
[01/21 12:16:29     20s]     RC-Corner Name        : rc_corner
[01/21 12:16:29     20s]     RC-Corner Index       : 0
[01/21 12:16:29     20s]     RC-Corner Temperature : 25 Celsius
[01/21 12:16:29     20s]     RC-Corner Cap Table   : '/home/shadab/shadab/genus_flow/Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[01/21 12:16:29     20s]     RC-Corner PreRoute Res Factor         : 1
[01/21 12:16:29     20s]     RC-Corner PreRoute Cap Factor         : 1
[01/21 12:16:29     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/21 12:16:29     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/21 12:16:29     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/21 12:16:29     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/21 12:16:29     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/21 12:16:29     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/21 12:16:29     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/21 12:16:29     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/21 12:16:29     20s] 
[01/21 12:16:29     20s] Trim Metal Layers:
[01/21 12:16:29     20s] LayerId::1 widthSet size::4
[01/21 12:16:29     20s] LayerId::2 widthSet size::4
[01/21 12:16:29     20s] LayerId::3 widthSet size::4
[01/21 12:16:29     20s] LayerId::4 widthSet size::4
[01/21 12:16:29     20s] LayerId::5 widthSet size::4
[01/21 12:16:29     20s] LayerId::6 widthSet size::4
[01/21 12:16:29     20s] LayerId::7 widthSet size::5
[01/21 12:16:29     20s] LayerId::8 widthSet size::5
[01/21 12:16:29     20s] LayerId::9 widthSet size::5
[01/21 12:16:29     20s] LayerId::10 widthSet size::4
[01/21 12:16:29     20s] LayerId::11 widthSet size::3
[01/21 12:16:29     20s] Updating RC grid for preRoute extraction ...
[01/21 12:16:29     20s] eee: pegSigSF::1.070000
[01/21 12:16:29     20s] Initializing multi-corner capacitance tables ... 
[01/21 12:16:29     20s] Initializing multi-corner resistance tables ...
[01/21 12:16:29     20s] Creating RPSQ from WeeR and WRes ...
[01/21 12:16:29     20s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 12:16:29     20s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 12:16:29     20s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 12:16:29     20s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 12:16:29     20s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 12:16:29     20s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 12:16:29     20s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 12:16:29     20s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 12:16:29     20s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 12:16:29     20s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 12:16:29     20s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 12:16:29     20s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/21 12:16:29     20s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.759000 newSi=0.000000 wHLS=1.897500 siPrev=0 viaL=0.000000
[01/21 12:16:29     20s] *Info: initialize multi-corner CTS.
[01/21 12:16:29     20s] Reading wcl_typical timing library '/home/shadab/shadab/AdvGenusCUI_labs/MMMC/LIB/gsclib045_v3.5/timing/typical.lib' ...
[01/21 12:16:29     20s] Read 477 cells in library 'typical' 
[01/21 12:16:29     20s] Ending "SetAnalysisView" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1134.2M, current mem=905.5M)
[01/21 12:16:29     20s] Reading timing constraints file '/home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_typical.sdc' ...
[01/21 12:16:29     20s] Current (total cpu=0:00:20.6, real=0:00:45.0, peak res=1164.7M, current mem=1164.7M)
[01/21 12:16:29     20s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_typical.sdc, Line 9).
[01/21 12:16:29     20s] 
[01/21 12:16:29     20s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_typical.sdc, Line 10).
[01/21 12:16:29     20s] 
[01/21 12:16:29     20s] **WARN: (TCLCMD-1142):	Virtual clock 'VIR_CLK' is being created with no source objects. (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_typical.sdc, Line 15).
[01/21 12:16:29     20s] 
[01/21 12:16:29     20s] INFO (CTE): Reading of timing constraints file /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_typical.sdc completed, with 3 WARNING
[01/21 12:16:29     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.5M, current mem=1183.5M)
[01/21 12:16:29     20s] Current (total cpu=0:00:20.6, real=0:00:45.0, peak res=1183.5M, current mem=1183.5M)
[01/21 12:16:29     20s] Reading timing constraints file '/home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_fast.sdc' ...
[01/21 12:16:29     20s] Current (total cpu=0:00:20.6, real=0:00:45.0, peak res=1183.5M, current mem=1183.5M)
[01/21 12:16:29     20s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_fast.sdc, Line 9).
[01/21 12:16:29     20s] 
[01/21 12:16:29     20s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_fast.sdc, Line 10).
[01/21 12:16:29     20s] 
[01/21 12:16:29     20s] **WARN: (TCLCMD-1142):	Virtual clock 'VIR_CLK' is being created with no source objects. (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_fast.sdc, Line 15).
[01/21 12:16:29     20s] 
[01/21 12:16:29     20s] INFO (CTE): Reading of timing constraints file /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_fast.sdc completed, with 3 WARNING
[01/21 12:16:29     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.8M, current mem=1183.8M)
[01/21 12:16:29     20s] Current (total cpu=0:00:20.6, real=0:00:45.0, peak res=1183.8M, current mem=1183.8M)
[01/21 12:16:29     20s] Reading timing constraints file '/home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_slow.sdc' ...
[01/21 12:16:29     20s] Current (total cpu=0:00:20.6, real=0:00:45.0, peak res=1183.8M, current mem=1183.8M)
[01/21 12:16:29     20s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_slow.sdc, Line 9).
[01/21 12:16:29     20s] 
[01/21 12:16:29     20s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_slow.sdc, Line 10).
[01/21 12:16:29     20s] 
[01/21 12:16:29     20s] **WARN: (TCLCMD-1142):	Virtual clock 'VIR_CLK' is being created with no source objects. (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_slow.sdc, Line 15).
[01/21 12:16:29     20s] 
[01/21 12:16:29     20s] INFO (CTE): Reading of timing constraints file /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_slow.sdc completed, with 3 WARNING
[01/21 12:16:30     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1184.2M, current mem=1184.2M)
[01/21 12:16:30     20s] Current (total cpu=0:00:20.6, real=0:00:46.0, peak res=1184.2M, current mem=1184.2M)
[01/21 12:16:30     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/21 12:16:30     20s] 
[01/21 12:16:30     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/21 12:16:30     20s] Summary for sequential cells identification: 
[01/21 12:16:30     20s]   Identified SBFF number: 94
[01/21 12:16:30     20s]   Identified MBFF number: 0
[01/21 12:16:30     20s]   Identified SB Latch number: 0
[01/21 12:16:30     20s]   Identified MB Latch number: 0
[01/21 12:16:30     20s]   Not identified SBFF number: 24
[01/21 12:16:30     20s]   Not identified MBFF number: 0
[01/21 12:16:30     20s]   Not identified SB Latch number: 0
[01/21 12:16:30     20s]   Not identified MB Latch number: 0
[01/21 12:16:30     20s]   Number of sequential cells which are not FFs: 32
[01/21 12:16:30     20s] Total number of combinational cells: 317
[01/21 12:16:30     20s] Total number of sequential cells: 150
[01/21 12:16:30     20s] Total number of tristate cells: 10
[01/21 12:16:30     20s] Total number of level shifter cells: 0
[01/21 12:16:30     20s] Total number of power gating cells: 0
[01/21 12:16:30     20s] Total number of isolation cells: 0
[01/21 12:16:30     20s] Total number of power switch cells: 0
[01/21 12:16:30     20s] Total number of pulse generator cells: 0
[01/21 12:16:30     20s] Total number of always on buffers: 0
[01/21 12:16:30     20s] Total number of retention cells: 0
[01/21 12:16:30     20s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX8 CLKBUFX3 BUFX6
[01/21 12:16:30     20s] Total number of usable buffers: 16
[01/21 12:16:30     20s] List of unusable buffers:
[01/21 12:16:30     20s] Total number of unusable buffers: 0
[01/21 12:16:30     20s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 INVX1 CLKINVX4 CLKINVX6 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX6 INVX16 INVXL INVX8
[01/21 12:16:30     20s] Total number of usable inverters: 19
[01/21 12:16:30     20s] List of unusable inverters:
[01/21 12:16:30     20s] Total number of unusable inverters: 0
[01/21 12:16:30     20s] List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1 DLY2X1 DLY3X1 DLY4X4
[01/21 12:16:30     20s] Total number of identified usable delay cells: 8
[01/21 12:16:30     20s] List of identified unusable delay cells:
[01/21 12:16:30     20s] Total number of identified unusable delay cells: 0
[01/21 12:16:30     20s] 
[01/21 12:16:30     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/21 12:16:30     20s] 
[01/21 12:16:30     20s] TimeStamp Deleting Cell Server Begin ...
[01/21 12:16:30     20s] 
[01/21 12:16:30     20s] TimeStamp Deleting Cell Server End ...
[01/21 12:16:30     20s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1206.2M, current mem=1206.1M)
[01/21 12:16:30     20s] 
[01/21 12:16:30     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 12:16:30     20s] Summary for sequential cells identification: 
[01/21 12:16:30     20s]   Identified SBFF number: 94
[01/21 12:16:30     20s]   Identified MBFF number: 0
[01/21 12:16:30     20s]   Identified SB Latch number: 0
[01/21 12:16:30     20s]   Identified MB Latch number: 0
[01/21 12:16:30     20s]   Not identified SBFF number: 24
[01/21 12:16:30     20s]   Not identified MBFF number: 0
[01/21 12:16:30     20s]   Not identified SB Latch number: 0
[01/21 12:16:30     20s]   Not identified MB Latch number: 0
[01/21 12:16:30     20s]   Number of sequential cells which are not FFs: 32
[01/21 12:16:30     20s]  Visiting view : view_wcl_slow
[01/21 12:16:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/21 12:16:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[01/21 12:16:30     20s]  Visiting view : view_wcl_fast
[01/21 12:16:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/21 12:16:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[01/21 12:16:30     20s]  Visiting view : view_wcl_typical
[01/21 12:16:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/21 12:16:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 9.40 (1.000) with rcCorner = -1
[01/21 12:16:30     20s]  Visiting view : view_wcl_fast
[01/21 12:16:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/21 12:16:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[01/21 12:16:30     20s]  Visiting view : view_wcl_slow
[01/21 12:16:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/21 12:16:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[01/21 12:16:30     20s]  Visiting view : view_wcl_typical
[01/21 12:16:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/21 12:16:30     20s]    : PowerDomain = none : Weighted F : unweighted  = 9.40 (1.000) with rcCorner = -1
[01/21 12:16:30     20s] TLC MultiMap info (StdDelay):
[01/21 12:16:30     20s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.4ps
[01/21 12:16:30     20s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/21 12:16:30     20s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 6.6ps
[01/21 12:16:30     20s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 18.4ps
[01/21 12:16:30     20s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/21 12:16:30     20s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/21 12:16:30     20s]  Setting StdDelay to: 22.8ps
[01/21 12:16:30     20s] 
[01/21 12:16:30     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 12:16:30     20s] 
[01/21 12:16:30     20s] TimeStamp Deleting Cell Server Begin ...
[01/21 12:16:30     20s] 
[01/21 12:16:30     20s] TimeStamp Deleting Cell Server End ...
[01/21 12:16:30     20s] 
[01/21 12:16:30     20s] *** Summary of all messages that are not suppressed in this session:
[01/21 12:16:30     20s] Severity  ID               Count  Summary                                  
[01/21 12:16:30     20s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/21 12:16:30     20s] WARNING   IMPVL-159          954  Pin '%s' of cell '%s' is defined in LEF ...
[01/21 12:16:30     20s] WARNING   TCLCMD-1142          3  Virtual clock '%s' is being created with...
[01/21 12:16:30     20s] WARNING   TCLCMD-1461          6  Skipped unsupported command: %s          
[01/21 12:16:30     20s] *** Message Summary: 964 warning(s), 0 error(s)
[01/21 12:16:30     20s] 
[01/21 12:17:34     34s] <CMD> floorPlan -site CoreSite -r 1 0.7 10 10 10 10
[01/21 12:17:34     34s] Horizontal Layer M1 offset = 190 (guessed)
[01/21 12:17:34     34s] Vertical Layer M2 offset = 200 (derived)
[01/21 12:17:34     34s] Suggestion: specify LAYER OFFSET in LEF file
[01/21 12:17:34     34s] Reason: hard to extract LAYER OFFSET from standard cells
[01/21 12:17:34     34s] Start create_tracks
[01/21 12:17:34     34s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
[01/21 12:17:34     34s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
[01/21 12:17:34     34s] Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
[01/21 12:17:34     34s] Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
[01/21 12:17:34     34s] Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
[01/21 12:17:34     34s] Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
[01/21 12:17:34     34s] Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
[01/21 12:17:34     34s] Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
[01/21 12:17:41     35s] <CMD> fit
[01/21 12:17:43     35s] <CMD> setDrawView fplan
[01/21 12:18:04     40s] <CMD> editPin -layer 3 -pin * -spreadType side -spacing 1.0 -unit MICRON -side {Top Bottom Left Right}
[01/21 12:18:04     40s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[01/21 12:18:04     40s] #No via in the lib
[01/21 12:18:04     40s] #create default rule from bind_ndr_rule rule=0x7f17d0bddf50 0x7f17c404c940
[01/21 12:18:04     40s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/21 12:18:04     40s] Successfully spread [100] pins.
[01/21 12:18:04     40s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1612.9M).
[01/21 12:18:12     41s] <CMD> checkPinAssignment
[01/21 12:18:12     41s] #% Begin checkPinAssignment (date=01/21 12:18:12, mem=1258.9M)
[01/21 12:18:12     41s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/21 12:18:12     41s] Checking pins of top cell simple_alu ... completed
[01/21 12:18:12     41s] 
[01/21 12:18:12     41s] ============================================================================================================================
[01/21 12:18:12     41s]                                                  checkPinAssignment Summary
[01/21 12:18:12     41s] ============================================================================================================================
[01/21 12:18:12     41s] Partition    | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[01/21 12:18:12     41s] ============================================================================================================================
[01/21 12:18:12     41s] simple_alu   |     0 |    100 |      0 |     100 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/21 12:18:12     41s] ============================================================================================================================
[01/21 12:18:12     41s] TOTAL        |     0 |    100 |      0 |     100 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/21 12:18:12     41s] ============================================================================================================================
[01/21 12:18:12     41s] #% End checkPinAssignment (date=01/21 12:18:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1260.4M, current mem=1260.4M)
[01/21 12:18:20     43s] <CMD> legalizePin
[01/21 12:18:20     43s] #% Begin legalizePin (date=01/21 12:18:20, mem=1260.4M)
[01/21 12:18:20     43s] 
[01/21 12:18:20     43s] Start pin legalization for the partition [simple_alu]:
[01/21 12:18:20     43s] Moving Pin [A[31]] to LEGAL location (   0.000   56.695 3 )
[01/21 12:18:20     43s] Moving Pin [A[30]] to LEGAL location (   1.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[29]] to LEGAL location (   1.100   57.760 4 )
[01/21 12:18:20     43s] Moving Pin [A[28]] to LEGAL location (   1.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[27]] to LEGAL location (   2.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[26]] to LEGAL location (   2.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[25]] to LEGAL location (   3.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[24]] to LEGAL location (   4.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[23]] to LEGAL location (   4.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[22]] to LEGAL location (   5.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[21]] to LEGAL location (   5.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[20]] to LEGAL location (   6.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[19]] to LEGAL location (   6.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[18]] to LEGAL location (   7.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[17]] to LEGAL location (   8.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[16]] to LEGAL location (   8.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[15]] to LEGAL location (   9.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[14]] to LEGAL location (   9.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[13]] to LEGAL location (  10.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[12]] to LEGAL location (  11.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[11]] to LEGAL location (  11.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[10]] to LEGAL location (  12.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[9]] to LEGAL location (  12.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[8]] to LEGAL location (  13.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[7]] to LEGAL location (  13.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[6]] to LEGAL location (  14.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[5]] to LEGAL location (  15.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[4]] to LEGAL location (  15.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[3]] to LEGAL location (  16.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[2]] to LEGAL location (  16.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[1]] to LEGAL location (  17.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [A[0]] to LEGAL location (  18.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[31]] to LEGAL location (  18.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[30]] to LEGAL location (  19.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[29]] to LEGAL location (  19.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[28]] to LEGAL location (  20.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[27]] to LEGAL location (  20.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[26]] to LEGAL location (  21.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[25]] to LEGAL location (  22.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[24]] to LEGAL location (  22.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[23]] to LEGAL location (  23.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[22]] to LEGAL location (  23.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[21]] to LEGAL location (  24.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[20]] to LEGAL location (  25.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[19]] to LEGAL location (  25.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[18]] to LEGAL location (  26.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[17]] to LEGAL location (  26.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[16]] to LEGAL location (  27.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[15]] to LEGAL location (  27.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[14]] to LEGAL location (  28.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[13]] to LEGAL location (  29.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[12]] to LEGAL location (  29.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[11]] to LEGAL location (  30.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[10]] to LEGAL location (  30.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[9]] to LEGAL location (  31.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[8]] to LEGAL location (  31.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[7]] to LEGAL location (  32.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[6]] to LEGAL location (  33.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[5]] to LEGAL location (  33.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[4]] to LEGAL location (  34.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[3]] to LEGAL location (  34.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[2]] to LEGAL location (  35.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[1]] to LEGAL location (  36.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [B[0]] to LEGAL location (  36.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [ALUControl[1]] to LEGAL location (  37.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [ALUControl[0]] to LEGAL location (  37.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[31]] to LEGAL location (  38.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[30]] to LEGAL location (  38.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[29]] to LEGAL location (  39.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[28]] to LEGAL location (  40.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[27]] to LEGAL location (  40.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[26]] to LEGAL location (  41.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[25]] to LEGAL location (  41.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[24]] to LEGAL location (  42.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[23]] to LEGAL location (  43.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[22]] to LEGAL location (  43.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[21]] to LEGAL location (  44.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[20]] to LEGAL location (  44.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[19]] to LEGAL location (  45.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[18]] to LEGAL location (  45.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[17]] to LEGAL location (  46.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[16]] to LEGAL location (  47.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[15]] to LEGAL location (  47.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[14]] to LEGAL location (  48.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[13]] to LEGAL location (  48.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[12]] to LEGAL location (  49.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[11]] to LEGAL location (  50.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[10]] to LEGAL location (  50.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[9]] to LEGAL location (  51.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[8]] to LEGAL location (  51.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[7]] to LEGAL location (  52.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[6]] to LEGAL location (  52.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[5]] to LEGAL location (  53.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[4]] to LEGAL location (  54.100   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[3]] to LEGAL location (  54.700   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[2]] to LEGAL location (  55.300   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[1]] to LEGAL location (  55.900   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [Result[0]] to LEGAL location (  56.500   57.760 2 )
[01/21 12:18:20     43s] Moving Pin [zero] to LEGAL location (  56.700   57.760 4 )
[01/21 12:18:20     43s] Moving Pin [Cout] to LEGAL location (  57.800   56.695 3 )
[01/21 12:18:20     43s] Summary report for top level: [simple_alu] 
[01/21 12:18:20     43s] 	Total Pads                         : 0
[01/21 12:18:20     43s] 	Total Pins                         : 100
[01/21 12:18:20     43s] 	Legally Assigned Pins              : 100
[01/21 12:18:20     43s] 	Illegally Assigned Pins            : 0
[01/21 12:18:20     43s] 	Unplaced Pins                      : 0
[01/21 12:18:20     43s] 	Constant/Spl Net Pins              : 0
[01/21 12:18:20     43s] 	Internal Pins                      : 0
[01/21 12:18:20     43s] 	Legally Assigned Feedthrough Pins  : 0
[01/21 12:18:20     43s] 	Illegally Assigned Feedthrough Pins: 0
[01/21 12:18:20     43s] End of Summary report
[01/21 12:18:20     43s] 100 pin(s) of the Partition simple_alu were legalized.
[01/21 12:18:20     43s] End pin legalization for the partition [simple_alu].
[01/21 12:18:20     43s] 
[01/21 12:18:20     43s] #% End legalizePin (date=01/21 12:18:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1260.6M, current mem=1260.6M)
[01/21 12:18:47     48s] <CMD> checkPinAssignment
[01/21 12:18:48     48s] #% Begin checkPinAssignment (date=01/21 12:18:47, mem=1260.6M)
[01/21 12:18:48     48s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/21 12:18:48     48s] Checking pins of top cell simple_alu ... completed
[01/21 12:18:48     49s] 
[01/21 12:18:48     49s] ============================================================================================================================
[01/21 12:18:48     49s]                                                  checkPinAssignment Summary
[01/21 12:18:48     49s] ============================================================================================================================
[01/21 12:18:48     49s] Partition    | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[01/21 12:18:48     49s] ============================================================================================================================
[01/21 12:18:48     49s] simple_alu   |     0 |    100 |    100 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/21 12:18:48     49s] ============================================================================================================================
[01/21 12:18:48     49s] TOTAL        |     0 |    100 |    100 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/21 12:18:48     49s] ============================================================================================================================
[01/21 12:18:48     49s] **WARN: (IMPDBTCL-246):	Deleting attribute 'vio_layer' on object_type 'port' with a non-default value set.
[01/21 12:18:48     49s] **WARN: (IMPDBTCL-246):	Deleting attribute 'vio_overlap_corner_mask' on object_type 'port' with a non-default value set.
[01/21 12:18:48     49s] #% End checkPinAssignment (date=01/21 12:18:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1260.6M, current mem=1260.1M)
[01/21 12:19:01     51s] <CMD> setEndCapMode -leftEdge FILL16 -rightEdge FILL16
[01/21 12:19:01     51s] <CMD> addEndCap -prefix ENDCAP
[01/21 12:19:01     51s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[01/21 12:19:01     51s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[01/21 12:19:01     51s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[01/21 12:19:01     51s] # Resetting pin-track-align track data.
[01/21 12:19:01     51s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1612.9M, EPOCH TIME: 1768978141.173672
[01/21 12:19:01     51s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1612.9M, EPOCH TIME: 1768978141.173973
[01/21 12:19:01     51s] Processing tracks to init pin-track alignment.
[01/21 12:19:01     51s] z: 2, totalTracks: 1
[01/21 12:19:01     51s] z: 4, totalTracks: 1
[01/21 12:19:01     51s] z: 6, totalTracks: 1
[01/21 12:19:01     51s] z: 8, totalTracks: 1
[01/21 12:19:01     51s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 12:19:01     51s] All LLGs are deleted
[01/21 12:19:01     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:19:01     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:19:01     51s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1613.9M, EPOCH TIME: 1768978141.251993
[01/21 12:19:01     51s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1613.9M, EPOCH TIME: 1768978141.252323
[01/21 12:19:01     51s] # Building simple_alu llgBox search-tree.
[01/21 12:19:01     51s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1613.9M, EPOCH TIME: 1768978141.252396
[01/21 12:19:01     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:19:01     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:19:01     51s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1613.9M, EPOCH TIME: 1768978141.253348
[01/21 12:19:01     51s] Max number of tech site patterns supported in site array is 256.
[01/21 12:19:01     51s] Core basic site is CoreSite
[01/21 12:19:01     51s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 12:19:01     51s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1614.9M, EPOCH TIME: 1768978141.268288
[01/21 12:19:01     51s] After signature check, allow fast init is false, keep pre-filter is false.
[01/21 12:19:01     51s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/21 12:19:01     51s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1614.9M, EPOCH TIME: 1768978141.268379
[01/21 12:19:01     51s] Use non-trimmed site array because memory saving is not enough.
[01/21 12:19:01     51s] SiteArray: non-trimmed site array dimensions = 22 x 189
[01/21 12:19:01     51s] SiteArray: use 28,672 bytes
[01/21 12:19:01     51s] SiteArray: current memory after site array memory allocation 1614.9M
[01/21 12:19:01     51s] SiteArray: FP blocked sites are writable
[01/21 12:19:01     51s] Estimated cell power/ground rail width = 0.213 um
[01/21 12:19:01     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 12:19:01     51s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1614.9M, EPOCH TIME: 1768978141.268937
[01/21 12:19:01     51s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1614.9M, EPOCH TIME: 1768978141.268977
[01/21 12:19:01     51s] SiteArray: number of non floorplan blocked sites for llg default is 4158
[01/21 12:19:01     51s] Atter site array init, number of instance map data is 0.
[01/21 12:19:01     51s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.017, MEM:1614.9M, EPOCH TIME: 1768978141.270273
[01/21 12:19:01     51s] 
[01/21 12:19:01     51s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 12:19:01     51s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1614.9M, EPOCH TIME: 1768978141.270430
[01/21 12:19:01     51s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1614.9M, EPOCH TIME: 1768978141.270464
[01/21 12:19:01     51s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1614.9M, EPOCH TIME: 1768978141.270500
[01/21 12:19:01     51s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1614.9MB).
[01/21 12:19:01     51s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.097, MEM:1614.9M, EPOCH TIME: 1768978141.270867
[01/21 12:19:01     51s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.100, REAL:0.097, MEM:1614.9M, EPOCH TIME: 1768978141.270898
[01/21 12:19:01     51s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1614.9M, EPOCH TIME: 1768978141.270949
[01/21 12:19:01     51s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1614.9M, EPOCH TIME: 1768978141.270996
[01/21 12:19:01     51s] Minimum row-size in sites for endcap insertion = 33.
[01/21 12:19:01     51s] Minimum number of sites for row blockage       = 1.
[01/21 12:19:01     51s] Inserted 22 pre-endcap <FILL16> cells (prefix ENDCAP).
[01/21 12:19:01     51s] Inserted 22 post-endcap <FILL16> cells (prefix ENDCAP).
[01/21 12:19:01     51s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1614.9M, EPOCH TIME: 1768978141.271936
[01/21 12:19:01     51s] For 44 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1614.9M, EPOCH TIME: 1768978141.272023
[01/21 12:19:01     51s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1614.9M, EPOCH TIME: 1768978141.272060
[01/21 12:19:01     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/21 12:19:01     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:19:01     51s] All LLGs are deleted
[01/21 12:19:01     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:19:01     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:19:01     51s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1614.9M, EPOCH TIME: 1768978141.272912
[01/21 12:19:01     51s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1614.9M, EPOCH TIME: 1768978141.273204
[01/21 12:19:01     51s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1614.9M, EPOCH TIME: 1768978141.274094
[01/21 12:19:08     53s] <CMD> addWellTap -cell TIEHI -cellInterval 20 -prefix WELLTAP
[01/21 12:19:08     53s] **WARN: (IMPSP-9003):	Cell <'TIEHI'>'s may not be a physical ONLY cell - has signal pins
[01/21 12:19:08     53s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1619.0M, EPOCH TIME: 1768978148.180109
[01/21 12:19:08     53s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1619.0M, EPOCH TIME: 1768978148.180199
[01/21 12:19:08     53s] Processing tracks to init pin-track alignment.
[01/21 12:19:08     53s] z: 2, totalTracks: 1
[01/21 12:19:08     53s] z: 4, totalTracks: 1
[01/21 12:19:08     53s] z: 6, totalTracks: 1
[01/21 12:19:08     53s] z: 8, totalTracks: 1
[01/21 12:19:08     53s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 12:19:08     53s] All LLGs are deleted
[01/21 12:19:08     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:19:08     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:19:08     53s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1619.0M, EPOCH TIME: 1768978148.182791
[01/21 12:19:08     53s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1619.0M, EPOCH TIME: 1768978148.183103
[01/21 12:19:08     53s] # Building simple_alu llgBox search-tree.
[01/21 12:19:08     53s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1619.0M, EPOCH TIME: 1768978148.183166
[01/21 12:19:08     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:19:08     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:19:08     53s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1619.0M, EPOCH TIME: 1768978148.184074
[01/21 12:19:08     53s] Max number of tech site patterns supported in site array is 256.
[01/21 12:19:08     53s] Core basic site is CoreSite
[01/21 12:19:08     53s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 12:19:08     53s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1619.0M, EPOCH TIME: 1768978148.198851
[01/21 12:19:08     53s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 12:19:08     53s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/21 12:19:08     53s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1619.0M, EPOCH TIME: 1768978148.198928
[01/21 12:19:08     53s] SiteArray: non-trimmed site array dimensions = 22 x 189
[01/21 12:19:08     53s] SiteArray: use 28,672 bytes
[01/21 12:19:08     53s] SiteArray: current memory after site array memory allocation 1619.0M
[01/21 12:19:08     53s] SiteArray: FP blocked sites are writable
[01/21 12:19:08     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 12:19:08     53s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1619.0M, EPOCH TIME: 1768978148.199463
[01/21 12:19:08     53s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1619.0M, EPOCH TIME: 1768978148.199503
[01/21 12:19:08     53s] SiteArray: number of non floorplan blocked sites for llg default is 4158
[01/21 12:19:08     53s] Atter site array init, number of instance map data is 0.
[01/21 12:19:08     53s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.016, MEM:1619.0M, EPOCH TIME: 1768978148.200501
[01/21 12:19:08     53s] 
[01/21 12:19:08     53s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 12:19:08     53s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.018, MEM:1619.0M, EPOCH TIME: 1768978148.200775
[01/21 12:19:08     53s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1619.0M, EPOCH TIME: 1768978148.200812
[01/21 12:19:08     53s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1619.0M, EPOCH TIME: 1768978148.200846
[01/21 12:19:08     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1619.0MB).
[01/21 12:19:08     53s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.021, MEM:1619.0M, EPOCH TIME: 1768978148.200922
[01/21 12:19:08     53s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.010, REAL:0.021, MEM:1619.0M, EPOCH TIME: 1768978148.200951
[01/21 12:19:08     53s] For 66 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1619.0M, EPOCH TIME: 1768978148.202216
[01/21 12:19:08     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:110).
[01/21 12:19:08     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:19:08     53s] All LLGs are deleted
[01/21 12:19:08     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:19:08     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:19:08     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1619.0M, EPOCH TIME: 1768978148.203033
[01/21 12:19:08     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1619.0M, EPOCH TIME: 1768978148.203326
[01/21 12:19:08     53s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1617.0M, EPOCH TIME: 1768978148.204268
[01/21 12:19:08     53s] Inserted 66 well-taps <TIEHI> cells (prefix WELLTAP).
[01/21 12:19:14     54s] <CMD> setDrawView place
[01/21 12:19:15     54s] <CMD> setDrawView fplan
[01/21 12:19:27     56s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[01/21 12:19:27     56s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[01/21 12:19:27     56s] <CMD> globalNetConnect VDD -type tiehi -inst *
[01/21 12:19:27     56s] <CMD> globalNetConnect VSS -type tielo -inst *
[01/21 12:19:34     58s] <CMD> set sprCreateIeRingOffset 1.0
[01/21 12:19:34     58s] <CMD> set sprCreateIeRingThreshold 1.0
[01/21 12:19:34     58s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/21 12:19:34     58s] <CMD> set sprCreateIeRingLayers {}
[01/21 12:19:34     58s] <CMD> set sprCreateIeRingOffset 1.0
[01/21 12:19:34     58s] <CMD> set sprCreateIeRingThreshold 1.0
[01/21 12:19:34     58s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/21 12:19:34     58s] <CMD> set sprCreateIeRingLayers {}
[01/21 12:19:34     58s] <CMD> set sprCreateIeStripeWidth 10.0
[01/21 12:19:34     58s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/21 12:19:34     58s] <CMD> set sprCreateIeStripeWidth 10.0
[01/21 12:19:34     58s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/21 12:19:34     58s] <CMD> set sprCreateIeRingOffset 1.0
[01/21 12:19:34     58s] <CMD> set sprCreateIeRingThreshold 1.0
[01/21 12:19:34     58s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/21 12:19:34     58s] <CMD> set sprCreateIeRingLayers {}
[01/21 12:19:34     58s] <CMD> set sprCreateIeStripeWidth 10.0
[01/21 12:19:34     58s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/21 12:19:53     61s] 
[01/21 12:19:53     61s] viaInitial starts at Wed Jan 21 12:19:53 2026
viaInitial ends at Wed Jan 21 12:19:53 2026
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/21 12:19:54     62s] The ring targets are set to core/block ring wires.
[01/21 12:19:54     62s] addRing command will consider rows while creating rings.
[01/21 12:19:54     62s] addRing command will disallow rings to go over rows.
[01/21 12:19:54     62s] addRing command will ignore shorts while creating rings.
[01/21 12:19:54     62s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M11 bottom M11 left M10 right M10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/21 12:19:54     62s] 
[01/21 12:19:54     62s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1631.1M)
[01/21 12:19:54     62s] Ring generation is complete.
[01/21 12:19:54     62s] vias are now being generated.
[01/21 12:19:54     62s] addRing created 8 wires.
[01/21 12:19:54     62s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/21 12:19:54     62s] +--------+----------------+----------------+
[01/21 12:19:54     62s] |  Layer |     Created    |     Deleted    |
[01/21 12:19:54     62s] +--------+----------------+----------------+
[01/21 12:19:54     62s] |   M10  |        4       |       NA       |
[01/21 12:19:54     62s] |  Via10 |        8       |        0       |
[01/21 12:19:54     62s] |   M11  |        4       |       NA       |
[01/21 12:19:54     62s] +--------+----------------+----------------+
[01/21 12:20:14     64s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/21 12:20:14     65s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) M11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) M11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) M11(11) }
[01/21 12:20:14     65s] *** Begin SPECIAL ROUTE on Wed Jan 21 12:20:14 2026 ***
[01/21 12:20:14     65s] SPECIAL ROUTE ran on directory: /home/shadab/shadab/innovus_flow/ALU
[01/21 12:20:14     65s] SPECIAL ROUTE ran on machine: ra01 (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 800Mhz)
[01/21 12:20:14     65s] 
[01/21 12:20:14     65s] Begin option processing ...
[01/21 12:20:14     65s] srouteConnectPowerBump set to false
[01/21 12:20:14     65s] routeSelectNet set to "VDD VSS"
[01/21 12:20:14     65s] routeSpecial set to true
[01/21 12:20:14     65s] srouteBlockPin set to "useLef"
[01/21 12:20:14     65s] srouteBottomLayerLimit set to 1
[01/21 12:20:14     65s] srouteBottomTargetLayerLimit set to 1
[01/21 12:20:14     65s] srouteConnectConverterPin set to false
[01/21 12:20:14     65s] srouteCrossoverViaBottomLayer set to 1
[01/21 12:20:14     65s] srouteCrossoverViaTopLayer set to 11
[01/21 12:20:14     65s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/21 12:20:14     65s] srouteFollowCorePinEnd set to 3
[01/21 12:20:14     65s] srouteJogControl set to "preferWithChanges differentLayer"
[01/21 12:20:14     65s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/21 12:20:14     65s] sroutePadPinAllPorts set to true
[01/21 12:20:14     65s] sroutePreserveExistingRoutes set to true
[01/21 12:20:14     65s] srouteRoutePowerBarPortOnBothDir set to true
[01/21 12:20:14     65s] srouteStopBlockPin set to "nearestTarget"
[01/21 12:20:14     65s] srouteTopLayerLimit set to 11
[01/21 12:20:14     65s] srouteTopTargetLayerLimit set to 11
[01/21 12:20:14     65s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3072.00 megs.
[01/21 12:20:14     65s] 
[01/21 12:20:14     65s] Reading DB technology information...
[01/21 12:20:14     65s] Finished reading DB technology information.
[01/21 12:20:14     65s] Reading floorplan and netlist information...
[01/21 12:20:14     65s] Finished reading floorplan and netlist information.
[01/21 12:20:14     65s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/21 12:20:14     65s] Read in 23 layers, 11 routing layers, 1 overlap layer
[01/21 12:20:14     65s] Read in 2 nondefault rules, 0 used
[01/21 12:20:14     65s] Read in 487 macros, 20 used
[01/21 12:20:14     65s] Read in 128 components
[01/21 12:20:14     65s]   128 core components: 18 unplaced, 0 placed, 110 fixed
[01/21 12:20:14     65s] Read in 100 physical pins
[01/21 12:20:14     65s]   100 physical pins: 0 unplaced, 100 placed, 0 fixed
[01/21 12:20:14     65s] Read in 100 nets
[01/21 12:20:14     65s] Read in 2 special nets, 2 routed
[01/21 12:20:14     65s] Read in 356 terminals
[01/21 12:20:14     65s] 2 nets selected.
[01/21 12:20:14     65s] 
[01/21 12:20:14     65s] Begin power routing ...
[01/21 12:20:14     65s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/21 12:20:14     65s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/21 12:20:14     65s] Type 'man IMPSR-1256' for more detail.
[01/21 12:20:14     65s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/21 12:20:14     65s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/21 12:20:14     65s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/21 12:20:14     65s] Type 'man IMPSR-1256' for more detail.
[01/21 12:20:14     65s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/21 12:20:14     65s] CPU time for VDD FollowPin 0 seconds
[01/21 12:20:14     65s] CPU time for VSS FollowPin 0 seconds
[01/21 12:20:14     65s]   Number of IO ports routed: 0
[01/21 12:20:14     65s]   Number of Block ports routed: 0
[01/21 12:20:14     65s]   Number of Stripe ports routed: 0
[01/21 12:20:14     65s]   Number of Core ports routed: 46
[01/21 12:20:14     65s]   Number of Pad ports routed: 0
[01/21 12:20:14     65s]   Number of Power Bump ports routed: 0
[01/21 12:20:14     65s]   Number of Followpin connections: 23
[01/21 12:20:14     65s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3087.00 megs.
[01/21 12:20:14     65s] 
[01/21 12:20:14     65s] 
[01/21 12:20:14     65s] 
[01/21 12:20:14     65s]  Begin updating DB with routing results ...
[01/21 12:20:14     65s]  Updating DB with 100 io pins ...
[01/21 12:20:14     65s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/21 12:20:14     65s] Pin and blockage extraction finished
[01/21 12:20:14     65s] 
[01/21 12:20:14     65s] sroute created 69 wires.
[01/21 12:20:14     65s] ViaGen created 414 vias, deleted 0 via to avoid violation.
[01/21 12:20:14     65s] +--------+----------------+----------------+
[01/21 12:20:14     65s] |  Layer |     Created    |     Deleted    |
[01/21 12:20:14     65s] +--------+----------------+----------------+
[01/21 12:20:14     65s] |   M1   |       69       |       NA       |
[01/21 12:20:14     65s] |  Via1  |       46       |        0       |
[01/21 12:20:14     65s] |  Via2  |       46       |        0       |
[01/21 12:20:14     65s] |  Via3  |       46       |        0       |
[01/21 12:20:14     65s] |  Via4  |       46       |        0       |
[01/21 12:20:14     65s] |  Via5  |       46       |        0       |
[01/21 12:20:14     65s] |  Via6  |       46       |        0       |
[01/21 12:20:14     65s] |  Via7  |       46       |        0       |
[01/21 12:20:14     65s] |  Via8  |       46       |        0       |
[01/21 12:20:14     65s] |  Via9  |       46       |        0       |
[01/21 12:20:14     65s] +--------+----------------+----------------+
[01/21 12:20:19     65s] <CMD> setDrawView place
[01/21 12:20:19     66s] <CMD> setDrawView fplan
[01/21 12:20:45     69s] <CMD> defOut simple_alu_power.def
[01/21 12:20:45     69s] Writing DEF file 'simple_alu_power.def', current time is Wed Jan 21 12:20:45 2026 ...
[01/21 12:20:45     69s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[01/21 12:20:45     69s] DEF file 'simple_alu_power.def' is written, current time is Wed Jan 21 12:20:45 2026 ...
[01/21 12:21:00     70s] <CMD> saveNetlist simple_alu_power.v
[01/21 12:21:00     70s] Writing Netlist "simple_alu_power.v" ...
[01/21 12:21:17     72s] <CMD> saveDesign simple_alu_power
[01/21 12:21:17     72s] #% Begin save design ... (date=01/21 12:21:17, mem=1295.5M)
[01/21 12:21:17     72s] % Begin Save ccopt configuration ... (date=01/21 12:21:17, mem=1295.5M)
[01/21 12:21:17     72s] % End Save ccopt configuration ... (date=01/21 12:21:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1296.4M, current mem=1296.4M)
[01/21 12:21:17     72s] % Begin Save netlist data ... (date=01/21 12:21:17, mem=1296.4M)
[01/21 12:21:17     72s] Writing Binary DB to simple_alu_power.dat/simple_alu.v.bin in single-threaded mode...
[01/21 12:21:17     72s] % End Save netlist data ... (date=01/21 12:21:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1296.5M, current mem=1296.5M)
[01/21 12:21:17     72s] Saving symbol-table file ...
[01/21 12:21:17     72s] Saving congestion map file simple_alu_power.dat/simple_alu.route.congmap.gz ...
[01/21 12:21:17     72s] % Begin Save AAE data ... (date=01/21 12:21:17, mem=1296.7M)
[01/21 12:21:17     72s] Saving AAE Data ...
[01/21 12:21:17     72s] % End Save AAE data ... (date=01/21 12:21:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1296.7M, current mem=1296.7M)
[01/21 12:21:17     72s] Saving preference file simple_alu_power.dat/gui.pref.tcl ...
[01/21 12:21:17     72s] Saving mode setting ...
[01/21 12:21:17     72s] Saving global file ...
[01/21 12:21:17     72s] % Begin Save floorplan data ... (date=01/21 12:21:17, mem=1300.2M)
[01/21 12:21:17     72s] Saving floorplan file ...
[01/21 12:21:17     72s] % End Save floorplan data ... (date=01/21 12:21:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1300.2M, current mem=1300.2M)
[01/21 12:21:17     72s] Saving PG file simple_alu_power.dat/simple_alu.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Wed Jan 21 12:21:17 2026)
[01/21 12:21:17     72s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1643.1M) ***
[01/21 12:21:17     72s] Saving Drc markers ...
[01/21 12:21:17     72s] ... No Drc file written since there is no markers found.
[01/21 12:21:17     72s] % Begin Save placement data ... (date=01/21 12:21:17, mem=1300.3M)
[01/21 12:21:17     72s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/21 12:21:17     72s] Save Adaptive View Pruning View Names to Binary file
[01/21 12:21:17     72s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1646.1M) ***
[01/21 12:21:17     72s] % End Save placement data ... (date=01/21 12:21:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1300.4M, current mem=1300.4M)
[01/21 12:21:17     72s] % Begin Save routing data ... (date=01/21 12:21:17, mem=1300.4M)
[01/21 12:21:17     72s] Saving route file ...
[01/21 12:21:17     72s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1643.1M) ***
[01/21 12:21:17     72s] % End Save routing data ... (date=01/21 12:21:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1300.5M, current mem=1300.5M)
[01/21 12:21:17     72s] Saving property file simple_alu_power.dat/simple_alu.prop
[01/21 12:21:17     72s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1646.1M) ***
[01/21 12:21:17     72s] % Begin Save power constraints data ... (date=01/21 12:21:17, mem=1301.0M)
[01/21 12:21:17     72s] % End Save power constraints data ... (date=01/21 12:21:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1301.1M, current mem=1301.1M)
[01/21 12:21:18     72s] Generated self-contained design simple_alu_power.dat
[01/21 12:21:18     72s] #% End save design ... (date=01/21 12:21:18, total cpu=0:00:00.3, real=0:00:01.0, peak res=1331.0M, current mem=1302.0M)
[01/21 12:21:18     72s] *** Message Summary: 0 warning(s), 0 error(s)
[01/21 12:21:18     72s] 
[01/21 12:35:42    186s] <CMD> help *sdc*
[01/21 12:35:42    186s] Multiple matches found:
[01/21 12:35:42    186s]       checkPartitionSdc
[01/21 12:35:42    186s]       get_sdc_mode
[01/21 12:35:42    186s]       timing_enable_sdc_compatible_data_check_mcp
[01/21 12:35:42    186s] 
[01/21 12:35:55    187s] <CMD> get_sdc_mode 
[01/21 12:36:09    187s] <CMD> get_sdc_mode functional_wcl_fast
[01/21 12:36:09    187s] **ERROR: (IMPTCM-31):	Command "get_sdc_mode" does not take any arguments.

[01/21 12:38:21    195s] **ERROR: (IMPDBTCL-247):	'place_global_spare_gate_prefix' is not a recognized object or root attribute. Run 'help root:' to get a list of all root attributes, or 'man get_db' for more information about accessing objects and attributes.

[01/21 12:38:21    195s] **ERROR: (IMPDBTCL-247):	'place_global_spare_gate_cells' is not a recognized object or root attribute. Run 'help root:' to get a list of all root attributes, or 'man get_db' for more information about accessing objects and attributes.

[01/21 12:38:23    195s] invalid command name "create_spare_cells"
[01/21 12:39:31    198s] <CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_0
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_0 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_1
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_1 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_2
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_2 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_3
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_3 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_4
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_4 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_5
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_5 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_6
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_6 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_7
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_7 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_8
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_8 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_9
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_9 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_10
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_10 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_11
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_11 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_12
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_12 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_13
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_13 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_14
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_14 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_15
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_15 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_16
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_16 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_17
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_17 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_18
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_18 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_19
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_19 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_20
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_20 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_21
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_21 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_22
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_22 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_23
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_23 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_24
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_24 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_25
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_25 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_26
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_26 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_27
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_27 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_28
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_28 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_29
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_29 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_30
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_30 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_31
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_31 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_32
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_32 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_33
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_33 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_34
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_34 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_35
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_35 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_36
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_36 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_37
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_37 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_38
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_38 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_39
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_39 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_40
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_40 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_41
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_41 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_42
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_42 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_43
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_43 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_44
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_44 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_45
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_45 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_46
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_46 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_47
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_47 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_48
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_48 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_49
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NAND2X1_49 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_0
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_0 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_1
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_1 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_2
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_2 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_3
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_3 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_4
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_4 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_5
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_5 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_6
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_6 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_7
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_7 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_8
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_8 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_9
[01/21 12:39:32    198s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_9 -override
[01/21 12:39:32    198s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_10
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_10 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_11
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_11 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_12
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_12 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_13
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_13 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_14
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_14 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_15
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_15 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_16
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_16 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_17
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_17 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_18
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_18 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_19
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_19 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_20
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_20 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_21
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_21 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_22
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_22 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_23
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_23 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_24
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_24 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_25
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_25 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_26
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_26 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_27
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_27 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_28
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_28 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_29
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_29 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_30
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_30 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_31
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_31 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_32
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_32 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_33
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_33 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_34
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_34 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_35
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_35 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_36
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_36 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_37
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_37 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_38
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_38 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_39
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_39 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_40
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_40 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_41
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_41 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_42
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_42 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_43
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_43 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_44
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_44 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_45
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_45 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_46
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_46 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_47
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_47 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_48
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_48 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_49
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_NOR2X1_49 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_0
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_0 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_1
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_1 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_2
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_2 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_3
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_3 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_4
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_4 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_5
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_5 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_6
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_6 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_7
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_7 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_8
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_8 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_9
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_9 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_10
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_10 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_11
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_11 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_12
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_12 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_13
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_13 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_14
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_14 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_15
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_15 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_16
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_16 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_17
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_17 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_18
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_18 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_19
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_19 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_20
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_20 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_21
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_21 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_22
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_22 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_23
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_23 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_24
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_24 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_25
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_25 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_26
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_26 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_27
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_27 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_28
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_28 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_29
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_29 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_30
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_30 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_31
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_31 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_32
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_32 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_33
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_33 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_34
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_34 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_35
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_35 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_36
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_36 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_37
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_37 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_38
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_38 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_39
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_39 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_40
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_40 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_41
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_41 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_42
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_42 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_43
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_43 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_44
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_44 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_45
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_45 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_46
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_46 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_47
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_47 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_48
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_48 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_49
[01/21 12:39:32    199s] <CMD> globalNetConnect VSS -type pgpin -pin {A B I} -inst SPARE_INVX2_49 -override
[01/21 12:39:32    199s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'A B I' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> setDrawView fplan
[01/21 12:39:40    199s] <CMD> setDrawView place
[01/21 12:39:41    199s] <CMD> setDrawView fplan
[01/21 12:40:36    202s] invalid command name "wcl_slow/slow/ADDFHX2 wcl_slow/slow/ADDFHX4 wcl_slow/slow/ADDFHXL wcl_slow/slow/ADDFXL wcl_slow/slow/ADDHX2 wcl_slow/slow/ADDHXL wcl_slow/slow/AND2X4 wcl_slow/slow/AND2X6 wcl_slow/slow/AND2XL wcl_slow/slow/AND3X1 wcl_slow/slow/AND3X8 wcl_slow/slow/AND3XL wcl_slow/slow/AND4X1 wcl_slow/slow/AND4X4 wcl_slow/slow/AND4X8 wcl_slow/slow/AND4XL wcl_slow/slow/AO21X1 wcl_slow/slow/AO21X2 wcl_slow/slow/AO21XL wcl_slow/slow/AO22X1 wcl_slow/slow/AO22X2 wcl_slow/slow/AO22XL wcl_slow/slow/AOI211X2 wcl_slow/slow/AOI211X4 wcl_slow/slow/AOI21X1 wcl_slow/slow/AOI21XL wcl_slow/slow/AOI221X4 wcl_slow/slow/AOI221XL wcl_slow/slow/AOI222XL wcl_slow/slow/AOI22X2 wcl_slow/slow/AOI22X4 wcl_slow/slow/AOI22XL wcl_slow/slow/AOI2BB1X2 wcl_slow/slow/AOI2BB1X4 wcl_slow/slow/AOI2BB1XL wcl_slow/slow/AOI2BB2X2 wcl_slow/slow/AOI2BB2XL wcl_slow/slow/AOI31X2 wcl_slow/slow/AOI32X2 wcl_slow/slow/AOI32X4 wcl_slow/slow/AOI32XL wcl_slow/slow/AOI33X1 wcl_slow/slow/AOI33X2 wcl_slow/slow/AOI33X4 wcl_slow/slow/BUFX12 wcl_slow/slow/BUFX16 wcl_slow/slow/BUFX2 wcl_slow/slow/BUFX20 wcl_slow/slow/BUFX3 wcl_slow/slow/BUFX4 wcl_slow/slow/CLKAND2X2 wcl_slow/slow/CLKAND2X6 wcl_slow/slow/CLKBUFX12 wcl_slow/slow/CLKBUFX16 wcl_slow/slow/CLKBUFX2 wcl_slow/slow/CLKBUFX20 wcl_slow/slow/CLKBUFX4 wcl_slow/slow/CLKBUFX6 wcl_slow/slow/CLKBUFX8 wcl_slow/slow/CLKINVX1 wcl_slow/slow/CLKINVX12 wcl_slow/slow/CLKINVX16 wcl_slow/slow/CLKINVX2 wcl_slow/slow/CLKINVX20 wcl_slow/slow/CLKINVX3 wcl_slow/slow/CLKINVX4 wcl_slow/slow/CLKINVX6 wcl_slow/slow/CLKMX2X12 wcl_slow/slow/CLKXOR2X1 wcl_slow/slow/CLKXOR2X4 wcl_slow/slow/DFFHQX1 wcl_slow/slow/DFFHQX2 wcl_slow/slow/DFFNSRX2 wcl_slow/slow/DFFQX1 wcl_slow/slow/DFFQX2 wcl_slow/slow/DFFQX4 wcl_slow/slow/DFFRHQX2 wcl_slow/slow/DFFRX1 wcl_slow/slow/DFFRX4 wcl_slow/slow/DFFRXL wcl_slow/slow/DFFSHQX2 wcl_slow/slow/DFFSHQX4 wcl_slow/slow/DFFSHQX8 wcl_slow/slow/DFFSRHQX1 wcl_slow/slow/DFFSRHQX2 wcl_slow/slow/DFFSRX1 wcl_slow/slow/DFFSRXL wcl_slow/slow/DFFTRX2 wcl_slow/slow/DFFX1 wcl_slow/slow/DFFX2 wcl_slow/slow/DLY1X4 wcl_slow/slow/DLY2X4 wcl_slow/slow/DLY3X4 wcl_slow/slow/EDFFHQX2 wcl_slow/slow/EDFFTRX1 wcl_slow/slow/EDFFTRX4 wcl_slow/slow/EDFFX1 wcl_slow/slow/EDFFX4 wcl_slow/slow/HOLDX1 wcl_slow/slow/INVX1 wcl_slow/slow/INVX12 wcl_slow/slow/INVX2 wcl_slow/slow/INVX3 wcl_slow/slow/MDFFHQX8 wcl_slow/slow/MX2X1 wcl_slow/slow/MX2X2 wcl_slow/slow/MX2X4 wcl_slow/slow/MX2X6 wcl_slow/slow/MX2XL wcl_slow/slow/MX3X1 wcl_slow/slow/MX3X2 wcl_slow/slow/MX3X4 wcl_slow/slow/MX4X4 wcl_slow/slow/MXI2X1 wcl_slow/slow/MXI2X6 wcl_slow/slow/MXI2XL wcl_slow/slow/MXI3X1 wcl_slow/slow/MXI3X4 wcl_slow/slow/MXI4X2 wcl_slow/slow/MXI4XL wcl_slow/slow/NAND2BX1 wcl_slow/slow/NAND2BX2 wcl_slow/slow/NAND2BXL wcl_slow/slow/NAND2X6 wcl_slow/slow/NAND3BX4 wcl_slow/slow/NAND3BXL wcl_slow/slow/NAND3X1 wcl_slow/slow/NAND3X4 wcl_slow/slow/NAND3X6 wcl_slow/slow/NAND3XL wcl_slow/slow/NAND4BBX2 wcl_slow/slow/NAND4BBXL wcl_slow/slow/NAND4X2 wcl_slow/slow/NAND4X6 wcl_slow/slow/NOR2BX1 wcl_slow/slow/NOR2BX2 wcl_slow/slow/NOR2BX4 wcl_slow/slow/NOR2BXL wcl_slow/slow/NOR2X1 wcl_slow/slow/NOR2X2 wcl_slow/slow/NOR2X4 wcl_slow/slow/NOR2X6 wcl_slow/slow/NOR2XL wcl_slow/slow/NOR3BX1 wcl_slow/slow/NOR3BX2 wcl_slow/slow/NOR3BXL wcl_slow/slow/NOR3X1 wcl_slow/slow/NOR4BBX2 wcl_slow/slow/NOR4BBX4 wcl_slow/slow/NOR4BBXL wcl_slow/slow/NOR4X2 wcl_slow/slow/NOR4X6 wcl_slow/slow/OA21X1 wcl_slow/slow/OA22X1 wcl_slow/slow/OA22X2 wcl_slow/slow/OAI211X2 wcl_slow/slow/OAI211X4 wcl_slow/slow/OAI21X4 wcl_slow/slow/OAI21XL wcl_slow/slow/OAI221XL wcl_slow/slow/OAI222X2 wcl_slow/slow/OAI222X4 wcl_slow/slow/OAI22X1 wcl_slow/slow/OAI22X2 wcl_slow/slow/OAI2BB1X2 wcl_slow/slow/OAI2BB2X1 wcl_slow/slow/OAI2BB2XL wcl_slow/slow/OAI31XL wcl_slow/slow/OAI32XL wcl_slow/slow/OAI33X1 wcl_slow/slow/OAI33X2 wcl_slow/slow/OAI33XL wcl_slow/slow/OR2XL wcl_slow/slow/OR3X2 wcl_slow/slow/OR3X4 wcl_slow/slow/OR4X4 wcl_slow/slow/OR4X6 wcl_slow/slow/OR4X8 wcl_slow/slow/OR4XL wcl_slow/slow/SDFFHQX8 wcl_slow/slow/SDFFNSRX2 wcl_slow/slow/SDFFNSRXL wcl_slow/slow/SDFFQX1 wcl_slow/slow/SDFFRHQX1 wcl_slow/slow/SDFFRHQX4 wcl_slow/slow/SDFFRX1 wcl_slow/slow/SDFFRX2 wcl_slow/slow/SDFFRXL wcl_slow/slow/SDFFSHQX1 wcl_slow/slow/SDFFSRHQX1 wcl_slow/slow/SDFFSRHQX2 wcl_slow/slow/SDFFSRHQX4 wcl_slow/slow/SDFFSRX1 wcl_slow/slow/SDFFSRX4 wcl_slow/slow/SDFFSX1 wcl_slow/slow/SDFFSXL wcl_slow/slow/SDFFTRX1 wcl_slow/slow/SDFFTRX2 wcl_slow/slow/SDFFTRX4 wcl_slow/slow/SDFFTRXL wcl_slow/slow/SDFFX1 wcl_slow/slow/SEDFFHQX2 wcl_slow/slow/SEDFFHQX8 wcl_slow/slow/SEDFFTRX2 wcl_slow/slow/SEDFFTRX4 wcl_slow/slow/SEDFFTRXL wcl_slow/slow/SEDFFX2 wcl_slow/slow/SEDFFXL wcl_slow/slow/SMDFFHQX1 wcl_slow/slow/SMDFFHQX2 wcl_slow/slow/SMDFFHQX4 wcl_slow/slow/SMDFFHQX8 wcl_slow/slow/TBUFX16 wcl_slow/slow/TBUFX3 wcl_slow/slow/TBUFX6 wcl_slow/slow/TBUFX8 wcl_slow/slow/TBUFXL wcl_slow/slow/TIELO wcl_slow/slow/TLATNCAX12 wcl_slow/slow/TLATNCAX2 wcl_slow/slow/TLATNCAX20 wcl_slow/slow/TLATNCAX6 wcl_slow/slow/TLATNSRX4 wcl_slow/slow/TLATNSRXL wcl_slow/slow/TLATNTSCAX16 wcl_slow/slow/TLATNTSCAX4 wcl_slow/slow/TLATNTSCAX8 wcl_slow/slow/TLATNX2 wcl_slow/slow/TLATNXL wcl_slow/slow/TLATSRX2 wcl_slow/slow/TLATSRX4 wcl_slow/slow/TLATX2 wcl_slow/slow/TLATXL wcl_slow/slow/XNOR2X1 wcl_slow/slow/XNOR2X2 wcl_slow/slow/XNOR2X4 wcl_slow/slow/XNOR2XL wcl_slow/slow/XOR2X1 wcl_slow/slow/XOR2X2 wcl_slow/slow/XOR2X4 wcl_slow/slow/XOR2XL wcl_slow/slow/ACHCONX2 wcl_slow/slow/ADDFX2 wcl_slow/slow/ADDFX4 wcl_slow/slow/ADDHX1 wcl_slow/slow/AND3X4 wcl_slow/slow/AND3X6 wcl_slow/slow/AO22X4 wcl_slow/slow/AOI21X4 wcl_slow/slow/AOI221X1 wcl_slow/slow/AOI222X2 wcl_slow/slow/AOI2BB2X1 wcl_slow/slow/AOI2BB2X4 wcl_slow/slow/AOI31X1 wcl_slow/slow/AOI32X1 wcl_slow/slow/BMXIX2 wcl_slow/slow/BUFX8 wcl_slow/slow/CLKAND2X12 wcl_slow/slow/CLKAND2X3 wcl_slow/slow/CLKBUFX3 wcl_slow/slow/CLKINVX8 wcl_slow/slow/CLKMX2X6 wcl_slow/slow/CLKXOR2X2 wcl_slow/slow/DFFNSRX1 wcl_slow/slow/DFFNSRXL wcl_slow/slow/DFFRHQX1 wcl_slow/slow/DFFRHQX4 wcl_slow/slow/DFFRX2 wcl_slow/slow/DFFSRHQX4 wcl_slow/slow/DFFSRX2 wcl_slow/slow/DFFSX4 wcl_slow/slow/DFFSXL wcl_slow/slow/DFFTRX1 wcl_slow/slow/DFFTRX4 wcl_slow/slow/DFFX4 wcl_slow/slow/DLY1X1 wcl_slow/slow/DLY4X1 wcl_slow/slow/EDFFHQX1 wcl_slow/slow/EDFFX2 wcl_slow/slow/EDFFXL wcl_slow/slow/INVX20 wcl_slow/slow/INVX4 wcl_slow/slow/MDFFHQX1 wcl_slow/slow/MDFFHQX2 wcl_slow/slow/MDFFHQX4 wcl_slow/slow/MX4X1 wcl_slow/slow/MX4X2 wcl_slow/slow/MX4XL wcl_slow/slow/MXI2X2 wcl_slow/slow/MXI3X2 wcl_slow/slow/MXI3XL wcl_slow/slow/MXI4X4 wcl_slow/slow/NAND2BX4 wcl_slow/slow/NAND2X4 wcl_slow/slow/NAND2XL wcl_slow/slow/NAND3X2 wcl_slow/slow/NAND4BBX4 wcl_slow/slow/NAND4BX4 wcl_slow/slow/NAND4X4 wcl_slow/slow/NAND4X8 wcl_slow/slow/NOR3X6 wcl_slow/slow/NOR4BBX1 wcl_slow/slow/NOR4BX2 wcl_slow/slow/NOR4BX4 wcl_slow/slow/OA22X4 wcl_slow/slow/OAI21X1 wcl_slow/slow/OAI221X4 wcl_slow/slow/OAI222X1 wcl_slow/slow/OAI22X4 wcl_slow/slow/OAI2BB1X1 wcl_slow/slow/OAI2BB1X4 wcl_slow/slow/OAI2BB2X4 wcl_slow/slow/OAI31X4 wcl_slow/slow/OAI32X4 wcl_slow/slow/OR2X4 wcl_slow/slow/OR2X6 wcl_slow/slow/OR2X8 wcl_slow/slow/OR3X1 wcl_slow/slow/OR3X8 wcl_slow/slow/SDFFHQX1 wcl_slow/slow/SDFFHQX2 wcl_slow/slow/SDFFQX4 wcl_slow/slow/SDFFQXL wcl_slow/slow/SDFFRHQX8 wcl_slow/slow/SDFFRX4 wcl_slow/slow/SDFFSHQX2 wcl_slow/slow/SDFFSRX2 wcl_slow/slow/SDFFSX2 wcl_slow/slow/SDFFX2 wcl_slow/slow/SDFFX4 wcl_slow/slow/SDFFXL wcl_slow/slow/TBUFX12 wcl_slow/slow/TBUFX20 wcl_slow/slow/TBUFX4 wcl_slow/slow/TLATNCAX16 wcl_slow/slow/TLATNSRX2 wcl_slow/slow/TLATNTSCAX12 wcl_slow/slow/TLATNTSCAX2 wcl_slow/slow/TLATNTSCAX20 wcl_slow/slow/TLATNTSCAX6 wcl_slow/slow/TLATNX4 wcl_slow/slow/TLATSRX1 wcl_slow/slow/TLATSRXL wcl_slow/slow/TLATX1 wcl_slow/slow/XNOR3X1 wcl_slow/slow/XNOR3XL wcl_slow/slow/AND2X1 wcl_slow/slow/AO21X4 wcl_slow/slow/AOI211X1 wcl_slow/slow/AOI21X2 wcl_slow/slow/AOI221X2 wcl_slow/slow/AOI222X1 wcl_slow/slow/AOI222X4 wcl_slow/slow/AOI2BB1X1 wcl_slow/slow/AOI31XL wcl_slow/slow/AOI33XL wcl_slow/slow/BMXIX4 wcl_slow/slow/BUFX6 wcl_slow/slow/CLKAND2X8 wcl_slow/slow/CLKMX2X2 wcl_slow/slow/CLKMX2X3 wcl_slow/slow/CLKMX2X4 wcl_slow/slow/DFFQXL wcl_slow/slow/DFFRHQX8 wcl_slow/slow/DFFSRX4 wcl_slow/slow/DFFSX1 wcl_slow/slow/DFFTRXL wcl_slow/slow/DFFXL wcl_slow/slow/DLY2X1 wcl_slow/slow/DLY3X1 wcl_slow/slow/DLY4X4 wcl_slow/slow/EDFFHQX8 wcl_slow/slow/INVX6 wcl_slow/slow/MX3XL wcl_slow/slow/NAND2X2 wcl_slow/slow/NAND2X8 wcl_slow/slow/NAND3BX1 wcl_slow/slow/NAND3X8 wcl_slow/slow/NAND4BX2 wcl_slow/slow/NAND4BXL wcl_slow/slow/NAND4X1 wcl_slow/slow/NAND4XL wcl_slow/slow/NOR3BX4 wcl_slow/slow/NOR3X2 wcl_slow/slow/NOR4X1 wcl_slow/slow/NOR4XL wcl_slow/slow/OA21X2 wcl_slow/slow/OA21XL wcl_slow/slow/OAI21X2 wcl_slow/slow/OAI221X1 wcl_slow/slow/OAI22XL wcl_slow/slow/OAI2BB1XL wcl_slow/slow/OAI2BB2X2 wcl_slow/slow/OAI31X2 wcl_slow/slow/OAI32X2 wcl_slow/slow/OAI33X4 wcl_slow/slow/OR4X1 wcl_slow/slow/SDFFHQX4 wcl_slow/slow/SDFFNSRX1 wcl_slow/slow/SDFFNSRX4 wcl_slow/slow/SDFFRHQX2 wcl_slow/slow/SDFFSHQX4 wcl_slow/slow/SDFFSHQX8 wcl_slow/slow/SDFFSRHQX8 wcl_slow/slow/SEDFFTRX1 wcl_slow/slow/SEDFFX1 wcl_slow/slow/TBUFX2 wcl_slow/slow/TLATNCAX4 wcl_slow/slow/TLATNX1 wcl_slow/slow/TLATX4 wcl_slow/slow/ADDFHX1 wcl_slow/slow/ADDFX1 wcl_slow/slow/ADDHX4 wcl_slow/slow/AND2X2 wcl_slow/slow/AND2X8 wcl_slow/slow/AND3X2 wcl_slow/slow/AND4X2 wcl_slow/slow/AND4X6 wcl_slow/slow/AOI211XL wcl_slow/slow/AOI22X1 wcl_slow/slow/DFFSHQX1 wcl_slow/slow/DFFSRHQX8 wcl_slow/slow/EDFFTRXL wcl_slow/slow/INVX16 wcl_slow/slow/INVX8 wcl_slow/slow/MX2X8 wcl_slow/slow/NAND2X1 wcl_slow/slow/NAND3BX2 wcl_slow/slow/NOR2X8 wcl_slow/slow/NOR3XL wcl_slow/slow/NOR4BX1 wcl_slow/slow/NOR4X8 wcl_slow/slow/OAI211X1 wcl_slow/slow/OAI31X1 wcl_slow/slow/OAI32X1 wcl_slow/slow/OR2X1 wcl_slow/slow/OR2X2 wcl_slow/slow/OR4X2 wcl_slow/slow/SDFFSRXL wcl_slow/slow/SDFFSX4 wcl_slow/slow/TIEHI wcl_slow/slow/TLATNCAX3 wcl_slow/slow/TLATNCAX8 wcl_slow/slow/TLATNSRX1 wcl_slow/slow/TLATNTSCAX3 wcl_slow/slow/XOR3XL wcl_slow/slow/AOI31X4 wcl_slow/slow/DFFHQX8 wcl_slow/slow/EDFFHQX4 wcl_slow/slow/INVXL wcl_slow/slow/MXI2X8 wcl_slow/slow/MXI4X1 wcl_slow/slow/NAND4BX1 wcl_slow/slow/OA21X4 wcl_slow/slow/OAI221X2 wcl_slow/slow/OR3X6 wcl_slow/slow/OR3XL wcl_slow/slow/SDFFQX2 wcl_slow/slow/SEDFFHQX4 wcl_slow/slow/SEDFFX4 wcl_slow/slow/TBUFX1 wcl_slow/slow/CLKXOR2X8 wcl_slow/slow/MXI2X4 wcl_slow/slow/NAND4BBX1 wcl_slow/slow/NOR3X8 wcl_slow/slow/NOR4BXL wcl_slow/slow/NOR4X4 wcl_slow/slow/OA22XL wcl_slow/slow/OAI222XL wcl_slow/slow/XOR3X1 wcl_slow/slow/CLKMX2X8 wcl_slow/slow/DFFHQX4 wcl_slow/slow/NOR3X4 wcl_slow/slow/EDFFTRX2 wcl_slow/slow/SEDFFHQX1 wcl_slow/slow/CLKAND2X4 wcl_slow/slow/OAI211XL wcl_fast/fast/ADDFHX2 wcl_fast/fast/ADDFHX4 wcl_fast/fast/ADDFHXL wcl_fast/fast/ADDFXL wcl_fast/fast/ADDHX2 wcl_fast/fast/ADDHXL wcl_fast/fast/AND2X4 wcl_fast/fast/AND2X6 wcl_fast/fast/AND2XL wcl_fast/fast/AND3X1 wcl_fast/fast/AND3X8 wcl_fast/fast/AND3XL wcl_fast/fast/AND4X1 wcl_fast/fast/AND4X4 wcl_fast/fast/AND4X8 wcl_fast/fast/AND4XL wcl_fast/fast/AO21X1 wcl_fast/fast/AO21X2 wcl_fast/fast/AO21XL wcl_fast/fast/AO22X1 wcl_fast/fast/AO22X2 wcl_fast/fast/AO22XL wcl_fast/fast/AOI211X2 wcl_fast/fast/AOI211X4 wcl_fast/fast/AOI21X1 wcl_fast/fast/AOI21XL wcl_fast/fast/AOI221X4 wcl_fast/fast/AOI221XL wcl_fast/fast/AOI222XL wcl_fast/fast/AOI22X2 wcl_fast/fast/AOI22X4 wcl_fast/fast/AOI22XL wcl_fast/fast/AOI2BB1X2 wcl_fast/fast/AOI2BB1X4 wcl_fast/fast/AOI2BB1XL wcl_fast/fast/AOI2BB2X2 wcl_fast/fast/AOI2BB2XL wcl_fast/fast/AOI31X2 wcl_fast/fast/AOI32X2 wcl_fast/fast/AOI32X4 wcl_fast/fast/AOI32XL wcl_fast/fast/AOI33X1 wcl_fast/fast/AOI33X2 wcl_fast/fast/AOI33X4 wcl_fast/fast/BUFX12 wcl_fast/fast/BUFX16 wcl_fast/fast/BUFX2 wcl_fast/fast/BUFX20 wcl_fast/fast/BUFX3 wcl_fast/fast/BUFX4 wcl_fast/fast/CLKAND2X2 wcl_fast/fast/CLKAND2X6 wcl_fast/fast/CLKBUFX12 wcl_fast/fast/CLKBUFX16 wcl_fast/fast/CLKBUFX2 wcl_fast/fast/CLKBUFX20 wcl_fast/fast/CLKBUFX4 wcl_fast/fast/CLKBUFX6 wcl_fast/fast/CLKBUFX8 wcl_fast/fast/CLKINVX1 wcl_fast/fast/CLKINVX12 wcl_fast/fast/CLKINVX16 wcl_fast/fast/CLKINVX2 wcl_fast/fast/CLKINVX20 wcl_fast/fast/CLKINVX3 wcl_fast/fast/CLKINVX4 wcl_fast/fast/CLKINVX6 wcl_fast/fast/CLKMX2X12 wcl_fast/fast/CLKXOR2X1 wcl_fast/fast/CLKXOR2X4 wcl_fast/fast/DFFHQX1 wcl_fast/fast/DFFHQX2 wcl_fast/fast/DFFNSRX2 wcl_fast/fast/DFFQX1 wcl_fast/fast/DFFQX2 wcl_fast/fast/DFFQX4 wcl_fast/fast/DFFRHQX2 wcl_fast/fast/DFFRX1 wcl_fast/fast/DFFRX4 wcl_fast/fast/DFFRXL wcl_fast/fast/DFFSHQX2 wcl_fast/fast/DFFSHQX4 wcl_fast/fast/DFFSHQX8 wcl_fast/fast/DFFSRHQX1 wcl_fast/fast/DFFSRHQX2 wcl_fast/fast/DFFSRX1 wcl_fast/fast/DFFSRXL wcl_fast/fast/DFFTRX2 wcl_fast/fast/DFFX1 wcl_fast/fast/DFFX2 wcl_fast/fast/DLY1X4 wcl_fast/fast/DLY2X4 wcl_fast/fast/DLY3X4 wcl_fast/fast/EDFFHQX2 wcl_fast/fast/EDFFTRX1 wcl_fast/fast/EDFFTRX4 wcl_fast/fast/EDFFX1 wcl_fast/fast/EDFFX4 wcl_fast/fast/HOLDX1 wcl_fast/fast/INVX1 wcl_fast/fast/INVX12 wcl_fast/fast/INVX2 wcl_fast/fast/INVX3 wcl_fast/fast/MDFFHQX8 wcl_fast/fast/MX2X1 wcl_fast/fast/MX2X2 wcl_fast/fast/MX2X4 wcl_fast/fast/MX2X6 wcl_fast/fast/MX2XL wcl_fast/fast/MX3X1 wcl_fast/fast/MX3X2 wcl_fast/fast/MX3X4 wcl_fast/fast/MX4X4 wcl_fast/fast/MXI2X1 wcl_fast/fast/MXI2X6 wcl_fast/fast/MXI2XL wcl_fast/fast/MXI3X1 wcl_fast/fast/MXI3X4 wcl_fast/fast/MXI4X2 wcl_fast/fast/MXI4XL wcl_fast/fast/NAND2BX1 wcl_fast/fast/NAND2BX2 wcl_fast/fast/NAND2BXL wcl_fast/fast/NAND2X6 wcl_fast/fast/NAND3BX4 wcl_fast/fast/NAND3BXL wcl_fast/fast/NAND3X1 wcl_fast/fast/NAND3X4 wcl_fast/fast/NAND3X6 wcl_fast/fast/NAND3XL wcl_fast/fast/NAND4BBX2 wcl_fast/fast/NAND4BBXL wcl_fast/fast/NAND4X2 wcl_fast/fast/NAND4X6 wcl_fast/fast/NOR2BX1 wcl_fast/fast/NOR2BX2 wcl_fast/fast/NOR2BX4 wcl_fast/fast/NOR2BXL wcl_fast/fast/NOR2X1 wcl_fast/fast/NOR2X2 wcl_fast/fast/NOR2X4 wcl_fast/fast/NOR2X6 wcl_fast/fast/NOR2XL wcl_fast/fast/NOR3BX1 wcl_fast/fast/NOR3BX2 wcl_fast/fast/NOR3BXL wcl_fast/fast/NOR3X1 wcl_fast/fast/NOR4BBX2 wcl_fast/fast/NOR4BBX4 wcl_fast/fast/NOR4BBXL wcl_fast/fast/NOR4X2 wcl_fast/fast/NOR4X6 wcl_fast/fast/OA21X1 wcl_fast/fast/OA22X1 wcl_fast/fast/OA22X2 wcl_fast/fast/OAI211X2 wcl_fast/fast/OAI211X4 wcl_fast/fast/OAI21X4 wcl_fast/fast/OAI21XL wcl_fast/fast/OAI221XL wcl_fast/fast/OAI222X2 wcl_fast/fast/OAI222X4 wcl_fast/fast/OAI22X1 wcl_fast/fast/OAI22X2 wcl_fast/fast/OAI2BB1X2 wcl_fast/fast/OAI2BB2X1 wcl_fast/fast/OAI2BB2XL wcl_fast/fast/OAI31XL wcl_fast/fast/OAI32XL wcl_fast/fast/OAI33X1 wcl_fast/fast/OAI33X2 wcl_fast/fast/OAI33XL wcl_fast/fast/OR2XL wcl_fast/fast/OR3X2 wcl_fast/fast/OR3X4 wcl_fast/fast/OR4X4 wcl_fast/fast/OR4X6 wcl_fast/fast/OR4X8 wcl_fast/fast/OR4XL wcl_fast/fast/SDFFHQX8 wcl_fast/fast/SDFFNSRX2 wcl_fast/fast/SDFFNSRXL wcl_fast/fast/SDFFQX1 wcl_fast/fast/SDFFRHQX1 wcl_fast/fast/SDFFRHQX4 wcl_fast/fast/SDFFRX1 wcl_fast/fast/SDFFRX2 wcl_fast/fast/SDFFRXL wcl_fast/fast/SDFFSHQX1 wcl_fast/fast/SDFFSRHQX1 wcl_fast/fast/SDFFSRHQX2 wcl_fast/fast/SDFFSRHQX4 wcl_fast/fast/SDFFSRX1 wcl_fast/fast/SDFFSRX4 wcl_fast/fast/SDFFSX1 wcl_fast/fast/SDFFSXL wcl_fast/fast/SDFFTRX1 wcl_fast/fast/SDFFTRX2 wcl_fast/fast/SDFFTRX4 wcl_fast/fast/SDFFTRXL wcl_fast/fast/SDFFX1 wcl_fast/fast/SEDFFHQX2 wcl_fast/fast/SEDFFHQX8 wcl_fast/fast/SEDFFTRX2 wcl_fast/fast/SEDFFTRX4 wcl_fast/fast/SEDFFTRXL wcl_fast/fast/SEDFFX2 wcl_fast/fast/SEDFFXL wcl_fast/fast/SMDFFHQX1 wcl_fast/fast/SMDFFHQX2 wcl_fast/fast/SMDFFHQX4 wcl_fast/fast/SMDFFHQX8 wcl_fast/fast/TBUFX16 wcl_fast/fast/TBUFX3 wcl_fast/fast/TBUFX6 wcl_fast/fast/TBUFX8 wcl_fast/fast/TBUFXL wcl_fast/fast/TIELO wcl_fast/fast/TLATNCAX12 wcl_fast/fast/TLATNCAX2 wcl_fast/fast/TLATNCAX20 wcl_fast/fast/TLATNCAX6 wcl_fast/fast/TLATNSRX4 wcl_fast/fast/TLATNSRXL wcl_fast/fast/TLATNTSCAX16 wcl_fast/fast/TLATNTSCAX4 wcl_fast/fast/TLATNTSCAX8 wcl_fast/fast/TLATNX2 wcl_fast/fast/TLATNXL wcl_fast/fast/TLATSRX2 wcl_fast/fast/TLATSRX4 wcl_fast/fast/TLATX2 wcl_fast/fast/TLATXL wcl_fast/fast/XNOR2X1 wcl_fast/fast/XNOR2X2 wcl_fast/fast/XNOR2X4 wcl_fast/fast/XNOR2XL wcl_fast/fast/XOR2X1 wcl_fast/fast/XOR2X2 wcl_fast/fast/XOR2X4 wcl_fast/fast/XOR2XL wcl_fast/fast/ACHCONX2 wcl_fast/fast/ADDFX2 wcl_fast/fast/ADDFX4 wcl_fast/fast/ADDHX1 wcl_fast/fast/AND3X4 wcl_fast/fast/AND3X6 wcl_fast/fast/AO22X4 wcl_fast/fast/AOI21X4 wcl_fast/fast/AOI221X1 wcl_fast/fast/AOI222X2 wcl_fast/fast/AOI2BB2X1 wcl_fast/fast/AOI2BB2X4 wcl_fast/fast/AOI31X1 wcl_fast/fast/AOI32X1 wcl_fast/fast/BMXIX2 wcl_fast/fast/BUFX8 wcl_fast/fast/CLKAND2X12 wcl_fast/fast/CLKAND2X3 wcl_fast/fast/CLKBUFX3 wcl_fast/fast/CLKINVX8 wcl_fast/fast/CLKMX2X6 wcl_fast/fast/CLKXOR2X2 wcl_fast/fast/DFFNSRX1 wcl_fast/fast/DFFNSRXL wcl_fast/fast/DFFRHQX1 wcl_fast/fast/DFFRHQX4 wcl_fast/fast/DFFRX2 wcl_fast/fast/DFFSRHQX4 wcl_fast/fast/DFFSRX2 wcl_fast/fast/DFFSX4 wcl_fast/fast/DFFSXL wcl_fast/fast/DFFTRX1 wcl_fast/fast/DFFTRX4 wcl_fast/fast/DFFX4 wcl_fast/fast/DLY1X1 wcl_fast/fast/DLY4X1 wcl_fast/fast/EDFFHQX1 wcl_fast/fast/EDFFX2 wcl_fast/fast/EDFFXL wcl_fast/fast/INVX20 wcl_fast/fast/INVX4 wcl_fast/fast/MDFFHQX1 wcl_fast/fast/MDFFHQX2 wcl_fast/fast/MDFFHQX4 wcl_fast/fast/MX4X1 wcl_fast/fast/MX4X2 wcl_fast/fast/MX4XL wcl_fast/fast/MXI2X2 wcl_fast/fast/MXI3X2 wcl_fast/fast/MXI3XL wcl_fast/fast/MXI4X4 wcl_fast/fast/NAND2BX4 wcl_fast/fast/NAND2X4 wcl_fast/fast/NAND2XL wcl_fast/fast/NAND3X2 wcl_fast/fast/NAND4BBX4 wcl_fast/fast/NAND4BX4 wcl_fast/fast/NAND4X4 wcl_fast/fast/NAND4X8 wcl_fast/fast/NOR3X6 wcl_fast/fast/NOR4BBX1 wcl_fast/fast/NOR4BX2 wcl_fast/fast/NOR4BX4 wcl_fast/fast/OA22X4 wcl_fast/fast/OAI21X1 wcl_fast/fast/OAI221X4 wcl_fast/fast/OAI222X1 wcl_fast/fast/OAI22X4 wcl_fast/fast/OAI2BB1X1 wcl_fast/fast/OAI2BB1X4 wcl_fast/fast/OAI2BB2X4 wcl_fast/fast/OAI31X4 wcl_fast/fast/OAI32X4 wcl_fast/fast/OR2X4 wcl_fast/fast/OR2X6 wcl_fast/fast/OR2X8 wcl_fast/fast/OR3X1 wcl_fast/fast/OR3X8 wcl_fast/fast/SDFFHQX1 wcl_fast/fast/SDFFHQX2 wcl_fast/fast/SDFFQX4 wcl_fast/fast/SDFFQXL wcl_fast/fast/SDFFRHQX8 wcl_fast/fast/SDFFRX4 wcl_fast/fast/SDFFSHQX2 wcl_fast/fast/SDFFSRX2 wcl_fast/fast/SDFFSX2 wcl_fast/fast/SDFFX2 wcl_fast/fast/SDFFX4 wcl_fast/fast/SDFFXL wcl_fast/fast/TBUFX12 wcl_fast/fast/TBUFX20 wcl_fast/fast/TBUFX4 wcl_fast/fast/TLATNCAX16 wcl_fast/fast/TLATNSRX2 wcl_fast/fast/TLATNTSCAX12 wcl_fast/fast/TLATNTSCAX2 wcl_fast/fast/TLATNTSCAX20 wcl_fast/fast/TLATNTSCAX6 wcl_fast/fast/TLATNX4 wcl_fast/fast/TLATSRX1 wcl_fast/fast/TLATSRXL wcl_fast/fast/TLATX1 wcl_fast/fast/XNOR3X1 wcl_fast/fast/XNOR3XL wcl_fast/fast/AND2X1 wcl_fast/fast/AO21X4 wcl_fast/fast/AOI211X1 wcl_fast/fast/AOI21X2 wcl_fast/fast/AOI221X2 wcl_fast/fast/AOI222X1 wcl_fast/fast/AOI222X4 wcl_fast/fast/AOI2BB1X1 wcl_fast/fast/AOI31XL wcl_fast/fast/AOI33XL wcl_fast/fast/BMXIX4 wcl_fast/fast/BUFX6 wcl_fast/fast/CLKAND2X8 wcl_fast/fast/CLKMX2X2 wcl_fast/fast/CLKMX2X3 wcl_fast/fast/CLKMX2X4 wcl_fast/fast/DFFQXL wcl_fast/fast/DFFRHQX8 wcl_fast/fast/DFFSRX4 wcl_fast/fast/DFFSX1 wcl_fast/fast/DFFTRXL wcl_fast/fast/DFFXL wcl_fast/fast/DLY2X1 wcl_fast/fast/DLY3X1 wcl_fast/fast/DLY4X4 wcl_fast/fast/EDFFHQX8 wcl_fast/fast/INVX6 wcl_fast/fast/MX3XL wcl_fast/fast/NAND2X2 wcl_fast/fast/NAND2X8 wcl_fast/fast/NAND3BX1 wcl_fast/fast/NAND3X8 wcl_fast/fast/NAND4BX2 wcl_fast/fast/NAND4BXL wcl_fast/fast/NAND4X1 wcl_fast/fast/NAND4XL wcl_fast/fast/NOR3BX4 wcl_fast/fast/NOR3X2 wcl_fast/fast/NOR4X1 wcl_fast/fast/NOR4XL wcl_fast/fast/OA21X2 wcl_fast/fast/OA21XL wcl_fast/fast/OAI21X2 wcl_fast/fast/OAI221X1 wcl_fast/fast/OAI22XL wcl_fast/fast/OAI2BB1XL wcl_fast/fast/OAI2BB2X2 wcl_fast/fast/OAI31X2 wcl_fast/fast/OAI32X2 wcl_fast/fast/OAI33X4 wcl_fast/fast/OR4X1 wcl_fast/fast/SDFFHQX4 wcl_fast/fast/SDFFNSRX1 wcl_fast/fast/SDFFNSRX4 wcl_fast/fast/SDFFRHQX2 wcl_fast/fast/SDFFSHQX4 wcl_fast/fast/SDFFSHQX8 wcl_fast/fast/SDFFSRHQX8 wcl_fast/fast/SEDFFTRX1 wcl_fast/fast/SEDFFX1 wcl_fast/fast/TBUFX2 wcl_fast/fast/TLATNCAX4 wcl_fast/fast/TLATNX1 wcl_fast/fast/TLATX4 wcl_fast/fast/ADDFHX1 wcl_fast/fast/ADDFX1 wcl_fast/fast/ADDHX4 wcl_fast/fast/AND2X2 wcl_fast/fast/AND2X8 wcl_fast/fast/AND3X2 wcl_fast/fast/AND4X2 wcl_fast/fast/AND4X6 wcl_fast/fast/AOI211XL wcl_fast/fast/AOI22X1 wcl_fast/fast/DFFSHQX1 wcl_fast/fast/DFFSRHQX8 wcl_fast/fast/EDFFTRXL wcl_fast/fast/INVX16 wcl_fast/fast/INVX8 wcl_fast/fast/MX2X8 wcl_fast/fast/NAND2X1 wcl_fast/fast/NAND3BX2 wcl_fast/fast/NOR2X8 wcl_fast/fast/NOR3XL wcl_fast/fast/NOR4BX1 wcl_fast/fast/NOR4X8 wcl_fast/fast/OAI211X1 wcl_fast/fast/OAI31X1 wcl_fast/fast/OAI32X1 wcl_fast/fast/OR2X1 wcl_fast/fast/OR2X2 wcl_fast/fast/OR4X2 wcl_fast/fast/SDFFSRXL wcl_fast/fast/SDFFSX4 wcl_fast/fast/TIEHI wcl_fast/fast/TLATNCAX3 wcl_fast/fast/TLATNCAX8 wcl_fast/fast/TLATNSRX1 wcl_fast/fast/TLATNTSCAX3 wcl_fast/fast/XOR3XL wcl_fast/fast/AOI31X4 wcl_fast/fast/DFFHQX8 wcl_fast/fast/EDFFHQX4 wcl_fast/fast/INVXL wcl_fast/fast/MXI2X8 wcl_fast/fast/MXI4X1 wcl_fast/fast/NAND4BX1 wcl_fast/fast/OA21X4 wcl_fast/fast/OAI221X2 wcl_fast/fast/OR3X6 wcl_fast/fast/OR3XL wcl_fast/fast/SDFFQX2 wcl_fast/fast/SEDFFHQX4 wcl_fast/fast/SEDFFX4 wcl_fast/fast/TBUFX1 wcl_fast/fast/CLKXOR2X8 wcl_fast/fast/MXI2X4 wcl_fast/fast/NAND4BBX1 wcl_fast/fast/NOR3X8 wcl_fast/fast/NOR4BXL wcl_fast/fast/NOR4X4 wcl_fast/fast/OA22XL wcl_fast/fast/OAI222XL wcl_fast/fast/XOR3X1 wcl_fast/fast/CLKMX2X8 wcl_fast/fast/DFFHQX4 wcl_fast/fast/NOR3X4 wcl_fast/fast/EDFFTRX2 wcl_fast/fast/SEDFFHQX1 wcl_fast/fast/CLKAND2X4 wcl_fast/fast/OAI211XL wcl_typical/typical/OAI211XL wcl_typical/typical/CLKAND2X4 wcl_typical/typical/SEDFFHQX1 wcl_typical/typical/EDFFTRX2 wcl_typical/typical/NOR3X4 wcl_typical/typical/DFFHQX4 wcl_typical/typical/CLKMX2X8 wcl_typical/typical/XOR3X1 wcl_typical/typical/OAI222XL wcl_typical/typical/OA22XL wcl_typical/typical/NOR4X4 wcl_typical/typical/NOR4BXL wcl_typical/typical/NOR3X8 wcl_typical/typical/NAND4BBX1 wcl_typical/typical/MXI2X4 wcl_typical/typical/CLKXOR2X8 wcl_typical/typical/TBUFX1 wcl_typical/typical/SEDFFX4 wcl_typical/typical/SEDFFHQX4 wcl_typical/typical/SDFFQX2 wcl_typical/typical/OR3XL wcl_typical/typical/OR3X6 wcl_typical/typical/OAI221X2 wcl_typical/typical/OA21X4 wcl_typical/typical/NAND4BX1 wcl_typical/typical/MXI4X1 wcl_typical/typical/MXI2X8 wcl_typical/typical/INVXL wcl_typical/typical/EDFFHQX4 wcl_typical/typical/DFFHQX8 wcl_typical/typical/AOI31X4 wcl_typical/typical/XOR3XL wcl_typical/typical/TLATNTSCAX3 wcl_typical/typical/TLATNSRX1 wcl_typical/typical/TLATNCAX8 wcl_typical/typical/TLATNCAX3 wcl_typical/typical/TIEHI wcl_typical/typical/SDFFSX4 wcl_typical/typical/SDFFSRXL wcl_typical/typical/OR4X2 wcl_typical/typical/OR2X2 wcl_typical/typical/OR2X1 wcl_typical/typical/OAI32X1 wcl_typical/typical/OAI31X1 wcl_typical/typical/OAI211X1 wcl_typical/typical/NOR4X8 wcl_typical/typical/NOR4BX1 wcl_typical/typical/NOR3XL wcl_typical/typical/NOR2X8 wcl_typical/typical/NAND3BX2 wcl_typical/typical/NAND2X1 wcl_typical/typical/MX2X8 wcl_typical/typical/INVX8 wcl_typical/typical/INVX16 wcl_typical/typical/EDFFTRXL wcl_typical/typical/DFFSRHQX8 wcl_typical/typical/DFFSHQX1 wcl_typical/typical/AOI22X1 wcl_typical/typical/AOI211XL wcl_typical/typical/AND4X6 wcl_typical/typical/AND4X2 wcl_typical/typical/AND3X2 wcl_typical/typical/AND2X8 wcl_typical/typical/AND2X2 wcl_typical/typical/ADDHX4 wcl_typical/typical/ADDFX1 wcl_typical/typical/ADDFHX1 wcl_typical/typical/TLATX4 wcl_typical/typical/TLATNX1 wcl_typical/typical/TLATNCAX4 wcl_typical/typical/TBUFX2 wcl_typical/typical/SEDFFX1 wcl_typical/typical/SEDFFTRX1 wcl_typical/typical/SDFFSRHQX8 wcl_typical/typical/SDFFSHQX8 wcl_typical/typical/SDFFSHQX4 wcl_typical/typical/SDFFRHQX2 wcl_typical/typical/SDFFNSRX4 wcl_typical/typical/SDFFNSRX1 wcl_typical/typical/SDFFHQX4 wcl_typical/typical/OR4X1 wcl_typical/typical/OAI33X4 wcl_typical/typical/OAI32X2 wcl_typical/typical/OAI31X2 wcl_typical/typical/OAI2BB2X2 wcl_typical/typical/OAI2BB1XL wcl_typical/typical/OAI22XL wcl_typical/typical/OAI221X1 wcl_typical/typical/OAI21X2 wcl_typical/typical/OA21XL wcl_typical/typical/OA21X2 wcl_typical/typical/NOR4XL wcl_typical/typical/NOR4X1 wcl_typical/typical/NOR3X2 wcl_typical/typical/NOR3BX4 wcl_typical/typical/NAND4XL wcl_typical/typical/NAND4X1 wcl_typical/typical/NAND4BXL wcl_typical/typical/NAND4BX2 wcl_typical/typical/NAND3X8 wcl_typical/typical/NAND3BX1 wcl_typical/typical/NAND2X8 wcl_typical/typical/NAND2X2 wcl_typical/typical/MX3XL wcl_typical/typical/INVX6 wcl_typical/typical/EDFFHQX8 wcl_typical/typical/DLY4X4 wcl_typical/typical/DLY3X1 wcl_typical/typical/DLY2X1 wcl_typical/typical/DFFXL wcl_typical/typical/DFFTRXL wcl_typical/typical/DFFSX1 wcl_typical/typical/DFFSRX4 wcl_typical/typical/DFFRHQX8 wcl_typical/typical/DFFQXL wcl_typical/typical/CLKMX2X4 wcl_typical/typical/CLKMX2X3 wcl_typical/typical/CLKMX2X2 wcl_typical/typical/CLKAND2X8 wcl_typical/typical/BUFX6 wcl_typical/typical/BMXIX4 wcl_typical/typical/AOI33XL wcl_typical/typical/AOI31XL wcl_typical/typical/AOI2BB1X1 wcl_typical/typical/AOI222X4 wcl_typical/typical/AOI222X1 wcl_typical/typical/AOI221X2 wcl_typical/typical/AOI21X2 wcl_typical/typical/AOI211X1 wcl_typical/typical/AO21X4 wcl_typical/typical/AND2X1 wcl_typical/typical/XNOR3XL wcl_typical/typical/XNOR3X1 wcl_typical/typical/TLATX1 wcl_typical/typical/TLATSRXL wcl_typical/typical/TLATSRX1 wcl_typical/typical/TLATNX4 wcl_typical/typical/TLATNTSCAX6 wcl_typical/typical/TLATNTSCAX20 wcl_typical/typical/TLATNTSCAX2 wcl_typical/typical/TLATNTSCAX12 wcl_typical/typical/TLATNSRX2 wcl_typical/typical/TLATNCAX16 wcl_typical/typical/TBUFX4 wcl_typical/typical/TBUFX20 wcl_typical/typical/TBUFX12 wcl_typical/typical/SDFFXL wcl_typical/typical/SDFFX4 wcl_typical/typical/SDFFX2 wcl_typical/typical/SDFFSX2 wcl_typical/typical/SDFFSRX2 wcl_typical/typical/SDFFSHQX2 wcl_typical/typical/SDFFRX4 wcl_typical/typical/SDFFRHQX8 wcl_typical/typical/SDFFQXL wcl_typical/typical/SDFFQX4 wcl_typical/typical/SDFFHQX2 wcl_typical/typical/SDFFHQX1 wcl_typical/typical/OR3X8 wcl_typical/typical/OR3X1 wcl_typical/typical/OR2X8 wcl_typical/typical/OR2X6 wcl_typical/typical/OR2X4 wcl_typical/typical/OAI32X4 wcl_typical/typical/OAI31X4 wcl_typical/typical/OAI2BB2X4 wcl_typical/typical/OAI2BB1X4 wcl_typical/typical/OAI2BB1X1 wcl_typical/typical/OAI22X4 wcl_typical/typical/OAI222X1 wcl_typical/typical/OAI221X4 wcl_typical/typical/OAI21X1 wcl_typical/typical/OA22X4 wcl_typical/typical/NOR4BX4 wcl_typical/typical/NOR4BX2 wcl_typical/typical/NOR4BBX1 wcl_typical/typical/NOR3X6 wcl_typical/typical/NAND4X8 wcl_typical/typical/NAND4X4 wcl_typical/typical/NAND4BX4 wcl_typical/typical/NAND4BBX4 wcl_typical/typical/NAND3X2 wcl_typical/typical/NAND2XL wcl_typical/typical/NAND2X4 wcl_typical/typical/NAND2BX4 wcl_typical/typical/MXI4X4 wcl_typical/typical/MXI3XL wcl_typical/typical/MXI3X2 wcl_typical/typical/MXI2X2 wcl_typical/typical/MX4XL wcl_typical/typical/MX4X2 wcl_typical/typical/MX4X1 wcl_typical/typical/MDFFHQX4 wcl_typical/typical/MDFFHQX2 wcl_typical/typical/MDFFHQX1 wcl_typical/typical/INVX4 wcl_typical/typical/INVX20 wcl_typical/typical/EDFFXL wcl_typical/typical/EDFFX2 wcl_typical/typical/EDFFHQX1 wcl_typical/typical/DLY4X1 wcl_typical/typical/DLY1X1 wcl_typical/typical/DFFX4 wcl_typical/typical/DFFTRX4 wcl_typical/typical/DFFTRX1 wcl_typical/typical/DFFSXL wcl_typical/typical/DFFSX4 wcl_typical/typical/DFFSRX2 wcl_typical/typical/DFFSRHQX4 wcl_typical/typical/DFFRX2 wcl_typical/typical/DFFRHQX4 wcl_typical/typical/DFFRHQX1 wcl_typical/typical/DFFNSRXL wcl_typical/typical/DFFNSRX1 wcl_typical/typical/CLKXOR2X2 wcl_typical/typical/CLKMX2X6 wcl_typical/typical/CLKINVX8 wcl_typical/typical/CLKBUFX3 wcl_typical/typical/CLKAND2X3 wcl_typical/typical/CLKAND2X12 wcl_typical/typical/BUFX8 wcl_typical/typical/BMXIX2 wcl_typical/typical/AOI32X1 wcl_typical/typical/AOI31X1 wcl_typical/typical/AOI2BB2X4 wcl_typical/typical/AOI2BB2X1 wcl_typical/typical/AOI222X2 wcl_typical/typical/AOI221X1 wcl_typical/typical/AOI21X4 wcl_typical/typical/AO22X4 wcl_typical/typical/AND3X6 wcl_typical/typical/AND3X4 wcl_typical/typical/ADDHX1 wcl_typical/typical/ADDFX4 wcl_typical/typical/ADDFX2 wcl_typical/typical/ACHCONX2 wcl_typical/typical/XOR2XL wcl_typical/typical/XOR2X4 wcl_typical/typical/XOR2X2 wcl_typical/typical/XOR2X1 wcl_typical/typical/XNOR2XL wcl_typical/typical/XNOR2X4 wcl_typical/typical/XNOR2X2 wcl_typical/typical/XNOR2X1 wcl_typical/typical/TLATXL wcl_typical/typical/TLATX2 wcl_typical/typical/TLATSRX4 wcl_typical/typical/TLATSRX2 wcl_typical/typical/TLATNXL wcl_typical/typical/TLATNX2 wcl_typical/typical/TLATNTSCAX8 wcl_typical/typical/TLATNTSCAX4 wcl_typical/typical/TLATNTSCAX16 wcl_typical/typical/TLATNSRXL wcl_typical/typical/TLATNSRX4 wcl_typical/typical/TLATNCAX6 wcl_typical/typical/TLATNCAX20 wcl_typical/typical/TLATNCAX2 wcl_typical/typical/TLATNCAX12 wcl_typical/typical/TIELO wcl_typical/typical/TBUFXL wcl_typical/typical/TBUFX8 wcl_typical/typical/TBUFX6 wcl_typical/typical/TBUFX3 wcl_typical/typical/TBUFX16 wcl_typical/typical/SMDFFHQX8 wcl_typical/typical/SMDFFHQX4 wcl_typical/typical/SMDFFHQX2 wcl_typical/typical/SMDFFHQX1 wcl_typical/typical/SEDFFXL wcl_typical/typical/SEDFFX2 wcl_typical/typical/SEDFFTRXL wcl_typical/typical/SEDFFTRX4 wcl_typical/typical/SEDFFTRX2 wcl_typical/typical/SEDFFHQX8 wcl_typical/typical/SEDFFHQX2 wcl_typical/typical/SDFFX1 wcl_typical/typical/SDFFTRXL wcl_typical/typical/SDFFTRX4 wcl_typical/typical/SDFFTRX2 wcl_typical/typical/SDFFTRX1 wcl_typical/typical/SDFFSXL wcl_typical/typical/SDFFSX1 wcl_typical/typical/SDFFSRX4 wcl_typical/typical/SDFFSRX1 wcl_typical/typical/SDFFSRHQX4 wcl_typical/typical/SDFFSRHQX2 wcl_typical/typical/SDFFSRHQX1 wcl_typical/typical/SDFFSHQX1 wcl_typical/typical/SDFFRXL wcl_typical/typical/SDFFRX2 wcl_typical/typical/SDFFRX1 wcl_typical/typical/SDFFRHQX4 wcl_typical/typical/SDFFRHQX1 wcl_typical/typical/SDFFQX1 wcl_typical/typical/SDFFNSRXL wcl_typical/typical/SDFFNSRX2 wcl_typical/typical/SDFFHQX8 wcl_typical/typical/OR4XL wcl_typical/typical/OR4X8 wcl_typical/typical/OR4X6 wcl_typical/typical/OR4X4 wcl_typical/typical/OR3X4 wcl_typical/typical/OR3X2 wcl_typical/typical/OR2XL wcl_typical/typical/OAI33XL wcl_typical/typical/OAI33X2 wcl_typical/typical/OAI33X1 wcl_typical/typical/OAI32XL wcl_typical/typical/OAI31XL wcl_typical/typical/OAI2BB2XL wcl_typical/typical/OAI2BB2X1 wcl_typical/typical/OAI2BB1X2 wcl_typical/typical/OAI22X2 wcl_typical/typical/OAI22X1 wcl_typical/typical/OAI222X4 wcl_typical/typical/OAI222X2 wcl_typical/typical/OAI221XL wcl_typical/typical/OAI21XL wcl_typical/typical/OAI21X4 wcl_typical/typical/OAI211X4 wcl_typical/typical/OAI211X2 wcl_typical/typical/OA22X2 wcl_typical/typical/OA22X1 wcl_typical/typical/OA21X1 wcl_typical/typical/NOR4X6 wcl_typical/typical/NOR4X2 wcl_typical/typical/NOR4BBXL wcl_typical/typical/NOR4BBX4 wcl_typical/typical/NOR4BBX2 wcl_typical/typical/NOR3X1 wcl_typical/typical/NOR3BXL wcl_typical/typical/NOR3BX2 wcl_typical/typical/NOR3BX1 wcl_typical/typical/NOR2XL wcl_typical/typical/NOR2X6 wcl_typical/typical/NOR2X4 wcl_typical/typical/NOR2X2 wcl_typical/typical/NOR2X1 wcl_typical/typical/NOR2BXL wcl_typical/typical/NOR2BX4 wcl_typical/typical/NOR2BX2 wcl_typical/typical/NOR2BX1 wcl_typical/typical/NAND4X6 wcl_typical/typical/NAND4X2 wcl_typical/typical/NAND4BBXL wcl_typical/typical/NAND4BBX2 wcl_typical/typical/NAND3XL wcl_typical/typical/NAND3X6 wcl_typical/typical/NAND3X4 wcl_typical/typical/NAND3X1 wcl_typical/typical/NAND3BXL wcl_typical/typical/NAND3BX4 wcl_typical/typical/NAND2X6 wcl_typical/typical/NAND2BXL wcl_typical/typical/NAND2BX2 wcl_typical/typical/NAND2BX1 wcl_typical/typical/MXI4XL wcl_typical/typical/MXI4X2 wcl_typical/typical/MXI3X4 wcl_typical/typical/MXI3X1 wcl_typical/typical/MXI2XL wcl_typical/typical/MXI2X6 wcl_typical/typical/MXI2X1 wcl_typical/typical/MX4X4 wcl_typical/typical/MX3X4 wcl_typical/typical/MX3X2 wcl_typical/typical/MX3X1 wcl_typical/typical/MX2XL wcl_typical/typical/MX2X6 wcl_typical/typical/MX2X4 wcl_typical/typical/MX2X2 wcl_typical/typical/MX2X1 wcl_typical/typical/MDFFHQX8 wcl_typical/typical/INVX3 wcl_typical/typical/INVX2 wcl_typical/typical/INVX12 wcl_typical/typical/INVX1 wcl_typical/typical/HOLDX1 wcl_typical/typical/EDFFX4 wcl_typical/typical/EDFFX1 wcl_typical/typical/EDFFTRX4 wcl_typical/typical/EDFFTRX1 wcl_typical/typical/EDFFHQX2 wcl_typical/typical/DLY3X4 wcl_typical/typical/DLY2X4 wcl_typical/typical/DLY1X4 wcl_typical/typical/DFFX2 wcl_typical/typical/DFFX1 wcl_typical/typical/DFFTRX2 wcl_typical/typical/DFFSRXL wcl_typical/typical/DFFSRX1 wcl_typical/typical/DFFSRHQX2 wcl_typical/typical/DFFSRHQX1 wcl_typical/typical/DFFSHQX8 wcl_typical/typical/DFFSHQX4 wcl_typical/typical/DFFSHQX2 wcl_typical/typical/DFFRXL wcl_typical/typical/DFFRX4 wcl_typical/typical/DFFRX1 wcl_typical/typical/DFFRHQX2 wcl_typical/typical/DFFQX4 wcl_typical/typical/DFFQX2 wcl_typical/typical/DFFQX1 wcl_typical/typical/DFFNSRX2 wcl_typical/typical/DFFHQX2 wcl_typical/typical/DFFHQX1 wcl_typical/typical/CLKXOR2X4 wcl_typical/typical/CLKXOR2X1 wcl_typical/typical/CLKMX2X12 wcl_typical/typical/CLKINVX6 wcl_typical/typical/CLKINVX4 wcl_typical/typical/CLKINVX3 wcl_typical/typical/CLKINVX20 wcl_typical/typical/CLKINVX2 wcl_typical/typical/CLKINVX16 wcl_typical/typical/CLKINVX12 wcl_typical/typical/CLKINVX1 wcl_typical/typical/CLKBUFX8 wcl_typical/typical/CLKBUFX6 wcl_typical/typical/CLKBUFX4 wcl_typical/typical/CLKBUFX20 wcl_typical/typical/CLKBUFX2 wcl_typical/typical/CLKBUFX16 wcl_typical/typical/CLKBUFX12 wcl_typical/typical/CLKAND2X6 wcl_typical/typical/CLKAND2X2 wcl_typical/typical/BUFX4 wcl_typical/typical/BUFX3 wcl_typical/typical/BUFX20 wcl_typical/typical/BUFX2 wcl_typical/typical/BUFX16 wcl_typical/typical/BUFX12 wcl_typical/typical/AOI33X4 wcl_typical/typical/AOI33X2 wcl_typical/typical/AOI33X1 wcl_typical/typical/AOI32XL wcl_typical/typical/AOI32X4 wcl_typical/typical/AOI32X2 wcl_typical/typical/AOI31X2 wcl_typical/typical/AOI2BB2XL wcl_typical/typical/AOI2BB2X2 wcl_typical/typical/AOI2BB1XL wcl_typical/typical/AOI2BB1X4 wcl_typical/typical/AOI2BB1X2 wcl_typical/typical/AOI22XL wcl_typical/typical/AOI22X4 wcl_typical/typical/AOI22X2 wcl_typical/typical/AOI222XL wcl_typical/typical/AOI221XL wcl_typical/typical/AOI221X4 wcl_typical/typical/AOI21XL wcl_typical/typical/AOI21X1 wcl_typical/typical/AOI211X4 wcl_typical/typical/AOI211X2 wcl_typical/typical/AO22XL wcl_typical/typical/AO22X2 wcl_typical/typical/AO22X1 wcl_typical/typical/AO21XL wcl_typical/typical/AO21X2 wcl_typical/typical/AO21X1 wcl_typical/typical/AND4XL wcl_typical/typical/AND4X8 wcl_typical/typical/AND4X4 wcl_typical/typical/AND4X1 wcl_typical/typical/AND3XL wcl_typical/typical/AND3X8 wcl_typical/typical/AND3X1 wcl_typical/typical/AND2XL wcl_typical/typical/AND2X6 wcl_typical/typical/AND2X4 wcl_typical/typical/ADDHXL wcl_typical/typical/ADDHX2 wcl_typical/typical/ADDFXL wcl_typical/typical/ADDFHXL wcl_typical/typical/ADDFHX4 wcl_typical/typical/ADDFHX2"
[01/21 12:40:52    203s] invalid command name "wcl_slow/slow/ADDFHX2 wcl_slow/slow/ADDFHX4 wcl_slow/slow/ADDFHXL wcl_slow/slow/ADDFXL wcl_slow/slow/ADDHX2 wcl_slow/slow/ADDHXL wcl_slow/slow/AND2X4 wcl_slow/slow/AND2X6 wcl_slow/slow/AND2XL wcl_slow/slow/AND3X1 wcl_slow/slow/AND3X8 wcl_slow/slow/AND3XL wcl_slow/slow/AND4X1 wcl_slow/slow/AND4X4 wcl_slow/slow/AND4X8 wcl_slow/slow/AND4XL wcl_slow/slow/AO21X1 wcl_slow/slow/AO21X2 wcl_slow/slow/AO21XL wcl_slow/slow/AO22X1 wcl_slow/slow/AO22X2 wcl_slow/slow/AO22XL wcl_slow/slow/AOI211X2 wcl_slow/slow/AOI211X4 wcl_slow/slow/AOI21X1 wcl_slow/slow/AOI21XL wcl_slow/slow/AOI221X4 wcl_slow/slow/AOI221XL wcl_slow/slow/AOI222XL wcl_slow/slow/AOI22X2 wcl_slow/slow/AOI22X4 wcl_slow/slow/AOI22XL wcl_slow/slow/AOI2BB1X2 wcl_slow/slow/AOI2BB1X4 wcl_slow/slow/AOI2BB1XL wcl_slow/slow/AOI2BB2X2 wcl_slow/slow/AOI2BB2XL wcl_slow/slow/AOI31X2 wcl_slow/slow/AOI32X2 wcl_slow/slow/AOI32X4 wcl_slow/slow/AOI32XL wcl_slow/slow/AOI33X1 wcl_slow/slow/AOI33X2 wcl_slow/slow/AOI33X4 wcl_slow/slow/BUFX12 wcl_slow/slow/BUFX16 wcl_slow/slow/BUFX2 wcl_slow/slow/BUFX20 wcl_slow/slow/BUFX3 wcl_slow/slow/BUFX4 wcl_slow/slow/CLKAND2X2 wcl_slow/slow/CLKAND2X6 wcl_slow/slow/CLKBUFX12 wcl_slow/slow/CLKBUFX16 wcl_slow/slow/CLKBUFX2 wcl_slow/slow/CLKBUFX20 wcl_slow/slow/CLKBUFX4 wcl_slow/slow/CLKBUFX6 wcl_slow/slow/CLKBUFX8 wcl_slow/slow/CLKINVX1 wcl_slow/slow/CLKINVX12 wcl_slow/slow/CLKINVX16 wcl_slow/slow/CLKINVX2 wcl_slow/slow/CLKINVX20 wcl_slow/slow/CLKINVX3 wcl_slow/slow/CLKINVX4 wcl_slow/slow/CLKINVX6 wcl_slow/slow/CLKMX2X12 wcl_slow/slow/CLKXOR2X1 wcl_slow/slow/CLKXOR2X4 wcl_slow/slow/DFFHQX1 wcl_slow/slow/DFFHQX2 wcl_slow/slow/DFFNSRX2 wcl_slow/slow/DFFQX1 wcl_slow/slow/DFFQX2 wcl_slow/slow/DFFQX4 wcl_slow/slow/DFFRHQX2 wcl_slow/slow/DFFRX1 wcl_slow/slow/DFFRX4 wcl_slow/slow/DFFRXL wcl_slow/slow/DFFSHQX2 wcl_slow/slow/DFFSHQX4 wcl_slow/slow/DFFSHQX8 wcl_slow/slow/DFFSRHQX1 wcl_slow/slow/DFFSRHQX2 wcl_slow/slow/DFFSRX1 wcl_slow/slow/DFFSRXL wcl_slow/slow/DFFTRX2 wcl_slow/slow/DFFX1 wcl_slow/slow/DFFX2 wcl_slow/slow/DLY1X4 wcl_slow/slow/DLY2X4 wcl_slow/slow/DLY3X4 wcl_slow/slow/EDFFHQX2 wcl_slow/slow/EDFFTRX1 wcl_slow/slow/EDFFTRX4 wcl_slow/slow/EDFFX1 wcl_slow/slow/EDFFX4 wcl_slow/slow/HOLDX1 wcl_slow/slow/INVX1 wcl_slow/slow/INVX12 wcl_slow/slow/INVX2 wcl_slow/slow/INVX3 wcl_slow/slow/MDFFHQX8 wcl_slow/slow/MX2X1 wcl_slow/slow/MX2X2 wcl_slow/slow/MX2X4 wcl_slow/slow/MX2X6 wcl_slow/slow/MX2XL wcl_slow/slow/MX3X1 wcl_slow/slow/MX3X2 wcl_slow/slow/MX3X4 wcl_slow/slow/MX4X4 wcl_slow/slow/MXI2X1 wcl_slow/slow/MXI2X6 wcl_slow/slow/MXI2XL wcl_slow/slow/MXI3X1 wcl_slow/slow/MXI3X4 wcl_slow/slow/MXI4X2 wcl_slow/slow/MXI4XL wcl_slow/slow/NAND2BX1 wcl_slow/slow/NAND2BX2 wcl_slow/slow/NAND2BXL wcl_slow/slow/NAND2X6 wcl_slow/slow/NAND3BX4 wcl_slow/slow/NAND3BXL wcl_slow/slow/NAND3X1 wcl_slow/slow/NAND3X4 wcl_slow/slow/NAND3X6 wcl_slow/slow/NAND3XL wcl_slow/slow/NAND4BBX2 wcl_slow/slow/NAND4BBXL wcl_slow/slow/NAND4X2 wcl_slow/slow/NAND4X6 wcl_slow/slow/NOR2BX1 wcl_slow/slow/NOR2BX2 wcl_slow/slow/NOR2BX4 wcl_slow/slow/NOR2BXL wcl_slow/slow/NOR2X1 wcl_slow/slow/NOR2X2 wcl_slow/slow/NOR2X4 wcl_slow/slow/NOR2X6 wcl_slow/slow/NOR2XL wcl_slow/slow/NOR3BX1 wcl_slow/slow/NOR3BX2 wcl_slow/slow/NOR3BXL wcl_slow/slow/NOR3X1 wcl_slow/slow/NOR4BBX2 wcl_slow/slow/NOR4BBX4 wcl_slow/slow/NOR4BBXL wcl_slow/slow/NOR4X2 wcl_slow/slow/NOR4X6 wcl_slow/slow/OA21X1 wcl_slow/slow/OA22X1 wcl_slow/slow/OA22X2 wcl_slow/slow/OAI211X2 wcl_slow/slow/OAI211X4 wcl_slow/slow/OAI21X4 wcl_slow/slow/OAI21XL wcl_slow/slow/OAI221XL wcl_slow/slow/OAI222X2 wcl_slow/slow/OAI222X4 wcl_slow/slow/OAI22X1 wcl_slow/slow/OAI22X2 wcl_slow/slow/OAI2BB1X2 wcl_slow/slow/OAI2BB2X1 wcl_slow/slow/OAI2BB2XL wcl_slow/slow/OAI31XL wcl_slow/slow/OAI32XL wcl_slow/slow/OAI33X1 wcl_slow/slow/OAI33X2 wcl_slow/slow/OAI33XL wcl_slow/slow/OR2XL wcl_slow/slow/OR3X2 wcl_slow/slow/OR3X4 wcl_slow/slow/OR4X4 wcl_slow/slow/OR4X6 wcl_slow/slow/OR4X8 wcl_slow/slow/OR4XL wcl_slow/slow/SDFFHQX8 wcl_slow/slow/SDFFNSRX2 wcl_slow/slow/SDFFNSRXL wcl_slow/slow/SDFFQX1 wcl_slow/slow/SDFFRHQX1 wcl_slow/slow/SDFFRHQX4 wcl_slow/slow/SDFFRX1 wcl_slow/slow/SDFFRX2 wcl_slow/slow/SDFFRXL wcl_slow/slow/SDFFSHQX1 wcl_slow/slow/SDFFSRHQX1 wcl_slow/slow/SDFFSRHQX2 wcl_slow/slow/SDFFSRHQX4 wcl_slow/slow/SDFFSRX1 wcl_slow/slow/SDFFSRX4 wcl_slow/slow/SDFFSX1 wcl_slow/slow/SDFFSXL wcl_slow/slow/SDFFTRX1 wcl_slow/slow/SDFFTRX2 wcl_slow/slow/SDFFTRX4 wcl_slow/slow/SDFFTRXL wcl_slow/slow/SDFFX1 wcl_slow/slow/SEDFFHQX2 wcl_slow/slow/SEDFFHQX8 wcl_slow/slow/SEDFFTRX2 wcl_slow/slow/SEDFFTRX4 wcl_slow/slow/SEDFFTRXL wcl_slow/slow/SEDFFX2 wcl_slow/slow/SEDFFXL wcl_slow/slow/SMDFFHQX1 wcl_slow/slow/SMDFFHQX2 wcl_slow/slow/SMDFFHQX4 wcl_slow/slow/SMDFFHQX8 wcl_slow/slow/TBUFX16 wcl_slow/slow/TBUFX3 wcl_slow/slow/TBUFX6 wcl_slow/slow/TBUFX8 wcl_slow/slow/TBUFXL wcl_slow/slow/TIELO wcl_slow/slow/TLATNCAX12 wcl_slow/slow/TLATNCAX2 wcl_slow/slow/TLATNCAX20 wcl_slow/slow/TLATNCAX6 wcl_slow/slow/TLATNSRX4 wcl_slow/slow/TLATNSRXL wcl_slow/slow/TLATNTSCAX16 wcl_slow/slow/TLATNTSCAX4 wcl_slow/slow/TLATNTSCAX8 wcl_slow/slow/TLATNX2 wcl_slow/slow/TLATNXL wcl_slow/slow/TLATSRX2 wcl_slow/slow/TLATSRX4 wcl_slow/slow/TLATX2 wcl_slow/slow/TLATXL wcl_slow/slow/XNOR2X1 wcl_slow/slow/XNOR2X2 wcl_slow/slow/XNOR2X4 wcl_slow/slow/XNOR2XL wcl_slow/slow/XOR2X1 wcl_slow/slow/XOR2X2 wcl_slow/slow/XOR2X4 wcl_slow/slow/XOR2XL wcl_slow/slow/ACHCONX2 wcl_slow/slow/ADDFX2 wcl_slow/slow/ADDFX4 wcl_slow/slow/ADDHX1 wcl_slow/slow/AND3X4 wcl_slow/slow/AND3X6 wcl_slow/slow/AO22X4 wcl_slow/slow/AOI21X4 wcl_slow/slow/AOI221X1 wcl_slow/slow/AOI222X2 wcl_slow/slow/AOI2BB2X1 wcl_slow/slow/AOI2BB2X4 wcl_slow/slow/AOI31X1 wcl_slow/slow/AOI32X1 wcl_slow/slow/BMXIX2 wcl_slow/slow/BUFX8 wcl_slow/slow/CLKAND2X12 wcl_slow/slow/CLKAND2X3 wcl_slow/slow/CLKBUFX3 wcl_slow/slow/CLKINVX8 wcl_slow/slow/CLKMX2X6 wcl_slow/slow/CLKXOR2X2 wcl_slow/slow/DFFNSRX1 wcl_slow/slow/DFFNSRXL wcl_slow/slow/DFFRHQX1 wcl_slow/slow/DFFRHQX4 wcl_slow/slow/DFFRX2 wcl_slow/slow/DFFSRHQX4 wcl_slow/slow/DFFSRX2 wcl_slow/slow/DFFSX4 wcl_slow/slow/DFFSXL wcl_slow/slow/DFFTRX1 wcl_slow/slow/DFFTRX4 wcl_slow/slow/DFFX4 wcl_slow/slow/DLY1X1 wcl_slow/slow/DLY4X1 wcl_slow/slow/EDFFHQX1 wcl_slow/slow/EDFFX2 wcl_slow/slow/EDFFXL wcl_slow/slow/INVX20 wcl_slow/slow/INVX4 wcl_slow/slow/MDFFHQX1 wcl_slow/slow/MDFFHQX2 wcl_slow/slow/MDFFHQX4 wcl_slow/slow/MX4X1 wcl_slow/slow/MX4X2 wcl_slow/slow/MX4XL wcl_slow/slow/MXI2X2 wcl_slow/slow/MXI3X2 wcl_slow/slow/MXI3XL wcl_slow/slow/MXI4X4 wcl_slow/slow/NAND2BX4 wcl_slow/slow/NAND2X4 wcl_slow/slow/NAND2XL wcl_slow/slow/NAND3X2 wcl_slow/slow/NAND4BBX4 wcl_slow/slow/NAND4BX4 wcl_slow/slow/NAND4X4 wcl_slow/slow/NAND4X8 wcl_slow/slow/NOR3X6 wcl_slow/slow/NOR4BBX1 wcl_slow/slow/NOR4BX2 wcl_slow/slow/NOR4BX4 wcl_slow/slow/OA22X4 wcl_slow/slow/OAI21X1 wcl_slow/slow/OAI221X4 wcl_slow/slow/OAI222X1 wcl_slow/slow/OAI22X4 wcl_slow/slow/OAI2BB1X1 wcl_slow/slow/OAI2BB1X4 wcl_slow/slow/OAI2BB2X4 wcl_slow/slow/OAI31X4 wcl_slow/slow/OAI32X4 wcl_slow/slow/OR2X4 wcl_slow/slow/OR2X6 wcl_slow/slow/OR2X8 wcl_slow/slow/OR3X1 wcl_slow/slow/OR3X8 wcl_slow/slow/SDFFHQX1 wcl_slow/slow/SDFFHQX2 wcl_slow/slow/SDFFQX4 wcl_slow/slow/SDFFQXL wcl_slow/slow/SDFFRHQX8 wcl_slow/slow/SDFFRX4 wcl_slow/slow/SDFFSHQX2 wcl_slow/slow/SDFFSRX2 wcl_slow/slow/SDFFSX2 wcl_slow/slow/SDFFX2 wcl_slow/slow/SDFFX4 wcl_slow/slow/SDFFXL wcl_slow/slow/TBUFX12 wcl_slow/slow/TBUFX20 wcl_slow/slow/TBUFX4 wcl_slow/slow/TLATNCAX16 wcl_slow/slow/TLATNSRX2 wcl_slow/slow/TLATNTSCAX12 wcl_slow/slow/TLATNTSCAX2 wcl_slow/slow/TLATNTSCAX20 wcl_slow/slow/TLATNTSCAX6 wcl_slow/slow/TLATNX4 wcl_slow/slow/TLATSRX1 wcl_slow/slow/TLATSRXL wcl_slow/slow/TLATX1 wcl_slow/slow/XNOR3X1 wcl_slow/slow/XNOR3XL wcl_slow/slow/AND2X1 wcl_slow/slow/AO21X4 wcl_slow/slow/AOI211X1 wcl_slow/slow/AOI21X2 wcl_slow/slow/AOI221X2 wcl_slow/slow/AOI222X1 wcl_slow/slow/AOI222X4 wcl_slow/slow/AOI2BB1X1 wcl_slow/slow/AOI31XL wcl_slow/slow/AOI33XL wcl_slow/slow/BMXIX4 wcl_slow/slow/BUFX6 wcl_slow/slow/CLKAND2X8 wcl_slow/slow/CLKMX2X2 wcl_slow/slow/CLKMX2X3 wcl_slow/slow/CLKMX2X4 wcl_slow/slow/DFFQXL wcl_slow/slow/DFFRHQX8 wcl_slow/slow/DFFSRX4 wcl_slow/slow/DFFSX1 wcl_slow/slow/DFFTRXL wcl_slow/slow/DFFXL wcl_slow/slow/DLY2X1 wcl_slow/slow/DLY3X1 wcl_slow/slow/DLY4X4 wcl_slow/slow/EDFFHQX8 wcl_slow/slow/INVX6 wcl_slow/slow/MX3XL wcl_slow/slow/NAND2X2 wcl_slow/slow/NAND2X8 wcl_slow/slow/NAND3BX1 wcl_slow/slow/NAND3X8 wcl_slow/slow/NAND4BX2 wcl_slow/slow/NAND4BXL wcl_slow/slow/NAND4X1 wcl_slow/slow/NAND4XL wcl_slow/slow/NOR3BX4 wcl_slow/slow/NOR3X2 wcl_slow/slow/NOR4X1 wcl_slow/slow/NOR4XL wcl_slow/slow/OA21X2 wcl_slow/slow/OA21XL wcl_slow/slow/OAI21X2 wcl_slow/slow/OAI221X1 wcl_slow/slow/OAI22XL wcl_slow/slow/OAI2BB1XL wcl_slow/slow/OAI2BB2X2 wcl_slow/slow/OAI31X2 wcl_slow/slow/OAI32X2 wcl_slow/slow/OAI33X4 wcl_slow/slow/OR4X1 wcl_slow/slow/SDFFHQX4 wcl_slow/slow/SDFFNSRX1 wcl_slow/slow/SDFFNSRX4 wcl_slow/slow/SDFFRHQX2 wcl_slow/slow/SDFFSHQX4 wcl_slow/slow/SDFFSHQX8 wcl_slow/slow/SDFFSRHQX8 wcl_slow/slow/SEDFFTRX1 wcl_slow/slow/SEDFFX1 wcl_slow/slow/TBUFX2 wcl_slow/slow/TLATNCAX4 wcl_slow/slow/TLATNX1 wcl_slow/slow/TLATX4 wcl_slow/slow/ADDFHX1 wcl_slow/slow/ADDFX1 wcl_slow/slow/ADDHX4 wcl_slow/slow/AND2X2 wcl_slow/slow/AND2X8 wcl_slow/slow/AND3X2 wcl_slow/slow/AND4X2 wcl_slow/slow/AND4X6 wcl_slow/slow/AOI211XL wcl_slow/slow/AOI22X1 wcl_slow/slow/DFFSHQX1 wcl_slow/slow/DFFSRHQX8 wcl_slow/slow/EDFFTRXL wcl_slow/slow/INVX16 wcl_slow/slow/INVX8 wcl_slow/slow/MX2X8 wcl_slow/slow/NAND2X1 wcl_slow/slow/NAND3BX2 wcl_slow/slow/NOR2X8 wcl_slow/slow/NOR3XL wcl_slow/slow/NOR4BX1 wcl_slow/slow/NOR4X8 wcl_slow/slow/OAI211X1 wcl_slow/slow/OAI31X1 wcl_slow/slow/OAI32X1 wcl_slow/slow/OR2X1 wcl_slow/slow/OR2X2 wcl_slow/slow/OR4X2 wcl_slow/slow/SDFFSRXL wcl_slow/slow/SDFFSX4 wcl_slow/slow/TIEHI wcl_slow/slow/TLATNCAX3 wcl_slow/slow/TLATNCAX8 wcl_slow/slow/TLATNSRX1 wcl_slow/slow/TLATNTSCAX3 wcl_slow/slow/XOR3XL wcl_slow/slow/AOI31X4 wcl_slow/slow/DFFHQX8 wcl_slow/slow/EDFFHQX4 wcl_slow/slow/INVXL wcl_slow/slow/MXI2X8 wcl_slow/slow/MXI4X1 wcl_slow/slow/NAND4BX1 wcl_slow/slow/OA21X4 wcl_slow/slow/OAI221X2 wcl_slow/slow/OR3X6 wcl_slow/slow/OR3XL wcl_slow/slow/SDFFQX2 wcl_slow/slow/SEDFFHQX4 wcl_slow/slow/SEDFFX4 wcl_slow/slow/TBUFX1 wcl_slow/slow/CLKXOR2X8 wcl_slow/slow/MXI2X4 wcl_slow/slow/NAND4BBX1 wcl_slow/slow/NOR3X8 wcl_slow/slow/NOR4BXL wcl_slow/slow/NOR4X4 wcl_slow/slow/OA22XL wcl_slow/slow/OAI222XL wcl_slow/slow/XOR3X1 wcl_slow/slow/CLKMX2X8 wcl_slow/slow/DFFHQX4 wcl_slow/slow/NOR3X4 wcl_slow/slow/EDFFTRX2 wcl_slow/slow/SEDFFHQX1 wcl_slow/slow/CLKAND2X4 wcl_slow/slow/OAI211XL wcl_fast/fast/ADDFHX2 wcl_fast/fast/ADDFHX4 wcl_fast/fast/ADDFHXL wcl_fast/fast/ADDFXL wcl_fast/fast/ADDHX2 wcl_fast/fast/ADDHXL wcl_fast/fast/AND2X4 wcl_fast/fast/AND2X6 wcl_fast/fast/AND2XL wcl_fast/fast/AND3X1 wcl_fast/fast/AND3X8 wcl_fast/fast/AND3XL wcl_fast/fast/AND4X1 wcl_fast/fast/AND4X4 wcl_fast/fast/AND4X8 wcl_fast/fast/AND4XL wcl_fast/fast/AO21X1 wcl_fast/fast/AO21X2 wcl_fast/fast/AO21XL wcl_fast/fast/AO22X1 wcl_fast/fast/AO22X2 wcl_fast/fast/AO22XL wcl_fast/fast/AOI211X2 wcl_fast/fast/AOI211X4 wcl_fast/fast/AOI21X1 wcl_fast/fast/AOI21XL wcl_fast/fast/AOI221X4 wcl_fast/fast/AOI221XL wcl_fast/fast/AOI222XL wcl_fast/fast/AOI22X2 wcl_fast/fast/AOI22X4 wcl_fast/fast/AOI22XL wcl_fast/fast/AOI2BB1X2 wcl_fast/fast/AOI2BB1X4 wcl_fast/fast/AOI2BB1XL wcl_fast/fast/AOI2BB2X2 wcl_fast/fast/AOI2BB2XL wcl_fast/fast/AOI31X2 wcl_fast/fast/AOI32X2 wcl_fast/fast/AOI32X4 wcl_fast/fast/AOI32XL wcl_fast/fast/AOI33X1 wcl_fast/fast/AOI33X2 wcl_fast/fast/AOI33X4 wcl_fast/fast/BUFX12 wcl_fast/fast/BUFX16 wcl_fast/fast/BUFX2 wcl_fast/fast/BUFX20 wcl_fast/fast/BUFX3 wcl_fast/fast/BUFX4 wcl_fast/fast/CLKAND2X2 wcl_fast/fast/CLKAND2X6 wcl_fast/fast/CLKBUFX12 wcl_fast/fast/CLKBUFX16 wcl_fast/fast/CLKBUFX2 wcl_fast/fast/CLKBUFX20 wcl_fast/fast/CLKBUFX4 wcl_fast/fast/CLKBUFX6 wcl_fast/fast/CLKBUFX8 wcl_fast/fast/CLKINVX1 wcl_fast/fast/CLKINVX12 wcl_fast/fast/CLKINVX16 wcl_fast/fast/CLKINVX2 wcl_fast/fast/CLKINVX20 wcl_fast/fast/CLKINVX3 wcl_fast/fast/CLKINVX4 wcl_fast/fast/CLKINVX6 wcl_fast/fast/CLKMX2X12 wcl_fast/fast/CLKXOR2X1 wcl_fast/fast/CLKXOR2X4 wcl_fast/fast/DFFHQX1 wcl_fast/fast/DFFHQX2 wcl_fast/fast/DFFNSRX2 wcl_fast/fast/DFFQX1 wcl_fast/fast/DFFQX2 wcl_fast/fast/DFFQX4 wcl_fast/fast/DFFRHQX2 wcl_fast/fast/DFFRX1 wcl_fast/fast/DFFRX4 wcl_fast/fast/DFFRXL wcl_fast/fast/DFFSHQX2 wcl_fast/fast/DFFSHQX4 wcl_fast/fast/DFFSHQX8 wcl_fast/fast/DFFSRHQX1 wcl_fast/fast/DFFSRHQX2 wcl_fast/fast/DFFSRX1 wcl_fast/fast/DFFSRXL wcl_fast/fast/DFFTRX2 wcl_fast/fast/DFFX1 wcl_fast/fast/DFFX2 wcl_fast/fast/DLY1X4 wcl_fast/fast/DLY2X4 wcl_fast/fast/DLY3X4 wcl_fast/fast/EDFFHQX2 wcl_fast/fast/EDFFTRX1 wcl_fast/fast/EDFFTRX4 wcl_fast/fast/EDFFX1 wcl_fast/fast/EDFFX4 wcl_fast/fast/HOLDX1 wcl_fast/fast/INVX1 wcl_fast/fast/INVX12 wcl_fast/fast/INVX2 wcl_fast/fast/INVX3 wcl_fast/fast/MDFFHQX8 wcl_fast/fast/MX2X1 wcl_fast/fast/MX2X2 wcl_fast/fast/MX2X4 wcl_fast/fast/MX2X6 wcl_fast/fast/MX2XL wcl_fast/fast/MX3X1 wcl_fast/fast/MX3X2 wcl_fast/fast/MX3X4 wcl_fast/fast/MX4X4 wcl_fast/fast/MXI2X1 wcl_fast/fast/MXI2X6 wcl_fast/fast/MXI2XL wcl_fast/fast/MXI3X1 wcl_fast/fast/MXI3X4 wcl_fast/fast/MXI4X2 wcl_fast/fast/MXI4XL wcl_fast/fast/NAND2BX1 wcl_fast/fast/NAND2BX2 wcl_fast/fast/NAND2BXL wcl_fast/fast/NAND2X6 wcl_fast/fast/NAND3BX4 wcl_fast/fast/NAND3BXL wcl_fast/fast/NAND3X1 wcl_fast/fast/NAND3X4 wcl_fast/fast/NAND3X6 wcl_fast/fast/NAND3XL wcl_fast/fast/NAND4BBX2 wcl_fast/fast/NAND4BBXL wcl_fast/fast/NAND4X2 wcl_fast/fast/NAND4X6 wcl_fast/fast/NOR2BX1 wcl_fast/fast/NOR2BX2 wcl_fast/fast/NOR2BX4 wcl_fast/fast/NOR2BXL wcl_fast/fast/NOR2X1 wcl_fast/fast/NOR2X2 wcl_fast/fast/NOR2X4 wcl_fast/fast/NOR2X6 wcl_fast/fast/NOR2XL wcl_fast/fast/NOR3BX1 wcl_fast/fast/NOR3BX2 wcl_fast/fast/NOR3BXL wcl_fast/fast/NOR3X1 wcl_fast/fast/NOR4BBX2 wcl_fast/fast/NOR4BBX4 wcl_fast/fast/NOR4BBXL wcl_fast/fast/NOR4X2 wcl_fast/fast/NOR4X6 wcl_fast/fast/OA21X1 wcl_fast/fast/OA22X1 wcl_fast/fast/OA22X2 wcl_fast/fast/OAI211X2 wcl_fast/fast/OAI211X4 wcl_fast/fast/OAI21X4 wcl_fast/fast/OAI21XL wcl_fast/fast/OAI221XL wcl_fast/fast/OAI222X2 wcl_fast/fast/OAI222X4 wcl_fast/fast/OAI22X1 wcl_fast/fast/OAI22X2 wcl_fast/fast/OAI2BB1X2 wcl_fast/fast/OAI2BB2X1 wcl_fast/fast/OAI2BB2XL wcl_fast/fast/OAI31XL wcl_fast/fast/OAI32XL wcl_fast/fast/OAI33X1 wcl_fast/fast/OAI33X2 wcl_fast/fast/OAI33XL wcl_fast/fast/OR2XL wcl_fast/fast/OR3X2 wcl_fast/fast/OR3X4 wcl_fast/fast/OR4X4 wcl_fast/fast/OR4X6 wcl_fast/fast/OR4X8 wcl_fast/fast/OR4XL wcl_fast/fast/SDFFHQX8 wcl_fast/fast/SDFFNSRX2 wcl_fast/fast/SDFFNSRXL wcl_fast/fast/SDFFQX1 wcl_fast/fast/SDFFRHQX1 wcl_fast/fast/SDFFRHQX4 wcl_fast/fast/SDFFRX1 wcl_fast/fast/SDFFRX2 wcl_fast/fast/SDFFRXL wcl_fast/fast/SDFFSHQX1 wcl_fast/fast/SDFFSRHQX1 wcl_fast/fast/SDFFSRHQX2 wcl_fast/fast/SDFFSRHQX4 wcl_fast/fast/SDFFSRX1 wcl_fast/fast/SDFFSRX4 wcl_fast/fast/SDFFSX1 wcl_fast/fast/SDFFSXL wcl_fast/fast/SDFFTRX1 wcl_fast/fast/SDFFTRX2 wcl_fast/fast/SDFFTRX4 wcl_fast/fast/SDFFTRXL wcl_fast/fast/SDFFX1 wcl_fast/fast/SEDFFHQX2 wcl_fast/fast/SEDFFHQX8 wcl_fast/fast/SEDFFTRX2 wcl_fast/fast/SEDFFTRX4 wcl_fast/fast/SEDFFTRXL wcl_fast/fast/SEDFFX2 wcl_fast/fast/SEDFFXL wcl_fast/fast/SMDFFHQX1 wcl_fast/fast/SMDFFHQX2 wcl_fast/fast/SMDFFHQX4 wcl_fast/fast/SMDFFHQX8 wcl_fast/fast/TBUFX16 wcl_fast/fast/TBUFX3 wcl_fast/fast/TBUFX6 wcl_fast/fast/TBUFX8 wcl_fast/fast/TBUFXL wcl_fast/fast/TIELO wcl_fast/fast/TLATNCAX12 wcl_fast/fast/TLATNCAX2 wcl_fast/fast/TLATNCAX20 wcl_fast/fast/TLATNCAX6 wcl_fast/fast/TLATNSRX4 wcl_fast/fast/TLATNSRXL wcl_fast/fast/TLATNTSCAX16 wcl_fast/fast/TLATNTSCAX4 wcl_fast/fast/TLATNTSCAX8 wcl_fast/fast/TLATNX2 wcl_fast/fast/TLATNXL wcl_fast/fast/TLATSRX2 wcl_fast/fast/TLATSRX4 wcl_fast/fast/TLATX2 wcl_fast/fast/TLATXL wcl_fast/fast/XNOR2X1 wcl_fast/fast/XNOR2X2 wcl_fast/fast/XNOR2X4 wcl_fast/fast/XNOR2XL wcl_fast/fast/XOR2X1 wcl_fast/fast/XOR2X2 wcl_fast/fast/XOR2X4 wcl_fast/fast/XOR2XL wcl_fast/fast/ACHCONX2 wcl_fast/fast/ADDFX2 wcl_fast/fast/ADDFX4 wcl_fast/fast/ADDHX1 wcl_fast/fast/AND3X4 wcl_fast/fast/AND3X6 wcl_fast/fast/AO22X4 wcl_fast/fast/AOI21X4 wcl_fast/fast/AOI221X1 wcl_fast/fast/AOI222X2 wcl_fast/fast/AOI2BB2X1 wcl_fast/fast/AOI2BB2X4 wcl_fast/fast/AOI31X1 wcl_fast/fast/AOI32X1 wcl_fast/fast/BMXIX2 wcl_fast/fast/BUFX8 wcl_fast/fast/CLKAND2X12 wcl_fast/fast/CLKAND2X3 wcl_fast/fast/CLKBUFX3 wcl_fast/fast/CLKINVX8 wcl_fast/fast/CLKMX2X6 wcl_fast/fast/CLKXOR2X2 wcl_fast/fast/DFFNSRX1 wcl_fast/fast/DFFNSRXL wcl_fast/fast/DFFRHQX1 wcl_fast/fast/DFFRHQX4 wcl_fast/fast/DFFRX2 wcl_fast/fast/DFFSRHQX4 wcl_fast/fast/DFFSRX2 wcl_fast/fast/DFFSX4 wcl_fast/fast/DFFSXL wcl_fast/fast/DFFTRX1 wcl_fast/fast/DFFTRX4 wcl_fast/fast/DFFX4 wcl_fast/fast/DLY1X1 wcl_fast/fast/DLY4X1 wcl_fast/fast/EDFFHQX1 wcl_fast/fast/EDFFX2 wcl_fast/fast/EDFFXL wcl_fast/fast/INVX20 wcl_fast/fast/INVX4 wcl_fast/fast/MDFFHQX1 wcl_fast/fast/MDFFHQX2 wcl_fast/fast/MDFFHQX4 wcl_fast/fast/MX4X1 wcl_fast/fast/MX4X2 wcl_fast/fast/MX4XL wcl_fast/fast/MXI2X2 wcl_fast/fast/MXI3X2 wcl_fast/fast/MXI3XL wcl_fast/fast/MXI4X4 wcl_fast/fast/NAND2BX4 wcl_fast/fast/NAND2X4 wcl_fast/fast/NAND2XL wcl_fast/fast/NAND3X2 wcl_fast/fast/NAND4BBX4 wcl_fast/fast/NAND4BX4 wcl_fast/fast/NAND4X4 wcl_fast/fast/NAND4X8 wcl_fast/fast/NOR3X6 wcl_fast/fast/NOR4BBX1 wcl_fast/fast/NOR4BX2 wcl_fast/fast/NOR4BX4 wcl_fast/fast/OA22X4 wcl_fast/fast/OAI21X1 wcl_fast/fast/OAI221X4 wcl_fast/fast/OAI222X1 wcl_fast/fast/OAI22X4 wcl_fast/fast/OAI2BB1X1 wcl_fast/fast/OAI2BB1X4 wcl_fast/fast/OAI2BB2X4 wcl_fast/fast/OAI31X4 wcl_fast/fast/OAI32X4 wcl_fast/fast/OR2X4 wcl_fast/fast/OR2X6 wcl_fast/fast/OR2X8 wcl_fast/fast/OR3X1 wcl_fast/fast/OR3X8 wcl_fast/fast/SDFFHQX1 wcl_fast/fast/SDFFHQX2 wcl_fast/fast/SDFFQX4 wcl_fast/fast/SDFFQXL wcl_fast/fast/SDFFRHQX8 wcl_fast/fast/SDFFRX4 wcl_fast/fast/SDFFSHQX2 wcl_fast/fast/SDFFSRX2 wcl_fast/fast/SDFFSX2 wcl_fast/fast/SDFFX2 wcl_fast/fast/SDFFX4 wcl_fast/fast/SDFFXL wcl_fast/fast/TBUFX12 wcl_fast/fast/TBUFX20 wcl_fast/fast/TBUFX4 wcl_fast/fast/TLATNCAX16 wcl_fast/fast/TLATNSRX2 wcl_fast/fast/TLATNTSCAX12 wcl_fast/fast/TLATNTSCAX2 wcl_fast/fast/TLATNTSCAX20 wcl_fast/fast/TLATNTSCAX6 wcl_fast/fast/TLATNX4 wcl_fast/fast/TLATSRX1 wcl_fast/fast/TLATSRXL wcl_fast/fast/TLATX1 wcl_fast/fast/XNOR3X1 wcl_fast/fast/XNOR3XL wcl_fast/fast/AND2X1 wcl_fast/fast/AO21X4 wcl_fast/fast/AOI211X1 wcl_fast/fast/AOI21X2 wcl_fast/fast/AOI221X2 wcl_fast/fast/AOI222X1 wcl_fast/fast/AOI222X4 wcl_fast/fast/AOI2BB1X1 wcl_fast/fast/AOI31XL wcl_fast/fast/AOI33XL wcl_fast/fast/BMXIX4 wcl_fast/fast/BUFX6 wcl_fast/fast/CLKAND2X8 wcl_fast/fast/CLKMX2X2 wcl_fast/fast/CLKMX2X3 wcl_fast/fast/CLKMX2X4 wcl_fast/fast/DFFQXL wcl_fast/fast/DFFRHQX8 wcl_fast/fast/DFFSRX4 wcl_fast/fast/DFFSX1 wcl_fast/fast/DFFTRXL wcl_fast/fast/DFFXL wcl_fast/fast/DLY2X1 wcl_fast/fast/DLY3X1 wcl_fast/fast/DLY4X4 wcl_fast/fast/EDFFHQX8 wcl_fast/fast/INVX6 wcl_fast/fast/MX3XL wcl_fast/fast/NAND2X2 wcl_fast/fast/NAND2X8 wcl_fast/fast/NAND3BX1 wcl_fast/fast/NAND3X8 wcl_fast/fast/NAND4BX2 wcl_fast/fast/NAND4BXL wcl_fast/fast/NAND4X1 wcl_fast/fast/NAND4XL wcl_fast/fast/NOR3BX4 wcl_fast/fast/NOR3X2 wcl_fast/fast/NOR4X1 wcl_fast/fast/NOR4XL wcl_fast/fast/OA21X2 wcl_fast/fast/OA21XL wcl_fast/fast/OAI21X2 wcl_fast/fast/OAI221X1 wcl_fast/fast/OAI22XL wcl_fast/fast/OAI2BB1XL wcl_fast/fast/OAI2BB2X2 wcl_fast/fast/OAI31X2 wcl_fast/fast/OAI32X2 wcl_fast/fast/OAI33X4 wcl_fast/fast/OR4X1 wcl_fast/fast/SDFFHQX4 wcl_fast/fast/SDFFNSRX1 wcl_fast/fast/SDFFNSRX4 wcl_fast/fast/SDFFRHQX2 wcl_fast/fast/SDFFSHQX4 wcl_fast/fast/SDFFSHQX8 wcl_fast/fast/SDFFSRHQX8 wcl_fast/fast/SEDFFTRX1 wcl_fast/fast/SEDFFX1 wcl_fast/fast/TBUFX2 wcl_fast/fast/TLATNCAX4 wcl_fast/fast/TLATNX1 wcl_fast/fast/TLATX4 wcl_fast/fast/ADDFHX1 wcl_fast/fast/ADDFX1 wcl_fast/fast/ADDHX4 wcl_fast/fast/AND2X2 wcl_fast/fast/AND2X8 wcl_fast/fast/AND3X2 wcl_fast/fast/AND4X2 wcl_fast/fast/AND4X6 wcl_fast/fast/AOI211XL wcl_fast/fast/AOI22X1 wcl_fast/fast/DFFSHQX1 wcl_fast/fast/DFFSRHQX8 wcl_fast/fast/EDFFTRXL wcl_fast/fast/INVX16 wcl_fast/fast/INVX8 wcl_fast/fast/MX2X8 wcl_fast/fast/NAND2X1 wcl_fast/fast/NAND3BX2 wcl_fast/fast/NOR2X8 wcl_fast/fast/NOR3XL wcl_fast/fast/NOR4BX1 wcl_fast/fast/NOR4X8 wcl_fast/fast/OAI211X1 wcl_fast/fast/OAI31X1 wcl_fast/fast/OAI32X1 wcl_fast/fast/OR2X1 wcl_fast/fast/OR2X2 wcl_fast/fast/OR4X2 wcl_fast/fast/SDFFSRXL wcl_fast/fast/SDFFSX4 wcl_fast/fast/TIEHI wcl_fast/fast/TLATNCAX3 wcl_fast/fast/TLATNCAX8 wcl_fast/fast/TLATNSRX1 wcl_fast/fast/TLATNTSCAX3 wcl_fast/fast/XOR3XL wcl_fast/fast/AOI31X4 wcl_fast/fast/DFFHQX8 wcl_fast/fast/EDFFHQX4 wcl_fast/fast/INVXL wcl_fast/fast/MXI2X8 wcl_fast/fast/MXI4X1 wcl_fast/fast/NAND4BX1 wcl_fast/fast/OA21X4 wcl_fast/fast/OAI221X2 wcl_fast/fast/OR3X6 wcl_fast/fast/OR3XL wcl_fast/fast/SDFFQX2 wcl_fast/fast/SEDFFHQX4 wcl_fast/fast/SEDFFX4 wcl_fast/fast/TBUFX1 wcl_fast/fast/CLKXOR2X8 wcl_fast/fast/MXI2X4 wcl_fast/fast/NAND4BBX1 wcl_fast/fast/NOR3X8 wcl_fast/fast/NOR4BXL wcl_fast/fast/NOR4X4 wcl_fast/fast/OA22XL wcl_fast/fast/OAI222XL wcl_fast/fast/XOR3X1 wcl_fast/fast/CLKMX2X8 wcl_fast/fast/DFFHQX4 wcl_fast/fast/NOR3X4 wcl_fast/fast/EDFFTRX2 wcl_fast/fast/SEDFFHQX1 wcl_fast/fast/CLKAND2X4 wcl_fast/fast/OAI211XL wcl_typical/typical/OAI211XL wcl_typical/typical/CLKAND2X4 wcl_typical/typical/SEDFFHQX1 wcl_typical/typical/EDFFTRX2 wcl_typical/typical/NOR3X4 wcl_typical/typical/DFFHQX4 wcl_typical/typical/CLKMX2X8 wcl_typical/typical/XOR3X1 wcl_typical/typical/OAI222XL wcl_typical/typical/OA22XL wcl_typical/typical/NOR4X4 wcl_typical/typical/NOR4BXL wcl_typical/typical/NOR3X8 wcl_typical/typical/NAND4BBX1 wcl_typical/typical/MXI2X4 wcl_typical/typical/CLKXOR2X8 wcl_typical/typical/TBUFX1 wcl_typical/typical/SEDFFX4 wcl_typical/typical/SEDFFHQX4 wcl_typical/typical/SDFFQX2 wcl_typical/typical/OR3XL wcl_typical/typical/OR3X6 wcl_typical/typical/OAI221X2 wcl_typical/typical/OA21X4 wcl_typical/typical/NAND4BX1 wcl_typical/typical/MXI4X1 wcl_typical/typical/MXI2X8 wcl_typical/typical/INVXL wcl_typical/typical/EDFFHQX4 wcl_typical/typical/DFFHQX8 wcl_typical/typical/AOI31X4 wcl_typical/typical/XOR3XL wcl_typical/typical/TLATNTSCAX3 wcl_typical/typical/TLATNSRX1 wcl_typical/typical/TLATNCAX8 wcl_typical/typical/TLATNCAX3 wcl_typical/typical/TIEHI wcl_typical/typical/SDFFSX4 wcl_typical/typical/SDFFSRXL wcl_typical/typical/OR4X2 wcl_typical/typical/OR2X2 wcl_typical/typical/OR2X1 wcl_typical/typical/OAI32X1 wcl_typical/typical/OAI31X1 wcl_typical/typical/OAI211X1 wcl_typical/typical/NOR4X8 wcl_typical/typical/NOR4BX1 wcl_typical/typical/NOR3XL wcl_typical/typical/NOR2X8 wcl_typical/typical/NAND3BX2 wcl_typical/typical/NAND2X1 wcl_typical/typical/MX2X8 wcl_typical/typical/INVX8 wcl_typical/typical/INVX16 wcl_typical/typical/EDFFTRXL wcl_typical/typical/DFFSRHQX8 wcl_typical/typical/DFFSHQX1 wcl_typical/typical/AOI22X1 wcl_typical/typical/AOI211XL wcl_typical/typical/AND4X6 wcl_typical/typical/AND4X2 wcl_typical/typical/AND3X2 wcl_typical/typical/AND2X8 wcl_typical/typical/AND2X2 wcl_typical/typical/ADDHX4 wcl_typical/typical/ADDFX1 wcl_typical/typical/ADDFHX1 wcl_typical/typical/TLATX4 wcl_typical/typical/TLATNX1 wcl_typical/typical/TLATNCAX4 wcl_typical/typical/TBUFX2 wcl_typical/typical/SEDFFX1 wcl_typical/typical/SEDFFTRX1 wcl_typical/typical/SDFFSRHQX8 wcl_typical/typical/SDFFSHQX8 wcl_typical/typical/SDFFSHQX4 wcl_typical/typical/SDFFRHQX2 wcl_typical/typical/SDFFNSRX4 wcl_typical/typical/SDFFNSRX1 wcl_typical/typical/SDFFHQX4 wcl_typical/typical/OR4X1 wcl_typical/typical/OAI33X4 wcl_typical/typical/OAI32X2 wcl_typical/typical/OAI31X2 wcl_typical/typical/OAI2BB2X2 wcl_typical/typical/OAI2BB1XL wcl_typical/typical/OAI22XL wcl_typical/typical/OAI221X1 wcl_typical/typical/OAI21X2 wcl_typical/typical/OA21XL wcl_typical/typical/OA21X2 wcl_typical/typical/NOR4XL wcl_typical/typical/NOR4X1 wcl_typical/typical/NOR3X2 wcl_typical/typical/NOR3BX4 wcl_typical/typical/NAND4XL wcl_typical/typical/NAND4X1 wcl_typical/typical/NAND4BXL wcl_typical/typical/NAND4BX2 wcl_typical/typical/NAND3X8 wcl_typical/typical/NAND3BX1 wcl_typical/typical/NAND2X8 wcl_typical/typical/NAND2X2 wcl_typical/typical/MX3XL wcl_typical/typical/INVX6 wcl_typical/typical/EDFFHQX8 wcl_typical/typical/DLY4X4 wcl_typical/typical/DLY3X1 wcl_typical/typical/DLY2X1 wcl_typical/typical/DFFXL wcl_typical/typical/DFFTRXL wcl_typical/typical/DFFSX1 wcl_typical/typical/DFFSRX4 wcl_typical/typical/DFFRHQX8 wcl_typical/typical/DFFQXL wcl_typical/typical/CLKMX2X4 wcl_typical/typical/CLKMX2X3 wcl_typical/typical/CLKMX2X2 wcl_typical/typical/CLKAND2X8 wcl_typical/typical/BUFX6 wcl_typical/typical/BMXIX4 wcl_typical/typical/AOI33XL wcl_typical/typical/AOI31XL wcl_typical/typical/AOI2BB1X1 wcl_typical/typical/AOI222X4 wcl_typical/typical/AOI222X1 wcl_typical/typical/AOI221X2 wcl_typical/typical/AOI21X2 wcl_typical/typical/AOI211X1 wcl_typical/typical/AO21X4 wcl_typical/typical/AND2X1 wcl_typical/typical/XNOR3XL wcl_typical/typical/XNOR3X1 wcl_typical/typical/TLATX1 wcl_typical/typical/TLATSRXL wcl_typical/typical/TLATSRX1 wcl_typical/typical/TLATNX4 wcl_typical/typical/TLATNTSCAX6 wcl_typical/typical/TLATNTSCAX20 wcl_typical/typical/TLATNTSCAX2 wcl_typical/typical/TLATNTSCAX12 wcl_typical/typical/TLATNSRX2 wcl_typical/typical/TLATNCAX16 wcl_typical/typical/TBUFX4 wcl_typical/typical/TBUFX20 wcl_typical/typical/TBUFX12 wcl_typical/typical/SDFFXL wcl_typical/typical/SDFFX4 wcl_typical/typical/SDFFX2 wcl_typical/typical/SDFFSX2 wcl_typical/typical/SDFFSRX2 wcl_typical/typical/SDFFSHQX2 wcl_typical/typical/SDFFRX4 wcl_typical/typical/SDFFRHQX8 wcl_typical/typical/SDFFQXL wcl_typical/typical/SDFFQX4 wcl_typical/typical/SDFFHQX2 wcl_typical/typical/SDFFHQX1 wcl_typical/typical/OR3X8 wcl_typical/typical/OR3X1 wcl_typical/typical/OR2X8 wcl_typical/typical/OR2X6 wcl_typical/typical/OR2X4 wcl_typical/typical/OAI32X4 wcl_typical/typical/OAI31X4 wcl_typical/typical/OAI2BB2X4 wcl_typical/typical/OAI2BB1X4 wcl_typical/typical/OAI2BB1X1 wcl_typical/typical/OAI22X4 wcl_typical/typical/OAI222X1 wcl_typical/typical/OAI221X4 wcl_typical/typical/OAI21X1 wcl_typical/typical/OA22X4 wcl_typical/typical/NOR4BX4 wcl_typical/typical/NOR4BX2 wcl_typical/typical/NOR4BBX1 wcl_typical/typical/NOR3X6 wcl_typical/typical/NAND4X8 wcl_typical/typical/NAND4X4 wcl_typical/typical/NAND4BX4 wcl_typical/typical/NAND4BBX4 wcl_typical/typical/NAND3X2 wcl_typical/typical/NAND2XL wcl_typical/typical/NAND2X4 wcl_typical/typical/NAND2BX4 wcl_typical/typical/MXI4X4 wcl_typical/typical/MXI3XL wcl_typical/typical/MXI3X2 wcl_typical/typical/MXI2X2 wcl_typical/typical/MX4XL wcl_typical/typical/MX4X2 wcl_typical/typical/MX4X1 wcl_typical/typical/MDFFHQX4 wcl_typical/typical/MDFFHQX2 wcl_typical/typical/MDFFHQX1 wcl_typical/typical/INVX4 wcl_typical/typical/INVX20 wcl_typical/typical/EDFFXL wcl_typical/typical/EDFFX2 wcl_typical/typical/EDFFHQX1 wcl_typical/typical/DLY4X1 wcl_typical/typical/DLY1X1 wcl_typical/typical/DFFX4 wcl_typical/typical/DFFTRX4 wcl_typical/typical/DFFTRX1 wcl_typical/typical/DFFSXL wcl_typical/typical/DFFSX4 wcl_typical/typical/DFFSRX2 wcl_typical/typical/DFFSRHQX4 wcl_typical/typical/DFFRX2 wcl_typical/typical/DFFRHQX4 wcl_typical/typical/DFFRHQX1 wcl_typical/typical/DFFNSRXL wcl_typical/typical/DFFNSRX1 wcl_typical/typical/CLKXOR2X2 wcl_typical/typical/CLKMX2X6 wcl_typical/typical/CLKINVX8 wcl_typical/typical/CLKBUFX3 wcl_typical/typical/CLKAND2X3 wcl_typical/typical/CLKAND2X12 wcl_typical/typical/BUFX8 wcl_typical/typical/BMXIX2 wcl_typical/typical/AOI32X1 wcl_typical/typical/AOI31X1 wcl_typical/typical/AOI2BB2X4 wcl_typical/typical/AOI2BB2X1 wcl_typical/typical/AOI222X2 wcl_typical/typical/AOI221X1 wcl_typical/typical/AOI21X4 wcl_typical/typical/AO22X4 wcl_typical/typical/AND3X6 wcl_typical/typical/AND3X4 wcl_typical/typical/ADDHX1 wcl_typical/typical/ADDFX4 wcl_typical/typical/ADDFX2 wcl_typical/typical/ACHCONX2 wcl_typical/typical/XOR2XL wcl_typical/typical/XOR2X4 wcl_typical/typical/XOR2X2 wcl_typical/typical/XOR2X1 wcl_typical/typical/XNOR2XL wcl_typical/typical/XNOR2X4 wcl_typical/typical/XNOR2X2 wcl_typical/typical/XNOR2X1 wcl_typical/typical/TLATXL wcl_typical/typical/TLATX2 wcl_typical/typical/TLATSRX4 wcl_typical/typical/TLATSRX2 wcl_typical/typical/TLATNXL wcl_typical/typical/TLATNX2 wcl_typical/typical/TLATNTSCAX8 wcl_typical/typical/TLATNTSCAX4 wcl_typical/typical/TLATNTSCAX16 wcl_typical/typical/TLATNSRXL wcl_typical/typical/TLATNSRX4 wcl_typical/typical/TLATNCAX6 wcl_typical/typical/TLATNCAX20 wcl_typical/typical/TLATNCAX2 wcl_typical/typical/TLATNCAX12 wcl_typical/typical/TIELO wcl_typical/typical/TBUFXL wcl_typical/typical/TBUFX8 wcl_typical/typical/TBUFX6 wcl_typical/typical/TBUFX3 wcl_typical/typical/TBUFX16 wcl_typical/typical/SMDFFHQX8 wcl_typical/typical/SMDFFHQX4 wcl_typical/typical/SMDFFHQX2 wcl_typical/typical/SMDFFHQX1 wcl_typical/typical/SEDFFXL wcl_typical/typical/SEDFFX2 wcl_typical/typical/SEDFFTRXL wcl_typical/typical/SEDFFTRX4 wcl_typical/typical/SEDFFTRX2 wcl_typical/typical/SEDFFHQX8 wcl_typical/typical/SEDFFHQX2 wcl_typical/typical/SDFFX1 wcl_typical/typical/SDFFTRXL wcl_typical/typical/SDFFTRX4 wcl_typical/typical/SDFFTRX2 wcl_typical/typical/SDFFTRX1 wcl_typical/typical/SDFFSXL wcl_typical/typical/SDFFSX1 wcl_typical/typical/SDFFSRX4 wcl_typical/typical/SDFFSRX1 wcl_typical/typical/SDFFSRHQX4 wcl_typical/typical/SDFFSRHQX2 wcl_typical/typical/SDFFSRHQX1 wcl_typical/typical/SDFFSHQX1 wcl_typical/typical/SDFFRXL wcl_typical/typical/SDFFRX2 wcl_typical/typical/SDFFRX1 wcl_typical/typical/SDFFRHQX4 wcl_typical/typical/SDFFRHQX1 wcl_typical/typical/SDFFQX1 wcl_typical/typical/SDFFNSRXL wcl_typical/typical/SDFFNSRX2 wcl_typical/typical/SDFFHQX8 wcl_typical/typical/OR4XL wcl_typical/typical/OR4X8 wcl_typical/typical/OR4X6 wcl_typical/typical/OR4X4 wcl_typical/typical/OR3X4 wcl_typical/typical/OR3X2 wcl_typical/typical/OR2XL wcl_typical/typical/OAI33XL wcl_typical/typical/OAI33X2 wcl_typical/typical/OAI33X1 wcl_typical/typical/OAI32XL wcl_typical/typical/OAI31XL wcl_typical/typical/OAI2BB2XL wcl_typical/typical/OAI2BB2X1 wcl_typical/typical/OAI2BB1X2 wcl_typical/typical/OAI22X2 wcl_typical/typical/OAI22X1 wcl_typical/typical/OAI222X4 wcl_typical/typical/OAI222X2 wcl_typical/typical/OAI221XL wcl_typical/typical/OAI21XL wcl_typical/typical/OAI21X4 wcl_typical/typical/OAI211X4 wcl_typical/typical/OAI211X2 wcl_typical/typical/OA22X2 wcl_typical/typical/OA22X1 wcl_typical/typical/OA21X1 wcl_typical/typical/NOR4X6 wcl_typical/typical/NOR4X2 wcl_typical/typical/NOR4BBXL wcl_typical/typical/NOR4BBX4 wcl_typical/typical/NOR4BBX2 wcl_typical/typical/NOR3X1 wcl_typical/typical/NOR3BXL wcl_typical/typical/NOR3BX2 wcl_typical/typical/NOR3BX1 wcl_typical/typical/NOR2XL wcl_typical/typical/NOR2X6 wcl_typical/typical/NOR2X4 wcl_typical/typical/NOR2X2 wcl_typical/typical/NOR2X1 wcl_typical/typical/NOR2BXL wcl_typical/typical/NOR2BX4 wcl_typical/typical/NOR2BX2 wcl_typical/typical/NOR2BX1 wcl_typical/typical/NAND4X6 wcl_typical/typical/NAND4X2 wcl_typical/typical/NAND4BBXL wcl_typical/typical/NAND4BBX2 wcl_typical/typical/NAND3XL wcl_typical/typical/NAND3X6 wcl_typical/typical/NAND3X4 wcl_typical/typical/NAND3X1 wcl_typical/typical/NAND3BXL wcl_typical/typical/NAND3BX4 wcl_typical/typical/NAND2X6 wcl_typical/typical/NAND2BXL wcl_typical/typical/NAND2BX2 wcl_typical/typical/NAND2BX1 wcl_typical/typical/MXI4XL wcl_typical/typical/MXI4X2 wcl_typical/typical/MXI3X4 wcl_typical/typical/MXI3X1 wcl_typical/typical/MXI2XL wcl_typical/typical/MXI2X6 wcl_typical/typical/MXI2X1 wcl_typical/typical/MX4X4 wcl_typical/typical/MX3X4 wcl_typical/typical/MX3X2 wcl_typical/typical/MX3X1 wcl_typical/typical/MX2XL wcl_typical/typical/MX2X6 wcl_typical/typical/MX2X4 wcl_typical/typical/MX2X2 wcl_typical/typical/MX2X1 wcl_typical/typical/MDFFHQX8 wcl_typical/typical/INVX3 wcl_typical/typical/INVX2 wcl_typical/typical/INVX12 wcl_typical/typical/INVX1 wcl_typical/typical/HOLDX1 wcl_typical/typical/EDFFX4 wcl_typical/typical/EDFFX1 wcl_typical/typical/EDFFTRX4 wcl_typical/typical/EDFFTRX1 wcl_typical/typical/EDFFHQX2 wcl_typical/typical/DLY3X4 wcl_typical/typical/DLY2X4 wcl_typical/typical/DLY1X4 wcl_typical/typical/DFFX2 wcl_typical/typical/DFFX1 wcl_typical/typical/DFFTRX2 wcl_typical/typical/DFFSRXL wcl_typical/typical/DFFSRX1 wcl_typical/typical/DFFSRHQX2 wcl_typical/typical/DFFSRHQX1 wcl_typical/typical/DFFSHQX8 wcl_typical/typical/DFFSHQX4 wcl_typical/typical/DFFSHQX2 wcl_typical/typical/DFFRXL wcl_typical/typical/DFFRX4 wcl_typical/typical/DFFRX1 wcl_typical/typical/DFFRHQX2 wcl_typical/typical/DFFQX4 wcl_typical/typical/DFFQX2 wcl_typical/typical/DFFQX1 wcl_typical/typical/DFFNSRX2 wcl_typical/typical/DFFHQX2 wcl_typical/typical/DFFHQX1 wcl_typical/typical/CLKXOR2X4 wcl_typical/typical/CLKXOR2X1 wcl_typical/typical/CLKMX2X12 wcl_typical/typical/CLKINVX6 wcl_typical/typical/CLKINVX4 wcl_typical/typical/CLKINVX3 wcl_typical/typical/CLKINVX20 wcl_typical/typical/CLKINVX2 wcl_typical/typical/CLKINVX16 wcl_typical/typical/CLKINVX12 wcl_typical/typical/CLKINVX1 wcl_typical/typical/CLKBUFX8 wcl_typical/typical/CLKBUFX6 wcl_typical/typical/CLKBUFX4 wcl_typical/typical/CLKBUFX20 wcl_typical/typical/CLKBUFX2 wcl_typical/typical/CLKBUFX16 wcl_typical/typical/CLKBUFX12 wcl_typical/typical/CLKAND2X6 wcl_typical/typical/CLKAND2X2 wcl_typical/typical/BUFX4 wcl_typical/typical/BUFX3 wcl_typical/typical/BUFX20 wcl_typical/typical/BUFX2 wcl_typical/typical/BUFX16 wcl_typical/typical/BUFX12 wcl_typical/typical/AOI33X4 wcl_typical/typical/AOI33X2 wcl_typical/typical/AOI33X1 wcl_typical/typical/AOI32XL wcl_typical/typical/AOI32X4 wcl_typical/typical/AOI32X2 wcl_typical/typical/AOI31X2 wcl_typical/typical/AOI2BB2XL wcl_typical/typical/AOI2BB2X2 wcl_typical/typical/AOI2BB1XL wcl_typical/typical/AOI2BB1X4 wcl_typical/typical/AOI2BB1X2 wcl_typical/typical/AOI22XL wcl_typical/typical/AOI22X4 wcl_typical/typical/AOI22X2 wcl_typical/typical/AOI222XL wcl_typical/typical/AOI221XL wcl_typical/typical/AOI221X4 wcl_typical/typical/AOI21XL wcl_typical/typical/AOI21X1 wcl_typical/typical/AOI211X4 wcl_typical/typical/AOI211X2 wcl_typical/typical/AO22XL wcl_typical/typical/AO22X2 wcl_typical/typical/AO22X1 wcl_typical/typical/AO21XL wcl_typical/typical/AO21X2 wcl_typical/typical/AO21X1 wcl_typical/typical/AND4XL wcl_typical/typical/AND4X8 wcl_typical/typical/AND4X4 wcl_typical/typical/AND4X1 wcl_typical/typical/AND3XL wcl_typical/typical/AND3X8 wcl_typical/typical/AND3X1 wcl_typical/typical/AND2XL wcl_typical/typical/AND2X6 wcl_typical/typical/AND2X4 wcl_typical/typical/ADDHXL wcl_typical/typical/ADDHX2 wcl_typical/typical/ADDFXL wcl_typical/typical/ADDFHXL wcl_typical/typical/ADDFHX4 wcl_typical/typical/ADDFHX2"
[01/21 12:40:56    203s] invalid command name "wcl_slow/slow/ADDFHX2 wcl_slow/slow/ADDFHX4 wcl_slow/slow/ADDFHXL wcl_slow/slow/ADDFXL wcl_slow/slow/ADDHX2 wcl_slow/slow/ADDHXL wcl_slow/slow/AND2X4 wcl_slow/slow/AND2X6 wcl_slow/slow/AND2XL wcl_slow/slow/AND3X1 wcl_slow/slow/AND3X8 wcl_slow/slow/AND3XL wcl_slow/slow/AND4X1 wcl_slow/slow/AND4X4 wcl_slow/slow/AND4X8 wcl_slow/slow/AND4XL wcl_slow/slow/AO21X1 wcl_slow/slow/AO21X2 wcl_slow/slow/AO21XL wcl_slow/slow/AO22X1 wcl_slow/slow/AO22X2 wcl_slow/slow/AO22XL wcl_slow/slow/AOI211X2 wcl_slow/slow/AOI211X4 wcl_slow/slow/AOI21X1 wcl_slow/slow/AOI21XL wcl_slow/slow/AOI221X4 wcl_slow/slow/AOI221XL wcl_slow/slow/AOI222XL wcl_slow/slow/AOI22X2 wcl_slow/slow/AOI22X4 wcl_slow/slow/AOI22XL wcl_slow/slow/AOI2BB1X2 wcl_slow/slow/AOI2BB1X4 wcl_slow/slow/AOI2BB1XL wcl_slow/slow/AOI2BB2X2 wcl_slow/slow/AOI2BB2XL wcl_slow/slow/AOI31X2 wcl_slow/slow/AOI32X2 wcl_slow/slow/AOI32X4 wcl_slow/slow/AOI32XL wcl_slow/slow/AOI33X1 wcl_slow/slow/AOI33X2 wcl_slow/slow/AOI33X4 wcl_slow/slow/BUFX12 wcl_slow/slow/BUFX16 wcl_slow/slow/BUFX2 wcl_slow/slow/BUFX20 wcl_slow/slow/BUFX3 wcl_slow/slow/BUFX4 wcl_slow/slow/CLKAND2X2 wcl_slow/slow/CLKAND2X6 wcl_slow/slow/CLKBUFX12 wcl_slow/slow/CLKBUFX16 wcl_slow/slow/CLKBUFX2 wcl_slow/slow/CLKBUFX20 wcl_slow/slow/CLKBUFX4 wcl_slow/slow/CLKBUFX6 wcl_slow/slow/CLKBUFX8 wcl_slow/slow/CLKINVX1 wcl_slow/slow/CLKINVX12 wcl_slow/slow/CLKINVX16 wcl_slow/slow/CLKINVX2 wcl_slow/slow/CLKINVX20 wcl_slow/slow/CLKINVX3 wcl_slow/slow/CLKINVX4 wcl_slow/slow/CLKINVX6 wcl_slow/slow/CLKMX2X12 wcl_slow/slow/CLKXOR2X1 wcl_slow/slow/CLKXOR2X4 wcl_slow/slow/DFFHQX1 wcl_slow/slow/DFFHQX2 wcl_slow/slow/DFFNSRX2 wcl_slow/slow/DFFQX1 wcl_slow/slow/DFFQX2 wcl_slow/slow/DFFQX4 wcl_slow/slow/DFFRHQX2 wcl_slow/slow/DFFRX1 wcl_slow/slow/DFFRX4 wcl_slow/slow/DFFRXL wcl_slow/slow/DFFSHQX2 wcl_slow/slow/DFFSHQX4 wcl_slow/slow/DFFSHQX8 wcl_slow/slow/DFFSRHQX1 wcl_slow/slow/DFFSRHQX2 wcl_slow/slow/DFFSRX1 wcl_slow/slow/DFFSRXL wcl_slow/slow/DFFTRX2 wcl_slow/slow/DFFX1 wcl_slow/slow/DFFX2 wcl_slow/slow/DLY1X4 wcl_slow/slow/DLY2X4 wcl_slow/slow/DLY3X4 wcl_slow/slow/EDFFHQX2 wcl_slow/slow/EDFFTRX1 wcl_slow/slow/EDFFTRX4 wcl_slow/slow/EDFFX1 wcl_slow/slow/EDFFX4 wcl_slow/slow/HOLDX1 wcl_slow/slow/INVX1 wcl_slow/slow/INVX12 wcl_slow/slow/INVX2 wcl_slow/slow/INVX3 wcl_slow/slow/MDFFHQX8 wcl_slow/slow/MX2X1 wcl_slow/slow/MX2X2 wcl_slow/slow/MX2X4 wcl_slow/slow/MX2X6 wcl_slow/slow/MX2XL wcl_slow/slow/MX3X1 wcl_slow/slow/MX3X2 wcl_slow/slow/MX3X4 wcl_slow/slow/MX4X4 wcl_slow/slow/MXI2X1 wcl_slow/slow/MXI2X6 wcl_slow/slow/MXI2XL wcl_slow/slow/MXI3X1 wcl_slow/slow/MXI3X4 wcl_slow/slow/MXI4X2 wcl_slow/slow/MXI4XL wcl_slow/slow/NAND2BX1 wcl_slow/slow/NAND2BX2 wcl_slow/slow/NAND2BXL wcl_slow/slow/NAND2X6 wcl_slow/slow/NAND3BX4 wcl_slow/slow/NAND3BXL wcl_slow/slow/NAND3X1 wcl_slow/slow/NAND3X4 wcl_slow/slow/NAND3X6 wcl_slow/slow/NAND3XL wcl_slow/slow/NAND4BBX2 wcl_slow/slow/NAND4BBXL wcl_slow/slow/NAND4X2 wcl_slow/slow/NAND4X6 wcl_slow/slow/NOR2BX1 wcl_slow/slow/NOR2BX2 wcl_slow/slow/NOR2BX4 wcl_slow/slow/NOR2BXL wcl_slow/slow/NOR2X1 wcl_slow/slow/NOR2X2 wcl_slow/slow/NOR2X4 wcl_slow/slow/NOR2X6 wcl_slow/slow/NOR2XL wcl_slow/slow/NOR3BX1 wcl_slow/slow/NOR3BX2 wcl_slow/slow/NOR3BXL wcl_slow/slow/NOR3X1 wcl_slow/slow/NOR4BBX2 wcl_slow/slow/NOR4BBX4 wcl_slow/slow/NOR4BBXL wcl_slow/slow/NOR4X2 wcl_slow/slow/NOR4X6 wcl_slow/slow/OA21X1 wcl_slow/slow/OA22X1 wcl_slow/slow/OA22X2 wcl_slow/slow/OAI211X2 wcl_slow/slow/OAI211X4 wcl_slow/slow/OAI21X4 wcl_slow/slow/OAI21XL wcl_slow/slow/OAI221XL wcl_slow/slow/OAI222X2 wcl_slow/slow/OAI222X4 wcl_slow/slow/OAI22X1 wcl_slow/slow/OAI22X2 wcl_slow/slow/OAI2BB1X2 wcl_slow/slow/OAI2BB2X1 wcl_slow/slow/OAI2BB2XL wcl_slow/slow/OAI31XL wcl_slow/slow/OAI32XL wcl_slow/slow/OAI33X1 wcl_slow/slow/OAI33X2 wcl_slow/slow/OAI33XL wcl_slow/slow/OR2XL wcl_slow/slow/OR3X2 wcl_slow/slow/OR3X4 wcl_slow/slow/OR4X4 wcl_slow/slow/OR4X6 wcl_slow/slow/OR4X8 wcl_slow/slow/OR4XL wcl_slow/slow/SDFFHQX8 wcl_slow/slow/SDFFNSRX2 wcl_slow/slow/SDFFNSRXL wcl_slow/slow/SDFFQX1 wcl_slow/slow/SDFFRHQX1 wcl_slow/slow/SDFFRHQX4 wcl_slow/slow/SDFFRX1 wcl_slow/slow/SDFFRX2 wcl_slow/slow/SDFFRXL wcl_slow/slow/SDFFSHQX1 wcl_slow/slow/SDFFSRHQX1 wcl_slow/slow/SDFFSRHQX2 wcl_slow/slow/SDFFSRHQX4 wcl_slow/slow/SDFFSRX1 wcl_slow/slow/SDFFSRX4 wcl_slow/slow/SDFFSX1 wcl_slow/slow/SDFFSXL wcl_slow/slow/SDFFTRX1 wcl_slow/slow/SDFFTRX2 wcl_slow/slow/SDFFTRX4 wcl_slow/slow/SDFFTRXL wcl_slow/slow/SDFFX1 wcl_slow/slow/SEDFFHQX2 wcl_slow/slow/SEDFFHQX8 wcl_slow/slow/SEDFFTRX2 wcl_slow/slow/SEDFFTRX4 wcl_slow/slow/SEDFFTRXL wcl_slow/slow/SEDFFX2 wcl_slow/slow/SEDFFXL wcl_slow/slow/SMDFFHQX1 wcl_slow/slow/SMDFFHQX2 wcl_slow/slow/SMDFFHQX4 wcl_slow/slow/SMDFFHQX8 wcl_slow/slow/TBUFX16 wcl_slow/slow/TBUFX3 wcl_slow/slow/TBUFX6 wcl_slow/slow/TBUFX8 wcl_slow/slow/TBUFXL wcl_slow/slow/TIELO wcl_slow/slow/TLATNCAX12 wcl_slow/slow/TLATNCAX2 wcl_slow/slow/TLATNCAX20 wcl_slow/slow/TLATNCAX6 wcl_slow/slow/TLATNSRX4 wcl_slow/slow/TLATNSRXL wcl_slow/slow/TLATNTSCAX16 wcl_slow/slow/TLATNTSCAX4 wcl_slow/slow/TLATNTSCAX8 wcl_slow/slow/TLATNX2 wcl_slow/slow/TLATNXL wcl_slow/slow/TLATSRX2 wcl_slow/slow/TLATSRX4 wcl_slow/slow/TLATX2 wcl_slow/slow/TLATXL wcl_slow/slow/XNOR2X1 wcl_slow/slow/XNOR2X2 wcl_slow/slow/XNOR2X4 wcl_slow/slow/XNOR2XL wcl_slow/slow/XOR2X1 wcl_slow/slow/XOR2X2 wcl_slow/slow/XOR2X4 wcl_slow/slow/XOR2XL wcl_slow/slow/ACHCONX2 wcl_slow/slow/ADDFX2 wcl_slow/slow/ADDFX4 wcl_slow/slow/ADDHX1 wcl_slow/slow/AND3X4 wcl_slow/slow/AND3X6 wcl_slow/slow/AO22X4 wcl_slow/slow/AOI21X4 wcl_slow/slow/AOI221X1 wcl_slow/slow/AOI222X2 wcl_slow/slow/AOI2BB2X1 wcl_slow/slow/AOI2BB2X4 wcl_slow/slow/AOI31X1 wcl_slow/slow/AOI32X1 wcl_slow/slow/BMXIX2 wcl_slow/slow/BUFX8 wcl_slow/slow/CLKAND2X12 wcl_slow/slow/CLKAND2X3 wcl_slow/slow/CLKBUFX3 wcl_slow/slow/CLKINVX8 wcl_slow/slow/CLKMX2X6 wcl_slow/slow/CLKXOR2X2 wcl_slow/slow/DFFNSRX1 wcl_slow/slow/DFFNSRXL wcl_slow/slow/DFFRHQX1 wcl_slow/slow/DFFRHQX4 wcl_slow/slow/DFFRX2 wcl_slow/slow/DFFSRHQX4 wcl_slow/slow/DFFSRX2 wcl_slow/slow/DFFSX4 wcl_slow/slow/DFFSXL wcl_slow/slow/DFFTRX1 wcl_slow/slow/DFFTRX4 wcl_slow/slow/DFFX4 wcl_slow/slow/DLY1X1 wcl_slow/slow/DLY4X1 wcl_slow/slow/EDFFHQX1 wcl_slow/slow/EDFFX2 wcl_slow/slow/EDFFXL wcl_slow/slow/INVX20 wcl_slow/slow/INVX4 wcl_slow/slow/MDFFHQX1 wcl_slow/slow/MDFFHQX2 wcl_slow/slow/MDFFHQX4 wcl_slow/slow/MX4X1 wcl_slow/slow/MX4X2 wcl_slow/slow/MX4XL wcl_slow/slow/MXI2X2 wcl_slow/slow/MXI3X2 wcl_slow/slow/MXI3XL wcl_slow/slow/MXI4X4 wcl_slow/slow/NAND2BX4 wcl_slow/slow/NAND2X4 wcl_slow/slow/NAND2XL wcl_slow/slow/NAND3X2 wcl_slow/slow/NAND4BBX4 wcl_slow/slow/NAND4BX4 wcl_slow/slow/NAND4X4 wcl_slow/slow/NAND4X8 wcl_slow/slow/NOR3X6 wcl_slow/slow/NOR4BBX1 wcl_slow/slow/NOR4BX2 wcl_slow/slow/NOR4BX4 wcl_slow/slow/OA22X4 wcl_slow/slow/OAI21X1 wcl_slow/slow/OAI221X4 wcl_slow/slow/OAI222X1 wcl_slow/slow/OAI22X4 wcl_slow/slow/OAI2BB1X1 wcl_slow/slow/OAI2BB1X4 wcl_slow/slow/OAI2BB2X4 wcl_slow/slow/OAI31X4 wcl_slow/slow/OAI32X4 wcl_slow/slow/OR2X4 wcl_slow/slow/OR2X6 wcl_slow/slow/OR2X8 wcl_slow/slow/OR3X1 wcl_slow/slow/OR3X8 wcl_slow/slow/SDFFHQX1 wcl_slow/slow/SDFFHQX2 wcl_slow/slow/SDFFQX4 wcl_slow/slow/SDFFQXL wcl_slow/slow/SDFFRHQX8 wcl_slow/slow/SDFFRX4 wcl_slow/slow/SDFFSHQX2 wcl_slow/slow/SDFFSRX2 wcl_slow/slow/SDFFSX2 wcl_slow/slow/SDFFX2 wcl_slow/slow/SDFFX4 wcl_slow/slow/SDFFXL wcl_slow/slow/TBUFX12 wcl_slow/slow/TBUFX20 wcl_slow/slow/TBUFX4 wcl_slow/slow/TLATNCAX16 wcl_slow/slow/TLATNSRX2 wcl_slow/slow/TLATNTSCAX12 wcl_slow/slow/TLATNTSCAX2 wcl_slow/slow/TLATNTSCAX20 wcl_slow/slow/TLATNTSCAX6 wcl_slow/slow/TLATNX4 wcl_slow/slow/TLATSRX1 wcl_slow/slow/TLATSRXL wcl_slow/slow/TLATX1 wcl_slow/slow/XNOR3X1 wcl_slow/slow/XNOR3XL wcl_slow/slow/AND2X1 wcl_slow/slow/AO21X4 wcl_slow/slow/AOI211X1 wcl_slow/slow/AOI21X2 wcl_slow/slow/AOI221X2 wcl_slow/slow/AOI222X1 wcl_slow/slow/AOI222X4 wcl_slow/slow/AOI2BB1X1 wcl_slow/slow/AOI31XL wcl_slow/slow/AOI33XL wcl_slow/slow/BMXIX4 wcl_slow/slow/BUFX6 wcl_slow/slow/CLKAND2X8 wcl_slow/slow/CLKMX2X2 wcl_slow/slow/CLKMX2X3 wcl_slow/slow/CLKMX2X4 wcl_slow/slow/DFFQXL wcl_slow/slow/DFFRHQX8 wcl_slow/slow/DFFSRX4 wcl_slow/slow/DFFSX1 wcl_slow/slow/DFFTRXL wcl_slow/slow/DFFXL wcl_slow/slow/DLY2X1 wcl_slow/slow/DLY3X1 wcl_slow/slow/DLY4X4 wcl_slow/slow/EDFFHQX8 wcl_slow/slow/INVX6 wcl_slow/slow/MX3XL wcl_slow/slow/NAND2X2 wcl_slow/slow/NAND2X8 wcl_slow/slow/NAND3BX1 wcl_slow/slow/NAND3X8 wcl_slow/slow/NAND4BX2 wcl_slow/slow/NAND4BXL wcl_slow/slow/NAND4X1 wcl_slow/slow/NAND4XL wcl_slow/slow/NOR3BX4 wcl_slow/slow/NOR3X2 wcl_slow/slow/NOR4X1 wcl_slow/slow/NOR4XL wcl_slow/slow/OA21X2 wcl_slow/slow/OA21XL wcl_slow/slow/OAI21X2 wcl_slow/slow/OAI221X1 wcl_slow/slow/OAI22XL wcl_slow/slow/OAI2BB1XL wcl_slow/slow/OAI2BB2X2 wcl_slow/slow/OAI31X2 wcl_slow/slow/OAI32X2 wcl_slow/slow/OAI33X4 wcl_slow/slow/OR4X1 wcl_slow/slow/SDFFHQX4 wcl_slow/slow/SDFFNSRX1 wcl_slow/slow/SDFFNSRX4 wcl_slow/slow/SDFFRHQX2 wcl_slow/slow/SDFFSHQX4 wcl_slow/slow/SDFFSHQX8 wcl_slow/slow/SDFFSRHQX8 wcl_slow/slow/SEDFFTRX1 wcl_slow/slow/SEDFFX1 wcl_slow/slow/TBUFX2 wcl_slow/slow/TLATNCAX4 wcl_slow/slow/TLATNX1 wcl_slow/slow/TLATX4 wcl_slow/slow/ADDFHX1 wcl_slow/slow/ADDFX1 wcl_slow/slow/ADDHX4 wcl_slow/slow/AND2X2 wcl_slow/slow/AND2X8 wcl_slow/slow/AND3X2 wcl_slow/slow/AND4X2 wcl_slow/slow/AND4X6 wcl_slow/slow/AOI211XL wcl_slow/slow/AOI22X1 wcl_slow/slow/DFFSHQX1 wcl_slow/slow/DFFSRHQX8 wcl_slow/slow/EDFFTRXL wcl_slow/slow/INVX16 wcl_slow/slow/INVX8 wcl_slow/slow/MX2X8 wcl_slow/slow/NAND2X1 wcl_slow/slow/NAND3BX2 wcl_slow/slow/NOR2X8 wcl_slow/slow/NOR3XL wcl_slow/slow/NOR4BX1 wcl_slow/slow/NOR4X8 wcl_slow/slow/OAI211X1 wcl_slow/slow/OAI31X1 wcl_slow/slow/OAI32X1 wcl_slow/slow/OR2X1 wcl_slow/slow/OR2X2 wcl_slow/slow/OR4X2 wcl_slow/slow/SDFFSRXL wcl_slow/slow/SDFFSX4 wcl_slow/slow/TIEHI wcl_slow/slow/TLATNCAX3 wcl_slow/slow/TLATNCAX8 wcl_slow/slow/TLATNSRX1 wcl_slow/slow/TLATNTSCAX3 wcl_slow/slow/XOR3XL wcl_slow/slow/AOI31X4 wcl_slow/slow/DFFHQX8 wcl_slow/slow/EDFFHQX4 wcl_slow/slow/INVXL wcl_slow/slow/MXI2X8 wcl_slow/slow/MXI4X1 wcl_slow/slow/NAND4BX1 wcl_slow/slow/OA21X4 wcl_slow/slow/OAI221X2 wcl_slow/slow/OR3X6 wcl_slow/slow/OR3XL wcl_slow/slow/SDFFQX2 wcl_slow/slow/SEDFFHQX4 wcl_slow/slow/SEDFFX4 wcl_slow/slow/TBUFX1 wcl_slow/slow/CLKXOR2X8 wcl_slow/slow/MXI2X4 wcl_slow/slow/NAND4BBX1 wcl_slow/slow/NOR3X8 wcl_slow/slow/NOR4BXL wcl_slow/slow/NOR4X4 wcl_slow/slow/OA22XL wcl_slow/slow/OAI222XL wcl_slow/slow/XOR3X1 wcl_slow/slow/CLKMX2X8 wcl_slow/slow/DFFHQX4 wcl_slow/slow/NOR3X4 wcl_slow/slow/EDFFTRX2 wcl_slow/slow/SEDFFHQX1 wcl_slow/slow/CLKAND2X4 wcl_slow/slow/OAI211XL wcl_fast/fast/ADDFHX2 wcl_fast/fast/ADDFHX4 wcl_fast/fast/ADDFHXL wcl_fast/fast/ADDFXL wcl_fast/fast/ADDHX2 wcl_fast/fast/ADDHXL wcl_fast/fast/AND2X4 wcl_fast/fast/AND2X6 wcl_fast/fast/AND2XL wcl_fast/fast/AND3X1 wcl_fast/fast/AND3X8 wcl_fast/fast/AND3XL wcl_fast/fast/AND4X1 wcl_fast/fast/AND4X4 wcl_fast/fast/AND4X8 wcl_fast/fast/AND4XL wcl_fast/fast/AO21X1 wcl_fast/fast/AO21X2 wcl_fast/fast/AO21XL wcl_fast/fast/AO22X1 wcl_fast/fast/AO22X2 wcl_fast/fast/AO22XL wcl_fast/fast/AOI211X2 wcl_fast/fast/AOI211X4 wcl_fast/fast/AOI21X1 wcl_fast/fast/AOI21XL wcl_fast/fast/AOI221X4 wcl_fast/fast/AOI221XL wcl_fast/fast/AOI222XL wcl_fast/fast/AOI22X2 wcl_fast/fast/AOI22X4 wcl_fast/fast/AOI22XL wcl_fast/fast/AOI2BB1X2 wcl_fast/fast/AOI2BB1X4 wcl_fast/fast/AOI2BB1XL wcl_fast/fast/AOI2BB2X2 wcl_fast/fast/AOI2BB2XL wcl_fast/fast/AOI31X2 wcl_fast/fast/AOI32X2 wcl_fast/fast/AOI32X4 wcl_fast/fast/AOI32XL wcl_fast/fast/AOI33X1 wcl_fast/fast/AOI33X2 wcl_fast/fast/AOI33X4 wcl_fast/fast/BUFX12 wcl_fast/fast/BUFX16 wcl_fast/fast/BUFX2 wcl_fast/fast/BUFX20 wcl_fast/fast/BUFX3 wcl_fast/fast/BUFX4 wcl_fast/fast/CLKAND2X2 wcl_fast/fast/CLKAND2X6 wcl_fast/fast/CLKBUFX12 wcl_fast/fast/CLKBUFX16 wcl_fast/fast/CLKBUFX2 wcl_fast/fast/CLKBUFX20 wcl_fast/fast/CLKBUFX4 wcl_fast/fast/CLKBUFX6 wcl_fast/fast/CLKBUFX8 wcl_fast/fast/CLKINVX1 wcl_fast/fast/CLKINVX12 wcl_fast/fast/CLKINVX16 wcl_fast/fast/CLKINVX2 wcl_fast/fast/CLKINVX20 wcl_fast/fast/CLKINVX3 wcl_fast/fast/CLKINVX4 wcl_fast/fast/CLKINVX6 wcl_fast/fast/CLKMX2X12 wcl_fast/fast/CLKXOR2X1 wcl_fast/fast/CLKXOR2X4 wcl_fast/fast/DFFHQX1 wcl_fast/fast/DFFHQX2 wcl_fast/fast/DFFNSRX2 wcl_fast/fast/DFFQX1 wcl_fast/fast/DFFQX2 wcl_fast/fast/DFFQX4 wcl_fast/fast/DFFRHQX2 wcl_fast/fast/DFFRX1 wcl_fast/fast/DFFRX4 wcl_fast/fast/DFFRXL wcl_fast/fast/DFFSHQX2 wcl_fast/fast/DFFSHQX4 wcl_fast/fast/DFFSHQX8 wcl_fast/fast/DFFSRHQX1 wcl_fast/fast/DFFSRHQX2 wcl_fast/fast/DFFSRX1 wcl_fast/fast/DFFSRXL wcl_fast/fast/DFFTRX2 wcl_fast/fast/DFFX1 wcl_fast/fast/DFFX2 wcl_fast/fast/DLY1X4 wcl_fast/fast/DLY2X4 wcl_fast/fast/DLY3X4 wcl_fast/fast/EDFFHQX2 wcl_fast/fast/EDFFTRX1 wcl_fast/fast/EDFFTRX4 wcl_fast/fast/EDFFX1 wcl_fast/fast/EDFFX4 wcl_fast/fast/HOLDX1 wcl_fast/fast/INVX1 wcl_fast/fast/INVX12 wcl_fast/fast/INVX2 wcl_fast/fast/INVX3 wcl_fast/fast/MDFFHQX8 wcl_fast/fast/MX2X1 wcl_fast/fast/MX2X2 wcl_fast/fast/MX2X4 wcl_fast/fast/MX2X6 wcl_fast/fast/MX2XL wcl_fast/fast/MX3X1 wcl_fast/fast/MX3X2 wcl_fast/fast/MX3X4 wcl_fast/fast/MX4X4 wcl_fast/fast/MXI2X1 wcl_fast/fast/MXI2X6 wcl_fast/fast/MXI2XL wcl_fast/fast/MXI3X1 wcl_fast/fast/MXI3X4 wcl_fast/fast/MXI4X2 wcl_fast/fast/MXI4XL wcl_fast/fast/NAND2BX1 wcl_fast/fast/NAND2BX2 wcl_fast/fast/NAND2BXL wcl_fast/fast/NAND2X6 wcl_fast/fast/NAND3BX4 wcl_fast/fast/NAND3BXL wcl_fast/fast/NAND3X1 wcl_fast/fast/NAND3X4 wcl_fast/fast/NAND3X6 wcl_fast/fast/NAND3XL wcl_fast/fast/NAND4BBX2 wcl_fast/fast/NAND4BBXL wcl_fast/fast/NAND4X2 wcl_fast/fast/NAND4X6 wcl_fast/fast/NOR2BX1 wcl_fast/fast/NOR2BX2 wcl_fast/fast/NOR2BX4 wcl_fast/fast/NOR2BXL wcl_fast/fast/NOR2X1 wcl_fast/fast/NOR2X2 wcl_fast/fast/NOR2X4 wcl_fast/fast/NOR2X6 wcl_fast/fast/NOR2XL wcl_fast/fast/NOR3BX1 wcl_fast/fast/NOR3BX2 wcl_fast/fast/NOR3BXL wcl_fast/fast/NOR3X1 wcl_fast/fast/NOR4BBX2 wcl_fast/fast/NOR4BBX4 wcl_fast/fast/NOR4BBXL wcl_fast/fast/NOR4X2 wcl_fast/fast/NOR4X6 wcl_fast/fast/OA21X1 wcl_fast/fast/OA22X1 wcl_fast/fast/OA22X2 wcl_fast/fast/OAI211X2 wcl_fast/fast/OAI211X4 wcl_fast/fast/OAI21X4 wcl_fast/fast/OAI21XL wcl_fast/fast/OAI221XL wcl_fast/fast/OAI222X2 wcl_fast/fast/OAI222X4 wcl_fast/fast/OAI22X1 wcl_fast/fast/OAI22X2 wcl_fast/fast/OAI2BB1X2 wcl_fast/fast/OAI2BB2X1 wcl_fast/fast/OAI2BB2XL wcl_fast/fast/OAI31XL wcl_fast/fast/OAI32XL wcl_fast/fast/OAI33X1 wcl_fast/fast/OAI33X2 wcl_fast/fast/OAI33XL wcl_fast/fast/OR2XL wcl_fast/fast/OR3X2 wcl_fast/fast/OR3X4 wcl_fast/fast/OR4X4 wcl_fast/fast/OR4X6 wcl_fast/fast/OR4X8 wcl_fast/fast/OR4XL wcl_fast/fast/SDFFHQX8 wcl_fast/fast/SDFFNSRX2 wcl_fast/fast/SDFFNSRXL wcl_fast/fast/SDFFQX1 wcl_fast/fast/SDFFRHQX1 wcl_fast/fast/SDFFRHQX4 wcl_fast/fast/SDFFRX1 wcl_fast/fast/SDFFRX2 wcl_fast/fast/SDFFRXL wcl_fast/fast/SDFFSHQX1 wcl_fast/fast/SDFFSRHQX1 wcl_fast/fast/SDFFSRHQX2 wcl_fast/fast/SDFFSRHQX4 wcl_fast/fast/SDFFSRX1 wcl_fast/fast/SDFFSRX4 wcl_fast/fast/SDFFSX1 wcl_fast/fast/SDFFSXL wcl_fast/fast/SDFFTRX1 wcl_fast/fast/SDFFTRX2 wcl_fast/fast/SDFFTRX4 wcl_fast/fast/SDFFTRXL wcl_fast/fast/SDFFX1 wcl_fast/fast/SEDFFHQX2 wcl_fast/fast/SEDFFHQX8 wcl_fast/fast/SEDFFTRX2 wcl_fast/fast/SEDFFTRX4 wcl_fast/fast/SEDFFTRXL wcl_fast/fast/SEDFFX2 wcl_fast/fast/SEDFFXL wcl_fast/fast/SMDFFHQX1 wcl_fast/fast/SMDFFHQX2 wcl_fast/fast/SMDFFHQX4 wcl_fast/fast/SMDFFHQX8 wcl_fast/fast/TBUFX16 wcl_fast/fast/TBUFX3 wcl_fast/fast/TBUFX6 wcl_fast/fast/TBUFX8 wcl_fast/fast/TBUFXL wcl_fast/fast/TIELO wcl_fast/fast/TLATNCAX12 wcl_fast/fast/TLATNCAX2 wcl_fast/fast/TLATNCAX20 wcl_fast/fast/TLATNCAX6 wcl_fast/fast/TLATNSRX4 wcl_fast/fast/TLATNSRXL wcl_fast/fast/TLATNTSCAX16 wcl_fast/fast/TLATNTSCAX4 wcl_fast/fast/TLATNTSCAX8 wcl_fast/fast/TLATNX2 wcl_fast/fast/TLATNXL wcl_fast/fast/TLATSRX2 wcl_fast/fast/TLATSRX4 wcl_fast/fast/TLATX2 wcl_fast/fast/TLATXL wcl_fast/fast/XNOR2X1 wcl_fast/fast/XNOR2X2 wcl_fast/fast/XNOR2X4 wcl_fast/fast/XNOR2XL wcl_fast/fast/XOR2X1 wcl_fast/fast/XOR2X2 wcl_fast/fast/XOR2X4 wcl_fast/fast/XOR2XL wcl_fast/fast/ACHCONX2 wcl_fast/fast/ADDFX2 wcl_fast/fast/ADDFX4 wcl_fast/fast/ADDHX1 wcl_fast/fast/AND3X4 wcl_fast/fast/AND3X6 wcl_fast/fast/AO22X4 wcl_fast/fast/AOI21X4 wcl_fast/fast/AOI221X1 wcl_fast/fast/AOI222X2 wcl_fast/fast/AOI2BB2X1 wcl_fast/fast/AOI2BB2X4 wcl_fast/fast/AOI31X1 wcl_fast/fast/AOI32X1 wcl_fast/fast/BMXIX2 wcl_fast/fast/BUFX8 wcl_fast/fast/CLKAND2X12 wcl_fast/fast/CLKAND2X3 wcl_fast/fast/CLKBUFX3 wcl_fast/fast/CLKINVX8 wcl_fast/fast/CLKMX2X6 wcl_fast/fast/CLKXOR2X2 wcl_fast/fast/DFFNSRX1 wcl_fast/fast/DFFNSRXL wcl_fast/fast/DFFRHQX1 wcl_fast/fast/DFFRHQX4 wcl_fast/fast/DFFRX2 wcl_fast/fast/DFFSRHQX4 wcl_fast/fast/DFFSRX2 wcl_fast/fast/DFFSX4 wcl_fast/fast/DFFSXL wcl_fast/fast/DFFTRX1 wcl_fast/fast/DFFTRX4 wcl_fast/fast/DFFX4 wcl_fast/fast/DLY1X1 wcl_fast/fast/DLY4X1 wcl_fast/fast/EDFFHQX1 wcl_fast/fast/EDFFX2 wcl_fast/fast/EDFFXL wcl_fast/fast/INVX20 wcl_fast/fast/INVX4 wcl_fast/fast/MDFFHQX1 wcl_fast/fast/MDFFHQX2 wcl_fast/fast/MDFFHQX4 wcl_fast/fast/MX4X1 wcl_fast/fast/MX4X2 wcl_fast/fast/MX4XL wcl_fast/fast/MXI2X2 wcl_fast/fast/MXI3X2 wcl_fast/fast/MXI3XL wcl_fast/fast/MXI4X4 wcl_fast/fast/NAND2BX4 wcl_fast/fast/NAND2X4 wcl_fast/fast/NAND2XL wcl_fast/fast/NAND3X2 wcl_fast/fast/NAND4BBX4 wcl_fast/fast/NAND4BX4 wcl_fast/fast/NAND4X4 wcl_fast/fast/NAND4X8 wcl_fast/fast/NOR3X6 wcl_fast/fast/NOR4BBX1 wcl_fast/fast/NOR4BX2 wcl_fast/fast/NOR4BX4 wcl_fast/fast/OA22X4 wcl_fast/fast/OAI21X1 wcl_fast/fast/OAI221X4 wcl_fast/fast/OAI222X1 wcl_fast/fast/OAI22X4 wcl_fast/fast/OAI2BB1X1 wcl_fast/fast/OAI2BB1X4 wcl_fast/fast/OAI2BB2X4 wcl_fast/fast/OAI31X4 wcl_fast/fast/OAI32X4 wcl_fast/fast/OR2X4 wcl_fast/fast/OR2X6 wcl_fast/fast/OR2X8 wcl_fast/fast/OR3X1 wcl_fast/fast/OR3X8 wcl_fast/fast/SDFFHQX1 wcl_fast/fast/SDFFHQX2 wcl_fast/fast/SDFFQX4 wcl_fast/fast/SDFFQXL wcl_fast/fast/SDFFRHQX8 wcl_fast/fast/SDFFRX4 wcl_fast/fast/SDFFSHQX2 wcl_fast/fast/SDFFSRX2 wcl_fast/fast/SDFFSX2 wcl_fast/fast/SDFFX2 wcl_fast/fast/SDFFX4 wcl_fast/fast/SDFFXL wcl_fast/fast/TBUFX12 wcl_fast/fast/TBUFX20 wcl_fast/fast/TBUFX4 wcl_fast/fast/TLATNCAX16 wcl_fast/fast/TLATNSRX2 wcl_fast/fast/TLATNTSCAX12 wcl_fast/fast/TLATNTSCAX2 wcl_fast/fast/TLATNTSCAX20 wcl_fast/fast/TLATNTSCAX6 wcl_fast/fast/TLATNX4 wcl_fast/fast/TLATSRX1 wcl_fast/fast/TLATSRXL wcl_fast/fast/TLATX1 wcl_fast/fast/XNOR3X1 wcl_fast/fast/XNOR3XL wcl_fast/fast/AND2X1 wcl_fast/fast/AO21X4 wcl_fast/fast/AOI211X1 wcl_fast/fast/AOI21X2 wcl_fast/fast/AOI221X2 wcl_fast/fast/AOI222X1 wcl_fast/fast/AOI222X4 wcl_fast/fast/AOI2BB1X1 wcl_fast/fast/AOI31XL wcl_fast/fast/AOI33XL wcl_fast/fast/BMXIX4 wcl_fast/fast/BUFX6 wcl_fast/fast/CLKAND2X8 wcl_fast/fast/CLKMX2X2 wcl_fast/fast/CLKMX2X3 wcl_fast/fast/CLKMX2X4 wcl_fast/fast/DFFQXL wcl_fast/fast/DFFRHQX8 wcl_fast/fast/DFFSRX4 wcl_fast/fast/DFFSX1 wcl_fast/fast/DFFTRXL wcl_fast/fast/DFFXL wcl_fast/fast/DLY2X1 wcl_fast/fast/DLY3X1 wcl_fast/fast/DLY4X4 wcl_fast/fast/EDFFHQX8 wcl_fast/fast/INVX6 wcl_fast/fast/MX3XL wcl_fast/fast/NAND2X2 wcl_fast/fast/NAND2X8 wcl_fast/fast/NAND3BX1 wcl_fast/fast/NAND3X8 wcl_fast/fast/NAND4BX2 wcl_fast/fast/NAND4BXL wcl_fast/fast/NAND4X1 wcl_fast/fast/NAND4XL wcl_fast/fast/NOR3BX4 wcl_fast/fast/NOR3X2 wcl_fast/fast/NOR4X1 wcl_fast/fast/NOR4XL wcl_fast/fast/OA21X2 wcl_fast/fast/OA21XL wcl_fast/fast/OAI21X2 wcl_fast/fast/OAI221X1 wcl_fast/fast/OAI22XL wcl_fast/fast/OAI2BB1XL wcl_fast/fast/OAI2BB2X2 wcl_fast/fast/OAI31X2 wcl_fast/fast/OAI32X2 wcl_fast/fast/OAI33X4 wcl_fast/fast/OR4X1 wcl_fast/fast/SDFFHQX4 wcl_fast/fast/SDFFNSRX1 wcl_fast/fast/SDFFNSRX4 wcl_fast/fast/SDFFRHQX2 wcl_fast/fast/SDFFSHQX4 wcl_fast/fast/SDFFSHQX8 wcl_fast/fast/SDFFSRHQX8 wcl_fast/fast/SEDFFTRX1 wcl_fast/fast/SEDFFX1 wcl_fast/fast/TBUFX2 wcl_fast/fast/TLATNCAX4 wcl_fast/fast/TLATNX1 wcl_fast/fast/TLATX4 wcl_fast/fast/ADDFHX1 wcl_fast/fast/ADDFX1 wcl_fast/fast/ADDHX4 wcl_fast/fast/AND2X2 wcl_fast/fast/AND2X8 wcl_fast/fast/AND3X2 wcl_fast/fast/AND4X2 wcl_fast/fast/AND4X6 wcl_fast/fast/AOI211XL wcl_fast/fast/AOI22X1 wcl_fast/fast/DFFSHQX1 wcl_fast/fast/DFFSRHQX8 wcl_fast/fast/EDFFTRXL wcl_fast/fast/INVX16 wcl_fast/fast/INVX8 wcl_fast/fast/MX2X8 wcl_fast/fast/NAND2X1 wcl_fast/fast/NAND3BX2 wcl_fast/fast/NOR2X8 wcl_fast/fast/NOR3XL wcl_fast/fast/NOR4BX1 wcl_fast/fast/NOR4X8 wcl_fast/fast/OAI211X1 wcl_fast/fast/OAI31X1 wcl_fast/fast/OAI32X1 wcl_fast/fast/OR2X1 wcl_fast/fast/OR2X2 wcl_fast/fast/OR4X2 wcl_fast/fast/SDFFSRXL wcl_fast/fast/SDFFSX4 wcl_fast/fast/TIEHI wcl_fast/fast/TLATNCAX3 wcl_fast/fast/TLATNCAX8 wcl_fast/fast/TLATNSRX1 wcl_fast/fast/TLATNTSCAX3 wcl_fast/fast/XOR3XL wcl_fast/fast/AOI31X4 wcl_fast/fast/DFFHQX8 wcl_fast/fast/EDFFHQX4 wcl_fast/fast/INVXL wcl_fast/fast/MXI2X8 wcl_fast/fast/MXI4X1 wcl_fast/fast/NAND4BX1 wcl_fast/fast/OA21X4 wcl_fast/fast/OAI221X2 wcl_fast/fast/OR3X6 wcl_fast/fast/OR3XL wcl_fast/fast/SDFFQX2 wcl_fast/fast/SEDFFHQX4 wcl_fast/fast/SEDFFX4 wcl_fast/fast/TBUFX1 wcl_fast/fast/CLKXOR2X8 wcl_fast/fast/MXI2X4 wcl_fast/fast/NAND4BBX1 wcl_fast/fast/NOR3X8 wcl_fast/fast/NOR4BXL wcl_fast/fast/NOR4X4 wcl_fast/fast/OA22XL wcl_fast/fast/OAI222XL wcl_fast/fast/XOR3X1 wcl_fast/fast/CLKMX2X8 wcl_fast/fast/DFFHQX4 wcl_fast/fast/NOR3X4 wcl_fast/fast/EDFFTRX2 wcl_fast/fast/SEDFFHQX1 wcl_fast/fast/CLKAND2X4 wcl_fast/fast/OAI211XL wcl_typical/typical/OAI211XL wcl_typical/typical/CLKAND2X4 wcl_typical/typical/SEDFFHQX1 wcl_typical/typical/EDFFTRX2 wcl_typical/typical/NOR3X4 wcl_typical/typical/DFFHQX4 wcl_typical/typical/CLKMX2X8 wcl_typical/typical/XOR3X1 wcl_typical/typical/OAI222XL wcl_typical/typical/OA22XL wcl_typical/typical/NOR4X4 wcl_typical/typical/NOR4BXL wcl_typical/typical/NOR3X8 wcl_typical/typical/NAND4BBX1 wcl_typical/typical/MXI2X4 wcl_typical/typical/CLKXOR2X8 wcl_typical/typical/TBUFX1 wcl_typical/typical/SEDFFX4 wcl_typical/typical/SEDFFHQX4 wcl_typical/typical/SDFFQX2 wcl_typical/typical/OR3XL wcl_typical/typical/OR3X6 wcl_typical/typical/OAI221X2 wcl_typical/typical/OA21X4 wcl_typical/typical/NAND4BX1 wcl_typical/typical/MXI4X1 wcl_typical/typical/MXI2X8 wcl_typical/typical/INVXL wcl_typical/typical/EDFFHQX4 wcl_typical/typical/DFFHQX8 wcl_typical/typical/AOI31X4 wcl_typical/typical/XOR3XL wcl_typical/typical/TLATNTSCAX3 wcl_typical/typical/TLATNSRX1 wcl_typical/typical/TLATNCAX8 wcl_typical/typical/TLATNCAX3 wcl_typical/typical/TIEHI wcl_typical/typical/SDFFSX4 wcl_typical/typical/SDFFSRXL wcl_typical/typical/OR4X2 wcl_typical/typical/OR2X2 wcl_typical/typical/OR2X1 wcl_typical/typical/OAI32X1 wcl_typical/typical/OAI31X1 wcl_typical/typical/OAI211X1 wcl_typical/typical/NOR4X8 wcl_typical/typical/NOR4BX1 wcl_typical/typical/NOR3XL wcl_typical/typical/NOR2X8 wcl_typical/typical/NAND3BX2 wcl_typical/typical/NAND2X1 wcl_typical/typical/MX2X8 wcl_typical/typical/INVX8 wcl_typical/typical/INVX16 wcl_typical/typical/EDFFTRXL wcl_typical/typical/DFFSRHQX8 wcl_typical/typical/DFFSHQX1 wcl_typical/typical/AOI22X1 wcl_typical/typical/AOI211XL wcl_typical/typical/AND4X6 wcl_typical/typical/AND4X2 wcl_typical/typical/AND3X2 wcl_typical/typical/AND2X8 wcl_typical/typical/AND2X2 wcl_typical/typical/ADDHX4 wcl_typical/typical/ADDFX1 wcl_typical/typical/ADDFHX1 wcl_typical/typical/TLATX4 wcl_typical/typical/TLATNX1 wcl_typical/typical/TLATNCAX4 wcl_typical/typical/TBUFX2 wcl_typical/typical/SEDFFX1 wcl_typical/typical/SEDFFTRX1 wcl_typical/typical/SDFFSRHQX8 wcl_typical/typical/SDFFSHQX8 wcl_typical/typical/SDFFSHQX4 wcl_typical/typical/SDFFRHQX2 wcl_typical/typical/SDFFNSRX4 wcl_typical/typical/SDFFNSRX1 wcl_typical/typical/SDFFHQX4 wcl_typical/typical/OR4X1 wcl_typical/typical/OAI33X4 wcl_typical/typical/OAI32X2 wcl_typical/typical/OAI31X2 wcl_typical/typical/OAI2BB2X2 wcl_typical/typical/OAI2BB1XL wcl_typical/typical/OAI22XL wcl_typical/typical/OAI221X1 wcl_typical/typical/OAI21X2 wcl_typical/typical/OA21XL wcl_typical/typical/OA21X2 wcl_typical/typical/NOR4XL wcl_typical/typical/NOR4X1 wcl_typical/typical/NOR3X2 wcl_typical/typical/NOR3BX4 wcl_typical/typical/NAND4XL wcl_typical/typical/NAND4X1 wcl_typical/typical/NAND4BXL wcl_typical/typical/NAND4BX2 wcl_typical/typical/NAND3X8 wcl_typical/typical/NAND3BX1 wcl_typical/typical/NAND2X8 wcl_typical/typical/NAND2X2 wcl_typical/typical/MX3XL wcl_typical/typical/INVX6 wcl_typical/typical/EDFFHQX8 wcl_typical/typical/DLY4X4 wcl_typical/typical/DLY3X1 wcl_typical/typical/DLY2X1 wcl_typical/typical/DFFXL wcl_typical/typical/DFFTRXL wcl_typical/typical/DFFSX1 wcl_typical/typical/DFFSRX4 wcl_typical/typical/DFFRHQX8 wcl_typical/typical/DFFQXL wcl_typical/typical/CLKMX2X4 wcl_typical/typical/CLKMX2X3 wcl_typical/typical/CLKMX2X2 wcl_typical/typical/CLKAND2X8 wcl_typical/typical/BUFX6 wcl_typical/typical/BMXIX4 wcl_typical/typical/AOI33XL wcl_typical/typical/AOI31XL wcl_typical/typical/AOI2BB1X1 wcl_typical/typical/AOI222X4 wcl_typical/typical/AOI222X1 wcl_typical/typical/AOI221X2 wcl_typical/typical/AOI21X2 wcl_typical/typical/AOI211X1 wcl_typical/typical/AO21X4 wcl_typical/typical/AND2X1 wcl_typical/typical/XNOR3XL wcl_typical/typical/XNOR3X1 wcl_typical/typical/TLATX1 wcl_typical/typical/TLATSRXL wcl_typical/typical/TLATSRX1 wcl_typical/typical/TLATNX4 wcl_typical/typical/TLATNTSCAX6 wcl_typical/typical/TLATNTSCAX20 wcl_typical/typical/TLATNTSCAX2 wcl_typical/typical/TLATNTSCAX12 wcl_typical/typical/TLATNSRX2 wcl_typical/typical/TLATNCAX16 wcl_typical/typical/TBUFX4 wcl_typical/typical/TBUFX20 wcl_typical/typical/TBUFX12 wcl_typical/typical/SDFFXL wcl_typical/typical/SDFFX4 wcl_typical/typical/SDFFX2 wcl_typical/typical/SDFFSX2 wcl_typical/typical/SDFFSRX2 wcl_typical/typical/SDFFSHQX2 wcl_typical/typical/SDFFRX4 wcl_typical/typical/SDFFRHQX8 wcl_typical/typical/SDFFQXL wcl_typical/typical/SDFFQX4 wcl_typical/typical/SDFFHQX2 wcl_typical/typical/SDFFHQX1 wcl_typical/typical/OR3X8 wcl_typical/typical/OR3X1 wcl_typical/typical/OR2X8 wcl_typical/typical/OR2X6 wcl_typical/typical/OR2X4 wcl_typical/typical/OAI32X4 wcl_typical/typical/OAI31X4 wcl_typical/typical/OAI2BB2X4 wcl_typical/typical/OAI2BB1X4 wcl_typical/typical/OAI2BB1X1 wcl_typical/typical/OAI22X4 wcl_typical/typical/OAI222X1 wcl_typical/typical/OAI221X4 wcl_typical/typical/OAI21X1 wcl_typical/typical/OA22X4 wcl_typical/typical/NOR4BX4 wcl_typical/typical/NOR4BX2 wcl_typical/typical/NOR4BBX1 wcl_typical/typical/NOR3X6 wcl_typical/typical/NAND4X8 wcl_typical/typical/NAND4X4 wcl_typical/typical/NAND4BX4 wcl_typical/typical/NAND4BBX4 wcl_typical/typical/NAND3X2 wcl_typical/typical/NAND2XL wcl_typical/typical/NAND2X4 wcl_typical/typical/NAND2BX4 wcl_typical/typical/MXI4X4 wcl_typical/typical/MXI3XL wcl_typical/typical/MXI3X2 wcl_typical/typical/MXI2X2 wcl_typical/typical/MX4XL wcl_typical/typical/MX4X2 wcl_typical/typical/MX4X1 wcl_typical/typical/MDFFHQX4 wcl_typical/typical/MDFFHQX2 wcl_typical/typical/MDFFHQX1 wcl_typical/typical/INVX4 wcl_typical/typical/INVX20 wcl_typical/typical/EDFFXL wcl_typical/typical/EDFFX2 wcl_typical/typical/EDFFHQX1 wcl_typical/typical/DLY4X1 wcl_typical/typical/DLY1X1 wcl_typical/typical/DFFX4 wcl_typical/typical/DFFTRX4 wcl_typical/typical/DFFTRX1 wcl_typical/typical/DFFSXL wcl_typical/typical/DFFSX4 wcl_typical/typical/DFFSRX2 wcl_typical/typical/DFFSRHQX4 wcl_typical/typical/DFFRX2 wcl_typical/typical/DFFRHQX4 wcl_typical/typical/DFFRHQX1 wcl_typical/typical/DFFNSRXL wcl_typical/typical/DFFNSRX1 wcl_typical/typical/CLKXOR2X2 wcl_typical/typical/CLKMX2X6 wcl_typical/typical/CLKINVX8 wcl_typical/typical/CLKBUFX3 wcl_typical/typical/CLKAND2X3 wcl_typical/typical/CLKAND2X12 wcl_typical/typical/BUFX8 wcl_typical/typical/BMXIX2 wcl_typical/typical/AOI32X1 wcl_typical/typical/AOI31X1 wcl_typical/typical/AOI2BB2X4 wcl_typical/typical/AOI2BB2X1 wcl_typical/typical/AOI222X2 wcl_typical/typical/AOI221X1 wcl_typical/typical/AOI21X4 wcl_typical/typical/AO22X4 wcl_typical/typical/AND3X6 wcl_typical/typical/AND3X4 wcl_typical/typical/ADDHX1 wcl_typical/typical/ADDFX4 wcl_typical/typical/ADDFX2 wcl_typical/typical/ACHCONX2 wcl_typical/typical/XOR2XL wcl_typical/typical/XOR2X4 wcl_typical/typical/XOR2X2 wcl_typical/typical/XOR2X1 wcl_typical/typical/XNOR2XL wcl_typical/typical/XNOR2X4 wcl_typical/typical/XNOR2X2 wcl_typical/typical/XNOR2X1 wcl_typical/typical/TLATXL wcl_typical/typical/TLATX2 wcl_typical/typical/TLATSRX4 wcl_typical/typical/TLATSRX2 wcl_typical/typical/TLATNXL wcl_typical/typical/TLATNX2 wcl_typical/typical/TLATNTSCAX8 wcl_typical/typical/TLATNTSCAX4 wcl_typical/typical/TLATNTSCAX16 wcl_typical/typical/TLATNSRXL wcl_typical/typical/TLATNSRX4 wcl_typical/typical/TLATNCAX6 wcl_typical/typical/TLATNCAX20 wcl_typical/typical/TLATNCAX2 wcl_typical/typical/TLATNCAX12 wcl_typical/typical/TIELO wcl_typical/typical/TBUFXL wcl_typical/typical/TBUFX8 wcl_typical/typical/TBUFX6 wcl_typical/typical/TBUFX3 wcl_typical/typical/TBUFX16 wcl_typical/typical/SMDFFHQX8 wcl_typical/typical/SMDFFHQX4 wcl_typical/typical/SMDFFHQX2 wcl_typical/typical/SMDFFHQX1 wcl_typical/typical/SEDFFXL wcl_typical/typical/SEDFFX2 wcl_typical/typical/SEDFFTRXL wcl_typical/typical/SEDFFTRX4 wcl_typical/typical/SEDFFTRX2 wcl_typical/typical/SEDFFHQX8 wcl_typical/typical/SEDFFHQX2 wcl_typical/typical/SDFFX1 wcl_typical/typical/SDFFTRXL wcl_typical/typical/SDFFTRX4 wcl_typical/typical/SDFFTRX2 wcl_typical/typical/SDFFTRX1 wcl_typical/typical/SDFFSXL wcl_typical/typical/SDFFSX1 wcl_typical/typical/SDFFSRX4 wcl_typical/typical/SDFFSRX1 wcl_typical/typical/SDFFSRHQX4 wcl_typical/typical/SDFFSRHQX2 wcl_typical/typical/SDFFSRHQX1 wcl_typical/typical/SDFFSHQX1 wcl_typical/typical/SDFFRXL wcl_typical/typical/SDFFRX2 wcl_typical/typical/SDFFRX1 wcl_typical/typical/SDFFRHQX4 wcl_typical/typical/SDFFRHQX1 wcl_typical/typical/SDFFQX1 wcl_typical/typical/SDFFNSRXL wcl_typical/typical/SDFFNSRX2 wcl_typical/typical/SDFFHQX8 wcl_typical/typical/OR4XL wcl_typical/typical/OR4X8 wcl_typical/typical/OR4X6 wcl_typical/typical/OR4X4 wcl_typical/typical/OR3X4 wcl_typical/typical/OR3X2 wcl_typical/typical/OR2XL wcl_typical/typical/OAI33XL wcl_typical/typical/OAI33X2 wcl_typical/typical/OAI33X1 wcl_typical/typical/OAI32XL wcl_typical/typical/OAI31XL wcl_typical/typical/OAI2BB2XL wcl_typical/typical/OAI2BB2X1 wcl_typical/typical/OAI2BB1X2 wcl_typical/typical/OAI22X2 wcl_typical/typical/OAI22X1 wcl_typical/typical/OAI222X4 wcl_typical/typical/OAI222X2 wcl_typical/typical/OAI221XL wcl_typical/typical/OAI21XL wcl_typical/typical/OAI21X4 wcl_typical/typical/OAI211X4 wcl_typical/typical/OAI211X2 wcl_typical/typical/OA22X2 wcl_typical/typical/OA22X1 wcl_typical/typical/OA21X1 wcl_typical/typical/NOR4X6 wcl_typical/typical/NOR4X2 wcl_typical/typical/NOR4BBXL wcl_typical/typical/NOR4BBX4 wcl_typical/typical/NOR4BBX2 wcl_typical/typical/NOR3X1 wcl_typical/typical/NOR3BXL wcl_typical/typical/NOR3BX2 wcl_typical/typical/NOR3BX1 wcl_typical/typical/NOR2XL wcl_typical/typical/NOR2X6 wcl_typical/typical/NOR2X4 wcl_typical/typical/NOR2X2 wcl_typical/typical/NOR2X1 wcl_typical/typical/NOR2BXL wcl_typical/typical/NOR2BX4 wcl_typical/typical/NOR2BX2 wcl_typical/typical/NOR2BX1 wcl_typical/typical/NAND4X6 wcl_typical/typical/NAND4X2 wcl_typical/typical/NAND4BBXL wcl_typical/typical/NAND4BBX2 wcl_typical/typical/NAND3XL wcl_typical/typical/NAND3X6 wcl_typical/typical/NAND3X4 wcl_typical/typical/NAND3X1 wcl_typical/typical/NAND3BXL wcl_typical/typical/NAND3BX4 wcl_typical/typical/NAND2X6 wcl_typical/typical/NAND2BXL wcl_typical/typical/NAND2BX2 wcl_typical/typical/NAND2BX1 wcl_typical/typical/MXI4XL wcl_typical/typical/MXI4X2 wcl_typical/typical/MXI3X4 wcl_typical/typical/MXI3X1 wcl_typical/typical/MXI2XL wcl_typical/typical/MXI2X6 wcl_typical/typical/MXI2X1 wcl_typical/typical/MX4X4 wcl_typical/typical/MX3X4 wcl_typical/typical/MX3X2 wcl_typical/typical/MX3X1 wcl_typical/typical/MX2XL wcl_typical/typical/MX2X6 wcl_typical/typical/MX2X4 wcl_typical/typical/MX2X2 wcl_typical/typical/MX2X1 wcl_typical/typical/MDFFHQX8 wcl_typical/typical/INVX3 wcl_typical/typical/INVX2 wcl_typical/typical/INVX12 wcl_typical/typical/INVX1 wcl_typical/typical/HOLDX1 wcl_typical/typical/EDFFX4 wcl_typical/typical/EDFFX1 wcl_typical/typical/EDFFTRX4 wcl_typical/typical/EDFFTRX1 wcl_typical/typical/EDFFHQX2 wcl_typical/typical/DLY3X4 wcl_typical/typical/DLY2X4 wcl_typical/typical/DLY1X4 wcl_typical/typical/DFFX2 wcl_typical/typical/DFFX1 wcl_typical/typical/DFFTRX2 wcl_typical/typical/DFFSRXL wcl_typical/typical/DFFSRX1 wcl_typical/typical/DFFSRHQX2 wcl_typical/typical/DFFSRHQX1 wcl_typical/typical/DFFSHQX8 wcl_typical/typical/DFFSHQX4 wcl_typical/typical/DFFSHQX2 wcl_typical/typical/DFFRXL wcl_typical/typical/DFFRX4 wcl_typical/typical/DFFRX1 wcl_typical/typical/DFFRHQX2 wcl_typical/typical/DFFQX4 wcl_typical/typical/DFFQX2 wcl_typical/typical/DFFQX1 wcl_typical/typical/DFFNSRX2 wcl_typical/typical/DFFHQX2 wcl_typical/typical/DFFHQX1 wcl_typical/typical/CLKXOR2X4 wcl_typical/typical/CLKXOR2X1 wcl_typical/typical/CLKMX2X12 wcl_typical/typical/CLKINVX6 wcl_typical/typical/CLKINVX4 wcl_typical/typical/CLKINVX3 wcl_typical/typical/CLKINVX20 wcl_typical/typical/CLKINVX2 wcl_typical/typical/CLKINVX16 wcl_typical/typical/CLKINVX12 wcl_typical/typical/CLKINVX1 wcl_typical/typical/CLKBUFX8 wcl_typical/typical/CLKBUFX6 wcl_typical/typical/CLKBUFX4 wcl_typical/typical/CLKBUFX20 wcl_typical/typical/CLKBUFX2 wcl_typical/typical/CLKBUFX16 wcl_typical/typical/CLKBUFX12 wcl_typical/typical/CLKAND2X6 wcl_typical/typical/CLKAND2X2 wcl_typical/typical/BUFX4 wcl_typical/typical/BUFX3 wcl_typical/typical/BUFX20 wcl_typical/typical/BUFX2 wcl_typical/typical/BUFX16 wcl_typical/typical/BUFX12 wcl_typical/typical/AOI33X4 wcl_typical/typical/AOI33X2 wcl_typical/typical/AOI33X1 wcl_typical/typical/AOI32XL wcl_typical/typical/AOI32X4 wcl_typical/typical/AOI32X2 wcl_typical/typical/AOI31X2 wcl_typical/typical/AOI2BB2XL wcl_typical/typical/AOI2BB2X2 wcl_typical/typical/AOI2BB1XL wcl_typical/typical/AOI2BB1X4 wcl_typical/typical/AOI2BB1X2 wcl_typical/typical/AOI22XL wcl_typical/typical/AOI22X4 wcl_typical/typical/AOI22X2 wcl_typical/typical/AOI222XL wcl_typical/typical/AOI221XL wcl_typical/typical/AOI221X4 wcl_typical/typical/AOI21XL wcl_typical/typical/AOI21X1 wcl_typical/typical/AOI211X4 wcl_typical/typical/AOI211X2 wcl_typical/typical/AO22XL wcl_typical/typical/AO22X2 wcl_typical/typical/AO22X1 wcl_typical/typical/AO21XL wcl_typical/typical/AO21X2 wcl_typical/typical/AO21X1 wcl_typical/typical/AND4XL wcl_typical/typical/AND4X8 wcl_typical/typical/AND4X4 wcl_typical/typical/AND4X1 wcl_typical/typical/AND3XL wcl_typical/typical/AND3X8 wcl_typical/typical/AND3X1 wcl_typical/typical/AND2XL wcl_typical/typical/AND2X6 wcl_typical/typical/AND2X4 wcl_typical/typical/ADDHXL wcl_typical/typical/ADDHX2 wcl_typical/typical/ADDFXL wcl_typical/typical/ADDFHXL wcl_typical/typical/ADDFHX4 wcl_typical/typical/ADDFHX2"
[01/21 12:41:24    205s] **ERROR: (IMPDBTCL-248):	'pins' is not a recognized object or attribute for object type 'lib_cell'. Update its value to match one of the 'lib_cell' attributes. Run 'help lib_cell' to get a list of all 'lib_cell' attributes.

[01/21 12:41:26    205s] **ERROR: (IMPDBTCL-248):	'pins' is not a recognized object or attribute for object type 'lib_cell'. Update its value to match one of the 'lib_cell' attributes. Run 'help lib_cell' to get a list of all 'lib_cell' attributes.

[01/21 12:43:32    211s] <CMD> deleteInst SPARE_* # 2. Configuration
[01/21 12:43:32    211s] 
[01/21 12:43:32    211s] Usage: deleteInst [-help] <instName> [-moduleBased <moduleName>] [-verbose]
[01/21 12:43:32    211s] 
[01/21 12:43:32    211s] **ERROR: (IMPTCM-48):	"#" is not a legal option for command "deleteInst". Either the current option or an option prior to it is not specified correctly.

[01/21 12:43:32    211s] <CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_0
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_0 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_1
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_1 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_2
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_2 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_3
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_3 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_4
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_4 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_5
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_5 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_6
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_6 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_7
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_7 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_8
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_8 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_9
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_9 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_10
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_10 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_11
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_11 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_12
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_12 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_13
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_13 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_14
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_14 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_15
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_15 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_16
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_16 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_17
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_17 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_18
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_18 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_19
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_19 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_20
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_20 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_21
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_21 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_22
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_22 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_23
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_23 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_24
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_24 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_25
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_25 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_26
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_26 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_27
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_27 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_28
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_28 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_29
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_29 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_30
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_30 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_31
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_31 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_32
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_32 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_33
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_33 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_34
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_34 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_35
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_35 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_36
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_36 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_37
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_37 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_38
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_38 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_39
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_39 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_40
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_40 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_41
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_41 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_42
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_42 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_43
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_43 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_44
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_44 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_45
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_45 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_46
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_46 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_47
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_47 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_48
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_48 already exists.
<CMD> addInst -cell NAND2X1 -inst SPARE_NAND2X1_49
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NAND2X1_49 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_0
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_0 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_1
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_1 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_2
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_2 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_3
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_3 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_4
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_4 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_5
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_5 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_6
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_6 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_7
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_7 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_8
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_8 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_9
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_9 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_10
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_10 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_11
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_11 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_12
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_12 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_13
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_13 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_14
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_14 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_15
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_15 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_16
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_16 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_17
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_17 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_18
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_18 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_19
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_19 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_20
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_20 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_21
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_21 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_22
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_22 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_23
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_23 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_24
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_24 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_25
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_25 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_26
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_26 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_27
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_27 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_28
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_28 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_29
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_29 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_30
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_30 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_31
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_31 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_32
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_32 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_33
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_33 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_34
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_34 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_35
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_35 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_36
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_36 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_37
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_37 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_38
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_38 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_39
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_39 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_40
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_40 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_41
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_41 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_42
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_42 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_43
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_43 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_44
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_44 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_45
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_45 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_46
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_46 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_47
[01/21 12:43:32    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_47 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_48
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_48 already exists.
<CMD> addInst -cell NOR2X1 -inst SPARE_NOR2X1_49
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_NOR2X1_49 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_0
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_0 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_1
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_1 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_2
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_2 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_3
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_3 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_4
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_4 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_5
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_5 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_6
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_6 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_7
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_7 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_8
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_8 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_9
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_9 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_10
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_10 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_11
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_11 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_12
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_12 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_13
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_13 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_14
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_14 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_15
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_15 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_16
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_16 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_17
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_17 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_18
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_18 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_19
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_19 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_20
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_20 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_21
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_21 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_22
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_22 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_23
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_23 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_24
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_24 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_25
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_25 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_26
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_26 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_27
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_27 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_28
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_28 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_29
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_29 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_30
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_30 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_31
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_31 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_32
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_32 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_33
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_33 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_34
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_34 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_35
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_35 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_36
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_36 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_37
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_37 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_38
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_38 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_39
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_39 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_40
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_40 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_41
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_41 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_42
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_42 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_43
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_43 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_44
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_44 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_45
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_45 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_46
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_46 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_47
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_47 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_48
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_48 already exists.
<CMD> addInst -cell INVX2 -inst SPARE_INVX2_49
[01/21 12:43:33    211s] **ERROR: (IMPSYC-6115):	Instance SPARE_INVX2_49 already exists.
<CMD> zoomBox 8.47000 9.26400 52.05700 48.28350
[01/21 12:43:41    212s] <CMD> zoomBox 17.71650 16.72650 44.48500 40.69000
[01/21 12:43:42    212s] <CMD> zoomBox -0.73500 1.83450 59.59400 55.84200
[01/21 12:43:43    212s] <CMD> setDrawView fplan
[01/21 12:43:44    212s] <CMD> setDrawView place
[01/21 12:43:46    212s] <CMD> setDrawView fplan
[01/21 12:44:25    214s] <CMD> place_opt_design
[01/21 12:44:25    214s] **INFO: User settings:
[01/21 12:44:25    214s] setDelayCalMode -engine        aae
[01/21 12:44:25    214s] setAnalysisMode -analysisType  single
[01/21 12:44:25    214s] 
[01/21 12:44:25    214s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:03:34.5/0:28:34.5 (0.1), mem = 1687.0M
[01/21 12:44:25    214s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/21 12:44:25    214s] *** Starting GigaPlace ***
[01/21 12:44:26    214s] #optDebug: fT-E <X 2 3 1 0>
[01/21 12:44:26    214s] OPERPROF: Starting DPlace-Init at level 1, MEM:1687.0M, EPOCH TIME: 1768979666.160360
[01/21 12:44:26    214s] Processing tracks to init pin-track alignment.
[01/21 12:44:26    214s] z: 2, totalTracks: 1
[01/21 12:44:26    214s] z: 4, totalTracks: 1
[01/21 12:44:26    214s] z: 6, totalTracks: 1
[01/21 12:44:26    214s] z: 8, totalTracks: 1
[01/21 12:44:26    214s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 12:44:26    214s] All LLGs are deleted
[01/21 12:44:26    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:44:26    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:44:26    214s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1687.0M, EPOCH TIME: 1768979666.358643
[01/21 12:44:26    214s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.025, MEM:1687.0M, EPOCH TIME: 1768979666.383341
[01/21 12:44:26    214s] # Building simple_alu llgBox search-tree.
[01/21 12:44:26    214s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1687.0M, EPOCH TIME: 1768979666.440778
[01/21 12:44:26    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:44:26    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:44:26    214s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1687.0M, EPOCH TIME: 1768979666.450853
[01/21 12:44:26    214s] Max number of tech site patterns supported in site array is 256.
[01/21 12:44:26    214s] Core basic site is CoreSite
[01/21 12:44:26    214s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 12:44:26    214s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1687.0M, EPOCH TIME: 1768979666.652641
[01/21 12:44:26    214s] After signature check, allow fast init is false, keep pre-filter is true.
[01/21 12:44:26    214s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/21 12:44:26    214s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.014, MEM:1687.0M, EPOCH TIME: 1768979666.667015
[01/21 12:44:26    214s] SiteArray: non-trimmed site array dimensions = 22 x 189
[01/21 12:44:26    214s] SiteArray: use 28,672 bytes
[01/21 12:44:26    214s] SiteArray: current memory after site array memory allocation 1687.0M
[01/21 12:44:26    214s] SiteArray: FP blocked sites are writable
[01/21 12:44:26    214s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 12:44:26    214s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1687.0M, EPOCH TIME: 1768979666.688888
[01/21 12:44:26    214s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1687.0M, EPOCH TIME: 1768979666.688956
[01/21 12:44:26    214s] SiteArray: number of non floorplan blocked sites for llg default is 4158
[01/21 12:44:26    214s] Atter site array init, number of instance map data is 0.
[01/21 12:44:26    214s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.239, MEM:1687.0M, EPOCH TIME: 1768979666.690352
[01/21 12:44:26    214s] 
[01/21 12:44:26    214s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 12:44:26    214s] OPERPROF:     Starting CMU at level 3, MEM:1687.0M, EPOCH TIME: 1768979666.725982
[01/21 12:44:26    214s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:1687.0M, EPOCH TIME: 1768979666.732402
[01/21 12:44:26    214s] 
[01/21 12:44:26    214s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 12:44:26    214s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.292, MEM:1687.0M, EPOCH TIME: 1768979666.732538
[01/21 12:44:26    214s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1687.0M, EPOCH TIME: 1768979666.732579
[01/21 12:44:26    214s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1687.0M, EPOCH TIME: 1768979666.732619
[01/21 12:44:26    214s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1687.0MB).
[01/21 12:44:26    214s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.590, MEM:1687.0M, EPOCH TIME: 1768979666.750369
[01/21 12:44:26    214s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1687.0M, EPOCH TIME: 1768979666.750407
[01/21 12:44:26    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:110).
[01/21 12:44:26    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:44:26    214s] All LLGs are deleted
[01/21 12:44:26    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:44:26    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:44:26    214s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1687.0M, EPOCH TIME: 1768979666.800775
[01/21 12:44:26    214s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1687.0M, EPOCH TIME: 1768979666.801082
[01/21 12:44:26    214s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.061, MEM:1683.0M, EPOCH TIME: 1768979666.811524
[01/21 12:44:26    214s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:34.5/0:28:35.6 (0.1), mem = 1683.0M
[01/21 12:44:26    214s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/21 12:44:27    214s] no activity file in design. spp won't run.
[01/21 12:44:27    214s] #Start colorize_geometry on Wed Jan 21 12:44:27 2026
[01/21 12:44:27    214s] #
[01/21 12:44:28    214s] ### Time Record (colorize_geometry) is installed.
[01/21 12:44:28    214s] ### Time Record (Pre Callback) is installed.
[01/21 12:44:28    214s] ### Time Record (Pre Callback) is uninstalled.
[01/21 12:44:28    214s] ### Time Record (DB Import) is installed.
[01/21 12:44:28    214s] ### info: trigger incremental cell import ( 487 new cells ).
[01/21 12:44:28    214s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[01/21 12:44:28    214s] #No via in the lib
[01/21 12:44:28    214s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=173893858 placement=241678888 pin_access=1 inst_pattern=1
[01/21 12:44:28    214s] ### Time Record (DB Import) is uninstalled.
[01/21 12:44:28    214s] ### Time Record (DB Export) is installed.
[01/21 12:44:28    214s] ### export design design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=173893858 placement=241678888 pin_access=1 inst_pattern=1
[01/21 12:44:28    214s] ### Time Record (DB Export) is uninstalled.
[01/21 12:44:28    214s] ### Time Record (Post Callback) is installed.
[01/21 12:44:28    214s] ### Time Record (Post Callback) is uninstalled.
[01/21 12:44:28    214s] #
[01/21 12:44:28    214s] #colorize_geometry statistics:
[01/21 12:44:28    214s] #Cpu time = 00:00:00
[01/21 12:44:28    214s] #Elapsed time = 00:00:01
[01/21 12:44:28    214s] #Increased memory = 25.54 (MB)
[01/21 12:44:28    214s] #Total memory = 1172.27 (MB)
[01/21 12:44:28    214s] #Peak memory = 1330.96 (MB)
[01/21 12:44:28    214s] #Number of warnings = 0
[01/21 12:44:28    214s] #Total number of warnings = 0
[01/21 12:44:28    214s] #Number of fails = 0
[01/21 12:44:28    214s] #Total number of fails = 0
[01/21 12:44:28    214s] #Complete colorize_geometry on Wed Jan 21 12:44:28 2026
[01/21 12:44:28    214s] #
[01/21 12:44:28    214s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/21 12:44:28    214s] ### Time Record (colorize_geometry) is uninstalled.
[01/21 12:44:28    214s] ### 
[01/21 12:44:28    214s] ###   Scalability Statistics
[01/21 12:44:28    214s] ### 
[01/21 12:44:28    214s] ### ------------------------+----------------+----------------+----------------+
[01/21 12:44:28    214s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/21 12:44:28    214s] ### ------------------------+----------------+----------------+----------------+
[01/21 12:44:28    214s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/21 12:44:28    214s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/21 12:44:28    214s] ###   DB Import             |        00:00:00|        00:00:01|             1.0|
[01/21 12:44:28    214s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/21 12:44:28    214s] ###   Entire Command        |        00:00:00|        00:00:01|             0.2|
[01/21 12:44:28    214s] ### ------------------------+----------------+----------------+----------------+
[01/21 12:44:28    214s] ### 
[01/21 12:44:29    214s] {MMLU 0 0 274}
[01/21 12:44:29    214s] ### Creating LA Mngr. totSessionCpu=0:03:35 mem=1714.0M
[01/21 12:44:29    214s] ### Creating LA Mngr, finished. totSessionCpu=0:03:35 mem=1714.0M
[01/21 12:44:29    214s] *** Start deleteBufferTree ***
[01/21 12:44:29    214s] Info: Detect buffers to remove automatically.
[01/21 12:44:29    214s] Analyzing netlist ...
[01/21 12:44:29    214s] Updating netlist
[01/21 12:44:29    214s] 
[01/21 12:44:29    214s] *summary: 0 instances (buffers/inverters) removed
[01/21 12:44:29    214s] *** Finish deleteBufferTree (0:00:00.1) ***
[01/21 12:44:29    214s] Info: 1 threads available for lower-level modules during optimization.
[01/21 12:44:30    214s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1770.6M, EPOCH TIME: 1768979670.063001
[01/21 12:44:30    214s] Deleted 0 physical inst  (cell - / prefix -).
[01/21 12:44:30    214s] Did not delete 110 physical insts as they were marked preplaced.
[01/21 12:44:30    214s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.006, MEM:1770.6M, EPOCH TIME: 1768979670.069196
[01/21 12:44:30    214s] INFO: #ExclusiveGroups=0
[01/21 12:44:30    214s] INFO: There are no Exclusive Groups.
[01/21 12:44:30    214s] No user-set net weight.
[01/21 12:44:30    214s] Net fanout histogram:
[01/21 12:44:30    214s] 2		: 174 (63.5%) nets
[01/21 12:44:30    214s] 3		: 32 (11.7%) nets
[01/21 12:44:30    214s] 4     -	14	: 64 (23.4%) nets
[01/21 12:44:30    214s] 15    -	39	: 4 (1.5%) nets
[01/21 12:44:30    214s] 40    -	79	: 0 (0.0%) nets
[01/21 12:44:30    214s] 80    -	159	: 0 (0.0%) nets
[01/21 12:44:30    214s] 160   -	319	: 0 (0.0%) nets
[01/21 12:44:30    214s] 320   -	639	: 0 (0.0%) nets
[01/21 12:44:30    214s] 640   -	1279	: 0 (0.0%) nets
[01/21 12:44:30    214s] 1280  -	2559	: 0 (0.0%) nets
[01/21 12:44:30    214s] 2560  -	5119	: 0 (0.0%) nets
[01/21 12:44:30    214s] 5120+		: 0 (0.0%) nets
[01/21 12:44:30    214s] no activity file in design. spp won't run.
[01/21 12:44:30    214s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/21 12:44:30    214s] Scan chains were not defined.
[01/21 12:44:30    214s] Processing tracks to init pin-track alignment.
[01/21 12:44:30    214s] z: 2, totalTracks: 1
[01/21 12:44:30    214s] z: 4, totalTracks: 1
[01/21 12:44:30    214s] z: 6, totalTracks: 1
[01/21 12:44:30    214s] z: 8, totalTracks: 1
[01/21 12:44:30    214s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 12:44:30    214s] All LLGs are deleted
[01/21 12:44:30    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:44:30    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:44:30    214s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1770.6M, EPOCH TIME: 1768979670.150742
[01/21 12:44:30    214s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1770.6M, EPOCH TIME: 1768979670.151055
[01/21 12:44:30    214s] #std cell=436 (110 fixed + 326 movable) #buf cell=0 #inv cell=54 #block=0 (0 floating + 0 preplaced)
[01/21 12:44:30    214s] #ioInst=0 #net=274 #term=836 #term/net=3.05, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=100
[01/21 12:44:30    214s] stdCell: 436 single + 0 double + 0 multi
[01/21 12:44:30    214s] Total standard cell length = 0.8509 (mm), area = 0.0015 (mm^2)
[01/21 12:44:30    214s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1770.6M, EPOCH TIME: 1768979670.151574
[01/21 12:44:30    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:44:30    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:44:30    214s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1770.6M, EPOCH TIME: 1768979670.152516
[01/21 12:44:30    214s] Max number of tech site patterns supported in site array is 256.
[01/21 12:44:30    214s] Core basic site is CoreSite
[01/21 12:44:30    214s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 12:44:30    214s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1770.6M, EPOCH TIME: 1768979670.167847
[01/21 12:44:30    214s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 12:44:30    214s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/21 12:44:30    214s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.000, MEM:1770.6M, EPOCH TIME: 1768979670.167973
[01/21 12:44:30    214s] SiteArray: non-trimmed site array dimensions = 22 x 189
[01/21 12:44:30    214s] SiteArray: use 28,672 bytes
[01/21 12:44:30    214s] SiteArray: current memory after site array memory allocation 1770.6M
[01/21 12:44:30    214s] SiteArray: FP blocked sites are writable
[01/21 12:44:30    214s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 12:44:30    214s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1770.6M, EPOCH TIME: 1768979670.168476
[01/21 12:44:30    214s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1770.6M, EPOCH TIME: 1768979670.168526
[01/21 12:44:30    214s] SiteArray: number of non floorplan blocked sites for llg default is 4158
[01/21 12:44:30    214s] Atter site array init, number of instance map data is 0.
[01/21 12:44:30    214s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1770.6M, EPOCH TIME: 1768979670.169547
[01/21 12:44:30    214s] 
[01/21 12:44:30    214s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 12:44:30    214s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1770.6M, EPOCH TIME: 1768979670.169887
[01/21 12:44:30    214s] 
[01/21 12:44:30    214s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 12:44:30    214s] Average module density = 1.030.
[01/21 12:44:30    214s] Density for the design = 1.030.
[01/21 12:44:30    214s]        = stdcell_area 3352 sites (1147 um^2) / alloc_area 3256 sites (1114 um^2).
[01/21 12:44:30    214s] Pin Density = 0.2011.
[01/21 12:44:30    214s]             = total # of pins 836 / total area 4158.
[01/21 12:44:30    214s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1770.6M, EPOCH TIME: 1768979670.210704
[01/21 12:44:30    214s] Identified 150 spare or floating instances, with no clusters.
[01/21 12:44:30    214s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.027, MEM:1770.6M, EPOCH TIME: 1768979670.237615
[01/21 12:44:30    214s] OPERPROF: Starting pre-place ADS at level 1, MEM:1770.6M, EPOCH TIME: 1768979670.238098
[01/21 12:44:30    214s] Skip ADS.
[01/21 12:44:30    214s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.032, MEM:1770.6M, EPOCH TIME: 1768979670.270434
[01/21 12:44:30    214s] OPERPROF: Starting spMPad at level 1, MEM:1764.6M, EPOCH TIME: 1768979670.270912
[01/21 12:44:30    214s] OPERPROF:   Starting spContextMPad at level 2, MEM:1764.6M, EPOCH TIME: 1768979670.270969
[01/21 12:44:30    214s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1764.6M, EPOCH TIME: 1768979670.271003
[01/21 12:44:30    214s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1764.6M, EPOCH TIME: 1768979670.271035
[01/21 12:44:30    214s] **ERROR: (IMPSP-190):	Design has util 103.0% > 100%, placer cannot proceed. The problem may be caused by density screens (softBlockages and partial blockages) or user-specified cell padding. Please correct this problem first.
All LLGs are deleted
[01/21 12:44:30    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:110).
[01/21 12:44:30    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:44:30    214s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1764.6M, EPOCH TIME: 1768979670.272458
[01/21 12:44:30    214s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1764.6M, EPOCH TIME: 1768979670.272748
[01/21 12:44:30    214s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 3, mem = 1764.6M **
[01/21 12:44:30    214s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/21 12:44:30    215s] VSMManager cleared!
[01/21 12:44:30    215s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:03.6 (0.1), totSession cpu/real = 0:03:35.0/0:28:39.2 (0.1), mem = 1764.6M
[01/21 12:44:30    215s] 
[01/21 12:44:30    215s] =============================================================================================
[01/21 12:44:30    215s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.15-s110_1
[01/21 12:44:30    215s] =============================================================================================
[01/21 12:44:30    215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 12:44:30    215s] ---------------------------------------------------------------------------------------------
[01/21 12:44:30    215s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 12:44:30    215s] [ MISC                   ]          0:00:03.6  (  98.6 % )     0:00:03.6 /  0:00:00.5    0.1
[01/21 12:44:30    215s] ---------------------------------------------------------------------------------------------
[01/21 12:44:30    215s]  GlobalPlace #1 TOTAL               0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:00.5    0.1
[01/21 12:44:30    215s] ---------------------------------------------------------------------------------------------
[01/21 12:44:30    215s] 
[01/21 12:44:30    215s] Enable CTE adjustment.
[01/21 12:44:30    215s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1211.4M, totSessionCpu=0:03:35 **
[01/21 12:44:30    215s] **ERROR: Design must be placed before running "optDesign"
[01/21 12:44:30    215s] **ERROR: Design must be placed before running "optDesign"
[01/21 12:44:30    215s] Info: pop threads available for lower-level modules during optimization.
[01/21 12:44:30    215s] #optDebug: fT-D <X 1 0 0 0>
[01/21 12:44:30    215s] VSMManager cleared!
[01/21 12:44:30    215s] **place_opt_design ... cpu = 0:00:01, real = 0:00:04, mem = 1764.6M **
[01/21 12:44:30    215s] *** Finished GigaPlace ***
[01/21 12:44:30    215s] 
[01/21 12:44:30    215s] *** Summary of all messages that are not suppressed in this session:
[01/21 12:44:30    215s] Severity  ID               Count  Summary                                  
[01/21 12:44:30    215s] ERROR     IMPSP-190            1  Design has util %.1f%% > 100%%, placer c...
[01/21 12:44:30    215s] *** Message Summary: 0 warning(s), 1 error(s)
[01/21 12:44:30    215s] 
[01/21 12:44:30    215s] *** place_opt_design #1 [finish] : cpu/real = 0:00:00.5/0:00:04.9 (0.1), totSession cpu/real = 0:03:35.0/0:28:39.3 (0.1), mem = 1764.6M
[01/21 12:44:30    215s] 
[01/21 12:44:30    215s] =============================================================================================
[01/21 12:44:30    215s]  Final TAT Report : place_opt_design #1                                         21.15-s110_1
[01/21 12:44:30    215s] =============================================================================================
[01/21 12:44:30    215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 12:44:30    215s] ---------------------------------------------------------------------------------------------
[01/21 12:44:30    215s] [ GlobalPlace            ]      1   0:00:03.6  (  73.5 % )     0:00:03.6 /  0:00:00.5    0.1
[01/21 12:44:30    215s] [ MISC                   ]          0:00:01.3  (  26.5 % )     0:00:01.3 /  0:00:00.0    0.0
[01/21 12:44:30    215s] ---------------------------------------------------------------------------------------------
[01/21 12:44:30    215s]  place_opt_design #1 TOTAL          0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:00.5    0.1
[01/21 12:44:30    215s] ---------------------------------------------------------------------------------------------
[01/21 12:44:30    215s] 
[01/21 12:44:30    215s] 1
[01/21 12:44:33    215s] <CMD> setDrawView place
[01/21 12:44:37    215s] <CMD> setDrawView place
[01/21 12:44:39    215s] <CMD> zoomBox 34.60500 25.65400 57.35850 46.02300
[01/21 12:44:39    215s] <CMD> zoomBox 41.55500 31.98500 53.43300 42.61850
[01/21 12:44:41    215s] <CMD> zoomBox 48.94600 38.96150 50.51350 37.11750
[01/21 12:44:42    215s] <CMD> fit
[01/21 12:47:10    222s] <CMD> reportCongestion -hotSpot
[01/21 12:47:11    222s] **WARN: (IMPSP-9105):	Global router needs be called before using this command.
[01/21 12:47:24    223s] <CMD> floorPlan -s 80.0 80.0 10 10 10 10 -noSnapToGrid
[01/21 12:47:26    223s] Horizontal Layer M1 offset = 190 (guessed)
[01/21 12:47:26    223s] Vertical Layer M2 offset = 200 (derived)
[01/21 12:47:26    223s] Suggestion: specify LAYER OFFSET in LEF file
[01/21 12:47:26    223s] Reason: hard to extract LAYER OFFSET from standard cells
[01/21 12:47:26    223s] Start create_tracks
[01/21 12:47:26    223s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
[01/21 12:47:26    223s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
[01/21 12:47:26    223s] Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
[01/21 12:47:26    223s] Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
[01/21 12:47:26    223s] Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
[01/21 12:47:26    223s] Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
[01/21 12:47:26    223s] Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
[01/21 12:47:26    223s] Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
[01/21 12:47:26    223s] Flip instance ENDCAP_3 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_4 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_7 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_8 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_13 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_14 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_17 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_18 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_21 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_22 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_25 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_26 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_29 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_30 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_31 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_32 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_35 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_36 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_39 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_40 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_43 to match row orient.
[01/21 12:47:26    223s] Flip instance ENDCAP_44 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_4 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_5 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_6 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_10 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_11 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_12 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_19 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_20 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_21 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_25 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_26 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_27 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_31 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_32 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_33 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_37 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_38 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_39 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_43 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_44 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_45 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_46 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_47 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_48 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_52 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_53 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_54 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_58 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_59 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_60 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_64 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_65 to match row orient.
[01/21 12:47:26    223s] Flip instance WELLTAP_66 to match row orient.
[01/21 12:47:26    223s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/21 12:47:29    223s] <CMD> fit
[01/21 12:48:25    226s] <CMD> add_tracks
[01/21 12:48:25    226s] Start create_tracks
[01/21 12:48:25    226s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
[01/21 12:48:25    226s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
[01/21 12:48:25    226s] Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
[01/21 12:48:25    226s] Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
[01/21 12:48:25    226s] Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
[01/21 12:48:25    226s] Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
[01/21 12:48:25    226s] Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
[01/21 12:48:25    226s] Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
[01/21 12:48:25    226s] Extracting standard cell pins and blockage ...... 
[01/21 12:48:25    226s] Pin and blockage extraction finished
[01/21 12:48:38    226s] <CMD> editPin -layer 3 -pin * -spreadType side -spacing 1.0 -unit MICRON -side {Top Bottom Left Right}
[01/21 12:48:38    226s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[01/21 12:48:38    226s] #No via in the lib
[01/21 12:48:38    226s] #create default rule from bind_ndr_rule rule=0x7f17d0bddf50 0x7f17c404c940
[01/21 12:48:39    226s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/21 12:48:39    226s] Successfully spread [100] pins.
[01/21 12:48:39    226s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1772.7M).
[01/21 12:48:45    227s] <CMD> checkPinAssignment
[01/21 12:48:45    227s] #% Begin checkPinAssignment (date=01/21 12:48:45, mem=1185.7M)
[01/21 12:48:45    227s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/21 12:48:45    227s] Checking pins of top cell simple_alu ... completed
[01/21 12:48:45    227s] 
[01/21 12:48:45    227s] ============================================================================================================================
[01/21 12:48:45    227s]                                                  checkPinAssignment Summary
[01/21 12:48:45    227s] ============================================================================================================================
[01/21 12:48:45    227s] Partition    | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[01/21 12:48:45    227s] ============================================================================================================================
[01/21 12:48:45    227s] simple_alu   |     0 |    100 |      0 |     100 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/21 12:48:45    227s] ============================================================================================================================
[01/21 12:48:45    227s] TOTAL        |     0 |    100 |      0 |     100 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/21 12:48:45    227s] ============================================================================================================================
[01/21 12:48:45    227s] #% End checkPinAssignment (date=01/21 12:48:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1186.4M, current mem=1186.4M)
[01/21 12:48:57    227s] <CMD> legalizePin
[01/21 12:48:57    227s] #% Begin legalizePin (date=01/21 12:48:57, mem=1183.3M)
[01/21 12:48:57    227s] 
[01/21 12:48:57    227s] Start pin legalization for the partition [simple_alu]:
[01/21 12:48:57    227s] Moving Pin [A[31]] to LEGAL location (   0.000   98.815 3 )
[01/21 12:48:57    227s] Moving Pin [A[30]] to LEGAL location (   1.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[29]] to LEGAL location (   2.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[28]] to LEGAL location (   3.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[27]] to LEGAL location (   4.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[26]] to LEGAL location (   5.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[25]] to LEGAL location (   6.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[24]] to LEGAL location (   7.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[23]] to LEGAL location (   8.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[22]] to LEGAL location (   9.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[21]] to LEGAL location (  10.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[20]] to LEGAL location (  11.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[19]] to LEGAL location (  12.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[18]] to LEGAL location (  13.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[17]] to LEGAL location (  14.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[16]] to LEGAL location (  15.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[15]] to LEGAL location (  16.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[14]] to LEGAL location (  17.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[13]] to LEGAL location (  18.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[12]] to LEGAL location (  19.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[11]] to LEGAL location (  20.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[10]] to LEGAL location (  21.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[9]] to LEGAL location (  22.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[8]] to LEGAL location (  23.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[7]] to LEGAL location (  24.100  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[6]] to LEGAL location (  25.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[5]] to LEGAL location (  26.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[4]] to LEGAL location (  27.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[3]] to LEGAL location (  28.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[2]] to LEGAL location (  29.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[1]] to LEGAL location (  30.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [A[0]] to LEGAL location (  31.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[31]] to LEGAL location (  32.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[30]] to LEGAL location (  33.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[29]] to LEGAL location (  34.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[28]] to LEGAL location (  35.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[27]] to LEGAL location (  36.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[26]] to LEGAL location (  37.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[25]] to LEGAL location (  38.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[24]] to LEGAL location (  39.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[23]] to LEGAL location (  40.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[22]] to LEGAL location (  41.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[21]] to LEGAL location (  42.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[20]] to LEGAL location (  43.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[19]] to LEGAL location (  44.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[18]] to LEGAL location (  45.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[17]] to LEGAL location (  46.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[16]] to LEGAL location (  47.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[15]] to LEGAL location (  48.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[14]] to LEGAL location (  49.300  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[13]] to LEGAL location (  50.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[12]] to LEGAL location (  51.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[11]] to LEGAL location (  52.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[10]] to LEGAL location (  53.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[9]] to LEGAL location (  54.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[8]] to LEGAL location (  55.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[7]] to LEGAL location (  56.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[6]] to LEGAL location (  57.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[5]] to LEGAL location (  58.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[4]] to LEGAL location (  59.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[3]] to LEGAL location (  60.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[2]] to LEGAL location (  61.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[1]] to LEGAL location (  62.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [B[0]] to LEGAL location (  63.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [ALUControl[1]] to LEGAL location (  64.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [ALUControl[0]] to LEGAL location (  65.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[31]] to LEGAL location (  66.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[30]] to LEGAL location (  67.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[29]] to LEGAL location (  68.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[28]] to LEGAL location (  69.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[27]] to LEGAL location (  70.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[26]] to LEGAL location (  71.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[25]] to LEGAL location (  72.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[24]] to LEGAL location (  73.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[23]] to LEGAL location (  74.500  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[22]] to LEGAL location (  75.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[21]] to LEGAL location (  76.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[20]] to LEGAL location (  77.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[19]] to LEGAL location (  78.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[18]] to LEGAL location (  79.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[17]] to LEGAL location (  80.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[16]] to LEGAL location (  81.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[15]] to LEGAL location (  82.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[14]] to LEGAL location (  83.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[13]] to LEGAL location (  84.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[12]] to LEGAL location (  85.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[11]] to LEGAL location (  86.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[10]] to LEGAL location (  87.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[9]] to LEGAL location (  88.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[8]] to LEGAL location (  89.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[7]] to LEGAL location (  90.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[6]] to LEGAL location (  91.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[5]] to LEGAL location (  92.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[4]] to LEGAL location (  93.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[3]] to LEGAL location (  94.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[2]] to LEGAL location (  95.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[1]] to LEGAL location (  96.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Result[0]] to LEGAL location (  97.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [zero] to LEGAL location (  98.700  100.000 2 )
[01/21 12:48:57    227s] Moving Pin [Cout] to LEGAL location ( 100.000   98.815 3 )
[01/21 12:48:57    227s] Summary report for top level: [simple_alu] 
[01/21 12:48:57    227s] 	Total Pads                         : 0
[01/21 12:48:57    227s] 	Total Pins                         : 100
[01/21 12:48:57    227s] 	Legally Assigned Pins              : 100
[01/21 12:48:57    227s] 	Illegally Assigned Pins            : 0
[01/21 12:48:57    227s] 	Unplaced Pins                      : 0
[01/21 12:48:57    227s] 	Constant/Spl Net Pins              : 0
[01/21 12:48:57    227s] 	Internal Pins                      : 0
[01/21 12:48:57    227s] 	Legally Assigned Feedthrough Pins  : 0
[01/21 12:48:57    227s] 	Illegally Assigned Feedthrough Pins: 0
[01/21 12:48:57    227s] End of Summary report
[01/21 12:48:57    227s] 100 pin(s) of the Partition simple_alu were legalized.
[01/21 12:48:57    227s] End pin legalization for the partition [simple_alu].
[01/21 12:48:57    227s] 
[01/21 12:48:57    227s] #% End legalizePin (date=01/21 12:48:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.4M, current mem=1183.4M)
[01/21 12:49:00    227s] <CMD> checkPinAssignment
[01/21 12:49:00    228s] #% Begin checkPinAssignment (date=01/21 12:49:00, mem=1183.4M)
[01/21 12:49:00    228s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/21 12:49:00    228s] Checking pins of top cell simple_alu ... completed
[01/21 12:49:00    228s] 
[01/21 12:49:00    228s] ============================================================================================================================
[01/21 12:49:00    228s]                                                  checkPinAssignment Summary
[01/21 12:49:00    228s] ============================================================================================================================
[01/21 12:49:00    228s] Partition    | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[01/21 12:49:00    228s] ============================================================================================================================
[01/21 12:49:00    228s] simple_alu   |     0 |    100 |    100 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/21 12:49:00    228s] ============================================================================================================================
[01/21 12:49:00    228s] TOTAL        |     0 |    100 |    100 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/21 12:49:00    228s] ============================================================================================================================
[01/21 12:49:00    228s] **WARN: (IMPDBTCL-246):	Deleting attribute 'vio_layer' on object_type 'port' with a non-default value set.
[01/21 12:49:00    228s] **WARN: (IMPDBTCL-246):	Deleting attribute 'vio_overlap_corner_mask' on object_type 'port' with a non-default value set.
[01/21 12:49:00    228s] #% End checkPinAssignment (date=01/21 12:49:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.4M, current mem=1183.4M)
[01/21 12:49:06    228s] <CMD> setDrawView fplan
[01/21 12:49:25    229s] <CMD> setEndCapMode -leftEdge FILL16 -rightEdge FILL16
[01/21 12:49:25    229s] <CMD> addEndCap -prefix ENDCAP
[01/21 12:49:25    229s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[01/21 12:49:25    229s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[01/21 12:49:25    229s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[01/21 12:49:25    229s] # Resetting pin-track-align track data.
[01/21 12:49:25    229s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1776.8M, EPOCH TIME: 1768979965.584197
[01/21 12:49:25    229s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1776.8M, EPOCH TIME: 1768979965.592891
[01/21 12:49:25    229s] Processing tracks to init pin-track alignment.
[01/21 12:49:25    229s] z: 2, totalTracks: 1
[01/21 12:49:25    229s] z: 4, totalTracks: 1
[01/21 12:49:25    229s] z: 6, totalTracks: 1
[01/21 12:49:25    229s] z: 8, totalTracks: 1
[01/21 12:49:25    229s] #spOpts: VtWidth minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 12:49:25    229s] All LLGs are deleted
[01/21 12:49:25    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:49:25    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:49:25    229s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1776.8M, EPOCH TIME: 1768979965.816068
[01/21 12:49:25    229s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.031, MEM:1776.8M, EPOCH TIME: 1768979965.847114
[01/21 12:49:25    229s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1776.8M, EPOCH TIME: 1768979965.864846
[01/21 12:49:25    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:49:25    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:49:25    229s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1776.8M, EPOCH TIME: 1768979965.874968
[01/21 12:49:25    229s] Max number of tech site patterns supported in site array is 256.
[01/21 12:49:25    229s] Core basic site is CoreSite
[01/21 12:49:25    229s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 12:49:26    229s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1776.8M, EPOCH TIME: 1768979966.018844
[01/21 12:49:26    229s] After signature check, allow fast init is false, keep pre-filter is false.
[01/21 12:49:26    229s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/21 12:49:26    229s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1776.8M, EPOCH TIME: 1768979966.018994
[01/21 12:49:26    229s] SiteArray: non-trimmed site array dimensions = 46 x 400
[01/21 12:49:26    229s] SiteArray: use 118,784 bytes
[01/21 12:49:26    229s] SiteArray: current memory after site array memory allocation 1776.9M
[01/21 12:49:26    229s] SiteArray: FP blocked sites are writable
[01/21 12:49:26    229s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 12:49:26    229s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1776.9M, EPOCH TIME: 1768979966.037825
[01/21 12:49:26    229s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1776.9M, EPOCH TIME: 1768979966.037888
[01/21 12:49:26    229s] SiteArray: number of non floorplan blocked sites for llg default is 18400
[01/21 12:49:26    229s] Atter site array init, number of instance map data is 0.
[01/21 12:49:26    229s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.172, MEM:1776.9M, EPOCH TIME: 1768979966.046819
[01/21 12:49:26    229s] 
[01/21 12:49:26    229s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 12:49:26    229s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.232, MEM:1776.9M, EPOCH TIME: 1768979966.097320
[01/21 12:49:26    229s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1776.9M, EPOCH TIME: 1768979966.097382
[01/21 12:49:26    229s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.008, MEM:1776.9M, EPOCH TIME: 1768979966.105779
[01/21 12:49:26    229s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1776.9MB).
[01/21 12:49:26    229s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.523, MEM:1776.9M, EPOCH TIME: 1768979966.116265
[01/21 12:49:26    229s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.040, REAL:0.532, MEM:1776.9M, EPOCH TIME: 1768979966.116312
[01/21 12:49:26    229s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1776.9M, EPOCH TIME: 1768979966.128406
[01/21 12:49:26    229s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1776.9M, EPOCH TIME: 1768979966.128554
[01/21 12:49:26    229s] Minimum row-size in sites for endcap insertion = 33.
[01/21 12:49:26    229s] Minimum number of sites for row blockage       = 1.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 10.000).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 13.420).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 16.840).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 20.260).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 23.680).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 28.810).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 32.230).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 35.650).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 39.070).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 42.490).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 45.910).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 49.330).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 52.750).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 56.170).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 59.590).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 64.720).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 68.140).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 71.560).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 74.980).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL16) at (10.000, 78.400).
[01/21 12:49:26    229s] Type 'man IMPSP-5119' for more detail.
[01/21 12:49:26    229s] **WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
[01/21 12:49:26    229s] To increase the message display limit, refer to the product command reference manual.
[01/21 12:49:26    229s] Inserted 24 pre-endcap <FILL16> cells (prefix ENDCAP).
[01/21 12:49:26    229s] Inserted 46 post-endcap <FILL16> cells (prefix ENDCAP).
[01/21 12:49:26    229s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[01/21 12:49:26    229s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1776.9M, EPOCH TIME: 1768979966.251360
[01/21 12:49:26    229s] For 70 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.031, MEM:1776.9M, EPOCH TIME: 1768979966.282846
[01/21 12:49:26    229s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1776.9M, EPOCH TIME: 1768979966.282911
[01/21 12:49:26    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:180).
[01/21 12:49:26    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:49:26    229s] All LLGs are deleted
[01/21 12:49:26    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:49:26    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:49:26    229s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1776.9M, EPOCH TIME: 1768979966.285152
[01/21 12:49:26    229s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1776.8M, EPOCH TIME: 1768979966.285557
[01/21 12:49:26    229s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.011, MEM:1772.8M, EPOCH TIME: 1768979966.294337
[01/21 12:49:26    229s] <CMD> addWellTap -cell TIEHI -cellInterval 30 -prefix WELLTAP
[01/21 12:49:26    229s] **WARN: (IMPSP-9003):	Cell <'TIEHI'>'s may not be a physical ONLY cell - has signal pins
[01/21 12:49:26    229s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1772.8M, EPOCH TIME: 1768979966.362221
[01/21 12:49:26    229s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1772.8M, EPOCH TIME: 1768979966.362321
[01/21 12:49:26    229s] Processing tracks to init pin-track alignment.
[01/21 12:49:26    229s] z: 2, totalTracks: 1
[01/21 12:49:26    229s] z: 4, totalTracks: 1
[01/21 12:49:26    229s] z: 6, totalTracks: 1
[01/21 12:49:26    229s] z: 8, totalTracks: 1
[01/21 12:49:26    229s] #spOpts: VtWidth minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 12:49:26    229s] All LLGs are deleted
[01/21 12:49:26    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:49:26    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:49:26    229s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1772.8M, EPOCH TIME: 1768979966.365439
[01/21 12:49:26    229s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1772.8M, EPOCH TIME: 1768979966.365847
[01/21 12:49:26    229s] # Building simple_alu llgBox search-tree.
[01/21 12:49:26    229s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1772.8M, EPOCH TIME: 1768979966.365934
[01/21 12:49:26    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:49:26    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:49:26    229s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1772.8M, EPOCH TIME: 1768979966.367181
[01/21 12:49:26    229s] Max number of tech site patterns supported in site array is 256.
[01/21 12:49:26    229s] Core basic site is CoreSite
[01/21 12:49:26    229s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 12:49:26    229s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1772.8M, EPOCH TIME: 1768979966.393085
[01/21 12:49:26    229s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 12:49:26    229s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/21 12:49:26    229s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1772.8M, EPOCH TIME: 1768979966.393206
[01/21 12:49:26    229s] SiteArray: non-trimmed site array dimensions = 46 x 400
[01/21 12:49:26    229s] SiteArray: use 118,784 bytes
[01/21 12:49:26    229s] SiteArray: current memory after site array memory allocation 1772.9M
[01/21 12:49:26    229s] SiteArray: FP blocked sites are writable
[01/21 12:49:26    229s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 12:49:26    229s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1772.9M, EPOCH TIME: 1768979966.394022
[01/21 12:49:26    229s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1772.9M, EPOCH TIME: 1768979966.394075
[01/21 12:49:26    229s] SiteArray: number of non floorplan blocked sites for llg default is 18400
[01/21 12:49:26    229s] Atter site array init, number of instance map data is 0.
[01/21 12:49:26    229s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.028, MEM:1772.9M, EPOCH TIME: 1768979966.395400
[01/21 12:49:26    229s] 
[01/21 12:49:26    229s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 12:49:26    229s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.030, MEM:1772.9M, EPOCH TIME: 1768979966.395978
[01/21 12:49:26    229s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1772.9M, EPOCH TIME: 1768979966.396028
[01/21 12:49:26    229s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1772.9M, EPOCH TIME: 1768979966.396074
[01/21 12:49:26    229s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1772.9MB).
[01/21 12:49:26    229s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.034, MEM:1772.9M, EPOCH TIME: 1768979966.396211
[01/21 12:49:26    229s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.030, REAL:0.034, MEM:1772.9M, EPOCH TIME: 1768979966.396254
[01/21 12:49:26    229s] For 162 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1772.9M, EPOCH TIME: 1768979966.417705
[01/21 12:49:26    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:342).
[01/21 12:49:26    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:49:26    229s] All LLGs are deleted
[01/21 12:49:26    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:49:26    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:49:26    229s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1772.9M, EPOCH TIME: 1768979966.418803
[01/21 12:49:26    229s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1772.8M, EPOCH TIME: 1768979966.419184
[01/21 12:49:26    229s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1772.8M, EPOCH TIME: 1768979966.420152
[01/21 12:49:26    229s] Inserted 162 well-taps <TIEHI> cells (prefix WELLTAP).
[01/21 12:50:33    232s] <CMD> deleteInst ENDCAP_*
[01/21 12:50:35    232s] <CMD> deleteInst WELLTAP_*
[01/21 12:50:51    233s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object or attribute for object type 'string'. Update its value to match one of the 'string' attributes. Run 'help string' to get a list of all 'string' attributes.

[01/21 12:50:52    233s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object or attribute for object type 'string'. Update its value to match one of the 'string' attributes. Run 'help string' to get a list of all 'string' attributes.

[01/21 12:51:41    236s] <CMD> addWellTap -cell TAPCELL -cellInterval 30
[01/21 12:51:41    236s] **ERROR: (IMPSP-9048):	Cell 'TAPCELL' does not exist.

[01/21 12:51:42    236s] <CMD> addEndCap -preCap ENDCAP_L -postCap ENDCAP_R
[01/21 12:51:42    236s] **ERROR: (IMPSP-9048):	Cell 'ENDCAP_L' does not exist.
**ERROR: (IMPSP-9048):	Cell 'ENDCAP_R' does not exist.

[01/21 12:54:50    245s] <CMD> addWellTap -cell TAPCELL -cellInterval 30
[01/21 12:54:50    245s] **ERROR: (IMPSP-9048):	Cell 'TAPCELL' does not exist.

[01/21 12:54:58    246s] <CMD> addWellTap -cellInterval 30
[01/21 12:54:58    246s] **ERROR: (IMPSP-9092):	Option cell or termination_cell is required for command 'addWellTap'.

[01/21 12:58:45    257s] **ERROR: (IMPDBTCL-248):	'is_physical_only' is not a recognized object or attribute for object type 'string'. Update its value to match one of the 'string' attributes. Run 'help string' to get a list of all 'string' attributes.

[01/21 12:58:53    257s] **ERROR: (IMPDBTCL-248):	'site' is not a recognized object or attribute for object type 'string'. Update its value to match one of the 'string' attributes. Run 'help string' to get a list of all 'string' attributes.

[01/21 12:59:01    258s] <CMD> setEndCapMode -leftEdge FILL16 -rightEdge FILL16
[01/21 12:59:01    258s] <CMD> addEndCap -prefix ENDCAP
[01/21 12:59:02    258s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[01/21 12:59:02    258s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[01/21 12:59:02    258s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[01/21 12:59:02    258s] # Resetting pin-track-align track data.
[01/21 12:59:02    258s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1776.9M, EPOCH TIME: 1768980542.450187
[01/21 12:59:02    258s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1776.9M, EPOCH TIME: 1768980542.458877
[01/21 12:59:02    258s] Processing tracks to init pin-track alignment.
[01/21 12:59:02    258s] z: 2, totalTracks: 1
[01/21 12:59:02    258s] z: 4, totalTracks: 1
[01/21 12:59:02    258s] z: 6, totalTracks: 1
[01/21 12:59:02    258s] z: 8, totalTracks: 1
[01/21 12:59:02    258s] #spOpts: VtWidth minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 12:59:03    258s] All LLGs are deleted
[01/21 12:59:03    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:59:03    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:59:03    258s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1776.9M, EPOCH TIME: 1768980543.273750
[01/21 12:59:03    258s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.040, MEM:1776.9M, EPOCH TIME: 1768980543.314172
[01/21 12:59:03    258s] # Building simple_alu llgBox search-tree.
[01/21 12:59:03    258s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1776.9M, EPOCH TIME: 1768980543.356024
[01/21 12:59:03    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:59:03    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:59:03    258s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1776.9M, EPOCH TIME: 1768980543.410231
[01/21 12:59:03    258s] Max number of tech site patterns supported in site array is 256.
[01/21 12:59:03    258s] Core basic site is CoreSite
[01/21 12:59:03    258s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 12:59:03    258s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1776.9M, EPOCH TIME: 1768980543.615667
[01/21 12:59:03    258s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 12:59:03    258s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/21 12:59:03    258s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.024, MEM:1776.9M, EPOCH TIME: 1768980543.640033
[01/21 12:59:03    258s] SiteArray: non-trimmed site array dimensions = 46 x 400
[01/21 12:59:03    258s] SiteArray: use 118,784 bytes
[01/21 12:59:03    258s] SiteArray: current memory after site array memory allocation 1777.0M
[01/21 12:59:03    258s] SiteArray: FP blocked sites are writable
[01/21 12:59:03    258s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 12:59:03    258s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1777.0M, EPOCH TIME: 1768980543.670704
[01/21 12:59:03    258s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.001, MEM:1777.0M, EPOCH TIME: 1768980543.671959
[01/21 12:59:03    258s] SiteArray: number of non floorplan blocked sites for llg default is 18400
[01/21 12:59:03    258s] Atter site array init, number of instance map data is 0.
[01/21 12:59:03    258s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.283, MEM:1777.0M, EPOCH TIME: 1768980543.692924
[01/21 12:59:03    258s] 
[01/21 12:59:03    258s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 12:59:03    258s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.401, MEM:1777.0M, EPOCH TIME: 1768980543.757474
[01/21 12:59:03    258s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1777.0M, EPOCH TIME: 1768980543.757557
[01/21 12:59:03    258s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1777.0M, EPOCH TIME: 1768980543.757628
[01/21 12:59:03    258s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1777.0MB).
[01/21 12:59:03    258s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:1.325, MEM:1777.0M, EPOCH TIME: 1768980543.784309
[01/21 12:59:03    258s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.040, REAL:1.334, MEM:1777.0M, EPOCH TIME: 1768980543.784372
[01/21 12:59:03    258s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1777.0M, EPOCH TIME: 1768980543.794632
[01/21 12:59:03    258s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1777.0M, EPOCH TIME: 1768980543.794795
[01/21 12:59:03    258s] Minimum row-size in sites for endcap insertion = 33.
[01/21 12:59:03    258s] Minimum number of sites for row blockage       = 1.
[01/21 12:59:03    258s] Inserted 46 pre-endcap <FILL16> cells (prefix ENDCAP).
[01/21 12:59:03    258s] Inserted 46 post-endcap <FILL16> cells (prefix ENDCAP).
[01/21 12:59:03    258s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1777.0M, EPOCH TIME: 1768980543.959350
[01/21 12:59:03    258s] For 92 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.032, MEM:1777.0M, EPOCH TIME: 1768980543.991198
[01/21 12:59:03    258s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1777.0M, EPOCH TIME: 1768980543.991272
[01/21 12:59:03    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:92).
[01/21 12:59:03    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:59:04    258s] All LLGs are deleted
[01/21 12:59:04    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:59:04    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:59:04    258s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1777.0M, EPOCH TIME: 1768980544.014782
[01/21 12:59:04    258s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1776.9M, EPOCH TIME: 1768980544.015248
[01/21 12:59:04    258s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.036, MEM:1772.9M, EPOCH TIME: 1768980544.027059
[01/21 12:59:17    258s] <CMD> addWellTap -cell TIEHI -cellInterval 30 -prefix WELLTAP
[01/21 12:59:17    258s] **WARN: (IMPSP-9003):	Cell <'TIEHI'>'s may not be a physical ONLY cell - has signal pins
[01/21 12:59:17    258s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1777.0M, EPOCH TIME: 1768980557.640886
[01/21 12:59:17    258s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1777.0M, EPOCH TIME: 1768980557.641005
[01/21 12:59:17    258s] Processing tracks to init pin-track alignment.
[01/21 12:59:17    258s] z: 2, totalTracks: 1
[01/21 12:59:17    258s] z: 4, totalTracks: 1
[01/21 12:59:17    258s] z: 6, totalTracks: 1
[01/21 12:59:17    258s] z: 8, totalTracks: 1
[01/21 12:59:17    258s] #spOpts: VtWidth minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 12:59:17    258s] All LLGs are deleted
[01/21 12:59:17    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:59:17    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:59:17    258s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1777.0M, EPOCH TIME: 1768980557.644334
[01/21 12:59:17    258s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1777.0M, EPOCH TIME: 1768980557.644761
[01/21 12:59:17    258s] # Building simple_alu llgBox search-tree.
[01/21 12:59:17    258s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1777.0M, EPOCH TIME: 1768980557.644846
[01/21 12:59:17    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:59:17    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:59:17    258s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1777.0M, EPOCH TIME: 1768980557.646114
[01/21 12:59:17    258s] Max number of tech site patterns supported in site array is 256.
[01/21 12:59:17    258s] Core basic site is CoreSite
[01/21 12:59:17    258s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 12:59:17    258s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1777.0M, EPOCH TIME: 1768980557.672241
[01/21 12:59:17    258s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 12:59:17    258s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/21 12:59:17    258s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1777.0M, EPOCH TIME: 1768980557.672383
[01/21 12:59:17    258s] SiteArray: non-trimmed site array dimensions = 46 x 400
[01/21 12:59:17    258s] SiteArray: use 118,784 bytes
[01/21 12:59:17    258s] SiteArray: current memory after site array memory allocation 1777.1M
[01/21 12:59:17    258s] SiteArray: FP blocked sites are writable
[01/21 12:59:17    258s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 12:59:17    258s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1777.1M, EPOCH TIME: 1768980557.673266
[01/21 12:59:17    258s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1777.1M, EPOCH TIME: 1768980557.673322
[01/21 12:59:17    258s] SiteArray: number of non floorplan blocked sites for llg default is 18400
[01/21 12:59:17    258s] Atter site array init, number of instance map data is 0.
[01/21 12:59:17    258s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.029, MEM:1777.1M, EPOCH TIME: 1768980557.674674
[01/21 12:59:17    258s] 
[01/21 12:59:17    258s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 12:59:17    258s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.030, MEM:1777.1M, EPOCH TIME: 1768980557.675122
[01/21 12:59:17    258s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1777.1M, EPOCH TIME: 1768980557.675181
[01/21 12:59:17    258s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1777.1M, EPOCH TIME: 1768980557.675229
[01/21 12:59:17    258s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1777.1MB).
[01/21 12:59:17    258s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.034, MEM:1777.1M, EPOCH TIME: 1768980557.675357
[01/21 12:59:17    258s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.040, REAL:0.035, MEM:1777.1M, EPOCH TIME: 1768980557.675400
[01/21 12:59:17    258s] For 184 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1777.1M, EPOCH TIME: 1768980557.781134
[01/21 12:59:17    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 12:59:17    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:59:17    258s] All LLGs are deleted
[01/21 12:59:17    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:59:17    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 12:59:17    258s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1777.1M, EPOCH TIME: 1768980557.782515
[01/21 12:59:17    258s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1777.0M, EPOCH TIME: 1768980557.782922
[01/21 12:59:17    258s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.003, MEM:1773.0M, EPOCH TIME: 1768980557.784322
[01/21 12:59:17    258s] Inserted 184 well-taps <TIEHI> cells (prefix WELLTAP).
[01/21 12:59:25    259s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[01/21 12:59:25    259s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[01/21 12:59:25    259s] <CMD> globalNetConnect VDD -type tiehi -inst *
[01/21 12:59:25    259s] <CMD> globalNetConnect VSS -type tielo -inst *
[01/21 12:59:39    259s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/21 12:59:39    259s] The ring targets are set to core/block ring wires.
[01/21 12:59:39    259s] addRing command will consider rows while creating rings.
[01/21 12:59:39    259s] addRing command will disallow rings to go over rows.
[01/21 12:59:39    259s] addRing command will ignore shorts while creating rings.
[01/21 12:59:39    259s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M11 bottom M11 left M10 right M10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/21 12:59:39    259s] 
[01/21 12:59:39    259s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1777.1M)
[01/21 12:59:39    259s] Ring generation is complete.
[01/21 12:59:39    259s] vias are now being generated.
[01/21 12:59:39    259s] addRing created 8 wires.
[01/21 12:59:39    259s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/21 12:59:39    259s] +--------+----------------+----------------+
[01/21 12:59:39    259s] |  Layer |     Created    |     Deleted    |
[01/21 12:59:39    259s] +--------+----------------+----------------+
[01/21 12:59:39    259s] |   M10  |        4       |       NA       |
[01/21 12:59:39    259s] |  Via10 |        8       |        0       |
[01/21 12:59:39    259s] |   M11  |        4       |       NA       |
[01/21 12:59:39    259s] +--------+----------------+----------------+
[01/21 12:59:58    260s] <CMD> set sprCreateIeRingOffset 1.0
[01/21 12:59:58    260s] <CMD> set sprCreateIeRingThreshold 1.0
[01/21 12:59:58    260s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/21 12:59:58    260s] <CMD> set sprCreateIeRingLayers {}
[01/21 12:59:58    260s] <CMD> set sprCreateIeRingOffset 1.0
[01/21 12:59:58    260s] <CMD> set sprCreateIeRingThreshold 1.0
[01/21 12:59:58    260s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/21 12:59:58    260s] <CMD> set sprCreateIeRingLayers {}
[01/21 12:59:58    260s] <CMD> set sprCreateIeStripeWidth 10.0
[01/21 12:59:58    260s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/21 12:59:58    260s] <CMD> set sprCreateIeStripeWidth 10.0
[01/21 12:59:58    260s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/21 12:59:58    260s] <CMD> set sprCreateIeRingOffset 1.0
[01/21 12:59:58    260s] <CMD> set sprCreateIeRingThreshold 1.0
[01/21 12:59:58    260s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/21 12:59:58    260s] <CMD> set sprCreateIeRingLayers {}
[01/21 12:59:58    260s] <CMD> set sprCreateIeStripeWidth 10.0
[01/21 12:59:58    260s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/21 13:00:19    261s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/21 13:00:19    261s] addStripe will allow jog to connect padcore ring and block ring.
[01/21 13:00:19    261s] 
[01/21 13:00:19    261s] Stripes will stop at the boundary of the specified area.
[01/21 13:00:19    261s] When breaking rings, the power planner will consider the existence of blocks.
[01/21 13:00:19    261s] Stripes will not extend to closest target.
[01/21 13:00:19    261s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/21 13:00:19    261s] Stripes will not be created over regions without power planning wires.
[01/21 13:00:19    261s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/21 13:00:19    261s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/21 13:00:19    261s] Offset for stripe breaking is set to 0.
[01/21 13:00:19    261s] <CMD> addStripe -nets {VDD VSS} -layer M10 -direction vertical -width 1.8 -spacing 0.45 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/21 13:00:19    261s] 
[01/21 13:00:19    261s] Initialize fgc environment(mem: 1787.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1787.7M)
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_1' instance was increased to (10.000000 10.000000) (13.200000 11.770000) because the VSS pin (10.000000 11.650000) (13.200000 11.770000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_1' instance was increased to (10.000000 9.940000) (13.200000 11.770000) because the VDD pin (10.000000 9.940000) (13.200000 10.060000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_2' instance was increased to (86.800003 10.000000) (90.000000 11.770000) because the VSS pin (86.800003 11.650000) (90.000000 11.770000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_2' instance was increased to (86.800003 9.940000) (90.000000 11.770000) because the VDD pin (86.800003 9.940000) (90.000000 10.060000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_3' instance was increased to (10.000000 11.650000) (13.200000 13.420000) because the VSS pin (10.000000 11.650000) (13.200000 11.770000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_3' instance was increased to (10.000000 11.650000) (13.200000 13.480000) because the VDD pin (10.000000 13.360000) (13.200000 13.480000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_4' instance was increased to (86.800003 11.650000) (90.000000 13.420000) because the VSS pin (86.800003 11.650000) (90.000000 11.770000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_4' instance was increased to (86.800003 11.650000) (90.000000 13.480000) because the VDD pin (86.800003 13.360000) (90.000000 13.480000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_5' instance was increased to (10.000000 13.420000) (13.200000 15.190000) because the VSS pin (10.000000 15.070000) (13.200000 15.190000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_5' instance was increased to (10.000000 13.360000) (13.200000 15.190000) because the VDD pin (10.000000 13.360000) (13.200000 13.480000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_6' instance was increased to (86.800003 13.420000) (90.000000 15.190000) because the VSS pin (86.800003 15.070000) (90.000000 15.190000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_6' instance was increased to (86.800003 13.360000) (90.000000 15.190000) because the VDD pin (86.800003 13.360000) (90.000000 13.480000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_7' instance was increased to (10.000000 15.070000) (13.200000 16.840000) because the VSS pin (10.000000 15.070000) (13.200000 15.190000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_7' instance was increased to (10.000000 15.070000) (13.200000 16.900000) because the VDD pin (10.000000 16.780001) (13.200000 16.900000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_8' instance was increased to (86.800003 15.070000) (90.000000 16.840000) because the VSS pin (86.800003 15.070000) (90.000000 15.190000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_8' instance was increased to (86.800003 15.070000) (90.000000 16.900000) because the VDD pin (86.800003 16.780001) (90.000000 16.900000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_9' instance was increased to (10.000000 16.840000) (13.200000 18.610001) because the VSS pin (10.000000 18.490000) (13.200000 18.610001) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_9' instance was increased to (10.000000 16.780001) (13.200000 18.610001) because the VDD pin (10.000000 16.780001) (13.200000 16.900000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_10' instance was increased to (86.800003 16.840000) (90.000000 18.610001) because the VSS pin (86.800003 18.490000) (90.000000 18.610001) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (IMPPP-133):	The block boundary of the 'ENDCAP_10' instance was increased to (86.800003 16.780001) (90.000000 18.610001) because the VDD pin (86.800003 16.780001) (90.000000 16.900000) on layer M1 was outside the original block boundary.
[01/21 13:00:19    261s] Type 'man IMPPP-133' for more detail.
[01/21 13:00:19    261s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[01/21 13:00:19    261s] To increase the message display limit, refer to the product command reference manual.
[01/21 13:00:19    261s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1787.7M)
[01/21 13:00:19    261s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1787.7M)
[01/21 13:00:19    261s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1787.7M)
[01/21 13:00:19    261s] Starting stripe generation ...
[01/21 13:00:19    261s] Non-Default Mode Option Settings :
[01/21 13:00:19    261s]   NONE
[01/21 13:00:19    261s] Stripe generation is complete.
[01/21 13:00:19    261s] vias are now being generated.
[01/21 13:00:19    261s] addStripe created 2 wires.
[01/21 13:00:19    261s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[01/21 13:00:19    261s] +--------+----------------+----------------+
[01/21 13:00:19    261s] |  Layer |     Created    |     Deleted    |
[01/21 13:00:19    261s] +--------+----------------+----------------+
[01/21 13:00:19    261s] |   M10  |        2       |       NA       |
[01/21 13:00:19    261s] |  Via10 |        4       |        0       |
[01/21 13:00:19    261s] +--------+----------------+----------------+
[01/21 13:01:51    266s] invalid command name "deleteStripe"
[01/21 13:02:38    269s] <CMD> editDelete -layer M10 -type Special
[01/21 14:02:12    450s] <CMD> editDelete -layer M11 -type Special
[01/21 14:02:22    451s] <CMD> checkPinAssignment
[01/21 14:02:22    451s] #% Begin checkPinAssignment (date=01/21 14:02:22, mem=1148.8M)
[01/21 14:02:23    451s] Checking pins of top cell simple_alu ... completed
[01/21 14:02:23    451s] 
[01/21 14:02:23    451s] ============================================================================================================================
[01/21 14:02:23    451s]                                                  checkPinAssignment Summary
[01/21 14:02:23    451s] ============================================================================================================================
[01/21 14:02:23    451s] Partition    | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[01/21 14:02:23    451s] ============================================================================================================================
[01/21 14:02:23    451s] simple_alu   |     0 |    100 |    100 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/21 14:02:23    451s] ============================================================================================================================
[01/21 14:02:23    451s] TOTAL        |     0 |    100 |    100 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/21 14:02:23    451s] ============================================================================================================================
[01/21 14:02:23    451s] #% End checkPinAssignment (date=01/21 14:02:23, total cpu=0:00:00.0, real=0:00:01.0, peak res=1151.6M, current mem=1151.6M)
[01/21 14:02:45    452s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/21 14:02:45    452s] The ring targets are set to core/block ring wires.
[01/21 14:02:45    452s] addRing command will consider rows while creating rings.
[01/21 14:02:45    452s] addRing command will disallow rings to go over rows.
[01/21 14:02:45    452s] addRing command will ignore shorts while creating rings.
[01/21 14:02:45    452s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M11 bottom M11 left M10 right M10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/21 14:02:45    452s] 
[01/21 14:02:45    452s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1787.8M)
[01/21 14:02:45    452s] Ring generation is complete.
[01/21 14:02:45    452s] vias are now being generated.
[01/21 14:02:45    452s] addRing created 8 wires.
[01/21 14:02:45    452s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/21 14:02:45    452s] +--------+----------------+----------------+
[01/21 14:02:45    452s] |  Layer |     Created    |     Deleted    |
[01/21 14:02:45    452s] +--------+----------------+----------------+
[01/21 14:02:45    452s] |   M10  |        4       |       NA       |
[01/21 14:02:45    452s] |  Via10 |        8       |        0       |
[01/21 14:02:45    452s] |   M11  |        4       |       NA       |
[01/21 14:02:45    452s] +--------+----------------+----------------+
[01/21 14:02:55    452s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/21 14:02:55    452s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) M11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) M11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) M11(11) }
[01/21 14:02:55    452s] *** Begin SPECIAL ROUTE on Wed Jan 21 14:02:55 2026 ***
[01/21 14:02:55    452s] SPECIAL ROUTE ran on directory: /home/shadab/shadab/innovus_flow/ALU
[01/21 14:02:55    452s] SPECIAL ROUTE ran on machine: ra01 (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 4.00Ghz)
[01/21 14:02:55    452s] 
[01/21 14:02:55    452s] Begin option processing ...
[01/21 14:02:55    452s] srouteConnectPowerBump set to false
[01/21 14:02:55    452s] routeSelectNet set to "VDD VSS"
[01/21 14:02:55    452s] routeSpecial set to true
[01/21 14:02:55    452s] srouteBlockPin set to "useLef"
[01/21 14:02:55    452s] srouteBottomLayerLimit set to 1
[01/21 14:02:55    452s] srouteBottomTargetLayerLimit set to 1
[01/21 14:02:55    452s] srouteConnectConverterPin set to false
[01/21 14:02:55    452s] srouteCrossoverViaBottomLayer set to 1
[01/21 14:02:55    452s] srouteCrossoverViaTopLayer set to 11
[01/21 14:02:55    452s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/21 14:02:55    452s] srouteFollowCorePinEnd set to 3
[01/21 14:02:55    452s] srouteJogControl set to "preferWithChanges differentLayer"
[01/21 14:02:55    452s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/21 14:02:55    452s] sroutePadPinAllPorts set to true
[01/21 14:02:55    452s] sroutePreserveExistingRoutes set to true
[01/21 14:02:55    452s] srouteRoutePowerBarPortOnBothDir set to true
[01/21 14:02:55    452s] srouteStopBlockPin set to "nearestTarget"
[01/21 14:02:55    452s] srouteTopLayerLimit set to 11
[01/21 14:02:55    452s] srouteTopTargetLayerLimit set to 11
[01/21 14:02:55    452s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3225.00 megs.
[01/21 14:02:55    452s] 
[01/21 14:02:56    452s] Reading DB technology information...
[01/21 14:02:56    453s] Finished reading DB technology information.
[01/21 14:02:56    453s] Reading floorplan and netlist information...
[01/21 14:02:56    453s] Finished reading floorplan and netlist information.
[01/21 14:02:56    453s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/21 14:02:56    453s] Read in 23 layers, 11 routing layers, 1 overlap layer
[01/21 14:02:56    453s] Read in 2 nondefault rules, 0 used
[01/21 14:02:56    453s] Read in 487 macros, 23 used
[01/21 14:02:56    453s] Read in 297 components
[01/21 14:02:56    453s]   297 core components: 21 unplaced, 0 placed, 276 fixed
[01/21 14:02:56    453s] Read in 100 physical pins
[01/21 14:02:56    453s]   100 physical pins: 0 unplaced, 100 placed, 0 fixed
[01/21 14:02:56    453s] Read in 100 nets
[01/21 14:02:56    453s] Read in 2 special nets, 2 routed
[01/21 14:02:56    453s] Read in 694 terminals
[01/21 14:02:56    453s] 2 nets selected.
[01/21 14:02:56    453s] 
[01/21 14:02:56    453s] Begin power routing ...
[01/21 14:02:56    453s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/21 14:02:56    453s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/21 14:02:56    453s] Type 'man IMPSR-1256' for more detail.
[01/21 14:02:56    453s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/21 14:02:56    453s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/21 14:02:56    453s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/21 14:02:56    453s] Type 'man IMPSR-1256' for more detail.
[01/21 14:02:56    453s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/21 14:02:56    453s] CPU time for VDD FollowPin 0 seconds
[01/21 14:02:56    453s] CPU time for VSS FollowPin 0 seconds
[01/21 14:02:57    453s]   Number of IO ports routed: 0
[01/21 14:02:57    453s]   Number of Block ports routed: 0
[01/21 14:02:57    453s]   Number of Stripe ports routed: 0
[01/21 14:02:57    453s]   Number of Core ports routed: 94
[01/21 14:02:57    453s]   Number of Pad ports routed: 0
[01/21 14:02:57    453s]   Number of Power Bump ports routed: 0
[01/21 14:02:57    453s]   Number of Followpin connections: 47
[01/21 14:02:57    453s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3233.00 megs.
[01/21 14:02:57    453s] 
[01/21 14:02:57    453s] 
[01/21 14:02:57    453s] 
[01/21 14:02:57    453s]  Begin updating DB with routing results ...
[01/21 14:02:57    453s]  Updating DB with 100 io pins ...
[01/21 14:02:57    453s]  Updating DB with 0 via definition ...
[01/21 14:02:57    453s] sroute created 141 wires.
[01/21 14:02:57    453s] ViaGen created 846 vias, deleted 0 via to avoid violation.
[01/21 14:02:57    453s] +--------+----------------+----------------+
[01/21 14:02:57    453s] |  Layer |     Created    |     Deleted    |
[01/21 14:02:57    453s] +--------+----------------+----------------+
[01/21 14:02:57    453s] |   M1   |       141      |       NA       |
[01/21 14:02:57    453s] |  Via1  |       94       |        0       |
[01/21 14:02:57    453s] |  Via2  |       94       |        0       |
[01/21 14:02:57    453s] |  Via3  |       94       |        0       |
[01/21 14:02:57    453s] |  Via4  |       94       |        0       |
[01/21 14:02:57    453s] |  Via5  |       94       |        0       |
[01/21 14:02:57    453s] |  Via6  |       94       |        0       |
[01/21 14:02:57    453s] |  Via7  |       94       |        0       |
[01/21 14:02:57    453s] |  Via8  |       94       |        0       |
[01/21 14:02:57    453s] |  Via9  |       94       |        0       |
[01/21 14:02:57    453s] +--------+----------------+----------------+
[01/21 14:03:31    454s] <CMD> place_opt_design
[01/21 14:03:31    454s] **INFO: User settings:
[01/21 14:03:31    454s] setExtractRCMode -engine                                         preRoute
[01/21 14:03:31    454s] setDelayCalMode -engine                                          aae
[01/21 14:03:31    454s] setDelayCalMode -ignoreNetLoad                                   false
[01/21 14:03:31    454s] setPlaceMode -autoEnableFGCUnder10nm                             false
[01/21 14:03:31    454s] setPlaceMode -autoEnableFGCUnder16nm                             false
[01/21 14:03:31    454s] setPlaceMode -clusterFix                                         true
[01/21 14:03:31    454s] setPlaceMode -exp_gigaplace_padding_adjustments_for_adv_nodes    true
[01/21 14:03:31    454s] setPlaceMode -exp_slack_driven                                   true
[01/21 14:03:31    454s] setPlaceMode -expAdvPinAccess                                    false
[01/21 14:03:31    454s] setPlaceMode -expAutoPinAccessLayer                              false
[01/21 14:03:31    454s] setPlaceMode -expHiddenFastMode                                  1
[01/21 14:03:31    454s] setPlaceMode -expPaddingMinPadRatio                              1.1
[01/21 14:03:31    454s] setPlaceMode -expTrimOptBeforeTDGP                               false
[01/21 14:03:31    454s] setPlaceMode -ignoreLowEffortPathGroups                          false
[01/21 14:03:31    454s] setPlaceMode -IOSlackAdjust                                      false
[01/21 14:03:31    454s] setPlaceMode -ipReuseSKPTG                                       true
[01/21 14:03:31    454s] setPlaceMode -ipTimingEffortLow                                  false
[01/21 14:03:31    454s] setPlaceMode -NMPfixAreaCalcBug                                  1
[01/21 14:03:31    454s] setPlaceMode -place_detail_color_aware_legal                     false
[01/21 14:03:31    454s] setPlaceMode -place_detail_drc_check_short_only                  true
[01/21 14:03:31    454s] setPlaceMode -place_global_exp_adjust_low_bound                  -8
[01/21 14:03:31    454s] setPlaceMode -place_global_exp_skp_adjust_scale_mode             2
[01/21 14:03:31    454s] setPlaceMode -place_global_exp_skp_adjust_scale_start_iteration  0
[01/21 14:03:31    454s] setPlaceMode -place_global_exp_skp_adjust_scale_threshold_down   -80
[01/21 14:03:31    454s] setPlaceMode -place_global_exp_skp_adjust_scale_threshold_up     0
[01/21 14:03:31    454s] setPlaceMode -place_global_exp_skp_support_aocv                  false
[01/21 14:03:31    454s] setPlaceMode -resetCombineRFLevel                                1000
[01/21 14:03:31    454s] setPlaceMode -RTCSpread                                          false
[01/21 14:03:31    454s] setPlaceMode -tdgp0DelayModeFix                                  true
[01/21 14:03:31    454s] setPlaceMode -tdgp_all_view_vsm                                  false
[01/21 14:03:31    454s] setPlaceMode -tdgp_basic_pg                                      true
[01/21 14:03:31    454s] setPlaceMode -tdgp_repeat_start_level                            0
[01/21 14:03:31    454s] setPlaceMode -tdgpForceSimplified                                true
[01/21 14:03:31    454s] setPlaceMode -tdgpInitIgnoreNetLoad                              false
[01/21 14:03:31    454s] setPlaceMode -tdgpPack                                           true
[01/21 14:03:31    454s] setPlaceMode -tdgpPackEndPoints                                  true
[01/21 14:03:31    454s] setPlaceMode -tdgpParallelArcMergeFix                            true
[01/21 14:03:31    454s] setPlaceMode -tdgpRealSlackByFastProp                            true
[01/21 14:03:31    454s] setPlaceMode -tdgpRestartFromSensPrecond                         false
[01/21 14:03:31    454s] setPlaceMode -tdgpScaleUp                                        31
[01/21 14:03:31    454s] setPlaceMode -tdgpSetEndPtSlew                                   false
[01/21 14:03:31    454s] setPlaceMode -tdgpShiftMode                                      2
[01/21 14:03:31    454s] setPlaceMode -tdgpSinglePinFixedNetWeight                        1.5
[01/21 14:03:31    454s] setPlaceMode -tdgpSlackKeepTop                                   0
[01/21 14:03:31    454s] setPlaceMode -tdgpSlackMarginCTEAdjust                           true
[01/21 14:03:31    454s] setPlaceMode -tdgpSlackMarginKeepPositiveSoftPhaseSlack          true
[01/21 14:03:31    454s] setPlaceMode -tdgpSlackMarginMode                                1
[01/21 14:03:31    454s] setPlaceMode -tdgpSlackMarginPercentage                          1
[01/21 14:03:31    454s] setPlaceMode -tdgpSlackMarginPreserve                            false
[01/21 14:03:31    454s] setPlaceMode -tdgpSlackMarginScaleAdjustPower                    0.5
[01/21 14:03:31    454s] setPlaceMode -tdgpViewPruning                                    true
[01/21 14:03:31    454s] setPlaceMode -timingDriven                                       true
[01/21 14:03:31    454s] setPlaceMode -trimView                                           allViews
[01/21 14:03:31    454s] setPlaceMode -usePreconditioning                                 true
[01/21 14:03:31    454s] setPlaceMode -VHFThreshold                                       2147483647
[01/21 14:03:31    454s] setAnalysisMode -analysisType                                    single
[01/21 14:03:31    454s] setAnalysisMode -checkType                                       setup
[01/21 14:03:31    454s] setAnalysisMode -clkSrcPath                                      false
[01/21 14:03:31    454s] setAnalysisMode -clockPropagation                                forcedIdeal
[01/21 14:03:31    454s] 
[01/21 14:03:32    454s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:07:34.9/1:47:40.9 (0.1), mem = 1792.2M
[01/21 14:03:32    454s] *** Starting GigaPlace ***
[01/21 14:03:32    454s] #optDebug: fT-E <X 2 3 1 0>
[01/21 14:03:32    454s] OPERPROF: Starting DPlace-Init at level 1, MEM:1792.2M, EPOCH TIME: 1768984412.317480
[01/21 14:03:32    454s] Processing tracks to init pin-track alignment.
[01/21 14:03:32    454s] z: 2, totalTracks: 1
[01/21 14:03:32    454s] z: 4, totalTracks: 1
[01/21 14:03:32    454s] z: 6, totalTracks: 1
[01/21 14:03:32    454s] z: 8, totalTracks: 1
[01/21 14:03:32    454s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:03:32    454s] All LLGs are deleted
[01/21 14:03:32    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:32    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:32    454s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1792.2M, EPOCH TIME: 1768984412.356298
[01/21 14:03:32    454s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1792.2M, EPOCH TIME: 1768984412.356729
[01/21 14:03:32    454s] # Building simple_alu llgBox search-tree.
[01/21 14:03:32    454s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1792.2M, EPOCH TIME: 1768984412.384485
[01/21 14:03:32    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:32    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:32    454s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1792.2M, EPOCH TIME: 1768984412.389232
[01/21 14:03:32    454s] Max number of tech site patterns supported in site array is 256.
[01/21 14:03:32    454s] Core basic site is CoreSite
[01/21 14:03:32    454s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:03:32    454s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1792.2M, EPOCH TIME: 1768984412.464730
[01/21 14:03:32    454s] After signature check, allow fast init is false, keep pre-filter is true.
[01/21 14:03:32    454s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/21 14:03:32    454s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1792.2M, EPOCH TIME: 1768984412.464980
[01/21 14:03:32    454s] SiteArray: non-trimmed site array dimensions = 46 x 400
[01/21 14:03:32    454s] SiteArray: use 118,784 bytes
[01/21 14:03:32    454s] SiteArray: current memory after site array memory allocation 1792.3M
[01/21 14:03:32    454s] SiteArray: FP blocked sites are writable
[01/21 14:03:32    454s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 14:03:32    454s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1792.3M, EPOCH TIME: 1768984412.465832
[01/21 14:03:32    454s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.008, MEM:1792.3M, EPOCH TIME: 1768984412.473474
[01/21 14:03:32    454s] SiteArray: number of non floorplan blocked sites for llg default is 18400
[01/21 14:03:32    454s] Atter site array init, number of instance map data is 0.
[01/21 14:03:32    454s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.086, MEM:1792.3M, EPOCH TIME: 1768984412.475176
[01/21 14:03:32    454s] 
[01/21 14:03:32    454s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:03:32    454s] OPERPROF:     Starting CMU at level 3, MEM:1792.3M, EPOCH TIME: 1768984412.499253
[01/21 14:03:32    454s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.015, MEM:1792.3M, EPOCH TIME: 1768984412.513939
[01/21 14:03:32    454s] 
[01/21 14:03:32    454s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 14:03:32    454s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.130, MEM:1792.3M, EPOCH TIME: 1768984412.514652
[01/21 14:03:32    454s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1792.3M, EPOCH TIME: 1768984412.514709
[01/21 14:03:32    454s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1792.3M, EPOCH TIME: 1768984412.514761
[01/21 14:03:32    454s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1792.3MB).
[01/21 14:03:32    454s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.209, MEM:1792.3M, EPOCH TIME: 1768984412.526800
[01/21 14:03:32    454s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1792.3M, EPOCH TIME: 1768984412.526894
[01/21 14:03:32    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 14:03:32    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:32    454s] All LLGs are deleted
[01/21 14:03:32    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:32    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:32    454s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1792.3M, EPOCH TIME: 1768984412.528369
[01/21 14:03:32    454s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1792.3M, EPOCH TIME: 1768984412.528811
[01/21 14:03:32    454s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:1788.3M, EPOCH TIME: 1768984412.531957
[01/21 14:03:32    454s] *** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:34.9/1:47:41.3 (0.1), mem = 1788.3M
[01/21 14:03:32    454s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/21 14:03:32    454s] no activity file in design. spp won't run.
[01/21 14:03:33    454s] #Start colorize_geometry on Wed Jan 21 14:03:33 2026
[01/21 14:03:33    454s] #
[01/21 14:03:33    454s] ### Time Record (colorize_geometry) is installed.
[01/21 14:03:33    454s] ### Time Record (Pre Callback) is installed.
[01/21 14:03:33    454s] ### Time Record (Pre Callback) is uninstalled.
[01/21 14:03:33    454s] ### Time Record (DB Import) is installed.
[01/21 14:03:33    454s] ### info: trigger incremental cell import ( 487 new cells ).
[01/21 14:03:33    454s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[01/21 14:03:33    454s] #No via in the lib
[01/21 14:03:33    455s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=173893858 placement=656596246 pin_access=1 inst_pattern=1
[01/21 14:03:33    455s] ### Time Record (DB Import) is uninstalled.
[01/21 14:03:33    455s] ### Time Record (DB Export) is installed.
[01/21 14:03:33    455s] ### export design design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=173893858 placement=656596246 pin_access=1 inst_pattern=1
[01/21 14:03:33    455s] ### Time Record (DB Export) is uninstalled.
[01/21 14:03:33    455s] ### Time Record (Post Callback) is installed.
[01/21 14:03:33    455s] ### Time Record (Post Callback) is uninstalled.
[01/21 14:03:33    455s] #
[01/21 14:03:33    455s] #colorize_geometry statistics:
[01/21 14:03:33    455s] #Cpu time = 00:00:00
[01/21 14:03:33    455s] #Elapsed time = 00:00:01
[01/21 14:03:33    455s] #Increased memory = 10.45 (MB)
[01/21 14:03:33    455s] #Total memory = 1169.29 (MB)
[01/21 14:03:33    455s] #Peak memory = 1330.96 (MB)
[01/21 14:03:33    455s] #Number of warnings = 0
[01/21 14:03:33    455s] #Total number of warnings = 0
[01/21 14:03:33    455s] #Number of fails = 0
[01/21 14:03:33    455s] #Total number of fails = 0
[01/21 14:03:33    455s] #Complete colorize_geometry on Wed Jan 21 14:03:33 2026
[01/21 14:03:33    455s] #
[01/21 14:03:33    455s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/21 14:03:33    455s] ### Time Record (colorize_geometry) is uninstalled.
[01/21 14:03:33    455s] ### 
[01/21 14:03:33    455s] ###   Scalability Statistics
[01/21 14:03:33    455s] ### 
[01/21 14:03:33    455s] ### ------------------------+----------------+----------------+----------------+
[01/21 14:03:33    455s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/21 14:03:33    455s] ### ------------------------+----------------+----------------+----------------+
[01/21 14:03:33    455s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/21 14:03:33    455s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/21 14:03:33    455s] ###   DB Import             |        00:00:00|        00:00:01|             1.0|
[01/21 14:03:33    455s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/21 14:03:33    455s] ###   Entire Command        |        00:00:00|        00:00:01|             0.3|
[01/21 14:03:33    455s] ### ------------------------+----------------+----------------+----------------+
[01/21 14:03:33    455s] ### 
[01/21 14:03:34    455s] ### Creating LA Mngr. totSessionCpu=0:07:35 mem=1798.3M
[01/21 14:03:34    455s] ### Creating LA Mngr, finished. totSessionCpu=0:07:35 mem=1798.3M
[01/21 14:03:34    455s] *** Start deleteBufferTree ***
[01/21 14:03:34    455s] Info: Detect buffers to remove automatically.
[01/21 14:03:34    455s] Analyzing netlist ...
[01/21 14:03:34    455s] Updating netlist
[01/21 14:03:34    455s] 
[01/21 14:03:34    455s] *summary: 0 instances (buffers/inverters) removed
[01/21 14:03:34    455s] *** Finish deleteBufferTree (0:00:00.1) ***
[01/21 14:03:34    455s] Info: 1 threads available for lower-level modules during optimization.
[01/21 14:03:35    455s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1811.8M, EPOCH TIME: 1768984415.001988
[01/21 14:03:35    455s] Deleted 0 physical inst  (cell - / prefix -).
[01/21 14:03:35    455s] Did not delete 276 physical insts as they were marked preplaced.
[01/21 14:03:35    455s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.006, MEM:1811.8M, EPOCH TIME: 1768984415.008187
[01/21 14:03:35    455s] INFO: #ExclusiveGroups=0
[01/21 14:03:35    455s] INFO: There are no Exclusive Groups.
[01/21 14:03:35    455s] No user-set net weight.
[01/21 14:03:35    455s] Net fanout histogram:
[01/21 14:03:35    455s] 2		: 174 (63.5%) nets
[01/21 14:03:35    455s] 3		: 32 (11.7%) nets
[01/21 14:03:35    455s] 4     -	14	: 64 (23.4%) nets
[01/21 14:03:35    455s] 15    -	39	: 4 (1.5%) nets
[01/21 14:03:35    455s] 40    -	79	: 0 (0.0%) nets
[01/21 14:03:35    455s] 80    -	159	: 0 (0.0%) nets
[01/21 14:03:35    455s] 160   -	319	: 0 (0.0%) nets
[01/21 14:03:35    455s] 320   -	639	: 0 (0.0%) nets
[01/21 14:03:35    455s] 640   -	1279	: 0 (0.0%) nets
[01/21 14:03:35    455s] 1280  -	2559	: 0 (0.0%) nets
[01/21 14:03:35    455s] 2560  -	5119	: 0 (0.0%) nets
[01/21 14:03:35    455s] 5120+		: 0 (0.0%) nets
[01/21 14:03:35    455s] no activity file in design. spp won't run.
[01/21 14:03:35    455s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/21 14:03:35    455s] Scan chains were not defined.
[01/21 14:03:35    455s] Processing tracks to init pin-track alignment.
[01/21 14:03:35    455s] z: 2, totalTracks: 1
[01/21 14:03:35    455s] z: 4, totalTracks: 1
[01/21 14:03:35    455s] z: 6, totalTracks: 1
[01/21 14:03:35    455s] z: 8, totalTracks: 1
[01/21 14:03:35    455s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:03:35    455s] All LLGs are deleted
[01/21 14:03:35    455s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:35    455s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:35    455s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1811.8M, EPOCH TIME: 1768984415.090348
[01/21 14:03:35    455s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1811.8M, EPOCH TIME: 1768984415.090783
[01/21 14:03:35    455s] #std cell=602 (276 fixed + 326 movable) #buf cell=0 #inv cell=54 #block=0 (0 floating + 0 preplaced)
[01/21 14:03:35    455s] #ioInst=0 #net=274 #term=836 #term/net=3.05, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=100
[01/21 14:03:35    455s] stdCell: 602 single + 0 double + 0 multi
[01/21 14:03:35    455s] Total standard cell length = 1.0753 (mm), area = 0.0018 (mm^2)
[01/21 14:03:35    455s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1811.8M, EPOCH TIME: 1768984415.092098
[01/21 14:03:35    455s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:35    455s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:35    455s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1811.8M, EPOCH TIME: 1768984415.093363
[01/21 14:03:35    455s] Max number of tech site patterns supported in site array is 256.
[01/21 14:03:35    455s] Core basic site is CoreSite
[01/21 14:03:35    455s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:03:35    455s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1811.8M, EPOCH TIME: 1768984415.119613
[01/21 14:03:35    455s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 14:03:35    455s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/21 14:03:35    455s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1811.8M, EPOCH TIME: 1768984415.119850
[01/21 14:03:35    455s] SiteArray: non-trimmed site array dimensions = 46 x 400
[01/21 14:03:35    455s] SiteArray: use 118,784 bytes
[01/21 14:03:35    455s] SiteArray: current memory after site array memory allocation 1811.8M
[01/21 14:03:35    455s] SiteArray: FP blocked sites are writable
[01/21 14:03:35    455s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 14:03:35    455s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1811.8M, EPOCH TIME: 1768984415.120725
[01/21 14:03:35    455s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1811.8M, EPOCH TIME: 1768984415.120806
[01/21 14:03:35    455s] SiteArray: number of non floorplan blocked sites for llg default is 18400
[01/21 14:03:35    455s] Atter site array init, number of instance map data is 0.
[01/21 14:03:35    455s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.029, MEM:1811.8M, EPOCH TIME: 1768984415.122182
[01/21 14:03:35    455s] 
[01/21 14:03:35    455s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:03:35    455s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:1811.8M, EPOCH TIME: 1768984415.122986
[01/21 14:03:35    455s] 
[01/21 14:03:35    455s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:03:35    455s] Average module density = 0.205.
[01/21 14:03:35    455s] Density for the design = 0.205.
[01/21 14:03:35    455s]        = stdcell_area 3352 sites (1147 um^2) / alloc_area 16376 sites (5601 um^2).
[01/21 14:03:35    455s] Pin Density = 0.04543.
[01/21 14:03:35    455s]             = total # of pins 836 / total area 18400.
[01/21 14:03:35    455s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1811.8M, EPOCH TIME: 1768984415.149678
[01/21 14:03:35    455s] Identified 150 spare or floating instances, with no clusters.
[01/21 14:03:35    455s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1811.8M, EPOCH TIME: 1768984415.149977
[01/21 14:03:35    455s] OPERPROF: Starting pre-place ADS at level 1, MEM:1811.8M, EPOCH TIME: 1768984415.158458
[01/21 14:03:35    455s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1811.8M, EPOCH TIME: 1768984415.166213
[01/21 14:03:35    455s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1811.8M, EPOCH TIME: 1768984415.166273
[01/21 14:03:35    455s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1811.8M, EPOCH TIME: 1768984415.166329
[01/21 14:03:35    455s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1811.8M, EPOCH TIME: 1768984415.166378
[01/21 14:03:35    455s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1811.8M, EPOCH TIME: 1768984415.166421
[01/21 14:03:35    455s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1811.8M, EPOCH TIME: 1768984415.166504
[01/21 14:03:35    455s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1811.8M, EPOCH TIME: 1768984415.166550
[01/21 14:03:35    455s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1811.8M, EPOCH TIME: 1768984415.166596
[01/21 14:03:35    455s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1811.8M, EPOCH TIME: 1768984415.166639
[01/21 14:03:35    455s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1811.8M, EPOCH TIME: 1768984415.166698
[01/21 14:03:35    455s] ADSU 0.205 -> 0.243. site 16376.000 -> 13779.200. GS 13.680
[01/21 14:03:35    455s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.009, MEM:1811.8M, EPOCH TIME: 1768984415.167217
[01/21 14:03:35    455s] OPERPROF: Starting spMPad at level 1, MEM:1800.8M, EPOCH TIME: 1768984415.168268
[01/21 14:03:35    455s] OPERPROF:   Starting spContextMPad at level 2, MEM:1800.8M, EPOCH TIME: 1768984415.168357
[01/21 14:03:35    455s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1800.8M, EPOCH TIME: 1768984415.168402
[01/21 14:03:35    455s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1800.8M, EPOCH TIME: 1768984415.168446
[01/21 14:03:35    455s] Initial padding reaches pin density 0.290 for top
[01/21 14:03:35    455s] InitPadU 0.243 -> 0.293 for top
[01/21 14:03:35    455s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1800.8M, EPOCH TIME: 1768984415.196643
[01/21 14:03:35    455s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1800.8M, EPOCH TIME: 1768984415.196879
[01/21 14:03:35    455s] === lastAutoLevel = 7 
[01/21 14:03:35    455s] OPERPROF: Starting spInitNetWt at level 1, MEM:1800.8M, EPOCH TIME: 1768984415.227117
[01/21 14:03:35    455s] no activity file in design. spp won't run.
[01/21 14:03:35    455s] [spp] 0
[01/21 14:03:35    455s] [adp] 0:1:1:3
[01/21 14:03:35    455s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.001, MEM:1800.8M, EPOCH TIME: 1768984415.227698
[01/21 14:03:35    455s] Clock gating cells determined by native netlist tracing.
[01/21 14:03:35    455s] no activity file in design. spp won't run.
[01/21 14:03:35    455s] no activity file in design. spp won't run.
[01/21 14:03:35    455s] OPERPROF: Starting npMain at level 1, MEM:1800.8M, EPOCH TIME: 1768984415.252714
[01/21 14:03:36    455s] OPERPROF:   Starting npPlace at level 2, MEM:1800.8M, EPOCH TIME: 1768984416.353244
[01/21 14:03:36    455s] Iteration  1: Total net bbox = 9.520e+03 (3.09e+03 6.43e+03)
[01/21 14:03:36    455s]               Est.  stn bbox = 1.001e+04 (3.22e+03 6.78e+03)
[01/21 14:03:36    455s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1800.8M
[01/21 14:03:36    455s] Iteration  2: Total net bbox = 9.520e+03 (3.09e+03 6.43e+03)
[01/21 14:03:36    455s]               Est.  stn bbox = 1.001e+04 (3.22e+03 6.78e+03)
[01/21 14:03:36    455s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1800.8M
[01/21 14:03:36    455s] OPERPROF:     Starting InitSKP at level 3, MEM:1800.8M, EPOCH TIME: 1768984416.400806
[01/21 14:03:37    455s] 
[01/21 14:03:37    455s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 14:03:37    455s] TLC MultiMap info (StdDelay):
[01/21 14:03:37    455s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.4ps
[01/21 14:03:37    455s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/21 14:03:37    455s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 6.6ps
[01/21 14:03:37    455s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 18.4ps
[01/21 14:03:37    455s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/21 14:03:37    455s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/21 14:03:37    455s]  Setting StdDelay to: 22.8ps
[01/21 14:03:37    455s] 
[01/21 14:03:37    455s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 14:03:37    455s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:01.0)***
[01/21 14:03:37    455s] OPERPROF:     Finished InitSKP at level 3, CPU:0.310, REAL:1.385, MEM:1822.9M, EPOCH TIME: 1768984417.786046
[01/21 14:03:37    455s] 
[01/21 14:03:37    455s] Active views After View pruning: 
[01/21 14:03:37    455s] view_wcl_slow
[01/21 14:03:38    455s] exp_mt_sequential is set from setPlaceMode option to 1
[01/21 14:03:38    455s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/21 14:03:38    455s] place_exp_mt_interval set to default 32
[01/21 14:03:38    455s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/21 14:03:38    455s] Iteration  3: Total net bbox = 3.963e+03 (2.74e+03 1.22e+03)
[01/21 14:03:38    455s]               Est.  stn bbox = 4.184e+03 (2.90e+03 1.29e+03)
[01/21 14:03:38    455s]               cpu = 0:00:00.4 real = 0:00:02.0 mem = 1808.9M
[01/21 14:03:38    455s] Iteration  4: Total net bbox = 5.671e+03 (2.85e+03 2.82e+03)
[01/21 14:03:38    455s]               Est.  stn bbox = 6.126e+03 (3.10e+03 3.03e+03)
[01/21 14:03:38    455s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1808.9M
[01/21 14:03:38    455s] Iteration  5: Total net bbox = 5.671e+03 (2.85e+03 2.82e+03)
[01/21 14:03:38    455s]               Est.  stn bbox = 6.126e+03 (3.10e+03 3.03e+03)
[01/21 14:03:38    455s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1808.9M
[01/21 14:03:38    455s] OPERPROF:   Finished npPlace at level 2, CPU:0.410, REAL:1.768, MEM:1808.9M, EPOCH TIME: 1768984418.120775
[01/21 14:03:38    455s] OPERPROF: Finished npMain at level 1, CPU:0.420, REAL:2.869, MEM:1808.9M, EPOCH TIME: 1768984418.121466
[01/21 14:03:38    455s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1808.9M, EPOCH TIME: 1768984418.133325
[01/21 14:03:38    455s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/21 14:03:38    455s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1808.9M, EPOCH TIME: 1768984418.133471
[01/21 14:03:38    455s] OPERPROF: Starting npMain at level 1, MEM:1808.9M, EPOCH TIME: 1768984418.137082
[01/21 14:03:38    455s] OPERPROF:   Starting npPlace at level 2, MEM:1808.9M, EPOCH TIME: 1768984418.147739
[01/21 14:03:38    455s] Iteration  6: Total net bbox = 6.602e+03 (2.90e+03 3.70e+03)
[01/21 14:03:38    455s]               Est.  stn bbox = 7.187e+03 (3.21e+03 3.97e+03)
[01/21 14:03:38    455s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1808.9M
[01/21 14:03:38    455s] OPERPROF:   Finished npPlace at level 2, CPU:0.140, REAL:0.136, MEM:1808.9M, EPOCH TIME: 1768984418.284059
[01/21 14:03:38    455s] OPERPROF: Finished npMain at level 1, CPU:0.140, REAL:0.149, MEM:1808.9M, EPOCH TIME: 1768984418.286175
[01/21 14:03:38    455s] Legalizing MH Cells... 0 / 0 (level 4)
[01/21 14:03:38    455s] No instances found in the vector
[01/21 14:03:38    455s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1808.9M, DRC: 0)
[01/21 14:03:38    455s] 0 (out of 0) MH cells were successfully legalized.
[01/21 14:03:38    455s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1808.9M, EPOCH TIME: 1768984418.298899
[01/21 14:03:38    455s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/21 14:03:38    455s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1808.9M, EPOCH TIME: 1768984418.299004
[01/21 14:03:38    455s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1808.9M, EPOCH TIME: 1768984418.299057
[01/21 14:03:38    455s] Starting Early Global Route rough congestion estimation: mem = 1808.9M
[01/21 14:03:38    455s] (I)      ==================== Layers =====================
[01/21 14:03:38    455s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:03:38    455s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 14:03:38    455s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:03:38    455s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 14:03:38    455s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[01/21 14:03:38    455s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 14:03:38    455s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[01/21 14:03:38    455s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 14:03:38    455s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[01/21 14:03:38    455s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 14:03:38    455s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[01/21 14:03:38    455s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 14:03:38    455s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[01/21 14:03:38    455s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 14:03:38    455s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[01/21 14:03:38    455s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 14:03:38    455s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[01/21 14:03:38    455s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 14:03:38    455s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[01/21 14:03:38    455s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 14:03:38    455s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[01/21 14:03:38    455s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 14:03:38    455s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[01/21 14:03:38    455s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 14:03:38    455s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[01/21 14:03:38    455s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:03:38    455s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[01/21 14:03:38    455s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 14:03:38    455s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[01/21 14:03:38    455s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[01/21 14:03:38    455s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[01/21 14:03:38    455s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[01/21 14:03:38    455s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[01/21 14:03:38    455s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[01/21 14:03:38    455s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[01/21 14:03:38    455s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[01/21 14:03:38    455s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[01/21 14:03:38    455s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:03:38    455s] (I)      Started Import and model ( Curr Mem: 1808.91 MB )
[01/21 14:03:38    455s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:03:38    455s] (I)      == Non-default Options ==
[01/21 14:03:38    455s] (I)      Print mode                                         : 2
[01/21 14:03:38    455s] (I)      Stop if highly congested                           : false
[01/21 14:03:38    455s] (I)      Maximum routing layer                              : 11
[01/21 14:03:38    455s] (I)      Assign partition pins                              : false
[01/21 14:03:38    455s] (I)      Support large GCell                                : true
[01/21 14:03:38    455s] (I)      Number of threads                                  : 1
[01/21 14:03:38    455s] (I)      Number of rows per GCell                           : 3
[01/21 14:03:38    455s] (I)      Max num rows per GCell                             : 32
[01/21 14:03:38    455s] (I)      Method to set GCell size                           : row
[01/21 14:03:38    455s] (I)      Counted 1003 PG shapes. We will not process PG shapes layer by layer.
[01/21 14:03:38    455s] (I)      Use row-based GCell size
[01/21 14:03:38    455s] (I)      Use row-based GCell align
[01/21 14:03:38    455s] (I)      layer 0 area = 80000
[01/21 14:03:38    455s] (I)      layer 1 area = 80000
[01/21 14:03:38    455s] (I)      layer 2 area = 80000
[01/21 14:03:38    455s] (I)      layer 3 area = 80000
[01/21 14:03:38    455s] (I)      layer 4 area = 80000
[01/21 14:03:38    455s] (I)      layer 5 area = 80000
[01/21 14:03:38    455s] (I)      layer 6 area = 80000
[01/21 14:03:38    455s] (I)      layer 7 area = 80000
[01/21 14:03:38    455s] (I)      layer 8 area = 80000
[01/21 14:03:38    455s] (I)      layer 9 area = 400000
[01/21 14:03:38    455s] (I)      layer 10 area = 400000
[01/21 14:03:38    455s] (I)      GCell unit size   : 3420
[01/21 14:03:38    455s] (I)      GCell multiplier  : 3
[01/21 14:03:38    455s] (I)      GCell row height  : 3420
[01/21 14:03:38    455s] (I)      Actual row height : 3420
[01/21 14:03:38    455s] (I)      GCell align ref   : 20000 20000
[01/21 14:03:38    455s] [NR-eGR] Track table information for default rule: 
[01/21 14:03:38    455s] [NR-eGR] M1 has single uniform track structure
[01/21 14:03:38    455s] [NR-eGR] M2 has single uniform track structure
[01/21 14:03:38    455s] [NR-eGR] M3 has single uniform track structure
[01/21 14:03:38    455s] [NR-eGR] M4 has single uniform track structure
[01/21 14:03:38    455s] [NR-eGR] M5 has single uniform track structure
[01/21 14:03:38    455s] [NR-eGR] M6 has single uniform track structure
[01/21 14:03:38    455s] [NR-eGR] M7 has single uniform track structure
[01/21 14:03:38    455s] [NR-eGR] M8 has single uniform track structure
[01/21 14:03:38    455s] [NR-eGR] M9 has single uniform track structure
[01/21 14:03:38    455s] [NR-eGR] M10 has single uniform track structure
[01/21 14:03:38    455s] [NR-eGR] M11 has single uniform track structure
[01/21 14:03:38    455s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:38    455s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:38    455s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:38    455s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:38    455s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:38    455s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:38    455s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:38    455s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:38    455s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:38    455s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:38    455s] [NR-eGR] No double-cut via on layer 1
[01/21 14:03:38    455s] [NR-eGR] No double-cut via on layer 2
[01/21 14:03:38    455s] [NR-eGR] No double-cut via on layer 3
[01/21 14:03:38    455s] [NR-eGR] No double-cut via on layer 4
[01/21 14:03:38    455s] [NR-eGR] No double-cut via on layer 5
[01/21 14:03:38    455s] [NR-eGR] No double-cut via on layer 6
[01/21 14:03:38    455s] [NR-eGR] No double-cut via on layer 7
[01/21 14:03:38    455s] [NR-eGR] No double-cut via on layer 8
[01/21 14:03:38    455s] [NR-eGR] No double-cut via on layer 9
[01/21 14:03:38    455s] [NR-eGR] No double-cut via on layer 10
[01/21 14:03:38    455s] (I)      =============== Default via ===============
[01/21 14:03:38    455s] (I)      +----+------------------+-----------------+
[01/21 14:03:38    455s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[01/21 14:03:38    455s] (I)      +----+------------------+-----------------+
[01/21 14:03:38    455s] (I)      |  1 |                  |                 |
[01/21 14:03:38    455s] (I)      |  2 |                  |                 |
[01/21 14:03:38    455s] (I)      |  3 |                  |                 |
[01/21 14:03:38    455s] (I)      |  4 |                  |                 |
[01/21 14:03:38    455s] (I)      |  5 |                  |                 |
[01/21 14:03:38    455s] (I)      |  6 |                  |                 |
[01/21 14:03:38    455s] (I)      |  7 |                  |                 |
[01/21 14:03:38    455s] (I)      |  8 |                  |                 |
[01/21 14:03:38    455s] (I)      |  9 |                  |                 |
[01/21 14:03:38    455s] (I)      | 10 |                  |                 |
[01/21 14:03:38    455s] (I)      +----+------------------+-----------------+
[01/21 14:03:38    455s] [NR-eGR] Read 1622 PG shapes
[01/21 14:03:38    455s] [NR-eGR] Read 0 clock shapes
[01/21 14:03:38    455s] [NR-eGR] Read 0 other shapes
[01/21 14:03:38    455s] [NR-eGR] #Routing Blockages  : 0
[01/21 14:03:38    455s] [NR-eGR] #Instance Blockages : 0
[01/21 14:03:38    455s] [NR-eGR] #PG Blockages       : 1622
[01/21 14:03:38    455s] [NR-eGR] #Halo Blockages     : 0
[01/21 14:03:38    455s] [NR-eGR] #Boundary Blockages : 0
[01/21 14:03:38    455s] [NR-eGR] #Clock Blockages    : 0
[01/21 14:03:38    455s] [NR-eGR] #Other Blockages    : 0
[01/21 14:03:38    455s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 14:03:38    455s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 14:03:38    455s] [NR-eGR] Read 274 nets ( ignored 0 )
[01/21 14:03:38    455s] (I)      early_global_route_priority property id does not exist.
[01/21 14:03:38    455s] (I)      Read Num Blocks=1622  Num Prerouted Wires=0  Num CS=0
[01/21 14:03:38    455s] (I)      Layer 1 (V) : #blockages 188 : #preroutes 0
[01/21 14:03:38    455s] (I)      Layer 2 (H) : #blockages 188 : #preroutes 0
[01/21 14:03:38    455s] (I)      Layer 3 (V) : #blockages 188 : #preroutes 0
[01/21 14:03:38    455s] (I)      Layer 4 (H) : #blockages 188 : #preroutes 0
[01/21 14:03:38    455s] (I)      Layer 5 (V) : #blockages 188 : #preroutes 0
[01/21 14:03:38    455s] (I)      Layer 6 (H) : #blockages 188 : #preroutes 0
[01/21 14:03:38    455s] (I)      Layer 7 (V) : #blockages 188 : #preroutes 0
[01/21 14:03:38    455s] (I)      Layer 8 (H) : #blockages 188 : #preroutes 0
[01/21 14:03:38    455s] (I)      Layer 9 (V) : #blockages 106 : #preroutes 0
[01/21 14:03:38    455s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[01/21 14:03:38    455s] (I)      Number of ignored nets                =      0
[01/21 14:03:38    455s] (I)      Number of connected nets              =      0
[01/21 14:03:38    455s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 14:03:38    455s] (I)      Number of clock nets                  =      0.  Ignored: No
[01/21 14:03:38    455s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 14:03:38    455s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 14:03:38    455s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 14:03:38    455s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 14:03:38    455s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 14:03:38    455s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 14:03:38    455s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 14:03:38    455s] (I)      Ndr track 0 does not exist
[01/21 14:03:38    455s] (I)      ---------------------Grid Graph Info--------------------
[01/21 14:03:38    455s] (I)      Routing area        : (0, 0) - (200000, 200000)
[01/21 14:03:38    455s] (I)      Core area           : (20000, 20000) - (180000, 180000)
[01/21 14:03:38    455s] (I)      Site width          :   400  (dbu)
[01/21 14:03:38    455s] (I)      Row height          :  3420  (dbu)
[01/21 14:03:38    455s] (I)      GCell row height    :  3420  (dbu)
[01/21 14:03:38    455s] (I)      GCell width         : 10260  (dbu)
[01/21 14:03:38    455s] (I)      GCell height        : 10260  (dbu)
[01/21 14:03:38    455s] (I)      Grid                :    20    20    11
[01/21 14:03:38    455s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 14:03:38    455s] (I)      Vertical capacity   :     0 10260     0 10260     0 10260     0 10260     0 10260     0
[01/21 14:03:38    455s] (I)      Horizontal capacity :     0     0 10260     0 10260     0 10260     0 10260     0 10260
[01/21 14:03:38    455s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 14:03:38    455s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 14:03:38    455s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 14:03:38    455s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[01/21 14:03:38    455s] (I)      First track coord   :   430   200   430   200   430   200   430   200   430  1200  1430
[01/21 14:03:38    455s] (I)      Num tracks per GCell: 42.75 25.65 25.65 25.65 25.65 25.65 25.65 25.65 12.82 10.26 10.26
[01/21 14:03:38    455s] (I)      Total num of tracks :   526   500   499   500   499   500   499   500   250   199   199
[01/21 14:03:38    455s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 14:03:38    455s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 14:03:38    455s] (I)      --------------------------------------------------------
[01/21 14:03:38    455s] 
[01/21 14:03:38    455s] [NR-eGR] ============ Routing rule table ============
[01/21 14:03:38    455s] [NR-eGR] Rule id: 0  Nets: 274
[01/21 14:03:38    455s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 14:03:38    455s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/21 14:03:38    455s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[01/21 14:03:38    455s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[01/21 14:03:38    455s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[01/21 14:03:38    455s] [NR-eGR] ========================================
[01/21 14:03:38    455s] [NR-eGR] 
[01/21 14:03:38    455s] (I)      =============== Blocked Tracks ===============
[01/21 14:03:38    455s] (I)      +-------+---------+----------+---------------+
[01/21 14:03:38    455s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 14:03:38    455s] (I)      +-------+---------+----------+---------------+
[01/21 14:03:38    455s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 14:03:38    455s] (I)      |     2 |   10000 |      726 |         7.26% |
[01/21 14:03:38    455s] (I)      |     3 |    9980 |      360 |         3.61% |
[01/21 14:03:38    455s] (I)      |     4 |   10000 |      726 |         7.26% |
[01/21 14:03:38    455s] (I)      |     5 |    9980 |      360 |         3.61% |
[01/21 14:03:38    455s] (I)      |     6 |   10000 |      726 |         7.26% |
[01/21 14:03:38    455s] (I)      |     7 |    9980 |      360 |         3.61% |
[01/21 14:03:38    455s] (I)      |     8 |   10000 |      726 |         7.26% |
[01/21 14:03:38    455s] (I)      |     9 |    5000 |      220 |         4.40% |
[01/21 14:03:38    455s] (I)      |    10 |    3980 |      380 |         9.55% |
[01/21 14:03:38    455s] (I)      |    11 |    3980 |      380 |         9.55% |
[01/21 14:03:38    455s] (I)      +-------+---------+----------+---------------+
[01/21 14:03:38    455s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.21 sec, Curr Mem: 1808.91 MB )
[01/21 14:03:38    455s] (I)      Reset routing kernel
[01/21 14:03:38    455s] (I)      numLocalWires=340  numGlobalNetBranches=94  numLocalNetBranches=76
[01/21 14:03:38    455s] (I)      totalPins=836  totalGlobalPin=590 (70.57%)
[01/21 14:03:38    455s] (I)      total 2D Cap : 80992 = (37866 H, 43126 V)
[01/21 14:03:38    455s] (I)      
[01/21 14:03:38    455s] (I)      ============  Phase 1a Route ============
[01/21 14:03:38    455s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/21 14:03:38    455s] (I)      Usage: 1421 = (628 H, 793 V) = (1.66% H, 1.84% V) = (3.222e+03um H, 4.068e+03um V)
[01/21 14:03:38    455s] (I)      
[01/21 14:03:38    455s] (I)      ============  Phase 1b Route ============
[01/21 14:03:38    455s] (I)      Usage: 1421 = (628 H, 793 V) = (1.66% H, 1.84% V) = (3.222e+03um H, 4.068e+03um V)
[01/21 14:03:38    455s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/21 14:03:38    455s] 
[01/21 14:03:38    455s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 14:03:38    455s] Finished Early Global Route rough congestion estimation: mem = 1808.9M
[01/21 14:03:38    455s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.381, MEM:1808.9M, EPOCH TIME: 1768984418.680218
[01/21 14:03:38    455s] earlyGlobalRoute rough estimation gcell size 3 row height
[01/21 14:03:38    455s] OPERPROF: Starting CDPad at level 1, MEM:1808.9M, EPOCH TIME: 1768984418.685362
[01/21 14:03:38    455s] CDPadU 0.293 -> 0.293. R=0.243, N=326, GS=5.130
[01/21 14:03:38    455s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.044, MEM:1808.9M, EPOCH TIME: 1768984418.729160
[01/21 14:03:38    455s] OPERPROF: Starting npMain at level 1, MEM:1808.9M, EPOCH TIME: 1768984418.729437
[01/21 14:03:38    455s] OPERPROF:   Starting npPlace at level 2, MEM:1808.9M, EPOCH TIME: 1768984418.731342
[01/21 14:03:38    455s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.015, MEM:1808.9M, EPOCH TIME: 1768984418.746760
[01/21 14:03:38    455s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.019, MEM:1808.9M, EPOCH TIME: 1768984418.748894
[01/21 14:03:38    455s] Global placement CDP skipped at cutLevel 7.
[01/21 14:03:38    455s] Iteration  7: Total net bbox = 6.713e+03 (3.01e+03 3.71e+03)
[01/21 14:03:38    455s]               Est.  stn bbox = 7.302e+03 (3.32e+03 3.98e+03)
[01/21 14:03:38    455s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1808.9M
[01/21 14:03:38    455s] Iteration  8: Total net bbox = 6.713e+03 (3.01e+03 3.71e+03)
[01/21 14:03:38    455s]               Est.  stn bbox = 7.302e+03 (3.32e+03 3.98e+03)
[01/21 14:03:38    455s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1808.9M
[01/21 14:03:38    455s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1808.9M, EPOCH TIME: 1768984418.750217
[01/21 14:03:38    455s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/21 14:03:38    455s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1808.9M, EPOCH TIME: 1768984418.750319
[01/21 14:03:38    455s] Legalizing MH Cells... 0 / 0 (level 7)
[01/21 14:03:38    455s] No instances found in the vector
[01/21 14:03:38    455s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1808.9M, DRC: 0)
[01/21 14:03:38    455s] 0 (out of 0) MH cells were successfully legalized.
[01/21 14:03:38    455s] OPERPROF: Starting npMain at level 1, MEM:1808.9M, EPOCH TIME: 1768984418.750466
[01/21 14:03:38    455s] OPERPROF:   Starting npPlace at level 2, MEM:1808.9M, EPOCH TIME: 1768984418.752036
[01/21 14:03:39    456s] GP RA stats: MHOnly 0 nrInst 326 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/21 14:03:39    456s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1811.9M, EPOCH TIME: 1768984419.225639
[01/21 14:03:39    456s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1811.9M, EPOCH TIME: 1768984419.225832
[01/21 14:03:39    456s] Iteration  9: Total net bbox = 6.988e+03 (2.97e+03 4.02e+03)
[01/21 14:03:39    456s]               Est.  stn bbox = 7.572e+03 (3.27e+03 4.30e+03)
[01/21 14:03:39    456s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1811.9M
[01/21 14:03:39    456s] OPERPROF:   Finished npPlace at level 2, CPU:0.330, REAL:0.474, MEM:1811.9M, EPOCH TIME: 1768984419.226180
[01/21 14:03:39    456s] OPERPROF: Finished npMain at level 1, CPU:0.330, REAL:0.478, MEM:1811.9M, EPOCH TIME: 1768984419.228395
[01/21 14:03:39    456s] Iteration 10: Total net bbox = 7.089e+03 (3.07e+03 4.02e+03)
[01/21 14:03:39    456s]               Est.  stn bbox = 7.677e+03 (3.38e+03 4.30e+03)
[01/21 14:03:39    456s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1811.9M
[01/21 14:03:39    456s] [adp] clock
[01/21 14:03:39    456s] [adp] weight, nr nets, wire length
[01/21 14:03:39    456s] [adp]      0        0  0.000000
[01/21 14:03:39    456s] [adp] data
[01/21 14:03:39    456s] [adp] weight, nr nets, wire length
[01/21 14:03:39    456s] [adp]      0      274  7088.837500
[01/21 14:03:39    456s] [adp] 0.000000|0.000000|0.000000
[01/21 14:03:39    456s] Iteration 11: Total net bbox = 7.089e+03 (3.07e+03 4.02e+03)
[01/21 14:03:39    456s]               Est.  stn bbox = 7.677e+03 (3.38e+03 4.30e+03)
[01/21 14:03:39    456s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1811.9M
[01/21 14:03:39    456s] Clear WL Bound Manager after Global Placement... 
[01/21 14:03:39    456s] Finished Global Placement (cpu=0:00:00.9, real=0:00:04.0, mem=1811.9M)
[01/21 14:03:39    456s] Keep Tdgp Graph and DB for later use
[01/21 14:03:39    456s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[01/21 14:03:39    456s] Saved padding area to DB
[01/21 14:03:39    456s] All LLGs are deleted
[01/21 14:03:39    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 14:03:39    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:39    456s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1811.9M, EPOCH TIME: 1768984419.250446
[01/21 14:03:39    456s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1811.9M, EPOCH TIME: 1768984419.250863
[01/21 14:03:39    456s] Solver runtime cpu: 0:00:00.5 real: 0:00:00.6
[01/21 14:03:39    456s] Core Placement runtime cpu: 0:00:00.9 real: 0:00:04.0
[01/21 14:03:39    456s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/21 14:03:39    456s] Type 'man IMPSP-9025' for more detail.
[01/21 14:03:39    456s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1811.9M, EPOCH TIME: 1768984419.271259
[01/21 14:03:39    456s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1811.9M, EPOCH TIME: 1768984419.271362
[01/21 14:03:39    456s] Processing tracks to init pin-track alignment.
[01/21 14:03:39    456s] z: 2, totalTracks: 1
[01/21 14:03:39    456s] z: 4, totalTracks: 1
[01/21 14:03:39    456s] z: 6, totalTracks: 1
[01/21 14:03:39    456s] z: 8, totalTracks: 1
[01/21 14:03:39    456s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:03:39    456s] All LLGs are deleted
[01/21 14:03:39    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:39    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:39    456s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1811.9M, EPOCH TIME: 1768984419.274912
[01/21 14:03:39    456s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1811.9M, EPOCH TIME: 1768984419.275320
[01/21 14:03:39    456s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1811.9M, EPOCH TIME: 1768984419.275500
[01/21 14:03:39    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:39    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:39    456s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1811.9M, EPOCH TIME: 1768984419.276764
[01/21 14:03:39    456s] Max number of tech site patterns supported in site array is 256.
[01/21 14:03:39    456s] Core basic site is CoreSite
[01/21 14:03:39    456s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:03:39    456s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1811.9M, EPOCH TIME: 1768984419.302779
[01/21 14:03:39    456s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 14:03:39    456s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 14:03:39    456s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1811.9M, EPOCH TIME: 1768984419.303034
[01/21 14:03:39    456s] Fast DP-INIT is on for default
[01/21 14:03:39    456s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 14:03:39    456s] Atter site array init, number of instance map data is 0.
[01/21 14:03:39    456s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.028, MEM:1811.9M, EPOCH TIME: 1768984419.304958
[01/21 14:03:39    456s] 
[01/21 14:03:39    456s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:03:39    456s] OPERPROF:       Starting CMU at level 4, MEM:1811.9M, EPOCH TIME: 1768984419.313807
[01/21 14:03:39    456s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.032, MEM:1817.0M, EPOCH TIME: 1768984419.345777
[01/21 14:03:39    456s] 
[01/21 14:03:39    456s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 14:03:39    456s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.070, MEM:1817.0M, EPOCH TIME: 1768984419.345961
[01/21 14:03:39    456s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1817.0M, EPOCH TIME: 1768984419.346009
[01/21 14:03:39    456s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1817.0M, EPOCH TIME: 1768984419.346059
[01/21 14:03:39    456s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1817.0MB).
[01/21 14:03:39    456s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.075, MEM:1817.0M, EPOCH TIME: 1768984419.346475
[01/21 14:03:39    456s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.075, MEM:1817.0M, EPOCH TIME: 1768984419.346531
[01/21 14:03:39    456s] TDRefine: refinePlace mode is spiral
[01/21 14:03:39    456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12129.1
[01/21 14:03:39    456s] OPERPROF: Starting RefinePlace at level 1, MEM:1817.0M, EPOCH TIME: 1768984419.371620
[01/21 14:03:39    456s] *** Starting refinePlace (0:07:36 mem=1817.0M) ***
[01/21 14:03:39    456s] Total net bbox length = 7.089e+03 (3.069e+03 4.020e+03) (ext = 4.299e+03)
[01/21 14:03:39    456s] 
[01/21 14:03:39    456s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:03:39    456s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 14:03:39    456s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:03:39    456s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:03:39    456s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1817.0M, EPOCH TIME: 1768984419.438588
[01/21 14:03:39    456s] Starting refinePlace ...
[01/21 14:03:39    456s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:03:39    456s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:03:39    456s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1818.0M, EPOCH TIME: 1768984419.606445
[01/21 14:03:39    456s] DDP initSite1 nrRow 46 nrJob 46
[01/21 14:03:39    456s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1818.0M, EPOCH TIME: 1768984419.606529
[01/21 14:03:39    456s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1818.0M, EPOCH TIME: 1768984419.606597
[01/21 14:03:39    456s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1818.0M, EPOCH TIME: 1768984419.606643
[01/21 14:03:39    456s] DDP markSite nrRow 46 nrJob 46
[01/21 14:03:39    456s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1818.0M, EPOCH TIME: 1768984419.606739
[01/21 14:03:39    456s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1818.0M, EPOCH TIME: 1768984419.606786
[01/21 14:03:39    456s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/21 14:03:39    456s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1818.0M, EPOCH TIME: 1768984419.704061
[01/21 14:03:39    456s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1818.0M, EPOCH TIME: 1768984419.704116
[01/21 14:03:39    456s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1818.0M, EPOCH TIME: 1768984419.704507
[01/21 14:03:39    456s] ** Cut row section cpu time 0:00:00.0.
[01/21 14:03:39    456s]  ** Cut row section real time 0:00:00.0.
[01/21 14:03:39    456s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.001, MEM:1818.0M, EPOCH TIME: 1768984419.704577
[01/21 14:03:39    456s]   Spread Effort: high, standalone mode, useDDP on.
[01/21 14:03:39    456s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1818.0MB) @(0:07:36 - 0:07:36).
[01/21 14:03:39    456s] Move report: preRPlace moves 326 insts, mean move: 0.11 um, max move: 2.01 um 
[01/21 14:03:39    456s] 	Max move on inst (I1_INST31/g75__4319): (37.57, 76.73) --> (35.60, 76.69)
[01/21 14:03:39    456s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: ADDFHX1
[01/21 14:03:39    456s] 	Violation at original loc: Placement Blockage Violation
[01/21 14:03:39    456s] wireLenOptFixPriorityInst 0 inst fixed
[01/21 14:03:39    456s] Placement tweakage begins.
[01/21 14:03:39    456s] wire length = 7.698e+03
[01/21 14:03:39    456s] wire length = 7.690e+03
[01/21 14:03:39    456s] Placement tweakage ends.
[01/21 14:03:39    456s] Move report: tweak moves 34 insts, mean move: 3.83 um, max move: 15.00 um 
[01/21 14:03:39    456s] 	Max move on inst (SPARE_NOR2X1_43): (53.20, 73.27) --> (68.20, 73.27)
[01/21 14:03:39    456s] 
[01/21 14:03:39    456s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/21 14:03:40    456s] Move report: legalization moves 1 insts, mean move: 0.07 um, max move: 0.07 um spiral
[01/21 14:03:40    456s] 	Max move on inst (g1994__2346): (31.27, 52.75) --> (31.20, 52.75)
[01/21 14:03:40    456s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/21 14:03:40    456s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 14:03:40    456s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=1842.0MB) @(0:07:36 - 0:07:36).
[01/21 14:03:40    456s] Move report: Detail placement moves 326 insts, mean move: 0.49 um, max move: 15.02 um 
[01/21 14:03:40    456s] 	Max move on inst (SPARE_NOR2X1_43): (53.19, 73.26) --> (68.20, 73.27)
[01/21 14:03:40    456s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1842.0MB
[01/21 14:03:40    456s] Statistics of distance of Instance movement in refine placement:
[01/21 14:03:40    456s]   maximum (X+Y) =        15.02 um
[01/21 14:03:40    456s]   inst (SPARE_NOR2X1_43) with max move: (53.186, 73.26) -> (68.2, 73.27)
[01/21 14:03:40    456s]   mean    (X+Y) =         0.49 um
[01/21 14:03:40    456s] Summary Report:
[01/21 14:03:40    456s] Instances move: 326 (out of 326 movable)
[01/21 14:03:40    456s] Instances flipped: 0
[01/21 14:03:40    456s] Mean displacement: 0.49 um
[01/21 14:03:40    456s] Max displacement: 15.02 um (Instance: SPARE_NOR2X1_43) (53.186, 73.26) -> (68.2, 73.27)
[01/21 14:03:40    456s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[01/21 14:03:40    456s] Total instances moved : 326
[01/21 14:03:40    456s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.816, MEM:1842.0M, EPOCH TIME: 1768984420.254402
[01/21 14:03:40    456s] Total net bbox length = 7.067e+03 (3.051e+03 4.015e+03) (ext = 4.287e+03)
[01/21 14:03:40    456s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1842.0MB
[01/21 14:03:40    456s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=1842.0MB) @(0:07:36 - 0:07:36).
[01/21 14:03:40    456s] *** Finished refinePlace (0:07:36 mem=1842.0M) ***
[01/21 14:03:40    456s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12129.1
[01/21 14:03:40    456s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.883, MEM:1842.0M, EPOCH TIME: 1768984420.254829
[01/21 14:03:40    456s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1842.0M, EPOCH TIME: 1768984420.254880
[01/21 14:03:40    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:602).
[01/21 14:03:40    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:40    456s] All LLGs are deleted
[01/21 14:03:40    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:40    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:40    456s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1842.0M, EPOCH TIME: 1768984420.256200
[01/21 14:03:40    456s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1842.0M, EPOCH TIME: 1768984420.256584
[01/21 14:03:40    456s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1838.0M, EPOCH TIME: 1768984420.258179
[01/21 14:03:40    456s] *** Finished Initial Placement (cpu=0:00:01.1, real=0:00:05.0, mem=1838.0M) ***
[01/21 14:03:40    456s] Processing tracks to init pin-track alignment.
[01/21 14:03:40    456s] z: 2, totalTracks: 1
[01/21 14:03:40    456s] z: 4, totalTracks: 1
[01/21 14:03:40    456s] z: 6, totalTracks: 1
[01/21 14:03:40    456s] z: 8, totalTracks: 1
[01/21 14:03:40    456s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:03:40    456s] All LLGs are deleted
[01/21 14:03:40    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:40    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:40    456s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1838.0M, EPOCH TIME: 1768984420.261696
[01/21 14:03:40    456s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1838.0M, EPOCH TIME: 1768984420.262086
[01/21 14:03:40    456s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1838.0M, EPOCH TIME: 1768984420.262240
[01/21 14:03:40    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:40    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:40    456s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1838.0M, EPOCH TIME: 1768984420.263488
[01/21 14:03:40    456s] Max number of tech site patterns supported in site array is 256.
[01/21 14:03:40    456s] Core basic site is CoreSite
[01/21 14:03:40    456s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:03:40    456s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1838.0M, EPOCH TIME: 1768984420.292926
[01/21 14:03:40    456s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 14:03:40    456s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 14:03:40    456s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.000, MEM:1838.0M, EPOCH TIME: 1768984420.293182
[01/21 14:03:40    456s] Fast DP-INIT is on for default
[01/21 14:03:40    456s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 14:03:40    456s] Atter site array init, number of instance map data is 0.
[01/21 14:03:40    456s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1838.0M, EPOCH TIME: 1768984420.295497
[01/21 14:03:40    456s] 
[01/21 14:03:40    456s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:03:40    456s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:1838.0M, EPOCH TIME: 1768984420.296331
[01/21 14:03:40    456s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1838.0M, EPOCH TIME: 1768984420.296683
[01/21 14:03:40    456s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1838.0M, EPOCH TIME: 1768984420.297363
[01/21 14:03:40    456s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.001, MEM:1838.0M, EPOCH TIME: 1768984420.297866
[01/21 14:03:40    456s] default core: bins with density > 0.750 =  0.00 % ( 0 / 25 )
[01/21 14:03:40    456s] Density distribution unevenness ratio = 28.309%
[01/21 14:03:40    456s] Density distribution unevenness ratio (U70) = 0.000%
[01/21 14:03:40    456s] Density distribution unevenness ratio (U80) = 0.000%
[01/21 14:03:40    456s] Density distribution unevenness ratio (U90) = 0.000%
[01/21 14:03:40    456s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.001, MEM:1838.0M, EPOCH TIME: 1768984420.297948
[01/21 14:03:40    456s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1838.0M, EPOCH TIME: 1768984420.297992
[01/21 14:03:40    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 14:03:40    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:40    456s] All LLGs are deleted
[01/21 14:03:40    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:40    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:40    456s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1838.0M, EPOCH TIME: 1768984420.299200
[01/21 14:03:40    456s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1838.0M, EPOCH TIME: 1768984420.299633
[01/21 14:03:40    456s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1838.0M, EPOCH TIME: 1768984420.300775
[01/21 14:03:40    456s] 
[01/21 14:03:40    456s] *** Start incrementalPlace ***
[01/21 14:03:40    456s] User Input Parameters:
[01/21 14:03:40    456s] - Congestion Driven    : On
[01/21 14:03:40    456s] - Timing Driven        : On
[01/21 14:03:40    456s] - Area-Violation Based : On
[01/21 14:03:40    456s] - Start Rollback Level : -5
[01/21 14:03:40    456s] - Legalized            : On
[01/21 14:03:40    456s] - Window Based         : Off
[01/21 14:03:40    456s] - eDen incr mode       : Off
[01/21 14:03:40    456s] - Small incr mode      : Off
[01/21 14:03:40    456s] 
[01/21 14:03:40    456s] SKP will enable view:
[01/21 14:03:40    456s]   view_wcl_slow
[01/21 14:03:40    456s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1840.0M, EPOCH TIME: 1768984420.455352
[01/21 14:03:40    456s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.123, MEM:1840.0M, EPOCH TIME: 1768984420.577961
[01/21 14:03:40    456s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1840.0M, EPOCH TIME: 1768984420.578047
[01/21 14:03:40    456s] Starting Early Global Route congestion estimation: mem = 1840.0M
[01/21 14:03:40    456s] (I)      ==================== Layers =====================
[01/21 14:03:40    456s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:03:40    456s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 14:03:40    456s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:03:40    456s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 14:03:40    456s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[01/21 14:03:40    456s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 14:03:40    456s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[01/21 14:03:40    456s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 14:03:40    456s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[01/21 14:03:40    456s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 14:03:40    456s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[01/21 14:03:40    456s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 14:03:40    456s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[01/21 14:03:40    456s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 14:03:40    456s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[01/21 14:03:40    456s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 14:03:40    456s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[01/21 14:03:40    456s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 14:03:40    456s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[01/21 14:03:40    456s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 14:03:40    456s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[01/21 14:03:40    456s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 14:03:40    456s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[01/21 14:03:40    456s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 14:03:40    456s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[01/21 14:03:40    456s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:03:40    456s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[01/21 14:03:40    456s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 14:03:40    456s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[01/21 14:03:40    456s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[01/21 14:03:40    456s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[01/21 14:03:40    456s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[01/21 14:03:40    456s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[01/21 14:03:40    456s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[01/21 14:03:40    456s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[01/21 14:03:40    456s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[01/21 14:03:40    456s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[01/21 14:03:40    456s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:03:40    456s] (I)      Started Import and model ( Curr Mem: 1839.97 MB )
[01/21 14:03:40    456s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:03:40    456s] (I)      == Non-default Options ==
[01/21 14:03:40    456s] (I)      Maximum routing layer                              : 11
[01/21 14:03:40    456s] (I)      Number of threads                                  : 1
[01/21 14:03:40    456s] (I)      Use non-blocking free Dbs wires                    : false
[01/21 14:03:40    456s] (I)      Method to set GCell size                           : row
[01/21 14:03:40    456s] (I)      Counted 1003 PG shapes. We will not process PG shapes layer by layer.
[01/21 14:03:40    456s] (I)      Use row-based GCell size
[01/21 14:03:40    456s] (I)      Use row-based GCell align
[01/21 14:03:40    456s] (I)      layer 0 area = 80000
[01/21 14:03:40    456s] (I)      layer 1 area = 80000
[01/21 14:03:40    456s] (I)      layer 2 area = 80000
[01/21 14:03:40    456s] (I)      layer 3 area = 80000
[01/21 14:03:40    456s] (I)      layer 4 area = 80000
[01/21 14:03:40    456s] (I)      layer 5 area = 80000
[01/21 14:03:40    456s] (I)      layer 6 area = 80000
[01/21 14:03:40    456s] (I)      layer 7 area = 80000
[01/21 14:03:40    456s] (I)      layer 8 area = 80000
[01/21 14:03:40    456s] (I)      layer 9 area = 400000
[01/21 14:03:40    456s] (I)      layer 10 area = 400000
[01/21 14:03:40    456s] (I)      GCell unit size   : 3420
[01/21 14:03:40    456s] (I)      GCell multiplier  : 1
[01/21 14:03:40    456s] (I)      GCell row height  : 3420
[01/21 14:03:40    456s] (I)      Actual row height : 3420
[01/21 14:03:40    456s] (I)      GCell align ref   : 20000 20000
[01/21 14:03:40    456s] [NR-eGR] Track table information for default rule: 
[01/21 14:03:40    456s] [NR-eGR] M1 has single uniform track structure
[01/21 14:03:40    456s] [NR-eGR] M2 has single uniform track structure
[01/21 14:03:40    456s] [NR-eGR] M3 has single uniform track structure
[01/21 14:03:40    456s] [NR-eGR] M4 has single uniform track structure
[01/21 14:03:40    456s] [NR-eGR] M5 has single uniform track structure
[01/21 14:03:40    456s] [NR-eGR] M6 has single uniform track structure
[01/21 14:03:40    456s] [NR-eGR] M7 has single uniform track structure
[01/21 14:03:40    456s] [NR-eGR] M8 has single uniform track structure
[01/21 14:03:40    456s] [NR-eGR] M9 has single uniform track structure
[01/21 14:03:40    456s] [NR-eGR] M10 has single uniform track structure
[01/21 14:03:40    456s] [NR-eGR] M11 has single uniform track structure
[01/21 14:03:40    456s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:40    456s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:40    456s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:40    456s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:40    456s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:40    456s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:40    456s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:40    456s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:40    456s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:40    456s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:40    456s] [NR-eGR] No double-cut via on layer 1
[01/21 14:03:40    456s] [NR-eGR] No double-cut via on layer 2
[01/21 14:03:40    456s] [NR-eGR] No double-cut via on layer 3
[01/21 14:03:40    456s] [NR-eGR] No double-cut via on layer 4
[01/21 14:03:40    456s] [NR-eGR] No double-cut via on layer 5
[01/21 14:03:40    456s] [NR-eGR] No double-cut via on layer 6
[01/21 14:03:40    456s] [NR-eGR] No double-cut via on layer 7
[01/21 14:03:40    456s] [NR-eGR] No double-cut via on layer 8
[01/21 14:03:40    456s] [NR-eGR] No double-cut via on layer 9
[01/21 14:03:40    456s] [NR-eGR] No double-cut via on layer 10
[01/21 14:03:40    456s] (I)      =============== Default via ===============
[01/21 14:03:40    456s] (I)      +----+------------------+-----------------+
[01/21 14:03:40    456s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[01/21 14:03:40    456s] (I)      +----+------------------+-----------------+
[01/21 14:03:40    456s] (I)      |  1 |                  |                 |
[01/21 14:03:40    456s] (I)      |  2 |                  |                 |
[01/21 14:03:40    456s] (I)      |  3 |                  |                 |
[01/21 14:03:40    456s] (I)      |  4 |                  |                 |
[01/21 14:03:40    456s] (I)      |  5 |                  |                 |
[01/21 14:03:40    456s] (I)      |  6 |                  |                 |
[01/21 14:03:40    456s] (I)      |  7 |                  |                 |
[01/21 14:03:40    456s] (I)      |  8 |                  |                 |
[01/21 14:03:40    456s] (I)      |  9 |                  |                 |
[01/21 14:03:40    456s] (I)      | 10 |                  |                 |
[01/21 14:03:40    456s] (I)      +----+------------------+-----------------+
[01/21 14:03:40    456s] [NR-eGR] Read 1622 PG shapes
[01/21 14:03:40    456s] [NR-eGR] Read 0 clock shapes
[01/21 14:03:40    456s] [NR-eGR] Read 0 other shapes
[01/21 14:03:40    456s] [NR-eGR] #Routing Blockages  : 0
[01/21 14:03:40    456s] [NR-eGR] #Instance Blockages : 0
[01/21 14:03:40    456s] [NR-eGR] #PG Blockages       : 1622
[01/21 14:03:40    456s] [NR-eGR] #Halo Blockages     : 0
[01/21 14:03:40    456s] [NR-eGR] #Boundary Blockages : 0
[01/21 14:03:40    456s] [NR-eGR] #Clock Blockages    : 0
[01/21 14:03:40    456s] [NR-eGR] #Other Blockages    : 0
[01/21 14:03:40    456s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 14:03:40    456s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 14:03:40    456s] [NR-eGR] Read 274 nets ( ignored 0 )
[01/21 14:03:40    456s] (I)      early_global_route_priority property id does not exist.
[01/21 14:03:40    456s] (I)      Read Num Blocks=1622  Num Prerouted Wires=0  Num CS=0
[01/21 14:03:40    456s] (I)      Layer 1 (V) : #blockages 188 : #preroutes 0
[01/21 14:03:40    456s] (I)      Layer 2 (H) : #blockages 188 : #preroutes 0
[01/21 14:03:40    456s] (I)      Layer 3 (V) : #blockages 188 : #preroutes 0
[01/21 14:03:40    456s] (I)      Layer 4 (H) : #blockages 188 : #preroutes 0
[01/21 14:03:40    456s] (I)      Layer 5 (V) : #blockages 188 : #preroutes 0
[01/21 14:03:40    456s] (I)      Layer 6 (H) : #blockages 188 : #preroutes 0
[01/21 14:03:40    456s] (I)      Layer 7 (V) : #blockages 188 : #preroutes 0
[01/21 14:03:40    456s] (I)      Layer 8 (H) : #blockages 188 : #preroutes 0
[01/21 14:03:40    456s] (I)      Layer 9 (V) : #blockages 106 : #preroutes 0
[01/21 14:03:40    456s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[01/21 14:03:40    456s] (I)      Number of ignored nets                =      0
[01/21 14:03:40    456s] (I)      Number of connected nets              =      0
[01/21 14:03:40    456s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 14:03:40    456s] (I)      Number of clock nets                  =      0.  Ignored: No
[01/21 14:03:40    456s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 14:03:40    456s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 14:03:40    456s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 14:03:40    456s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 14:03:40    456s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 14:03:40    456s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 14:03:40    456s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 14:03:40    456s] (I)      Ndr track 0 does not exist
[01/21 14:03:40    456s] (I)      ---------------------Grid Graph Info--------------------
[01/21 14:03:40    456s] (I)      Routing area        : (0, 0) - (200000, 200000)
[01/21 14:03:40    456s] (I)      Core area           : (20000, 20000) - (180000, 180000)
[01/21 14:03:40    456s] (I)      Site width          :   400  (dbu)
[01/21 14:03:40    456s] (I)      Row height          :  3420  (dbu)
[01/21 14:03:40    456s] (I)      GCell row height    :  3420  (dbu)
[01/21 14:03:40    456s] (I)      GCell width         :  3420  (dbu)
[01/21 14:03:40    456s] (I)      GCell height        :  3420  (dbu)
[01/21 14:03:40    456s] (I)      Grid                :    58    58    11
[01/21 14:03:40    456s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 14:03:40    456s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 14:03:40    456s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 14:03:40    456s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 14:03:40    456s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 14:03:40    456s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 14:03:40    456s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[01/21 14:03:40    456s] (I)      First track coord   :   430   200   430   200   430   200   430   200   430  1200  1430
[01/21 14:03:40    456s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[01/21 14:03:40    456s] (I)      Total num of tracks :   526   500   499   500   499   500   499   500   250   199   199
[01/21 14:03:40    456s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 14:03:40    456s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 14:03:40    456s] (I)      --------------------------------------------------------
[01/21 14:03:40    456s] 
[01/21 14:03:40    456s] [NR-eGR] ============ Routing rule table ============
[01/21 14:03:40    456s] [NR-eGR] Rule id: 0  Nets: 274
[01/21 14:03:40    456s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 14:03:40    456s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/21 14:03:40    456s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[01/21 14:03:40    456s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[01/21 14:03:40    456s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[01/21 14:03:40    456s] [NR-eGR] ========================================
[01/21 14:03:40    456s] [NR-eGR] 
[01/21 14:03:40    456s] (I)      =============== Blocked Tracks ===============
[01/21 14:03:40    456s] (I)      +-------+---------+----------+---------------+
[01/21 14:03:40    456s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 14:03:40    456s] (I)      +-------+---------+----------+---------------+
[01/21 14:03:40    456s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 14:03:40    456s] (I)      |     2 |   29000 |     2068 |         7.13% |
[01/21 14:03:40    456s] (I)      |     3 |   28942 |      472 |         1.63% |
[01/21 14:03:40    456s] (I)      |     4 |   29000 |     2068 |         7.13% |
[01/21 14:03:40    456s] (I)      |     5 |   28942 |      472 |         1.63% |
[01/21 14:03:40    456s] (I)      |     6 |   29000 |     2068 |         7.13% |
[01/21 14:03:40    456s] (I)      |     7 |   28942 |      472 |         1.63% |
[01/21 14:03:40    456s] (I)      |     8 |   29000 |     2068 |         7.13% |
[01/21 14:03:40    456s] (I)      |     9 |   14500 |      292 |         2.01% |
[01/21 14:03:40    456s] (I)      |    10 |   11542 |     1093 |         9.47% |
[01/21 14:03:40    456s] (I)      |    11 |   11542 |     1108 |         9.60% |
[01/21 14:03:40    456s] (I)      +-------+---------+----------+---------------+
[01/21 14:03:40    456s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1839.97 MB )
[01/21 14:03:40    456s] (I)      Reset routing kernel
[01/21 14:03:40    456s] (I)      Started Global Routing ( Curr Mem: 1839.97 MB )
[01/21 14:03:40    456s] (I)      totalPins=836  totalGlobalPin=836 (100.00%)
[01/21 14:03:40    456s] (I)      total 2D Cap : 234394 = (110338 H, 124056 V)
[01/21 14:03:40    456s] [NR-eGR] Layer group 1: route 274 net(s) in layer range [2, 11]
[01/21 14:03:40    456s] (I)      
[01/21 14:03:40    456s] (I)      ============  Phase 1a Route ============
[01/21 14:03:40    456s] (I)      Usage: 4409 = (1929 H, 2480 V) = (1.75% H, 2.00% V) = (3.299e+03um H, 4.241e+03um V)
[01/21 14:03:40    456s] (I)      
[01/21 14:03:40    456s] (I)      ============  Phase 1b Route ============
[01/21 14:03:40    456s] (I)      Usage: 4409 = (1929 H, 2480 V) = (1.75% H, 2.00% V) = (3.299e+03um H, 4.241e+03um V)
[01/21 14:03:40    456s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.539390e+03um
[01/21 14:03:40    456s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 14:03:40    456s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 14:03:40    456s] (I)      
[01/21 14:03:40    456s] (I)      ============  Phase 1c Route ============
[01/21 14:03:40    456s] (I)      Usage: 4409 = (1929 H, 2480 V) = (1.75% H, 2.00% V) = (3.299e+03um H, 4.241e+03um V)
[01/21 14:03:40    456s] (I)      
[01/21 14:03:40    456s] (I)      ============  Phase 1d Route ============
[01/21 14:03:40    456s] (I)      Usage: 4409 = (1929 H, 2480 V) = (1.75% H, 2.00% V) = (3.299e+03um H, 4.241e+03um V)
[01/21 14:03:40    456s] (I)      
[01/21 14:03:40    456s] (I)      ============  Phase 1e Route ============
[01/21 14:03:40    456s] (I)      Usage: 4409 = (1929 H, 2480 V) = (1.75% H, 2.00% V) = (3.299e+03um H, 4.241e+03um V)
[01/21 14:03:40    456s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.539390e+03um
[01/21 14:03:40    456s] (I)      
[01/21 14:03:40    456s] (I)      ============  Phase 1l Route ============
[01/21 14:03:40    456s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 14:03:40    456s] (I)      Layer  2:      27942      2533         0           0       28266    ( 0.00%) 
[01/21 14:03:40    456s] (I)      Layer  3:      28067      1859         0           0       28266    ( 0.00%) 
[01/21 14:03:40    456s] (I)      Layer  4:      27942       118         0           0       28266    ( 0.00%) 
[01/21 14:03:40    456s] (I)      Layer  5:      28067        75         0           0       28266    ( 0.00%) 
[01/21 14:03:40    456s] (I)      Layer  6:      27942         0         0           0       28266    ( 0.00%) 
[01/21 14:03:40    456s] (I)      Layer  7:      28067         0         0           0       28266    ( 0.00%) 
[01/21 14:03:40    456s] (I)      Layer  8:      27942         0         0           0       28266    ( 0.00%) 
[01/21 14:03:40    456s] (I)      Layer  9:      14029         0         0           0       14133    ( 0.00%) 
[01/21 14:03:40    456s] (I)      Layer 10:      10260         0         0         732       10575    ( 6.47%) 
[01/21 14:03:40    456s] (I)      Layer 11:      10250         0         0         927       10380    ( 8.20%) 
[01/21 14:03:40    456s] (I)      Total:        230508      4585         0        1657      232948    ( 0.71%) 
[01/21 14:03:40    456s] (I)      
[01/21 14:03:40    456s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 14:03:40    456s] [NR-eGR]                        OverCon            
[01/21 14:03:40    456s] [NR-eGR]                         #Gcell     %Gcell
[01/21 14:03:40    456s] [NR-eGR]        Layer             (1-0)    OverCon
[01/21 14:03:40    456s] [NR-eGR] ----------------------------------------------
[01/21 14:03:40    456s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:40    456s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:40    456s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:40    456s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:40    456s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:40    456s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:40    456s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:40    456s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:40    456s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:40    456s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:40    456s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:40    456s] [NR-eGR] ----------------------------------------------
[01/21 14:03:40    456s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/21 14:03:40    456s] [NR-eGR] 
[01/21 14:03:40    456s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 1839.97 MB )
[01/21 14:03:40    456s] (I)      total 2D Cap : 234647 = (110441 H, 124206 V)
[01/21 14:03:40    456s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 14:03:40    456s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1840.0M
[01/21 14:03:40    456s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.081, MEM:1840.0M, EPOCH TIME: 1768984420.659020
[01/21 14:03:40    456s] OPERPROF: Starting HotSpotCal at level 1, MEM:1840.0M, EPOCH TIME: 1768984420.659068
[01/21 14:03:40    456s] [hotspot] +------------+---------------+---------------+
[01/21 14:03:40    456s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 14:03:40    456s] [hotspot] +------------+---------------+---------------+
[01/21 14:03:40    456s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 14:03:40    456s] [hotspot] +------------+---------------+---------------+
[01/21 14:03:40    456s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 14:03:40    456s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 14:03:40    456s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.012, MEM:1840.0M, EPOCH TIME: 1768984420.670602
[01/21 14:03:40    456s] Skipped repairing congestion.
[01/21 14:03:40    456s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1840.0M, EPOCH TIME: 1768984420.680888
[01/21 14:03:40    456s] Starting Early Global Route wiring: mem = 1840.0M
[01/21 14:03:40    456s] (I)      ============= Track Assignment ============
[01/21 14:03:40    456s] (I)      Started Track Assignment (1T) ( Curr Mem: 1839.97 MB )
[01/21 14:03:40    456s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 14:03:40    456s] (I)      Run Multi-thread track assignment
[01/21 14:03:40    456s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1839.97 MB )
[01/21 14:03:40    456s] (I)      Started Export ( Curr Mem: 1839.97 MB )
[01/21 14:03:40    456s] [NR-eGR]              Length (um)  Vias 
[01/21 14:03:40    456s] [NR-eGR] -------------------------------
[01/21 14:03:40    456s] [NR-eGR]  M1   (1H)             0   736 
[01/21 14:03:40    456s] [NR-eGR]  M2   (2V)          4164  1236 
[01/21 14:03:40    456s] [NR-eGR]  M3   (3H)          3206    19 
[01/21 14:03:40    456s] [NR-eGR]  M4   (4V)           202     6 
[01/21 14:03:40    456s] [NR-eGR]  M5   (5H)           129     0 
[01/21 14:03:40    456s] [NR-eGR]  M6   (6V)             0     0 
[01/21 14:03:40    456s] [NR-eGR]  M7   (7H)             0     0 
[01/21 14:03:40    456s] [NR-eGR]  M8   (8V)             0     0 
[01/21 14:03:40    456s] [NR-eGR]  M9   (9H)             0     0 
[01/21 14:03:40    456s] [NR-eGR]  M10  (10V)            0     0 
[01/21 14:03:40    456s] [NR-eGR]  M11  (11H)            0     0 
[01/21 14:03:40    456s] [NR-eGR] -------------------------------
[01/21 14:03:40    456s] [NR-eGR]       Total         7701  1997 
[01/21 14:03:40    456s] [NR-eGR] --------------------------------------------------------------------------
[01/21 14:03:40    456s] [NR-eGR] Total half perimeter of net bounding box: 7067um
[01/21 14:03:40    456s] [NR-eGR] Total length: 7701um, number of vias: 1997
[01/21 14:03:40    456s] [NR-eGR] --------------------------------------------------------------------------
[01/21 14:03:40    456s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/21 14:03:40    456s] [NR-eGR] --------------------------------------------------------------------------
[01/21 14:03:40    456s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1839.97 MB )
[01/21 14:03:40    456s] Early Global Route wiring runtime: 0.12 seconds, mem = 1840.0M
[01/21 14:03:40    456s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.123, MEM:1840.0M, EPOCH TIME: 1768984420.804048
[01/21 14:03:40    456s] 0 delay mode for cte disabled.
[01/21 14:03:40    456s] SKP cleared!
[01/21 14:03:40    456s] 
[01/21 14:03:40    456s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[01/21 14:03:40    456s] Tdgp not successfully inited but do clear! skip clearing
[01/21 14:03:40    456s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 8, mem = 1840.0M **
[01/21 14:03:41    457s] AAE DB initialization (MEM=1864.87 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/21 14:03:41    457s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/21 14:03:41    457s] VSMManager cleared!
[01/21 14:03:41    457s] *** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.2/0:00:09.3 (0.2), totSession cpu/real = 0:07:37.1/1:47:50.6 (0.1), mem = 1864.9M
[01/21 14:03:41    457s] 
[01/21 14:03:41    457s] =============================================================================================
[01/21 14:03:41    457s]  Step TAT Report : GlobalPlace #1 / place_opt_design #2                         21.15-s110_1
[01/21 14:03:41    457s] =============================================================================================
[01/21 14:03:41    457s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 14:03:41    457s] ---------------------------------------------------------------------------------------------
[01/21 14:03:41    457s] [ CellServerInit         ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.0    0.1
[01/21 14:03:41    457s] [ PowerInterfaceInit     ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    0.0
[01/21 14:03:41    457s] [ TimingUpdate           ]      3   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.0    0.2
[01/21 14:03:41    457s] [ MISC                   ]          0:00:08.8  (  95.4 % )     0:00:08.8 /  0:00:02.1    0.2
[01/21 14:03:41    457s] ---------------------------------------------------------------------------------------------
[01/21 14:03:41    457s]  GlobalPlace #1 TOTAL               0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:02.2    0.2
[01/21 14:03:41    457s] ---------------------------------------------------------------------------------------------
[01/21 14:03:41    457s] 
[01/21 14:03:41    457s] Enable CTE adjustment.
[01/21 14:03:41    457s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1215.7M, totSessionCpu=0:07:37 **
[01/21 14:03:41    457s] GigaOpt running with 1 threads.
[01/21 14:03:41    457s] *** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:37.1/1:47:50.7 (0.1), mem = 1864.9M
[01/21 14:03:41    457s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/21 14:03:42    457s] OPERPROF: Starting DPlace-Init at level 1, MEM:1864.9M, EPOCH TIME: 1768984422.046256
[01/21 14:03:42    457s] Processing tracks to init pin-track alignment.
[01/21 14:03:42    457s] z: 2, totalTracks: 1
[01/21 14:03:42    457s] z: 4, totalTracks: 1
[01/21 14:03:42    457s] z: 6, totalTracks: 1
[01/21 14:03:42    457s] z: 8, totalTracks: 1
[01/21 14:03:42    457s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:03:42    457s] All LLGs are deleted
[01/21 14:03:42    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:42    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:42    457s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1864.9M, EPOCH TIME: 1768984422.050448
[01/21 14:03:42    457s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1864.9M, EPOCH TIME: 1768984422.050859
[01/21 14:03:42    457s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1864.9M, EPOCH TIME: 1768984422.051036
[01/21 14:03:42    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:42    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:42    457s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1864.9M, EPOCH TIME: 1768984422.052639
[01/21 14:03:42    457s] Max number of tech site patterns supported in site array is 256.
[01/21 14:03:42    457s] Core basic site is CoreSite
[01/21 14:03:42    457s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:03:42    457s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1864.9M, EPOCH TIME: 1768984422.082644
[01/21 14:03:42    457s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 14:03:42    457s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 14:03:42    457s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1864.9M, EPOCH TIME: 1768984422.082982
[01/21 14:03:42    457s] Fast DP-INIT is on for default
[01/21 14:03:42    457s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 14:03:42    457s] Atter site array init, number of instance map data is 0.
[01/21 14:03:42    457s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:1864.9M, EPOCH TIME: 1768984422.085217
[01/21 14:03:42    457s] 
[01/21 14:03:42    457s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:03:42    457s] OPERPROF:     Starting CMU at level 3, MEM:1864.9M, EPOCH TIME: 1768984422.085959
[01/21 14:03:42    457s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1864.9M, EPOCH TIME: 1768984422.086468
[01/21 14:03:42    457s] 
[01/21 14:03:42    457s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 14:03:42    457s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:1864.9M, EPOCH TIME: 1768984422.086699
[01/21 14:03:42    457s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1864.9M, EPOCH TIME: 1768984422.086756
[01/21 14:03:42    457s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1864.9M, EPOCH TIME: 1768984422.086803
[01/21 14:03:42    457s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1864.9MB).
[01/21 14:03:42    457s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.041, MEM:1864.9M, EPOCH TIME: 1768984422.087303
[01/21 14:03:42    457s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1864.9M, EPOCH TIME: 1768984422.087471
[01/21 14:03:42    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 14:03:42    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:42    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:42    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:42    457s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.010, MEM:1864.9M, EPOCH TIME: 1768984422.097204
[01/21 14:03:42    457s] 
[01/21 14:03:42    457s] Trim Metal Layers:
[01/21 14:03:42    457s] LayerId::1 widthSet size::4
[01/21 14:03:42    457s] LayerId::2 widthSet size::4
[01/21 14:03:42    457s] LayerId::3 widthSet size::4
[01/21 14:03:42    457s] LayerId::4 widthSet size::4
[01/21 14:03:42    457s] LayerId::5 widthSet size::4
[01/21 14:03:42    457s] LayerId::6 widthSet size::4
[01/21 14:03:42    457s] LayerId::7 widthSet size::5
[01/21 14:03:42    457s] LayerId::8 widthSet size::5
[01/21 14:03:42    457s] LayerId::9 widthSet size::5
[01/21 14:03:42    457s] LayerId::10 widthSet size::4
[01/21 14:03:42    457s] LayerId::11 widthSet size::3
[01/21 14:03:42    457s] Updating RC grid for preRoute extraction ...
[01/21 14:03:42    457s] eee: pegSigSF::1.070000
[01/21 14:03:42    457s] Initializing multi-corner capacitance tables ... 
[01/21 14:03:42    457s] Initializing multi-corner resistance tables ...
[01/21 14:03:42    457s] Creating RPSQ from WeeR and WRes ...
[01/21 14:03:42    457s] eee: l::1 avDens::0.079624 usedTrk::257.980935 availTrk::3240.000000 sigTrk::257.980935
[01/21 14:03:42    457s] eee: l::2 avDens::0.166092 usedTrk::255.615379 availTrk::1539.000000 sigTrk::255.615379
[01/21 14:03:42    457s] eee: l::3 avDens::0.124488 usedTrk::191.587135 availTrk::1539.000000 sigTrk::191.587135
[01/21 14:03:42    457s] eee: l::4 avDens::0.013200 usedTrk::12.414620 availTrk::940.500000 sigTrk::12.414620
[01/21 14:03:42    457s] eee: l::5 avDens::0.012430 usedTrk::8.502281 availTrk::684.000000 sigTrk::8.502281
[01/21 14:03:42    457s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 14:03:42    457s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 14:03:42    457s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 14:03:42    457s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 14:03:42    457s] eee: l::10 avDens::0.055437 usedTrk::22.751462 availTrk::410.400000 sigTrk::22.751462
[01/21 14:03:42    457s] eee: l::11 avDens::0.055819 usedTrk::22.908187 availTrk::410.400000 sigTrk::22.908187
[01/21 14:03:42    457s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/21 14:03:42    457s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.042983 aWlH=0.000000 lMod=0 pMax=0.805900 pMod=83 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[01/21 14:03:42    457s] 
[01/21 14:03:42    457s] Creating Lib Analyzer ...
[01/21 14:03:42    457s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/21 14:03:42    457s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/21 14:03:42    457s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 14:03:42    457s] 
[01/21 14:03:42    457s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/21 14:03:45    459s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:40 mem=1870.9M
[01/21 14:03:45    459s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:40 mem=1870.9M
[01/21 14:03:45    459s] Creating Lib Analyzer, finished. 
[01/21 14:03:45    459s] AAE DB initialization (MEM=1870.89 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/21 14:03:45    459s] #optDebug: fT-S <1 2 3 1 0>
[01/21 14:03:45    459s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/21 14:03:45    459s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/21 14:03:45    459s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1223.9M, totSessionCpu=0:07:40 **
[01/21 14:03:45    459s] *** optDesign -preCTS ***
[01/21 14:03:45    459s] DRC Margin: user margin 0.0; extra margin 0.2
[01/21 14:03:45    459s] Setup Target Slack: user slack 0; extra slack 0.0
[01/21 14:03:45    459s] Hold Target Slack: user slack 0
[01/21 14:03:45    459s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1872.9M, EPOCH TIME: 1768984425.706406
[01/21 14:03:45    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:45    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:45    459s] 
[01/21 14:03:45    459s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:03:45    459s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:1872.9M, EPOCH TIME: 1768984425.735893
[01/21 14:03:45    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 14:03:45    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:45    459s] Multi-VT timing optimization disabled based on library information.
[01/21 14:03:45    459s] 
[01/21 14:03:45    459s] TimeStamp Deleting Cell Server Begin ...
[01/21 14:03:45    459s] Deleting Lib Analyzer.
[01/21 14:03:45    459s] 
[01/21 14:03:45    459s] TimeStamp Deleting Cell Server End ...
[01/21 14:03:45    459s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/21 14:03:45    459s] 
[01/21 14:03:45    459s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 14:03:45    459s] Summary for sequential cells identification: 
[01/21 14:03:45    459s]   Identified SBFF number: 94
[01/21 14:03:45    459s]   Identified MBFF number: 0
[01/21 14:03:45    459s]   Identified SB Latch number: 0
[01/21 14:03:45    459s]   Identified MB Latch number: 0
[01/21 14:03:45    459s]   Not identified SBFF number: 24
[01/21 14:03:45    459s]   Not identified MBFF number: 0
[01/21 14:03:45    459s]   Not identified SB Latch number: 0
[01/21 14:03:45    459s]   Not identified MB Latch number: 0
[01/21 14:03:45    459s]   Number of sequential cells which are not FFs: 32
[01/21 14:03:45    459s]  Visiting view : view_wcl_slow
[01/21 14:03:45    459s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/21 14:03:45    459s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[01/21 14:03:45    459s]  Visiting view : view_wcl_fast
[01/21 14:03:45    459s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/21 14:03:45    459s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[01/21 14:03:45    459s]  Visiting view : view_wcl_typical
[01/21 14:03:45    459s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/21 14:03:45    459s]    : PowerDomain = none : Weighted F : unweighted  = 9.40 (1.000) with rcCorner = -1
[01/21 14:03:45    459s]  Visiting view : view_wcl_fast
[01/21 14:03:45    459s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/21 14:03:45    459s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[01/21 14:03:45    459s]  Visiting view : view_wcl_slow
[01/21 14:03:45    459s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/21 14:03:45    459s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[01/21 14:03:45    459s]  Visiting view : view_wcl_typical
[01/21 14:03:45    459s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/21 14:03:45    459s]    : PowerDomain = none : Weighted F : unweighted  = 9.40 (1.000) with rcCorner = -1
[01/21 14:03:45    459s] TLC MultiMap info (StdDelay):
[01/21 14:03:45    459s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.4ps
[01/21 14:03:45    459s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/21 14:03:45    459s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 6.6ps
[01/21 14:03:45    459s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 18.4ps
[01/21 14:03:45    459s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/21 14:03:45    459s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/21 14:03:45    459s]  Setting StdDelay to: 22.8ps
[01/21 14:03:45    459s] 
[01/21 14:03:45    459s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 14:03:45    460s] 
[01/21 14:03:45    460s] TimeStamp Deleting Cell Server Begin ...
[01/21 14:03:45    460s] 
[01/21 14:03:45    460s] TimeStamp Deleting Cell Server End ...
[01/21 14:03:45    460s] 
[01/21 14:03:45    460s] Creating Lib Analyzer ...
[01/21 14:03:45    460s] 
[01/21 14:03:45    460s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/21 14:03:45    460s] Summary for sequential cells identification: 
[01/21 14:03:45    460s]   Identified SBFF number: 94
[01/21 14:03:45    460s]   Identified MBFF number: 0
[01/21 14:03:45    460s]   Identified SB Latch number: 0
[01/21 14:03:45    460s]   Identified MB Latch number: 0
[01/21 14:03:45    460s]   Not identified SBFF number: 24
[01/21 14:03:45    460s]   Not identified MBFF number: 0
[01/21 14:03:45    460s]   Not identified SB Latch number: 0
[01/21 14:03:45    460s]   Not identified MB Latch number: 0
[01/21 14:03:45    460s]   Number of sequential cells which are not FFs: 32
[01/21 14:03:45    460s]  Visiting view : view_wcl_slow
[01/21 14:03:45    460s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/21 14:03:45    460s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[01/21 14:03:45    460s]  Visiting view : view_wcl_fast
[01/21 14:03:45    460s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/21 14:03:45    460s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[01/21 14:03:45    460s]  Visiting view : view_wcl_typical
[01/21 14:03:45    460s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/21 14:03:45    460s]    : PowerDomain = none : Weighted F : unweighted  = 9.40 (1.000) with rcCorner = -1
[01/21 14:03:45    460s]  Visiting view : view_wcl_fast
[01/21 14:03:45    460s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/21 14:03:45    460s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[01/21 14:03:45    460s]  Visiting view : view_wcl_slow
[01/21 14:03:45    460s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/21 14:03:45    460s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[01/21 14:03:45    460s]  Visiting view : view_wcl_typical
[01/21 14:03:45    460s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/21 14:03:45    460s]    : PowerDomain = none : Weighted F : unweighted  = 9.40 (1.000) with rcCorner = -1
[01/21 14:03:45    460s] TLC MultiMap info (StdDelay):
[01/21 14:03:45    460s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.4ps
[01/21 14:03:45    460s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/21 14:03:45    460s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 6.6ps
[01/21 14:03:45    460s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 18.4ps
[01/21 14:03:45    460s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/21 14:03:45    460s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/21 14:03:45    460s]  Setting StdDelay to: 22.8ps
[01/21 14:03:45    460s] 
[01/21 14:03:45    460s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/21 14:03:45    460s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/21 14:03:45    460s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX16)
[01/21 14:03:45    460s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 14:03:45    460s] 
[01/21 14:03:45    460s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/21 14:03:48    462s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:42 mem=1872.9M
[01/21 14:03:48    462s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:42 mem=1872.9M
[01/21 14:03:48    462s] Creating Lib Analyzer, finished. 
[01/21 14:03:48    462s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1872.9M, EPOCH TIME: 1768984428.167066
[01/21 14:03:48    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:48    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:48    462s] All LLGs are deleted
[01/21 14:03:48    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:48    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:48    462s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1872.9M, EPOCH TIME: 1768984428.167160
[01/21 14:03:48    462s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1872.9M, EPOCH TIME: 1768984428.167225
[01/21 14:03:48    462s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1872.9M, EPOCH TIME: 1768984428.167470
[01/21 14:03:48    462s] {MMLU 0 0 274}
[01/21 14:03:48    462s] ### Creating LA Mngr. totSessionCpu=0:07:42 mem=1872.9M
[01/21 14:03:48    462s] ### Creating LA Mngr, finished. totSessionCpu=0:07:42 mem=1872.9M
[01/21 14:03:48    462s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1872.89 MB )
[01/21 14:03:48    462s] (I)      ==================== Layers =====================
[01/21 14:03:48    462s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:03:48    462s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 14:03:48    462s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:03:48    462s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 14:03:48    462s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[01/21 14:03:48    462s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 14:03:48    462s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[01/21 14:03:48    462s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 14:03:48    462s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[01/21 14:03:48    462s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 14:03:48    462s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[01/21 14:03:48    462s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 14:03:48    462s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[01/21 14:03:48    462s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 14:03:48    462s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[01/21 14:03:48    462s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 14:03:48    462s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[01/21 14:03:48    462s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 14:03:48    462s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[01/21 14:03:48    462s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 14:03:48    462s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[01/21 14:03:48    462s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 14:03:48    462s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[01/21 14:03:48    462s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 14:03:48    462s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[01/21 14:03:48    462s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:03:48    462s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[01/21 14:03:48    462s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 14:03:48    462s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[01/21 14:03:48    462s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[01/21 14:03:48    462s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[01/21 14:03:48    462s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[01/21 14:03:48    462s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[01/21 14:03:48    462s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[01/21 14:03:48    462s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[01/21 14:03:48    462s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[01/21 14:03:48    462s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[01/21 14:03:48    462s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:03:48    462s] (I)      Started Import and model ( Curr Mem: 1872.89 MB )
[01/21 14:03:48    462s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:03:48    462s] (I)      Number of ignored instance 0
[01/21 14:03:48    462s] (I)      Number of inbound cells 0
[01/21 14:03:48    462s] (I)      Number of opened ILM blockages 0
[01/21 14:03:48    462s] (I)      Number of instances temporarily fixed by detailed placement 276
[01/21 14:03:48    462s] (I)      numMoveCells=326, numMacros=0  numPads=100  numMultiRowHeightInsts=0
[01/21 14:03:48    462s] (I)      cell height: 3420, count: 326
[01/21 14:03:48    462s] (I)      Number of nets = 274 ( 0 ignored )
[01/21 14:03:48    462s] (I)      Read rows... (mem=1872.9M)
[01/21 14:03:48    462s] (I)      rowRegion is not equal to core box, resetting core box
[01/21 14:03:48    462s] (I)      rowRegion : (20000, 20000) - (180000, 177320)
[01/21 14:03:48    462s] (I)      coreBox   : (20000, 20000) - (180000, 180000)
[01/21 14:03:48    462s] (I)      Done Read rows (cpu=0.000s, mem=1872.9M)
[01/21 14:03:48    462s] (I)      Identified Clock instances: Flop 0, Clock buffer/inverter 0, Gate 0, Logic 0
[01/21 14:03:48    462s] (I)      Read module constraints... (mem=1872.9M)
[01/21 14:03:48    462s] (I)      Done Read module constraints (cpu=0.000s, mem=1872.9M)
[01/21 14:03:48    462s] (I)      == Non-default Options ==
[01/21 14:03:48    462s] (I)      Maximum routing layer                              : 11
[01/21 14:03:48    462s] (I)      Buffering-aware routing                            : true
[01/21 14:03:48    462s] (I)      Spread congestion away from blockages              : true
[01/21 14:03:48    462s] (I)      Number of threads                                  : 1
[01/21 14:03:48    462s] (I)      Overflow penalty cost                              : 10
[01/21 14:03:48    462s] (I)      Punch through distance                             : 1384.860000
[01/21 14:03:48    462s] (I)      Source-to-sink ratio                               : 0.300000
[01/21 14:03:48    462s] (I)      Method to set GCell size                           : row
[01/21 14:03:48    462s] (I)      Counted 1003 PG shapes. We will not process PG shapes layer by layer.
[01/21 14:03:48    462s] (I)      Use row-based GCell size
[01/21 14:03:48    462s] (I)      Use row-based GCell align
[01/21 14:03:48    462s] (I)      layer 0 area = 80000
[01/21 14:03:48    462s] (I)      layer 1 area = 80000
[01/21 14:03:48    462s] (I)      layer 2 area = 80000
[01/21 14:03:48    462s] (I)      layer 3 area = 80000
[01/21 14:03:48    462s] (I)      layer 4 area = 80000
[01/21 14:03:48    462s] (I)      layer 5 area = 80000
[01/21 14:03:48    462s] (I)      layer 6 area = 80000
[01/21 14:03:48    462s] (I)      layer 7 area = 80000
[01/21 14:03:48    462s] (I)      layer 8 area = 80000
[01/21 14:03:48    462s] (I)      layer 9 area = 400000
[01/21 14:03:48    462s] (I)      layer 10 area = 400000
[01/21 14:03:48    462s] (I)      GCell unit size   : 3420
[01/21 14:03:48    462s] (I)      GCell multiplier  : 1
[01/21 14:03:48    462s] (I)      GCell row height  : 3420
[01/21 14:03:48    462s] (I)      Actual row height : 3420
[01/21 14:03:48    462s] (I)      GCell align ref   : 20000 20000
[01/21 14:03:48    462s] [NR-eGR] Track table information for default rule: 
[01/21 14:03:48    462s] [NR-eGR] M1 has single uniform track structure
[01/21 14:03:48    462s] [NR-eGR] M2 has single uniform track structure
[01/21 14:03:48    462s] [NR-eGR] M3 has single uniform track structure
[01/21 14:03:48    462s] [NR-eGR] M4 has single uniform track structure
[01/21 14:03:48    462s] [NR-eGR] M5 has single uniform track structure
[01/21 14:03:48    462s] [NR-eGR] M6 has single uniform track structure
[01/21 14:03:48    462s] [NR-eGR] M7 has single uniform track structure
[01/21 14:03:48    462s] [NR-eGR] M8 has single uniform track structure
[01/21 14:03:48    462s] [NR-eGR] M9 has single uniform track structure
[01/21 14:03:48    462s] [NR-eGR] M10 has single uniform track structure
[01/21 14:03:48    462s] [NR-eGR] M11 has single uniform track structure
[01/21 14:03:48    462s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:48    462s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:48    462s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:48    462s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:48    462s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:48    462s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:48    462s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:48    462s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:48    462s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:48    462s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:03:48    462s] [NR-eGR] No double-cut via on layer 1
[01/21 14:03:48    462s] [NR-eGR] No double-cut via on layer 2
[01/21 14:03:48    462s] [NR-eGR] No double-cut via on layer 3
[01/21 14:03:48    462s] [NR-eGR] No double-cut via on layer 4
[01/21 14:03:48    462s] [NR-eGR] No double-cut via on layer 5
[01/21 14:03:48    462s] [NR-eGR] No double-cut via on layer 6
[01/21 14:03:48    462s] [NR-eGR] No double-cut via on layer 7
[01/21 14:03:48    462s] [NR-eGR] No double-cut via on layer 8
[01/21 14:03:48    462s] [NR-eGR] No double-cut via on layer 9
[01/21 14:03:48    462s] [NR-eGR] No double-cut via on layer 10
[01/21 14:03:48    462s] (I)      =============== Default via ===============
[01/21 14:03:48    462s] (I)      +----+------------------+-----------------+
[01/21 14:03:48    462s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[01/21 14:03:48    462s] (I)      +----+------------------+-----------------+
[01/21 14:03:48    462s] (I)      |  1 |                  |                 |
[01/21 14:03:48    462s] (I)      |  2 |                  |                 |
[01/21 14:03:48    462s] (I)      |  3 |                  |                 |
[01/21 14:03:48    462s] (I)      |  4 |                  |                 |
[01/21 14:03:48    462s] (I)      |  5 |                  |                 |
[01/21 14:03:48    462s] (I)      |  6 |                  |                 |
[01/21 14:03:48    462s] (I)      |  7 |                  |                 |
[01/21 14:03:48    462s] (I)      |  8 |                  |                 |
[01/21 14:03:48    462s] (I)      |  9 |                  |                 |
[01/21 14:03:48    462s] (I)      | 10 |                  |                 |
[01/21 14:03:48    462s] (I)      +----+------------------+-----------------+
[01/21 14:03:48    462s] [NR-eGR] Read 1622 PG shapes
[01/21 14:03:48    462s] [NR-eGR] Read 0 clock shapes
[01/21 14:03:48    462s] [NR-eGR] Read 0 other shapes
[01/21 14:03:48    462s] [NR-eGR] #Routing Blockages  : 0
[01/21 14:03:48    462s] [NR-eGR] #Instance Blockages : 0
[01/21 14:03:48    462s] [NR-eGR] #PG Blockages       : 1622
[01/21 14:03:48    462s] [NR-eGR] #Halo Blockages     : 0
[01/21 14:03:48    462s] [NR-eGR] #Boundary Blockages : 0
[01/21 14:03:48    462s] [NR-eGR] #Clock Blockages    : 0
[01/21 14:03:48    462s] [NR-eGR] #Other Blockages    : 0
[01/21 14:03:48    462s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 14:03:48    462s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 14:03:48    462s] [NR-eGR] Read 274 nets ( ignored 0 )
[01/21 14:03:48    462s] (I)      early_global_route_priority property id does not exist.
[01/21 14:03:48    462s] (I)      Read Num Blocks=1622  Num Prerouted Wires=0  Num CS=0
[01/21 14:03:48    462s] (I)      Layer 1 (V) : #blockages 188 : #preroutes 0
[01/21 14:03:48    462s] (I)      Layer 2 (H) : #blockages 188 : #preroutes 0
[01/21 14:03:48    462s] (I)      Layer 3 (V) : #blockages 188 : #preroutes 0
[01/21 14:03:48    462s] (I)      Layer 4 (H) : #blockages 188 : #preroutes 0
[01/21 14:03:48    462s] (I)      Layer 5 (V) : #blockages 188 : #preroutes 0
[01/21 14:03:48    462s] (I)      Layer 6 (H) : #blockages 188 : #preroutes 0
[01/21 14:03:48    462s] (I)      Layer 7 (V) : #blockages 188 : #preroutes 0
[01/21 14:03:48    462s] (I)      Layer 8 (H) : #blockages 188 : #preroutes 0
[01/21 14:03:48    462s] (I)      Layer 9 (V) : #blockages 106 : #preroutes 0
[01/21 14:03:48    462s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[01/21 14:03:48    462s] (I)      Number of ignored nets                =      0
[01/21 14:03:48    462s] (I)      Number of connected nets              =      0
[01/21 14:03:48    462s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 14:03:48    462s] (I)      Number of clock nets                  =      0.  Ignored: No
[01/21 14:03:48    462s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 14:03:48    462s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 14:03:48    462s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 14:03:48    462s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 14:03:48    462s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 14:03:48    462s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 14:03:48    462s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 14:03:48    462s] (I)      Constructing bin map
[01/21 14:03:48    462s] (I)      Initialize bin information with width=6840 height=6840
[01/21 14:03:48    462s] (I)      Done constructing bin map
[01/21 14:03:48    462s] (I)      Ndr track 0 does not exist
[01/21 14:03:48    462s] (I)      ---------------------Grid Graph Info--------------------
[01/21 14:03:48    462s] (I)      Routing area        : (0, 0) - (200000, 200000)
[01/21 14:03:48    462s] (I)      Core area           : (20000, 20000) - (180000, 177320)
[01/21 14:03:48    462s] (I)      Site width          :   400  (dbu)
[01/21 14:03:48    462s] (I)      Row height          :  3420  (dbu)
[01/21 14:03:48    462s] (I)      GCell row height    :  3420  (dbu)
[01/21 14:03:48    462s] (I)      GCell width         :  3420  (dbu)
[01/21 14:03:48    462s] (I)      GCell height        :  3420  (dbu)
[01/21 14:03:48    462s] (I)      Grid                :    58    58    11
[01/21 14:03:48    462s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 14:03:48    462s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 14:03:48    462s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 14:03:48    462s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 14:03:48    462s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 14:03:48    462s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 14:03:48    462s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[01/21 14:03:48    462s] (I)      First track coord   :   430   200   430   200   430   200   430   200   430  1200  1430
[01/21 14:03:48    462s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[01/21 14:03:48    462s] (I)      Total num of tracks :   526   500   499   500   499   500   499   500   250   199   199
[01/21 14:03:48    462s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 14:03:48    462s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 14:03:48    462s] (I)      --------------------------------------------------------
[01/21 14:03:48    462s] 
[01/21 14:03:48    462s] [NR-eGR] ============ Routing rule table ============
[01/21 14:03:48    462s] [NR-eGR] Rule id: 0  Nets: 274
[01/21 14:03:48    462s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 14:03:48    462s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/21 14:03:48    462s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[01/21 14:03:48    462s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[01/21 14:03:48    462s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[01/21 14:03:48    462s] [NR-eGR] ========================================
[01/21 14:03:48    462s] [NR-eGR] 
[01/21 14:03:48    462s] (I)      =============== Blocked Tracks ===============
[01/21 14:03:48    462s] (I)      +-------+---------+----------+---------------+
[01/21 14:03:48    462s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 14:03:48    462s] (I)      +-------+---------+----------+---------------+
[01/21 14:03:48    462s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 14:03:48    462s] (I)      |     2 |   29000 |     2068 |         7.13% |
[01/21 14:03:48    462s] (I)      |     3 |   28942 |      472 |         1.63% |
[01/21 14:03:48    462s] (I)      |     4 |   29000 |     2068 |         7.13% |
[01/21 14:03:48    462s] (I)      |     5 |   28942 |      472 |         1.63% |
[01/21 14:03:48    462s] (I)      |     6 |   29000 |     2068 |         7.13% |
[01/21 14:03:48    462s] (I)      |     7 |   28942 |      472 |         1.63% |
[01/21 14:03:48    462s] (I)      |     8 |   29000 |     2068 |         7.13% |
[01/21 14:03:48    462s] (I)      |     9 |   14500 |      292 |         2.01% |
[01/21 14:03:48    462s] (I)      |    10 |   11542 |     1093 |         9.47% |
[01/21 14:03:48    462s] (I)      |    11 |   11542 |     1108 |         9.60% |
[01/21 14:03:48    462s] (I)      +-------+---------+----------+---------------+
[01/21 14:03:48    462s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1872.89 MB )
[01/21 14:03:48    462s] (I)      Reset routing kernel
[01/21 14:03:48    462s] (I)      Started Global Routing ( Curr Mem: 1872.89 MB )
[01/21 14:03:48    462s] (I)      totalPins=836  totalGlobalPin=836 (100.00%)
[01/21 14:03:48    462s] (I)      total 2D Cap : 234394 = (110338 H, 124056 V)
[01/21 14:03:48    462s] (I)      #blocked areas for congestion spreading : 0
[01/21 14:03:48    462s] [NR-eGR] Layer group 1: route 274 net(s) in layer range [2, 11]
[01/21 14:03:48    462s] (I)      
[01/21 14:03:48    462s] (I)      ============  Phase 1a Route ============
[01/21 14:03:48    462s] (I)      Usage: 4428 = (1945 H, 2483 V) = (1.76% H, 2.00% V) = (3.326e+03um H, 4.246e+03um V)
[01/21 14:03:48    462s] (I)      
[01/21 14:03:48    462s] (I)      ============  Phase 1b Route ============
[01/21 14:03:48    462s] (I)      Usage: 4428 = (1945 H, 2483 V) = (1.76% H, 2.00% V) = (3.326e+03um H, 4.246e+03um V)
[01/21 14:03:48    462s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.571880e+03um
[01/21 14:03:48    462s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 14:03:48    462s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 14:03:48    462s] (I)      
[01/21 14:03:48    462s] (I)      ============  Phase 1c Route ============
[01/21 14:03:48    462s] (I)      Usage: 4428 = (1945 H, 2483 V) = (1.76% H, 2.00% V) = (3.326e+03um H, 4.246e+03um V)
[01/21 14:03:48    462s] (I)      
[01/21 14:03:48    462s] (I)      ============  Phase 1d Route ============
[01/21 14:03:48    462s] (I)      Usage: 4428 = (1945 H, 2483 V) = (1.76% H, 2.00% V) = (3.326e+03um H, 4.246e+03um V)
[01/21 14:03:48    462s] (I)      
[01/21 14:03:48    462s] (I)      ============  Phase 1e Route ============
[01/21 14:03:48    462s] (I)      Usage: 4428 = (1945 H, 2483 V) = (1.76% H, 2.00% V) = (3.326e+03um H, 4.246e+03um V)
[01/21 14:03:48    462s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.571880e+03um
[01/21 14:03:48    462s] (I)      
[01/21 14:03:48    462s] (I)      ============  Phase 1l Route ============
[01/21 14:03:48    462s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 14:03:48    462s] (I)      Layer  2:      27942      2549         0           0       28266    ( 0.00%) 
[01/21 14:03:48    462s] (I)      Layer  3:      28067      1851         0           0       28266    ( 0.00%) 
[01/21 14:03:48    462s] (I)      Layer  4:      27942       100         0           0       28266    ( 0.00%) 
[01/21 14:03:48    462s] (I)      Layer  5:      28067       100         0           0       28266    ( 0.00%) 
[01/21 14:03:48    462s] (I)      Layer  6:      27942         0         0           0       28266    ( 0.00%) 
[01/21 14:03:48    462s] (I)      Layer  7:      28067         0         0           0       28266    ( 0.00%) 
[01/21 14:03:48    462s] (I)      Layer  8:      27942         0         0           0       28266    ( 0.00%) 
[01/21 14:03:48    462s] (I)      Layer  9:      14029         0         0           0       14133    ( 0.00%) 
[01/21 14:03:48    462s] (I)      Layer 10:      10260         0         0         732       10575    ( 6.47%) 
[01/21 14:03:48    462s] (I)      Layer 11:      10250         0         0         927       10380    ( 8.20%) 
[01/21 14:03:48    462s] (I)      Total:        230508      4600         0        1657      232948    ( 0.71%) 
[01/21 14:03:48    462s] (I)      
[01/21 14:03:48    462s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 14:03:48    462s] [NR-eGR]                        OverCon            
[01/21 14:03:48    462s] [NR-eGR]                         #Gcell     %Gcell
[01/21 14:03:48    462s] [NR-eGR]        Layer             (1-0)    OverCon
[01/21 14:03:48    462s] [NR-eGR] ----------------------------------------------
[01/21 14:03:48    462s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:48    462s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:48    462s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:48    462s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:48    462s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:48    462s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:48    462s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:48    462s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:48    462s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:48    462s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:48    462s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 14:03:48    462s] [NR-eGR] ----------------------------------------------
[01/21 14:03:48    462s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/21 14:03:48    462s] [NR-eGR] 
[01/21 14:03:48    462s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1872.89 MB )
[01/21 14:03:48    462s] (I)      total 2D Cap : 234647 = (110441 H, 124206 V)
[01/21 14:03:48    462s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 14:03:48    462s] (I)      ============= Track Assignment ============
[01/21 14:03:48    462s] (I)      Started Track Assignment (1T) ( Curr Mem: 1872.89 MB )
[01/21 14:03:48    462s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 14:03:48    462s] (I)      Run Multi-thread track assignment
[01/21 14:03:48    462s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1873.89 MB )
[01/21 14:03:48    462s] (I)      Started Export ( Curr Mem: 1873.89 MB )
[01/21 14:03:48    462s] [NR-eGR]              Length (um)  Vias 
[01/21 14:03:48    462s] [NR-eGR] -------------------------------
[01/21 14:03:48    462s] [NR-eGR]  M1   (1H)             0   736 
[01/21 14:03:48    462s] [NR-eGR]  M2   (2V)          4204  1231 
[01/21 14:03:48    462s] [NR-eGR]  M3   (3H)          3191    22 
[01/21 14:03:48    462s] [NR-eGR]  M4   (4V)           171    13 
[01/21 14:03:48    462s] [NR-eGR]  M5   (5H)           170     0 
[01/21 14:03:48    462s] [NR-eGR]  M6   (6V)             0     0 
[01/21 14:03:48    462s] [NR-eGR]  M7   (7H)             0     0 
[01/21 14:03:48    462s] [NR-eGR]  M8   (8V)             0     0 
[01/21 14:03:48    462s] [NR-eGR]  M9   (9H)             0     0 
[01/21 14:03:48    462s] [NR-eGR]  M10  (10V)            0     0 
[01/21 14:03:48    462s] [NR-eGR]  M11  (11H)            0     0 
[01/21 14:03:48    462s] [NR-eGR] -------------------------------
[01/21 14:03:48    462s] [NR-eGR]       Total         7735  2002 
[01/21 14:03:48    462s] [NR-eGR] --------------------------------------------------------------------------
[01/21 14:03:48    462s] [NR-eGR] Total half perimeter of net bounding box: 7067um
[01/21 14:03:48    462s] [NR-eGR] Total length: 7735um, number of vias: 2002
[01/21 14:03:48    462s] [NR-eGR] --------------------------------------------------------------------------
[01/21 14:03:48    462s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/21 14:03:48    462s] [NR-eGR] --------------------------------------------------------------------------
[01/21 14:03:48    462s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1873.89 MB )
[01/21 14:03:48    462s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.07 sec, Curr Mem: 1873.89 MB )
[01/21 14:03:48    462s] (I)      ===================================== Runtime Summary ======================================
[01/21 14:03:48    462s] (I)       Step                                             %     Start    Finish      Real       CPU 
[01/21 14:03:48    462s] (I)      --------------------------------------------------------------------------------------------
[01/21 14:03:48    462s] (I)       Early Global Route kernel                  100.00%  9.75 sec  9.81 sec  0.07 sec  0.05 sec 
[01/21 14:03:48    462s] (I)       +-Import and model                          31.93%  9.75 sec  9.77 sec  0.02 sec  0.01 sec 
[01/21 14:03:48    462s] (I)       | +-Create place DB                          2.90%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | +-Import place data                      2.75%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | +-Read instances and placement         1.12%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | +-Read nets                            0.65%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | +-Create route DB                         12.78%  9.75 sec  9.76 sec  0.01 sec  0.01 sec 
[01/21 14:03:48    462s] (I)       | | +-Import route data (1T)                12.25%  9.76 sec  9.76 sec  0.01 sec  0.01 sec 
[01/21 14:03:48    462s] (I)       | | | +-Read blockages ( Layer 2-11 )        2.21%  9.76 sec  9.76 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | | +-Read routing blockages             0.00%  9.76 sec  9.76 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | | +-Read instance blockages            0.18%  9.76 sec  9.76 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | | +-Read PG blockages                  0.52%  9.76 sec  9.76 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | | +-Read clock blockages               0.03%  9.76 sec  9.76 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | | +-Read other blockages               0.03%  9.76 sec  9.76 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | | +-Read halo blockages                0.01%  9.76 sec  9.76 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | | +-Read boundary cut boxes            0.00%  9.76 sec  9.76 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | +-Read blackboxes                      0.02%  9.76 sec  9.76 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | +-Read prerouted                       0.08%  9.76 sec  9.76 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | +-Read unlegalized nets                0.03%  9.76 sec  9.76 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | +-Read nets                            0.17%  9.76 sec  9.76 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | +-Set up via pillars                   0.01%  9.76 sec  9.76 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | +-Initialize 3D grid graph             0.23%  9.76 sec  9.76 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | +-Model blockage capacity              4.55%  9.76 sec  9.76 sec  0.00 sec  0.01 sec 
[01/21 14:03:48    462s] (I)       | | | | +-Initialize 3D capacity             4.10%  9.76 sec  9.76 sec  0.00 sec  0.01 sec 
[01/21 14:03:48    462s] (I)       | +-Read aux data                           10.89%  9.76 sec  9.77 sec  0.01 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | +-Others data preparation                  0.04%  9.77 sec  9.77 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | +-Create route kernel                      4.33%  9.77 sec  9.77 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       +-Global Routing                            42.11%  9.77 sec  9.80 sec  0.03 sec  0.02 sec 
[01/21 14:03:48    462s] (I)       | +-Initialization                           0.25%  9.77 sec  9.77 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | +-Net group 1                             38.95%  9.77 sec  9.80 sec  0.03 sec  0.02 sec 
[01/21 14:03:48    462s] (I)       | | +-Generate topology                     15.07%  9.77 sec  9.78 sec  0.01 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | +-Phase 1a                               2.55%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | +-Pattern routing (1T)                 2.06%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | +-Add via demand to 2D                 0.12%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | +-Phase 1b                               0.11%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | +-Phase 1c                               0.03%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | +-Phase 1d                               0.03%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | +-Phase 1e                               0.43%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | +-Route legalization                   0.18%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | | | +-Legalize Reach Aware Violations    0.02%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | +-Phase 1l                              18.15%  9.79 sec  9.80 sec  0.01 sec  0.01 sec 
[01/21 14:03:48    462s] (I)       | | | +-Layer assignment (1T)               17.24%  9.79 sec  9.80 sec  0.01 sec  0.01 sec 
[01/21 14:03:48    462s] (I)       | +-Clean cong LA                            0.00%  9.80 sec  9.80 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       +-Export 3D cong map                         1.77%  9.80 sec  9.80 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | +-Export 2D cong map                       0.18%  9.80 sec  9.80 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       +-Extract Global 3D Wires                    0.15%  9.80 sec  9.80 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       +-Track Assignment (1T)                      8.12%  9.80 sec  9.81 sec  0.01 sec  0.01 sec 
[01/21 14:03:48    462s] (I)       | +-Initialization                           0.05%  9.80 sec  9.80 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | +-Track Assignment Kernel                  7.56%  9.80 sec  9.81 sec  0.00 sec  0.01 sec 
[01/21 14:03:48    462s] (I)       | +-Free Memory                              0.00%  9.81 sec  9.81 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       +-Export                                     6.39%  9.81 sec  9.81 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | +-Export DB wires                          2.47%  9.81 sec  9.81 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | +-Export all nets                        1.72%  9.81 sec  9.81 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | | +-Set wire vias                          0.35%  9.81 sec  9.81 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | +-Report wirelength                        2.43%  9.81 sec  9.81 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | +-Update net boxes                         0.86%  9.81 sec  9.81 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       | +-Update timing                            0.00%  9.81 sec  9.81 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)       +-Postprocess design                         1.01%  9.81 sec  9.81 sec  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)      ====================== Summary by functions ======================
[01/21 14:03:48    462s] (I)       Lv  Step                                   %      Real       CPU 
[01/21 14:03:48    462s] (I)      ------------------------------------------------------------------
[01/21 14:03:48    462s] (I)        0  Early Global Route kernel        100.00%  0.07 sec  0.05 sec 
[01/21 14:03:48    462s] (I)        1  Global Routing                    42.11%  0.03 sec  0.02 sec 
[01/21 14:03:48    462s] (I)        1  Import and model                  31.93%  0.02 sec  0.01 sec 
[01/21 14:03:48    462s] (I)        1  Track Assignment (1T)              8.12%  0.01 sec  0.01 sec 
[01/21 14:03:48    462s] (I)        1  Export                             6.39%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        1  Export 3D cong map                 1.77%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        1  Postprocess design                 1.01%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        1  Extract Global 3D Wires            0.15%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        2  Net group 1                       38.95%  0.03 sec  0.02 sec 
[01/21 14:03:48    462s] (I)        2  Create route DB                   12.78%  0.01 sec  0.01 sec 
[01/21 14:03:48    462s] (I)        2  Read aux data                     10.89%  0.01 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        2  Track Assignment Kernel            7.56%  0.00 sec  0.01 sec 
[01/21 14:03:48    462s] (I)        2  Create route kernel                4.33%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        2  Create place DB                    2.90%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        2  Export DB wires                    2.47%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        2  Report wirelength                  2.43%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        2  Update net boxes                   0.86%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        2  Initialization                     0.30%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        2  Export 2D cong map                 0.18%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        2  Others data preparation            0.04%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        2  Free Memory                        0.00%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        3  Phase 1l                          18.15%  0.01 sec  0.01 sec 
[01/21 14:03:48    462s] (I)        3  Generate topology                 15.07%  0.01 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        3  Import route data (1T)            12.25%  0.01 sec  0.01 sec 
[01/21 14:03:48    462s] (I)        3  Import place data                  2.75%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        3  Phase 1a                           2.55%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        3  Export all nets                    1.72%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        3  Phase 1e                           0.43%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        3  Set wire vias                      0.35%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        3  Phase 1b                           0.11%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        3  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        3  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        4  Layer assignment (1T)             17.24%  0.01 sec  0.01 sec 
[01/21 14:03:48    462s] (I)        4  Model blockage capacity            4.55%  0.00 sec  0.01 sec 
[01/21 14:03:48    462s] (I)        4  Read blockages ( Layer 2-11 )      2.21%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        4  Pattern routing (1T)               2.06%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        4  Read instances and placement       1.12%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        4  Read nets                          0.82%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        4  Initialize 3D grid graph           0.23%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        4  Route legalization                 0.18%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        4  Add via demand to 2D               0.12%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        4  Read prerouted                     0.08%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        4  Read unlegalized nets              0.03%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        4  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        5  Initialize 3D capacity             4.10%  0.00 sec  0.01 sec 
[01/21 14:03:48    462s] (I)        5  Read PG blockages                  0.52%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        5  Read instance blockages            0.18%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        5  Read clock blockages               0.03%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        5  Read other blockages               0.03%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        5  Legalize Reach Aware Violations    0.02%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[01/21 14:03:48    462s] Extraction called for design 'simple_alu' of instances=602 and nets=280 using extraction engine 'preRoute' .
[01/21 14:03:48    462s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/21 14:03:48    462s] Type 'man IMPEXT-3530' for more detail.
[01/21 14:03:48    462s] PreRoute RC Extraction called for design simple_alu.
[01/21 14:03:48    462s] RC Extraction called in multi-corner(1) mode.
[01/21 14:03:48    462s] RCMode: PreRoute
[01/21 14:03:48    462s]       RC Corner Indexes            0   
[01/21 14:03:48    462s] Capacitance Scaling Factor   : 1.00000 
[01/21 14:03:48    462s] Resistance Scaling Factor    : 1.00000 
[01/21 14:03:48    462s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 14:03:48    462s] Clock Res. Scaling Factor    : 1.00000 
[01/21 14:03:48    462s] Shrink Factor                : 0.90000
[01/21 14:03:48    462s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 14:03:48    462s] Using capacitance table file ...
[01/21 14:03:48    462s] 
[01/21 14:03:48    462s] Trim Metal Layers:
[01/21 14:03:48    462s] LayerId::1 widthSet size::4
[01/21 14:03:48    462s] LayerId::2 widthSet size::4
[01/21 14:03:48    462s] LayerId::3 widthSet size::4
[01/21 14:03:48    462s] LayerId::4 widthSet size::4
[01/21 14:03:48    462s] LayerId::5 widthSet size::4
[01/21 14:03:48    462s] LayerId::6 widthSet size::4
[01/21 14:03:48    462s] LayerId::7 widthSet size::5
[01/21 14:03:48    462s] LayerId::8 widthSet size::5
[01/21 14:03:48    462s] LayerId::9 widthSet size::5
[01/21 14:03:48    462s] LayerId::10 widthSet size::4
[01/21 14:03:48    462s] LayerId::11 widthSet size::3
[01/21 14:03:48    462s] Updating RC grid for preRoute extraction ...
[01/21 14:03:48    462s] eee: pegSigSF::1.070000
[01/21 14:03:48    462s] Initializing multi-corner capacitance tables ... 
[01/21 14:03:48    462s] Initializing multi-corner resistance tables ...
[01/21 14:03:48    462s] Creating RPSQ from WeeR and WRes ...
[01/21 14:03:48    462s] eee: l::1 avDens::0.079624 usedTrk::257.980935 availTrk::3240.000000 sigTrk::257.980935
[01/21 14:03:48    462s] eee: l::2 avDens::0.167641 usedTrk::257.999940 availTrk::1539.000000 sigTrk::257.999940
[01/21 14:03:48    462s] eee: l::3 avDens::0.124153 usedTrk::191.071905 availTrk::1539.000000 sigTrk::191.071905
[01/21 14:03:48    462s] eee: l::4 avDens::0.011250 usedTrk::10.580994 availTrk::940.500000 sigTrk::10.580994
[01/21 14:03:48    462s] eee: l::5 avDens::0.011614 usedTrk::10.922690 availTrk::940.500000 sigTrk::10.922690
[01/21 14:03:48    462s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 14:03:48    462s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 14:03:48    462s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 14:03:48    462s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 14:03:48    462s] eee: l::10 avDens::0.055437 usedTrk::22.751462 availTrk::410.400000 sigTrk::22.751462
[01/21 14:03:48    462s] eee: l::11 avDens::0.055819 usedTrk::22.908187 availTrk::410.400000 sigTrk::22.908187
[01/21 14:03:48    462s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/21 14:03:48    462s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.043972 aWlH=0.000000 lMod=0 pMax=0.805900 pMod=83 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[01/21 14:03:48    462s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1873.887M)
[01/21 14:03:48    462s] All LLGs are deleted
[01/21 14:03:48    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:48    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:48    462s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1873.9M, EPOCH TIME: 1768984428.459884
[01/21 14:03:48    462s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1873.9M, EPOCH TIME: 1768984428.460300
[01/21 14:03:48    462s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1873.9M, EPOCH TIME: 1768984428.460488
[01/21 14:03:48    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:48    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:48    462s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1873.9M, EPOCH TIME: 1768984428.461782
[01/21 14:03:48    462s] Max number of tech site patterns supported in site array is 256.
[01/21 14:03:48    462s] Core basic site is CoreSite
[01/21 14:03:48    462s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1873.9M, EPOCH TIME: 1768984428.487693
[01/21 14:03:48    462s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 14:03:48    462s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 14:03:48    462s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1873.9M, EPOCH TIME: 1768984428.487940
[01/21 14:03:48    462s] Fast DP-INIT is on for default
[01/21 14:03:48    462s] Atter site array init, number of instance map data is 0.
[01/21 14:03:48    462s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1873.9M, EPOCH TIME: 1768984428.489826
[01/21 14:03:48    462s] 
[01/21 14:03:48    462s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:03:48    462s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:1873.9M, EPOCH TIME: 1768984428.490640
[01/21 14:03:48    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 14:03:48    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:48    462s] Starting delay calculation for Setup views
[01/21 14:03:48    462s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 14:03:48    462s] #################################################################################
[01/21 14:03:48    462s] # Design Stage: PreRoute
[01/21 14:03:48    462s] # Design Name: simple_alu
[01/21 14:03:48    462s] # Design Mode: 90nm
[01/21 14:03:48    462s] # Analysis Mode: MMMC Non-OCV 
[01/21 14:03:48    462s] # Parasitics Mode: No SPEF/RCDB 
[01/21 14:03:48    462s] # Signoff Settings: SI Off 
[01/21 14:03:48    462s] #################################################################################
[01/21 14:03:48    462s] Calculate delays in Single mode...
[01/21 14:03:48    462s] Calculate delays in Single mode...
[01/21 14:03:48    462s] Calculate delays in Single mode...
[01/21 14:03:48    462s] Topological Sorting (REAL = 0:00:00.0, MEM = 1887.0M, InitMEM = 1885.9M)
[01/21 14:03:48    462s] Start delay calculation (fullDC) (1 T). (MEM=1886.96)
[01/21 14:03:48    462s] siFlow : Timing analysis mode is single, using late cdB files
[01/21 14:03:48    462s] Start AAE Lib Loading. (MEM=1896.75)
[01/21 14:03:48    462s] End AAE Lib Loading. (MEM=1934.91 CPU=0:00:00.0 Real=0:00:00.0)
[01/21 14:03:48    462s] End AAE Lib Interpolated Model. (MEM=1934.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:03:49    462s] Total number of fetched objects 424
[01/21 14:03:49    462s] Total number of fetched objects 424
[01/21 14:03:49    462s] Total number of fetched objects 424
[01/21 14:03:49    462s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:03:49    462s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:03:49    462s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:03:49    462s] End delay calculation. (MEM=2039.89 CPU=0:00:00.2 REAL=0:00:00.0)
[01/21 14:03:49    462s] End delay calculation (fullDC). (MEM=2003.28 CPU=0:00:00.3 REAL=0:00:01.0)
[01/21 14:03:49    462s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2003.3M) ***
[01/21 14:03:49    462s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:07:43 mem=2003.3M)
[01/21 14:03:50    462s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_wcl_slow view_wcl_fast view_wcl_typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.465  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   34    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2018.5M, EPOCH TIME: 1768984430.029373
[01/21 14:03:50    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:50    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:50    462s] 
[01/21 14:03:50    462s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:03:50    462s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.029, MEM:2018.5M, EPOCH TIME: 1768984430.058508
[01/21 14:03:50    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 14:03:50    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:50    462s] Density: 20.471%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:09, mem = 1271.6M, totSessionCpu=0:07:43 **
[01/21 14:03:50    462s] *** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:05.7/0:00:08.2 (0.7), totSession cpu/real = 0:07:42.8/1:47:58.9 (0.1), mem = 1976.5M
[01/21 14:03:50    462s] 
[01/21 14:03:50    462s] =============================================================================================
[01/21 14:03:50    462s]  Step TAT Report : InitOpt #1 / place_opt_design #2                             21.15-s110_1
[01/21 14:03:50    462s] =============================================================================================
[01/21 14:03:50    462s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 14:03:50    462s] ---------------------------------------------------------------------------------------------
[01/21 14:03:50    462s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:03:50    462s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.2 % )     0:00:01.6 /  0:00:00.5    0.3
[01/21 14:03:50    462s] [ DrvReport              ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.0    0.1
[01/21 14:03:50    462s] [ CellServerInit         ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 14:03:50    462s] [ LibAnalyzerInit        ]      2   0:00:05.0  (  60.6 % )     0:00:05.0 /  0:00:04.7    0.9
[01/21 14:03:50    462s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:03:50    462s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:03:50    462s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.7
[01/21 14:03:50    462s] [ ExtractRC              ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.8
[01/21 14:03:50    462s] [ TimingUpdate           ]      1   0:00:00.1  (   1.1 % )     0:00:01.2 /  0:00:00.4    0.3
[01/21 14:03:50    462s] [ FullDelayCalc          ]      1   0:00:01.1  (  13.5 % )     0:00:01.1 /  0:00:00.3    0.3
[01/21 14:03:50    462s] [ TimingReport           ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.0    0.0
[01/21 14:03:50    462s] [ MISC                   ]          0:00:01.4  (  16.6 % )     0:00:01.4 /  0:00:00.3    0.2
[01/21 14:03:50    462s] ---------------------------------------------------------------------------------------------
[01/21 14:03:50    462s]  InitOpt #1 TOTAL                   0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:05.7    0.7
[01/21 14:03:50    462s] ---------------------------------------------------------------------------------------------
[01/21 14:03:50    462s] 
[01/21 14:03:50    462s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/21 14:03:50    462s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 14:03:50    462s] ### Creating PhyDesignMc. totSessionCpu=0:07:43 mem=1976.5M
[01/21 14:03:50    462s] OPERPROF: Starting DPlace-Init at level 1, MEM:1976.5M, EPOCH TIME: 1768984430.135162
[01/21 14:03:50    462s] Processing tracks to init pin-track alignment.
[01/21 14:03:50    462s] z: 2, totalTracks: 1
[01/21 14:03:50    462s] z: 4, totalTracks: 1
[01/21 14:03:50    462s] z: 6, totalTracks: 1
[01/21 14:03:50    462s] z: 8, totalTracks: 1
[01/21 14:03:50    462s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:03:50    462s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1976.5M, EPOCH TIME: 1768984430.138486
[01/21 14:03:50    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:50    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:50    462s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:03:50    462s] 
[01/21 14:03:50    462s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:03:50    462s] OPERPROF:     Starting CMU at level 3, MEM:1976.5M, EPOCH TIME: 1768984430.167247
[01/21 14:03:50    462s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1976.5M, EPOCH TIME: 1768984430.167674
[01/21 14:03:50    462s] 
[01/21 14:03:50    462s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 14:03:50    462s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1976.5M, EPOCH TIME: 1768984430.167832
[01/21 14:03:50    462s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1976.5M, EPOCH TIME: 1768984430.167880
[01/21 14:03:50    462s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1976.5M, EPOCH TIME: 1768984430.167927
[01/21 14:03:50    462s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1976.5MB).
[01/21 14:03:50    462s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:1976.5M, EPOCH TIME: 1768984430.168093
[01/21 14:03:50    462s] TotalInstCnt at PhyDesignMc Initialization: 326
[01/21 14:03:50    462s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:43 mem=1976.5M
[01/21 14:03:50    462s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1976.5M, EPOCH TIME: 1768984430.176779
[01/21 14:03:50    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 14:03:50    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:50    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:50    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:50    462s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:1976.5M, EPOCH TIME: 1768984430.179285
[01/21 14:03:50    462s] TotalInstCnt at PhyDesignMc Destruction: 326
[01/21 14:03:50    462s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 14:03:50    462s] ### Creating PhyDesignMc. totSessionCpu=0:07:43 mem=1976.5M
[01/21 14:03:50    462s] OPERPROF: Starting DPlace-Init at level 1, MEM:1976.5M, EPOCH TIME: 1768984430.179678
[01/21 14:03:50    462s] Processing tracks to init pin-track alignment.
[01/21 14:03:50    462s] z: 2, totalTracks: 1
[01/21 14:03:50    462s] z: 4, totalTracks: 1
[01/21 14:03:50    462s] z: 6, totalTracks: 1
[01/21 14:03:50    462s] z: 8, totalTracks: 1
[01/21 14:03:50    462s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:03:50    462s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1976.5M, EPOCH TIME: 1768984430.182829
[01/21 14:03:50    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:50    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:50    462s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:03:50    462s] 
[01/21 14:03:50    462s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:03:50    462s] OPERPROF:     Starting CMU at level 3, MEM:1976.5M, EPOCH TIME: 1768984430.211561
[01/21 14:03:50    462s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1976.5M, EPOCH TIME: 1768984430.211991
[01/21 14:03:50    462s] 
[01/21 14:03:50    462s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 14:03:50    462s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1976.5M, EPOCH TIME: 1768984430.212153
[01/21 14:03:50    462s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1976.5M, EPOCH TIME: 1768984430.212204
[01/21 14:03:50    462s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1976.5M, EPOCH TIME: 1768984430.212252
[01/21 14:03:50    462s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1976.5MB).
[01/21 14:03:50    462s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:1976.5M, EPOCH TIME: 1768984430.212419
[01/21 14:03:50    462s] TotalInstCnt at PhyDesignMc Initialization: 326
[01/21 14:03:50    462s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:43 mem=1976.5M
[01/21 14:03:50    462s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1976.5M, EPOCH TIME: 1768984430.213038
[01/21 14:03:50    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 14:03:50    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:50    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:50    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:50    462s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1976.5M, EPOCH TIME: 1768984430.215499
[01/21 14:03:50    462s] TotalInstCnt at PhyDesignMc Destruction: 326
[01/21 14:03:50    462s] *** Starting optimizing excluded clock nets MEM= 1976.5M) ***
[01/21 14:03:50    462s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1976.5M) ***
[01/21 14:03:50    462s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[01/21 14:03:50    462s] Begin: GigaOpt Route Type Constraints Refinement
[01/21 14:03:50    462s] *** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:42.9/1:47:59.2 (0.1), mem = 1976.5M
[01/21 14:03:50    462s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12129.1
[01/21 14:03:50    462s] ### Creating RouteCongInterface, started
[01/21 14:03:50    462s] ### Creating TopoMgr, started
[01/21 14:03:50    462s] ### Creating TopoMgr, finished
[01/21 14:03:50    462s] #optDebug: Start CG creation (mem=1976.5M)
[01/21 14:03:50    462s]  ...initializing CG  maxDriveDist 512.365500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 51.236500 
[01/21 14:03:50    463s] (cpu=0:00:00.1, mem=2173.4M)
[01/21 14:03:50    463s]  ...processing cgPrt (cpu=0:00:00.1, mem=2173.4M)
[01/21 14:03:50    463s]  ...processing cgEgp (cpu=0:00:00.1, mem=2173.4M)
[01/21 14:03:50    463s]  ...processing cgPbk (cpu=0:00:00.1, mem=2173.4M)
[01/21 14:03:50    463s]  ...processing cgNrb(cpu=0:00:00.1, mem=2173.4M)
[01/21 14:03:50    463s]  ...processing cgObs (cpu=0:00:00.1, mem=2173.4M)
[01/21 14:03:50    463s]  ...processing cgCon (cpu=0:00:00.1, mem=2173.4M)
[01/21 14:03:50    463s]  ...processing cgPdm (cpu=0:00:00.1, mem=2173.4M)
[01/21 14:03:50    463s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2173.4M)
[01/21 14:03:50    463s] 
[01/21 14:03:50    463s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 14:03:50    463s] 
[01/21 14:03:50    463s] #optDebug: {0, 1.000}
[01/21 14:03:50    463s] ### Creating RouteCongInterface, finished
[01/21 14:03:50    463s] Updated routing constraints on 0 nets.
[01/21 14:03:50    463s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12129.1
[01/21 14:03:50    463s] Bottom Preferred Layer:
[01/21 14:03:50    463s]     None
[01/21 14:03:50    463s] Via Pillar Rule:
[01/21 14:03:50    463s]     None
[01/21 14:03:50    463s] *** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.1/0:00:00.2 (0.7), totSession cpu/real = 0:07:43.0/1:47:59.4 (0.1), mem = 2173.4M
[01/21 14:03:50    463s] 
[01/21 14:03:50    463s] =============================================================================================
[01/21 14:03:50    463s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #2                 21.15-s110_1
[01/21 14:03:50    463s] =============================================================================================
[01/21 14:03:50    463s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 14:03:50    463s] ---------------------------------------------------------------------------------------------
[01/21 14:03:50    463s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  92.9 % )     0:00:00.2 /  0:00:00.1    0.7
[01/21 14:03:50    463s] [ MISC                   ]          0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    0.8
[01/21 14:03:50    463s] ---------------------------------------------------------------------------------------------
[01/21 14:03:50    463s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    0.7
[01/21 14:03:50    463s] ---------------------------------------------------------------------------------------------
[01/21 14:03:50    463s] 
[01/21 14:03:50    463s] End: GigaOpt Route Type Constraints Refinement
[01/21 14:03:50    463s] The useful skew maximum allowed delay is: 0.15
[01/21 14:03:50    463s] Deleting Lib Analyzer.
[01/21 14:03:50    463s] 
[01/21 14:03:50    463s] Optimization is working on the following views:
[01/21 14:03:50    463s]   Setup views: view_wcl_slow view_wcl_fast 
[01/21 14:03:50    463s]   Hold  views: view_wcl_fast view_wcl_slow 
[01/21 14:03:50    463s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 14:03:50    463s] *** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:43.1/1:47:59.7 (0.1), mem = 2189.4M
[01/21 14:03:50    463s] ### Creating LA Mngr. totSessionCpu=0:07:43 mem=2189.4M
[01/21 14:03:50    463s] ### Creating LA Mngr, finished. totSessionCpu=0:07:43 mem=2189.4M
[01/21 14:03:51    463s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12129.2
[01/21 14:03:51    463s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 14:03:51    463s] ### Creating PhyDesignMc. totSessionCpu=0:07:43 mem=2189.4M
[01/21 14:03:51    463s] OPERPROF: Starting DPlace-Init at level 1, MEM:2189.4M, EPOCH TIME: 1768984431.071372
[01/21 14:03:51    463s] Processing tracks to init pin-track alignment.
[01/21 14:03:51    463s] z: 2, totalTracks: 1
[01/21 14:03:51    463s] z: 4, totalTracks: 1
[01/21 14:03:51    463s] z: 6, totalTracks: 1
[01/21 14:03:51    463s] z: 8, totalTracks: 1
[01/21 14:03:51    463s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:03:51    463s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2189.4M, EPOCH TIME: 1768984431.075049
[01/21 14:03:51    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:51    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:51    463s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:03:51    463s] 
[01/21 14:03:51    463s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:03:51    463s] OPERPROF:     Starting CMU at level 3, MEM:2189.4M, EPOCH TIME: 1768984431.104059
[01/21 14:03:51    463s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2189.4M, EPOCH TIME: 1768984431.104497
[01/21 14:03:51    463s] 
[01/21 14:03:51    463s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 14:03:51    463s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2189.4M, EPOCH TIME: 1768984431.104660
[01/21 14:03:51    463s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2189.4M, EPOCH TIME: 1768984431.104708
[01/21 14:03:51    463s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2189.4M, EPOCH TIME: 1768984431.104756
[01/21 14:03:51    463s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2189.4MB).
[01/21 14:03:51    463s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.034, MEM:2189.4M, EPOCH TIME: 1768984431.104932
[01/21 14:03:51    463s] TotalInstCnt at PhyDesignMc Initialization: 326
[01/21 14:03:51    463s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:43 mem=2189.4M
[01/21 14:03:51    463s] 
[01/21 14:03:51    463s] Footprint cell information for calculating maxBufDist
[01/21 14:03:51    463s] *info: There are 15 candidate Buffer cells
[01/21 14:03:51    463s] *info: There are 15 candidate Inverter cells
[01/21 14:03:51    463s] 
[01/21 14:03:52    464s] #optDebug: Start CG creation (mem=2189.4M)
[01/21 14:03:52    464s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/21 14:03:52    464s] (cpu=0:00:00.1, mem=2189.4M)
[01/21 14:03:52    464s]  ...processing cgPrt (cpu=0:00:00.1, mem=2189.4M)
[01/21 14:03:52    464s]  ...processing cgEgp (cpu=0:00:00.1, mem=2189.4M)
[01/21 14:03:52    464s]  ...processing cgPbk (cpu=0:00:00.1, mem=2189.4M)
[01/21 14:03:52    464s]  ...processing cgNrb(cpu=0:00:00.1, mem=2189.4M)
[01/21 14:03:52    464s]  ...processing cgObs (cpu=0:00:00.1, mem=2189.4M)
[01/21 14:03:52    464s]  ...processing cgCon (cpu=0:00:00.1, mem=2189.4M)
[01/21 14:03:52    464s]  ...processing cgPdm (cpu=0:00:00.1, mem=2189.4M)
[01/21 14:03:52    464s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2189.4M)
[01/21 14:03:52    464s] ### Creating RouteCongInterface, started
[01/21 14:03:52    464s] 
[01/21 14:03:52    464s] Creating Lib Analyzer ...
[01/21 14:03:52    464s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/21 14:03:52    464s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX16)
[01/21 14:03:52    464s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 14:03:52    464s] 
[01/21 14:03:52    464s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/21 14:03:53    466s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:46 mem=2189.4M
[01/21 14:03:53    466s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:46 mem=2189.4M
[01/21 14:03:53    466s] Creating Lib Analyzer, finished. 
[01/21 14:03:53    466s] 
[01/21 14:03:53    466s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 14:03:53    466s] 
[01/21 14:03:53    466s] #optDebug: {0, 1.000}
[01/21 14:03:53    466s] ### Creating RouteCongInterface, finished
[01/21 14:03:53    466s] {MG  {7 0 1.2 0.0534786}  {10 0 5.2 0.231833} }
[01/21 14:03:54    466s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2208.5M, EPOCH TIME: 1768984434.315953
[01/21 14:03:54    466s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.009, MEM:2208.5M, EPOCH TIME: 1768984434.324760
[01/21 14:03:54    466s] 
[01/21 14:03:54    466s] Netlist preparation processing... 
[01/21 14:03:54    466s] Removed 0 instance
[01/21 14:03:54    466s] *info: Marking 0 isolation instances dont touch
[01/21 14:03:54    466s] *info: Marking 0 level shifter instances dont touch
[01/21 14:03:54    466s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2189.4M, EPOCH TIME: 1768984434.354326
[01/21 14:03:54    466s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:602).
[01/21 14:03:54    466s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:54    466s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:54    466s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:54    466s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2093.4M, EPOCH TIME: 1768984434.358910
[01/21 14:03:54    466s] TotalInstCnt at PhyDesignMc Destruction: 326
[01/21 14:03:54    466s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12129.2
[01/21 14:03:54    466s] *** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:03.1/0:00:03.4 (0.9), totSession cpu/real = 0:07:46.3/1:48:03.1 (0.1), mem = 2093.4M
[01/21 14:03:54    466s] 
[01/21 14:03:54    466s] =============================================================================================
[01/21 14:03:54    466s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #2                     21.15-s110_1
[01/21 14:03:54    466s] =============================================================================================
[01/21 14:03:54    466s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 14:03:54    466s] ---------------------------------------------------------------------------------------------
[01/21 14:03:54    466s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  46.7 % )     0:00:01.6 /  0:00:01.6    1.0
[01/21 14:03:54    466s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:03:54    466s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[01/21 14:03:54    466s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:03:54    466s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:01.6 /  0:00:01.6    1.0
[01/21 14:03:54    466s] [ SteinerInterfaceInit   ]      1   0:00:01.3  (  37.3 % )     0:00:01.3 /  0:00:01.2    1.0
[01/21 14:03:54    466s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:03:54    466s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:03:54    466s] [ MISC                   ]          0:00:00.5  (  14.3 % )     0:00:00.5 /  0:00:00.2    0.5
[01/21 14:03:54    466s] ---------------------------------------------------------------------------------------------
[01/21 14:03:54    466s]  SimplifyNetlist #1 TOTAL           0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.1    0.9
[01/21 14:03:54    466s] ---------------------------------------------------------------------------------------------
[01/21 14:03:54    466s] 
[01/21 14:03:54    466s] 
[01/21 14:03:54    466s] Active setup views:
[01/21 14:03:54    466s]  view_wcl_fast
[01/21 14:03:54    466s]   Dominating endpoints: 22
[01/21 14:03:54    466s]   Dominating TNS: -0.000
[01/21 14:03:54    466s] 
[01/21 14:03:54    466s]  view_wcl_slow
[01/21 14:03:54    466s]   Dominating endpoints: 11
[01/21 14:03:54    466s]   Dominating TNS: -0.000
[01/21 14:03:54    466s] 
[01/21 14:03:54    466s] Deleting Lib Analyzer.
[01/21 14:03:54    466s] Begin: GigaOpt Global Optimization
[01/21 14:03:54    466s] *info: use new DP (enabled)
[01/21 14:03:54    466s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/21 14:03:54    466s] *** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:46.3/1:48:03.3 (0.1), mem = 2131.6M
[01/21 14:03:54    466s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12129.3
[01/21 14:03:54    466s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 14:03:54    466s] ### Creating PhyDesignMc. totSessionCpu=0:07:46 mem=2131.6M
[01/21 14:03:54    466s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/21 14:03:54    466s] OPERPROF: Starting DPlace-Init at level 1, MEM:2131.6M, EPOCH TIME: 1768984434.503194
[01/21 14:03:54    466s] Processing tracks to init pin-track alignment.
[01/21 14:03:54    466s] z: 2, totalTracks: 1
[01/21 14:03:54    466s] z: 4, totalTracks: 1
[01/21 14:03:54    466s] z: 6, totalTracks: 1
[01/21 14:03:54    466s] z: 8, totalTracks: 1
[01/21 14:03:54    466s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:03:54    466s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2131.6M, EPOCH TIME: 1768984434.506873
[01/21 14:03:54    466s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:54    466s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:54    466s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:03:54    466s] 
[01/21 14:03:54    466s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:03:54    466s] OPERPROF:     Starting CMU at level 3, MEM:2131.6M, EPOCH TIME: 1768984434.536074
[01/21 14:03:54    466s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2131.6M, EPOCH TIME: 1768984434.536513
[01/21 14:03:54    466s] 
[01/21 14:03:54    466s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 14:03:54    466s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2131.6M, EPOCH TIME: 1768984434.536671
[01/21 14:03:54    466s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2131.6M, EPOCH TIME: 1768984434.536719
[01/21 14:03:54    466s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2131.6M, EPOCH TIME: 1768984434.536766
[01/21 14:03:54    466s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2131.6MB).
[01/21 14:03:54    466s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.034, MEM:2131.6M, EPOCH TIME: 1768984434.536938
[01/21 14:03:54    466s] TotalInstCnt at PhyDesignMc Initialization: 326
[01/21 14:03:54    466s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:46 mem=2131.6M
[01/21 14:03:54    466s] ### Creating RouteCongInterface, started
[01/21 14:03:54    466s] 
[01/21 14:03:54    466s] Creating Lib Analyzer ...
[01/21 14:03:54    466s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/21 14:03:54    466s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX16)
[01/21 14:03:54    466s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 14:03:54    466s] 
[01/21 14:03:54    466s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/21 14:03:56    468s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:48 mem=2131.6M
[01/21 14:03:56    468s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:48 mem=2131.6M
[01/21 14:03:56    468s] Creating Lib Analyzer, finished. 
[01/21 14:03:56    468s] 
[01/21 14:03:56    468s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 14:03:56    468s] 
[01/21 14:03:56    468s] #optDebug: {0, 1.000}
[01/21 14:03:56    468s] ### Creating RouteCongInterface, finished
[01/21 14:03:56    468s] {MG  {7 0 1.2 0.0534786}  {10 0 5.2 0.231833} }
[01/21 14:03:56    468s] *info: 4 no-driver nets excluded.
[01/21 14:03:56    468s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2169.7M, EPOCH TIME: 1768984436.916074
[01/21 14:03:56    468s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2169.7M, EPOCH TIME: 1768984436.916172
[01/21 14:03:57    468s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/21 14:03:57    468s] +--------+--------+---------+------------+--------+----------------+---------+-------------+
[01/21 14:03:57    468s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|  End Point  |
[01/21 14:03:57    468s] +--------+--------+---------+------------+--------+----------------+---------+-------------+
[01/21 14:03:57    468s] |   0.000|   0.000|   20.47%|   0:00:00.0| 2169.7M|   view_wcl_slow|       NA| NA          |
[01/21 14:03:57    468s] +--------+--------+---------+------------+--------+----------------+---------+-------------+
[01/21 14:03:57    468s] 
[01/21 14:03:57    468s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2169.7M) ***
[01/21 14:03:57    468s] 
[01/21 14:03:57    468s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2169.7M) ***
[01/21 14:03:57    468s] Bottom Preferred Layer:
[01/21 14:03:57    468s]     None
[01/21 14:03:57    468s] Via Pillar Rule:
[01/21 14:03:57    468s]     None
[01/21 14:03:57    468s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/21 14:03:57    468s] Total-nets :: 274, Stn-nets :: 0, ratio :: 0 %, Total-len 7735.26, Stn-len 0
[01/21 14:03:57    468s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2150.7M, EPOCH TIME: 1768984437.082974
[01/21 14:03:57    468s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:602).
[01/21 14:03:57    468s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:57    468s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:57    468s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:57    468s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2100.7M, EPOCH TIME: 1768984437.086047
[01/21 14:03:57    468s] TotalInstCnt at PhyDesignMc Destruction: 326
[01/21 14:03:57    468s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12129.3
[01/21 14:03:57    468s] *** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.2/0:00:02.6 (0.9), totSession cpu/real = 0:07:48.5/1:48:05.9 (0.1), mem = 2100.7M
[01/21 14:03:57    468s] 
[01/21 14:03:57    468s] =============================================================================================
[01/21 14:03:57    468s]  Step TAT Report : GlobalOpt #1 / place_opt_design #2                           21.15-s110_1
[01/21 14:03:57    468s] =============================================================================================
[01/21 14:03:57    468s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 14:03:57    468s] ---------------------------------------------------------------------------------------------
[01/21 14:03:57    468s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:03:57    468s] [ LibAnalyzerInit        ]      1   0:00:01.8  (  69.7 % )     0:00:01.8 /  0:00:01.8    1.0
[01/21 14:03:57    468s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:03:57    468s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[01/21 14:03:57    468s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:03:57    468s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:01.8 /  0:00:01.8    1.0
[01/21 14:03:57    468s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:03:57    468s] [ TransformInit          ]      1   0:00:00.6  (  21.7 % )     0:00:00.6 /  0:00:00.2    0.4
[01/21 14:03:57    468s] [ MISC                   ]          0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.1    0.9
[01/21 14:03:57    468s] ---------------------------------------------------------------------------------------------
[01/21 14:03:57    468s]  GlobalOpt #1 TOTAL                 0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.2    0.9
[01/21 14:03:57    468s] ---------------------------------------------------------------------------------------------
[01/21 14:03:57    468s] 
[01/21 14:03:57    468s] End: GigaOpt Global Optimization
[01/21 14:03:57    468s] *** Timing Is met
[01/21 14:03:57    468s] *** Check timing (0:00:00.0)
[01/21 14:03:57    468s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 14:03:57    468s] Deleting Lib Analyzer.
[01/21 14:03:57    468s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/21 14:03:57    468s] ### Creating LA Mngr. totSessionCpu=0:07:49 mem=2138.8M
[01/21 14:03:57    468s] ### Creating LA Mngr, finished. totSessionCpu=0:07:49 mem=2138.8M
[01/21 14:03:57    468s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/21 14:03:57    468s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 14:03:57    468s] ### Creating PhyDesignMc. totSessionCpu=0:07:49 mem=2157.9M
[01/21 14:03:57    468s] OPERPROF: Starting DPlace-Init at level 1, MEM:2157.9M, EPOCH TIME: 1768984437.163739
[01/21 14:03:57    468s] Processing tracks to init pin-track alignment.
[01/21 14:03:57    468s] z: 2, totalTracks: 1
[01/21 14:03:57    468s] z: 4, totalTracks: 1
[01/21 14:03:57    468s] z: 6, totalTracks: 1
[01/21 14:03:57    468s] z: 8, totalTracks: 1
[01/21 14:03:57    468s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:03:57    468s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2157.9M, EPOCH TIME: 1768984437.167351
[01/21 14:03:57    468s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:57    468s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:03:57    468s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:03:57    468s] 
[01/21 14:03:57    468s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:03:57    468s] OPERPROF:     Starting CMU at level 3, MEM:2157.9M, EPOCH TIME: 1768984437.196702
[01/21 14:03:57    468s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2157.9M, EPOCH TIME: 1768984437.197144
[01/21 14:03:57    468s] 
[01/21 14:03:57    468s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 14:03:57    468s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2157.9M, EPOCH TIME: 1768984437.197304
[01/21 14:03:57    468s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2157.9M, EPOCH TIME: 1768984437.197353
[01/21 14:03:57    468s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2157.9M, EPOCH TIME: 1768984437.197400
[01/21 14:03:57    468s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2157.9MB).
[01/21 14:03:57    468s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.034, MEM:2157.9M, EPOCH TIME: 1768984437.197568
[01/21 14:03:57    468s] TotalInstCnt at PhyDesignMc Initialization: 326
[01/21 14:03:57    468s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:49 mem=2157.9M
[01/21 14:03:57    468s] Begin: Area Reclaim Optimization
[01/21 14:03:57    468s] *** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:48.6/1:48:06.0 (0.1), mem = 2157.9M
[01/21 14:03:57    468s] 
[01/21 14:03:57    468s] Creating Lib Analyzer ...
[01/21 14:03:57    468s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/21 14:03:57    468s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX16)
[01/21 14:03:57    468s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/21 14:03:57    468s] 
[01/21 14:03:57    468s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/21 14:03:58    470s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:50 mem=2159.9M
[01/21 14:03:58    470s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:50 mem=2159.9M
[01/21 14:03:58    470s] Creating Lib Analyzer, finished. 
[01/21 14:03:58    470s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12129.4
[01/21 14:03:58    470s] ### Creating RouteCongInterface, started
[01/21 14:03:58    470s] 
[01/21 14:03:58    470s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 14:03:58    470s] 
[01/21 14:03:58    470s] #optDebug: {0, 1.000}
[01/21 14:03:58    470s] ### Creating RouteCongInterface, finished
[01/21 14:03:58    470s] {MG  {7 0 1.2 0.0534786}  {10 0 5.2 0.231833} }
[01/21 14:03:58    470s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2159.9M, EPOCH TIME: 1768984438.901830
[01/21 14:03:58    470s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2159.9M, EPOCH TIME: 1768984438.901915
[01/21 14:03:58    470s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 20.47
[01/21 14:03:58    470s] +---------+---------+--------+--------+------------+--------+
[01/21 14:03:58    470s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/21 14:03:58    470s] +---------+---------+--------+--------+------------+--------+
[01/21 14:03:58    470s] |   20.47%|        -|   0.000|   0.000|   0:00:00.0| 2159.9M|
[01/21 14:03:58    470s] |   20.47%|        0|   0.000|   0.000|   0:00:00.0| 2160.9M|
[01/21 14:03:58    470s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[01/21 14:03:58    470s] |   20.47%|        0|   0.000|   0.000|   0:00:00.0| 2160.9M|
[01/21 14:03:58    470s] |   20.47%|        0|   0.000|   0.000|   0:00:00.0| 2160.9M|
[01/21 14:04:00    471s] |   11.96%|      174|   0.000|   0.000|   0:00:02.0| 2197.0M|
[01/21 14:04:00    471s] |   11.88%|        3|   0.000|   0.000|   0:00:00.0| 2197.0M|
[01/21 14:04:00    471s] |   11.88%|        0|   0.000|   0.000|   0:00:00.0| 2197.0M|
[01/21 14:04:00    471s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[01/21 14:04:00    471s] |   11.88%|        0|   0.000|   0.000|   0:00:00.0| 2197.0M|
[01/21 14:04:00    471s] +---------+---------+--------+--------+------------+--------+
[01/21 14:04:00    471s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 11.88
[01/21 14:04:00    471s] 
[01/21 14:04:00    471s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 177 **
[01/21 14:04:00    471s] --------------------------------------------------------------
[01/21 14:04:00    471s] |                                   | Total     | Sequential |
[01/21 14:04:00    471s] --------------------------------------------------------------
[01/21 14:04:00    471s] | Num insts resized                 |     174  |       0    |
[01/21 14:04:00    471s] | Num insts undone                  |       0  |       0    |
[01/21 14:04:00    471s] | Num insts Downsized               |     174  |       0    |
[01/21 14:04:00    471s] | Num insts Samesized               |       0  |       0    |
[01/21 14:04:00    471s] | Num insts Upsized                 |       0  |       0    |
[01/21 14:04:00    471s] | Num multiple commits+uncommits    |       3  |       -    |
[01/21 14:04:00    471s] --------------------------------------------------------------
[01/21 14:04:00    471s] Bottom Preferred Layer:
[01/21 14:04:00    471s]     None
[01/21 14:04:00    471s] Via Pillar Rule:
[01/21 14:04:00    471s]     None
[01/21 14:04:00    471s] 
[01/21 14:04:00    471s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/21 14:04:00    471s] End: Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
[01/21 14:04:00    471s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12129.4
[01/21 14:04:00    471s] *** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:03.2/0:00:03.4 (0.9), totSession cpu/real = 0:07:51.8/1:48:09.4 (0.1), mem = 2197.0M
[01/21 14:04:00    471s] 
[01/21 14:04:00    471s] =============================================================================================
[01/21 14:04:00    471s]  Step TAT Report : AreaOpt #1 / place_opt_design #2                             21.15-s110_1
[01/21 14:04:00    471s] =============================================================================================
[01/21 14:04:00    471s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 14:04:00    471s] ---------------------------------------------------------------------------------------------
[01/21 14:04:00    471s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:00    471s] [ LibAnalyzerInit        ]      1   0:00:01.5  (  44.7 % )     0:00:01.5 /  0:00:01.5    1.0
[01/21 14:04:00    471s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:00    471s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:00    471s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:00    471s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:00    471s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:01.7 /  0:00:01.5    0.9
[01/21 14:04:00    471s] [ OptSingleIteration     ]      7   0:00:00.0  (   1.3 % )     0:00:01.7 /  0:00:01.5    0.9
[01/21 14:04:00    471s] [ OptGetWeight           ]    175   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:00    471s] [ OptEval                ]    175   0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.1    0.5
[01/21 14:04:00    471s] [ OptCommit              ]    175   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.9
[01/21 14:04:00    471s] [ PostCommitDelayUpdate  ]    175   0:00:00.1  (   1.8 % )     0:00:01.2 /  0:00:01.1    0.9
[01/21 14:04:00    471s] [ IncrDelayCalc          ]    188   0:00:01.1  (  32.2 % )     0:00:01.1 /  0:00:01.0    0.9
[01/21 14:04:00    471s] [ IncrTimingUpdate       ]     36   0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.3    1.1
[01/21 14:04:00    471s] [ MISC                   ]          0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 14:04:00    471s] ---------------------------------------------------------------------------------------------
[01/21 14:04:00    471s]  AreaOpt #1 TOTAL                   0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.2    0.9
[01/21 14:04:00    471s] ---------------------------------------------------------------------------------------------
[01/21 14:04:00    471s] 
[01/21 14:04:00    471s] Executing incremental physical updates
[01/21 14:04:00    471s] Executing incremental physical updates
[01/21 14:04:00    471s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2177.9M, EPOCH TIME: 1768984440.634359
[01/21 14:04:00    471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:602).
[01/21 14:04:00    471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:00    471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:00    471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:00    471s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:2116.9M, EPOCH TIME: 1768984440.637344
[01/21 14:04:00    471s] TotalInstCnt at PhyDesignMc Destruction: 326
[01/21 14:04:00    471s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2116.93M, totSessionCpu=0:07:52).
[01/21 14:04:00    471s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2116.9M, EPOCH TIME: 1768984440.678572
[01/21 14:04:00    471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:00    471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:00    471s] 
[01/21 14:04:00    471s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:04:00    471s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2116.9M, EPOCH TIME: 1768984440.708184
[01/21 14:04:00    471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 14:04:00    471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:00    471s] **INFO: Flow update: Design is easy to close.
[01/21 14:04:00    471s] *** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:51.9/1:48:09.5 (0.1), mem = 2116.9M
[01/21 14:04:00    471s] 
[01/21 14:04:00    471s] *** Start incrementalPlace ***
[01/21 14:04:00    471s] User Input Parameters:
[01/21 14:04:00    471s] - Congestion Driven    : On
[01/21 14:04:00    471s] - Timing Driven        : On
[01/21 14:04:00    471s] - Area-Violation Based : On
[01/21 14:04:00    471s] - Start Rollback Level : -5
[01/21 14:04:00    471s] - Legalized            : On
[01/21 14:04:00    471s] - Window Based         : Off
[01/21 14:04:00    471s] - eDen incr mode       : Off
[01/21 14:04:00    471s] - Small incr mode      : Off
[01/21 14:04:00    471s] 
[01/21 14:04:00    471s] no activity file in design. spp won't run.
[01/21 14:04:00    471s] SKP will enable view:
[01/21 14:04:00    471s]   view_wcl_slow
[01/21 14:04:00    471s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2118.9M, EPOCH TIME: 1768984440.782641
[01/21 14:04:00    471s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:2118.9M, EPOCH TIME: 1768984440.785344
[01/21 14:04:00    471s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2118.9M, EPOCH TIME: 1768984440.785409
[01/21 14:04:00    471s] Starting Early Global Route congestion estimation: mem = 2118.9M
[01/21 14:04:00    471s] (I)      ==================== Layers =====================
[01/21 14:04:00    471s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:04:00    471s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 14:04:00    471s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:04:00    471s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 14:04:00    471s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[01/21 14:04:00    471s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 14:04:00    471s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[01/21 14:04:00    471s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 14:04:00    471s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[01/21 14:04:00    471s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 14:04:00    471s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[01/21 14:04:00    471s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 14:04:00    471s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[01/21 14:04:00    471s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 14:04:00    471s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[01/21 14:04:00    471s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 14:04:00    471s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[01/21 14:04:00    471s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 14:04:00    471s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[01/21 14:04:00    471s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 14:04:00    471s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[01/21 14:04:00    471s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 14:04:00    471s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[01/21 14:04:00    471s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 14:04:00    471s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[01/21 14:04:00    471s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:04:00    471s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[01/21 14:04:00    471s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 14:04:00    471s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[01/21 14:04:00    471s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[01/21 14:04:00    471s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[01/21 14:04:00    471s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[01/21 14:04:00    471s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[01/21 14:04:00    471s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[01/21 14:04:00    471s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[01/21 14:04:00    471s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[01/21 14:04:00    471s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[01/21 14:04:00    471s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:04:00    471s] (I)      Started Import and model ( Curr Mem: 2118.93 MB )
[01/21 14:04:00    471s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:04:00    471s] (I)      == Non-default Options ==
[01/21 14:04:00    471s] (I)      Maximum routing layer                              : 11
[01/21 14:04:00    471s] (I)      Number of threads                                  : 1
[01/21 14:04:00    471s] (I)      Use non-blocking free Dbs wires                    : false
[01/21 14:04:00    471s] (I)      Method to set GCell size                           : row
[01/21 14:04:00    471s] (I)      Counted 1003 PG shapes. We will not process PG shapes layer by layer.
[01/21 14:04:00    471s] (I)      Use row-based GCell size
[01/21 14:04:00    471s] (I)      Use row-based GCell align
[01/21 14:04:00    471s] (I)      layer 0 area = 80000
[01/21 14:04:00    471s] (I)      layer 1 area = 80000
[01/21 14:04:00    471s] (I)      layer 2 area = 80000
[01/21 14:04:00    471s] (I)      layer 3 area = 80000
[01/21 14:04:00    471s] (I)      layer 4 area = 80000
[01/21 14:04:00    471s] (I)      layer 5 area = 80000
[01/21 14:04:00    471s] (I)      layer 6 area = 80000
[01/21 14:04:00    471s] (I)      layer 7 area = 80000
[01/21 14:04:00    471s] (I)      layer 8 area = 80000
[01/21 14:04:00    471s] (I)      layer 9 area = 400000
[01/21 14:04:00    471s] (I)      layer 10 area = 400000
[01/21 14:04:00    471s] (I)      GCell unit size   : 3420
[01/21 14:04:00    471s] (I)      GCell multiplier  : 1
[01/21 14:04:00    471s] (I)      GCell row height  : 3420
[01/21 14:04:00    471s] (I)      Actual row height : 3420
[01/21 14:04:00    471s] (I)      GCell align ref   : 20000 20000
[01/21 14:04:00    471s] [NR-eGR] Track table information for default rule: 
[01/21 14:04:00    471s] [NR-eGR] M1 has single uniform track structure
[01/21 14:04:00    471s] [NR-eGR] M2 has single uniform track structure
[01/21 14:04:00    471s] [NR-eGR] M3 has single uniform track structure
[01/21 14:04:00    471s] [NR-eGR] M4 has single uniform track structure
[01/21 14:04:00    471s] [NR-eGR] M5 has single uniform track structure
[01/21 14:04:00    471s] [NR-eGR] M6 has single uniform track structure
[01/21 14:04:00    471s] [NR-eGR] M7 has single uniform track structure
[01/21 14:04:00    471s] [NR-eGR] M8 has single uniform track structure
[01/21 14:04:00    471s] [NR-eGR] M9 has single uniform track structure
[01/21 14:04:00    471s] [NR-eGR] M10 has single uniform track structure
[01/21 14:04:00    471s] [NR-eGR] M11 has single uniform track structure
[01/21 14:04:00    471s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:00    471s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:00    471s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:00    471s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:00    471s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:00    471s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:00    471s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:00    471s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:00    471s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:00    471s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:00    471s] [NR-eGR] No double-cut via on layer 1
[01/21 14:04:00    471s] [NR-eGR] No double-cut via on layer 2
[01/21 14:04:00    471s] [NR-eGR] No double-cut via on layer 3
[01/21 14:04:00    471s] [NR-eGR] No double-cut via on layer 4
[01/21 14:04:00    471s] [NR-eGR] No double-cut via on layer 5
[01/21 14:04:00    471s] [NR-eGR] No double-cut via on layer 6
[01/21 14:04:00    471s] [NR-eGR] No double-cut via on layer 7
[01/21 14:04:00    471s] [NR-eGR] No double-cut via on layer 8
[01/21 14:04:00    471s] [NR-eGR] No double-cut via on layer 9
[01/21 14:04:00    471s] [NR-eGR] No double-cut via on layer 10
[01/21 14:04:00    471s] (I)      =============== Default via ===============
[01/21 14:04:00    471s] (I)      +----+------------------+-----------------+
[01/21 14:04:00    471s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[01/21 14:04:00    471s] (I)      +----+------------------+-----------------+
[01/21 14:04:00    471s] (I)      |  1 |                  |                 |
[01/21 14:04:00    471s] (I)      |  2 |                  |                 |
[01/21 14:04:00    471s] (I)      |  3 |                  |                 |
[01/21 14:04:00    471s] (I)      |  4 |                  |                 |
[01/21 14:04:00    471s] (I)      |  5 |                  |                 |
[01/21 14:04:00    471s] (I)      |  6 |                  |                 |
[01/21 14:04:00    471s] (I)      |  7 |                  |                 |
[01/21 14:04:00    471s] (I)      |  8 |                  |                 |
[01/21 14:04:00    471s] (I)      |  9 |                  |                 |
[01/21 14:04:00    471s] (I)      | 10 |                  |                 |
[01/21 14:04:00    471s] (I)      +----+------------------+-----------------+
[01/21 14:04:00    471s] [NR-eGR] Read 1622 PG shapes
[01/21 14:04:00    471s] [NR-eGR] Read 0 clock shapes
[01/21 14:04:00    471s] [NR-eGR] Read 0 other shapes
[01/21 14:04:00    471s] [NR-eGR] #Routing Blockages  : 0
[01/21 14:04:00    471s] [NR-eGR] #Instance Blockages : 0
[01/21 14:04:00    471s] [NR-eGR] #PG Blockages       : 1622
[01/21 14:04:00    471s] [NR-eGR] #Halo Blockages     : 0
[01/21 14:04:00    471s] [NR-eGR] #Boundary Blockages : 0
[01/21 14:04:00    471s] [NR-eGR] #Clock Blockages    : 0
[01/21 14:04:00    471s] [NR-eGR] #Other Blockages    : 0
[01/21 14:04:00    471s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 14:04:00    471s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 14:04:00    471s] [NR-eGR] Read 274 nets ( ignored 0 )
[01/21 14:04:00    471s] (I)      early_global_route_priority property id does not exist.
[01/21 14:04:00    471s] (I)      Read Num Blocks=1622  Num Prerouted Wires=0  Num CS=0
[01/21 14:04:00    471s] (I)      Layer 1 (V) : #blockages 188 : #preroutes 0
[01/21 14:04:00    471s] (I)      Layer 2 (H) : #blockages 188 : #preroutes 0
[01/21 14:04:00    471s] (I)      Layer 3 (V) : #blockages 188 : #preroutes 0
[01/21 14:04:00    471s] (I)      Layer 4 (H) : #blockages 188 : #preroutes 0
[01/21 14:04:00    471s] (I)      Layer 5 (V) : #blockages 188 : #preroutes 0
[01/21 14:04:00    471s] (I)      Layer 6 (H) : #blockages 188 : #preroutes 0
[01/21 14:04:00    471s] (I)      Layer 7 (V) : #blockages 188 : #preroutes 0
[01/21 14:04:00    471s] (I)      Layer 8 (H) : #blockages 188 : #preroutes 0
[01/21 14:04:00    471s] (I)      Layer 9 (V) : #blockages 106 : #preroutes 0
[01/21 14:04:00    471s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[01/21 14:04:00    471s] (I)      Number of ignored nets                =      0
[01/21 14:04:00    471s] (I)      Number of connected nets              =      0
[01/21 14:04:00    471s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 14:04:00    471s] (I)      Number of clock nets                  =      0.  Ignored: No
[01/21 14:04:00    471s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 14:04:00    471s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 14:04:00    471s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 14:04:00    471s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 14:04:00    471s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 14:04:00    471s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 14:04:00    471s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 14:04:00    471s] (I)      Ndr track 0 does not exist
[01/21 14:04:00    471s] (I)      ---------------------Grid Graph Info--------------------
[01/21 14:04:00    471s] (I)      Routing area        : (0, 0) - (200000, 200000)
[01/21 14:04:00    471s] (I)      Core area           : (20000, 20000) - (180000, 180000)
[01/21 14:04:00    471s] (I)      Site width          :   400  (dbu)
[01/21 14:04:00    471s] (I)      Row height          :  3420  (dbu)
[01/21 14:04:00    471s] (I)      GCell row height    :  3420  (dbu)
[01/21 14:04:00    471s] (I)      GCell width         :  3420  (dbu)
[01/21 14:04:00    471s] (I)      GCell height        :  3420  (dbu)
[01/21 14:04:00    471s] (I)      Grid                :    58    58    11
[01/21 14:04:00    471s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 14:04:00    471s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 14:04:00    471s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 14:04:00    471s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 14:04:00    471s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 14:04:00    471s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 14:04:00    471s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[01/21 14:04:00    471s] (I)      First track coord   :   430   200   430   200   430   200   430   200   430  1200  1430
[01/21 14:04:00    471s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[01/21 14:04:00    471s] (I)      Total num of tracks :   526   500   499   500   499   500   499   500   250   199   199
[01/21 14:04:00    471s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 14:04:00    471s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 14:04:00    471s] (I)      --------------------------------------------------------
[01/21 14:04:00    471s] 
[01/21 14:04:00    471s] [NR-eGR] ============ Routing rule table ============
[01/21 14:04:00    471s] [NR-eGR] Rule id: 0  Nets: 274
[01/21 14:04:00    471s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 14:04:00    471s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/21 14:04:00    471s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[01/21 14:04:00    471s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[01/21 14:04:00    471s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[01/21 14:04:00    471s] [NR-eGR] ========================================
[01/21 14:04:00    471s] [NR-eGR] 
[01/21 14:04:00    471s] (I)      =============== Blocked Tracks ===============
[01/21 14:04:00    471s] (I)      +-------+---------+----------+---------------+
[01/21 14:04:00    471s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 14:04:00    471s] (I)      +-------+---------+----------+---------------+
[01/21 14:04:00    471s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 14:04:00    471s] (I)      |     2 |   29000 |     2068 |         7.13% |
[01/21 14:04:00    471s] (I)      |     3 |   28942 |      472 |         1.63% |
[01/21 14:04:00    471s] (I)      |     4 |   29000 |     2068 |         7.13% |
[01/21 14:04:00    471s] (I)      |     5 |   28942 |      472 |         1.63% |
[01/21 14:04:00    471s] (I)      |     6 |   29000 |     2068 |         7.13% |
[01/21 14:04:00    471s] (I)      |     7 |   28942 |      472 |         1.63% |
[01/21 14:04:00    471s] (I)      |     8 |   29000 |     2068 |         7.13% |
[01/21 14:04:00    471s] (I)      |     9 |   14500 |      292 |         2.01% |
[01/21 14:04:00    471s] (I)      |    10 |   11542 |     1093 |         9.47% |
[01/21 14:04:00    471s] (I)      |    11 |   11542 |     1108 |         9.60% |
[01/21 14:04:00    471s] (I)      +-------+---------+----------+---------------+
[01/21 14:04:00    471s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2118.93 MB )
[01/21 14:04:00    471s] (I)      Reset routing kernel
[01/21 14:04:00    471s] (I)      Started Global Routing ( Curr Mem: 2118.93 MB )
[01/21 14:04:00    471s] (I)      totalPins=836  totalGlobalPin=836 (100.00%)
[01/21 14:04:00    471s] (I)      total 2D Cap : 234394 = (110338 H, 124056 V)
[01/21 14:04:00    471s] [NR-eGR] Layer group 1: route 274 net(s) in layer range [2, 11]
[01/21 14:04:00    471s] (I)      
[01/21 14:04:00    471s] (I)      ============  Phase 1a Route ============
[01/21 14:04:00    471s] (I)      Usage: 4414 = (1935 H, 2479 V) = (1.75% H, 2.00% V) = (3.309e+03um H, 4.239e+03um V)
[01/21 14:04:00    471s] (I)      
[01/21 14:04:00    471s] (I)      ============  Phase 1b Route ============
[01/21 14:04:00    471s] (I)      Usage: 4414 = (1935 H, 2479 V) = (1.75% H, 2.00% V) = (3.309e+03um H, 4.239e+03um V)
[01/21 14:04:00    471s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.547940e+03um
[01/21 14:04:00    471s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 14:04:00    471s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 14:04:00    471s] (I)      
[01/21 14:04:00    471s] (I)      ============  Phase 1c Route ============
[01/21 14:04:00    471s] (I)      Usage: 4414 = (1935 H, 2479 V) = (1.75% H, 2.00% V) = (3.309e+03um H, 4.239e+03um V)
[01/21 14:04:00    471s] (I)      
[01/21 14:04:00    471s] (I)      ============  Phase 1d Route ============
[01/21 14:04:00    471s] (I)      Usage: 4414 = (1935 H, 2479 V) = (1.75% H, 2.00% V) = (3.309e+03um H, 4.239e+03um V)
[01/21 14:04:00    471s] (I)      
[01/21 14:04:00    471s] (I)      ============  Phase 1e Route ============
[01/21 14:04:00    471s] (I)      Usage: 4414 = (1935 H, 2479 V) = (1.75% H, 2.00% V) = (3.309e+03um H, 4.239e+03um V)
[01/21 14:04:00    471s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.547940e+03um
[01/21 14:04:00    471s] (I)      
[01/21 14:04:00    471s] (I)      ============  Phase 1l Route ============
[01/21 14:04:00    471s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 14:04:00    471s] (I)      Layer  2:      27942      2440         0           0       28266    ( 0.00%) 
[01/21 14:04:00    471s] (I)      Layer  3:      28067      1876         0           0       28266    ( 0.00%) 
[01/21 14:04:00    471s] (I)      Layer  4:      27942       205         0           0       28266    ( 0.00%) 
[01/21 14:04:00    471s] (I)      Layer  5:      28067        68         0           0       28266    ( 0.00%) 
[01/21 14:04:00    471s] (I)      Layer  6:      27942         0         0           0       28266    ( 0.00%) 
[01/21 14:04:00    471s] (I)      Layer  7:      28067         0         0           0       28266    ( 0.00%) 
[01/21 14:04:00    471s] (I)      Layer  8:      27942         0         0           0       28266    ( 0.00%) 
[01/21 14:04:00    471s] (I)      Layer  9:      14029         0         0           0       14133    ( 0.00%) 
[01/21 14:04:00    471s] (I)      Layer 10:      10260         0         0         732       10575    ( 6.47%) 
[01/21 14:04:00    471s] (I)      Layer 11:      10250         0         0         927       10380    ( 8.20%) 
[01/21 14:04:00    471s] (I)      Total:        230508      4589         0        1657      232948    ( 0.71%) 
[01/21 14:04:00    471s] (I)      
[01/21 14:04:00    471s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 14:04:00    471s] [NR-eGR]                        OverCon            
[01/21 14:04:00    471s] [NR-eGR]                         #Gcell     %Gcell
[01/21 14:04:00    471s] [NR-eGR]        Layer             (1-0)    OverCon
[01/21 14:04:00    471s] [NR-eGR] ----------------------------------------------
[01/21 14:04:00    471s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:00    471s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:00    471s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:00    471s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:00    471s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:00    471s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:00    471s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:00    471s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:00    471s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:00    471s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:00    471s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:00    471s] [NR-eGR] ----------------------------------------------
[01/21 14:04:00    471s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/21 14:04:00    471s] [NR-eGR] 
[01/21 14:04:00    471s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2118.93 MB )
[01/21 14:04:00    471s] (I)      total 2D Cap : 234647 = (110441 H, 124206 V)
[01/21 14:04:00    471s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 14:04:00    471s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2118.9M
[01/21 14:04:00    471s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.033, MEM:2118.9M, EPOCH TIME: 1768984440.818015
[01/21 14:04:00    471s] OPERPROF: Starting HotSpotCal at level 1, MEM:2118.9M, EPOCH TIME: 1768984440.818061
[01/21 14:04:00    471s] [hotspot] +------------+---------------+---------------+
[01/21 14:04:00    471s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 14:04:00    471s] [hotspot] +------------+---------------+---------------+
[01/21 14:04:00    471s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 14:04:00    471s] [hotspot] +------------+---------------+---------------+
[01/21 14:04:00    471s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 14:04:00    471s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 14:04:00    471s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2118.9M, EPOCH TIME: 1768984440.818413
[01/21 14:04:00    471s] 
[01/21 14:04:00    471s] === incrementalPlace Internal Loop 1 ===
[01/21 14:04:00    471s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/21 14:04:00    471s] OPERPROF: Starting IPInitSPData at level 1, MEM:2118.9M, EPOCH TIME: 1768984440.818862
[01/21 14:04:00    471s] Processing tracks to init pin-track alignment.
[01/21 14:04:00    471s] z: 2, totalTracks: 1
[01/21 14:04:00    471s] z: 4, totalTracks: 1
[01/21 14:04:00    471s] z: 6, totalTracks: 1
[01/21 14:04:00    471s] z: 8, totalTracks: 1
[01/21 14:04:00    471s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:04:00    471s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2118.9M, EPOCH TIME: 1768984440.822440
[01/21 14:04:00    471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:00    471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:00    471s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:04:00    471s] 
[01/21 14:04:00    471s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:04:00    471s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:2118.9M, EPOCH TIME: 1768984440.851448
[01/21 14:04:00    471s] OPERPROF:   Starting post-place ADS at level 2, MEM:2118.9M, EPOCH TIME: 1768984440.851515
[01/21 14:04:00    471s] ADSU 0.119 -> 0.119. site 16376.000 -> 16376.000. GS 13.680
[01/21 14:04:00    471s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:2118.9M, EPOCH TIME: 1768984440.853027
[01/21 14:04:00    471s] OPERPROF:   Starting spMPad at level 2, MEM:2118.9M, EPOCH TIME: 1768984440.853151
[01/21 14:04:00    471s] OPERPROF:     Starting spContextMPad at level 3, MEM:2118.9M, EPOCH TIME: 1768984440.853235
[01/21 14:04:00    471s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2118.9M, EPOCH TIME: 1768984440.853281
[01/21 14:04:00    471s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2118.9M, EPOCH TIME: 1768984440.853629
[01/21 14:04:00    471s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2118.9M, EPOCH TIME: 1768984440.854002
[01/21 14:04:00    471s] Identified 150 spare or floating instances, with no clusters.
[01/21 14:04:00    471s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2118.9M, EPOCH TIME: 1768984440.854141
[01/21 14:04:00    471s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2118.9M, EPOCH TIME: 1768984440.854263
[01/21 14:04:00    471s] no activity file in design. spp won't run.
[01/21 14:04:00    471s] [spp] 0
[01/21 14:04:00    471s] [adp] 0:1:1:3
[01/21 14:04:00    471s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2118.9M, EPOCH TIME: 1768984440.854380
[01/21 14:04:00    471s] SP #FI/SF FL/PI 184/150 176/0
[01/21 14:04:00    471s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.030, REAL:0.036, MEM:2118.9M, EPOCH TIME: 1768984440.854546
[01/21 14:04:00    471s] PP off. flexM 0
[01/21 14:04:00    471s] OPERPROF: Starting CDPad at level 1, MEM:2118.9M, EPOCH TIME: 1768984440.855085
[01/21 14:04:00    471s] 3DP is on.
[01/21 14:04:00    471s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[01/21 14:04:00    471s] design sh 0.173. rd 0.200
[01/21 14:04:00    471s] design sh 0.172. rd 0.200
[01/21 14:04:00    471s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/21 14:04:00    471s] design sh 0.172. rd 0.200
[01/21 14:04:00    471s] CDPadU 0.276 -> 0.107. R=0.094, N=176, GS=1.710
[01/21 14:04:00    471s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.014, MEM:2118.9M, EPOCH TIME: 1768984440.869450
[01/21 14:04:00    471s] OPERPROF: Starting InitSKP at level 1, MEM:2118.9M, EPOCH TIME: 1768984440.869511
[01/21 14:04:00    471s] no activity file in design. spp won't run.
[01/21 14:04:00    472s] no activity file in design. spp won't run.
[01/21 14:04:00    472s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[01/21 14:04:00    472s] OPERPROF: Finished InitSKP at level 1, CPU:0.070, REAL:0.069, MEM:2118.9M, EPOCH TIME: 1768984440.938960
[01/21 14:04:00    472s] NP #FI/FS/SF FL/PI: 426/0/150 176/0
[01/21 14:04:00    472s] no activity file in design. spp won't run.
[01/21 14:04:00    472s] 
[01/21 14:04:00    472s] AB Est...
[01/21 14:04:00    472s] OPERPROF: Starting npPlace at level 1, MEM:2118.9M, EPOCH TIME: 1768984440.992418
[01/21 14:04:00    472s] OPERPROF: Finished npPlace at level 1, CPU:0.000, REAL:0.003, MEM:2120.3M, EPOCH TIME: 1768984440.995390
[01/21 14:04:00    472s] Iteration  4: Skipped, with CDP Off
[01/21 14:04:01    472s] OPERPROF: Starting npPlace at level 1, MEM:2120.3M, EPOCH TIME: 1768984441.009372
[01/21 14:04:01    472s] Iteration  5: Total net bbox = 4.810e+03 (2.62e+03 2.19e+03)
[01/21 14:04:01    472s]               Est.  stn bbox = 5.161e+03 (2.81e+03 2.35e+03)
[01/21 14:04:01    472s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2096.5M
[01/21 14:04:01    472s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.104, MEM:2096.5M, EPOCH TIME: 1768984441.113098
[01/21 14:04:01    472s] no activity file in design. spp won't run.
[01/21 14:04:01    472s] NP #FI/FS/SF FL/PI: 426/0/150 176/0
[01/21 14:04:01    472s] no activity file in design. spp won't run.
[01/21 14:04:01    472s] OPERPROF: Starting npPlace at level 1, MEM:2096.5M, EPOCH TIME: 1768984441.116954
[01/21 14:04:01    472s] Iteration  6: Total net bbox = 4.702e+03 (2.70e+03 2.00e+03)
[01/21 14:04:01    472s]               Est.  stn bbox = 5.072e+03 (2.93e+03 2.14e+03)
[01/21 14:04:01    472s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2096.5M
[01/21 14:04:01    472s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.043, MEM:2096.5M, EPOCH TIME: 1768984441.160414
[01/21 14:04:01    472s] Legalizing MH Cells... 0 / 0 (level 4)
[01/21 14:04:01    472s] No instances found in the vector
[01/21 14:04:01    472s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2096.5M, DRC: 0)
[01/21 14:04:01    472s] 0 (out of 0) MH cells were successfully legalized.
[01/21 14:04:01    472s] no activity file in design. spp won't run.
[01/21 14:04:01    472s] NP #FI/FS/SF FL/PI: 426/0/150 176/0
[01/21 14:04:01    472s] no activity file in design. spp won't run.
[01/21 14:04:01    472s] OPERPROF: Starting npPlace at level 1, MEM:2096.5M, EPOCH TIME: 1768984441.164165
[01/21 14:04:01    472s] Iteration  7: Total net bbox = 4.765e+03 (2.73e+03 2.03e+03)
[01/21 14:04:01    472s]               Est.  stn bbox = 5.157e+03 (2.98e+03 2.17e+03)
[01/21 14:04:01    472s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2096.5M
[01/21 14:04:01    472s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.089, MEM:2096.5M, EPOCH TIME: 1768984441.253255
[01/21 14:04:01    472s] Legalizing MH Cells... 0 / 0 (level 5)
[01/21 14:04:01    472s] No instances found in the vector
[01/21 14:04:01    472s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2096.5M, DRC: 0)
[01/21 14:04:01    472s] 0 (out of 0) MH cells were successfully legalized.
[01/21 14:04:01    472s] no activity file in design. spp won't run.
[01/21 14:04:01    472s] NP #FI/FS/SF FL/PI: 426/0/150 176/0
[01/21 14:04:01    472s] no activity file in design. spp won't run.
[01/21 14:04:01    472s] OPERPROF: Starting npPlace at level 1, MEM:2096.5M, EPOCH TIME: 1768984441.256987
[01/21 14:04:01    472s] Iteration  8: Total net bbox = 5.061e+03 (2.86e+03 2.20e+03)
[01/21 14:04:01    472s]               Est.  stn bbox = 5.456e+03 (3.11e+03 2.35e+03)
[01/21 14:04:01    472s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2096.5M
[01/21 14:04:01    472s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.102, MEM:2096.5M, EPOCH TIME: 1768984441.359204
[01/21 14:04:01    472s] Legalizing MH Cells... 0 / 0 (level 6)
[01/21 14:04:01    472s] No instances found in the vector
[01/21 14:04:01    472s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2096.5M, DRC: 0)
[01/21 14:04:01    472s] 0 (out of 0) MH cells were successfully legalized.
[01/21 14:04:01    472s] no activity file in design. spp won't run.
[01/21 14:04:01    472s] NP #FI/FS/SF FL/PI: 426/0/150 176/0
[01/21 14:04:01    472s] no activity file in design. spp won't run.
[01/21 14:04:01    472s] OPERPROF: Starting npPlace at level 1, MEM:2096.5M, EPOCH TIME: 1768984441.362936
[01/21 14:04:01    472s] GP RA stats: MHOnly 0 nrInst 176 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/21 14:04:01    472s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2096.5M, EPOCH TIME: 1768984441.444777
[01/21 14:04:01    472s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2096.5M, EPOCH TIME: 1768984441.444954
[01/21 14:04:01    472s] Iteration  9: Total net bbox = 5.106e+03 (2.89e+03 2.22e+03)
[01/21 14:04:01    472s]               Est.  stn bbox = 5.503e+03 (3.14e+03 2.36e+03)
[01/21 14:04:01    472s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2096.5M
[01/21 14:04:01    472s] OPERPROF: Finished npPlace at level 1, CPU:0.080, REAL:0.082, MEM:2096.5M, EPOCH TIME: 1768984441.445289
[01/21 14:04:01    472s] Legalizing MH Cells... 0 / 0 (level 7)
[01/21 14:04:01    472s] No instances found in the vector
[01/21 14:04:01    472s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2096.5M, DRC: 0)
[01/21 14:04:01    472s] 0 (out of 0) MH cells were successfully legalized.
[01/21 14:04:01    472s] Move report: Timing Driven Placement moves 176 insts, mean move: 19.81 um, max move: 33.77 um 
[01/21 14:04:01    472s] 	Max move on inst (g5393__6161): (76.80, 57.88) --> (65.28, 80.13)
[01/21 14:04:01    472s] no activity file in design. spp won't run.
[01/21 14:04:01    472s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2096.5M, EPOCH TIME: 1768984441.447395
[01/21 14:04:01    472s] Saved padding area to DB
[01/21 14:04:01    472s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2096.5M, EPOCH TIME: 1768984441.447513
[01/21 14:04:01    472s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2096.5M, EPOCH TIME: 1768984441.447723
[01/21 14:04:01    472s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2096.5M, EPOCH TIME: 1768984441.447931
[01/21 14:04:01    472s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/21 14:04:01    472s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2096.5M, EPOCH TIME: 1768984441.448041
[01/21 14:04:01    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 14:04:01    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:01    472s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2096.5M, EPOCH TIME: 1768984441.449358
[01/21 14:04:01    472s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2096.5M, EPOCH TIME: 1768984441.449746
[01/21 14:04:01    472s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.003, MEM:2096.5M, EPOCH TIME: 1768984441.450704
[01/21 14:04:01    472s] 
[01/21 14:04:01    472s] Finished Incremental Placement (cpu=0:00:00.5, real=0:00:01.0, mem=2096.5M)
[01/21 14:04:01    472s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/21 14:04:01    472s] Type 'man IMPSP-9025' for more detail.
[01/21 14:04:01    472s] CongRepair sets shifter mode to gplace
[01/21 14:04:01    472s] TDRefine: refinePlace mode is spiral
[01/21 14:04:01    472s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2096.5M, EPOCH TIME: 1768984441.495937
[01/21 14:04:01    472s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2096.5M, EPOCH TIME: 1768984441.495999
[01/21 14:04:01    472s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2096.5M, EPOCH TIME: 1768984441.496079
[01/21 14:04:01    472s] Processing tracks to init pin-track alignment.
[01/21 14:04:01    472s] z: 2, totalTracks: 1
[01/21 14:04:01    472s] z: 4, totalTracks: 1
[01/21 14:04:01    472s] z: 6, totalTracks: 1
[01/21 14:04:01    472s] z: 8, totalTracks: 1
[01/21 14:04:01    472s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:04:01    472s] All LLGs are deleted
[01/21 14:04:01    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:01    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:01    472s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2096.5M, EPOCH TIME: 1768984441.500085
[01/21 14:04:01    472s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2096.5M, EPOCH TIME: 1768984441.500481
[01/21 14:04:01    472s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2096.5M, EPOCH TIME: 1768984441.500720
[01/21 14:04:01    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:01    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:01    472s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2096.5M, EPOCH TIME: 1768984441.502232
[01/21 14:04:01    472s] Max number of tech site patterns supported in site array is 256.
[01/21 14:04:01    472s] Core basic site is CoreSite
[01/21 14:04:01    472s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:04:01    472s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2096.5M, EPOCH TIME: 1768984441.532075
[01/21 14:04:01    472s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 14:04:01    472s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 14:04:01    472s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2096.5M, EPOCH TIME: 1768984441.532378
[01/21 14:04:01    472s] Fast DP-INIT is on for default
[01/21 14:04:01    472s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 14:04:01    472s] Atter site array init, number of instance map data is 0.
[01/21 14:04:01    472s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.032, MEM:2096.5M, EPOCH TIME: 1768984441.534639
[01/21 14:04:01    472s] 
[01/21 14:04:01    472s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:04:01    472s] OPERPROF:         Starting CMU at level 5, MEM:2096.5M, EPOCH TIME: 1768984441.535694
[01/21 14:04:01    472s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2096.5M, EPOCH TIME: 1768984441.536228
[01/21 14:04:01    472s] 
[01/21 14:04:01    472s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 14:04:01    472s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.036, MEM:2096.5M, EPOCH TIME: 1768984441.536394
[01/21 14:04:01    472s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2096.5M, EPOCH TIME: 1768984441.536441
[01/21 14:04:01    472s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2096.5M, EPOCH TIME: 1768984441.536487
[01/21 14:04:01    472s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2096.5MB).
[01/21 14:04:01    472s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.041, MEM:2096.5M, EPOCH TIME: 1768984441.536695
[01/21 14:04:01    472s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.041, MEM:2096.5M, EPOCH TIME: 1768984441.536793
[01/21 14:04:01    472s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12129.2
[01/21 14:04:01    472s] OPERPROF:   Starting RefinePlace at level 2, MEM:2096.5M, EPOCH TIME: 1768984441.536851
[01/21 14:04:01    472s] *** Starting refinePlace (0:07:53 mem=2096.5M) ***
[01/21 14:04:01    472s] Total net bbox length = 5.141e+03 (2.920e+03 2.221e+03) (ext = 2.893e+03)
[01/21 14:04:01    472s] 
[01/21 14:04:01    472s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:04:01    472s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 14:04:01    472s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:04:01    472s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:04:01    472s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2096.5M, EPOCH TIME: 1768984441.540129
[01/21 14:04:01    472s] Starting refinePlace ...
[01/21 14:04:01    472s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:04:01    472s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:04:01    472s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2096.5M, EPOCH TIME: 1768984441.543387
[01/21 14:04:01    472s] DDP initSite1 nrRow 46 nrJob 46
[01/21 14:04:01    472s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2096.5M, EPOCH TIME: 1768984441.543452
[01/21 14:04:01    472s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2096.5M, EPOCH TIME: 1768984441.543514
[01/21 14:04:01    472s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2096.5M, EPOCH TIME: 1768984441.543558
[01/21 14:04:01    472s] DDP markSite nrRow 46 nrJob 46
[01/21 14:04:01    472s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2096.5M, EPOCH TIME: 1768984441.543653
[01/21 14:04:01    472s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2096.5M, EPOCH TIME: 1768984441.543698
[01/21 14:04:01    472s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/21 14:04:01    472s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2096.5M, EPOCH TIME: 1768984441.544723
[01/21 14:04:01    472s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2096.5M, EPOCH TIME: 1768984441.544769
[01/21 14:04:01    472s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2096.5M, EPOCH TIME: 1768984441.545203
[01/21 14:04:01    472s] ** Cut row section cpu time 0:00:00.0.
[01/21 14:04:01    472s]  ** Cut row section real time 0:00:00.0.
[01/21 14:04:01    472s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.001, MEM:2096.5M, EPOCH TIME: 1768984441.545281
[01/21 14:04:01    472s]   Spread Effort: high, pre-route mode, useDDP on.
[01/21 14:04:01    472s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2096.5MB) @(0:07:53 - 0:07:53).
[01/21 14:04:01    472s] Move report: preRPlace moves 178 insts, mean move: 0.18 um, max move: 0.92 um 
[01/21 14:04:01    472s] 	Max move on inst (g5340__2883): (38.87, 77.54) --> (38.80, 76.69)
[01/21 14:04:01    472s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI2BB1X1
[01/21 14:04:01    472s] wireLenOptFixPriorityInst 0 inst fixed
[01/21 14:04:01    472s] Placement tweakage begins.
[01/21 14:04:01    472s] wire length = 5.514e+03
[01/21 14:04:01    472s] wire length = 5.458e+03
[01/21 14:04:01    472s] Placement tweakage ends.
[01/21 14:04:01    472s] Move report: tweak moves 46 insts, mean move: 2.13 um, max move: 13.80 um 
[01/21 14:04:01    472s] 	Max move on inst (SPARE_INVX2_44): (50.80, 73.27) --> (64.60, 73.27)
[01/21 14:04:01    472s] 
[01/21 14:04:01    472s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/21 14:04:01    472s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/21 14:04:01    472s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/21 14:04:01    472s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 14:04:01    472s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2096.5MB) @(0:07:53 - 0:07:53).
[01/21 14:04:01    472s] Move report: Detail placement moves 185 insts, mean move: 0.69 um, max move: 13.80 um 
[01/21 14:04:01    472s] 	Max move on inst (SPARE_INVX2_44): (50.80, 73.27) --> (64.60, 73.27)
[01/21 14:04:01    472s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2096.5MB
[01/21 14:04:01    472s] Statistics of distance of Instance movement in refine placement:
[01/21 14:04:01    472s]   maximum (X+Y) =        13.80 um
[01/21 14:04:01    472s]   inst (SPARE_INVX2_44) with max move: (50.8, 73.27) -> (64.6, 73.27)
[01/21 14:04:01    472s]   mean    (X+Y) =         0.69 um
[01/21 14:04:01    472s] Summary Report:
[01/21 14:04:01    472s] Instances move: 185 (out of 326 movable)
[01/21 14:04:01    472s] Instances flipped: 0
[01/21 14:04:01    472s] Mean displacement: 0.69 um
[01/21 14:04:01    472s] Max displacement: 13.80 um (Instance: SPARE_INVX2_44) (50.8, 73.27) -> (64.6, 73.27)
[01/21 14:04:01    472s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[01/21 14:04:01    472s] Total instances moved : 185
[01/21 14:04:01    472s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.045, MEM:2096.5M, EPOCH TIME: 1768984441.585575
[01/21 14:04:01    472s] Total net bbox length = 5.131e+03 (2.894e+03 2.238e+03) (ext = 2.885e+03)
[01/21 14:04:01    472s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2096.5MB
[01/21 14:04:01    472s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2096.5MB) @(0:07:53 - 0:07:53).
[01/21 14:04:01    472s] *** Finished refinePlace (0:07:53 mem=2096.5M) ***
[01/21 14:04:01    472s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12129.2
[01/21 14:04:01    472s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.049, MEM:2096.5M, EPOCH TIME: 1768984441.586066
[01/21 14:04:01    472s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2096.5M, EPOCH TIME: 1768984441.586118
[01/21 14:04:01    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:602).
[01/21 14:04:01    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:01    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:01    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:01    472s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.003, MEM:2096.5M, EPOCH TIME: 1768984441.589444
[01/21 14:04:01    472s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.070, REAL:0.094, MEM:2096.5M, EPOCH TIME: 1768984441.589510
[01/21 14:04:01    472s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2096.5M, EPOCH TIME: 1768984441.590050
[01/21 14:04:01    472s] Starting Early Global Route congestion estimation: mem = 2096.5M
[01/21 14:04:01    472s] (I)      ==================== Layers =====================
[01/21 14:04:01    472s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:04:01    472s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 14:04:01    472s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:04:01    472s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 14:04:01    472s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[01/21 14:04:01    472s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 14:04:01    472s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[01/21 14:04:01    472s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 14:04:01    472s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[01/21 14:04:01    472s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 14:04:01    472s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[01/21 14:04:01    472s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 14:04:01    472s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[01/21 14:04:01    472s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 14:04:01    472s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[01/21 14:04:01    472s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 14:04:01    472s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[01/21 14:04:01    472s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 14:04:01    472s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[01/21 14:04:01    472s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 14:04:01    472s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[01/21 14:04:01    472s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 14:04:01    472s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[01/21 14:04:01    472s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 14:04:01    472s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[01/21 14:04:01    472s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:04:01    472s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[01/21 14:04:01    472s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 14:04:01    472s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[01/21 14:04:01    472s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[01/21 14:04:01    472s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[01/21 14:04:01    472s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[01/21 14:04:01    472s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[01/21 14:04:01    472s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[01/21 14:04:01    472s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[01/21 14:04:01    472s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[01/21 14:04:01    472s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[01/21 14:04:01    472s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:04:01    472s] (I)      Started Import and model ( Curr Mem: 2096.55 MB )
[01/21 14:04:01    472s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:04:01    472s] (I)      == Non-default Options ==
[01/21 14:04:01    472s] (I)      Maximum routing layer                              : 11
[01/21 14:04:01    472s] (I)      Number of threads                                  : 1
[01/21 14:04:01    472s] (I)      Use non-blocking free Dbs wires                    : false
[01/21 14:04:01    472s] (I)      Method to set GCell size                           : row
[01/21 14:04:01    472s] (I)      Counted 1003 PG shapes. We will not process PG shapes layer by layer.
[01/21 14:04:01    472s] (I)      Use row-based GCell size
[01/21 14:04:01    472s] (I)      Use row-based GCell align
[01/21 14:04:01    472s] (I)      layer 0 area = 80000
[01/21 14:04:01    472s] (I)      layer 1 area = 80000
[01/21 14:04:01    472s] (I)      layer 2 area = 80000
[01/21 14:04:01    472s] (I)      layer 3 area = 80000
[01/21 14:04:01    472s] (I)      layer 4 area = 80000
[01/21 14:04:01    472s] (I)      layer 5 area = 80000
[01/21 14:04:01    472s] (I)      layer 6 area = 80000
[01/21 14:04:01    472s] (I)      layer 7 area = 80000
[01/21 14:04:01    472s] (I)      layer 8 area = 80000
[01/21 14:04:01    472s] (I)      layer 9 area = 400000
[01/21 14:04:01    472s] (I)      layer 10 area = 400000
[01/21 14:04:01    472s] (I)      GCell unit size   : 3420
[01/21 14:04:01    472s] (I)      GCell multiplier  : 1
[01/21 14:04:01    472s] (I)      GCell row height  : 3420
[01/21 14:04:01    472s] (I)      Actual row height : 3420
[01/21 14:04:01    472s] (I)      GCell align ref   : 20000 20000
[01/21 14:04:01    472s] [NR-eGR] Track table information for default rule: 
[01/21 14:04:01    472s] [NR-eGR] M1 has single uniform track structure
[01/21 14:04:01    472s] [NR-eGR] M2 has single uniform track structure
[01/21 14:04:01    472s] [NR-eGR] M3 has single uniform track structure
[01/21 14:04:01    472s] [NR-eGR] M4 has single uniform track structure
[01/21 14:04:01    472s] [NR-eGR] M5 has single uniform track structure
[01/21 14:04:01    472s] [NR-eGR] M6 has single uniform track structure
[01/21 14:04:01    472s] [NR-eGR] M7 has single uniform track structure
[01/21 14:04:01    472s] [NR-eGR] M8 has single uniform track structure
[01/21 14:04:01    472s] [NR-eGR] M9 has single uniform track structure
[01/21 14:04:01    472s] [NR-eGR] M10 has single uniform track structure
[01/21 14:04:01    472s] [NR-eGR] M11 has single uniform track structure
[01/21 14:04:01    472s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:01    472s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:01    472s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:01    472s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:01    472s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:01    472s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:01    472s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:01    472s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:01    472s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:01    472s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:01    472s] [NR-eGR] No double-cut via on layer 1
[01/21 14:04:01    472s] [NR-eGR] No double-cut via on layer 2
[01/21 14:04:01    472s] [NR-eGR] No double-cut via on layer 3
[01/21 14:04:01    472s] [NR-eGR] No double-cut via on layer 4
[01/21 14:04:01    472s] [NR-eGR] No double-cut via on layer 5
[01/21 14:04:01    472s] [NR-eGR] No double-cut via on layer 6
[01/21 14:04:01    472s] [NR-eGR] No double-cut via on layer 7
[01/21 14:04:01    472s] [NR-eGR] No double-cut via on layer 8
[01/21 14:04:01    472s] [NR-eGR] No double-cut via on layer 9
[01/21 14:04:01    472s] [NR-eGR] No double-cut via on layer 10
[01/21 14:04:01    472s] (I)      =============== Default via ===============
[01/21 14:04:01    472s] (I)      +----+------------------+-----------------+
[01/21 14:04:01    472s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[01/21 14:04:01    472s] (I)      +----+------------------+-----------------+
[01/21 14:04:01    472s] (I)      |  1 |                  |                 |
[01/21 14:04:01    472s] (I)      |  2 |                  |                 |
[01/21 14:04:01    472s] (I)      |  3 |                  |                 |
[01/21 14:04:01    472s] (I)      |  4 |                  |                 |
[01/21 14:04:01    472s] (I)      |  5 |                  |                 |
[01/21 14:04:01    472s] (I)      |  6 |                  |                 |
[01/21 14:04:01    472s] (I)      |  7 |                  |                 |
[01/21 14:04:01    472s] (I)      |  8 |                  |                 |
[01/21 14:04:01    472s] (I)      |  9 |                  |                 |
[01/21 14:04:01    472s] (I)      | 10 |                  |                 |
[01/21 14:04:01    472s] (I)      +----+------------------+-----------------+
[01/21 14:04:01    472s] [NR-eGR] Read 1622 PG shapes
[01/21 14:04:01    472s] [NR-eGR] Read 0 clock shapes
[01/21 14:04:01    472s] [NR-eGR] Read 0 other shapes
[01/21 14:04:01    472s] [NR-eGR] #Routing Blockages  : 0
[01/21 14:04:01    472s] [NR-eGR] #Instance Blockages : 0
[01/21 14:04:01    472s] [NR-eGR] #PG Blockages       : 1622
[01/21 14:04:01    472s] [NR-eGR] #Halo Blockages     : 0
[01/21 14:04:01    472s] [NR-eGR] #Boundary Blockages : 0
[01/21 14:04:01    472s] [NR-eGR] #Clock Blockages    : 0
[01/21 14:04:01    472s] [NR-eGR] #Other Blockages    : 0
[01/21 14:04:01    472s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 14:04:01    472s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 14:04:01    472s] [NR-eGR] Read 274 nets ( ignored 0 )
[01/21 14:04:01    472s] (I)      early_global_route_priority property id does not exist.
[01/21 14:04:01    472s] (I)      Read Num Blocks=1622  Num Prerouted Wires=0  Num CS=0
[01/21 14:04:01    472s] (I)      Layer 1 (V) : #blockages 188 : #preroutes 0
[01/21 14:04:01    472s] (I)      Layer 2 (H) : #blockages 188 : #preroutes 0
[01/21 14:04:01    472s] (I)      Layer 3 (V) : #blockages 188 : #preroutes 0
[01/21 14:04:01    472s] (I)      Layer 4 (H) : #blockages 188 : #preroutes 0
[01/21 14:04:01    472s] (I)      Layer 5 (V) : #blockages 188 : #preroutes 0
[01/21 14:04:01    472s] (I)      Layer 6 (H) : #blockages 188 : #preroutes 0
[01/21 14:04:01    472s] (I)      Layer 7 (V) : #blockages 188 : #preroutes 0
[01/21 14:04:01    472s] (I)      Layer 8 (H) : #blockages 188 : #preroutes 0
[01/21 14:04:01    472s] (I)      Layer 9 (V) : #blockages 106 : #preroutes 0
[01/21 14:04:01    472s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[01/21 14:04:01    472s] (I)      Number of ignored nets                =      0
[01/21 14:04:01    472s] (I)      Number of connected nets              =      0
[01/21 14:04:01    472s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 14:04:01    472s] (I)      Number of clock nets                  =      0.  Ignored: No
[01/21 14:04:01    472s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 14:04:01    472s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 14:04:01    472s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 14:04:01    472s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 14:04:01    472s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 14:04:01    472s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 14:04:01    472s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 14:04:01    472s] (I)      Ndr track 0 does not exist
[01/21 14:04:01    472s] (I)      ---------------------Grid Graph Info--------------------
[01/21 14:04:01    472s] (I)      Routing area        : (0, 0) - (200000, 200000)
[01/21 14:04:01    472s] (I)      Core area           : (20000, 20000) - (180000, 180000)
[01/21 14:04:01    472s] (I)      Site width          :   400  (dbu)
[01/21 14:04:01    472s] (I)      Row height          :  3420  (dbu)
[01/21 14:04:01    472s] (I)      GCell row height    :  3420  (dbu)
[01/21 14:04:01    472s] (I)      GCell width         :  3420  (dbu)
[01/21 14:04:01    472s] (I)      GCell height        :  3420  (dbu)
[01/21 14:04:01    472s] (I)      Grid                :    58    58    11
[01/21 14:04:01    472s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 14:04:01    472s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 14:04:01    472s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 14:04:01    472s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 14:04:01    472s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 14:04:01    472s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 14:04:01    472s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[01/21 14:04:01    472s] (I)      First track coord   :   430   200   430   200   430   200   430   200   430  1200  1430
[01/21 14:04:01    472s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[01/21 14:04:01    472s] (I)      Total num of tracks :   526   500   499   500   499   500   499   500   250   199   199
[01/21 14:04:01    472s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 14:04:01    472s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 14:04:01    472s] (I)      --------------------------------------------------------
[01/21 14:04:01    472s] 
[01/21 14:04:01    472s] [NR-eGR] ============ Routing rule table ============
[01/21 14:04:01    472s] [NR-eGR] Rule id: 0  Nets: 274
[01/21 14:04:01    472s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 14:04:01    472s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/21 14:04:01    472s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[01/21 14:04:01    472s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[01/21 14:04:01    472s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[01/21 14:04:01    472s] [NR-eGR] ========================================
[01/21 14:04:01    472s] [NR-eGR] 
[01/21 14:04:01    472s] (I)      =============== Blocked Tracks ===============
[01/21 14:04:01    472s] (I)      +-------+---------+----------+---------------+
[01/21 14:04:01    472s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 14:04:01    472s] (I)      +-------+---------+----------+---------------+
[01/21 14:04:01    472s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 14:04:01    472s] (I)      |     2 |   29000 |     2068 |         7.13% |
[01/21 14:04:01    472s] (I)      |     3 |   28942 |      472 |         1.63% |
[01/21 14:04:01    472s] (I)      |     4 |   29000 |     2068 |         7.13% |
[01/21 14:04:01    472s] (I)      |     5 |   28942 |      472 |         1.63% |
[01/21 14:04:01    472s] (I)      |     6 |   29000 |     2068 |         7.13% |
[01/21 14:04:01    472s] (I)      |     7 |   28942 |      472 |         1.63% |
[01/21 14:04:01    472s] (I)      |     8 |   29000 |     2068 |         7.13% |
[01/21 14:04:01    472s] (I)      |     9 |   14500 |      292 |         2.01% |
[01/21 14:04:01    472s] (I)      |    10 |   11542 |     1093 |         9.47% |
[01/21 14:04:01    472s] (I)      |    11 |   11542 |     1108 |         9.60% |
[01/21 14:04:01    472s] (I)      +-------+---------+----------+---------------+
[01/21 14:04:01    472s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2096.55 MB )
[01/21 14:04:01    472s] (I)      Reset routing kernel
[01/21 14:04:01    472s] (I)      Started Global Routing ( Curr Mem: 2096.55 MB )
[01/21 14:04:01    472s] (I)      totalPins=836  totalGlobalPin=807 (96.53%)
[01/21 14:04:01    472s] (I)      total 2D Cap : 234394 = (110338 H, 124056 V)
[01/21 14:04:01    472s] [NR-eGR] Layer group 1: route 274 net(s) in layer range [2, 11]
[01/21 14:04:01    472s] (I)      
[01/21 14:04:01    472s] (I)      ============  Phase 1a Route ============
[01/21 14:04:01    472s] (I)      Usage: 3128 = (1776 H, 1352 V) = (1.61% H, 1.09% V) = (3.037e+03um H, 2.312e+03um V)
[01/21 14:04:01    472s] (I)      
[01/21 14:04:01    472s] (I)      ============  Phase 1b Route ============
[01/21 14:04:01    472s] (I)      Usage: 3128 = (1776 H, 1352 V) = (1.61% H, 1.09% V) = (3.037e+03um H, 2.312e+03um V)
[01/21 14:04:01    472s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.348880e+03um
[01/21 14:04:01    472s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 14:04:01    472s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 14:04:01    472s] (I)      
[01/21 14:04:01    472s] (I)      ============  Phase 1c Route ============
[01/21 14:04:01    472s] (I)      Usage: 3128 = (1776 H, 1352 V) = (1.61% H, 1.09% V) = (3.037e+03um H, 2.312e+03um V)
[01/21 14:04:01    472s] (I)      
[01/21 14:04:01    472s] (I)      ============  Phase 1d Route ============
[01/21 14:04:01    472s] (I)      Usage: 3128 = (1776 H, 1352 V) = (1.61% H, 1.09% V) = (3.037e+03um H, 2.312e+03um V)
[01/21 14:04:01    472s] (I)      
[01/21 14:04:01    472s] (I)      ============  Phase 1e Route ============
[01/21 14:04:01    472s] (I)      Usage: 3128 = (1776 H, 1352 V) = (1.61% H, 1.09% V) = (3.037e+03um H, 2.312e+03um V)
[01/21 14:04:01    472s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.348880e+03um
[01/21 14:04:01    472s] (I)      
[01/21 14:04:01    472s] (I)      ============  Phase 1l Route ============
[01/21 14:04:01    472s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 14:04:01    472s] (I)      Layer  2:      27942      1330         0           0       28266    ( 0.00%) 
[01/21 14:04:01    472s] (I)      Layer  3:      28067      1226         0           0       28266    ( 0.00%) 
[01/21 14:04:01    472s] (I)      Layer  4:      27942       256         0           0       28266    ( 0.00%) 
[01/21 14:04:01    472s] (I)      Layer  5:      28067       509         0           0       28266    ( 0.00%) 
[01/21 14:04:01    472s] (I)      Layer  6:      27942        21         0           0       28266    ( 0.00%) 
[01/21 14:04:01    472s] (I)      Layer  7:      28067        86         0           0       28266    ( 0.00%) 
[01/21 14:04:01    472s] (I)      Layer  8:      27942         0         0           0       28266    ( 0.00%) 
[01/21 14:04:01    472s] (I)      Layer  9:      14029         0         0           0       14133    ( 0.00%) 
[01/21 14:04:01    472s] (I)      Layer 10:      10260         0         0         732       10575    ( 6.47%) 
[01/21 14:04:01    472s] (I)      Layer 11:      10250         0         0         927       10380    ( 8.20%) 
[01/21 14:04:01    472s] (I)      Total:        230508      3428         0        1657      232948    ( 0.71%) 
[01/21 14:04:01    472s] (I)      
[01/21 14:04:01    472s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 14:04:01    472s] [NR-eGR]                        OverCon            
[01/21 14:04:01    472s] [NR-eGR]                         #Gcell     %Gcell
[01/21 14:04:01    472s] [NR-eGR]        Layer             (1-0)    OverCon
[01/21 14:04:01    472s] [NR-eGR] ----------------------------------------------
[01/21 14:04:01    472s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:01    472s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:01    472s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:01    472s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:01    472s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:01    472s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:01    472s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:01    472s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:01    472s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:01    472s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:01    472s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:01    472s] [NR-eGR] ----------------------------------------------
[01/21 14:04:01    472s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/21 14:04:01    472s] [NR-eGR] 
[01/21 14:04:01    472s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2096.55 MB )
[01/21 14:04:01    472s] (I)      total 2D Cap : 234647 = (110441 H, 124206 V)
[01/21 14:04:01    472s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 14:04:01    472s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2096.5M
[01/21 14:04:01    472s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.036, MEM:2096.5M, EPOCH TIME: 1768984441.625692
[01/21 14:04:01    472s] OPERPROF: Starting HotSpotCal at level 1, MEM:2096.5M, EPOCH TIME: 1768984441.625738
[01/21 14:04:01    472s] [hotspot] +------------+---------------+---------------+
[01/21 14:04:01    472s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 14:04:01    472s] [hotspot] +------------+---------------+---------------+
[01/21 14:04:01    472s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 14:04:01    472s] [hotspot] +------------+---------------+---------------+
[01/21 14:04:01    472s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 14:04:01    472s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 14:04:01    472s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2096.5M, EPOCH TIME: 1768984441.626070
[01/21 14:04:01    472s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2096.5M, EPOCH TIME: 1768984441.626179
[01/21 14:04:01    472s] Starting Early Global Route wiring: mem = 2096.5M
[01/21 14:04:01    472s] (I)      ============= Track Assignment ============
[01/21 14:04:01    472s] (I)      Started Track Assignment (1T) ( Curr Mem: 2096.55 MB )
[01/21 14:04:01    472s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/21 14:04:01    472s] (I)      Run Multi-thread track assignment
[01/21 14:04:01    472s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2096.55 MB )
[01/21 14:04:01    472s] (I)      Started Export ( Curr Mem: 2096.55 MB )
[01/21 14:04:01    472s] [NR-eGR]              Length (um)  Vias 
[01/21 14:04:01    472s] [NR-eGR] -------------------------------
[01/21 14:04:01    472s] [NR-eGR]  M1   (1H)             0   736 
[01/21 14:04:01    472s] [NR-eGR]  M2   (2V)          2041  1126 
[01/21 14:04:01    472s] [NR-eGR]  M3   (3H)          2059    85 
[01/21 14:04:01    472s] [NR-eGR]  M4   (4V)           413    69 
[01/21 14:04:01    472s] [NR-eGR]  M5   (5H)           869     8 
[01/21 14:04:01    472s] [NR-eGR]  M6   (6V)            35     8 
[01/21 14:04:01    472s] [NR-eGR]  M7   (7H)           150     0 
[01/21 14:04:01    472s] [NR-eGR]  M8   (8V)             0     0 
[01/21 14:04:01    472s] [NR-eGR]  M9   (9H)             0     0 
[01/21 14:04:01    472s] [NR-eGR]  M10  (10V)            0     0 
[01/21 14:04:01    472s] [NR-eGR]  M11  (11H)            0     0 
[01/21 14:04:01    472s] [NR-eGR] -------------------------------
[01/21 14:04:01    472s] [NR-eGR]       Total         5567  2032 
[01/21 14:04:01    472s] [NR-eGR] --------------------------------------------------------------------------
[01/21 14:04:01    472s] [NR-eGR] Total half perimeter of net bounding box: 5131um
[01/21 14:04:01    472s] [NR-eGR] Total length: 5567um, number of vias: 2032
[01/21 14:04:01    472s] [NR-eGR] --------------------------------------------------------------------------
[01/21 14:04:01    472s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/21 14:04:01    472s] [NR-eGR] --------------------------------------------------------------------------
[01/21 14:04:01    472s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2096.55 MB )
[01/21 14:04:01    472s] Early Global Route wiring runtime: 0.01 seconds, mem = 2096.5M
[01/21 14:04:01    472s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.015, MEM:2096.5M, EPOCH TIME: 1768984441.641034
[01/21 14:04:01    472s] 0 delay mode for cte disabled.
[01/21 14:04:01    472s] SKP cleared!
[01/21 14:04:01    472s] 
[01/21 14:04:01    472s] *** Finished incrementalPlace (cpu=0:00:00.7, real=0:00:01.0)***
[01/21 14:04:01    472s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2096.5M, EPOCH TIME: 1768984441.658926
[01/21 14:04:01    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:01    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:01    472s] All LLGs are deleted
[01/21 14:04:01    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:01    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:01    472s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2096.5M, EPOCH TIME: 1768984441.659017
[01/21 14:04:01    472s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2096.5M, EPOCH TIME: 1768984441.659071
[01/21 14:04:01    472s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2096.5M, EPOCH TIME: 1768984441.659424
[01/21 14:04:01    472s] Start to check current routing status for nets...
[01/21 14:04:01    472s] All nets are already routed correctly.
[01/21 14:04:01    472s] End to check current routing status for nets (mem=2096.5M)
[01/21 14:04:01    472s] Extraction called for design 'simple_alu' of instances=602 and nets=280 using extraction engine 'preRoute' .
[01/21 14:04:01    472s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/21 14:04:01    472s] Type 'man IMPEXT-3530' for more detail.
[01/21 14:04:01    472s] PreRoute RC Extraction called for design simple_alu.
[01/21 14:04:01    472s] RC Extraction called in multi-corner(1) mode.
[01/21 14:04:01    472s] RCMode: PreRoute
[01/21 14:04:01    472s]       RC Corner Indexes            0   
[01/21 14:04:01    472s] Capacitance Scaling Factor   : 1.00000 
[01/21 14:04:01    472s] Resistance Scaling Factor    : 1.00000 
[01/21 14:04:01    472s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 14:04:01    472s] Clock Res. Scaling Factor    : 1.00000 
[01/21 14:04:01    472s] Shrink Factor                : 0.90000
[01/21 14:04:01    472s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 14:04:01    472s] Using capacitance table file ...
[01/21 14:04:01    472s] 
[01/21 14:04:01    472s] Trim Metal Layers:
[01/21 14:04:01    472s] LayerId::1 widthSet size::4
[01/21 14:04:01    472s] LayerId::2 widthSet size::4
[01/21 14:04:01    472s] LayerId::3 widthSet size::4
[01/21 14:04:01    472s] LayerId::4 widthSet size::4
[01/21 14:04:01    472s] LayerId::5 widthSet size::4
[01/21 14:04:01    472s] LayerId::6 widthSet size::4
[01/21 14:04:01    472s] LayerId::7 widthSet size::5
[01/21 14:04:01    472s] LayerId::8 widthSet size::5
[01/21 14:04:01    472s] LayerId::9 widthSet size::5
[01/21 14:04:01    472s] LayerId::10 widthSet size::4
[01/21 14:04:01    472s] LayerId::11 widthSet size::3
[01/21 14:04:01    472s] Updating RC grid for preRoute extraction ...
[01/21 14:04:01    472s] eee: pegSigSF::1.070000
[01/21 14:04:01    472s] Initializing multi-corner capacitance tables ... 
[01/21 14:04:01    472s] Initializing multi-corner resistance tables ...
[01/21 14:04:01    472s] Creating RPSQ from WeeR and WRes ...
[01/21 14:04:01    472s] eee: l::1 avDens::0.079624 usedTrk::257.980935 availTrk::3240.000000 sigTrk::257.980935
[01/21 14:04:01    472s] eee: l::2 avDens::0.137951 usedTrk::129.742517 availTrk::940.500000 sigTrk::129.742517
[01/21 14:04:01    472s] eee: l::3 avDens::0.134820 usedTrk::126.798275 availTrk::940.500000 sigTrk::126.798275
[01/21 14:04:01    472s] eee: l::4 avDens::0.028162 usedTrk::26.486198 availTrk::940.500000 sigTrk::26.486198
[01/21 14:04:01    472s] eee: l::5 avDens::0.059045 usedTrk::55.531872 availTrk::940.500000 sigTrk::55.531872
[01/21 14:04:01    472s] eee: l::6 avDens::0.005601 usedTrk::2.394532 availTrk::427.500000 sigTrk::2.394532
[01/21 14:04:01    472s] eee: l::7 avDens::0.016686 usedTrk::9.986521 availTrk::598.500000 sigTrk::9.986521
[01/21 14:04:01    472s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 14:04:01    472s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 14:04:01    472s] eee: l::10 avDens::0.055437 usedTrk::22.751462 availTrk::410.400000 sigTrk::22.751462
[01/21 14:04:01    472s] eee: l::11 avDens::0.055819 usedTrk::22.908187 availTrk::410.400000 sigTrk::22.908187
[01/21 14:04:01    472s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/21 14:04:01    472s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.263679 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[01/21 14:04:01    472s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2096.547M)
[01/21 14:04:01    472s] Compute RC Scale Done ...
[01/21 14:04:01    472s] **optDesign ... cpu = 0:00:16, real = 0:00:20, mem = 1369.4M, totSessionCpu=0:07:53 **
[01/21 14:04:01    472s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 14:04:01    472s] #################################################################################
[01/21 14:04:01    472s] # Design Stage: PreRoute
[01/21 14:04:01    472s] # Design Name: simple_alu
[01/21 14:04:01    472s] # Design Mode: 90nm
[01/21 14:04:01    472s] # Analysis Mode: MMMC Non-OCV 
[01/21 14:04:01    472s] # Parasitics Mode: No SPEF/RCDB 
[01/21 14:04:01    472s] # Signoff Settings: SI Off 
[01/21 14:04:01    472s] #################################################################################
[01/21 14:04:01    472s] Calculate delays in Single mode...
[01/21 14:04:01    472s] Calculate delays in Single mode...
[01/21 14:04:01    472s] Topological Sorting (REAL = 0:00:00.0, MEM = 2092.4M, InitMEM = 2092.4M)
[01/21 14:04:01    472s] Start delay calculation (fullDC) (1 T). (MEM=2092.4)
[01/21 14:04:01    472s] End AAE Lib Interpolated Model. (MEM=2102.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:04:02    472s] Total number of fetched objects 424
[01/21 14:04:02    472s] Total number of fetched objects 424
[01/21 14:04:02    472s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:04:02    472s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:04:02    472s] End delay calculation. (MEM=2124.15 CPU=0:00:00.1 REAL=0:00:01.0)
[01/21 14:04:02    472s] End delay calculation (fullDC). (MEM=2124.15 CPU=0:00:00.2 REAL=0:00:01.0)
[01/21 14:04:02    472s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2124.2M) ***
[01/21 14:04:02    472s] *** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.1/0:00:01.6 (0.7), totSession cpu/real = 0:07:53.0/1:48:11.1 (0.1), mem = 2124.2M
[01/21 14:04:02    472s] 
[01/21 14:04:02    472s] =============================================================================================
[01/21 14:04:02    472s]  Step TAT Report : IncrReplace #1 / place_opt_design #2                         21.15-s110_1
[01/21 14:04:02    472s] =============================================================================================
[01/21 14:04:02    472s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 14:04:02    472s] ---------------------------------------------------------------------------------------------
[01/21 14:04:02    472s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:02    472s] [ ExtractRC              ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    0.8
[01/21 14:04:02    472s] [ TimingUpdate           ]      4   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.0    0.8
[01/21 14:04:02    472s] [ FullDelayCalc          ]      1   0:00:00.4  (  23.0 % )     0:00:00.4 /  0:00:00.2    0.5
[01/21 14:04:02    472s] [ MISC                   ]          0:00:01.1  (  67.5 % )     0:00:01.1 /  0:00:00.8    0.8
[01/21 14:04:02    472s] ---------------------------------------------------------------------------------------------
[01/21 14:04:02    472s]  IncrReplace #1 TOTAL               0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.1    0.7
[01/21 14:04:02    472s] ---------------------------------------------------------------------------------------------
[01/21 14:04:02    472s] 
[01/21 14:04:02    473s] *** Timing Is met
[01/21 14:04:02    473s] *** Check timing (0:00:00.0)
[01/21 14:04:02    473s] *** Timing Is met
[01/21 14:04:02    473s] *** Check timing (0:00:00.0)
[01/21 14:04:02    473s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/21 14:04:02    473s] ### Creating LA Mngr. totSessionCpu=0:07:53 mem=2140.2M
[01/21 14:04:02    473s] ### Creating LA Mngr, finished. totSessionCpu=0:07:53 mem=2140.2M
[01/21 14:04:02    473s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 14:04:02    473s] ### Creating PhyDesignMc. totSessionCpu=0:07:53 mem=2159.2M
[01/21 14:04:02    473s] OPERPROF: Starting DPlace-Init at level 1, MEM:2159.2M, EPOCH TIME: 1768984442.496532
[01/21 14:04:02    473s] Processing tracks to init pin-track alignment.
[01/21 14:04:02    473s] z: 2, totalTracks: 1
[01/21 14:04:02    473s] z: 4, totalTracks: 1
[01/21 14:04:02    473s] z: 6, totalTracks: 1
[01/21 14:04:02    473s] z: 8, totalTracks: 1
[01/21 14:04:02    473s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:04:02    473s] All LLGs are deleted
[01/21 14:04:02    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2159.2M, EPOCH TIME: 1768984442.500265
[01/21 14:04:02    473s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2159.2M, EPOCH TIME: 1768984442.500674
[01/21 14:04:02    473s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2159.2M, EPOCH TIME: 1768984442.500851
[01/21 14:04:02    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2159.2M, EPOCH TIME: 1768984442.502140
[01/21 14:04:02    473s] Max number of tech site patterns supported in site array is 256.
[01/21 14:04:02    473s] Core basic site is CoreSite
[01/21 14:04:02    473s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:04:02    473s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2159.2M, EPOCH TIME: 1768984442.528095
[01/21 14:04:02    473s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 14:04:02    473s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/21 14:04:02    473s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2159.2M, EPOCH TIME: 1768984442.528351
[01/21 14:04:02    473s] Fast DP-INIT is on for default
[01/21 14:04:02    473s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 14:04:02    473s] Atter site array init, number of instance map data is 0.
[01/21 14:04:02    473s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:2159.2M, EPOCH TIME: 1768984442.530251
[01/21 14:04:02    473s] 
[01/21 14:04:02    473s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:04:02    473s] OPERPROF:     Starting CMU at level 3, MEM:2159.2M, EPOCH TIME: 1768984442.530931
[01/21 14:04:02    473s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2159.2M, EPOCH TIME: 1768984442.531350
[01/21 14:04:02    473s] 
[01/21 14:04:02    473s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 14:04:02    473s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2159.2M, EPOCH TIME: 1768984442.531508
[01/21 14:04:02    473s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2159.2M, EPOCH TIME: 1768984442.531557
[01/21 14:04:02    473s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2159.2M, EPOCH TIME: 1768984442.531603
[01/21 14:04:02    473s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2159.2MB).
[01/21 14:04:02    473s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.035, MEM:2159.2M, EPOCH TIME: 1768984442.531779
[01/21 14:04:02    473s] TotalInstCnt at PhyDesignMc Initialization: 326
[01/21 14:04:02    473s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:53 mem=2159.2M
[01/21 14:04:02    473s] Begin: Area Reclaim Optimization
[01/21 14:04:02    473s] *** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:53.1/1:48:11.3 (0.1), mem = 2159.2M
[01/21 14:04:02    473s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12129.5
[01/21 14:04:02    473s] ### Creating RouteCongInterface, started
[01/21 14:04:02    473s] 
[01/21 14:04:02    473s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/21 14:04:02    473s] 
[01/21 14:04:02    473s] #optDebug: {0, 1.000}
[01/21 14:04:02    473s] ### Creating RouteCongInterface, finished
[01/21 14:04:02    473s] {MG  {7 0 1.2 0.0534786}  {10 0 5.2 0.231833} }
[01/21 14:04:02    473s] ### Creating LA Mngr. totSessionCpu=0:07:53 mem=2159.2M
[01/21 14:04:02    473s] ### Creating LA Mngr, finished. totSessionCpu=0:07:53 mem=2159.2M
[01/21 14:04:02    473s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2159.2M, EPOCH TIME: 1768984442.696814
[01/21 14:04:02    473s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2159.2M, EPOCH TIME: 1768984442.696897
[01/21 14:04:02    473s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 11.88
[01/21 14:04:02    473s] +---------+---------+--------+--------+------------+--------+
[01/21 14:04:02    473s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/21 14:04:02    473s] +---------+---------+--------+--------+------------+--------+
[01/21 14:04:02    473s] |   11.88%|        -|   0.000|   0.000|   0:00:00.0| 2175.2M|
[01/21 14:04:02    473s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[01/21 14:04:02    473s] |   11.88%|        0|   0.000|   0.000|   0:00:00.0| 2175.2M|
[01/21 14:04:02    473s] |   11.88%|        0|   0.000|   0.000|   0:00:00.0| 2175.2M|
[01/21 14:04:02    473s] |   11.71%|        4|   0.000|   0.000|   0:00:00.0| 2197.8M|
[01/21 14:04:02    473s] |   11.71%|        0|   0.000|   0.000|   0:00:00.0| 2197.8M|
[01/21 14:04:02    473s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[01/21 14:04:02    473s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/21 14:04:02    473s] |   11.71%|        0|   0.000|   0.000|   0:00:00.0| 2197.8M|
[01/21 14:04:02    473s] +---------+---------+--------+--------+------------+--------+
[01/21 14:04:02    473s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 11.71
[01/21 14:04:02    473s] 
[01/21 14:04:02    473s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 4 **
[01/21 14:04:02    473s] --------------------------------------------------------------
[01/21 14:04:02    473s] |                                   | Total     | Sequential |
[01/21 14:04:02    473s] --------------------------------------------------------------
[01/21 14:04:02    473s] | Num insts resized                 |       4  |       0    |
[01/21 14:04:02    473s] | Num insts undone                  |       0  |       0    |
[01/21 14:04:02    473s] | Num insts Downsized               |       4  |       0    |
[01/21 14:04:02    473s] | Num insts Samesized               |       0  |       0    |
[01/21 14:04:02    473s] | Num insts Upsized                 |       0  |       0    |
[01/21 14:04:02    473s] | Num multiple commits+uncommits    |       0  |       -    |
[01/21 14:04:02    473s] --------------------------------------------------------------
[01/21 14:04:02    473s] Bottom Preferred Layer:
[01/21 14:04:02    473s]     None
[01/21 14:04:02    473s] Via Pillar Rule:
[01/21 14:04:02    473s]     None
[01/21 14:04:02    473s] 
[01/21 14:04:02    473s] Number of times islegalLocAvaiable called = 7 skipped = 0, called in commitmove = 4, skipped in commitmove = 0
[01/21 14:04:02    473s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[01/21 14:04:02    473s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2197.8M, EPOCH TIME: 1768984442.896383
[01/21 14:04:02    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:602).
[01/21 14:04:02    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2197.8M, EPOCH TIME: 1768984442.899393
[01/21 14:04:02    473s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2197.8M, EPOCH TIME: 1768984442.899998
[01/21 14:04:02    473s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2197.8M, EPOCH TIME: 1768984442.900092
[01/21 14:04:02    473s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2197.8M, EPOCH TIME: 1768984442.903480
[01/21 14:04:02    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] 
[01/21 14:04:02    473s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:04:02    473s] OPERPROF:       Starting CMU at level 4, MEM:2197.8M, EPOCH TIME: 1768984442.932687
[01/21 14:04:02    473s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2197.8M, EPOCH TIME: 1768984442.933119
[01/21 14:04:02    473s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.030, MEM:2197.8M, EPOCH TIME: 1768984442.933278
[01/21 14:04:02    473s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2197.8M, EPOCH TIME: 1768984442.933327
[01/21 14:04:02    473s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2197.8M, EPOCH TIME: 1768984442.933374
[01/21 14:04:02    473s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2197.8M, EPOCH TIME: 1768984442.933495
[01/21 14:04:02    473s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2197.8M, EPOCH TIME: 1768984442.933569
[01/21 14:04:02    473s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.034, MEM:2197.8M, EPOCH TIME: 1768984442.933652
[01/21 14:04:02    473s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.034, MEM:2197.8M, EPOCH TIME: 1768984442.933694
[01/21 14:04:02    473s] TDRefine: refinePlace mode is spiral
[01/21 14:04:02    473s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12129.3
[01/21 14:04:02    473s] OPERPROF: Starting RefinePlace at level 1, MEM:2197.8M, EPOCH TIME: 1768984442.933753
[01/21 14:04:02    473s] *** Starting refinePlace (0:07:53 mem=2197.8M) ***
[01/21 14:04:02    473s] Total net bbox length = 5.128e+03 (2.890e+03 2.238e+03) (ext = 2.884e+03)
[01/21 14:04:02    473s] 
[01/21 14:04:02    473s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:04:02    473s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 14:04:02    473s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:04:02    473s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:04:02    473s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2197.8M, EPOCH TIME: 1768984442.936575
[01/21 14:04:02    473s] Starting refinePlace ...
[01/21 14:04:02    473s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:04:02    473s] One DDP V2 for no tweak run.
[01/21 14:04:02    473s] 
[01/21 14:04:02    473s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/21 14:04:02    473s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/21 14:04:02    473s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/21 14:04:02    473s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 14:04:02    473s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2197.8MB) @(0:07:53 - 0:07:53).
[01/21 14:04:02    473s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 14:04:02    473s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2197.8MB
[01/21 14:04:02    473s] Statistics of distance of Instance movement in refine placement:
[01/21 14:04:02    473s]   maximum (X+Y) =         0.00 um
[01/21 14:04:02    473s]   mean    (X+Y) =         0.00 um
[01/21 14:04:02    473s] Summary Report:
[01/21 14:04:02    473s] Instances move: 0 (out of 326 movable)
[01/21 14:04:02    473s] Instances flipped: 0
[01/21 14:04:02    473s] Mean displacement: 0.00 um
[01/21 14:04:02    473s] Max displacement: 0.00 um 
[01/21 14:04:02    473s] Total instances moved : 0
[01/21 14:04:02    473s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.013, MEM:2197.8M, EPOCH TIME: 1768984442.949684
[01/21 14:04:02    473s] Total net bbox length = 5.128e+03 (2.890e+03 2.238e+03) (ext = 2.884e+03)
[01/21 14:04:02    473s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2197.8MB
[01/21 14:04:02    473s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2197.8MB) @(0:07:53 - 0:07:53).
[01/21 14:04:02    473s] *** Finished refinePlace (0:07:53 mem=2197.8M) ***
[01/21 14:04:02    473s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12129.3
[01/21 14:04:02    473s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.016, MEM:2197.8M, EPOCH TIME: 1768984442.950071
[01/21 14:04:02    473s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2197.8M, EPOCH TIME: 1768984442.951315
[01/21 14:04:02    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:602).
[01/21 14:04:02    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2197.8M, EPOCH TIME: 1768984442.953916
[01/21 14:04:02    473s] *** maximum move = 0.00 um ***
[01/21 14:04:02    473s] *** Finished re-routing un-routed nets (2197.8M) ***
[01/21 14:04:02    473s] OPERPROF: Starting DPlace-Init at level 1, MEM:2197.8M, EPOCH TIME: 1768984442.957337
[01/21 14:04:02    473s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2197.8M, EPOCH TIME: 1768984442.960591
[01/21 14:04:02    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] 
[01/21 14:04:02    473s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:04:02    473s] OPERPROF:     Starting CMU at level 3, MEM:2197.8M, EPOCH TIME: 1768984442.989449
[01/21 14:04:02    473s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2197.8M, EPOCH TIME: 1768984442.989881
[01/21 14:04:02    473s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:2197.8M, EPOCH TIME: 1768984442.990035
[01/21 14:04:02    473s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2197.8M, EPOCH TIME: 1768984442.990084
[01/21 14:04:02    473s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2197.8M, EPOCH TIME: 1768984442.990138
[01/21 14:04:02    473s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2197.8M, EPOCH TIME: 1768984442.990262
[01/21 14:04:02    473s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2197.8M, EPOCH TIME: 1768984442.990337
[01/21 14:04:02    473s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:2197.8M, EPOCH TIME: 1768984442.990421
[01/21 14:04:02    473s] 
[01/21 14:04:02    473s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2197.8M) ***
[01/21 14:04:02    473s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12129.5
[01/21 14:04:02    473s] *** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:00.4/0:00:00.5 (0.8), totSession cpu/real = 0:07:53.5/1:48:11.8 (0.1), mem = 2197.8M
[01/21 14:04:02    473s] 
[01/21 14:04:02    473s] =============================================================================================
[01/21 14:04:02    473s]  Step TAT Report : AreaOpt #2 / place_opt_design #2                             21.15-s110_1
[01/21 14:04:02    473s] =============================================================================================
[01/21 14:04:02    473s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 14:04:02    473s] ---------------------------------------------------------------------------------------------
[01/21 14:04:02    473s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:02    473s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:02    473s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:02    473s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:02    473s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:02    473s] [ OptimizationStep       ]      1   0:00:00.0  (   1.7 % )     0:00:00.2 /  0:00:00.1    0.7
[01/21 14:04:02    473s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.5 % )     0:00:00.2 /  0:00:00.1    0.7
[01/21 14:04:02    473s] [ OptGetWeight           ]    105   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:02    473s] [ OptEval                ]    105   0:00:00.1  (  14.1 % )     0:00:00.1 /  0:00:00.0    0.0
[01/21 14:04:02    473s] [ OptCommit              ]    105   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:02    473s] [ PostCommitDelayUpdate  ]    105   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 14:04:02    473s] [ IncrDelayCalc          ]     12   0:00:00.1  (  12.7 % )     0:00:00.1 /  0:00:00.0    0.7
[01/21 14:04:02    473s] [ RefinePlace            ]      1   0:00:00.1  (  20.9 % )     0:00:00.1 /  0:00:00.1    0.9
[01/21 14:04:02    473s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:02    473s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   6.7 % )     0:00:00.0 /  0:00:00.0    1.3
[01/21 14:04:02    473s] [ MISC                   ]          0:00:00.2  (  34.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/21 14:04:02    473s] ---------------------------------------------------------------------------------------------
[01/21 14:04:02    473s]  AreaOpt #2 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    0.8
[01/21 14:04:02    473s] ---------------------------------------------------------------------------------------------
[01/21 14:04:02    473s] 
[01/21 14:04:02    473s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2178.7M, EPOCH TIME: 1768984442.995417
[01/21 14:04:02    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 14:04:02    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:02    473s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:2117.7M, EPOCH TIME: 1768984442.998535
[01/21 14:04:02    473s] TotalInstCnt at PhyDesignMc Destruction: 326
[01/21 14:04:02    473s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2117.75M, totSessionCpu=0:07:53).
[01/21 14:04:03    473s] **INFO: Flow update: Design timing is met.
[01/21 14:04:03    473s] Begin: GigaOpt postEco DRV Optimization
[01/21 14:04:03    473s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[01/21 14:04:03    473s] *** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:53.5/1:48:11.9 (0.1), mem = 2117.7M
[01/21 14:04:03    473s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12129.6
[01/21 14:04:03    473s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/21 14:04:03    473s] ### Creating PhyDesignMc. totSessionCpu=0:07:54 mem=2117.7M
[01/21 14:04:03    473s] OPERPROF: Starting DPlace-Init at level 1, MEM:2117.7M, EPOCH TIME: 1768984443.102334
[01/21 14:04:03    473s] Processing tracks to init pin-track alignment.
[01/21 14:04:03    473s] z: 2, totalTracks: 1
[01/21 14:04:03    473s] z: 4, totalTracks: 1
[01/21 14:04:03    473s] z: 6, totalTracks: 1
[01/21 14:04:03    473s] z: 8, totalTracks: 1
[01/21 14:04:03    473s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:04:03    473s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2117.7M, EPOCH TIME: 1768984443.105908
[01/21 14:04:03    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:03    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:03    473s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:04:03    473s] OPERPROF:     Starting CMU at level 3, MEM:2117.7M, EPOCH TIME: 1768984443.147352
[01/21 14:04:03    473s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:2117.7M, EPOCH TIME: 1768984443.147827
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 14:04:03    473s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.042, MEM:2117.7M, EPOCH TIME: 1768984443.147987
[01/21 14:04:03    473s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2117.7M, EPOCH TIME: 1768984443.148035
[01/21 14:04:03    473s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2117.7M, EPOCH TIME: 1768984443.148082
[01/21 14:04:03    473s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2117.7MB).
[01/21 14:04:03    473s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:2117.7M, EPOCH TIME: 1768984443.148256
[01/21 14:04:03    473s] TotalInstCnt at PhyDesignMc Initialization: 326
[01/21 14:04:03    473s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:54 mem=2117.7M
[01/21 14:04:03    473s] ### Creating RouteCongInterface, started
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s] #optDebug: {0, 1.000}
[01/21 14:04:03    473s] ### Creating RouteCongInterface, finished
[01/21 14:04:03    473s] {MG  {7 0 1.2 0.0534786}  {10 0 5.2 0.231833} }
[01/21 14:04:03    473s] ### Creating LA Mngr. totSessionCpu=0:07:54 mem=2117.7M
[01/21 14:04:03    473s] ### Creating LA Mngr, finished. totSessionCpu=0:07:54 mem=2117.7M
[01/21 14:04:03    473s] [GPS-DRV] Optimizer parameters ============================= 
[01/21 14:04:03    473s] [GPS-DRV] maxDensity (design): 0.95
[01/21 14:04:03    473s] [GPS-DRV] maxLocalDensity: 0.98
[01/21 14:04:03    473s] [GPS-DRV] All active and enabled setup views
[01/21 14:04:03    473s] [GPS-DRV]     view_wcl_slow
[01/21 14:04:03    473s] [GPS-DRV]     view_wcl_fast
[01/21 14:04:03    473s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 14:04:03    473s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/21 14:04:03    473s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/21 14:04:03    473s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/21 14:04:03    473s] [GPS-DRV] timing-driven DRV settings
[01/21 14:04:03    473s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/21 14:04:03    473s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2175.0M, EPOCH TIME: 1768984443.348559
[01/21 14:04:03    473s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2175.0M, EPOCH TIME: 1768984443.348640
[01/21 14:04:03    473s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 14:04:03    473s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/21 14:04:03    473s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 14:04:03    473s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/21 14:04:03    473s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 14:04:03    473s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 14:04:03    473s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 11.71%|          |         |
[01/21 14:04:03    473s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/21 14:04:03    473s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 11.71%| 0:00:00.0|  2175.0M|
[01/21 14:04:03    473s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/21 14:04:03    473s] Bottom Preferred Layer:
[01/21 14:04:03    473s]     None
[01/21 14:04:03    473s] Via Pillar Rule:
[01/21 14:04:03    473s]     None
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2175.0M) ***
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s] Total-nets :: 274, Stn-nets :: 0, ratio :: 0 %, Total-len 5567.39, Stn-len 0
[01/21 14:04:03    473s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2155.9M, EPOCH TIME: 1768984443.377300
[01/21 14:04:03    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:602).
[01/21 14:04:03    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:03    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:03    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:03    473s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:2117.9M, EPOCH TIME: 1768984443.380056
[01/21 14:04:03    473s] TotalInstCnt at PhyDesignMc Destruction: 326
[01/21 14:04:03    473s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12129.6
[01/21 14:04:03    473s] *** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.3 (0.8), totSession cpu/real = 0:07:53.7/1:48:12.1 (0.1), mem = 2117.9M
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s] =============================================================================================
[01/21 14:04:03    473s]  Step TAT Report : DrvOpt #1 / place_opt_design #2                              21.15-s110_1
[01/21 14:04:03    473s] =============================================================================================
[01/21 14:04:03    473s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 14:04:03    473s] ---------------------------------------------------------------------------------------------
[01/21 14:04:03    473s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:03    473s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:03    473s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  17.0 % )     0:00:00.0 /  0:00:00.0    0.8
[01/21 14:04:03    473s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:03    473s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:03    473s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:03    473s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:03    473s] [ DrvFindVioNets         ]      2   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:03    473s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:03    473s] [ MISC                   ]          0:00:00.2  (  75.9 % )     0:00:00.2 /  0:00:00.2    0.9
[01/21 14:04:03    473s] ---------------------------------------------------------------------------------------------
[01/21 14:04:03    473s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    0.8
[01/21 14:04:03    473s] ---------------------------------------------------------------------------------------------
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s] End: GigaOpt postEco DRV Optimization
[01/21 14:04:03    473s] **INFO: Flow update: Design timing is met.
[01/21 14:04:03    473s] Running refinePlace -preserveRouting true -hardFence false
[01/21 14:04:03    473s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2117.9M, EPOCH TIME: 1768984443.553728
[01/21 14:04:03    473s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2117.9M, EPOCH TIME: 1768984443.553823
[01/21 14:04:03    473s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2117.9M, EPOCH TIME: 1768984443.553906
[01/21 14:04:03    473s] Processing tracks to init pin-track alignment.
[01/21 14:04:03    473s] z: 2, totalTracks: 1
[01/21 14:04:03    473s] z: 4, totalTracks: 1
[01/21 14:04:03    473s] z: 6, totalTracks: 1
[01/21 14:04:03    473s] z: 8, totalTracks: 1
[01/21 14:04:03    473s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:04:03    473s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2117.9M, EPOCH TIME: 1768984443.557624
[01/21 14:04:03    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:03    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:03    473s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:04:03    473s] OPERPROF:         Starting CMU at level 5, MEM:2117.9M, EPOCH TIME: 1768984443.586937
[01/21 14:04:03    473s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.000, MEM:2117.9M, EPOCH TIME: 1768984443.587411
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s] Bad Lib Cell Checking (CMU) is done! (0)
[01/21 14:04:03    473s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.030, MEM:2117.9M, EPOCH TIME: 1768984443.587572
[01/21 14:04:03    473s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2117.9M, EPOCH TIME: 1768984443.587620
[01/21 14:04:03    473s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2117.9M, EPOCH TIME: 1768984443.587668
[01/21 14:04:03    473s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2117.9MB).
[01/21 14:04:03    473s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.034, MEM:2117.9M, EPOCH TIME: 1768984443.587837
[01/21 14:04:03    473s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.034, MEM:2117.9M, EPOCH TIME: 1768984443.587880
[01/21 14:04:03    473s] TDRefine: refinePlace mode is spiral
[01/21 14:04:03    473s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12129.4
[01/21 14:04:03    473s] OPERPROF:   Starting RefinePlace at level 2, MEM:2117.9M, EPOCH TIME: 1768984443.587938
[01/21 14:04:03    473s] *** Starting refinePlace (0:07:54 mem=2117.9M) ***
[01/21 14:04:03    473s] Total net bbox length = 5.128e+03 (2.890e+03 2.238e+03) (ext = 2.884e+03)
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:04:03    473s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:04:03    473s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s] Starting Small incrNP...
[01/21 14:04:03    473s] User Input Parameters:
[01/21 14:04:03    473s] - Congestion Driven    : Off
[01/21 14:04:03    473s] - Timing Driven        : Off
[01/21 14:04:03    473s] - Area-Violation Based : Off
[01/21 14:04:03    473s] - Start Rollback Level : -5
[01/21 14:04:03    473s] - Legalized            : On
[01/21 14:04:03    473s] - Window Based         : Off
[01/21 14:04:03    473s] - eDen incr mode       : Off
[01/21 14:04:03    473s] - Small incr mode      : On
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2117.9M, EPOCH TIME: 1768984443.610922
[01/21 14:04:03    473s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2117.9M, EPOCH TIME: 1768984443.611112
[01/21 14:04:03    473s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2117.9M, EPOCH TIME: 1768984443.611355
[01/21 14:04:03    473s] default core: bins with density > 0.750 =  0.00 % ( 0 / 25 )
[01/21 14:04:03    473s] Density distribution unevenness ratio = 46.331%
[01/21 14:04:03    473s] Density distribution unevenness ratio (U70) = 0.000%
[01/21 14:04:03    473s] Density distribution unevenness ratio (U80) = 0.000%
[01/21 14:04:03    473s] Density distribution unevenness ratio (U90) = 0.000%
[01/21 14:04:03    473s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.001, MEM:2117.9M, EPOCH TIME: 1768984443.611431
[01/21 14:04:03    473s] cost 0.632530, thresh 1.000000
[01/21 14:04:03    473s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2117.9M)
[01/21 14:04:03    473s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/21 14:04:03    473s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2117.9M, EPOCH TIME: 1768984443.611579
[01/21 14:04:03    473s] Starting refinePlace ...
[01/21 14:04:03    473s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:04:03    473s] One DDP V2 for no tweak run.
[01/21 14:04:03    473s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:04:03    473s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2117.9M, EPOCH TIME: 1768984443.614422
[01/21 14:04:03    473s] DDP initSite1 nrRow 46 nrJob 46
[01/21 14:04:03    473s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2117.9M, EPOCH TIME: 1768984443.614485
[01/21 14:04:03    473s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2117.9M, EPOCH TIME: 1768984443.614548
[01/21 14:04:03    473s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2117.9M, EPOCH TIME: 1768984443.614594
[01/21 14:04:03    473s] DDP markSite nrRow 46 nrJob 46
[01/21 14:04:03    473s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2117.9M, EPOCH TIME: 1768984443.614690
[01/21 14:04:03    473s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2117.9M, EPOCH TIME: 1768984443.614735
[01/21 14:04:03    473s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/21 14:04:03    473s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2117.9M, EPOCH TIME: 1768984443.615687
[01/21 14:04:03    473s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2117.9M, EPOCH TIME: 1768984443.615734
[01/21 14:04:03    473s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2117.9M, EPOCH TIME: 1768984443.616102
[01/21 14:04:03    473s] ** Cut row section cpu time 0:00:00.0.
[01/21 14:04:03    473s]  ** Cut row section real time 0:00:00.0.
[01/21 14:04:03    473s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2117.9M, EPOCH TIME: 1768984443.616174
[01/21 14:04:03    473s]   Spread Effort: high, pre-route mode, useDDP on.
[01/21 14:04:03    473s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2117.9MB) @(0:07:54 - 0:07:54).
[01/21 14:04:03    473s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 14:04:03    473s] wireLenOptFixPriorityInst 0 inst fixed
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/21 14:04:03    473s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/21 14:04:03    473s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/21 14:04:03    473s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/21 14:04:03    473s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2117.9MB) @(0:07:54 - 0:07:54).
[01/21 14:04:03    473s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/21 14:04:03    473s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2117.9MB
[01/21 14:04:03    473s] Statistics of distance of Instance movement in refine placement:
[01/21 14:04:03    473s]   maximum (X+Y) =         0.00 um
[01/21 14:04:03    473s]   mean    (X+Y) =         0.00 um
[01/21 14:04:03    473s] Summary Report:
[01/21 14:04:03    473s] Instances move: 0 (out of 326 movable)
[01/21 14:04:03    473s] Instances flipped: 0
[01/21 14:04:03    473s] Mean displacement: 0.00 um
[01/21 14:04:03    473s] Max displacement: 0.00 um 
[01/21 14:04:03    473s] Total instances moved : 0
[01/21 14:04:03    473s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.035, MEM:2117.9M, EPOCH TIME: 1768984443.646316
[01/21 14:04:03    473s] Total net bbox length = 5.128e+03 (2.890e+03 2.238e+03) (ext = 2.884e+03)
[01/21 14:04:03    473s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2117.9MB
[01/21 14:04:03    473s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2117.9MB) @(0:07:54 - 0:07:54).
[01/21 14:04:03    473s] *** Finished refinePlace (0:07:54 mem=2117.9M) ***
[01/21 14:04:03    473s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12129.4
[01/21 14:04:03    473s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.059, MEM:2117.9M, EPOCH TIME: 1768984443.646696
[01/21 14:04:03    473s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2117.9M, EPOCH TIME: 1768984443.646746
[01/21 14:04:03    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:602).
[01/21 14:04:03    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:03    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:03    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:03    473s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.003, MEM:2117.9M, EPOCH TIME: 1768984443.649489
[01/21 14:04:03    473s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.060, REAL:0.096, MEM:2117.9M, EPOCH TIME: 1768984443.649553
[01/21 14:04:03    473s] **INFO: Flow update: Design timing is met.
[01/21 14:04:03    473s] **INFO: Flow update: Design timing is met.
[01/21 14:04:03    473s] **INFO: Flow update: Design timing is met.
[01/21 14:04:03    473s] Register exp ratio and priority group on 0 nets on 274 nets : 
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s] Active setup views:
[01/21 14:04:03    473s]  view_wcl_fast
[01/21 14:04:03    473s]   Dominating endpoints: 20
[01/21 14:04:03    473s]   Dominating TNS: -0.000
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s]  view_wcl_slow
[01/21 14:04:03    473s]   Dominating endpoints: 14
[01/21 14:04:03    473s]   Dominating TNS: -0.000
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s] Extraction called for design 'simple_alu' of instances=602 and nets=280 using extraction engine 'preRoute' .
[01/21 14:04:03    473s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/21 14:04:03    473s] Type 'man IMPEXT-3530' for more detail.
[01/21 14:04:03    473s] PreRoute RC Extraction called for design simple_alu.
[01/21 14:04:03    473s] RC Extraction called in multi-corner(1) mode.
[01/21 14:04:03    473s] RCMode: PreRoute
[01/21 14:04:03    473s]       RC Corner Indexes            0   
[01/21 14:04:03    473s] Capacitance Scaling Factor   : 1.00000 
[01/21 14:04:03    473s] Resistance Scaling Factor    : 1.00000 
[01/21 14:04:03    473s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 14:04:03    473s] Clock Res. Scaling Factor    : 1.00000 
[01/21 14:04:03    473s] Shrink Factor                : 0.90000
[01/21 14:04:03    473s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 14:04:03    473s] Using capacitance table file ...
[01/21 14:04:03    473s] RC Grid backup saved.
[01/21 14:04:03    473s] 
[01/21 14:04:03    473s] Trim Metal Layers:
[01/21 14:04:03    473s] LayerId::1 widthSet size::4
[01/21 14:04:03    473s] LayerId::2 widthSet size::4
[01/21 14:04:03    473s] LayerId::3 widthSet size::4
[01/21 14:04:03    473s] LayerId::4 widthSet size::4
[01/21 14:04:03    473s] LayerId::5 widthSet size::4
[01/21 14:04:03    473s] LayerId::6 widthSet size::4
[01/21 14:04:03    473s] LayerId::7 widthSet size::5
[01/21 14:04:03    473s] LayerId::8 widthSet size::5
[01/21 14:04:03    473s] LayerId::9 widthSet size::5
[01/21 14:04:03    473s] LayerId::10 widthSet size::4
[01/21 14:04:03    473s] LayerId::11 widthSet size::3
[01/21 14:04:03    473s] Skipped RC grid update for preRoute extraction.
[01/21 14:04:03    473s] eee: pegSigSF::1.070000
[01/21 14:04:03    473s] Initializing multi-corner capacitance tables ... 
[01/21 14:04:03    473s] Initializing multi-corner resistance tables ...
[01/21 14:04:03    473s] Creating RPSQ from WeeR and WRes ...
[01/21 14:04:03    473s] eee: l::1 avDens::0.079624 usedTrk::257.980935 availTrk::3240.000000 sigTrk::257.980935
[01/21 14:04:03    473s] eee: l::2 avDens::0.137951 usedTrk::129.742517 availTrk::940.500000 sigTrk::129.742517
[01/21 14:04:03    473s] eee: l::3 avDens::0.134820 usedTrk::126.798275 availTrk::940.500000 sigTrk::126.798275
[01/21 14:04:03    473s] eee: l::4 avDens::0.028162 usedTrk::26.486198 availTrk::940.500000 sigTrk::26.486198
[01/21 14:04:03    473s] eee: l::5 avDens::0.059045 usedTrk::55.531872 availTrk::940.500000 sigTrk::55.531872
[01/21 14:04:03    473s] eee: l::6 avDens::0.005601 usedTrk::2.394532 availTrk::427.500000 sigTrk::2.394532
[01/21 14:04:03    473s] eee: l::7 avDens::0.016686 usedTrk::9.986521 availTrk::598.500000 sigTrk::9.986521
[01/21 14:04:03    473s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 14:04:03    473s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/21 14:04:03    473s] eee: l::10 avDens::0.055437 usedTrk::22.751462 availTrk::410.400000 sigTrk::22.751462
[01/21 14:04:03    473s] eee: l::11 avDens::0.055819 usedTrk::22.908187 availTrk::410.400000 sigTrk::22.908187
[01/21 14:04:03    473s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/21 14:04:03    473s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[01/21 14:04:03    473s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2097.262M)
[01/21 14:04:03    473s] Skewing Data Summary (End_of_FINAL)
[01/21 14:04:03    473s] --------------------------------------------------
[01/21 14:04:03    473s]  Total skewed count:0
[01/21 14:04:03    473s] --------------------------------------------------
[01/21 14:04:03    473s] Starting delay calculation for Setup views
[01/21 14:04:04    474s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 14:04:04    474s] #################################################################################
[01/21 14:04:04    474s] # Design Stage: PreRoute
[01/21 14:04:04    474s] # Design Name: simple_alu
[01/21 14:04:04    474s] # Design Mode: 90nm
[01/21 14:04:04    474s] # Analysis Mode: MMMC Non-OCV 
[01/21 14:04:04    474s] # Parasitics Mode: No SPEF/RCDB 
[01/21 14:04:04    474s] # Signoff Settings: SI Off 
[01/21 14:04:04    474s] #################################################################################
[01/21 14:04:04    474s] Calculate delays in Single mode...
[01/21 14:04:04    474s] Calculate delays in Single mode...
[01/21 14:04:04    474s] Topological Sorting (REAL = 0:00:00.0, MEM = 2099.3M, InitMEM = 2099.3M)
[01/21 14:04:04    474s] Start delay calculation (fullDC) (1 T). (MEM=2099.28)
[01/21 14:04:04    474s] End AAE Lib Interpolated Model. (MEM=2109.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:04:04    474s] Total number of fetched objects 424
[01/21 14:04:04    474s] Total number of fetched objects 424
[01/21 14:04:04    474s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:04:04    474s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:04:04    474s] End delay calculation. (MEM=2134.82 CPU=0:00:00.1 REAL=0:00:00.0)
[01/21 14:04:04    474s] End delay calculation (fullDC). (MEM=2134.82 CPU=0:00:00.2 REAL=0:00:00.0)
[01/21 14:04:04    474s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2134.8M) ***
[01/21 14:04:04    474s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:07:54 mem=2134.8M)
[01/21 14:04:04    474s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2134.82 MB )
[01/21 14:04:04    474s] (I)      ==================== Layers =====================
[01/21 14:04:04    474s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:04:04    474s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/21 14:04:04    474s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:04:04    474s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/21 14:04:04    474s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[01/21 14:04:04    474s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/21 14:04:04    474s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[01/21 14:04:04    474s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/21 14:04:04    474s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[01/21 14:04:04    474s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/21 14:04:04    474s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[01/21 14:04:04    474s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/21 14:04:04    474s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[01/21 14:04:04    474s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/21 14:04:04    474s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[01/21 14:04:04    474s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/21 14:04:04    474s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[01/21 14:04:04    474s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/21 14:04:04    474s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[01/21 14:04:04    474s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/21 14:04:04    474s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[01/21 14:04:04    474s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/21 14:04:04    474s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[01/21 14:04:04    474s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/21 14:04:04    474s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[01/21 14:04:04    474s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:04:04    474s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[01/21 14:04:04    474s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/21 14:04:04    474s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[01/21 14:04:04    474s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[01/21 14:04:04    474s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[01/21 14:04:04    474s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[01/21 14:04:04    474s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[01/21 14:04:04    474s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[01/21 14:04:04    474s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[01/21 14:04:04    474s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[01/21 14:04:04    474s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[01/21 14:04:04    474s] (I)      +-----+----+---------+---------+--------+-------+
[01/21 14:04:04    474s] (I)      Started Import and model ( Curr Mem: 2134.82 MB )
[01/21 14:04:04    474s] (I)      Default pattern map key = simple_alu_default.
[01/21 14:04:04    474s] (I)      == Non-default Options ==
[01/21 14:04:04    474s] (I)      Build term to term wires                           : false
[01/21 14:04:04    474s] (I)      Maximum routing layer                              : 11
[01/21 14:04:04    474s] (I)      Number of threads                                  : 1
[01/21 14:04:04    474s] (I)      Method to set GCell size                           : row
[01/21 14:04:04    474s] (I)      Counted 1003 PG shapes. We will not process PG shapes layer by layer.
[01/21 14:04:04    474s] (I)      Use row-based GCell size
[01/21 14:04:04    474s] (I)      Use row-based GCell align
[01/21 14:04:04    474s] (I)      layer 0 area = 80000
[01/21 14:04:04    474s] (I)      layer 1 area = 80000
[01/21 14:04:04    474s] (I)      layer 2 area = 80000
[01/21 14:04:04    474s] (I)      layer 3 area = 80000
[01/21 14:04:04    474s] (I)      layer 4 area = 80000
[01/21 14:04:04    474s] (I)      layer 5 area = 80000
[01/21 14:04:04    474s] (I)      layer 6 area = 80000
[01/21 14:04:04    474s] (I)      layer 7 area = 80000
[01/21 14:04:04    474s] (I)      layer 8 area = 80000
[01/21 14:04:04    474s] (I)      layer 9 area = 400000
[01/21 14:04:04    474s] (I)      layer 10 area = 400000
[01/21 14:04:04    474s] (I)      GCell unit size   : 3420
[01/21 14:04:04    474s] (I)      GCell multiplier  : 1
[01/21 14:04:04    474s] (I)      GCell row height  : 3420
[01/21 14:04:04    474s] (I)      Actual row height : 3420
[01/21 14:04:04    474s] (I)      GCell align ref   : 20000 20000
[01/21 14:04:04    474s] [NR-eGR] Track table information for default rule: 
[01/21 14:04:04    474s] [NR-eGR] M1 has single uniform track structure
[01/21 14:04:04    474s] [NR-eGR] M2 has single uniform track structure
[01/21 14:04:04    474s] [NR-eGR] M3 has single uniform track structure
[01/21 14:04:04    474s] [NR-eGR] M4 has single uniform track structure
[01/21 14:04:04    474s] [NR-eGR] M5 has single uniform track structure
[01/21 14:04:04    474s] [NR-eGR] M6 has single uniform track structure
[01/21 14:04:04    474s] [NR-eGR] M7 has single uniform track structure
[01/21 14:04:04    474s] [NR-eGR] M8 has single uniform track structure
[01/21 14:04:04    474s] [NR-eGR] M9 has single uniform track structure
[01/21 14:04:04    474s] [NR-eGR] M10 has single uniform track structure
[01/21 14:04:04    474s] [NR-eGR] M11 has single uniform track structure
[01/21 14:04:04    474s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:04    474s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:04    474s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:04    474s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:04    474s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:04    474s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:04    474s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:04    474s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:04    474s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:04    474s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/21 14:04:04    474s] [NR-eGR] No double-cut via on layer 1
[01/21 14:04:04    474s] [NR-eGR] No double-cut via on layer 2
[01/21 14:04:04    474s] [NR-eGR] No double-cut via on layer 3
[01/21 14:04:04    474s] [NR-eGR] No double-cut via on layer 4
[01/21 14:04:04    474s] [NR-eGR] No double-cut via on layer 5
[01/21 14:04:04    474s] [NR-eGR] No double-cut via on layer 6
[01/21 14:04:04    474s] [NR-eGR] No double-cut via on layer 7
[01/21 14:04:04    474s] [NR-eGR] No double-cut via on layer 8
[01/21 14:04:04    474s] [NR-eGR] No double-cut via on layer 9
[01/21 14:04:04    474s] [NR-eGR] No double-cut via on layer 10
[01/21 14:04:04    474s] (I)      =============== Default via ===============
[01/21 14:04:04    474s] (I)      +----+------------------+-----------------+
[01/21 14:04:04    474s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[01/21 14:04:04    474s] (I)      +----+------------------+-----------------+
[01/21 14:04:04    474s] (I)      |  1 |                  |                 |
[01/21 14:04:04    474s] (I)      |  2 |                  |                 |
[01/21 14:04:04    474s] (I)      |  3 |                  |                 |
[01/21 14:04:04    474s] (I)      |  4 |                  |                 |
[01/21 14:04:04    474s] (I)      |  5 |                  |                 |
[01/21 14:04:04    474s] (I)      |  6 |                  |                 |
[01/21 14:04:04    474s] (I)      |  7 |                  |                 |
[01/21 14:04:04    474s] (I)      |  8 |                  |                 |
[01/21 14:04:04    474s] (I)      |  9 |                  |                 |
[01/21 14:04:04    474s] (I)      | 10 |                  |                 |
[01/21 14:04:04    474s] (I)      +----+------------------+-----------------+
[01/21 14:04:04    474s] [NR-eGR] Read 1622 PG shapes
[01/21 14:04:04    474s] [NR-eGR] Read 0 clock shapes
[01/21 14:04:04    474s] [NR-eGR] Read 0 other shapes
[01/21 14:04:04    474s] [NR-eGR] #Routing Blockages  : 0
[01/21 14:04:04    474s] [NR-eGR] #Instance Blockages : 0
[01/21 14:04:04    474s] [NR-eGR] #PG Blockages       : 1622
[01/21 14:04:04    474s] [NR-eGR] #Halo Blockages     : 0
[01/21 14:04:04    474s] [NR-eGR] #Boundary Blockages : 0
[01/21 14:04:04    474s] [NR-eGR] #Clock Blockages    : 0
[01/21 14:04:04    474s] [NR-eGR] #Other Blockages    : 0
[01/21 14:04:04    474s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/21 14:04:04    474s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/21 14:04:04    474s] [NR-eGR] Read 274 nets ( ignored 0 )
[01/21 14:04:04    474s] (I)      early_global_route_priority property id does not exist.
[01/21 14:04:04    474s] (I)      Read Num Blocks=1622  Num Prerouted Wires=0  Num CS=0
[01/21 14:04:04    474s] (I)      Layer 1 (V) : #blockages 188 : #preroutes 0
[01/21 14:04:04    474s] (I)      Layer 2 (H) : #blockages 188 : #preroutes 0
[01/21 14:04:04    474s] (I)      Layer 3 (V) : #blockages 188 : #preroutes 0
[01/21 14:04:04    474s] (I)      Layer 4 (H) : #blockages 188 : #preroutes 0
[01/21 14:04:04    474s] (I)      Layer 5 (V) : #blockages 188 : #preroutes 0
[01/21 14:04:04    474s] (I)      Layer 6 (H) : #blockages 188 : #preroutes 0
[01/21 14:04:04    474s] (I)      Layer 7 (V) : #blockages 188 : #preroutes 0
[01/21 14:04:04    474s] (I)      Layer 8 (H) : #blockages 188 : #preroutes 0
[01/21 14:04:04    474s] (I)      Layer 9 (V) : #blockages 106 : #preroutes 0
[01/21 14:04:04    474s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[01/21 14:04:04    474s] (I)      Number of ignored nets                =      0
[01/21 14:04:04    474s] (I)      Number of connected nets              =      0
[01/21 14:04:04    474s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/21 14:04:04    474s] (I)      Number of clock nets                  =      0.  Ignored: No
[01/21 14:04:04    474s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/21 14:04:04    474s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/21 14:04:04    474s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/21 14:04:04    474s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/21 14:04:04    474s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/21 14:04:04    474s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/21 14:04:04    474s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/21 14:04:04    474s] (I)      Ndr track 0 does not exist
[01/21 14:04:04    474s] (I)      ---------------------Grid Graph Info--------------------
[01/21 14:04:04    474s] (I)      Routing area        : (0, 0) - (200000, 200000)
[01/21 14:04:04    474s] (I)      Core area           : (20000, 20000) - (180000, 180000)
[01/21 14:04:04    474s] (I)      Site width          :   400  (dbu)
[01/21 14:04:04    474s] (I)      Row height          :  3420  (dbu)
[01/21 14:04:04    474s] (I)      GCell row height    :  3420  (dbu)
[01/21 14:04:04    474s] (I)      GCell width         :  3420  (dbu)
[01/21 14:04:04    474s] (I)      GCell height        :  3420  (dbu)
[01/21 14:04:04    474s] (I)      Grid                :    58    58    11
[01/21 14:04:04    474s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/21 14:04:04    474s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/21 14:04:04    474s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/21 14:04:04    474s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/21 14:04:04    474s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/21 14:04:04    474s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/21 14:04:04    474s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[01/21 14:04:04    474s] (I)      First track coord   :   430   200   430   200   430   200   430   200   430  1200  1430
[01/21 14:04:04    474s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[01/21 14:04:04    474s] (I)      Total num of tracks :   526   500   499   500   499   500   499   500   250   199   199
[01/21 14:04:04    474s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/21 14:04:04    474s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/21 14:04:04    474s] (I)      --------------------------------------------------------
[01/21 14:04:04    474s] 
[01/21 14:04:04    474s] [NR-eGR] ============ Routing rule table ============
[01/21 14:04:04    474s] [NR-eGR] Rule id: 0  Nets: 274
[01/21 14:04:04    474s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/21 14:04:04    474s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/21 14:04:04    474s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[01/21 14:04:04    474s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[01/21 14:04:04    474s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[01/21 14:04:04    474s] [NR-eGR] ========================================
[01/21 14:04:04    474s] [NR-eGR] 
[01/21 14:04:04    474s] (I)      =============== Blocked Tracks ===============
[01/21 14:04:04    474s] (I)      +-------+---------+----------+---------------+
[01/21 14:04:04    474s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/21 14:04:04    474s] (I)      +-------+---------+----------+---------------+
[01/21 14:04:04    474s] (I)      |     1 |       0 |        0 |         0.00% |
[01/21 14:04:04    474s] (I)      |     2 |   29000 |     2068 |         7.13% |
[01/21 14:04:04    474s] (I)      |     3 |   28942 |      472 |         1.63% |
[01/21 14:04:04    474s] (I)      |     4 |   29000 |     2068 |         7.13% |
[01/21 14:04:04    474s] (I)      |     5 |   28942 |      472 |         1.63% |
[01/21 14:04:04    474s] (I)      |     6 |   29000 |     2068 |         7.13% |
[01/21 14:04:04    474s] (I)      |     7 |   28942 |      472 |         1.63% |
[01/21 14:04:04    474s] (I)      |     8 |   29000 |     2068 |         7.13% |
[01/21 14:04:04    474s] (I)      |     9 |   14500 |      292 |         2.01% |
[01/21 14:04:04    474s] (I)      |    10 |   11542 |     1093 |         9.47% |
[01/21 14:04:04    474s] (I)      |    11 |   11542 |     1108 |         9.60% |
[01/21 14:04:04    474s] (I)      +-------+---------+----------+---------------+
[01/21 14:04:04    474s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2134.82 MB )
[01/21 14:04:04    474s] (I)      Reset routing kernel
[01/21 14:04:04    474s] (I)      Started Global Routing ( Curr Mem: 2134.82 MB )
[01/21 14:04:04    474s] (I)      totalPins=836  totalGlobalPin=807 (96.53%)
[01/21 14:04:04    474s] (I)      total 2D Cap : 234394 = (110338 H, 124056 V)
[01/21 14:04:04    474s] [NR-eGR] Layer group 1: route 274 net(s) in layer range [2, 11]
[01/21 14:04:04    474s] (I)      
[01/21 14:04:04    474s] (I)      ============  Phase 1a Route ============
[01/21 14:04:04    474s] (I)      Usage: 3126 = (1774 H, 1352 V) = (1.61% H, 1.09% V) = (3.034e+03um H, 2.312e+03um V)
[01/21 14:04:04    474s] (I)      
[01/21 14:04:04    474s] (I)      ============  Phase 1b Route ============
[01/21 14:04:04    474s] (I)      Usage: 3126 = (1774 H, 1352 V) = (1.61% H, 1.09% V) = (3.034e+03um H, 2.312e+03um V)
[01/21 14:04:04    474s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.345460e+03um
[01/21 14:04:04    474s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/21 14:04:04    474s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/21 14:04:04    474s] (I)      
[01/21 14:04:04    474s] (I)      ============  Phase 1c Route ============
[01/21 14:04:04    474s] (I)      Usage: 3126 = (1774 H, 1352 V) = (1.61% H, 1.09% V) = (3.034e+03um H, 2.312e+03um V)
[01/21 14:04:04    474s] (I)      
[01/21 14:04:04    474s] (I)      ============  Phase 1d Route ============
[01/21 14:04:04    474s] (I)      Usage: 3126 = (1774 H, 1352 V) = (1.61% H, 1.09% V) = (3.034e+03um H, 2.312e+03um V)
[01/21 14:04:04    474s] (I)      
[01/21 14:04:04    474s] (I)      ============  Phase 1e Route ============
[01/21 14:04:04    474s] (I)      Usage: 3126 = (1774 H, 1352 V) = (1.61% H, 1.09% V) = (3.034e+03um H, 2.312e+03um V)
[01/21 14:04:04    474s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.345460e+03um
[01/21 14:04:04    474s] (I)      
[01/21 14:04:04    474s] (I)      ============  Phase 1l Route ============
[01/21 14:04:04    474s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/21 14:04:04    474s] (I)      Layer  2:      27942      1352         0           0       28266    ( 0.00%) 
[01/21 14:04:04    474s] (I)      Layer  3:      28067      1263         0           0       28266    ( 0.00%) 
[01/21 14:04:04    474s] (I)      Layer  4:      27942       232         0           0       28266    ( 0.00%) 
[01/21 14:04:04    474s] (I)      Layer  5:      28067       470         0           0       28266    ( 0.00%) 
[01/21 14:04:04    474s] (I)      Layer  6:      27942        21         0           0       28266    ( 0.00%) 
[01/21 14:04:04    474s] (I)      Layer  7:      28067        86         0           0       28266    ( 0.00%) 
[01/21 14:04:04    474s] (I)      Layer  8:      27942         0         0           0       28266    ( 0.00%) 
[01/21 14:04:04    474s] (I)      Layer  9:      14029         0         0           0       14133    ( 0.00%) 
[01/21 14:04:04    474s] (I)      Layer 10:      10260         0         0         732       10575    ( 6.47%) 
[01/21 14:04:04    474s] (I)      Layer 11:      10250         0         0         927       10380    ( 8.20%) 
[01/21 14:04:04    474s] (I)      Total:        230508      3424         0        1657      232948    ( 0.71%) 
[01/21 14:04:04    474s] (I)      
[01/21 14:04:04    474s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/21 14:04:04    474s] [NR-eGR]                        OverCon            
[01/21 14:04:04    474s] [NR-eGR]                         #Gcell     %Gcell
[01/21 14:04:04    474s] [NR-eGR]        Layer             (1-0)    OverCon
[01/21 14:04:04    474s] [NR-eGR] ----------------------------------------------
[01/21 14:04:04    474s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:04    474s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:04    474s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:04    474s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:04    474s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:04    474s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:04    474s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:04    474s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:04    474s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:04    474s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:04    474s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[01/21 14:04:04    474s] [NR-eGR] ----------------------------------------------
[01/21 14:04:04    474s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/21 14:04:04    474s] [NR-eGR] 
[01/21 14:04:04    474s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.06 sec, Curr Mem: 2142.82 MB )
[01/21 14:04:04    474s] (I)      total 2D Cap : 234647 = (110441 H, 124206 V)
[01/21 14:04:04    474s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/21 14:04:04    474s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.08 sec, Curr Mem: 2142.82 MB )
[01/21 14:04:04    474s] (I)      ==================================== Runtime Summary =====================================
[01/21 14:04:04    474s] (I)       Step                                         %      Start     Finish      Real       CPU 
[01/21 14:04:04    474s] (I)      ------------------------------------------------------------------------------------------
[01/21 14:04:04    474s] (I)       Early Global Route kernel              100.00%  26.01 sec  26.09 sec  0.08 sec  0.03 sec 
[01/21 14:04:04    474s] (I)       +-Import and model                      15.03%  26.02 sec  26.03 sec  0.01 sec  0.01 sec 
[01/21 14:04:04    474s] (I)       | +-Create place DB                      1.65%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | +-Import place data                  1.51%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | +-Read instances and placement     0.75%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | +-Read nets                        0.51%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | +-Create route DB                      9.38%  26.02 sec  26.03 sec  0.01 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | +-Import route data (1T)             9.01%  26.02 sec  26.03 sec  0.01 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | +-Read blockages ( Layer 2-11 )    1.56%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | | +-Read routing blockages         0.00%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | | +-Read instance blockages        0.15%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | | +-Read PG blockages              0.42%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | | +-Read clock blockages           0.02%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | | +-Read other blockages           0.02%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | | +-Read halo blockages            0.01%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | | +-Read boundary cut boxes        0.00%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | +-Read blackboxes                  0.02%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | +-Read prerouted                   0.15%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | +-Read unlegalized nets            0.02%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | +-Read nets                        0.12%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | +-Set up via pillars               0.01%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | +-Initialize 3D grid graph         0.04%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | +-Model blockage capacity          3.46%  26.02 sec  26.03 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | | +-Initialize 3D capacity         3.11%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | +-Read aux data                        0.00%  26.03 sec  26.03 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | +-Others data preparation              0.03%  26.03 sec  26.03 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | +-Create route kernel                  3.29%  26.03 sec  26.03 sec  0.00 sec  0.01 sec 
[01/21 14:04:04    474s] (I)       +-Global Routing                        77.88%  26.03 sec  26.09 sec  0.06 sec  0.01 sec 
[01/21 14:04:04    474s] (I)       | +-Initialization                       0.12%  26.03 sec  26.03 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | +-Net group 1                         75.40%  26.03 sec  26.09 sec  0.06 sec  0.01 sec 
[01/21 14:04:04    474s] (I)       | | +-Generate topology                  0.25%  26.03 sec  26.03 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | +-Phase 1a                           1.62%  26.04 sec  26.05 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | +-Pattern routing (1T)             1.23%  26.04 sec  26.05 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | +-Add via demand to 2D             0.09%  26.05 sec  26.05 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | +-Phase 1b                           0.08%  26.05 sec  26.05 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | +-Phase 1c                           0.02%  26.05 sec  26.05 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | +-Phase 1d                           0.02%  26.05 sec  26.05 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | +-Phase 1e                           0.21%  26.05 sec  26.05 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | | +-Route legalization               0.00%  26.05 sec  26.05 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | | +-Phase 1l                          53.06%  26.05 sec  26.09 sec  0.04 sec  0.01 sec 
[01/21 14:04:04    474s] (I)       | | | +-Layer assignment (1T)           52.42%  26.05 sec  26.09 sec  0.04 sec  0.01 sec 
[01/21 14:04:04    474s] (I)       | +-Clean cong LA                        0.00%  26.09 sec  26.09 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       +-Export 3D cong map                     1.43%  26.09 sec  26.09 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)       | +-Export 2D cong map                   0.14%  26.09 sec  26.09 sec  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)      ===================== Summary by functions =====================
[01/21 14:04:04    474s] (I)       Lv  Step                                 %      Real       CPU 
[01/21 14:04:04    474s] (I)      ----------------------------------------------------------------
[01/21 14:04:04    474s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.03 sec 
[01/21 14:04:04    474s] (I)        1  Global Routing                  77.88%  0.06 sec  0.01 sec 
[01/21 14:04:04    474s] (I)        1  Import and model                15.03%  0.01 sec  0.01 sec 
[01/21 14:04:04    474s] (I)        1  Export 3D cong map               1.43%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        2  Net group 1                     75.40%  0.06 sec  0.01 sec 
[01/21 14:04:04    474s] (I)        2  Create route DB                  9.38%  0.01 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        2  Create route kernel              3.29%  0.00 sec  0.01 sec 
[01/21 14:04:04    474s] (I)        2  Create place DB                  1.65%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        2  Export 2D cong map               0.14%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        2  Initialization                   0.12%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        2  Others data preparation          0.03%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        3  Phase 1l                        53.06%  0.04 sec  0.01 sec 
[01/21 14:04:04    474s] (I)        3  Import route data (1T)           9.01%  0.01 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        3  Phase 1a                         1.62%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        3  Import place data                1.51%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        3  Generate topology                0.25%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        3  Phase 1e                         0.21%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        3  Phase 1b                         0.08%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        3  Phase 1c                         0.02%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        3  Phase 1d                         0.02%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        4  Layer assignment (1T)           52.42%  0.04 sec  0.01 sec 
[01/21 14:04:04    474s] (I)        4  Model blockage capacity          3.46%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        4  Read blockages ( Layer 2-11 )    1.56%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        4  Pattern routing (1T)             1.23%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        4  Read instances and placement     0.75%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        4  Read nets                        0.63%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        4  Read prerouted                   0.15%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        4  Add via demand to 2D             0.09%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        5  Initialize 3D capacity           3.11%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        5  Read PG blockages                0.42%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        5  Read instance blockages          0.15%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/21 14:04:04    474s] OPERPROF: Starting HotSpotCal at level 1, MEM:2142.8M, EPOCH TIME: 1768984444.534599
[01/21 14:04:04    474s] [hotspot] +------------+---------------+---------------+
[01/21 14:04:04    474s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 14:04:04    474s] [hotspot] +------------+---------------+---------------+
[01/21 14:04:04    474s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 14:04:04    474s] [hotspot] +------------+---------------+---------------+
[01/21 14:04:04    474s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 14:04:04    474s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 14:04:04    474s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2142.8M, EPOCH TIME: 1768984444.535029
[01/21 14:04:04    474s] [hotspot] Hotspot report including placement blocked areas
[01/21 14:04:04    474s] OPERPROF: Starting HotSpotCal at level 1, MEM:2142.8M, EPOCH TIME: 1768984444.535176
[01/21 14:04:04    474s] [hotspot] +------------+---------------+---------------+
[01/21 14:04:04    474s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 14:04:04    474s] [hotspot] +------------+---------------+---------------+
[01/21 14:04:04    474s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 14:04:04    474s] [hotspot] +------------+---------------+---------------+
[01/21 14:04:04    474s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 14:04:04    474s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 14:04:04    474s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2142.8M, EPOCH TIME: 1768984444.535560
[01/21 14:04:04    474s] Reported timing to dir ./timingReports
[01/21 14:04:04    474s] **optDesign ... cpu = 0:00:17, real = 0:00:23, mem = 1401.4M, totSessionCpu=0:07:54 **
[01/21 14:04:04    474s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2098.8M, EPOCH TIME: 1768984444.619879
[01/21 14:04:04    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:04    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:04    474s] 
[01/21 14:04:04    474s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:04:04    474s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.053, MEM:2098.8M, EPOCH TIME: 1768984444.673215
[01/21 14:04:04    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 14:04:04    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:08    474s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_wcl_slow view_wcl_fast 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   34    |   34    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2114.3M, EPOCH TIME: 1768984448.570963
[01/21 14:04:08    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:08    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:08    474s] 
[01/21 14:04:08    474s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:04:08    474s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2114.3M, EPOCH TIME: 1768984448.600544
[01/21 14:04:08    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 14:04:08    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:08    474s] Density: 11.706%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2114.3M, EPOCH TIME: 1768984448.606182
[01/21 14:04:08    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:08    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:08    474s] 
[01/21 14:04:08    474s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:04:08    474s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2114.3M, EPOCH TIME: 1768984448.636050
[01/21 14:04:08    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:276).
[01/21 14:04:08    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:08    474s] **optDesign ... cpu = 0:00:17, real = 0:00:27, mem = 1403.7M, totSessionCpu=0:07:54 **
[01/21 14:04:08    474s] 
[01/21 14:04:08    474s] TimeStamp Deleting Cell Server Begin ...
[01/21 14:04:08    474s] Deleting Lib Analyzer.
[01/21 14:04:08    474s] 
[01/21 14:04:08    474s] TimeStamp Deleting Cell Server End ...
[01/21 14:04:08    474s] *** Finished optDesign ***
[01/21 14:04:08    474s] 
[01/21 14:04:08    474s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:20.7 real=0:00:32.4)
[01/21 14:04:08    474s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.1 real=0:00:03.4)
[01/21 14:04:08    474s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.2 real=0:00:02.6)
[01/21 14:04:08    474s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.7 real=0:00:04.0)
[01/21 14:04:08    474s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.8 real=0:00:01.1)
[01/21 14:04:08    474s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.3 real=0:00:00.6)
[01/21 14:04:08    474s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/21 14:04:08    474s] clean pInstBBox. size 0
[01/21 14:04:08    474s] All LLGs are deleted
[01/21 14:04:08    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:08    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:04:08    474s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2114.2M, EPOCH TIME: 1768984448.805993
[01/21 14:04:08    474s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2114.2M, EPOCH TIME: 1768984448.806082
[01/21 14:04:08    474s] Disable CTE adjustment.
[01/21 14:04:08    474s] Info: pop threads available for lower-level modules during optimization.
[01/21 14:04:08    474s] #optDebug: fT-D <X 1 0 0 0>
[01/21 14:04:08    474s] VSMManager cleared!
[01/21 14:04:08    474s] **place_opt_design ... cpu = 0:00:20, real = 0:00:36, mem = 2009.2M **
[01/21 14:04:08    474s] *** Finished GigaPlace ***
[01/21 14:04:08    474s] 
[01/21 14:04:08    474s] *** Summary of all messages that are not suppressed in this session:
[01/21 14:04:08    474s] Severity  ID               Count  Summary                                  
[01/21 14:04:08    474s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[01/21 14:04:08    474s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/21 14:04:08    474s] *** Message Summary: 5 warning(s), 0 error(s)
[01/21 14:04:08    474s] 
[01/21 14:04:08    474s] *** place_opt_design #2 [finish] : cpu/real = 0:00:19.6/0:00:36.7 (0.5), totSession cpu/real = 0:07:54.5/1:48:17.6 (0.1), mem = 2009.2M
[01/21 14:04:08    474s] 
[01/21 14:04:08    474s] =============================================================================================
[01/21 14:04:08    474s]  Final TAT Report : place_opt_design #2                                         21.15-s110_1
[01/21 14:04:08    474s] =============================================================================================
[01/21 14:04:08    474s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 14:04:08    474s] ---------------------------------------------------------------------------------------------
[01/21 14:04:08    474s] [ InitOpt                ]      1   0:00:06.4  (  17.4 % )     0:00:08.2 /  0:00:05.7    0.7
[01/21 14:04:08    474s] [ GlobalOpt              ]      1   0:00:02.6  (   7.0 % )     0:00:02.6 /  0:00:02.2    0.9
[01/21 14:04:08    474s] [ DrvOpt                 ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.2    0.8
[01/21 14:04:08    474s] [ SimplifyNetlist        ]      1   0:00:03.4  (   9.3 % )     0:00:03.4 /  0:00:03.1    0.9
[01/21 14:04:08    474s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:08    474s] [ AreaOpt                ]      2   0:00:03.8  (  10.3 % )     0:00:03.9 /  0:00:03.6    0.9
[01/21 14:04:08    474s] [ ViewPruning            ]      8   0:00:00.1  (   0.3 % )     0:00:00.2 /  0:00:00.1    0.7
[01/21 14:04:08    474s] [ OptSummaryReport       ]      2   0:00:00.3  (   0.7 % )     0:00:05.7 /  0:00:00.7    0.1
[01/21 14:04:08    474s] [ DrvReport              ]      2   0:00:03.6  (   9.9 % )     0:00:03.6 /  0:00:00.0    0.0
[01/21 14:04:08    474s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.7
[01/21 14:04:08    474s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[01/21 14:04:08    474s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:08    474s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[01/21 14:04:08    474s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:08    474s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:04:08    474s] [ GlobalPlace            ]      1   0:00:09.1  (  24.9 % )     0:00:09.3 /  0:00:02.2    0.2
[01/21 14:04:08    474s] [ IncrReplace            ]      1   0:00:01.1  (   2.9 % )     0:00:01.6 /  0:00:01.1    0.7
[01/21 14:04:08    474s] [ RefinePlace            ]      2   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.2    0.4
[01/21 14:04:08    474s] [ EarlyGlobalRoute       ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.6
[01/21 14:04:08    474s] [ ExtractRC              ]      3   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.2    0.7
[01/21 14:04:08    474s] [ TimingUpdate           ]     35   0:00:00.5  (   1.3 % )     0:00:01.9 /  0:00:00.8    0.4
[01/21 14:04:08    474s] [ FullDelayCalc          ]      3   0:00:01.8  (   4.8 % )     0:00:01.8 /  0:00:00.7    0.4
[01/21 14:04:08    474s] [ TimingReport           ]      2   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.0    0.0
[01/21 14:04:08    474s] [ GenerateReports        ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.1    0.2
[01/21 14:04:08    474s] [ MISC                   ]          0:00:02.1  (   5.7 % )     0:00:02.1 /  0:00:00.4    0.2
[01/21 14:04:08    474s] ---------------------------------------------------------------------------------------------
[01/21 14:04:08    474s]  place_opt_design #2 TOTAL          0:00:36.7  ( 100.0 % )     0:00:36.7 /  0:00:19.6    0.5
[01/21 14:04:08    474s] ---------------------------------------------------------------------------------------------
[01/21 14:04:08    474s] 
[01/21 14:05:08    477s] <CMD> setDrawView place
[01/21 14:05:12    477s] <CMD> zoomBox -0.98400 11.49750 87.79350 90.97250
[01/21 14:05:13    477s] <CMD> zoomBox 6.56900 23.41700 70.71150 80.83800
[01/21 14:05:14    477s] <CMD> zoomBox 26.15200 58.01900 29.63700 54.11900
[01/21 14:05:15    477s] <CMD> selectInst SPARE_INVX2_49
[01/21 14:05:18    477s] <CMD> deselectAll
[01/21 14:05:18    477s] <CMD> fit
[01/21 14:05:48    479s] <CMD> report_timing
[01/21 14:06:01    480s] <CMD> checkPlace
[01/21 14:06:02    480s] OPERPROF: Starting checkPlace at level 1, MEM:2013.4M, EPOCH TIME: 1768984562.011002
[01/21 14:06:02    480s] Processing tracks to init pin-track alignment.
[01/21 14:06:02    480s] z: 2, totalTracks: 1
[01/21 14:06:02    480s] z: 4, totalTracks: 1
[01/21 14:06:02    480s] z: 6, totalTracks: 1
[01/21 14:06:02    480s] z: 8, totalTracks: 1
[01/21 14:06:02    480s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:06:02    480s] All LLGs are deleted
[01/21 14:06:02    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:02    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:02    480s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2013.4M, EPOCH TIME: 1768984562.035426
[01/21 14:06:02    480s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2013.4M, EPOCH TIME: 1768984562.035847
[01/21 14:06:02    480s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2013.4M, EPOCH TIME: 1768984562.035927
[01/21 14:06:02    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:02    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:02    480s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2013.4M, EPOCH TIME: 1768984562.037226
[01/21 14:06:02    480s] Max number of tech site patterns supported in site array is 256.
[01/21 14:06:02    480s] Core basic site is CoreSite
[01/21 14:06:02    480s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:06:02    480s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2013.4M, EPOCH TIME: 1768984562.063354
[01/21 14:06:02    480s] After signature check, allow fast init is false, keep pre-filter is true.
[01/21 14:06:02    480s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/21 14:06:02    480s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2013.4M, EPOCH TIME: 1768984562.063609
[01/21 14:06:02    480s] SiteArray: non-trimmed site array dimensions = 46 x 400
[01/21 14:06:02    480s] SiteArray: use 118,784 bytes
[01/21 14:06:02    480s] SiteArray: current memory after site array memory allocation 2013.4M
[01/21 14:06:02    480s] SiteArray: FP blocked sites are writable
[01/21 14:06:02    480s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 14:06:02    480s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2013.4M, EPOCH TIME: 1768984562.064468
[01/21 14:06:02    480s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2013.4M, EPOCH TIME: 1768984562.064549
[01/21 14:06:02    480s] SiteArray: number of non floorplan blocked sites for llg default is 18400
[01/21 14:06:02    480s] Atter site array init, number of instance map data is 0.
[01/21 14:06:02    480s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.029, MEM:2013.4M, EPOCH TIME: 1768984562.065880
[01/21 14:06:02    480s] 
[01/21 14:06:02    480s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:06:02    480s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2013.4M, EPOCH TIME: 1768984562.066080
[01/21 14:06:02    480s] Begin checking placement ... (start mem=2013.4M, init mem=2013.4M)
[01/21 14:06:02    480s] Begin checking exclusive groups violation ...
[01/21 14:06:02    480s] There are 0 groups to check, max #box is 0, total #box is 0
[01/21 14:06:02    480s] Finished checking exclusive groups violations. Found 0 Vio.
[01/21 14:06:02    480s] 
[01/21 14:06:02    480s] Running CheckPlace using 1 thread in normal mode...
[01/21 14:06:02    480s] 
[01/21 14:06:02    480s] ...checkPlace normal is done!
[01/21 14:06:02    480s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2013.4M, EPOCH TIME: 1768984562.118278
[01/21 14:06:02    480s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2013.4M, EPOCH TIME: 1768984562.118708
[01/21 14:06:02    480s] *info: Placed = 602            (Fixed = 276)
[01/21 14:06:02    480s] *info: Unplaced = 0           
[01/21 14:06:02    480s] Placement Density:11.71%(656/5601)
[01/21 14:06:02    480s] Placement Density (including fixed std cells):21.42%(1348/6293)
[01/21 14:06:02    480s] All LLGs are deleted
[01/21 14:06:02    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:602).
[01/21 14:06:02    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:02    480s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2013.4M, EPOCH TIME: 1768984562.151850
[01/21 14:06:02    480s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2013.4M, EPOCH TIME: 1768984562.152249
[01/21 14:06:02    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:02    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:02    480s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2013.4M)
[01/21 14:06:02    480s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.142, MEM:2013.4M, EPOCH TIME: 1768984562.153312
[01/21 14:06:25    481s] <CMD> reportCongestion -hotSpot
[01/21 14:06:25    481s] OPERPROF: Starting HotSpotCal at level 1, MEM:2013.4M, EPOCH TIME: 1768984585.371919
[01/21 14:06:25    481s] [hotspot] +------------+---------------+---------------+
[01/21 14:06:25    481s] [hotspot] |            |   max hotspot | total hotspot |
[01/21 14:06:25    481s] [hotspot] +------------+---------------+---------------+
[01/21 14:06:25    481s] [hotspot] | normalized |          0.00 |          0.00 |
[01/21 14:06:25    481s] [hotspot] +------------+---------------+---------------+
[01/21 14:06:25    481s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/21 14:06:25    481s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/21 14:06:25    481s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2013.4M, EPOCH TIME: 1768984585.372466
[01/21 14:06:31    481s] <CMD> routeDesign
[01/21 14:06:31    481s] #% Begin routeDesign (date=01/21 14:06:31, mem=1297.3M)
[01/21 14:06:31    481s] ### Time Record (routeDesign) is installed.
[01/21 14:06:31    481s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1297.36 (MB), peak = 1407.52 (MB)
[01/21 14:06:31    481s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[01/21 14:06:31    481s] #**INFO: setDesignMode -flowEffort standard
[01/21 14:06:31    481s] #**INFO: setDesignMode -powerEffort none
[01/21 14:06:32    481s] **INFO: User settings:
[01/21 14:06:32    481s] setNanoRouteMode -extractThirdPartyCompatible  false
[01/21 14:06:32    481s] setNanoRouteMode -grouteExpTdStdDelay          22.8
[01/21 14:06:32    481s] setExtractRCMode -engine                       preRoute
[01/21 14:06:32    481s] setDelayCalMode -enable_high_fanout            true
[01/21 14:06:32    481s] setDelayCalMode -engine                        aae
[01/21 14:06:32    481s] setDelayCalMode -ignoreNetLoad                 false
[01/21 14:06:32    481s] setDelayCalMode -socv_accuracy_mode            low
[01/21 14:06:32    481s] setSIMode -separate_delta_delay_on_data        true
[01/21 14:06:32    481s] 
[01/21 14:06:32    481s] #rc_corner has no qx tech file defined
[01/21 14:06:32    481s] #No active RC corner or QRC tech file is missing.
[01/21 14:06:32    481s] #**INFO: multi-cut via swapping will be performed after routing.
[01/21 14:06:32    481s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/21 14:06:32    481s] OPERPROF: Starting checkPlace at level 1, MEM:2009.4M, EPOCH TIME: 1768984592.098511
[01/21 14:06:32    481s] Processing tracks to init pin-track alignment.
[01/21 14:06:32    481s] z: 2, totalTracks: 1
[01/21 14:06:32    481s] z: 4, totalTracks: 1
[01/21 14:06:32    481s] z: 6, totalTracks: 1
[01/21 14:06:32    481s] z: 8, totalTracks: 1
[01/21 14:06:32    481s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:06:32    481s] All LLGs are deleted
[01/21 14:06:32    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:32    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:32    481s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2009.4M, EPOCH TIME: 1768984592.101829
[01/21 14:06:32    481s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2009.4M, EPOCH TIME: 1768984592.102289
[01/21 14:06:32    481s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2009.4M, EPOCH TIME: 1768984592.102370
[01/21 14:06:32    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:32    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:32    481s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2009.4M, EPOCH TIME: 1768984592.103945
[01/21 14:06:32    481s] Max number of tech site patterns supported in site array is 256.
[01/21 14:06:32    481s] Core basic site is CoreSite
[01/21 14:06:32    481s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2009.4M, EPOCH TIME: 1768984592.104094
[01/21 14:06:32    481s] After signature check, allow fast init is false, keep pre-filter is true.
[01/21 14:06:32    481s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/21 14:06:32    481s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.000, MEM:2009.4M, EPOCH TIME: 1768984592.104337
[01/21 14:06:32    481s] SiteArray: non-trimmed site array dimensions = 46 x 400
[01/21 14:06:32    481s] SiteArray: use 118,784 bytes
[01/21 14:06:32    481s] SiteArray: current memory after site array memory allocation 2009.4M
[01/21 14:06:32    481s] SiteArray: FP blocked sites are writable
[01/21 14:06:32    481s] SiteArray: number of non floorplan blocked sites for llg default is 18400
[01/21 14:06:32    481s] Atter site array init, number of instance map data is 0.
[01/21 14:06:32    481s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.001, MEM:2009.4M, EPOCH TIME: 1768984592.105395
[01/21 14:06:32    481s] 
[01/21 14:06:32    481s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:06:32    481s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:2009.4M, EPOCH TIME: 1768984592.105595
[01/21 14:06:32    481s] Begin checking placement ... (start mem=2009.4M, init mem=2009.4M)
[01/21 14:06:32    481s] Begin checking exclusive groups violation ...
[01/21 14:06:32    481s] There are 0 groups to check, max #box is 0, total #box is 0
[01/21 14:06:32    481s] Finished checking exclusive groups violations. Found 0 Vio.
[01/21 14:06:32    481s] 
[01/21 14:06:32    481s] Running CheckPlace using 1 thread in normal mode...
[01/21 14:06:32    481s] 
[01/21 14:06:32    481s] ...checkPlace normal is done!
[01/21 14:06:32    481s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2009.4M, EPOCH TIME: 1768984592.112070
[01/21 14:06:32    481s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:2009.4M, EPOCH TIME: 1768984592.112597
[01/21 14:06:32    481s] *info: Placed = 602            (Fixed = 276)
[01/21 14:06:32    481s] *info: Unplaced = 0           
[01/21 14:06:32    481s] Placement Density:11.71%(656/5601)
[01/21 14:06:32    481s] Placement Density (including fixed std cells):21.42%(1348/6293)
[01/21 14:06:32    481s] All LLGs are deleted
[01/21 14:06:32    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:602).
[01/21 14:06:32    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:32    481s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2009.4M, EPOCH TIME: 1768984592.113087
[01/21 14:06:32    481s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2009.4M, EPOCH TIME: 1768984592.113518
[01/21 14:06:32    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:32    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:32    481s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2009.4M)
[01/21 14:06:32    481s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.016, MEM:2009.4M, EPOCH TIME: 1768984592.114791
[01/21 14:06:32    481s] Turning off fast DC mode.
[01/21 14:06:32    481s] 
[01/21 14:06:32    481s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/21 14:06:32    481s] *** Changed status on (0) nets in Clock.
[01/21 14:06:32    481s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2001.6M) ***
[01/21 14:06:32    481s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[01/21 14:06:32    481s] % Begin globalDetailRoute (date=01/21 14:06:32, mem=1269.8M)
[01/21 14:06:32    481s] 
[01/21 14:06:32    481s] globalDetailRoute
[01/21 14:06:32    481s] 
[01/21 14:06:32    481s] #Start globalDetailRoute on Wed Jan 21 14:06:32 2026
[01/21 14:06:32    481s] #
[01/21 14:06:32    481s] ### Time Record (globalDetailRoute) is installed.
[01/21 14:06:32    481s] ### Time Record (Pre Callback) is installed.
[01/21 14:06:32    481s] ### Time Record (Pre Callback) is uninstalled.
[01/21 14:06:32    481s] ### Time Record (DB Import) is installed.
[01/21 14:06:32    481s] ### Time Record (Timing Data Generation) is installed.
[01/21 14:06:32    481s] #Generating timing data, please wait...
[01/21 14:06:32    481s] #274 total nets, 274 already routed, 274 will ignore in trialRoute
[01/21 14:06:32    481s] ### run_trial_route starts on Wed Jan 21 14:06:32 2026 with memory = 1268.21 (MB), peak = 1407.52 (MB)
[01/21 14:06:32    481s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[01/21 14:06:32    481s] ### dump_timing_file starts on Wed Jan 21 14:06:32 2026 with memory = 1268.58 (MB), peak = 1407.52 (MB)
[01/21 14:06:32    481s] ### extractRC starts on Wed Jan 21 14:06:32 2026 with memory = 1268.59 (MB), peak = 1407.52 (MB)
[01/21 14:06:32    481s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/21 14:06:32    481s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/21 14:06:32    481s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[01/21 14:06:32    481s] #Dump tif for version 2.1
[01/21 14:06:32    482s] End AAE Lib Interpolated Model. (MEM=2001.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:06:32    482s] Total number of fetched objects 424
[01/21 14:06:32    482s] Total number of fetched objects 424
[01/21 14:06:32    482s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:06:32    482s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:06:32    482s] End delay calculation. (MEM=2043.89 CPU=0:00:00.1 REAL=0:00:00.0)
[01/21 14:06:32    482s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1273.11 (MB), peak = 1407.52 (MB)
[01/21 14:06:32    482s] ### dump_timing_file cpu:00:00:00, real:00:00:01, mem:1.2 GB, peak:1.4 GB
[01/21 14:06:32    482s] #Done generating timing data.
[01/21 14:06:32    482s] ### Time Record (Timing Data Generation) is uninstalled.
[01/21 14:06:32    482s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[01/21 14:06:33    482s] ### Net info: total nets: 280
[01/21 14:06:33    482s] ### Net info: dirty nets: 0
[01/21 14:06:33    482s] ### Net info: marked as disconnected nets: 0
[01/21 14:06:33    482s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/21 14:06:33    482s] #num needed restored net=0
[01/21 14:06:33    482s] #need_extraction net=0 (total=280)
[01/21 14:06:33    482s] ### Net info: fully routed nets: 0
[01/21 14:06:33    482s] ### Net info: trivial (< 2 pins) nets: 6
[01/21 14:06:33    482s] ### Net info: unrouted nets: 274
[01/21 14:06:33    482s] ### Net info: re-extraction nets: 0
[01/21 14:06:33    482s] ### Net info: ignored nets: 0
[01/21 14:06:33    482s] ### Net info: skip routing nets: 0
[01/21 14:06:33    482s] #Start reading timing information from file .timing_file_12129.tif.gz ...
[01/21 14:06:33    482s] #Read in timing information for 100 ports, 326 instances from timing file .timing_file_12129.tif.gz.
[01/21 14:06:33    482s] ### import design signature (13): route=1605079057 fixed_route=1605079057 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1639178678 dirty_area=0 del_dirty_area=0 cell=1626749570 placement=2045378928 pin_access=1 inst_pattern=1
[01/21 14:06:33    482s] ### Time Record (DB Import) is uninstalled.
[01/21 14:06:33    482s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[01/21 14:06:33    482s] #RTESIG:78da95d2b16ec3201006e0ce7d8a13c9e04a49ca5d8c0d6baaae6d15b559231a6307c9c6
[01/21 14:06:33    482s] #       9281a16f5faa4ea95c3b61bd0ff8ef60b13c3cef81116e50ac3d223f22bcec89b8425a13
[01/21 14:06:33    482s] #       e7f923e131953e76ec7eb17c7d7b2725a1d6ad37907df67dbb82eacbe9ce9ea032b58e6d
[01/21 14:06:33    482s] #       006f42b0ae79f8e5b950c021b32e98c60c2b88de0c7f48c9b7c0bab4d53ec5c020f36148
[01/21 14:06:33    482s] #       c5518a9cd3e5ed6308494218e2950911f3ed4d5cf05bb82814106d24ff5990d56dafc378
[01/21 14:06:33    482s] #       6ca18af9de8a52cca35221b0b36dce33d3949280f9a05da5872a59e362f79f4c6fe47a67
[01/21 14:06:33    482s] #       a614a5ef73319a512305b0e95cc914579ca326ccdd37a965dede
[01/21 14:06:33    482s] #
[01/21 14:06:33    482s] ### Time Record (Data Preparation) is installed.
[01/21 14:06:33    482s] #RTESIG:78da95d23b4fc330100060e6fe8a93db21486df15de3c45e8b580155c05a19e2a4911247
[01/21 14:06:33    482s] #       f263e0df63602a0a49ebf53edfcb5eaede1e0ec008b728361e911f111e0f445c216d88f3
[01/21 14:06:33    482s] #       fc8ef09842af7bb658ae9e9e5f4849a875e70d64efc3d0ada1fab4ba6f3fa032b58e5d00
[01/21 14:06:33    482s] #       6f42686d73fbcb73a18043d6da601ae3d610bd717f48c977c0fa74b5bd8f8141e6834bc1
[01/21 14:06:33    482s] #       518a9cd379f531842421b878618788f9ee2a2ef8355c140a88b6927f1fc8ea6ed061bc6d
[01/21 14:06:33    482s] #       a18af9d98a52cca35221b053db9c66b6292501f341db4abb2a596363ff9f4c6f64076b26
[01/21 14:06:33    482s] #       952201eca7bbe9c294fed9d90e478d4cc9e6f2c8e2823c6ac2dc7c016e47eb93
[01/21 14:06:33    482s] #
[01/21 14:06:33    482s] ### Time Record (Data Preparation) is uninstalled.
[01/21 14:06:33    482s] ### Time Record (Global Routing) is installed.
[01/21 14:06:33    482s] ### Time Record (Global Routing) is uninstalled.
[01/21 14:06:33    482s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[01/21 14:06:33    482s] #Total number of routable nets = 274.
[01/21 14:06:33    482s] #Total number of nets in the design = 280.
[01/21 14:06:33    482s] #274 routable nets do not have any wires.
[01/21 14:06:33    482s] #274 nets will be global routed.
[01/21 14:06:33    482s] ### Time Record (Data Preparation) is installed.
[01/21 14:06:33    482s] #Start routing data preparation on Wed Jan 21 14:06:33 2026
[01/21 14:06:33    482s] #
[01/21 14:06:33    482s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE LEF_DEFAULT.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE VLMDefaultSetup.
[01/21 14:06:33    482s] #Minimum voltage of a net in the design = 0.000.
[01/21 14:06:33    482s] #Maximum voltage of a net in the design = 1.320.
[01/21 14:06:33    482s] #Voltage range [0.000 - 1.320] has 278 nets.
[01/21 14:06:33    482s] #Voltage range [1.080 - 1.320] has 1 net.
[01/21 14:06:33    482s] #Voltage range [0.000 - 0.000] has 1 net.
[01/21 14:06:33    482s] #Build and mark too close pins for the same net.
[01/21 14:06:33    482s] ### Time Record (Cell Pin Access) is installed.
[01/21 14:06:33    482s] #Rebuild pin access data for design.
[01/21 14:06:33    482s] #Initial pin access analysis.
[01/21 14:06:33    482s] #Detail pin access analysis.
[01/21 14:06:33    482s] ### Time Record (Cell Pin Access) is uninstalled.
[01/21 14:06:33    482s] # M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.12000
[01/21 14:06:33    482s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:06:33    482s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:06:33    482s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:06:33    482s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:06:33    482s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:06:33    482s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:06:33    482s] # M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:06:33    482s] # M9           H   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.15000
[01/21 14:06:33    482s] # M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/21 14:06:33    482s] # M11          H   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/21 14:06:33    482s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1279.63 (MB), peak = 1407.52 (MB)
[01/21 14:06:33    482s] #ERROR (NRDB-158) Missing vias from LAYER M1 to LAYER M2 in RULE LEF_DEFAULT. Add the missing via or remove all vias from RULE LEF_DEFAULT so that NanoRoute can use the vias from the default RULE.
[01/21 14:06:33    482s] ### Time Record (Data Preparation) is uninstalled.
[01/21 14:06:33    482s] #	no debugging net set
[01/21 14:06:33    482s] #Cpu time = 00:00:01
[01/21 14:06:33    482s] #Elapsed time = 00:00:01
[01/21 14:06:33    482s] #Increased memory = 14.17 (MB)
[01/21 14:06:33    482s] #Total memory = 1283.94 (MB)
[01/21 14:06:33    482s] #Peak memory = 1407.52 (MB)
[01/21 14:06:33    482s] #WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
[01/21 14:06:33    482s] ### Time Record (globalDetailRoute) is uninstalled.
[01/21 14:06:33    482s] % End globalDetailRoute (date=01/21 14:06:33, total cpu=0:00:00.6, real=0:00:01.0, peak res=1284.1M, current mem=1284.1M)
[01/21 14:06:33    482s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[01/21 14:06:33    482s] #Default setup view is reset to view_wcl_slow.
[01/21 14:06:33    482s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1277.73 (MB), peak = 1407.52 (MB)
[01/21 14:06:33    482s] 
[01/21 14:06:33    482s] *** Summary of all messages that are not suppressed in this session:
[01/21 14:06:33    482s] Severity  ID               Count  Summary                                  
[01/21 14:06:33    482s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[01/21 14:06:33    482s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[01/21 14:06:33    482s] *** Message Summary: 2 warning(s), 0 error(s)
[01/21 14:06:33    482s] 
[01/21 14:06:33    482s] ### Time Record (routeDesign) is uninstalled.
[01/21 14:06:33    482s] ### 
[01/21 14:06:33    482s] ###   Scalability Statistics
[01/21 14:06:33    482s] ### 
[01/21 14:06:33    482s] ### --------------------------------+----------------+----------------+----------------+
[01/21 14:06:33    482s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/21 14:06:33    482s] ### --------------------------------+----------------+----------------+----------------+
[01/21 14:06:33    482s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/21 14:06:33    482s] ###   Timing Data Generation        |        00:00:00|        00:00:01|             1.0|
[01/21 14:06:33    482s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/21 14:06:33    482s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/21 14:06:33    482s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/21 14:06:33    482s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/21 14:06:33    482s] ###   Entire Command                |        00:00:01|        00:00:02|             0.5|
[01/21 14:06:33    482s] ### --------------------------------+----------------+----------------+----------------+
[01/21 14:06:33    482s] ### 
[01/21 14:06:33    482s] #% End routeDesign (date=01/21 14:06:33, total cpu=0:00:00.7, real=0:00:02.0, peak res=1297.3M, current mem=1277.7M)
[01/21 14:06:33    482s] 0
[01/21 14:06:37    482s] <CMD> zoomBox -3.90350 7.75650 100.54100 101.25650
[01/21 14:06:38    482s] <CMD> zoomBox 2.50100 18.59900 91.27900 98.07450
[01/21 14:06:38    482s] <CMD> zoomBox 7.94400 27.81550 83.40600 95.37000
[01/21 14:06:39    482s] <CMD> zoomBox 16.50400 42.30800 71.02600 91.11700
[01/21 14:06:40    482s] <CMD> zoomBox 22.68850 52.77950 62.08100 88.04400
[01/21 14:06:42    482s] <CMD> zoomBox 28.90150 63.29950 53.09400 84.95700
[01/21 14:06:43    482s] <CMD> zoomBox 22.68750 52.77850 62.08100 88.04400
[01/21 14:06:45    482s] <CMD> fit
[01/21 14:06:58    483s] <CMD> checkPlace
[01/21 14:06:58    483s] OPERPROF: Starting checkPlace at level 1, MEM:1988.3M, EPOCH TIME: 1768984618.070801
[01/21 14:06:58    483s] Processing tracks to init pin-track alignment.
[01/21 14:06:58    483s] z: 2, totalTracks: 1
[01/21 14:06:58    483s] z: 4, totalTracks: 1
[01/21 14:06:58    483s] z: 6, totalTracks: 1
[01/21 14:06:58    483s] z: 8, totalTracks: 1
[01/21 14:06:58    483s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:06:58    483s] All LLGs are deleted
[01/21 14:06:58    483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:58    483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:58    483s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1988.3M, EPOCH TIME: 1768984618.075641
[01/21 14:06:58    483s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1988.3M, EPOCH TIME: 1768984618.076068
[01/21 14:06:58    483s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1988.3M, EPOCH TIME: 1768984618.076155
[01/21 14:06:58    483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:58    483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:58    483s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1988.3M, EPOCH TIME: 1768984618.077537
[01/21 14:06:58    483s] Max number of tech site patterns supported in site array is 256.
[01/21 14:06:58    483s] Core basic site is CoreSite
[01/21 14:06:58    483s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:06:58    483s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1988.3M, EPOCH TIME: 1768984618.105055
[01/21 14:06:58    483s] After signature check, allow fast init is false, keep pre-filter is true.
[01/21 14:06:58    483s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/21 14:06:58    483s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1988.3M, EPOCH TIME: 1768984618.105314
[01/21 14:06:58    483s] SiteArray: non-trimmed site array dimensions = 46 x 400
[01/21 14:06:58    483s] SiteArray: use 118,784 bytes
[01/21 14:06:58    483s] SiteArray: current memory after site array memory allocation 1988.3M
[01/21 14:06:58    483s] SiteArray: FP blocked sites are writable
[01/21 14:06:58    483s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/21 14:06:58    483s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1988.3M, EPOCH TIME: 1768984618.106218
[01/21 14:06:58    483s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1988.3M, EPOCH TIME: 1768984618.106303
[01/21 14:06:58    483s] SiteArray: number of non floorplan blocked sites for llg default is 18400
[01/21 14:06:58    483s] Atter site array init, number of instance map data is 0.
[01/21 14:06:58    483s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.030, MEM:1988.3M, EPOCH TIME: 1768984618.107710
[01/21 14:06:58    483s] 
[01/21 14:06:58    483s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:06:58    483s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1988.3M, EPOCH TIME: 1768984618.107926
[01/21 14:06:58    483s] Begin checking placement ... (start mem=1988.3M, init mem=1988.3M)
[01/21 14:06:58    483s] Begin checking exclusive groups violation ...
[01/21 14:06:58    483s] There are 0 groups to check, max #box is 0, total #box is 0
[01/21 14:06:58    483s] Finished checking exclusive groups violations. Found 0 Vio.
[01/21 14:06:58    483s] 
[01/21 14:06:58    483s] Running CheckPlace using 1 thread in normal mode...
[01/21 14:06:58    483s] 
[01/21 14:06:58    483s] ...checkPlace normal is done!
[01/21 14:06:58    483s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1988.3M, EPOCH TIME: 1768984618.117579
[01/21 14:06:58    483s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1988.3M, EPOCH TIME: 1768984618.118041
[01/21 14:06:58    483s] *info: Placed = 602            (Fixed = 276)
[01/21 14:06:58    483s] *info: Unplaced = 0           
[01/21 14:06:58    483s] Placement Density:11.71%(656/5601)
[01/21 14:06:58    483s] Placement Density (including fixed std cells):21.42%(1348/6293)
[01/21 14:06:58    483s] All LLGs are deleted
[01/21 14:06:58    483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:602).
[01/21 14:06:58    483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:58    483s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1988.3M, EPOCH TIME: 1768984618.119463
[01/21 14:06:58    483s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1988.3M, EPOCH TIME: 1768984618.119832
[01/21 14:06:58    483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:58    483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:06:58    483s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1988.3M)
[01/21 14:06:58    483s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.050, MEM:1988.3M, EPOCH TIME: 1768984618.120934
[01/21 14:07:23    484s] <CMD> check_design
[01/21 14:07:23    484s] 
[01/21 14:07:23    484s] Usage: check_design [-help] [-out_file <string>] {[-type {power_intent timing hierarchical pin_assign budget assign_statements place opt cts route signoff all}] [-no_check ]} [-type {power_intent timing hierarchical pin_assign budget assign_statements place opt cts route signoff all} ]
[01/21 14:07:23    484s] 
[01/21 14:07:23    484s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "check_design".

[01/21 14:07:28    485s] <CMD> check_design -type all
[01/21 14:07:28    485s] Begin: Design checking
[01/21 14:07:28    485s]         Checking 'power_intent' category...
[01/21 14:07:28    485s] INFO: Power intent check skipped, because no power intent is loaded.
[01/21 14:07:28    485s]         No issues found during checks.
[01/21 14:07:28    485s] 		(Real time: 0:00:00.0, Memory: 1988.3M)
[01/21 14:07:28    485s] 
[01/21 14:07:28    485s]         Checking 'timing' category...
[01/21 14:07:28    485s]         No issues found during checks.
[01/21 14:07:28    485s] 		(Real time: 0:00:00.0, Memory: 1990.3M)
[01/21 14:07:28    485s] 
[01/21 14:07:28    485s]         Checking 'hierarchical' category...
[01/21 14:07:28    485s] Design does not have Hierarchical Partitions. check_design  will ignore check type hierarchical.
[01/21 14:07:28    485s]         No issues found during checks.
[01/21 14:07:28    485s] 		(Real time: 0:00:00.0, Memory: 1990.3M)
[01/21 14:07:28    485s] 
[01/21 14:07:28    485s]         Checking 'pin_assign' category...
[01/21 14:07:28    485s] Design does not have Hierarchical Partitions. check_design  will ignore check type pin_assign.
[01/21 14:07:28    485s]         No issues found during checks.
[01/21 14:07:28    485s] 		(Real time: 0:00:00.0, Memory: 1990.3M)
[01/21 14:07:28    485s] 
[01/21 14:07:28    485s]         Checking 'budget' category...
[01/21 14:07:28    485s] Design does not have Hierarchical Partitions. check_design will ignore check type budget.
[01/21 14:07:28    485s]         No issues found during checks.
[01/21 14:07:28    485s] 		(Real time: 0:00:00.0, Memory: 1990.3M)
[01/21 14:07:28    485s] 
[01/21 14:07:28    485s]         Checking 'assign_statements' category...
[01/21 14:07:28    485s] Checking for any assigns in the netlist...
[01/21 14:07:28    485s]         No issues found during checks.
[01/21 14:07:28    485s] 		(Real time: 0:00:00.0, Memory: 1990.3M)
[01/21 14:07:28    485s] 
[01/21 14:07:28    485s]         Checking 'place' category...
[01/21 14:07:29    485s] Ending "check_follow_pin_not_overlap_with_hard_macro" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1291.5M, current mem=1291.5M)
[01/21 14:07:29    485s] Ending "check_macro_pin_on_track" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1291.5M, current mem=1291.5M)
[01/21 14:07:29    485s] Checking constraints (fence).....
[01/21 14:07:29    485s] Ending "check_macro_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1291.6M, current mem=1291.6M)
[01/21 14:07:29    485s] Ending "check_io_pad_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1291.6M, current mem=1291.6M)
[01/21 14:07:29    485s] Ending "check_constraint_blockage_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1291.6M, current mem=1291.6M)
[01/21 14:07:29    485s] Checking constraints (fence).....
[01/21 14:07:29    485s] Ending "check_fence_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1291.6M, current mem=1291.6M)
[01/21 14:07:29    485s] Ending "check_component_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1291.6M, current mem=1291.6M)
[01/21 14:07:29    485s] Checking Row is on grid......
[01/21 14:07:29    485s] INFO (IMPFP-7241): Tech site CoreSite has no symmetry Y. 	Current symmetry setting : isSymmetryR90 false; isSymmetryX : false; isSymmetryY : false;
[01/21 14:07:29    485s] 
[01/21 14:07:29    485s] Ending "check_row_on_grid" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1291.7M, current mem=1291.7M)
[01/21 14:07:29    485s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:07:29    485s] Ending "check_fixed_inst_alignment" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1291.9M, current mem=1291.9M)
[01/21 14:07:29    485s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:07:29    485s] Average module density = 0.117.
[01/21 14:07:29    485s] Density for the design = 0.117.
[01/21 14:07:29    485s]        = stdcell_area 1917 sites (656 um^2) / alloc_area 16376 sites (5601 um^2).
[01/21 14:07:29    485s] Pin Density = 0.04543.
[01/21 14:07:29    485s]             = total # of pins 836 / total area 18400.
[01/21 14:07:29    485s] Ending "check_module_density" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1292.0M, current mem=1292.0M)
[01/21 14:07:29    485s]         No issues found during checks.
[01/21 14:07:29    485s] 		(Real time: 0:00:01.0, Memory: 1988.3M)
[01/21 14:07:29    485s] 
[01/21 14:07:29    485s]         Checking 'opt' category...
[01/21 14:07:30    486s] *** CheckDesignCatOpt #1 [begin] (check_design_opt #1) : totSession cpu/real = 0:08:05.5/1:51:37.8 (0.1), mem = 1988.3M
[01/21 14:07:30    486s] Extraction called for design 'simple_alu' of instances=602 and nets=280 using extraction engine 'preRoute' .
[01/21 14:07:30    486s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/21 14:07:30    486s] Type 'man IMPEXT-3530' for more detail.
[01/21 14:07:30    486s] PreRoute RC Extraction called for design simple_alu.
[01/21 14:07:30    486s] RC Extraction called in multi-corner(1) mode.
[01/21 14:07:30    486s] RCMode: PreRoute
[01/21 14:07:30    486s]       RC Corner Indexes            0   
[01/21 14:07:30    486s] Capacitance Scaling Factor   : 1.00000 
[01/21 14:07:30    486s] Resistance Scaling Factor    : 1.00000 
[01/21 14:07:30    486s] Clock Cap. Scaling Factor    : 1.00000 
[01/21 14:07:30    486s] Clock Res. Scaling Factor    : 1.00000 
[01/21 14:07:30    486s] Shrink Factor                : 0.90000
[01/21 14:07:30    486s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/21 14:07:30    486s] Using capacitance table file ...
[01/21 14:07:30    486s] Updating RC grid for preRoute extraction ...
[01/21 14:07:30    486s] Initializing multi-corner capacitance tables ... 
[01/21 14:07:30    486s] Initializing multi-corner resistance tables ...
[01/21 14:07:30    486s] Creating RPSQ from WeeR and WRes ...
[01/21 14:07:30    486s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1988.258M)
[01/21 14:07:30    486s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/21 14:07:30    486s] AAE DB initialization (MEM=1995.8 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/21 14:07:30    486s] #################################################################################
[01/21 14:07:30    486s] # Design Stage: PreRoute
[01/21 14:07:30    486s] # Design Name: simple_alu
[01/21 14:07:30    486s] # Design Mode: 90nm
[01/21 14:07:30    486s] # Analysis Mode: MMMC Non-OCV 
[01/21 14:07:30    486s] # Parasitics Mode: No SPEF/RCDB 
[01/21 14:07:30    486s] # Signoff Settings: SI Off 
[01/21 14:07:30    486s] #################################################################################
[01/21 14:07:30    486s] Calculate delays in Single mode...
[01/21 14:07:30    486s] Calculate delays in Single mode...
[01/21 14:07:30    486s] Start delay calculation (fullDC) (1 T). (MEM=1995.8)
[01/21 14:07:30    486s] siFlow : Timing analysis mode is single, using late cdB files
[01/21 14:07:30    486s] Total number of fetched objects 424
[01/21 14:07:30    486s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[01/21 14:07:30    486s] Total number of fetched objects 424
[01/21 14:07:30    486s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[01/21 14:07:30    486s] End delay calculation. (MEM=2081.9 CPU=0:00:00.1 REAL=0:00:00.0)
[01/21 14:07:30    486s] End delay calculation (fullDC). (MEM=2045.29 CPU=0:00:00.2 REAL=0:00:00.0)
[01/21 14:07:30    486s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7283):	The cell <DFFSX2> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7283):	The cell <DFFNSRX4> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization.Type 'man IMPOPT-7283' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7272):	Found 2 std cell out of 476 that cannot be placed legally and will be marked don't use
[01/21 14:07:30    486s] **WARN: (IMPOPT-2908):	Maximum transition 0.500 is too small compared to maximum transition threshold 0.769, this would result in excessive buffering.
[01/21 14:07:30    486s] GigaOpt running with 1 threads.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[31]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[30]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[29]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[28]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[27]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[26]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[25]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[24]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[23]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[22]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[21]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[20]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[19]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[18]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[17]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[16]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[15]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[14]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[13]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (IMPOPT-7287):	The <data> net <A[12]> has an issue with RC extraction : "Empty RC". Issue found in view <view_wcl_slow> and rc corner <rc_corner>
[01/21 14:07:30    486s] Type 'man IMPOPT-7287' for more detail.
[01/21 14:07:30    486s] **WARN: (EMS-27):	Message (IMPOPT-7287) has exceeded the current message display limit of 20.
[01/21 14:07:30    486s] To increase the message display limit, refer to the product command reference manual.
[01/21 14:07:30    486s] *** CheckDesignCatOpt #1 [finish] (check_design_opt #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:08:06.7/1:51:39.0 (0.1), mem = 2129.9M
[01/21 14:07:30    486s] 
[01/21 14:07:30    486s] =============================================================================================
[01/21 14:07:30    486s]  Step TAT Report : CheckDesignCatOpt #1 / check_design_opt #1                   21.15-s110_1
[01/21 14:07:30    486s] =============================================================================================
[01/21 14:07:30    486s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/21 14:07:30    486s] ---------------------------------------------------------------------------------------------
[01/21 14:07:30    486s] [ CellServerInit         ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.8
[01/21 14:07:30    486s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  36.8 % )     0:00:00.5 /  0:00:00.4    1.0
[01/21 14:07:30    486s] [ CheckInitTiming        ]      1   0:00:00.1  (   8.7 % )     0:00:00.4 /  0:00:00.4    1.0
[01/21 14:07:30    486s] [ CheckDesignStatus      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:07:30    486s] [ CheckPhysical          ]      1   0:00:00.0  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[01/21 14:07:30    486s] [ CheckOptConstraints    ]      1   0:00:00.3  (  24.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/21 14:07:30    486s] [ CheckTimingSetup       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:07:30    486s] [ CheckOptIgnoredInst    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:07:30    486s] [ CheckOptIgnoredNets    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:07:30    486s] [ CheckOptFlowSetup      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:07:30    486s] [ CheckPowerOptSetup     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:07:30    486s] [ CheckRouteAwareOpt     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:07:30    486s] [ CheckStackViaInRule    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:07:30    486s] [ CheckRCNets            ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:07:30    486s] [ CheckEEQCells          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/21 14:07:30    486s] [ ExtractRC              ]      1   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/21 14:07:30    486s] [ TimingUpdate           ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[01/21 14:07:30    486s] [ FullDelayCalc          ]      1   0:00:00.2  (  16.2 % )     0:00:00.2 /  0:00:00.2    0.9
[01/21 14:07:30    486s] [ MISC                   ]          0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.1    1.2
[01/21 14:07:30    486s] ---------------------------------------------------------------------------------------------
[01/21 14:07:30    486s]  CheckDesignCatOpt #1 TOTAL         0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[01/21 14:07:30    486s] ---------------------------------------------------------------------------------------------
[01/21 14:07:30    486s] 
[01/21 14:07:30    486s]         Messages issued during checks:
[01/21 14:07:30    486s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 14:07:30    486s] | ID                | Severity  | Count       | Description                                                                                                                       |
[01/21 14:07:30    486s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 14:07:30    486s] | IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering.     |
[01/21 14:07:30    486s] | IMPOPT-7272       | warning   | 1           | Found %d std cell out of %d that cannot be placed legally and will be marked don't use                                            |
[01/21 14:07:30    486s] | IMPOPT-7283       | warning   | 2           | The cell <%s> does not have any footprint defined. This will impact optimization. The instance cannot be deleted by optimization. |
[01/21 14:07:30    486s] | IMPOPT-7287       | warning   | 274         | The <%s> net <%s> has an issue with RC extraction : "Empty RC". Issue found in view <%s> and rc corner <%s>                       |
[01/21 14:07:30    486s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 14:07:30    486s] 		(Real time: 0:00:01.0, Memory: 2129.9M)
[01/21 14:07:30    486s] 
[01/21 14:07:30    486s]         Checking 'cts' category...
[01/21 14:07:30    486s] Initializing placement interface...
[01/21 14:07:30    486s]   Use check_library -place or consult logv if problems occur.
[01/21 14:07:30    486s]   Leaving CCOpt scope - Initializing placement interface...
[01/21 14:07:30    486s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[01/21 14:07:30    486s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 14:07:30    486s] Initializing placement interface done.
[01/21 14:07:30    486s] Leaving CCOpt scope - Cleaning up placement interface...
[01/21 14:07:30    486s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/21 14:07:30    486s] Skipping CTS checks because no clock trees are defined.
[01/21 14:07:30    486s]         No issues found during checks.
[01/21 14:07:30    486s] 		(Real time: 0:00:00.0, Memory: 2129.9M)
[01/21 14:07:30    486s] 
[01/21 14:07:30    486s]         Checking 'route' category...
[01/21 14:07:30    487s] #Checking wire integrity...
[01/21 14:07:30    487s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.48 (MB), peak = 1425.19 (MB)
[01/21 14:07:30    487s] #ERROR (NRDB-158) Missing vias from LAYER M1 to LAYER M2 in RULE LEF_DEFAULT. Add the missing via or remove all vias from RULE LEF_DEFAULT so that NanoRoute can use the vias from the default RULE.
[01/21 14:07:30    487s] **ERROR: (IMPREPO-502):	Check design failed to finish check for category 'route'. Results reported in this category are not reliable.
[01/21 14:07:30    487s]         Checking 'signoff' category...
[01/21 14:07:31    487s] **ERROR: (IMPESO-443):	Filler cells are inserted but no setFillerMode options are provided, so tool will not be able to delete them before run ECO fixing.
[01/21 14:07:31    487s] **ERROR: (IMPESO-444):	There has to be at least one host and some threads per hosts to run distributed MMMC timing analysis.
[01/21 14:07:31    487s]         Messages issued during checks:
[01/21 14:07:31    487s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 14:07:31    487s] | ID                | Severity  | Count       | Description                                                                                                                         |
[01/21 14:07:31    487s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 14:07:31    487s] | IMPESO-443        | error     | 1           | Filler cells are inserted but no setFillerMode options are provided, so tool will not be able to delete them before run ECO fixing. |
[01/21 14:07:31    487s] | IMPESO-444        | error     | 1           | There has to be at least one host and some threads per hosts to run distributed MMMC timing analysis.                               |
[01/21 14:07:31    487s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/21 14:07:31    487s] 		(Real time: 0:00:01.0, Memory: 2143.7M)
[01/21 14:07:31    487s] 
[01/21 14:07:31    487s] **INFO: Identified 2 error(s) and 278 warning(s) during 'check_design -type {all}'.
[01/21 14:07:31    487s] End: Design checking
[01/21 14:12:41    503s] <CMD> setLayerPreference node_net -isVisible 0
[01/21 14:12:42    503s] <CMD> setLayerPreference node_net -isVisible 1
[01/21 14:12:43    503s] <CMD> setLayerPreference node_net -isVisible 0
[01/21 14:12:43    503s] <CMD> setLayerPreference node_net -isVisible 1
[01/21 14:13:12    504s] <CMD> report_net
[01/21 14:13:47    506s] <CMD> fit
[01/21 14:15:49    512s] <CMD> fit
[01/21 14:15:49    512s] <CMD> fit
[01/21 14:15:50    512s] <CMD> fit
[01/21 14:17:08    516s] <CMD> routeDesign -globalDetail
[01/21 14:17:08    516s] #% Begin routeDesign (date=01/21 14:17:08, mem=1487.1M)
[01/21 14:17:08    516s] ### Time Record (routeDesign) is installed.
[01/21 14:17:08    516s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1487.11 (MB), peak = 1529.25 (MB)
[01/21 14:17:08    516s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[01/21 14:17:08    516s] #**INFO: setDesignMode -flowEffort standard
[01/21 14:17:08    516s] #**INFO: setDesignMode -powerEffort none
[01/21 14:17:08    516s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/21 14:17:08    516s] **INFO: User settings:
[01/21 14:17:08    516s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/21 14:17:08    516s] setNanoRouteMode -grouteExpTdStdDelay                           22.8
[01/21 14:17:08    516s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[01/21 14:17:08    516s] setExtractRCMode -engine                                        preRoute
[01/21 14:17:08    516s] setDelayCalMode -enable_high_fanout                             true
[01/21 14:17:08    516s] setDelayCalMode -engine                                         aae
[01/21 14:17:08    516s] setDelayCalMode -ignoreNetLoad                                  false
[01/21 14:17:08    516s] setDelayCalMode -socv_accuracy_mode                             low
[01/21 14:17:08    516s] setSIMode -separate_delta_delay_on_data                         true
[01/21 14:17:08    516s] 
[01/21 14:17:08    516s] #rc_corner has no qx tech file defined
[01/21 14:17:08    516s] #No active RC corner or QRC tech file is missing.
[01/21 14:17:08    516s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/21 14:17:08    516s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/21 14:17:08    516s] OPERPROF: Starting checkPlace at level 1, MEM:2202.9M, EPOCH TIME: 1768985228.434570
[01/21 14:17:08    516s] Processing tracks to init pin-track alignment.
[01/21 14:17:08    516s] z: 2, totalTracks: 1
[01/21 14:17:08    516s] z: 4, totalTracks: 1
[01/21 14:17:08    516s] z: 6, totalTracks: 1
[01/21 14:17:08    516s] z: 8, totalTracks: 1
[01/21 14:17:08    516s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:17:08    516s] All LLGs are deleted
[01/21 14:17:08    516s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:17:08    516s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:17:08    516s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2202.9M, EPOCH TIME: 1768985228.437647
[01/21 14:17:08    516s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2202.9M, EPOCH TIME: 1768985228.438082
[01/21 14:17:08    516s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2202.9M, EPOCH TIME: 1768985228.438166
[01/21 14:17:08    516s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:17:08    516s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:17:08    516s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2202.9M, EPOCH TIME: 1768985228.439424
[01/21 14:17:08    516s] Max number of tech site patterns supported in site array is 256.
[01/21 14:17:08    516s] Core basic site is CoreSite
[01/21 14:17:08    516s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2202.9M, EPOCH TIME: 1768985228.439600
[01/21 14:17:08    516s] After signature check, allow fast init is false, keep pre-filter is true.
[01/21 14:17:08    516s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/21 14:17:08    516s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2202.9M, EPOCH TIME: 1768985228.439840
[01/21 14:17:08    516s] SiteArray: non-trimmed site array dimensions = 46 x 400
[01/21 14:17:08    516s] SiteArray: use 118,784 bytes
[01/21 14:17:08    516s] SiteArray: current memory after site array memory allocation 2202.9M
[01/21 14:17:08    516s] SiteArray: FP blocked sites are writable
[01/21 14:17:08    516s] SiteArray: number of non floorplan blocked sites for llg default is 18400
[01/21 14:17:08    516s] Atter site array init, number of instance map data is 0.
[01/21 14:17:08    516s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:2202.9M, EPOCH TIME: 1768985228.440721
[01/21 14:17:08    516s] 
[01/21 14:17:08    516s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:17:08    516s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:2202.9M, EPOCH TIME: 1768985228.440925
[01/21 14:17:08    516s] Begin checking placement ... (start mem=2202.9M, init mem=2202.9M)
[01/21 14:17:08    516s] Begin checking exclusive groups violation ...
[01/21 14:17:08    516s] There are 0 groups to check, max #box is 0, total #box is 0
[01/21 14:17:08    516s] Finished checking exclusive groups violations. Found 0 Vio.
[01/21 14:17:08    516s] 
[01/21 14:17:08    516s] Running CheckPlace using 1 thread in normal mode...
[01/21 14:17:08    516s] 
[01/21 14:17:08    516s] ...checkPlace normal is done!
[01/21 14:17:08    516s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2202.9M, EPOCH TIME: 1768985228.446096
[01/21 14:17:08    516s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2202.9M, EPOCH TIME: 1768985228.446509
[01/21 14:17:08    516s] *info: Placed = 602            (Fixed = 276)
[01/21 14:17:08    516s] *info: Unplaced = 0           
[01/21 14:17:08    516s] Placement Density:11.71%(656/5601)
[01/21 14:17:08    516s] Placement Density (including fixed std cells):21.42%(1348/6293)
[01/21 14:17:08    516s] All LLGs are deleted
[01/21 14:17:08    516s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:602).
[01/21 14:17:08    516s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:17:08    516s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2202.9M, EPOCH TIME: 1768985228.446955
[01/21 14:17:08    516s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2202.9M, EPOCH TIME: 1768985228.447336
[01/21 14:17:08    516s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:17:08    516s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:17:08    516s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2202.9M)
[01/21 14:17:08    516s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.014, MEM:2202.9M, EPOCH TIME: 1768985228.448354
[01/21 14:17:08    516s] 
[01/21 14:17:08    516s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/21 14:17:08    516s] *** Changed status on (0) nets in Clock.
[01/21 14:17:08    516s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2202.9M) ***
[01/21 14:17:08    516s] % Begin globalDetailRoute (date=01/21 14:17:08, mem=1488.0M)
[01/21 14:17:08    516s] 
[01/21 14:17:08    516s] globalDetailRoute
[01/21 14:17:08    516s] 
[01/21 14:17:08    516s] #Start globalDetailRoute on Wed Jan 21 14:17:08 2026
[01/21 14:17:08    516s] #
[01/21 14:17:08    516s] ### Time Record (globalDetailRoute) is installed.
[01/21 14:17:08    516s] ### Time Record (Pre Callback) is installed.
[01/21 14:17:08    516s] ### Time Record (Pre Callback) is uninstalled.
[01/21 14:17:08    516s] #	no debugging net set
[01/21 14:17:08    516s] ### Time Record (DB Import) is installed.
[01/21 14:17:08    516s] ### Time Record (Timing Data Generation) is installed.
[01/21 14:17:08    516s] #Generating timing data, please wait...
[01/21 14:17:08    516s] #274 total nets, 0 already routed, 0 will ignore in trialRoute
[01/21 14:17:08    516s] ### run_trial_route starts on Wed Jan 21 14:17:08 2026 with memory = 1478.27 (MB), peak = 1529.25 (MB)
[01/21 14:17:08    516s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[01/21 14:17:08    516s] ### dump_timing_file starts on Wed Jan 21 14:17:08 2026 with memory = 1460.95 (MB), peak = 1529.25 (MB)
[01/21 14:17:08    516s] ### extractRC starts on Wed Jan 21 14:17:08 2026 with memory = 1460.95 (MB), peak = 1529.25 (MB)
[01/21 14:17:08    516s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/21 14:17:08    516s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/21 14:17:08    516s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[01/21 14:17:08    516s] #Dump tif for version 2.1
[01/21 14:17:08    516s] End AAE Lib Interpolated Model. (MEM=2205.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:17:08    516s] Total number of fetched objects 424
[01/21 14:17:08    516s] Total number of fetched objects 424
[01/21 14:17:08    516s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:17:08    516s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:17:08    516s] End delay calculation. (MEM=2245.64 CPU=0:00:00.1 REAL=0:00:00.0)
[01/21 14:17:09    516s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1469.32 (MB), peak = 1529.25 (MB)
[01/21 14:17:09    516s] ### dump_timing_file cpu:00:00:00, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[01/21 14:17:09    516s] #Done generating timing data.
[01/21 14:17:09    516s] ### Time Record (Timing Data Generation) is uninstalled.
[01/21 14:17:09    516s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[01/21 14:17:09    516s] ### Net info: total nets: 280
[01/21 14:17:09    516s] ### Net info: dirty nets: 0
[01/21 14:17:09    516s] ### Net info: marked as disconnected nets: 0
[01/21 14:17:09    516s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/21 14:17:09    516s] #num needed restored net=0
[01/21 14:17:09    516s] #need_extraction net=0 (total=280)
[01/21 14:17:09    516s] ### Net info: fully routed nets: 0
[01/21 14:17:09    516s] ### Net info: trivial (< 2 pins) nets: 6
[01/21 14:17:09    516s] ### Net info: unrouted nets: 274
[01/21 14:17:09    516s] ### Net info: re-extraction nets: 0
[01/21 14:17:09    516s] ### Net info: ignored nets: 0
[01/21 14:17:09    516s] ### Net info: skip routing nets: 0
[01/21 14:17:09    516s] #Start reading timing information from file .timing_file_12129.tif.gz ...
[01/21 14:17:09    516s] #Read in timing information for 100 ports, 326 instances from timing file .timing_file_12129.tif.gz.
[01/21 14:17:09    516s] ### import design signature (16): route=1605079057 fixed_route=1605079057 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1639178678 dirty_area=0 del_dirty_area=0 cell=1626749570 placement=2045378928 pin_access=990038783 inst_pattern=1
[01/21 14:17:09    516s] ### Time Record (DB Import) is uninstalled.
[01/21 14:17:09    516s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[01/21 14:17:09    516s] #RTESIG:78da95d23b6fc2301000e0cefc8a936148251e77471cecb5122b54a8ed8adcc609918223
[01/21 14:17:09    516s] #       d9ced07f5fa34e5469805befd3bd74d3d9c7f600826949721188f048b03b30a3265e3062
[01/21 14:17:09    516s] #       be623aa6d4fb8b984c67fbd737d60a2ad3060bd967d7b57328bf9d39375f50dacaf46d84
[01/21 14:17:09    516s] #       60636c5cfdfccb73a901216b5cb4b5f573e883f57f0821f275c92144ac20fafeceb644f9
[01/21 14:17:09    516s] #       fa212ef1112e0b0dcc4b859780ac6a3b1387c796bab8bd5bb191b7d146138853539f0464
[01/21 14:17:09    516s] #       21fa9419764a3188108d2b8d2f93b5ae3fff27d7205ce7ec98e2f41357a719344a82189f
[01/21 14:17:09    516s] #       2b99e28e3a7ac43cfd0071c2d114
[01/21 14:17:09    516s] #
[01/21 14:17:09    516s] ### Time Record (Data Preparation) is installed.
[01/21 14:17:09    516s] #RTESIG:78da95d2c14ec3300c0660ce7b0a2bdba148dbb0bda64bae93b8029a80eb94d1b4abd4a5
[01/21 14:17:09    516s] #       52921e787b029c864abbf9ea4fbfed28f3c5fbe31e04d39ae42a10e181e069cf8c9a78c5
[01/21 14:17:09    516s] #       88f903d321b5de7662365f3cbfbcb25650993658c88e5dd72ea1fc74e6dc7c40692bd3b7
[01/21 14:17:09    516s] #       11828db171f5fd2fcfa50684ac71d1d6d62fa10fd6ff2184c8979143885841f4fd956389
[01/21 14:17:09    516s] #       f2cd4d5ce22d5c161a98d70abf0bb2aaed4c1c5e5bea62fab6622ba7d156138853539f04
[01/21 14:17:09    516s] #       6421fad419764a3188108d2b8d2f93b5ae3fff2737205ce7eca8d22c41fc6c373e98d3e7
[01/21 14:17:09    516s] #       b978c341a352d8548e2aaec8d123e6ee0b012cddc9
[01/21 14:17:09    516s] #
[01/21 14:17:09    516s] ### Time Record (Data Preparation) is uninstalled.
[01/21 14:17:09    516s] ### Time Record (Global Routing) is installed.
[01/21 14:17:09    516s] ### Time Record (Global Routing) is uninstalled.
[01/21 14:17:09    516s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[01/21 14:17:09    516s] #Total number of routable nets = 274.
[01/21 14:17:09    516s] #Total number of nets in the design = 280.
[01/21 14:17:09    516s] #274 routable nets do not have any wires.
[01/21 14:17:09    516s] #274 nets will be global routed.
[01/21 14:17:09    516s] ### Time Record (Data Preparation) is installed.
[01/21 14:17:09    516s] #Start routing data preparation on Wed Jan 21 14:17:09 2026
[01/21 14:17:09    516s] #
[01/21 14:17:09    516s] #Minimum voltage of a net in the design = 0.000.
[01/21 14:17:09    516s] #Maximum voltage of a net in the design = 1.320.
[01/21 14:17:09    516s] #Voltage range [0.000 - 1.320] has 278 nets.
[01/21 14:17:09    516s] #Voltage range [1.080 - 1.320] has 1 net.
[01/21 14:17:09    516s] #Voltage range [0.000 - 0.000] has 1 net.
[01/21 14:17:09    516s] #Build and mark too close pins for the same net.
[01/21 14:17:09    516s] ### Time Record (Cell Pin Access) is installed.
[01/21 14:17:09    516s] #Rebuild pin access data for design.
[01/21 14:17:09    516s] #Initial pin access analysis.
[01/21 14:17:09    517s] #Detail pin access analysis.
[01/21 14:17:09    517s] ### Time Record (Cell Pin Access) is uninstalled.
[01/21 14:17:09    517s] # M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.12000
[01/21 14:17:09    517s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:17:09    517s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:17:09    517s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:17:09    517s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:17:09    517s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:17:09    517s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:17:09    517s] # M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:17:09    517s] # M9           H   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.15000
[01/21 14:17:09    517s] # M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/21 14:17:09    517s] # M11          H   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/21 14:17:09    517s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1473.64 (MB), peak = 1529.25 (MB)
[01/21 14:17:09    517s] #ERROR (NRDB-158) Missing vias from LAYER M1 to LAYER M2 in RULE LEF_DEFAULT. Add the missing via or remove all vias from RULE LEF_DEFAULT so that NanoRoute can use the vias from the default RULE.
[01/21 14:17:09    517s] ### Time Record (Data Preparation) is uninstalled.
[01/21 14:17:09    517s] #	no debugging net set
[01/21 14:17:09    517s] #Cpu time = 00:00:01
[01/21 14:17:09    517s] #Elapsed time = 00:00:01
[01/21 14:17:09    517s] #Increased memory = -20.40 (MB)
[01/21 14:17:09    517s] #Total memory = 1467.64 (MB)
[01/21 14:17:09    517s] #Peak memory = 1529.25 (MB)
[01/21 14:17:09    517s] #WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
[01/21 14:17:09    517s] ### Time Record (globalDetailRoute) is uninstalled.
[01/21 14:17:09    517s] % End globalDetailRoute (date=01/21 14:17:09, total cpu=0:00:00.6, real=0:00:01.0, peak res=1488.0M, current mem=1465.8M)
[01/21 14:17:09    517s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[01/21 14:17:09    517s] #Default setup view is reset to view_wcl_slow.
[01/21 14:17:09    517s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1460.29 (MB), peak = 1529.25 (MB)
[01/21 14:17:09    517s] 
[01/21 14:17:09    517s] *** Summary of all messages that are not suppressed in this session:
[01/21 14:17:09    517s] Severity  ID               Count  Summary                                  
[01/21 14:17:09    517s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[01/21 14:17:09    517s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[01/21 14:17:09    517s] *** Message Summary: 2 warning(s), 0 error(s)
[01/21 14:17:09    517s] 
[01/21 14:17:09    517s] ### Time Record (routeDesign) is uninstalled.
[01/21 14:17:09    517s] ### 
[01/21 14:17:09    517s] ###   Scalability Statistics
[01/21 14:17:09    517s] ### 
[01/21 14:17:09    517s] ### --------------------------------+----------------+----------------+----------------+
[01/21 14:17:09    517s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/21 14:17:09    517s] ### --------------------------------+----------------+----------------+----------------+
[01/21 14:17:09    517s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/21 14:17:09    517s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[01/21 14:17:09    517s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/21 14:17:09    517s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/21 14:17:09    517s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/21 14:17:09    517s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/21 14:17:09    517s] ###   Entire Command                |        00:00:01|        00:00:01|             0.8|
[01/21 14:17:09    517s] ### --------------------------------+----------------+----------------+----------------+
[01/21 14:17:09    517s] ### 
[01/21 14:17:09    517s] #% End routeDesign (date=01/21 14:17:09, total cpu=0:00:00.7, real=0:00:01.0, peak res=1488.0M, current mem=1460.3M)
[01/21 14:17:09    517s] 0
[01/21 14:19:05    523s] **ERROR: (IMPDBTCL-247):	'vias' is not a recognized object or root attribute. Run 'help root:' to get a list of all root attributes, or 'man get_db' for more information about accessing objects and attributes.

[01/21 14:20:28    539s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
[01/21 14:20:31    539s] <CMD> routeDesign -globalDetail
[01/21 14:20:31    539s] #% Begin routeDesign (date=01/21 14:20:31, mem=1463.1M)
[01/21 14:20:31    539s] ### Time Record (routeDesign) is installed.
[01/21 14:20:31    539s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.14 (MB), peak = 1529.25 (MB)
[01/21 14:20:31    539s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[01/21 14:20:31    539s] #**INFO: setDesignMode -flowEffort standard
[01/21 14:20:31    539s] #**INFO: setDesignMode -powerEffort none
[01/21 14:20:31    539s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/21 14:20:31    539s] **INFO: User settings:
[01/21 14:20:31    539s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[01/21 14:20:31    539s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/21 14:20:31    539s] setNanoRouteMode -grouteExpTdStdDelay                           22.8
[01/21 14:20:31    539s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[01/21 14:20:31    539s] setExtractRCMode -engine                                        preRoute
[01/21 14:20:31    539s] setDelayCalMode -enable_high_fanout                             true
[01/21 14:20:31    539s] setDelayCalMode -engine                                         aae
[01/21 14:20:31    539s] setDelayCalMode -ignoreNetLoad                                  false
[01/21 14:20:31    539s] setDelayCalMode -socv_accuracy_mode                             low
[01/21 14:20:31    539s] setSIMode -separate_delta_delay_on_data                         true
[01/21 14:20:31    539s] 
[01/21 14:20:31    539s] #rc_corner has no qx tech file defined
[01/21 14:20:31    539s] #No active RC corner or QRC tech file is missing.
[01/21 14:20:31    539s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/21 14:20:31    539s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/21 14:20:31    539s] OPERPROF: Starting checkPlace at level 1, MEM:2180.7M, EPOCH TIME: 1768985431.358081
[01/21 14:20:31    539s] Processing tracks to init pin-track alignment.
[01/21 14:20:31    539s] z: 2, totalTracks: 1
[01/21 14:20:31    539s] z: 4, totalTracks: 1
[01/21 14:20:31    539s] z: 6, totalTracks: 1
[01/21 14:20:31    539s] z: 8, totalTracks: 1
[01/21 14:20:31    539s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/21 14:20:31    539s] All LLGs are deleted
[01/21 14:20:31    539s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:20:31    539s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:20:31    539s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2180.7M, EPOCH TIME: 1768985431.361146
[01/21 14:20:31    539s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2180.7M, EPOCH TIME: 1768985431.361495
[01/21 14:20:31    539s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2180.7M, EPOCH TIME: 1768985431.361555
[01/21 14:20:31    539s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:20:31    539s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:20:31    539s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2180.7M, EPOCH TIME: 1768985431.362531
[01/21 14:20:31    539s] Max number of tech site patterns supported in site array is 256.
[01/21 14:20:31    539s] Core basic site is CoreSite
[01/21 14:20:31    539s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2180.7M, EPOCH TIME: 1768985431.362654
[01/21 14:20:31    539s] After signature check, allow fast init is true, keep pre-filter is true.
[01/21 14:20:31    539s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/21 14:20:31    539s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2180.7M, EPOCH TIME: 1768985431.362839
[01/21 14:20:31    539s] SiteArray: non-trimmed site array dimensions = 46 x 400
[01/21 14:20:31    539s] SiteArray: use 118,784 bytes
[01/21 14:20:31    539s] SiteArray: current memory after site array memory allocation 2180.7M
[01/21 14:20:31    539s] SiteArray: FP blocked sites are writable
[01/21 14:20:31    539s] SiteArray: number of non floorplan blocked sites for llg default is 18400
[01/21 14:20:31    539s] Atter site array init, number of instance map data is 0.
[01/21 14:20:31    539s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:2180.7M, EPOCH TIME: 1768985431.363535
[01/21 14:20:31    539s] 
[01/21 14:20:31    539s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/21 14:20:31    539s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2180.7M, EPOCH TIME: 1768985431.363693
[01/21 14:20:31    539s] Begin checking placement ... (start mem=2180.7M, init mem=2180.7M)
[01/21 14:20:31    539s] Begin checking exclusive groups violation ...
[01/21 14:20:31    539s] There are 0 groups to check, max #box is 0, total #box is 0
[01/21 14:20:31    539s] Finished checking exclusive groups violations. Found 0 Vio.
[01/21 14:20:31    539s] 
[01/21 14:20:31    539s] Running CheckPlace using 1 thread in normal mode...
[01/21 14:20:31    539s] 
[01/21 14:20:31    539s] ...checkPlace normal is done!
[01/21 14:20:31    539s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2180.7M, EPOCH TIME: 1768985431.367227
[01/21 14:20:31    539s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.000, MEM:2180.7M, EPOCH TIME: 1768985431.367444
[01/21 14:20:31    539s] *info: Placed = 602            (Fixed = 276)
[01/21 14:20:31    539s] *info: Unplaced = 0           
[01/21 14:20:31    539s] Placement Density:11.71%(656/5601)
[01/21 14:20:31    539s] Placement Density (including fixed std cells):21.42%(1348/6293)
[01/21 14:20:31    539s] All LLGs are deleted
[01/21 14:20:31    539s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:602).
[01/21 14:20:31    539s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:20:31    539s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2180.7M, EPOCH TIME: 1768985431.367756
[01/21 14:20:31    539s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2180.7M, EPOCH TIME: 1768985431.368051
[01/21 14:20:31    539s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:20:31    539s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/21 14:20:31    539s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2180.7M)
[01/21 14:20:31    539s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.011, MEM:2180.7M, EPOCH TIME: 1768985431.368923
[01/21 14:20:31    539s] 
[01/21 14:20:31    539s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/21 14:20:31    539s] *** Changed status on (0) nets in Clock.
[01/21 14:20:31    539s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2180.7M) ***
[01/21 14:20:31    539s] % Begin globalDetailRoute (date=01/21 14:20:31, mem=1463.3M)
[01/21 14:20:31    539s] 
[01/21 14:20:31    539s] globalDetailRoute
[01/21 14:20:31    539s] 
[01/21 14:20:31    539s] #Start globalDetailRoute on Wed Jan 21 14:20:31 2026
[01/21 14:20:31    539s] #
[01/21 14:20:31    539s] ### Time Record (globalDetailRoute) is installed.
[01/21 14:20:31    539s] ### Time Record (Pre Callback) is installed.
[01/21 14:20:31    539s] ### Time Record (Pre Callback) is uninstalled.
[01/21 14:20:31    539s] ### Time Record (DB Import) is installed.
[01/21 14:20:31    539s] ### Time Record (Timing Data Generation) is installed.
[01/21 14:20:31    539s] #Generating timing data, please wait...
[01/21 14:20:31    539s] #274 total nets, 0 already routed, 0 will ignore in trialRoute
[01/21 14:20:31    539s] ### run_trial_route starts on Wed Jan 21 14:20:31 2026 with memory = 1462.75 (MB), peak = 1529.25 (MB)
[01/21 14:20:31    539s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[01/21 14:20:31    539s] ### dump_timing_file starts on Wed Jan 21 14:20:31 2026 with memory = 1463.55 (MB), peak = 1529.25 (MB)
[01/21 14:20:31    539s] ### extractRC starts on Wed Jan 21 14:20:31 2026 with memory = 1463.55 (MB), peak = 1529.25 (MB)
[01/21 14:20:31    539s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/21 14:20:31    539s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/21 14:20:31    539s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[01/21 14:20:31    539s] #Dump tif for version 2.1
[01/21 14:20:31    539s] siFlow : Timing analysis mode is single, using late cdB files
[01/21 14:20:31    539s] Start AAE Lib Loading. (MEM=2202.06)
[01/21 14:20:31    539s] End AAE Lib Loading. (MEM=2221.14 CPU=0:00:00.0 Real=0:00:00.0)
[01/21 14:20:31    539s] End AAE Lib Interpolated Model. (MEM=2221.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:20:31    539s] Total number of fetched objects 424
[01/21 14:20:31    539s] Total number of fetched objects 424
[01/21 14:20:31    539s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:20:31    539s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/21 14:20:31    539s] End delay calculation. (MEM=2283.89 CPU=0:00:00.1 REAL=0:00:00.0)
[01/21 14:20:32    540s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1466.70 (MB), peak = 1529.25 (MB)
[01/21 14:20:32    540s] ### dump_timing_file cpu:00:00:00, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[01/21 14:20:32    540s] #Done generating timing data.
[01/21 14:20:32    540s] ### Time Record (Timing Data Generation) is uninstalled.
[01/21 14:20:32    540s] #No via in the lib
[01/21 14:20:32    540s] #create default rule from bind_ndr_rule rule=0x7f17d0bddf50 0x7f17c404c940
[01/21 14:20:32    540s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[01/21 14:20:32    540s] ### Net info: total nets: 280
[01/21 14:20:32    540s] ### Net info: dirty nets: 0
[01/21 14:20:32    540s] ### Net info: marked as disconnected nets: 0
[01/21 14:20:32    540s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/21 14:20:32    540s] #num needed restored net=0
[01/21 14:20:32    540s] #need_extraction net=0 (total=280)
[01/21 14:20:32    540s] ### Net info: fully routed nets: 0
[01/21 14:20:32    540s] ### Net info: trivial (< 2 pins) nets: 6
[01/21 14:20:32    540s] ### Net info: unrouted nets: 274
[01/21 14:20:32    540s] ### Net info: re-extraction nets: 0
[01/21 14:20:32    540s] ### Net info: ignored nets: 0
[01/21 14:20:32    540s] ### Net info: skip routing nets: 0
[01/21 14:20:32    540s] #Start reading timing information from file .timing_file_12129.tif.gz ...
[01/21 14:20:32    540s] #Read in timing information for 100 ports, 326 instances from timing file .timing_file_12129.tif.gz.
[01/21 14:20:32    540s] ### import design signature (18): route=1605079057 fixed_route=1605079057 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1639178678 dirty_area=0 del_dirty_area=0 cell=1626749570 placement=2045378928 pin_access=1 inst_pattern=1
[01/21 14:20:32    540s] ### Time Record (DB Import) is uninstalled.
[01/21 14:20:32    540s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[01/21 14:20:32    540s] #RTESIG:78da95d2c14ec3300c0660ce7b0a2bdba148db88dda64dae48bb029a80eb1448da556a53
[01/21 14:20:32    540s] #       29490fbc3d419c864abbe5ea4ff66f2bebcdfbe1088c708f621710f909e1e948c415d28e
[01/21 14:20:32    540s] #       382f1e084fa9f4f6c856ebcdf3cb2b2909b5ee8285ec6318ba2d982fa7fbf6138cadf5d8
[01/21 14:20:32    540s] #       450836c6d635f7bfbc100a3864ad8bb6b17e0b63b0fe0fa97205acb7a61d7b0659883e95
[01/21 14:20:32    540s] #       2621724e97b3a7109284e8c72bf32116f94d5cf05bb8281510ed25ff7990d5dda0e3746c
[01/21 14:20:32    540s] #       a1cae5ddca4a2ca34a21b073db9c17ae2925010b513ba3bd49d6bab1ff4fe6c0dce0ec9c
[01/21 14:20:32    540s] #       a2f4792e4e3369a400369f2b99f28a3e6ac6dc7d038408de11
[01/21 14:20:32    540s] #
[01/21 14:20:32    540s] ### Time Record (Data Preparation) is installed.
[01/21 14:20:32    540s] #RTESIG:78da95d24d4fc3300c0660cefc0a2bdba148db88dda64dae485c014dc075ca68da556a53
[01/21 14:20:32    540s] #       291f07fe3d014e43a5dd72f5a3d78ee5d5fafd710f8c708762eb11f901e1694fc415d296
[01/21 14:20:32    540s] #       382fee090fa9f4f6c06e57ebe7975752121add7b03d9711cfb0dd49f560fdd07d4a6d1b1
[01/21 14:20:32    540s] #       0fe04d089d6def7e79211470c83a1b4c6bdc06a237ee0fa972056c3075170706990f2e95
[01/21 14:20:32    540s] #       2621724ee7bda7109284e0e285f32116f9555cf06bb8281510ed24ff7e9035fda8c3f4d8
[01/21 14:20:32    540s] #       4295cb7f2b2bb18c2a85c04e5d7b5ad8a69404cc076d6bedea648d8dc37f320766476b66
[01/21 14:20:32    540s] #       952201ec67baf9c694aeec6c879346a6b0a51c595e90a366cccd172815eac6
[01/21 14:20:32    540s] #
[01/21 14:20:32    540s] ### Time Record (Data Preparation) is uninstalled.
[01/21 14:20:32    540s] ### Time Record (Global Routing) is installed.
[01/21 14:20:32    540s] ### Time Record (Global Routing) is uninstalled.
[01/21 14:20:32    540s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[01/21 14:20:32    540s] #Total number of routable nets = 274.
[01/21 14:20:32    540s] #Total number of nets in the design = 280.
[01/21 14:20:32    540s] #274 routable nets do not have any wires.
[01/21 14:20:32    540s] #274 nets will be global routed.
[01/21 14:20:32    540s] ### Time Record (Data Preparation) is installed.
[01/21 14:20:32    540s] #Start routing data preparation on Wed Jan 21 14:20:32 2026
[01/21 14:20:32    540s] #
[01/21 14:20:32    540s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE LEF_DEFAULT.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE VLMDefaultSetup.
[01/21 14:20:32    540s] #Minimum voltage of a net in the design = 0.000.
[01/21 14:20:32    540s] #Maximum voltage of a net in the design = 1.320.
[01/21 14:20:32    540s] #Voltage range [0.000 - 1.320] has 278 nets.
[01/21 14:20:32    540s] #Voltage range [1.080 - 1.320] has 1 net.
[01/21 14:20:32    540s] #Voltage range [0.000 - 0.000] has 1 net.
[01/21 14:20:32    540s] #Build and mark too close pins for the same net.
[01/21 14:20:32    540s] ### Time Record (Cell Pin Access) is installed.
[01/21 14:20:32    540s] #Rebuild pin access data for design.
[01/21 14:20:32    540s] #Initial pin access analysis.
[01/21 14:20:32    540s] #Detail pin access analysis.
[01/21 14:20:32    540s] ### Time Record (Cell Pin Access) is uninstalled.
[01/21 14:20:32    540s] # M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.12000
[01/21 14:20:32    540s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:20:32    540s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:20:32    540s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:20:32    540s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:20:32    540s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:20:32    540s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:20:32    540s] # M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/21 14:20:32    540s] # M9           H   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.15000
[01/21 14:20:32    540s] # M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/21 14:20:32    540s] # M11          H   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/21 14:20:32    540s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1478.84 (MB), peak = 1529.25 (MB)
[01/21 14:20:32    540s] #ERROR (NRDB-158) Missing vias from LAYER M1 to LAYER M2 in RULE LEF_DEFAULT. Add the missing via or remove all vias from RULE LEF_DEFAULT so that NanoRoute can use the vias from the default RULE.
[01/21 14:20:32    540s] ### Time Record (Data Preparation) is uninstalled.
[01/21 14:20:32    540s] #	no debugging net set
[01/21 14:20:32    540s] #Cpu time = 00:00:01
[01/21 14:20:32    540s] #Elapsed time = 00:00:01
[01/21 14:20:32    540s] #Increased memory = 9.57 (MB)
[01/21 14:20:32    540s] #Total memory = 1472.92 (MB)
[01/21 14:20:32    540s] #Peak memory = 1529.25 (MB)
[01/21 14:20:32    540s] #WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
[01/21 14:20:32    540s] ### Time Record (globalDetailRoute) is uninstalled.
[01/21 14:20:32    540s] % End globalDetailRoute (date=01/21 14:20:32, total cpu=0:00:00.7, real=0:00:01.0, peak res=1471.1M, current mem=1471.1M)
[01/21 14:20:32    540s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[01/21 14:20:32    540s] #Default setup view is reset to view_wcl_slow.
[01/21 14:20:32    540s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1469.05 (MB), peak = 1529.25 (MB)
[01/21 14:20:32    540s] 
[01/21 14:20:32    540s] *** Summary of all messages that are not suppressed in this session:
[01/21 14:20:32    540s] Severity  ID               Count  Summary                                  
[01/21 14:20:32    540s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[01/21 14:20:32    540s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[01/21 14:20:32    540s] *** Message Summary: 2 warning(s), 0 error(s)
[01/21 14:20:32    540s] 
[01/21 14:20:32    540s] ### Time Record (routeDesign) is uninstalled.
[01/21 14:20:32    540s] ### 
[01/21 14:20:32    540s] ###   Scalability Statistics
[01/21 14:20:32    540s] ### 
[01/21 14:20:32    540s] ### --------------------------------+----------------+----------------+----------------+
[01/21 14:20:32    540s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/21 14:20:32    540s] ### --------------------------------+----------------+----------------+----------------+
[01/21 14:20:32    540s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/21 14:20:32    540s] ###   Timing Data Generation        |        00:00:00|        00:00:01|             1.0|
[01/21 14:20:32    540s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/21 14:20:32    540s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/21 14:20:32    540s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/21 14:20:32    540s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/21 14:20:32    540s] ###   Entire Command                |        00:00:01|        00:00:01|             0.7|
[01/21 14:20:32    540s] ### --------------------------------+----------------+----------------+----------------+
[01/21 14:20:32    540s] ### 
[01/21 14:20:32    540s] #% End routeDesign (date=01/21 14:20:32, total cpu=0:00:00.8, real=0:00:01.0, peak res=1471.1M, current mem=1469.1M)
[01/21 14:20:32    540s] 0
[01/21 14:20:37    540s] <CMD> setDrawView place
[01/21 14:23:18    566s] <CMD> zoomBox 34.18350 90.85250 83.46100 62.87550
[01/21 16:08:00   1055s] 
[01/21 16:08:01   1055s] *** Memory Usage v#1 (Current mem = 2196.359M, initial mem = 476.027M) ***
[01/21 16:08:01   1055s] 
[01/21 16:08:01   1055s] *** Summary of all messages that are not suppressed in this session:
[01/21 16:08:01   1055s] Severity  ID               Count  Summary                                  
[01/21 16:08:01   1055s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/21 16:08:01   1055s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[01/21 16:08:01   1055s] WARNING   IMPDBTCL-246         4  Deleting attribute '%s' on object_type '...
[01/21 16:08:01   1055s] ERROR     IMPDBTCL-247         3  '%s' is not a recognized object or root ...
[01/21 16:08:01   1055s] ERROR     IMPDBTCL-248         6  '%s' is not a recognized object or attri...
[01/21 16:08:01   1055s] WARNING   IMPEXT-3493          3  The design extraction status has been re...
[01/21 16:08:01   1055s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[01/21 16:08:01   1055s] ERROR     IMPSYC-6115        150  Instance %s already exists.              
[01/21 16:08:01   1055s] WARNING   IMPVL-159          954  Pin '%s' of cell '%s' is defined in LEF ...
[01/21 16:08:01   1055s] ERROR     IMPDB-1221         150  A Global Net Connection (GNC) is specifi...
[01/21 16:08:01   1055s] WARNING   IMPPP-133          276  The block boundary of the '%s' instance ...
[01/21 16:08:01   1055s] WARNING   IMPSR-4302           2  Cap-table/qrcTechFile is found in the de...
[01/21 16:08:01   1055s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[01/21 16:08:01   1055s] WARNING   IMPSR-1256           4  Unable to find any CORE class pad pin of...
[01/21 16:08:01   1055s] ERROR     IMPSP-190            1  Design has util %.1f%% > 100%%, placer c...
[01/21 16:08:01   1055s] WARNING   IMPSP-9003           3  Cell <'%s'>'s may not be a physical ONLY...
[01/21 16:08:01   1055s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/21 16:08:01   1055s] ERROR     IMPSP-9048           4  Cell '%s' does not exist.                
[01/21 16:08:01   1055s] ERROR     IMPSP-9092           1  Option %s is required for command '%s'.  
[01/21 16:08:01   1055s] WARNING   IMPSP-9105           1  %sGlobal router needs be called before u...
[01/21 16:08:01   1055s] WARNING   IMPSP-5534           9  '%s' and '%s' are using the same endcap ...
[01/21 16:08:01   1055s] ERROR     IMPSP-5106           1  AddEndCap cannot place end cap cells at ...
[01/21 16:08:01   1055s] WARNING   IMPSP-5119          22  AddEndCap is unable to add %s-cap cell (...
[01/21 16:08:01   1055s] WARNING   IMPOPT-7272          1  Found %d std cell out of %d that cannot ...
[01/21 16:08:01   1055s] WARNING   IMPOPT-7287        274  The <%s> net <%s> has an issue with RC e...
[01/21 16:08:01   1055s] WARNING   IMPOPT-7283          2  The cell <%s> does not have any footprin...
[01/21 16:08:01   1055s] WARNING   IMPOPT-2908          1  Maximum transition %.3f is too small com...
[01/21 16:08:01   1055s] ERROR     IMPREPO-502          1  Check design failed to finish check for ...
[01/21 16:08:01   1055s] ERROR     IMPTCM-31            1  Command "%s" does not take any arguments...
[01/21 16:08:01   1055s] ERROR     IMPTCM-32            1  Wrong number of arguments specified for ...
[01/21 16:08:01   1055s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[01/21 16:08:01   1055s] ERROR     IMPESO-443           1  Filler cells are inserted but no setFill...
[01/21 16:08:01   1055s] ERROR     IMPESO-444           1  There has to be at least one host and so...
[01/21 16:08:01   1055s] WARNING   TCLCMD-1142          3  Virtual clock '%s' is being created with...
[01/21 16:08:02   1055s] WARNING   TCLCMD-1461          6  Skipped unsupported command: %s          
[01/21 16:08:02   1055s] *** Message Summary: 1580 warning(s), 322 error(s)
[01/21 16:08:02   1055s] 
[01/21 16:08:02   1055s] --- Ending "Innovus" (totcpu=0:17:35, real=3:52:18, mem=2196.4M) ---
